
../repos/coreutils/src/shuf:     file format elf32-littlearm


Disassembly of section .init:

00011188 <.init>:
   11188:	push	{r3, lr}
   1118c:	bl	1150c <ftello64@plt+0x4c>
   11190:	pop	{r3, pc}

Disassembly of section .plt:

00011194 <fdopen@plt-0x14>:
   11194:	push	{lr}		; (str lr, [sp, #-4]!)
   11198:	ldr	lr, [pc, #4]	; 111a4 <fdopen@plt-0x4>
   1119c:	add	lr, pc, lr
   111a0:	ldr	pc, [lr, #8]!
   111a4:	andeq	r2, r2, ip, asr lr

000111a8 <fdopen@plt>:
   111a8:	add	ip, pc, #0, 12
   111ac:	add	ip, ip, #139264	; 0x22000
   111b0:	ldr	pc, [ip, #3676]!	; 0xe5c

000111b4 <calloc@plt>:
   111b4:	add	ip, pc, #0, 12
   111b8:	add	ip, ip, #139264	; 0x22000
   111bc:	ldr	pc, [ip, #3668]!	; 0xe54

000111c0 <fputs_unlocked@plt>:
   111c0:	add	ip, pc, #0, 12
   111c4:	add	ip, ip, #139264	; 0x22000
   111c8:	ldr	pc, [ip, #3660]!	; 0xe4c

000111cc <raise@plt>:
   111cc:	add	ip, pc, #0, 12
   111d0:	add	ip, ip, #139264	; 0x22000
   111d4:	ldr	pc, [ip, #3652]!	; 0xe44

000111d8 <strcmp@plt>:
   111d8:	add	ip, pc, #0, 12
   111dc:	add	ip, ip, #139264	; 0x22000
   111e0:	ldr	pc, [ip, #3644]!	; 0xe3c

000111e4 <posix_fadvise64@plt>:
   111e4:	add	ip, pc, #0, 12
   111e8:	add	ip, ip, #139264	; 0x22000
   111ec:	ldr	pc, [ip, #3636]!	; 0xe34

000111f0 <printf@plt>:
   111f0:	add	ip, pc, #0, 12
   111f4:	add	ip, ip, #139264	; 0x22000
   111f8:	ldr	pc, [ip, #3628]!	; 0xe2c

000111fc <fflush@plt>:
   111fc:	add	ip, pc, #0, 12
   11200:	add	ip, ip, #139264	; 0x22000
   11204:	ldr	pc, [ip, #3620]!	; 0xe24

00011208 <free@plt>:
   11208:	add	ip, pc, #0, 12
   1120c:	add	ip, ip, #139264	; 0x22000
   11210:	ldr	pc, [ip, #3612]!	; 0xe1c

00011214 <ferror@plt>:
   11214:	add	ip, pc, #0, 12
   11218:	add	ip, ip, #139264	; 0x22000
   1121c:	ldr	pc, [ip, #3604]!	; 0xe14

00011220 <_exit@plt>:
   11220:	add	ip, pc, #0, 12
   11224:	add	ip, ip, #139264	; 0x22000
   11228:	ldr	pc, [ip, #3596]!	; 0xe0c

0001122c <memcpy@plt>:
   1122c:	add	ip, pc, #0, 12
   11230:	add	ip, ip, #139264	; 0x22000
   11234:	ldr	pc, [ip, #3588]!	; 0xe04

00011238 <mbsinit@plt>:
   11238:	add	ip, pc, #0, 12
   1123c:	add	ip, ip, #139264	; 0x22000
   11240:	ldr	pc, [ip, #3580]!	; 0xdfc

00011244 <fwrite_unlocked@plt>:
   11244:	add	ip, pc, #0, 12
   11248:	add	ip, ip, #139264	; 0x22000
   1124c:	ldr	pc, [ip, #3572]!	; 0xdf4

00011250 <memcmp@plt>:
   11250:	add	ip, pc, #0, 12
   11254:	add	ip, ip, #139264	; 0x22000
   11258:	ldr	pc, [ip, #3564]!	; 0xdec

0001125c <stpcpy@plt>:
   1125c:	add	ip, pc, #0, 12
   11260:	add	ip, ip, #139264	; 0x22000
   11264:	ldr	pc, [ip, #3556]!	; 0xde4

00011268 <getc_unlocked@plt>:
   11268:	add	ip, pc, #0, 12
   1126c:	add	ip, ip, #139264	; 0x22000
   11270:	ldr	pc, [ip, #3548]!	; 0xddc

00011274 <dup2@plt>:
   11274:	add	ip, pc, #0, 12
   11278:	add	ip, ip, #139264	; 0x22000
   1127c:	ldr	pc, [ip, #3540]!	; 0xdd4

00011280 <realloc@plt>:
   11280:	add	ip, pc, #0, 12
   11284:	add	ip, ip, #139264	; 0x22000
   11288:	ldr	pc, [ip, #3532]!	; 0xdcc

0001128c <textdomain@plt>:
   1128c:	add	ip, pc, #0, 12
   11290:	add	ip, ip, #139264	; 0x22000
   11294:	ldr	pc, [ip, #3524]!	; 0xdc4

00011298 <rawmemchr@plt>:
   11298:	add	ip, pc, #0, 12
   1129c:	add	ip, ip, #139264	; 0x22000
   112a0:	ldr	pc, [ip, #3516]!	; 0xdbc

000112a4 <iswprint@plt>:
   112a4:	add	ip, pc, #0, 12
   112a8:	add	ip, ip, #139264	; 0x22000
   112ac:	ldr	pc, [ip, #3508]!	; 0xdb4

000112b0 <__fxstat64@plt>:
   112b0:	add	ip, pc, #0, 12
   112b4:	add	ip, ip, #139264	; 0x22000
   112b8:	ldr	pc, [ip, #3500]!	; 0xdac

000112bc <lseek64@plt>:
   112bc:	add	ip, pc, #0, 12
   112c0:	add	ip, ip, #139264	; 0x22000
   112c4:	ldr	pc, [ip, #3492]!	; 0xda4

000112c8 <__ctype_get_mb_cur_max@plt>:
   112c8:	add	ip, pc, #0, 12
   112cc:	add	ip, ip, #139264	; 0x22000
   112d0:	ldr	pc, [ip, #3484]!	; 0xd9c

000112d4 <fread@plt>:
   112d4:	add	ip, pc, #0, 12
   112d8:	add	ip, ip, #139264	; 0x22000
   112dc:	ldr	pc, [ip, #3476]!	; 0xd94

000112e0 <__fpending@plt>:
   112e0:	add	ip, pc, #0, 12
   112e4:	add	ip, ip, #139264	; 0x22000
   112e8:	ldr	pc, [ip, #3468]!	; 0xd8c

000112ec <ferror_unlocked@plt>:
   112ec:	add	ip, pc, #0, 12
   112f0:	add	ip, ip, #139264	; 0x22000
   112f4:	ldr	pc, [ip, #3460]!	; 0xd84

000112f8 <mbrtowc@plt>:
   112f8:	add	ip, pc, #0, 12
   112fc:	add	ip, ip, #139264	; 0x22000
   11300:	ldr	pc, [ip, #3452]!	; 0xd7c

00011304 <error@plt>:
   11304:	add	ip, pc, #0, 12
   11308:	add	ip, ip, #139264	; 0x22000
   1130c:	ldr	pc, [ip, #3444]!	; 0xd74

00011310 <open64@plt>:
   11310:	add	ip, pc, #0, 12
   11314:	add	ip, ip, #139264	; 0x22000
   11318:	ldr	pc, [ip, #3436]!	; 0xd6c

0001131c <malloc@plt>:
   1131c:	add	ip, pc, #0, 12
   11320:	add	ip, ip, #139264	; 0x22000
   11324:	ldr	pc, [ip, #3428]!	; 0xd64

00011328 <__libc_start_main@plt>:
   11328:	add	ip, pc, #0, 12
   1132c:	add	ip, ip, #139264	; 0x22000
   11330:	ldr	pc, [ip, #3420]!	; 0xd5c

00011334 <__freading@plt>:
   11334:	add	ip, pc, #0, 12
   11338:	add	ip, ip, #139264	; 0x22000
   1133c:	ldr	pc, [ip, #3412]!	; 0xd54

00011340 <__gmon_start__@plt>:
   11340:	add	ip, pc, #0, 12
   11344:	add	ip, ip, #139264	; 0x22000
   11348:	ldr	pc, [ip, #3404]!	; 0xd4c

0001134c <freopen64@plt>:
   1134c:	add	ip, pc, #0, 12
   11350:	add	ip, ip, #139264	; 0x22000
   11354:	ldr	pc, [ip, #3396]!	; 0xd44

00011358 <getopt_long@plt>:
   11358:	add	ip, pc, #0, 12
   1135c:	add	ip, ip, #139264	; 0x22000
   11360:	ldr	pc, [ip, #3388]!	; 0xd3c

00011364 <__ctype_b_loc@plt>:
   11364:	add	ip, pc, #0, 12
   11368:	add	ip, ip, #139264	; 0x22000
   1136c:	ldr	pc, [ip, #3380]!	; 0xd34

00011370 <exit@plt>:
   11370:	add	ip, pc, #0, 12
   11374:	add	ip, ip, #139264	; 0x22000
   11378:	ldr	pc, [ip, #3372]!	; 0xd2c

0001137c <gettext@plt>:
   1137c:	add	ip, pc, #0, 12
   11380:	add	ip, ip, #139264	; 0x22000
   11384:	ldr	pc, [ip, #3364]!	; 0xd24

00011388 <strlen@plt>:
   11388:	add	ip, pc, #0, 12
   1138c:	add	ip, ip, #139264	; 0x22000
   11390:	ldr	pc, [ip, #3356]!	; 0xd1c

00011394 <strchr@plt>:
   11394:	add	ip, pc, #0, 12
   11398:	add	ip, ip, #139264	; 0x22000
   1139c:	ldr	pc, [ip, #3348]!	; 0xd14

000113a0 <fprintf@plt>:
   113a0:	add	ip, pc, #0, 12
   113a4:	add	ip, ip, #139264	; 0x22000
   113a8:	ldr	pc, [ip, #3340]!	; 0xd0c

000113ac <__errno_location@plt>:
   113ac:	add	ip, pc, #0, 12
   113b0:	add	ip, ip, #139264	; 0x22000
   113b4:	ldr	pc, [ip, #3332]!	; 0xd04

000113b8 <__cxa_atexit@plt>:
   113b8:	add	ip, pc, #0, 12
   113bc:	add	ip, ip, #139264	; 0x22000
   113c0:	ldr	pc, [ip, #3324]!	; 0xcfc

000113c4 <setvbuf@plt>:
   113c4:	add	ip, pc, #0, 12
   113c8:	add	ip, ip, #139264	; 0x22000
   113cc:	ldr	pc, [ip, #3316]!	; 0xcf4

000113d0 <memset@plt>:
   113d0:	add	ip, pc, #0, 12
   113d4:	add	ip, ip, #139264	; 0x22000
   113d8:	ldr	pc, [ip, #3308]!	; 0xcec

000113dc <fileno@plt>:
   113dc:	add	ip, pc, #0, 12
   113e0:	add	ip, ip, #139264	; 0x22000
   113e4:	ldr	pc, [ip, #3300]!	; 0xce4

000113e8 <strtoumax@plt>:
   113e8:	add	ip, pc, #0, 12
   113ec:	add	ip, ip, #139264	; 0x22000
   113f0:	ldr	pc, [ip, #3292]!	; 0xcdc

000113f4 <fclose@plt>:
   113f4:	add	ip, pc, #0, 12
   113f8:	add	ip, ip, #139264	; 0x22000
   113fc:	ldr	pc, [ip, #3284]!	; 0xcd4

00011400 <fseeko64@plt>:
   11400:	add	ip, pc, #0, 12
   11404:	add	ip, ip, #139264	; 0x22000
   11408:	ldr	pc, [ip, #3276]!	; 0xccc

0001140c <fcntl64@plt>:
   1140c:	add	ip, pc, #0, 12
   11410:	add	ip, ip, #139264	; 0x22000
   11414:	ldr	pc, [ip, #3268]!	; 0xcc4

00011418 <setlocale@plt>:
   11418:	add	ip, pc, #0, 12
   1141c:	add	ip, ip, #139264	; 0x22000
   11420:	ldr	pc, [ip, #3260]!	; 0xcbc

00011424 <strrchr@plt>:
   11424:	add	ip, pc, #0, 12
   11428:	add	ip, ip, #139264	; 0x22000
   1142c:	ldr	pc, [ip, #3252]!	; 0xcb4

00011430 <nl_langinfo@plt>:
   11430:	add	ip, pc, #0, 12
   11434:	add	ip, ip, #139264	; 0x22000
   11438:	ldr	pc, [ip, #3244]!	; 0xcac

0001143c <fopen64@plt>:
   1143c:	add	ip, pc, #0, 12
   11440:	add	ip, ip, #139264	; 0x22000
   11444:	ldr	pc, [ip, #3236]!	; 0xca4

00011448 <explicit_bzero@plt>:
   11448:	add	ip, pc, #0, 12
   1144c:	add	ip, ip, #139264	; 0x22000
   11450:	ldr	pc, [ip, #3228]!	; 0xc9c

00011454 <bindtextdomain@plt>:
   11454:	add	ip, pc, #0, 12
   11458:	add	ip, ip, #139264	; 0x22000
   1145c:	ldr	pc, [ip, #3220]!	; 0xc94

00011460 <fread_unlocked@plt>:
   11460:	add	ip, pc, #0, 12
   11464:	add	ip, ip, #139264	; 0x22000
   11468:	ldr	pc, [ip, #3212]!	; 0xc8c

0001146c <getrandom@plt>:
   1146c:	add	ip, pc, #0, 12
   11470:	add	ip, ip, #139264	; 0x22000
   11474:	ldr	pc, [ip, #3204]!	; 0xc84

00011478 <fputs@plt>:
   11478:	add	ip, pc, #0, 12
   1147c:	add	ip, ip, #139264	; 0x22000
   11480:	ldr	pc, [ip, #3196]!	; 0xc7c

00011484 <strncmp@plt>:
   11484:	add	ip, pc, #0, 12
   11488:	add	ip, ip, #139264	; 0x22000
   1148c:	ldr	pc, [ip, #3188]!	; 0xc74

00011490 <abort@plt>:
   11490:	add	ip, pc, #0, 12
   11494:	add	ip, ip, #139264	; 0x22000
   11498:	ldr	pc, [ip, #3180]!	; 0xc6c

0001149c <feof_unlocked@plt>:
   1149c:	add	ip, pc, #0, 12
   114a0:	add	ip, ip, #139264	; 0x22000
   114a4:	ldr	pc, [ip, #3172]!	; 0xc64

000114a8 <close@plt>:
   114a8:	add	ip, pc, #0, 12
   114ac:	add	ip, ip, #139264	; 0x22000
   114b0:	ldr	pc, [ip, #3164]!	; 0xc5c

000114b4 <__assert_fail@plt>:
   114b4:	add	ip, pc, #0, 12
   114b8:	add	ip, ip, #139264	; 0x22000
   114bc:	ldr	pc, [ip, #3156]!	; 0xc54

000114c0 <ftello64@plt>:
   114c0:	add	ip, pc, #0, 12
   114c4:	add	ip, ip, #139264	; 0x22000
   114c8:	ldr	pc, [ip, #3148]!	; 0xc4c

Disassembly of section .text:

000114d0 <.text>:
   114d0:	mov	fp, #0
   114d4:	mov	lr, #0
   114d8:	pop	{r1}		; (ldr r1, [sp], #4)
   114dc:	mov	r2, sp
   114e0:	push	{r2}		; (str r2, [sp, #-4]!)
   114e4:	push	{r0}		; (str r0, [sp, #-4]!)
   114e8:	ldr	ip, [pc, #16]	; 11500 <ftello64@plt+0x40>
   114ec:	push	{ip}		; (str ip, [sp, #-4]!)
   114f0:	ldr	r0, [pc, #12]	; 11504 <ftello64@plt+0x44>
   114f4:	ldr	r3, [pc, #12]	; 11508 <ftello64@plt+0x48>
   114f8:	bl	11328 <__libc_start_main@plt>
   114fc:	bl	11490 <abort@plt>
   11500:	andeq	r2, r2, r8, lsl #11
   11504:	andeq	r1, r1, r8, lsr #18
   11508:	andeq	r2, r2, r8, lsr #10
   1150c:	ldr	r3, [pc, #20]	; 11528 <ftello64@plt+0x68>
   11510:	ldr	r2, [pc, #20]	; 1152c <ftello64@plt+0x6c>
   11514:	add	r3, pc, r3
   11518:	ldr	r2, [r3, r2]
   1151c:	cmp	r2, #0
   11520:	bxeq	lr
   11524:	b	11340 <__gmon_start__@plt>
   11528:	andeq	r2, r2, r4, ror #21
   1152c:	andeq	r0, r0, r8, lsl r1
   11530:	ldr	r0, [pc, #24]	; 11550 <ftello64@plt+0x90>
   11534:	ldr	r3, [pc, #24]	; 11554 <ftello64@plt+0x94>
   11538:	cmp	r3, r0
   1153c:	bxeq	lr
   11540:	ldr	r3, [pc, #16]	; 11558 <ftello64@plt+0x98>
   11544:	cmp	r3, #0
   11548:	bxeq	lr
   1154c:	bx	r3
   11550:	andeq	r4, r3, ip, ror #2
   11554:	andeq	r4, r3, ip, ror #2
   11558:	andeq	r0, r0, r0
   1155c:	ldr	r0, [pc, #36]	; 11588 <ftello64@plt+0xc8>
   11560:	ldr	r1, [pc, #36]	; 1158c <ftello64@plt+0xcc>
   11564:	sub	r1, r1, r0
   11568:	asr	r1, r1, #2
   1156c:	add	r1, r1, r1, lsr #31
   11570:	asrs	r1, r1, #1
   11574:	bxeq	lr
   11578:	ldr	r3, [pc, #16]	; 11590 <ftello64@plt+0xd0>
   1157c:	cmp	r3, #0
   11580:	bxeq	lr
   11584:	bx	r3
   11588:	andeq	r4, r3, ip, ror #2
   1158c:	andeq	r4, r3, ip, ror #2
   11590:	andeq	r0, r0, r0
   11594:	push	{r4, lr}
   11598:	ldr	r4, [pc, #24]	; 115b8 <ftello64@plt+0xf8>
   1159c:	ldrb	r3, [r4]
   115a0:	cmp	r3, #0
   115a4:	popne	{r4, pc}
   115a8:	bl	11530 <ftello64@plt+0x70>
   115ac:	mov	r3, #1
   115b0:	strb	r3, [r4]
   115b4:	pop	{r4, pc}
   115b8:	muleq	r3, r4, r1
   115bc:	b	1155c <ftello64@plt+0x9c>
   115c0:	push	{fp, lr}
   115c4:	mov	fp, sp
   115c8:	sub	sp, sp, #40	; 0x28
   115cc:	str	r0, [fp, #-4]
   115d0:	ldr	r0, [fp, #-4]
   115d4:	cmp	r0, #0
   115d8:	beq	11624 <ftello64@plt+0x164>
   115dc:	b	115e0 <ftello64@plt+0x120>
   115e0:	movw	r0, #16768	; 0x4180
   115e4:	movt	r0, #3
   115e8:	ldr	r0, [r0]
   115ec:	movw	r1, #9664	; 0x25c0
   115f0:	movt	r1, #2
   115f4:	str	r0, [fp, #-8]
   115f8:	mov	r0, r1
   115fc:	bl	1137c <gettext@plt>
   11600:	movw	r1, #16800	; 0x41a0
   11604:	movt	r1, #3
   11608:	ldr	r2, [r1]
   1160c:	ldr	r1, [fp, #-8]
   11610:	str	r0, [fp, #-12]
   11614:	mov	r0, r1
   11618:	ldr	r1, [fp, #-12]
   1161c:	bl	113a0 <fprintf@plt>
   11620:	b	11724 <ftello64@plt+0x264>
   11624:	movw	r0, #9703	; 0x25e7
   11628:	movt	r0, #2
   1162c:	bl	1137c <gettext@plt>
   11630:	movw	r1, #16800	; 0x41a0
   11634:	movt	r1, #3
   11638:	ldr	r2, [r1]
   1163c:	ldr	r3, [r1]
   11640:	ldr	r1, [r1]
   11644:	str	r1, [fp, #-16]
   11648:	mov	r1, r2
   1164c:	mov	r2, r3
   11650:	ldr	r3, [fp, #-16]
   11654:	bl	111f0 <printf@plt>
   11658:	movw	r1, #9798	; 0x2646
   1165c:	movt	r1, #2
   11660:	str	r0, [sp, #20]
   11664:	mov	r0, r1
   11668:	bl	1137c <gettext@plt>
   1166c:	movw	r1, #16780	; 0x418c
   11670:	movt	r1, #3
   11674:	ldr	r1, [r1]
   11678:	bl	111c0 <fputs_unlocked@plt>
   1167c:	str	r0, [sp, #16]
   11680:	bl	1172c <ftello64@plt+0x26c>
   11684:	bl	11754 <ftello64@plt+0x294>
   11688:	movw	r0, #9865	; 0x2689
   1168c:	movt	r0, #2
   11690:	bl	1137c <gettext@plt>
   11694:	movw	r1, #16780	; 0x418c
   11698:	movt	r1, #3
   1169c:	ldr	r1, [r1]
   116a0:	bl	111c0 <fputs_unlocked@plt>
   116a4:	movw	r1, #10246	; 0x2806
   116a8:	movt	r1, #2
   116ac:	str	r0, [sp, #12]
   116b0:	mov	r0, r1
   116b4:	bl	1137c <gettext@plt>
   116b8:	movw	r1, #16780	; 0x418c
   116bc:	movt	r1, #3
   116c0:	ldr	r1, [r1]
   116c4:	bl	111c0 <fputs_unlocked@plt>
   116c8:	movw	r1, #10310	; 0x2846
   116cc:	movt	r1, #2
   116d0:	str	r0, [sp, #8]
   116d4:	mov	r0, r1
   116d8:	bl	1137c <gettext@plt>
   116dc:	movw	r1, #16780	; 0x418c
   116e0:	movt	r1, #3
   116e4:	ldr	r1, [r1]
   116e8:	bl	111c0 <fputs_unlocked@plt>
   116ec:	movw	r1, #10355	; 0x2873
   116f0:	movt	r1, #2
   116f4:	str	r0, [sp, #4]
   116f8:	mov	r0, r1
   116fc:	bl	1137c <gettext@plt>
   11700:	movw	r1, #16780	; 0x418c
   11704:	movt	r1, #3
   11708:	ldr	r1, [r1]
   1170c:	bl	111c0 <fputs_unlocked@plt>
   11710:	movw	r1, #10409	; 0x28a9
   11714:	movt	r1, #2
   11718:	str	r0, [sp]
   1171c:	mov	r0, r1
   11720:	bl	1177c <ftello64@plt+0x2bc>
   11724:	ldr	r0, [fp, #-4]
   11728:	bl	11370 <exit@plt>
   1172c:	push	{fp, lr}
   11730:	mov	fp, sp
   11734:	movw	r0, #10713	; 0x29d9
   11738:	movt	r0, #2
   1173c:	bl	1137c <gettext@plt>
   11740:	movw	r1, #16780	; 0x418c
   11744:	movt	r1, #3
   11748:	ldr	r1, [r1]
   1174c:	bl	111c0 <fputs_unlocked@plt>
   11750:	pop	{fp, pc}
   11754:	push	{fp, lr}
   11758:	mov	fp, sp
   1175c:	movw	r0, #10769	; 0x2a11
   11760:	movt	r0, #2
   11764:	bl	1137c <gettext@plt>
   11768:	movw	r1, #16780	; 0x418c
   1176c:	movt	r1, #3
   11770:	ldr	r1, [r1]
   11774:	bl	111c0 <fputs_unlocked@plt>
   11778:	pop	{fp, pc}
   1177c:	push	{fp, lr}
   11780:	mov	fp, sp
   11784:	sub	sp, sp, #88	; 0x58
   11788:	add	r1, sp, #28
   1178c:	movw	r2, #11420	; 0x2c9c
   11790:	movt	r2, #2
   11794:	str	r0, [fp, #-4]
   11798:	mov	r0, r1
   1179c:	str	r1, [sp, #12]
   117a0:	mov	r1, r2
   117a4:	movw	r2, #56	; 0x38
   117a8:	bl	1122c <memcpy@plt>
   117ac:	ldr	r0, [fp, #-4]
   117b0:	str	r0, [sp, #24]
   117b4:	ldr	r0, [sp, #12]
   117b8:	str	r0, [sp, #20]
   117bc:	ldr	r0, [sp, #20]
   117c0:	ldr	r0, [r0]
   117c4:	movw	r1, #0
   117c8:	cmp	r0, r1
   117cc:	movw	r0, #0
   117d0:	str	r0, [sp, #8]
   117d4:	beq	11800 <ftello64@plt+0x340>
   117d8:	ldr	r0, [fp, #-4]
   117dc:	ldr	r1, [sp, #20]
   117e0:	ldr	r1, [r1]
   117e4:	bl	111d8 <strcmp@plt>
   117e8:	cmp	r0, #0
   117ec:	movw	r0, #0
   117f0:	moveq	r0, #1
   117f4:	mvn	r1, #0
   117f8:	eor	r0, r0, r1
   117fc:	str	r0, [sp, #8]
   11800:	ldr	r0, [sp, #8]
   11804:	tst	r0, #1
   11808:	beq	1181c <ftello64@plt+0x35c>
   1180c:	ldr	r0, [sp, #20]
   11810:	add	r0, r0, #8
   11814:	str	r0, [sp, #20]
   11818:	b	117bc <ftello64@plt+0x2fc>
   1181c:	ldr	r0, [sp, #20]
   11820:	ldr	r0, [r0, #4]
   11824:	movw	r1, #0
   11828:	cmp	r0, r1
   1182c:	beq	1183c <ftello64@plt+0x37c>
   11830:	ldr	r0, [sp, #20]
   11834:	ldr	r0, [r0, #4]
   11838:	str	r0, [sp, #24]
   1183c:	movw	r0, #10939	; 0x2abb
   11840:	movt	r0, #2
   11844:	bl	1137c <gettext@plt>
   11848:	movw	r1, #10594	; 0x2962
   1184c:	movt	r1, #2
   11850:	movw	r2, #10962	; 0x2ad2
   11854:	movt	r2, #2
   11858:	bl	111f0 <printf@plt>
   1185c:	movw	r1, #5
   11860:	str	r0, [sp, #4]
   11864:	mov	r0, r1
   11868:	movw	r1, #0
   1186c:	bl	11418 <setlocale@plt>
   11870:	str	r0, [sp, #16]
   11874:	ldr	r0, [sp, #16]
   11878:	movw	r1, #0
   1187c:	cmp	r0, r1
   11880:	beq	118bc <ftello64@plt+0x3fc>
   11884:	ldr	r0, [sp, #16]
   11888:	movw	r1, #11002	; 0x2afa
   1188c:	movt	r1, #2
   11890:	movw	r2, #3
   11894:	bl	11484 <strncmp@plt>
   11898:	cmp	r0, #0
   1189c:	beq	118bc <ftello64@plt+0x3fc>
   118a0:	movw	r0, #11006	; 0x2afe
   118a4:	movt	r0, #2
   118a8:	bl	1137c <gettext@plt>
   118ac:	movw	r1, #16780	; 0x418c
   118b0:	movt	r1, #3
   118b4:	ldr	r1, [r1]
   118b8:	bl	111c0 <fputs_unlocked@plt>
   118bc:	movw	r0, #11077	; 0x2b45
   118c0:	movt	r0, #2
   118c4:	bl	1137c <gettext@plt>
   118c8:	ldr	r2, [fp, #-4]
   118cc:	movw	r1, #10962	; 0x2ad2
   118d0:	movt	r1, #2
   118d4:	bl	111f0 <printf@plt>
   118d8:	movw	r1, #11104	; 0x2b60
   118dc:	movt	r1, #2
   118e0:	str	r0, [sp]
   118e4:	mov	r0, r1
   118e8:	bl	1137c <gettext@plt>
   118ec:	ldr	r1, [sp, #24]
   118f0:	ldr	r2, [sp, #24]
   118f4:	ldr	r3, [fp, #-4]
   118f8:	cmp	r2, r3
   118fc:	movw	r2, #0
   11900:	moveq	r2, #1
   11904:	tst	r2, #1
   11908:	movw	r2, #11154	; 0x2b92
   1190c:	movt	r2, #2
   11910:	movw	r3, #10872	; 0x2a78
   11914:	movt	r3, #2
   11918:	movne	r2, r3
   1191c:	bl	111f0 <printf@plt>
   11920:	mov	sp, fp
   11924:	pop	{fp, pc}
   11928:	push	{r4, r5, fp, lr}
   1192c:	add	fp, sp, #8
   11930:	sub	sp, sp, #288	; 0x120
   11934:	movw	r2, #0
   11938:	str	r2, [fp, #-12]
   1193c:	str	r0, [fp, #-16]
   11940:	str	r1, [fp, #-20]	; 0xffffffec
   11944:	movw	r0, #0
   11948:	strb	r0, [fp, #-21]	; 0xffffffeb
   1194c:	strb	r0, [fp, #-22]	; 0xffffffea
   11950:	mvn	r1, #0
   11954:	str	r1, [fp, #-28]	; 0xffffffe4
   11958:	str	r2, [fp, #-32]	; 0xffffffe0
   1195c:	str	r1, [fp, #-36]	; 0xffffffdc
   11960:	str	r2, [fp, #-40]	; 0xffffffd8
   11964:	str	r2, [fp, #-44]	; 0xffffffd4
   11968:	movw	r1, #10
   1196c:	strb	r1, [fp, #-45]	; 0xffffffd3
   11970:	str	r2, [fp, #-52]	; 0xffffffcc
   11974:	strb	r0, [fp, #-53]	; 0xffffffcb
   11978:	strb	r0, [fp, #-54]	; 0xffffffca
   1197c:	str	r2, [fp, #-76]	; 0xffffffb4
   11980:	str	r2, [fp, #-80]	; 0xffffffb0
   11984:	str	r2, [fp, #-88]	; 0xffffffa8
   11988:	ldr	r0, [fp, #-20]	; 0xffffffec
   1198c:	ldr	r0, [r0]
   11990:	bl	139f0 <ftello64@plt+0x2530>
   11994:	movw	r0, #6
   11998:	movw	r1, #11154	; 0x2b92
   1199c:	movt	r1, #2
   119a0:	bl	11418 <setlocale@plt>
   119a4:	movw	r1, #10598	; 0x2966
   119a8:	movt	r1, #2
   119ac:	str	r0, [fp, #-124]	; 0xffffff84
   119b0:	mov	r0, r1
   119b4:	movw	r1, #10414	; 0x28ae
   119b8:	movt	r1, #2
   119bc:	bl	11454 <bindtextdomain@plt>
   119c0:	movw	r1, #10598	; 0x2966
   119c4:	movt	r1, #2
   119c8:	str	r0, [fp, #-128]	; 0xffffff80
   119cc:	mov	r0, r1
   119d0:	bl	1128c <textdomain@plt>
   119d4:	movw	r1, #12544	; 0x3100
   119d8:	movt	r1, #1
   119dc:	str	r0, [fp, #-132]	; 0xffffff7c
   119e0:	mov	r0, r1
   119e4:	bl	2258c <ftello64@plt+0x110cc>
   119e8:	ldr	r0, [fp, #-16]
   119ec:	ldr	r1, [fp, #-20]	; 0xffffffec
   119f0:	movw	r2, #10438	; 0x28c6
   119f4:	movt	r2, #2
   119f8:	movw	r3, #11260	; 0x2bfc
   119fc:	movt	r3, #2
   11a00:	movw	ip, #0
   11a04:	str	ip, [sp]
   11a08:	bl	11358 <getopt_long@plt>
   11a0c:	str	r0, [fp, #-60]	; 0xffffffc4
   11a10:	cmn	r0, #1
   11a14:	beq	11f14 <ftello64@plt+0xa54>
   11a18:	ldr	r0, [fp, #-60]	; 0xffffffc4
   11a1c:	cmn	r0, #3
   11a20:	str	r0, [fp, #-136]	; 0xffffff78
   11a24:	beq	11ec0 <ftello64@plt+0xa00>
   11a28:	b	11a2c <ftello64@plt+0x56c>
   11a2c:	ldr	r0, [fp, #-136]	; 0xffffff78
   11a30:	cmn	r0, #2
   11a34:	beq	11eb8 <ftello64@plt+0x9f8>
   11a38:	b	11a3c <ftello64@plt+0x57c>
   11a3c:	ldr	r0, [fp, #-136]	; 0xffffff78
   11a40:	cmp	r0, #101	; 0x65
   11a44:	beq	11aac <ftello64@plt+0x5ec>
   11a48:	b	11a4c <ftello64@plt+0x58c>
   11a4c:	ldr	r0, [fp, #-136]	; 0xffffff78
   11a50:	cmp	r0, #105	; 0x69
   11a54:	beq	11ab8 <ftello64@plt+0x5f8>
   11a58:	b	11a5c <ftello64@plt+0x59c>
   11a5c:	ldr	r0, [fp, #-136]	; 0xffffff78
   11a60:	cmp	r0, #110	; 0x6e
   11a64:	beq	11cf8 <ftello64@plt+0x838>
   11a68:	b	11a6c <ftello64@plt+0x5ac>
   11a6c:	ldr	r0, [fp, #-136]	; 0xffffff78
   11a70:	cmp	r0, #111	; 0x6f
   11a74:	beq	11dd8 <ftello64@plt+0x918>
   11a78:	b	11a7c <ftello64@plt+0x5bc>
   11a7c:	ldr	r0, [fp, #-136]	; 0xffffff78
   11a80:	cmp	r0, #114	; 0x72
   11a84:	beq	11ea0 <ftello64@plt+0x9e0>
   11a88:	b	11a8c <ftello64@plt+0x5cc>
   11a8c:	ldr	r0, [fp, #-136]	; 0xffffff78
   11a90:	cmp	r0, #122	; 0x7a
   11a94:	beq	11eac <ftello64@plt+0x9ec>
   11a98:	b	11a9c <ftello64@plt+0x5dc>
   11a9c:	ldr	r0, [fp, #-136]	; 0xffffff78
   11aa0:	cmp	r0, #256	; 0x100
   11aa4:	beq	11e3c <ftello64@plt+0x97c>
   11aa8:	b	11f08 <ftello64@plt+0xa48>
   11aac:	movw	r0, #1
   11ab0:	strb	r0, [fp, #-21]	; 0xffffffeb
   11ab4:	b	11f10 <ftello64@plt+0xa50>
   11ab8:	movw	r0, #16784	; 0x4190
   11abc:	movt	r0, #3
   11ac0:	ldr	r0, [r0]
   11ac4:	movw	r1, #45	; 0x2d
   11ac8:	bl	11394 <strchr@plt>
   11acc:	str	r0, [fp, #-96]	; 0xffffffa0
   11ad0:	movw	r0, #16784	; 0x4190
   11ad4:	movt	r0, #3
   11ad8:	ldr	r0, [r0]
   11adc:	str	r0, [fp, #-100]	; 0xffffff9c
   11ae0:	ldr	r0, [fp, #-96]	; 0xffffffa0
   11ae4:	movw	r1, #0
   11ae8:	cmp	r0, r1
   11aec:	movw	r0, #0
   11af0:	movne	r0, #1
   11af4:	mvn	r1, #0
   11af8:	eor	r0, r0, r1
   11afc:	and	r0, r0, #1
   11b00:	strb	r0, [fp, #-101]	; 0xffffff9b
   11b04:	ldrb	r0, [fp, #-22]	; 0xffffffea
   11b08:	tst	r0, #1
   11b0c:	beq	11b34 <ftello64@plt+0x674>
   11b10:	movw	r0, #10448	; 0x28d0
   11b14:	movt	r0, #2
   11b18:	bl	1137c <gettext@plt>
   11b1c:	movw	r1, #1
   11b20:	str	r0, [fp, #-140]	; 0xffffff74
   11b24:	mov	r0, r1
   11b28:	movw	r1, #0
   11b2c:	ldr	r2, [fp, #-140]	; 0xffffff74
   11b30:	bl	11304 <error@plt>
   11b34:	movw	r0, #1
   11b38:	strb	r0, [fp, #-22]	; 0xffffffea
   11b3c:	ldr	r0, [fp, #-96]	; 0xffffffa0
   11b40:	movw	r1, #0
   11b44:	cmp	r0, r1
   11b48:	beq	11bcc <ftello64@plt+0x70c>
   11b4c:	ldr	r0, [fp, #-96]	; 0xffffffa0
   11b50:	mov	r1, #0
   11b54:	strb	r1, [r0]
   11b58:	movw	r0, #16784	; 0x4190
   11b5c:	movt	r0, #3
   11b60:	ldr	r0, [r0]
   11b64:	movw	r2, #10478	; 0x28ee
   11b68:	movt	r2, #2
   11b6c:	str	r0, [fp, #-144]	; 0xffffff70
   11b70:	mov	r0, r2
   11b74:	str	r1, [sp, #148]	; 0x94
   11b78:	bl	1137c <gettext@plt>
   11b7c:	mov	r1, sp
   11b80:	ldr	r2, [sp, #148]	; 0x94
   11b84:	str	r2, [r1, #16]
   11b88:	str	r0, [r1, #12]
   11b8c:	movw	r0, #11154	; 0x2b92
   11b90:	movt	r0, #2
   11b94:	str	r0, [r1, #8]
   11b98:	str	r2, [r1, #4]
   11b9c:	mvn	r0, #0
   11ba0:	str	r0, [r1]
   11ba4:	ldr	r0, [fp, #-144]	; 0xffffff70
   11ba8:	ldr	r3, [sp, #148]	; 0x94
   11bac:	bl	1bbd0 <ftello64@plt+0xa710>
   11bb0:	str	r0, [fp, #-28]	; 0xffffffe4
   11bb4:	ldr	r0, [fp, #-96]	; 0xffffffa0
   11bb8:	movw	r2, #45	; 0x2d
   11bbc:	strb	r2, [r0]
   11bc0:	ldr	r0, [fp, #-96]	; 0xffffffa0
   11bc4:	add	r0, r0, #1
   11bc8:	str	r0, [fp, #-100]	; 0xffffff9c
   11bcc:	ldr	r0, [fp, #-100]	; 0xffffff9c
   11bd0:	movw	r1, #10478	; 0x28ee
   11bd4:	movt	r1, #2
   11bd8:	str	r0, [sp, #144]	; 0x90
   11bdc:	mov	r0, r1
   11be0:	bl	1137c <gettext@plt>
   11be4:	mov	r1, sp
   11be8:	mov	r2, #0
   11bec:	str	r2, [r1, #16]
   11bf0:	str	r0, [r1, #12]
   11bf4:	movw	r0, #11154	; 0x2b92
   11bf8:	movt	r0, #2
   11bfc:	str	r0, [r1, #8]
   11c00:	str	r2, [r1, #4]
   11c04:	mvn	r0, #0
   11c08:	str	r0, [r1]
   11c0c:	ldr	r0, [sp, #144]	; 0x90
   11c10:	str	r2, [sp, #140]	; 0x8c
   11c14:	ldr	r3, [sp, #140]	; 0x8c
   11c18:	bl	1bbd0 <ftello64@plt+0xa710>
   11c1c:	str	r0, [fp, #-32]	; 0xffffffe0
   11c20:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11c24:	ldr	r2, [fp, #-28]	; 0xffffffe4
   11c28:	sub	r0, r0, r2
   11c2c:	add	r0, r0, #1
   11c30:	str	r0, [fp, #-72]	; 0xffffffb8
   11c34:	ldr	r0, [fp, #-28]	; 0xffffffe4
   11c38:	ldr	r2, [fp, #-32]	; 0xffffffe0
   11c3c:	cmp	r0, r2
   11c40:	movw	r0, #0
   11c44:	movls	r0, #1
   11c48:	and	r0, r0, #1
   11c4c:	ldr	r2, [fp, #-72]	; 0xffffffb8
   11c50:	cmp	r2, #0
   11c54:	movw	r2, #0
   11c58:	moveq	r2, #1
   11c5c:	and	r2, r2, #1
   11c60:	cmp	r0, r2
   11c64:	movw	r0, #0
   11c68:	moveq	r0, #1
   11c6c:	and	r0, r0, #1
   11c70:	ldrb	r2, [fp, #-101]	; 0xffffff9b
   11c74:	and	r2, r2, #1
   11c78:	orr	r0, r2, r0
   11c7c:	cmp	r0, #0
   11c80:	movw	r0, #0
   11c84:	movne	r0, #1
   11c88:	and	r0, r0, #1
   11c8c:	strb	r0, [fp, #-101]	; 0xffffff9b
   11c90:	ldrb	r0, [fp, #-101]	; 0xffffff9b
   11c94:	tst	r0, #1
   11c98:	beq	11cf4 <ftello64@plt+0x834>
   11c9c:	bl	113ac <__errno_location@plt>
   11ca0:	ldr	r1, [r0]
   11ca4:	movw	r0, #10478	; 0x28ee
   11ca8:	movt	r0, #2
   11cac:	str	r1, [sp, #136]	; 0x88
   11cb0:	bl	1137c <gettext@plt>
   11cb4:	movw	r1, #16784	; 0x4190
   11cb8:	movt	r1, #3
   11cbc:	ldr	r1, [r1]
   11cc0:	str	r0, [sp, #132]	; 0x84
   11cc4:	mov	r0, r1
   11cc8:	bl	1604c <ftello64@plt+0x4b8c>
   11ccc:	movw	r1, #1
   11cd0:	str	r0, [sp, #128]	; 0x80
   11cd4:	mov	r0, r1
   11cd8:	ldr	r1, [sp, #136]	; 0x88
   11cdc:	movw	r2, #10498	; 0x2902
   11ce0:	movt	r2, #2
   11ce4:	ldr	r3, [sp, #132]	; 0x84
   11ce8:	ldr	ip, [sp, #128]	; 0x80
   11cec:	str	ip, [sp]
   11cf0:	bl	11304 <error@plt>
   11cf4:	b	11f10 <ftello64@plt+0xa50>
   11cf8:	movw	r0, #16784	; 0x4190
   11cfc:	movt	r0, #3
   11d00:	ldr	r0, [r0]
   11d04:	movw	r1, #0
   11d08:	movw	r2, #10
   11d0c:	sub	r3, fp, #112	; 0x70
   11d10:	movw	ip, #11154	; 0x2b92
   11d14:	movt	ip, #2
   11d18:	str	ip, [sp]
   11d1c:	bl	1bc58 <ftello64@plt+0xa798>
   11d20:	str	r0, [fp, #-116]	; 0xffffff8c
   11d24:	ldr	r0, [fp, #-116]	; 0xffffff8c
   11d28:	cmp	r0, #0
   11d2c:	bne	11d84 <ftello64@plt+0x8c4>
   11d30:	ldr	r0, [fp, #-36]	; 0xffffffdc
   11d34:	ldr	r1, [fp, #-112]	; 0xffffff90
   11d38:	ldr	r2, [fp, #-108]	; 0xffffff94
   11d3c:	subs	r0, r0, r1
   11d40:	rscs	r1, r2, #0
   11d44:	bcs	11d60 <ftello64@plt+0x8a0>
   11d48:	b	11d4c <ftello64@plt+0x88c>
   11d4c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   11d50:	mov	r1, #0
   11d54:	str	r0, [sp, #124]	; 0x7c
   11d58:	str	r1, [sp, #120]	; 0x78
   11d5c:	b	11d74 <ftello64@plt+0x8b4>
   11d60:	ldr	r0, [fp, #-112]	; 0xffffff90
   11d64:	ldr	r1, [fp, #-108]	; 0xffffff94
   11d68:	str	r0, [sp, #124]	; 0x7c
   11d6c:	str	r1, [sp, #120]	; 0x78
   11d70:	b	11d74 <ftello64@plt+0x8b4>
   11d74:	ldr	r0, [sp, #120]	; 0x78
   11d78:	ldr	r1, [sp, #124]	; 0x7c
   11d7c:	str	r1, [fp, #-36]	; 0xffffffdc
   11d80:	b	11dd4 <ftello64@plt+0x914>
   11d84:	ldr	r0, [fp, #-116]	; 0xffffff8c
   11d88:	cmp	r0, #1
   11d8c:	beq	11dd0 <ftello64@plt+0x910>
   11d90:	movw	r0, #10505	; 0x2909
   11d94:	movt	r0, #2
   11d98:	bl	1137c <gettext@plt>
   11d9c:	movw	r1, #16784	; 0x4190
   11da0:	movt	r1, #3
   11da4:	ldr	r1, [r1]
   11da8:	str	r0, [sp, #116]	; 0x74
   11dac:	mov	r0, r1
   11db0:	bl	1604c <ftello64@plt+0x4b8c>
   11db4:	movw	r1, #1
   11db8:	str	r0, [sp, #112]	; 0x70
   11dbc:	mov	r0, r1
   11dc0:	movw	r1, #0
   11dc4:	ldr	r2, [sp, #116]	; 0x74
   11dc8:	ldr	r3, [sp, #112]	; 0x70
   11dcc:	bl	11304 <error@plt>
   11dd0:	b	11dd4 <ftello64@plt+0x914>
   11dd4:	b	11f10 <ftello64@plt+0xa50>
   11dd8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   11ddc:	movw	r1, #0
   11de0:	cmp	r0, r1
   11de4:	beq	11e28 <ftello64@plt+0x968>
   11de8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   11dec:	movw	r1, #16784	; 0x4190
   11df0:	movt	r1, #3
   11df4:	ldr	r1, [r1]
   11df8:	bl	111d8 <strcmp@plt>
   11dfc:	cmp	r0, #0
   11e00:	beq	11e28 <ftello64@plt+0x968>
   11e04:	movw	r0, #10528	; 0x2920
   11e08:	movt	r0, #2
   11e0c:	bl	1137c <gettext@plt>
   11e10:	movw	r1, #1
   11e14:	str	r0, [sp, #108]	; 0x6c
   11e18:	mov	r0, r1
   11e1c:	movw	r1, #0
   11e20:	ldr	r2, [sp, #108]	; 0x6c
   11e24:	bl	11304 <error@plt>
   11e28:	movw	r0, #16784	; 0x4190
   11e2c:	movt	r0, #3
   11e30:	ldr	r0, [r0]
   11e34:	str	r0, [fp, #-40]	; 0xffffffd8
   11e38:	b	11f10 <ftello64@plt+0xa50>
   11e3c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   11e40:	movw	r1, #0
   11e44:	cmp	r0, r1
   11e48:	beq	11e8c <ftello64@plt+0x9cc>
   11e4c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   11e50:	movw	r1, #16784	; 0x4190
   11e54:	movt	r1, #3
   11e58:	ldr	r1, [r1]
   11e5c:	bl	111d8 <strcmp@plt>
   11e60:	cmp	r0, #0
   11e64:	beq	11e8c <ftello64@plt+0x9cc>
   11e68:	movw	r0, #10560	; 0x2940
   11e6c:	movt	r0, #2
   11e70:	bl	1137c <gettext@plt>
   11e74:	movw	r1, #1
   11e78:	str	r0, [sp, #104]	; 0x68
   11e7c:	mov	r0, r1
   11e80:	movw	r1, #0
   11e84:	ldr	r2, [sp, #104]	; 0x68
   11e88:	bl	11304 <error@plt>
   11e8c:	movw	r0, #16784	; 0x4190
   11e90:	movt	r0, #3
   11e94:	ldr	r0, [r0]
   11e98:	str	r0, [fp, #-44]	; 0xffffffd4
   11e9c:	b	11f10 <ftello64@plt+0xa50>
   11ea0:	movw	r0, #1
   11ea4:	strb	r0, [fp, #-54]	; 0xffffffca
   11ea8:	b	11f10 <ftello64@plt+0xa50>
   11eac:	movw	r0, #0
   11eb0:	strb	r0, [fp, #-45]	; 0xffffffd3
   11eb4:	b	11f10 <ftello64@plt+0xa50>
   11eb8:	movw	r0, #0
   11ebc:	bl	115c0 <ftello64@plt+0x100>
   11ec0:	movw	r0, #16780	; 0x418c
   11ec4:	movt	r0, #3
   11ec8:	ldr	r0, [r0]
   11ecc:	movw	r1, #16676	; 0x4124
   11ed0:	movt	r1, #3
   11ed4:	ldr	r3, [r1]
   11ed8:	movw	r1, #10409	; 0x28a9
   11edc:	movt	r1, #2
   11ee0:	movw	r2, #10594	; 0x2962
   11ee4:	movt	r2, #2
   11ee8:	movw	ip, #10608	; 0x2970
   11eec:	movt	ip, #2
   11ef0:	str	ip, [sp]
   11ef4:	movw	ip, #0
   11ef8:	str	ip, [sp, #4]
   11efc:	bl	18ad0 <ftello64@plt+0x7610>
   11f00:	movw	r0, #0
   11f04:	bl	11370 <exit@plt>
   11f08:	movw	r0, #1
   11f0c:	bl	115c0 <ftello64@plt+0x100>
   11f10:	b	119e8 <ftello64@plt+0x528>
   11f14:	ldr	r0, [fp, #-16]
   11f18:	movw	r1, #16760	; 0x4178
   11f1c:	movt	r1, #3
   11f20:	ldr	r2, [r1]
   11f24:	sub	r0, r0, r2
   11f28:	str	r0, [fp, #-64]	; 0xffffffc0
   11f2c:	ldr	r0, [fp, #-20]	; 0xffffffec
   11f30:	ldr	r1, [r1]
   11f34:	add	r0, r0, r1, lsl #2
   11f38:	str	r0, [fp, #-68]	; 0xffffffbc
   11f3c:	ldrb	r0, [fp, #-21]	; 0xffffffeb
   11f40:	tst	r0, #1
   11f44:	beq	11f7c <ftello64@plt+0xabc>
   11f48:	ldrb	r0, [fp, #-22]	; 0xffffffea
   11f4c:	tst	r0, #1
   11f50:	beq	11f7c <ftello64@plt+0xabc>
   11f54:	movw	r0, #10620	; 0x297c
   11f58:	movt	r0, #2
   11f5c:	bl	1137c <gettext@plt>
   11f60:	movw	r1, #0
   11f64:	str	r0, [sp, #100]	; 0x64
   11f68:	mov	r0, r1
   11f6c:	ldr	r2, [sp, #100]	; 0x64
   11f70:	bl	11304 <error@plt>
   11f74:	movw	r0, #1
   11f78:	bl	115c0 <ftello64@plt+0x100>
   11f7c:	ldrb	r0, [fp, #-22]	; 0xffffffea
   11f80:	tst	r0, #1
   11f84:	beq	11f9c <ftello64@plt+0xadc>
   11f88:	ldr	r0, [fp, #-64]	; 0xffffffc0
   11f8c:	movw	r1, #0
   11f90:	cmp	r1, r0
   11f94:	blt	11fb8 <ftello64@plt+0xaf8>
   11f98:	b	12008 <ftello64@plt+0xb48>
   11f9c:	ldrb	r0, [fp, #-21]	; 0xffffffeb
   11fa0:	tst	r0, #1
   11fa4:	bne	12008 <ftello64@plt+0xb48>
   11fa8:	ldr	r0, [fp, #-64]	; 0xffffffc0
   11fac:	movw	r1, #1
   11fb0:	cmp	r1, r0
   11fb4:	bge	12008 <ftello64@plt+0xb48>
   11fb8:	movw	r0, #10653	; 0x299d
   11fbc:	movt	r0, #2
   11fc0:	bl	1137c <gettext@plt>
   11fc4:	ldr	r1, [fp, #-68]	; 0xffffffbc
   11fc8:	ldrb	r2, [fp, #-22]	; 0xffffffea
   11fcc:	mov	r3, #1
   11fd0:	bic	r2, r3, r2
   11fd4:	add	r1, r1, r2, lsl #2
   11fd8:	ldr	r1, [r1]
   11fdc:	str	r0, [sp, #96]	; 0x60
   11fe0:	mov	r0, r1
   11fe4:	bl	1604c <ftello64@plt+0x4b8c>
   11fe8:	movw	r1, #0
   11fec:	str	r0, [sp, #92]	; 0x5c
   11ff0:	mov	r0, r1
   11ff4:	ldr	r2, [sp, #96]	; 0x60
   11ff8:	ldr	r3, [sp, #92]	; 0x5c
   11ffc:	bl	11304 <error@plt>
   12000:	movw	r0, #1
   12004:	bl	115c0 <ftello64@plt+0x100>
   12008:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1200c:	cmp	r0, #0
   12010:	bne	12024 <ftello64@plt+0xb64>
   12014:	movw	r0, #0
   12018:	str	r0, [fp, #-72]	; 0xffffffb8
   1201c:	str	r0, [fp, #-76]	; 0xffffffb4
   12020:	b	1219c <ftello64@plt+0xcdc>
   12024:	ldrb	r0, [fp, #-21]	; 0xffffffeb
   12028:	tst	r0, #1
   1202c:	beq	12054 <ftello64@plt+0xb94>
   12030:	ldr	r0, [fp, #-68]	; 0xffffffbc
   12034:	ldr	r1, [fp, #-64]	; 0xffffffc0
   12038:	ldrb	r2, [fp, #-45]	; 0xffffffd3
   1203c:	bl	12548 <ftello64@plt+0x1088>
   12040:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12044:	str	r0, [fp, #-72]	; 0xffffffb8
   12048:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1204c:	str	r0, [fp, #-76]	; 0xffffffb4
   12050:	b	12198 <ftello64@plt+0xcd8>
   12054:	ldrb	r0, [fp, #-22]	; 0xffffffea
   12058:	tst	r0, #1
   1205c:	beq	12080 <ftello64@plt+0xbc0>
   12060:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12064:	ldr	r1, [fp, #-28]	; 0xffffffe4
   12068:	sub	r0, r0, r1
   1206c:	add	r0, r0, #1
   12070:	str	r0, [fp, #-72]	; 0xffffffb8
   12074:	movw	r0, #0
   12078:	str	r0, [fp, #-76]	; 0xffffffb4
   1207c:	b	12194 <ftello64@plt+0xcd4>
   12080:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12084:	cmp	r0, #1
   12088:	bne	12118 <ftello64@plt+0xc58>
   1208c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   12090:	ldr	r0, [r0]
   12094:	movw	r1, #11567	; 0x2d2f
   12098:	movt	r1, #2
   1209c:	bl	111d8 <strcmp@plt>
   120a0:	cmp	r0, #0
   120a4:	beq	12118 <ftello64@plt+0xc58>
   120a8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   120ac:	ldr	r0, [r0]
   120b0:	movw	r1, #16776	; 0x4188
   120b4:	movt	r1, #3
   120b8:	ldr	r2, [r1]
   120bc:	movw	r1, #11796	; 0x2e14
   120c0:	movt	r1, #2
   120c4:	bl	13474 <ftello64@plt+0x1fb4>
   120c8:	movw	r1, #0
   120cc:	cmp	r0, r1
   120d0:	bne	12118 <ftello64@plt+0xc58>
   120d4:	bl	113ac <__errno_location@plt>
   120d8:	ldr	r1, [r0]
   120dc:	ldr	r0, [fp, #-68]	; 0xffffffbc
   120e0:	ldr	r2, [r0]
   120e4:	movw	r0, #0
   120e8:	movw	r3, #3
   120ec:	str	r1, [sp, #88]	; 0x58
   120f0:	mov	r1, r3
   120f4:	bl	15e08 <ftello64@plt+0x4948>
   120f8:	movw	r1, #1
   120fc:	str	r0, [sp, #84]	; 0x54
   12100:	mov	r0, r1
   12104:	ldr	r1, [sp, #88]	; 0x58
   12108:	movw	r2, #10502	; 0x2906
   1210c:	movt	r2, #2
   12110:	ldr	r3, [sp, #84]	; 0x54
   12114:	bl	11304 <error@plt>
   12118:	movw	r0, #16776	; 0x4188
   1211c:	movt	r0, #3
   12120:	ldr	r0, [r0]
   12124:	movw	r1, #2
   12128:	bl	13284 <ftello64@plt+0x1dc4>
   1212c:	ldrb	r0, [fp, #-54]	; 0xffffffca
   12130:	tst	r0, #1
   12134:	bne	12158 <ftello64@plt+0xc98>
   12138:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1213c:	cmn	r0, #1
   12140:	beq	12158 <ftello64@plt+0xc98>
   12144:	bl	12648 <ftello64@plt+0x1188>
   12148:	rsbs	r0, r0, #8388608	; 0x800000
   1214c:	rscs	r1, r1, #0
   12150:	blt	12180 <ftello64@plt+0xcc0>
   12154:	b	12158 <ftello64@plt+0xc98>
   12158:	movw	r0, #16776	; 0x4188
   1215c:	movt	r0, #3
   12160:	ldr	r0, [r0]
   12164:	ldrb	r1, [fp, #-45]	; 0xffffffd3
   12168:	sub	r2, fp, #52	; 0x34
   1216c:	bl	12740 <ftello64@plt+0x1280>
   12170:	str	r0, [fp, #-72]	; 0xffffffb8
   12174:	ldr	r0, [fp, #-52]	; 0xffffffcc
   12178:	str	r0, [fp, #-76]	; 0xffffffb4
   1217c:	b	12190 <ftello64@plt+0xcd0>
   12180:	movw	r0, #1
   12184:	strb	r0, [fp, #-53]	; 0xffffffcb
   12188:	mvn	r0, #0
   1218c:	str	r0, [fp, #-72]	; 0xffffffb8
   12190:	b	12194 <ftello64@plt+0xcd4>
   12194:	b	12198 <ftello64@plt+0xcd8>
   12198:	b	1219c <ftello64@plt+0xcdc>
   1219c:	ldrb	r0, [fp, #-54]	; 0xffffffca
   121a0:	tst	r0, #1
   121a4:	bne	121b8 <ftello64@plt+0xcf8>
   121a8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   121ac:	ldr	r1, [fp, #-72]	; 0xffffffb8
   121b0:	cmp	r0, r1
   121b4:	bcs	121c4 <ftello64@plt+0xd04>
   121b8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   121bc:	str	r0, [sp, #80]	; 0x50
   121c0:	b	121cc <ftello64@plt+0xd0c>
   121c4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   121c8:	str	r0, [sp, #80]	; 0x50
   121cc:	ldr	r0, [sp, #80]	; 0x50
   121d0:	str	r0, [fp, #-120]	; 0xffffff88
   121d4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   121d8:	ldrb	r1, [fp, #-53]	; 0xffffffcb
   121dc:	tst	r1, #1
   121e0:	str	r0, [sp, #76]	; 0x4c
   121e4:	bne	121f4 <ftello64@plt+0xd34>
   121e8:	ldrb	r0, [fp, #-54]	; 0xffffffca
   121ec:	tst	r0, #1
   121f0:	beq	12200 <ftello64@plt+0xd40>
   121f4:	mvn	r0, #0
   121f8:	str	r0, [sp, #72]	; 0x48
   121fc:	b	12210 <ftello64@plt+0xd50>
   12200:	ldr	r0, [fp, #-120]	; 0xffffff88
   12204:	ldr	r1, [fp, #-72]	; 0xffffffb8
   12208:	bl	165f8 <ftello64@plt+0x5138>
   1220c:	str	r0, [sp, #72]	; 0x48
   12210:	ldr	r0, [sp, #72]	; 0x48
   12214:	ldr	r1, [sp, #76]	; 0x4c
   12218:	str	r0, [sp, #68]	; 0x44
   1221c:	mov	r0, r1
   12220:	ldr	r1, [sp, #68]	; 0x44
   12224:	bl	161d4 <ftello64@plt+0x4d14>
   12228:	str	r0, [fp, #-84]	; 0xffffffac
   1222c:	ldr	r0, [fp, #-84]	; 0xffffffac
   12230:	movw	r1, #0
   12234:	cmp	r0, r1
   12238:	bne	122b0 <ftello64@plt+0xdf0>
   1223c:	bl	113ac <__errno_location@plt>
   12240:	ldr	r1, [r0]
   12244:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12248:	movw	r2, #0
   1224c:	cmp	r0, r2
   12250:	str	r1, [sp, #64]	; 0x40
   12254:	beq	12264 <ftello64@plt+0xda4>
   12258:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1225c:	str	r0, [sp, #60]	; 0x3c
   12260:	b	12274 <ftello64@plt+0xdb4>
   12264:	movw	r0, #10670	; 0x29ae
   12268:	movt	r0, #2
   1226c:	str	r0, [sp, #60]	; 0x3c
   12270:	b	12274 <ftello64@plt+0xdb4>
   12274:	ldr	r0, [sp, #60]	; 0x3c
   12278:	movw	r1, #0
   1227c:	str	r0, [sp, #56]	; 0x38
   12280:	mov	r0, r1
   12284:	movw	r1, #3
   12288:	ldr	r2, [sp, #56]	; 0x38
   1228c:	bl	15e08 <ftello64@plt+0x4948>
   12290:	movw	r1, #1
   12294:	str	r0, [sp, #52]	; 0x34
   12298:	mov	r0, r1
   1229c:	ldr	r1, [sp, #64]	; 0x40
   122a0:	movw	r2, #10502	; 0x2906
   122a4:	movt	r2, #2
   122a8:	ldr	r3, [sp, #52]	; 0x34
   122ac:	bl	11304 <error@plt>
   122b0:	ldrb	r0, [fp, #-53]	; 0xffffffcb
   122b4:	tst	r0, #1
   122b8:	beq	122f0 <ftello64@plt+0xe30>
   122bc:	movw	r0, #16776	; 0x4188
   122c0:	movt	r0, #3
   122c4:	ldr	r0, [r0]
   122c8:	ldrb	r1, [fp, #-45]	; 0xffffffd3
   122cc:	ldr	r2, [fp, #-120]	; 0xffffff88
   122d0:	ldr	r3, [fp, #-84]	; 0xffffffac
   122d4:	and	r1, r1, #255	; 0xff
   122d8:	sub	ip, fp, #80	; 0x50
   122dc:	str	ip, [sp]
   122e0:	bl	128d4 <ftello64@plt+0x1414>
   122e4:	str	r0, [fp, #-72]	; 0xffffffb8
   122e8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   122ec:	str	r0, [fp, #-120]	; 0xffffff88
   122f0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   122f4:	cmp	r0, #0
   122f8:	beq	1235c <ftello64@plt+0xe9c>
   122fc:	ldrb	r0, [fp, #-21]	; 0xffffffeb
   12300:	tst	r0, #1
   12304:	bne	1235c <ftello64@plt+0xe9c>
   12308:	ldrb	r0, [fp, #-22]	; 0xffffffea
   1230c:	tst	r0, #1
   12310:	bne	1235c <ftello64@plt+0xe9c>
   12314:	movw	r0, #16776	; 0x4188
   12318:	movt	r0, #3
   1231c:	ldr	r0, [r0]
   12320:	bl	132dc <ftello64@plt+0x1e1c>
   12324:	cmp	r0, #0
   12328:	beq	1235c <ftello64@plt+0xe9c>
   1232c:	bl	113ac <__errno_location@plt>
   12330:	ldr	r1, [r0]
   12334:	movw	r0, #11787	; 0x2e0b
   12338:	movt	r0, #2
   1233c:	str	r1, [sp, #48]	; 0x30
   12340:	bl	1137c <gettext@plt>
   12344:	movw	r1, #1
   12348:	str	r0, [sp, #44]	; 0x2c
   1234c:	mov	r0, r1
   12350:	ldr	r1, [sp, #48]	; 0x30
   12354:	ldr	r2, [sp, #44]	; 0x2c
   12358:	bl	11304 <error@plt>
   1235c:	ldrb	r0, [fp, #-54]	; 0xffffffca
   12360:	tst	r0, #1
   12364:	bne	1237c <ftello64@plt+0xebc>
   12368:	ldr	r0, [fp, #-84]	; 0xffffffac
   1236c:	ldr	r1, [fp, #-120]	; 0xffffff88
   12370:	ldr	r2, [fp, #-72]	; 0xffffffb8
   12374:	bl	166b0 <ftello64@plt+0x51f0>
   12378:	str	r0, [fp, #-88]	; 0xffffffa8
   1237c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   12380:	movw	r1, #0
   12384:	cmp	r0, r1
   12388:	beq	123f4 <ftello64@plt+0xf34>
   1238c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   12390:	movw	r1, #16780	; 0x418c
   12394:	movt	r1, #3
   12398:	ldr	r2, [r1]
   1239c:	movw	r1, #10680	; 0x29b8
   123a0:	movt	r1, #2
   123a4:	bl	13474 <ftello64@plt+0x1fb4>
   123a8:	movw	r1, #0
   123ac:	cmp	r0, r1
   123b0:	bne	123f4 <ftello64@plt+0xf34>
   123b4:	bl	113ac <__errno_location@plt>
   123b8:	ldr	r1, [r0]
   123bc:	ldr	r2, [fp, #-40]	; 0xffffffd8
   123c0:	movw	r0, #0
   123c4:	movw	r3, #3
   123c8:	str	r1, [sp, #40]	; 0x28
   123cc:	mov	r1, r3
   123d0:	bl	15e08 <ftello64@plt+0x4948>
   123d4:	movw	r1, #1
   123d8:	str	r0, [sp, #36]	; 0x24
   123dc:	mov	r0, r1
   123e0:	ldr	r1, [sp, #40]	; 0x28
   123e4:	movw	r2, #10502	; 0x2906
   123e8:	movt	r2, #2
   123ec:	ldr	r3, [sp, #36]	; 0x24
   123f0:	bl	11304 <error@plt>
   123f4:	ldrb	r0, [fp, #-54]	; 0xffffffca
   123f8:	tst	r0, #1
   123fc:	beq	12498 <ftello64@plt+0xfd8>
   12400:	ldr	r0, [fp, #-36]	; 0xffffffdc
   12404:	cmp	r0, #0
   12408:	bne	12418 <ftello64@plt+0xf58>
   1240c:	movw	r0, #0
   12410:	str	r0, [fp, #-92]	; 0xffffffa4
   12414:	b	12494 <ftello64@plt+0xfd4>
   12418:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1241c:	cmp	r0, #0
   12420:	bne	12448 <ftello64@plt+0xf88>
   12424:	movw	r0, #10682	; 0x29ba
   12428:	movt	r0, #2
   1242c:	bl	1137c <gettext@plt>
   12430:	movw	r1, #1
   12434:	str	r0, [sp, #32]
   12438:	mov	r0, r1
   1243c:	movw	r1, #0
   12440:	ldr	r2, [sp, #32]
   12444:	bl	11304 <error@plt>
   12448:	ldrb	r0, [fp, #-22]	; 0xffffffea
   1244c:	tst	r0, #1
   12450:	beq	12478 <ftello64@plt+0xfb8>
   12454:	ldr	r0, [fp, #-84]	; 0xffffffac
   12458:	ldr	r1, [fp, #-120]	; 0xffffff88
   1245c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12460:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12464:	ldrb	ip, [fp, #-45]	; 0xffffffd3
   12468:	str	ip, [sp]
   1246c:	bl	12bf4 <ftello64@plt+0x1734>
   12470:	str	r0, [fp, #-92]	; 0xffffffa4
   12474:	b	12490 <ftello64@plt+0xfd0>
   12478:	ldr	r0, [fp, #-84]	; 0xffffffac
   1247c:	ldr	r1, [fp, #-120]	; 0xffffff88
   12480:	ldr	r2, [fp, #-76]	; 0xffffffb4
   12484:	ldr	r3, [fp, #-72]	; 0xffffffb8
   12488:	bl	12cd8 <ftello64@plt+0x1818>
   1248c:	str	r0, [fp, #-92]	; 0xffffffa4
   12490:	b	12494 <ftello64@plt+0xfd4>
   12494:	b	12500 <ftello64@plt+0x1040>
   12498:	ldrb	r0, [fp, #-53]	; 0xffffffcb
   1249c:	tst	r0, #1
   124a0:	beq	124bc <ftello64@plt+0xffc>
   124a4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   124a8:	ldr	r1, [fp, #-80]	; 0xffffffb0
   124ac:	ldr	r2, [fp, #-88]	; 0xffffffa8
   124b0:	bl	12dac <ftello64@plt+0x18ec>
   124b4:	str	r0, [fp, #-92]	; 0xffffffa4
   124b8:	b	124fc <ftello64@plt+0x103c>
   124bc:	ldrb	r0, [fp, #-22]	; 0xffffffea
   124c0:	tst	r0, #1
   124c4:	beq	124e4 <ftello64@plt+0x1024>
   124c8:	ldr	r0, [fp, #-120]	; 0xffffff88
   124cc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   124d0:	ldr	r2, [fp, #-88]	; 0xffffffa8
   124d4:	ldrb	r3, [fp, #-45]	; 0xffffffd3
   124d8:	bl	12e68 <ftello64@plt+0x19a8>
   124dc:	str	r0, [fp, #-92]	; 0xffffffa4
   124e0:	b	124f8 <ftello64@plt+0x1038>
   124e4:	ldr	r0, [fp, #-120]	; 0xffffff88
   124e8:	ldr	r1, [fp, #-76]	; 0xffffffb4
   124ec:	ldr	r2, [fp, #-88]	; 0xffffffa8
   124f0:	bl	12f08 <ftello64@plt+0x1a48>
   124f4:	str	r0, [fp, #-92]	; 0xffffffa4
   124f8:	b	124fc <ftello64@plt+0x103c>
   124fc:	b	12500 <ftello64@plt+0x1040>
   12500:	ldr	r0, [fp, #-92]	; 0xffffffa4
   12504:	cmp	r0, #0
   12508:	beq	1253c <ftello64@plt+0x107c>
   1250c:	bl	113ac <__errno_location@plt>
   12510:	ldr	r1, [r0]
   12514:	movw	r0, #10701	; 0x29cd
   12518:	movt	r0, #2
   1251c:	str	r1, [sp, #28]
   12520:	bl	1137c <gettext@plt>
   12524:	movw	r1, #1
   12528:	str	r0, [sp, #24]
   1252c:	mov	r0, r1
   12530:	ldr	r1, [sp, #28]
   12534:	ldr	r2, [sp, #24]
   12538:	bl	11304 <error@plt>
   1253c:	movw	r0, #0
   12540:	sub	sp, fp, #8
   12544:	pop	{r4, r5, fp, pc}
   12548:	push	{fp, lr}
   1254c:	mov	fp, sp
   12550:	sub	sp, sp, #32
   12554:	str	r0, [fp, #-4]
   12558:	str	r1, [fp, #-8]
   1255c:	strb	r2, [fp, #-9]
   12560:	ldr	r0, [fp, #-8]
   12564:	str	r0, [sp, #12]
   12568:	movw	r0, #0
   1256c:	str	r0, [sp, #8]
   12570:	ldr	r0, [sp, #8]
   12574:	ldr	r1, [fp, #-8]
   12578:	cmp	r0, r1
   1257c:	bge	125b0 <ftello64@plt+0x10f0>
   12580:	ldr	r0, [fp, #-4]
   12584:	ldr	r1, [sp, #8]
   12588:	add	r0, r0, r1, lsl #2
   1258c:	ldr	r0, [r0]
   12590:	bl	11388 <strlen@plt>
   12594:	ldr	r1, [sp, #12]
   12598:	add	r0, r1, r0
   1259c:	str	r0, [sp, #12]
   125a0:	ldr	r0, [sp, #8]
   125a4:	add	r0, r0, #1
   125a8:	str	r0, [sp, #8]
   125ac:	b	12570 <ftello64@plt+0x10b0>
   125b0:	ldr	r0, [sp, #12]
   125b4:	bl	18c58 <ftello64@plt+0x7798>
   125b8:	str	r0, [sp, #16]
   125bc:	movw	r0, #0
   125c0:	str	r0, [sp, #8]
   125c4:	ldr	r0, [sp, #8]
   125c8:	ldr	r1, [fp, #-8]
   125cc:	cmp	r0, r1
   125d0:	bge	1262c <ftello64@plt+0x116c>
   125d4:	ldr	r0, [sp, #16]
   125d8:	ldr	r1, [fp, #-4]
   125dc:	ldr	r2, [sp, #8]
   125e0:	ldr	r1, [r1, r2, lsl #2]
   125e4:	bl	1125c <stpcpy@plt>
   125e8:	str	r0, [sp, #4]
   125ec:	ldr	r0, [sp, #16]
   125f0:	ldr	r1, [fp, #-4]
   125f4:	ldr	r2, [sp, #8]
   125f8:	add	r1, r1, r2, lsl #2
   125fc:	str	r0, [r1]
   12600:	ldr	r0, [sp, #4]
   12604:	str	r0, [sp, #16]
   12608:	ldrb	r0, [fp, #-9]
   1260c:	ldr	r1, [sp, #16]
   12610:	add	r2, r1, #1
   12614:	str	r2, [sp, #16]
   12618:	strb	r0, [r1]
   1261c:	ldr	r0, [sp, #8]
   12620:	add	r0, r0, #1
   12624:	str	r0, [sp, #8]
   12628:	b	125c4 <ftello64@plt+0x1104>
   1262c:	ldr	r0, [sp, #16]
   12630:	ldr	r1, [fp, #-4]
   12634:	ldr	r2, [fp, #-8]
   12638:	add	r1, r1, r2, lsl #2
   1263c:	str	r0, [r1]
   12640:	mov	sp, fp
   12644:	pop	{fp, pc}
   12648:	push	{fp, lr}
   1264c:	mov	fp, sp
   12650:	sub	sp, sp, #136	; 0x88
   12654:	movw	r0, #0
   12658:	add	r1, sp, #16
   1265c:	bl	225a4 <ftello64@plt+0x110e4>
   12660:	cmp	r0, #0
   12664:	beq	1267c <ftello64@plt+0x11bc>
   12668:	mvn	r0, #-2147483648	; 0x80000000
   1266c:	str	r0, [fp, #-4]
   12670:	mvn	r0, #0
   12674:	str	r0, [fp, #-8]
   12678:	b	12730 <ftello64@plt+0x1270>
   1267c:	add	r0, sp, #16
   12680:	bl	12fc8 <ftello64@plt+0x1b08>
   12684:	tst	r0, #1
   12688:	beq	126a0 <ftello64@plt+0x11e0>
   1268c:	ldr	r0, [sp, #64]	; 0x40
   12690:	ldr	r1, [sp, #68]	; 0x44
   12694:	str	r1, [fp, #-12]
   12698:	str	r0, [fp, #-16]
   1269c:	b	126b4 <ftello64@plt+0x11f4>
   126a0:	mvn	r0, #-2147483648	; 0x80000000
   126a4:	str	r0, [fp, #-4]
   126a8:	mvn	r0, #0
   126ac:	str	r0, [fp, #-8]
   126b0:	b	12730 <ftello64@plt+0x1270>
   126b4:	mov	r0, sp
   126b8:	mov	r1, #1
   126bc:	str	r1, [r0]
   126c0:	mov	r0, #0
   126c4:	str	r0, [sp, #4]
   126c8:	ldr	r2, [sp, #4]
   126cc:	ldr	r3, [sp, #4]
   126d0:	bl	112bc <lseek64@plt>
   126d4:	str	r1, [sp, #12]
   126d8:	str	r0, [sp, #8]
   126dc:	ldr	r0, [sp, #12]
   126e0:	cmn	r0, #1
   126e4:	bgt	12700 <ftello64@plt+0x1240>
   126e8:	b	126ec <ftello64@plt+0x122c>
   126ec:	mvn	r0, #-2147483648	; 0x80000000
   126f0:	str	r0, [fp, #-4]
   126f4:	mvn	r0, #0
   126f8:	str	r0, [fp, #-8]
   126fc:	b	12730 <ftello64@plt+0x1270>
   12700:	ldr	r0, [sp, #8]
   12704:	ldr	r1, [sp, #12]
   12708:	ldr	r2, [fp, #-16]
   1270c:	ldr	r3, [fp, #-12]
   12710:	subs	r0, r2, r0
   12714:	sbc	r1, r3, r1
   12718:	str	r0, [fp, #-16]
   1271c:	str	r1, [fp, #-12]
   12720:	ldr	r0, [fp, #-16]
   12724:	ldr	r1, [fp, #-12]
   12728:	str	r1, [fp, #-4]
   1272c:	str	r0, [fp, #-8]
   12730:	ldr	r0, [fp, #-8]
   12734:	ldr	r1, [fp, #-4]
   12738:	mov	sp, fp
   1273c:	pop	{fp, pc}
   12740:	push	{fp, lr}
   12744:	mov	fp, sp
   12748:	sub	sp, sp, #56	; 0x38
   1274c:	str	r0, [fp, #-4]
   12750:	strb	r1, [fp, #-5]
   12754:	str	r2, [fp, #-12]
   12758:	movw	r0, #0
   1275c:	str	r0, [fp, #-20]	; 0xffffffec
   12760:	ldr	r1, [fp, #-4]
   12764:	str	r0, [sp, #12]
   12768:	mov	r0, r1
   1276c:	ldr	r1, [sp, #12]
   12770:	sub	r2, fp, #24
   12774:	bl	17ea0 <ftello64@plt+0x69e0>
   12778:	str	r0, [fp, #-20]	; 0xffffffec
   1277c:	movw	r1, #0
   12780:	cmp	r0, r1
   12784:	bne	127b8 <ftello64@plt+0x12f8>
   12788:	bl	113ac <__errno_location@plt>
   1278c:	ldr	r1, [r0]
   12790:	movw	r0, #11787	; 0x2e0b
   12794:	movt	r0, #2
   12798:	str	r1, [sp, #8]
   1279c:	bl	1137c <gettext@plt>
   127a0:	movw	r1, #1
   127a4:	str	r0, [sp, #4]
   127a8:	mov	r0, r1
   127ac:	ldr	r1, [sp, #8]
   127b0:	ldr	r2, [sp, #4]
   127b4:	bl	11304 <error@plt>
   127b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   127bc:	cmp	r0, #0
   127c0:	beq	12800 <ftello64@plt+0x1340>
   127c4:	ldr	r0, [fp, #-20]	; 0xffffffec
   127c8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   127cc:	sub	r1, r1, #1
   127d0:	add	r0, r0, r1
   127d4:	ldrb	r0, [r0]
   127d8:	ldrb	r1, [fp, #-5]
   127dc:	cmp	r0, r1
   127e0:	beq	12800 <ftello64@plt+0x1340>
   127e4:	ldrb	r0, [fp, #-5]
   127e8:	ldr	r1, [fp, #-20]	; 0xffffffec
   127ec:	ldr	r2, [fp, #-24]	; 0xffffffe8
   127f0:	add	r3, r2, #1
   127f4:	str	r3, [fp, #-24]	; 0xffffffe8
   127f8:	add	r1, r1, r2
   127fc:	strb	r0, [r1]
   12800:	ldr	r0, [fp, #-20]	; 0xffffffec
   12804:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12808:	add	r0, r0, r1
   1280c:	str	r0, [sp, #28]
   12810:	movw	r0, #0
   12814:	str	r0, [sp, #20]
   12818:	ldr	r0, [fp, #-20]	; 0xffffffec
   1281c:	str	r0, [fp, #-16]
   12820:	ldr	r0, [fp, #-16]
   12824:	ldr	r1, [sp, #28]
   12828:	cmp	r0, r1
   1282c:	bcs	12850 <ftello64@plt+0x1390>
   12830:	ldr	r0, [sp, #20]
   12834:	add	r0, r0, #1
   12838:	str	r0, [sp, #20]
   1283c:	ldr	r0, [fp, #-16]
   12840:	ldrb	r1, [fp, #-5]
   12844:	bl	13048 <ftello64@plt+0x1b88>
   12848:	str	r0, [fp, #-16]
   1284c:	b	12820 <ftello64@plt+0x1360>
   12850:	ldr	r0, [sp, #20]
   12854:	add	r0, r0, #1
   12858:	movw	r1, #4
   1285c:	bl	18db0 <ftello64@plt+0x78f0>
   12860:	str	r0, [sp, #24]
   12864:	ldr	r1, [fp, #-12]
   12868:	str	r0, [r1]
   1286c:	ldr	r0, [fp, #-20]	; 0xffffffec
   12870:	str	r0, [fp, #-16]
   12874:	ldr	r1, [sp, #24]
   12878:	str	r0, [r1]
   1287c:	movw	r0, #1
   12880:	str	r0, [sp, #16]
   12884:	ldr	r0, [sp, #16]
   12888:	ldr	r1, [sp, #20]
   1288c:	cmp	r0, r1
   12890:	bhi	128c8 <ftello64@plt+0x1408>
   12894:	ldr	r0, [fp, #-16]
   12898:	ldrb	r1, [fp, #-5]
   1289c:	bl	13048 <ftello64@plt+0x1b88>
   128a0:	mov	r1, r0
   128a4:	str	r0, [fp, #-16]
   128a8:	ldr	r0, [sp, #24]
   128ac:	ldr	r2, [sp, #16]
   128b0:	add	r0, r0, r2, lsl #2
   128b4:	str	r1, [r0]
   128b8:	ldr	r0, [sp, #16]
   128bc:	add	r0, r0, #1
   128c0:	str	r0, [sp, #16]
   128c4:	b	12884 <ftello64@plt+0x13c4>
   128c8:	ldr	r0, [sp, #20]
   128cc:	mov	sp, fp
   128d0:	pop	{fp, pc}
   128d4:	push	{fp, lr}
   128d8:	mov	fp, sp
   128dc:	sub	sp, sp, #96	; 0x60
   128e0:	ldr	ip, [fp, #8]
   128e4:	str	r0, [fp, #-4]
   128e8:	strb	r1, [fp, #-5]
   128ec:	str	r2, [fp, #-12]
   128f0:	str	r3, [fp, #-16]
   128f4:	mov	r0, #0
   128f8:	str	r0, [fp, #-20]	; 0xffffffec
   128fc:	str	r0, [fp, #-24]	; 0xffffffe8
   12900:	ldr	r0, [fp, #-12]
   12904:	cmp	r0, #1024	; 0x400
   12908:	bcs	12918 <ftello64@plt+0x1458>
   1290c:	ldr	r0, [fp, #-12]
   12910:	str	r0, [sp, #36]	; 0x24
   12914:	b	12924 <ftello64@plt+0x1464>
   12918:	movw	r0, #1024	; 0x400
   1291c:	str	r0, [sp, #36]	; 0x24
   12920:	b	12924 <ftello64@plt+0x1464>
   12924:	ldr	r0, [sp, #36]	; 0x24
   12928:	str	r0, [fp, #-28]	; 0xffffffe4
   1292c:	movw	r0, #0
   12930:	str	r0, [fp, #-32]	; 0xffffffe0
   12934:	ldr	r0, [fp, #-28]	; 0xffffffe4
   12938:	movw	r1, #12
   1293c:	bl	1b814 <ftello64@plt+0xa354>
   12940:	str	r0, [fp, #-36]	; 0xffffffdc
   12944:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12948:	ldr	r1, [fp, #-20]	; 0xffffffec
   1294c:	ldr	r2, [fp, #-12]
   12950:	mov	r3, #0
   12954:	subs	r0, r0, r2
   12958:	sbcs	r1, r1, #0
   1295c:	str	r3, [sp, #32]
   12960:	bcs	129a0 <ftello64@plt+0x14e0>
   12964:	b	12968 <ftello64@plt+0x14a8>
   12968:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1296c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12970:	movw	r2, #12
   12974:	mul	r1, r1, r2
   12978:	add	r0, r0, r1
   1297c:	ldr	r1, [fp, #-4]
   12980:	ldrb	r2, [fp, #-5]
   12984:	bl	13840 <ftello64@plt+0x2380>
   12988:	str	r0, [fp, #-32]	; 0xffffffe0
   1298c:	movw	r1, #0
   12990:	cmp	r0, r1
   12994:	movw	r0, #0
   12998:	movne	r0, #1
   1299c:	str	r0, [sp, #32]
   129a0:	ldr	r0, [sp, #32]
   129a4:	tst	r0, #1
   129a8:	beq	12a28 <ftello64@plt+0x1568>
   129ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   129b0:	ldr	r1, [fp, #-20]	; 0xffffffec
   129b4:	adds	r0, r0, #1
   129b8:	adc	r1, r1, #0
   129bc:	str	r0, [fp, #-24]	; 0xffffffe8
   129c0:	str	r1, [fp, #-20]	; 0xffffffec
   129c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   129c8:	ldr	r1, [fp, #-20]	; 0xffffffec
   129cc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   129d0:	subs	r0, r0, r2
   129d4:	sbcs	r1, r1, #0
   129d8:	bcc	12a24 <ftello64@plt+0x1564>
   129dc:	b	129e0 <ftello64@plt+0x1520>
   129e0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   129e4:	add	r0, r0, #1024	; 0x400
   129e8:	str	r0, [fp, #-28]	; 0xffffffe4
   129ec:	ldr	r0, [fp, #-36]	; 0xffffffdc
   129f0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   129f4:	mov	r2, #12
   129f8:	bl	18bb4 <ftello64@plt+0x76f4>
   129fc:	str	r0, [fp, #-36]	; 0xffffffdc
   12a00:	ldr	r0, [fp, #-36]	; 0xffffffdc
   12a04:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12a08:	movw	r2, #12
   12a0c:	mul	r1, r1, r2
   12a10:	add	r0, r0, r1
   12a14:	movw	r1, #0
   12a18:	and	r1, r1, #255	; 0xff
   12a1c:	movw	r2, #12288	; 0x3000
   12a20:	bl	113d0 <memset@plt>
   12a24:	b	12944 <ftello64@plt+0x1484>
   12a28:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12a2c:	movw	r1, #0
   12a30:	cmp	r0, r1
   12a34:	beq	12b4c <ftello64@plt+0x168c>
   12a38:	add	r0, sp, #48	; 0x30
   12a3c:	bl	137e4 <ftello64@plt+0x2324>
   12a40:	ldr	r0, [fp, #-16]
   12a44:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12a48:	ldr	r2, [fp, #-20]	; 0xffffffec
   12a4c:	adds	r1, r1, #1
   12a50:	adc	r3, r2, #0
   12a54:	mov	r2, r1
   12a58:	bl	1307c <ftello64@plt+0x1bbc>
   12a5c:	str	r1, [sp, #44]	; 0x2c
   12a60:	str	r0, [sp, #40]	; 0x28
   12a64:	ldr	r0, [sp, #40]	; 0x28
   12a68:	ldr	r1, [sp, #44]	; 0x2c
   12a6c:	ldr	r2, [fp, #-12]
   12a70:	subs	r0, r0, r2
   12a74:	sbcs	r1, r1, #0
   12a78:	bcs	12a9c <ftello64@plt+0x15dc>
   12a7c:	b	12a80 <ftello64@plt+0x15c0>
   12a80:	ldr	r0, [fp, #-36]	; 0xffffffdc
   12a84:	ldr	r1, [sp, #40]	; 0x28
   12a88:	movw	r2, #12
   12a8c:	mul	r1, r1, r2
   12a90:	add	r0, r0, r1
   12a94:	str	r0, [sp, #28]
   12a98:	b	12aa8 <ftello64@plt+0x15e8>
   12a9c:	add	r0, sp, #48	; 0x30
   12aa0:	str	r0, [sp, #28]
   12aa4:	b	12aa8 <ftello64@plt+0x15e8>
   12aa8:	ldr	r0, [sp, #28]
   12aac:	str	r0, [fp, #-32]	; 0xffffffe0
   12ab0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12ab4:	ldr	r1, [fp, #-4]
   12ab8:	ldrb	r2, [fp, #-5]
   12abc:	bl	13840 <ftello64@plt+0x2380>
   12ac0:	movw	r1, #0
   12ac4:	cmp	r0, r1
   12ac8:	movw	r0, #0
   12acc:	str	r0, [sp, #24]
   12ad0:	beq	12afc <ftello64@plt+0x163c>
   12ad4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12ad8:	ldr	r1, [fp, #-20]	; 0xffffffec
   12adc:	adds	r2, r0, #1
   12ae0:	adc	r3, r1, #0
   12ae4:	str	r2, [fp, #-24]	; 0xffffffe8
   12ae8:	str	r3, [fp, #-20]	; 0xffffffec
   12aec:	orr	r0, r0, r1
   12af0:	cmp	r0, #0
   12af4:	movwne	r0, #1
   12af8:	str	r0, [sp, #24]
   12afc:	ldr	r0, [sp, #24]
   12b00:	tst	r0, #1
   12b04:	bne	12a40 <ftello64@plt+0x1580>
   12b08:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12b0c:	ldr	r1, [fp, #-20]	; 0xffffffec
   12b10:	orr	r0, r0, r1
   12b14:	cmp	r0, #0
   12b18:	bne	12b44 <ftello64@plt+0x1684>
   12b1c:	b	12b20 <ftello64@plt+0x1660>
   12b20:	movw	r0, #11233	; 0x2be1
   12b24:	movt	r0, #2
   12b28:	bl	1137c <gettext@plt>
   12b2c:	movw	r1, #1
   12b30:	str	r0, [sp, #20]
   12b34:	mov	r0, r1
   12b38:	movw	r1, #75	; 0x4b
   12b3c:	ldr	r2, [sp, #20]
   12b40:	bl	11304 <error@plt>
   12b44:	add	r0, sp, #48	; 0x30
   12b48:	bl	139cc <ftello64@plt+0x250c>
   12b4c:	ldr	r0, [fp, #-4]
   12b50:	bl	112ec <ferror_unlocked@plt>
   12b54:	cmp	r0, #0
   12b58:	beq	12b8c <ftello64@plt+0x16cc>
   12b5c:	bl	113ac <__errno_location@plt>
   12b60:	ldr	r1, [r0]
   12b64:	movw	r0, #11787	; 0x2e0b
   12b68:	movt	r0, #2
   12b6c:	str	r1, [sp, #16]
   12b70:	bl	1137c <gettext@plt>
   12b74:	movw	r1, #1
   12b78:	str	r0, [sp, #12]
   12b7c:	mov	r0, r1
   12b80:	ldr	r1, [sp, #16]
   12b84:	ldr	r2, [sp, #12]
   12b88:	bl	11304 <error@plt>
   12b8c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   12b90:	ldr	r1, [fp, #8]
   12b94:	str	r0, [r1]
   12b98:	ldr	r0, [fp, #-12]
   12b9c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12ba0:	ldr	r2, [fp, #-20]	; 0xffffffec
   12ba4:	subs	r0, r0, r1
   12ba8:	rscs	r1, r2, #0
   12bac:	bcs	12bc8 <ftello64@plt+0x1708>
   12bb0:	b	12bb4 <ftello64@plt+0x16f4>
   12bb4:	ldr	r0, [fp, #-12]
   12bb8:	mov	r1, #0
   12bbc:	str	r0, [sp, #8]
   12bc0:	str	r1, [sp, #4]
   12bc4:	b	12bdc <ftello64@plt+0x171c>
   12bc8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12bcc:	ldr	r1, [fp, #-20]	; 0xffffffec
   12bd0:	str	r0, [sp, #8]
   12bd4:	str	r1, [sp, #4]
   12bd8:	b	12bdc <ftello64@plt+0x171c>
   12bdc:	ldr	r0, [sp, #4]
   12be0:	ldr	r1, [sp, #8]
   12be4:	str	r0, [sp]
   12be8:	mov	r0, r1
   12bec:	mov	sp, fp
   12bf0:	pop	{fp, pc}
   12bf4:	push	{fp, lr}
   12bf8:	mov	fp, sp
   12bfc:	sub	sp, sp, #56	; 0x38
   12c00:	ldr	ip, [fp, #8]
   12c04:	str	r0, [fp, #-8]
   12c08:	str	r1, [fp, #-12]
   12c0c:	str	r2, [fp, #-16]
   12c10:	str	r3, [fp, #-20]	; 0xffffffec
   12c14:	strb	ip, [fp, #-21]	; 0xffffffeb
   12c18:	ldr	r0, [fp, #-20]	; 0xffffffec
   12c1c:	ldr	r1, [fp, #-16]
   12c20:	sub	r0, r0, r1
   12c24:	add	r0, r0, #1
   12c28:	mov	r1, #0
   12c2c:	str	r1, [sp, #28]
   12c30:	str	r0, [sp, #24]
   12c34:	movw	r0, #0
   12c38:	str	r0, [sp, #20]
   12c3c:	ldr	r0, [sp, #20]
   12c40:	ldr	r1, [fp, #-12]
   12c44:	cmp	r0, r1
   12c48:	bcs	12cc4 <ftello64@plt+0x1804>
   12c4c:	ldr	r0, [fp, #-16]
   12c50:	ldr	r1, [fp, #-8]
   12c54:	ldr	r2, [sp, #24]
   12c58:	ldr	r3, [sp, #28]
   12c5c:	str	r0, [sp, #12]
   12c60:	mov	r0, r1
   12c64:	bl	1307c <ftello64@plt+0x1bbc>
   12c68:	ldr	r2, [sp, #12]
   12c6c:	add	r0, r2, r0
   12c70:	str	r0, [sp, #16]
   12c74:	ldr	r0, [sp, #16]
   12c78:	ldrb	r2, [fp, #-21]	; 0xffffffeb
   12c7c:	movw	r3, #11254	; 0x2bf6
   12c80:	movt	r3, #2
   12c84:	str	r0, [sp, #8]
   12c88:	mov	r0, r3
   12c8c:	ldr	r3, [sp, #8]
   12c90:	str	r1, [sp, #4]
   12c94:	mov	r1, r3
   12c98:	bl	111f0 <printf@plt>
   12c9c:	cmp	r0, #0
   12ca0:	bge	12cb0 <ftello64@plt+0x17f0>
   12ca4:	mvn	r0, #0
   12ca8:	str	r0, [fp, #-4]
   12cac:	b	12ccc <ftello64@plt+0x180c>
   12cb0:	b	12cb4 <ftello64@plt+0x17f4>
   12cb4:	ldr	r0, [sp, #20]
   12cb8:	add	r0, r0, #1
   12cbc:	str	r0, [sp, #20]
   12cc0:	b	12c3c <ftello64@plt+0x177c>
   12cc4:	movw	r0, #0
   12cc8:	str	r0, [fp, #-4]
   12ccc:	ldr	r0, [fp, #-4]
   12cd0:	mov	sp, fp
   12cd4:	pop	{fp, pc}
   12cd8:	push	{fp, lr}
   12cdc:	mov	fp, sp
   12ce0:	sub	sp, sp, #40	; 0x28
   12ce4:	str	r0, [fp, #-8]
   12ce8:	str	r1, [fp, #-12]
   12cec:	str	r2, [fp, #-16]
   12cf0:	str	r3, [sp, #20]
   12cf4:	movw	r0, #0
   12cf8:	str	r0, [sp, #16]
   12cfc:	ldr	r0, [sp, #16]
   12d00:	ldr	r1, [fp, #-12]
   12d04:	cmp	r0, r1
   12d08:	bcs	12d98 <ftello64@plt+0x18d8>
   12d0c:	ldr	r0, [fp, #-8]
   12d10:	ldr	r2, [sp, #20]
   12d14:	mov	r3, #0
   12d18:	bl	1307c <ftello64@plt+0x1bbc>
   12d1c:	str	r1, [sp, #12]
   12d20:	str	r0, [sp, #8]
   12d24:	ldr	r0, [fp, #-16]
   12d28:	ldr	r1, [sp, #8]
   12d2c:	add	r0, r0, r1, lsl #2
   12d30:	str	r0, [sp, #4]
   12d34:	ldr	r0, [sp, #4]
   12d38:	ldr	r0, [r0, #4]
   12d3c:	ldr	r1, [sp, #4]
   12d40:	ldr	r1, [r1]
   12d44:	sub	r0, r0, r1
   12d48:	str	r0, [sp]
   12d4c:	ldr	r0, [sp, #4]
   12d50:	ldr	r0, [r0]
   12d54:	ldr	r2, [sp]
   12d58:	movw	r1, #16780	; 0x418c
   12d5c:	movt	r1, #3
   12d60:	ldr	r3, [r1]
   12d64:	movw	r1, #1
   12d68:	bl	11244 <fwrite_unlocked@plt>
   12d6c:	ldr	r1, [sp]
   12d70:	cmp	r0, r1
   12d74:	beq	12d84 <ftello64@plt+0x18c4>
   12d78:	mvn	r0, #0
   12d7c:	str	r0, [fp, #-4]
   12d80:	b	12da0 <ftello64@plt+0x18e0>
   12d84:	b	12d88 <ftello64@plt+0x18c8>
   12d88:	ldr	r0, [sp, #16]
   12d8c:	add	r0, r0, #1
   12d90:	str	r0, [sp, #16]
   12d94:	b	12cfc <ftello64@plt+0x183c>
   12d98:	movw	r0, #0
   12d9c:	str	r0, [fp, #-4]
   12da0:	ldr	r0, [fp, #-4]
   12da4:	mov	sp, fp
   12da8:	pop	{fp, pc}
   12dac:	push	{fp, lr}
   12db0:	mov	fp, sp
   12db4:	sub	sp, sp, #24
   12db8:	str	r0, [fp, #-8]
   12dbc:	str	r1, [sp, #12]
   12dc0:	str	r2, [sp, #8]
   12dc4:	movw	r0, #0
   12dc8:	str	r0, [sp, #4]
   12dcc:	ldr	r0, [sp, #4]
   12dd0:	ldr	r1, [fp, #-8]
   12dd4:	cmp	r0, r1
   12dd8:	bcs	12e54 <ftello64@plt+0x1994>
   12ddc:	ldr	r0, [sp, #12]
   12de0:	ldr	r1, [sp, #8]
   12de4:	ldr	r2, [sp, #4]
   12de8:	add	r1, r1, r2, lsl #2
   12dec:	ldr	r1, [r1]
   12df0:	movw	r2, #12
   12df4:	mul	r1, r1, r2
   12df8:	add	r0, r0, r1
   12dfc:	str	r0, [sp]
   12e00:	ldr	r0, [sp]
   12e04:	ldr	r0, [r0, #8]
   12e08:	ldr	r1, [sp]
   12e0c:	ldr	r2, [r1, #4]
   12e10:	movw	r1, #16780	; 0x418c
   12e14:	movt	r1, #3
   12e18:	ldr	r3, [r1]
   12e1c:	movw	r1, #1
   12e20:	bl	11244 <fwrite_unlocked@plt>
   12e24:	ldr	r1, [sp]
   12e28:	ldr	r1, [r1, #4]
   12e2c:	cmp	r0, r1
   12e30:	beq	12e40 <ftello64@plt+0x1980>
   12e34:	mvn	r0, #0
   12e38:	str	r0, [fp, #-4]
   12e3c:	b	12e5c <ftello64@plt+0x199c>
   12e40:	b	12e44 <ftello64@plt+0x1984>
   12e44:	ldr	r0, [sp, #4]
   12e48:	add	r0, r0, #1
   12e4c:	str	r0, [sp, #4]
   12e50:	b	12dcc <ftello64@plt+0x190c>
   12e54:	movw	r0, #0
   12e58:	str	r0, [fp, #-4]
   12e5c:	ldr	r0, [fp, #-4]
   12e60:	mov	sp, fp
   12e64:	pop	{fp, pc}
   12e68:	push	{fp, lr}
   12e6c:	mov	fp, sp
   12e70:	sub	sp, sp, #32
   12e74:	str	r0, [fp, #-8]
   12e78:	str	r1, [fp, #-12]
   12e7c:	str	r2, [sp, #16]
   12e80:	strb	r3, [sp, #15]
   12e84:	movw	r0, #0
   12e88:	str	r0, [sp, #8]
   12e8c:	ldr	r0, [sp, #8]
   12e90:	ldr	r1, [fp, #-8]
   12e94:	cmp	r0, r1
   12e98:	bcs	12ef4 <ftello64@plt+0x1a34>
   12e9c:	ldr	r0, [fp, #-12]
   12ea0:	ldr	r1, [sp, #16]
   12ea4:	ldr	r2, [sp, #8]
   12ea8:	add	r1, r1, r2, lsl #2
   12eac:	ldr	r1, [r1]
   12eb0:	add	r0, r0, r1
   12eb4:	str	r0, [sp, #4]
   12eb8:	ldr	r1, [sp, #4]
   12ebc:	ldrb	r2, [sp, #15]
   12ec0:	movw	r0, #11254	; 0x2bf6
   12ec4:	movt	r0, #2
   12ec8:	bl	111f0 <printf@plt>
   12ecc:	cmp	r0, #0
   12ed0:	bge	12ee0 <ftello64@plt+0x1a20>
   12ed4:	mvn	r0, #0
   12ed8:	str	r0, [fp, #-4]
   12edc:	b	12efc <ftello64@plt+0x1a3c>
   12ee0:	b	12ee4 <ftello64@plt+0x1a24>
   12ee4:	ldr	r0, [sp, #8]
   12ee8:	add	r0, r0, #1
   12eec:	str	r0, [sp, #8]
   12ef0:	b	12e8c <ftello64@plt+0x19cc>
   12ef4:	movw	r0, #0
   12ef8:	str	r0, [fp, #-4]
   12efc:	ldr	r0, [fp, #-4]
   12f00:	mov	sp, fp
   12f04:	pop	{fp, pc}
   12f08:	push	{fp, lr}
   12f0c:	mov	fp, sp
   12f10:	sub	sp, sp, #32
   12f14:	str	r0, [fp, #-8]
   12f18:	str	r1, [fp, #-12]
   12f1c:	str	r2, [sp, #16]
   12f20:	movw	r0, #0
   12f24:	str	r0, [sp, #12]
   12f28:	ldr	r0, [sp, #12]
   12f2c:	ldr	r1, [fp, #-8]
   12f30:	cmp	r0, r1
   12f34:	bcs	12fb4 <ftello64@plt+0x1af4>
   12f38:	ldr	r0, [fp, #-12]
   12f3c:	ldr	r1, [sp, #16]
   12f40:	ldr	r2, [sp, #12]
   12f44:	ldr	r1, [r1, r2, lsl #2]
   12f48:	add	r0, r0, r1, lsl #2
   12f4c:	str	r0, [sp, #8]
   12f50:	ldr	r0, [sp, #8]
   12f54:	ldr	r0, [r0, #4]
   12f58:	ldr	r1, [sp, #8]
   12f5c:	ldr	r1, [r1]
   12f60:	sub	r0, r0, r1
   12f64:	str	r0, [sp, #4]
   12f68:	ldr	r0, [sp, #8]
   12f6c:	ldr	r0, [r0]
   12f70:	ldr	r2, [sp, #4]
   12f74:	movw	r1, #16780	; 0x418c
   12f78:	movt	r1, #3
   12f7c:	ldr	r3, [r1]
   12f80:	movw	r1, #1
   12f84:	bl	11244 <fwrite_unlocked@plt>
   12f88:	ldr	r1, [sp, #4]
   12f8c:	cmp	r0, r1
   12f90:	beq	12fa0 <ftello64@plt+0x1ae0>
   12f94:	mvn	r0, #0
   12f98:	str	r0, [fp, #-4]
   12f9c:	b	12fbc <ftello64@plt+0x1afc>
   12fa0:	b	12fa4 <ftello64@plt+0x1ae4>
   12fa4:	ldr	r0, [sp, #12]
   12fa8:	add	r0, r0, #1
   12fac:	str	r0, [sp, #12]
   12fb0:	b	12f28 <ftello64@plt+0x1a68>
   12fb4:	movw	r0, #0
   12fb8:	str	r0, [fp, #-4]
   12fbc:	ldr	r0, [fp, #-4]
   12fc0:	mov	sp, fp
   12fc4:	pop	{fp, pc}
   12fc8:	sub	sp, sp, #8
   12fcc:	str	r0, [sp, #4]
   12fd0:	ldr	r0, [sp, #4]
   12fd4:	ldr	r0, [r0, #16]
   12fd8:	and	r0, r0, #61440	; 0xf000
   12fdc:	cmp	r0, #32768	; 0x8000
   12fe0:	movw	r0, #1
   12fe4:	str	r0, [sp]
   12fe8:	beq	13038 <ftello64@plt+0x1b78>
   12fec:	ldr	r0, [sp, #4]
   12ff0:	ldr	r0, [r0, #16]
   12ff4:	and	r0, r0, #61440	; 0xf000
   12ff8:	cmp	r0, #40960	; 0xa000
   12ffc:	movw	r0, #1
   13000:	str	r0, [sp]
   13004:	beq	13038 <ftello64@plt+0x1b78>
   13008:	ldr	r0, [sp, #4]
   1300c:	ldr	r0, [r0, #16]
   13010:	ldr	r1, [sp, #4]
   13014:	ldr	r1, [r1, #16]
   13018:	sub	r0, r0, r1
   1301c:	cmp	r0, #0
   13020:	movw	r0, #1
   13024:	str	r0, [sp]
   13028:	bne	13038 <ftello64@plt+0x1b78>
   1302c:	movw	r0, #0
   13030:	str	r0, [sp]
   13034:	b	13038 <ftello64@plt+0x1b78>
   13038:	ldr	r0, [sp]
   1303c:	and	r0, r0, #1
   13040:	add	sp, sp, #8
   13044:	bx	lr
   13048:	push	{fp, lr}
   1304c:	mov	fp, sp
   13050:	sub	sp, sp, #16
   13054:	str	r0, [fp, #-4]
   13058:	strb	r1, [fp, #-5]
   1305c:	ldr	r0, [fp, #-4]
   13060:	ldrb	r1, [fp, #-5]
   13064:	bl	11298 <rawmemchr@plt>
   13068:	str	r0, [sp, #4]
   1306c:	ldr	r0, [sp, #4]
   13070:	add	r0, r0, #1
   13074:	mov	sp, fp
   13078:	pop	{fp, pc}
   1307c:	push	{fp, lr}
   13080:	mov	fp, sp
   13084:	sub	sp, sp, #16
   13088:	str	r0, [fp, #-4]
   1308c:	str	r3, [sp, #4]
   13090:	str	r2, [sp]
   13094:	ldr	r0, [fp, #-4]
   13098:	ldr	r1, [sp]
   1309c:	ldr	r2, [sp, #4]
   130a0:	subs	r1, r1, #1
   130a4:	sbc	r3, r2, #0
   130a8:	mov	r2, r1
   130ac:	bl	16248 <ftello64@plt+0x4d88>
   130b0:	mov	sp, fp
   130b4:	pop	{fp, pc}
   130b8:	sub	sp, sp, #4
   130bc:	str	r0, [sp]
   130c0:	ldr	r0, [sp]
   130c4:	movw	r1, #16792	; 0x4198
   130c8:	movt	r1, #3
   130cc:	str	r0, [r1]
   130d0:	add	sp, sp, #4
   130d4:	bx	lr
   130d8:	sub	sp, sp, #4
   130dc:	and	r0, r0, #1
   130e0:	strb	r0, [sp, #3]
   130e4:	ldrb	r0, [sp, #3]
   130e8:	and	r0, r0, #1
   130ec:	movw	r1, #16796	; 0x419c
   130f0:	movt	r1, #3
   130f4:	strb	r0, [r1]
   130f8:	add	sp, sp, #4
   130fc:	bx	lr
   13100:	push	{fp, lr}
   13104:	mov	fp, sp
   13108:	sub	sp, sp, #24
   1310c:	movw	r0, #16780	; 0x418c
   13110:	movt	r0, #3
   13114:	ldr	r0, [r0]
   13118:	bl	1de28 <ftello64@plt+0xc968>
   1311c:	cmp	r0, #0
   13120:	beq	131f0 <ftello64@plt+0x1d30>
   13124:	movw	r0, #16796	; 0x419c
   13128:	movt	r0, #3
   1312c:	ldrb	r0, [r0]
   13130:	tst	r0, #1
   13134:	beq	13148 <ftello64@plt+0x1c88>
   13138:	bl	113ac <__errno_location@plt>
   1313c:	ldr	r0, [r0]
   13140:	cmp	r0, #32
   13144:	beq	131f0 <ftello64@plt+0x1d30>
   13148:	movw	r0, #10701	; 0x29cd
   1314c:	movt	r0, #2
   13150:	bl	1137c <gettext@plt>
   13154:	str	r0, [fp, #-4]
   13158:	movw	r0, #16792	; 0x4198
   1315c:	movt	r0, #3
   13160:	ldr	r0, [r0]
   13164:	movw	r1, #0
   13168:	cmp	r0, r1
   1316c:	beq	131c4 <ftello64@plt+0x1d04>
   13170:	bl	113ac <__errno_location@plt>
   13174:	ldr	r1, [r0]
   13178:	movw	r0, #16792	; 0x4198
   1317c:	movt	r0, #3
   13180:	ldr	r0, [r0]
   13184:	str	r1, [fp, #-8]
   13188:	bl	15db0 <ftello64@plt+0x48f0>
   1318c:	ldr	r1, [fp, #-4]
   13190:	movw	r2, #0
   13194:	str	r0, [sp, #12]
   13198:	mov	r0, r2
   1319c:	ldr	r2, [fp, #-8]
   131a0:	str	r1, [sp, #8]
   131a4:	mov	r1, r2
   131a8:	movw	r2, #10498	; 0x2902
   131ac:	movt	r2, #2
   131b0:	ldr	r3, [sp, #12]
   131b4:	ldr	ip, [sp, #8]
   131b8:	str	ip, [sp]
   131bc:	bl	11304 <error@plt>
   131c0:	b	131e0 <ftello64@plt+0x1d20>
   131c4:	bl	113ac <__errno_location@plt>
   131c8:	ldr	r1, [r0]
   131cc:	ldr	r3, [fp, #-4]
   131d0:	movw	r0, #0
   131d4:	movw	r2, #10502	; 0x2906
   131d8:	movt	r2, #2
   131dc:	bl	11304 <error@plt>
   131e0:	movw	r0, #16680	; 0x4128
   131e4:	movt	r0, #3
   131e8:	ldr	r0, [r0]
   131ec:	bl	11220 <_exit@plt>
   131f0:	movw	r0, #16768	; 0x4180
   131f4:	movt	r0, #3
   131f8:	ldr	r0, [r0]
   131fc:	bl	1de28 <ftello64@plt+0xc968>
   13200:	cmp	r0, #0
   13204:	beq	13218 <ftello64@plt+0x1d58>
   13208:	movw	r0, #16680	; 0x4128
   1320c:	movt	r0, #3
   13210:	ldr	r0, [r0]
   13214:	bl	11220 <_exit@plt>
   13218:	mov	sp, fp
   1321c:	pop	{fp, pc}
   13220:	push	{r4, r5, fp, lr}
   13224:	add	fp, sp, #8
   13228:	sub	sp, sp, #40	; 0x28
   1322c:	ldr	r1, [fp, #12]
   13230:	ldr	ip, [fp, #8]
   13234:	ldr	lr, [fp, #16]
   13238:	str	r0, [fp, #-12]
   1323c:	str	r3, [sp, #28]
   13240:	str	r2, [sp, #24]
   13244:	str	r1, [sp, #20]
   13248:	str	ip, [sp, #16]
   1324c:	ldr	r0, [fp, #-12]
   13250:	ldr	r2, [sp, #24]
   13254:	ldr	r3, [sp, #28]
   13258:	ldr	r1, [sp, #16]
   1325c:	ldr	ip, [sp, #20]
   13260:	ldr	r4, [fp, #16]
   13264:	mov	r5, sp
   13268:	str	r4, [r5, #8]
   1326c:	str	ip, [r5, #4]
   13270:	str	r1, [r5]
   13274:	str	lr, [sp, #12]
   13278:	bl	111e4 <posix_fadvise64@plt>
   1327c:	sub	sp, fp, #8
   13280:	pop	{r4, r5, fp, pc}
   13284:	push	{fp, lr}
   13288:	mov	fp, sp
   1328c:	sub	sp, sp, #24
   13290:	str	r0, [fp, #-4]
   13294:	str	r1, [fp, #-8]
   13298:	ldr	r0, [fp, #-4]
   1329c:	movw	r1, #0
   132a0:	cmp	r0, r1
   132a4:	beq	132d4 <ftello64@plt+0x1e14>
   132a8:	ldr	r0, [fp, #-4]
   132ac:	bl	113dc <fileno@plt>
   132b0:	ldr	r1, [fp, #-8]
   132b4:	mov	r2, sp
   132b8:	str	r1, [r2, #8]
   132bc:	mov	r1, #0
   132c0:	str	r1, [r2, #4]
   132c4:	str	r1, [r2]
   132c8:	mov	r2, r1
   132cc:	mov	r3, r1
   132d0:	bl	13220 <ftello64@plt+0x1d60>
   132d4:	mov	sp, fp
   132d8:	pop	{fp, pc}
   132dc:	push	{fp, lr}
   132e0:	mov	fp, sp
   132e4:	sub	sp, sp, #32
   132e8:	str	r0, [fp, #-8]
   132ec:	movw	r0, #0
   132f0:	str	r0, [fp, #-12]
   132f4:	str	r0, [sp, #12]
   132f8:	ldr	r0, [fp, #-8]
   132fc:	bl	113dc <fileno@plt>
   13300:	str	r0, [sp, #16]
   13304:	ldr	r0, [sp, #16]
   13308:	cmp	r0, #0
   1330c:	bge	13320 <ftello64@plt+0x1e60>
   13310:	ldr	r0, [fp, #-8]
   13314:	bl	113f4 <fclose@plt>
   13318:	str	r0, [fp, #-4]
   1331c:	b	133bc <ftello64@plt+0x1efc>
   13320:	ldr	r0, [fp, #-8]
   13324:	bl	11334 <__freading@plt>
   13328:	cmp	r0, #0
   1332c:	beq	13364 <ftello64@plt+0x1ea4>
   13330:	ldr	r0, [fp, #-8]
   13334:	bl	113dc <fileno@plt>
   13338:	mov	r1, sp
   1333c:	mov	r2, #1
   13340:	str	r2, [r1]
   13344:	mov	r1, #0
   13348:	mov	r2, r1
   1334c:	mov	r3, r1
   13350:	bl	112bc <lseek64@plt>
   13354:	and	r0, r0, r1
   13358:	cmn	r0, #1
   1335c:	beq	13380 <ftello64@plt+0x1ec0>
   13360:	b	13364 <ftello64@plt+0x1ea4>
   13364:	ldr	r0, [fp, #-8]
   13368:	bl	133c8 <ftello64@plt+0x1f08>
   1336c:	cmp	r0, #0
   13370:	beq	13380 <ftello64@plt+0x1ec0>
   13374:	bl	113ac <__errno_location@plt>
   13378:	ldr	r0, [r0]
   1337c:	str	r0, [fp, #-12]
   13380:	ldr	r0, [fp, #-8]
   13384:	bl	113f4 <fclose@plt>
   13388:	str	r0, [sp, #12]
   1338c:	ldr	r0, [fp, #-12]
   13390:	cmp	r0, #0
   13394:	beq	133b4 <ftello64@plt+0x1ef4>
   13398:	ldr	r0, [fp, #-12]
   1339c:	str	r0, [sp, #8]
   133a0:	bl	113ac <__errno_location@plt>
   133a4:	ldr	r1, [sp, #8]
   133a8:	str	r1, [r0]
   133ac:	mvn	r0, #0
   133b0:	str	r0, [sp, #12]
   133b4:	ldr	r0, [sp, #12]
   133b8:	str	r0, [fp, #-4]
   133bc:	ldr	r0, [fp, #-4]
   133c0:	mov	sp, fp
   133c4:	pop	{fp, pc}
   133c8:	push	{fp, lr}
   133cc:	mov	fp, sp
   133d0:	sub	sp, sp, #8
   133d4:	str	r0, [sp]
   133d8:	ldr	r0, [sp]
   133dc:	movw	r1, #0
   133e0:	cmp	r0, r1
   133e4:	beq	133f8 <ftello64@plt+0x1f38>
   133e8:	ldr	r0, [sp]
   133ec:	bl	11334 <__freading@plt>
   133f0:	cmp	r0, #0
   133f4:	bne	13408 <ftello64@plt+0x1f48>
   133f8:	ldr	r0, [sp]
   133fc:	bl	111fc <fflush@plt>
   13400:	str	r0, [sp, #4]
   13404:	b	1341c <ftello64@plt+0x1f5c>
   13408:	ldr	r0, [sp]
   1340c:	bl	13428 <ftello64@plt+0x1f68>
   13410:	ldr	r0, [sp]
   13414:	bl	111fc <fflush@plt>
   13418:	str	r0, [sp, #4]
   1341c:	ldr	r0, [sp, #4]
   13420:	mov	sp, fp
   13424:	pop	{fp, pc}
   13428:	push	{fp, lr}
   1342c:	mov	fp, sp
   13430:	sub	sp, sp, #8
   13434:	str	r0, [sp, #4]
   13438:	ldr	r0, [sp, #4]
   1343c:	ldr	r0, [r0]
   13440:	and	r0, r0, #256	; 0x100
   13444:	cmp	r0, #0
   13448:	beq	1346c <ftello64@plt+0x1fac>
   1344c:	ldr	r0, [sp, #4]
   13450:	mov	r1, sp
   13454:	mov	r2, #1
   13458:	str	r2, [r1]
   1345c:	mov	r1, #0
   13460:	mov	r2, r1
   13464:	mov	r3, r1
   13468:	bl	136dc <ftello64@plt+0x221c>
   1346c:	mov	sp, fp
   13470:	pop	{fp, pc}
   13474:	push	{fp, lr}
   13478:	mov	fp, sp
   1347c:	sub	sp, sp, #40	; 0x28
   13480:	str	r0, [fp, #-4]
   13484:	str	r1, [fp, #-8]
   13488:	str	r2, [fp, #-12]
   1348c:	mov	r0, #0
   13490:	strb	r0, [fp, #-13]
   13494:	strb	r0, [fp, #-14]
   13498:	strb	r0, [fp, #-15]
   1349c:	ldr	r0, [fp, #-12]
   134a0:	bl	113dc <fileno@plt>
   134a4:	mov	r1, r0
   134a8:	cmp	r0, #0
   134ac:	str	r1, [sp, #16]
   134b0:	beq	13544 <ftello64@plt+0x2084>
   134b4:	b	134b8 <ftello64@plt+0x1ff8>
   134b8:	ldr	r0, [sp, #16]
   134bc:	cmp	r0, #1
   134c0:	beq	13520 <ftello64@plt+0x2060>
   134c4:	b	134c8 <ftello64@plt+0x2008>
   134c8:	ldr	r0, [sp, #16]
   134cc:	cmp	r0, #2
   134d0:	beq	134fc <ftello64@plt+0x203c>
   134d4:	b	134d8 <ftello64@plt+0x2018>
   134d8:	movw	r0, #2
   134dc:	str	r0, [sp, #12]
   134e0:	ldr	r1, [sp, #12]
   134e4:	bl	11274 <dup2@plt>
   134e8:	cmp	r0, #2
   134ec:	beq	134f8 <ftello64@plt+0x2038>
   134f0:	movw	r0, #1
   134f4:	strb	r0, [fp, #-15]
   134f8:	b	134fc <ftello64@plt+0x203c>
   134fc:	movw	r0, #1
   13500:	str	r0, [sp, #8]
   13504:	ldr	r1, [sp, #8]
   13508:	bl	11274 <dup2@plt>
   1350c:	cmp	r0, #1
   13510:	beq	1351c <ftello64@plt+0x205c>
   13514:	movw	r0, #1
   13518:	strb	r0, [fp, #-14]
   1351c:	b	13520 <ftello64@plt+0x2060>
   13520:	movw	r0, #0
   13524:	str	r0, [sp, #4]
   13528:	ldr	r1, [sp, #4]
   1352c:	bl	11274 <dup2@plt>
   13530:	cmp	r0, #0
   13534:	beq	13540 <ftello64@plt+0x2080>
   13538:	movw	r0, #1
   1353c:	strb	r0, [fp, #-13]
   13540:	b	13544 <ftello64@plt+0x2084>
   13544:	b	13548 <ftello64@plt+0x2088>
   13548:	ldrb	r0, [fp, #-13]
   1354c:	tst	r0, #1
   13550:	beq	13570 <ftello64@plt+0x20b0>
   13554:	movw	r0, #0
   13558:	bl	13654 <ftello64@plt+0x2194>
   1355c:	tst	r0, #1
   13560:	bne	13570 <ftello64@plt+0x20b0>
   13564:	movw	r0, #0
   13568:	str	r0, [fp, #-12]
   1356c:	b	135dc <ftello64@plt+0x211c>
   13570:	ldrb	r0, [fp, #-14]
   13574:	tst	r0, #1
   13578:	beq	13598 <ftello64@plt+0x20d8>
   1357c:	movw	r0, #1
   13580:	bl	13654 <ftello64@plt+0x2194>
   13584:	tst	r0, #1
   13588:	bne	13598 <ftello64@plt+0x20d8>
   1358c:	movw	r0, #0
   13590:	str	r0, [fp, #-12]
   13594:	b	135d8 <ftello64@plt+0x2118>
   13598:	ldrb	r0, [fp, #-15]
   1359c:	tst	r0, #1
   135a0:	beq	135c0 <ftello64@plt+0x2100>
   135a4:	movw	r0, #2
   135a8:	bl	13654 <ftello64@plt+0x2194>
   135ac:	tst	r0, #1
   135b0:	bne	135c0 <ftello64@plt+0x2100>
   135b4:	movw	r0, #0
   135b8:	str	r0, [fp, #-12]
   135bc:	b	135d4 <ftello64@plt+0x2114>
   135c0:	ldr	r0, [fp, #-4]
   135c4:	ldr	r1, [fp, #-8]
   135c8:	ldr	r2, [fp, #-12]
   135cc:	bl	1134c <freopen64@plt>
   135d0:	str	r0, [fp, #-12]
   135d4:	b	135d8 <ftello64@plt+0x2118>
   135d8:	b	135dc <ftello64@plt+0x211c>
   135dc:	bl	113ac <__errno_location@plt>
   135e0:	ldr	r0, [r0]
   135e4:	str	r0, [sp, #20]
   135e8:	ldrb	r0, [fp, #-15]
   135ec:	tst	r0, #1
   135f0:	beq	135fc <ftello64@plt+0x213c>
   135f4:	movw	r0, #2
   135f8:	bl	114a8 <close@plt>
   135fc:	ldrb	r0, [fp, #-14]
   13600:	tst	r0, #1
   13604:	beq	13610 <ftello64@plt+0x2150>
   13608:	movw	r0, #1
   1360c:	bl	114a8 <close@plt>
   13610:	ldrb	r0, [fp, #-13]
   13614:	tst	r0, #1
   13618:	beq	13624 <ftello64@plt+0x2164>
   1361c:	movw	r0, #0
   13620:	bl	114a8 <close@plt>
   13624:	ldr	r0, [fp, #-12]
   13628:	movw	r1, #0
   1362c:	cmp	r0, r1
   13630:	bne	13648 <ftello64@plt+0x2188>
   13634:	ldr	r0, [sp, #20]
   13638:	str	r0, [sp]
   1363c:	bl	113ac <__errno_location@plt>
   13640:	ldr	r1, [sp]
   13644:	str	r1, [r0]
   13648:	ldr	r0, [fp, #-12]
   1364c:	mov	sp, fp
   13650:	pop	{fp, pc}
   13654:	push	{fp, lr}
   13658:	mov	fp, sp
   1365c:	sub	sp, sp, #16
   13660:	str	r0, [sp, #8]
   13664:	movw	r0, #11491	; 0x2ce3
   13668:	movt	r0, #2
   1366c:	movw	r1, #0
   13670:	bl	11310 <open64@plt>
   13674:	str	r0, [sp, #4]
   13678:	ldr	r0, [sp, #4]
   1367c:	ldr	r1, [sp, #8]
   13680:	cmp	r0, r1
   13684:	beq	136c0 <ftello64@plt+0x2200>
   13688:	ldr	r0, [sp, #4]
   1368c:	movw	r1, #0
   13690:	cmp	r1, r0
   13694:	bgt	136b0 <ftello64@plt+0x21f0>
   13698:	ldr	r0, [sp, #4]
   1369c:	bl	114a8 <close@plt>
   136a0:	str	r0, [sp]
   136a4:	bl	113ac <__errno_location@plt>
   136a8:	movw	r1, #9
   136ac:	str	r1, [r0]
   136b0:	movw	r0, #0
   136b4:	and	r0, r0, #1
   136b8:	strb	r0, [fp, #-1]
   136bc:	b	136cc <ftello64@plt+0x220c>
   136c0:	movw	r0, #1
   136c4:	and	r0, r0, #1
   136c8:	strb	r0, [fp, #-1]
   136cc:	ldrb	r0, [fp, #-1]
   136d0:	and	r0, r0, #1
   136d4:	mov	sp, fp
   136d8:	pop	{fp, pc}
   136dc:	push	{fp, lr}
   136e0:	mov	fp, sp
   136e4:	sub	sp, sp, #32
   136e8:	ldr	r1, [fp, #8]
   136ec:	str	r0, [fp, #-8]
   136f0:	str	r3, [sp, #20]
   136f4:	str	r2, [sp, #16]
   136f8:	ldr	r0, [fp, #-8]
   136fc:	ldr	r0, [r0, #8]
   13700:	ldr	r2, [fp, #-8]
   13704:	ldr	r2, [r2, #4]
   13708:	cmp	r0, r2
   1370c:	bne	137b8 <ftello64@plt+0x22f8>
   13710:	ldr	r0, [fp, #-8]
   13714:	ldr	r0, [r0, #20]
   13718:	ldr	r1, [fp, #-8]
   1371c:	ldr	r1, [r1, #16]
   13720:	cmp	r0, r1
   13724:	bne	137b8 <ftello64@plt+0x22f8>
   13728:	ldr	r0, [fp, #-8]
   1372c:	ldr	r0, [r0, #36]	; 0x24
   13730:	movw	r1, #0
   13734:	cmp	r0, r1
   13738:	bne	137b8 <ftello64@plt+0x22f8>
   1373c:	ldr	r0, [fp, #-8]
   13740:	bl	113dc <fileno@plt>
   13744:	ldr	r2, [sp, #16]
   13748:	ldr	r3, [sp, #20]
   1374c:	ldr	r1, [fp, #8]
   13750:	mov	ip, sp
   13754:	str	r1, [ip]
   13758:	bl	112bc <lseek64@plt>
   1375c:	str	r1, [sp, #12]
   13760:	str	r0, [sp, #8]
   13764:	ldr	r0, [sp, #8]
   13768:	ldr	r1, [sp, #12]
   1376c:	and	r0, r0, r1
   13770:	cmn	r0, #1
   13774:	bne	13788 <ftello64@plt+0x22c8>
   13778:	b	1377c <ftello64@plt+0x22bc>
   1377c:	mvn	r0, #0
   13780:	str	r0, [fp, #-4]
   13784:	b	137d8 <ftello64@plt+0x2318>
   13788:	ldr	r0, [fp, #-8]
   1378c:	ldr	r1, [r0]
   13790:	bic	r1, r1, #16
   13794:	str	r1, [r0]
   13798:	ldr	r0, [sp, #8]
   1379c:	ldr	r1, [sp, #12]
   137a0:	ldr	r2, [fp, #-8]
   137a4:	str	r1, [r2, #84]	; 0x54
   137a8:	str	r0, [r2, #80]	; 0x50
   137ac:	movw	r0, #0
   137b0:	str	r0, [fp, #-4]
   137b4:	b	137d8 <ftello64@plt+0x2318>
   137b8:	ldr	r0, [fp, #-8]
   137bc:	ldr	r2, [sp, #16]
   137c0:	ldr	r3, [sp, #20]
   137c4:	ldr	r1, [fp, #8]
   137c8:	mov	ip, sp
   137cc:	str	r1, [ip]
   137d0:	bl	11400 <fseeko64@plt>
   137d4:	str	r0, [fp, #-4]
   137d8:	ldr	r0, [fp, #-4]
   137dc:	mov	sp, fp
   137e0:	pop	{fp, pc}
   137e4:	push	{fp, lr}
   137e8:	mov	fp, sp
   137ec:	sub	sp, sp, #8
   137f0:	str	r0, [sp, #4]
   137f4:	ldr	r0, [sp, #4]
   137f8:	movw	r1, #0
   137fc:	and	r1, r1, #255	; 0xff
   13800:	movw	r2, #12
   13804:	bl	113d0 <memset@plt>
   13808:	mov	sp, fp
   1380c:	pop	{fp, pc}
   13810:	push	{fp, lr}
   13814:	mov	fp, sp
   13818:	sub	sp, sp, #8
   1381c:	str	r0, [sp, #4]
   13820:	str	r1, [sp]
   13824:	ldr	r0, [sp, #4]
   13828:	ldr	r1, [sp]
   1382c:	movw	r2, #10
   13830:	and	r2, r2, #255	; 0xff
   13834:	bl	13840 <ftello64@plt+0x2380>
   13838:	mov	sp, fp
   1383c:	pop	{fp, pc}
   13840:	push	{fp, lr}
   13844:	mov	fp, sp
   13848:	sub	sp, sp, #48	; 0x30
   1384c:	str	r0, [fp, #-8]
   13850:	str	r1, [fp, #-12]
   13854:	strb	r2, [fp, #-13]
   13858:	ldr	r0, [fp, #-8]
   1385c:	ldr	r0, [r0, #8]
   13860:	str	r0, [sp, #24]
   13864:	ldr	r0, [fp, #-8]
   13868:	ldr	r0, [r0, #8]
   1386c:	str	r0, [sp, #20]
   13870:	ldr	r0, [sp, #24]
   13874:	ldr	r1, [fp, #-8]
   13878:	ldr	r1, [r1]
   1387c:	add	r0, r0, r1
   13880:	str	r0, [sp, #16]
   13884:	ldr	r0, [fp, #-12]
   13888:	bl	1149c <feof_unlocked@plt>
   1388c:	cmp	r0, #0
   13890:	beq	138a0 <ftello64@plt+0x23e0>
   13894:	movw	r0, #0
   13898:	str	r0, [fp, #-4]
   1389c:	b	139c0 <ftello64@plt+0x2500>
   138a0:	b	138a4 <ftello64@plt+0x23e4>
   138a4:	ldr	r0, [fp, #-12]
   138a8:	bl	11268 <getc_unlocked@plt>
   138ac:	str	r0, [fp, #-20]	; 0xffffffec
   138b0:	ldr	r0, [fp, #-20]	; 0xffffffec
   138b4:	cmn	r0, #1
   138b8:	bne	13910 <ftello64@plt+0x2450>
   138bc:	ldr	r0, [sp, #20]
   138c0:	ldr	r1, [sp, #24]
   138c4:	cmp	r0, r1
   138c8:	beq	138dc <ftello64@plt+0x241c>
   138cc:	ldr	r0, [fp, #-12]
   138d0:	bl	112ec <ferror_unlocked@plt>
   138d4:	cmp	r0, #0
   138d8:	beq	138e8 <ftello64@plt+0x2428>
   138dc:	movw	r0, #0
   138e0:	str	r0, [fp, #-4]
   138e4:	b	139c0 <ftello64@plt+0x2500>
   138e8:	ldr	r0, [sp, #20]
   138ec:	mvn	r1, #0
   138f0:	add	r0, r0, r1
   138f4:	ldrb	r0, [r0]
   138f8:	ldrb	r1, [fp, #-13]
   138fc:	cmp	r0, r1
   13900:	bne	13908 <ftello64@plt+0x2448>
   13904:	b	139a4 <ftello64@plt+0x24e4>
   13908:	ldrb	r0, [fp, #-13]
   1390c:	str	r0, [fp, #-20]	; 0xffffffec
   13910:	ldr	r0, [sp, #20]
   13914:	ldr	r1, [sp, #16]
   13918:	cmp	r0, r1
   1391c:	bne	13980 <ftello64@plt+0x24c0>
   13920:	ldr	r0, [fp, #-8]
   13924:	ldr	r0, [r0]
   13928:	str	r0, [sp, #12]
   1392c:	ldr	r0, [sp, #24]
   13930:	ldr	r1, [fp, #-8]
   13934:	movw	r2, #1
   13938:	str	r2, [sp, #8]
   1393c:	mvn	r3, #0
   13940:	ldr	ip, [sp, #8]
   13944:	str	ip, [sp]
   13948:	bl	18f0c <ftello64@plt+0x7a4c>
   1394c:	str	r0, [sp, #24]
   13950:	ldr	r0, [sp, #24]
   13954:	ldr	r1, [sp, #12]
   13958:	add	r0, r0, r1
   1395c:	str	r0, [sp, #20]
   13960:	ldr	r0, [sp, #24]
   13964:	ldr	r1, [fp, #-8]
   13968:	str	r0, [r1, #8]
   1396c:	ldr	r0, [sp, #24]
   13970:	ldr	r1, [fp, #-8]
   13974:	ldr	r1, [r1]
   13978:	add	r0, r0, r1
   1397c:	str	r0, [sp, #16]
   13980:	ldr	r0, [fp, #-20]	; 0xffffffec
   13984:	ldr	r1, [sp, #20]
   13988:	add	r2, r1, #1
   1398c:	str	r2, [sp, #20]
   13990:	strb	r0, [r1]
   13994:	ldr	r0, [fp, #-20]	; 0xffffffec
   13998:	ldrb	r1, [fp, #-13]
   1399c:	cmp	r0, r1
   139a0:	bne	138a4 <ftello64@plt+0x23e4>
   139a4:	ldr	r0, [sp, #20]
   139a8:	ldr	r1, [sp, #24]
   139ac:	sub	r0, r0, r1
   139b0:	ldr	r1, [fp, #-8]
   139b4:	str	r0, [r1, #4]
   139b8:	ldr	r0, [fp, #-8]
   139bc:	str	r0, [fp, #-4]
   139c0:	ldr	r0, [fp, #-4]
   139c4:	mov	sp, fp
   139c8:	pop	{fp, pc}
   139cc:	push	{fp, lr}
   139d0:	mov	fp, sp
   139d4:	sub	sp, sp, #8
   139d8:	str	r0, [sp, #4]
   139dc:	ldr	r0, [sp, #4]
   139e0:	ldr	r0, [r0, #8]
   139e4:	bl	1e0fc <ftello64@plt+0xcc3c>
   139e8:	mov	sp, fp
   139ec:	pop	{fp, pc}
   139f0:	push	{fp, lr}
   139f4:	mov	fp, sp
   139f8:	sub	sp, sp, #24
   139fc:	str	r0, [fp, #-4]
   13a00:	ldr	r0, [fp, #-4]
   13a04:	movw	r1, #0
   13a08:	cmp	r0, r1
   13a0c:	bne	13a30 <ftello64@plt+0x2570>
   13a10:	movw	r0, #16768	; 0x4180
   13a14:	movt	r0, #3
   13a18:	ldr	r1, [r0]
   13a1c:	movw	r0, #11501	; 0x2ced
   13a20:	movt	r0, #2
   13a24:	bl	11478 <fputs@plt>
   13a28:	str	r0, [sp, #8]
   13a2c:	bl	11490 <abort@plt>
   13a30:	ldr	r0, [fp, #-4]
   13a34:	movw	r1, #47	; 0x2f
   13a38:	bl	11424 <strrchr@plt>
   13a3c:	str	r0, [fp, #-8]
   13a40:	ldr	r0, [fp, #-8]
   13a44:	movw	r1, #0
   13a48:	cmp	r0, r1
   13a4c:	beq	13a60 <ftello64@plt+0x25a0>
   13a50:	ldr	r0, [fp, #-8]
   13a54:	add	r0, r0, #1
   13a58:	str	r0, [sp, #4]
   13a5c:	b	13a68 <ftello64@plt+0x25a8>
   13a60:	ldr	r0, [fp, #-4]
   13a64:	str	r0, [sp, #4]
   13a68:	ldr	r0, [sp, #4]
   13a6c:	str	r0, [sp, #12]
   13a70:	ldr	r0, [sp, #12]
   13a74:	ldr	r1, [fp, #-4]
   13a78:	sub	r0, r0, r1
   13a7c:	cmp	r0, #7
   13a80:	blt	13aec <ftello64@plt+0x262c>
   13a84:	ldr	r0, [sp, #12]
   13a88:	mvn	r1, #6
   13a8c:	add	r0, r0, r1
   13a90:	movw	r1, #11557	; 0x2d25
   13a94:	movt	r1, #2
   13a98:	movw	r2, #7
   13a9c:	bl	11484 <strncmp@plt>
   13aa0:	cmp	r0, #0
   13aa4:	bne	13aec <ftello64@plt+0x262c>
   13aa8:	ldr	r0, [sp, #12]
   13aac:	str	r0, [fp, #-4]
   13ab0:	ldr	r0, [sp, #12]
   13ab4:	movw	r1, #11565	; 0x2d2d
   13ab8:	movt	r1, #2
   13abc:	movw	r2, #3
   13ac0:	bl	11484 <strncmp@plt>
   13ac4:	cmp	r0, #0
   13ac8:	bne	13ae8 <ftello64@plt+0x2628>
   13acc:	ldr	r0, [sp, #12]
   13ad0:	add	r0, r0, #3
   13ad4:	str	r0, [fp, #-4]
   13ad8:	ldr	r0, [fp, #-4]
   13adc:	movw	r1, #16752	; 0x4170
   13ae0:	movt	r1, #3
   13ae4:	str	r0, [r1]
   13ae8:	b	13aec <ftello64@plt+0x262c>
   13aec:	ldr	r0, [fp, #-4]
   13af0:	movw	r1, #16800	; 0x41a0
   13af4:	movt	r1, #3
   13af8:	str	r0, [r1]
   13afc:	ldr	r0, [fp, #-4]
   13b00:	movw	r1, #16756	; 0x4174
   13b04:	movt	r1, #3
   13b08:	str	r0, [r1]
   13b0c:	mov	sp, fp
   13b10:	pop	{fp, pc}
   13b14:	push	{fp, lr}
   13b18:	mov	fp, sp
   13b1c:	sub	sp, sp, #24
   13b20:	str	r0, [fp, #-4]
   13b24:	bl	113ac <__errno_location@plt>
   13b28:	ldr	r0, [r0]
   13b2c:	str	r0, [fp, #-8]
   13b30:	ldr	r0, [fp, #-4]
   13b34:	movw	r1, #0
   13b38:	cmp	r0, r1
   13b3c:	beq	13b4c <ftello64@plt+0x268c>
   13b40:	ldr	r0, [fp, #-4]
   13b44:	str	r0, [sp, #8]
   13b48:	b	13b5c <ftello64@plt+0x269c>
   13b4c:	movw	r0, #16804	; 0x41a4
   13b50:	movt	r0, #3
   13b54:	str	r0, [sp, #8]
   13b58:	b	13b5c <ftello64@plt+0x269c>
   13b5c:	ldr	r0, [sp, #8]
   13b60:	movw	r1, #48	; 0x30
   13b64:	bl	1b890 <ftello64@plt+0xa3d0>
   13b68:	str	r0, [sp, #12]
   13b6c:	ldr	r0, [fp, #-8]
   13b70:	str	r0, [sp, #4]
   13b74:	bl	113ac <__errno_location@plt>
   13b78:	ldr	r1, [sp, #4]
   13b7c:	str	r1, [r0]
   13b80:	ldr	r0, [sp, #12]
   13b84:	mov	sp, fp
   13b88:	pop	{fp, pc}
   13b8c:	sub	sp, sp, #8
   13b90:	str	r0, [sp, #4]
   13b94:	ldr	r0, [sp, #4]
   13b98:	movw	r1, #0
   13b9c:	cmp	r0, r1
   13ba0:	beq	13bb0 <ftello64@plt+0x26f0>
   13ba4:	ldr	r0, [sp, #4]
   13ba8:	str	r0, [sp]
   13bac:	b	13bc0 <ftello64@plt+0x2700>
   13bb0:	movw	r0, #16804	; 0x41a4
   13bb4:	movt	r0, #3
   13bb8:	str	r0, [sp]
   13bbc:	b	13bc0 <ftello64@plt+0x2700>
   13bc0:	ldr	r0, [sp]
   13bc4:	ldr	r0, [r0]
   13bc8:	add	sp, sp, #8
   13bcc:	bx	lr
   13bd0:	sub	sp, sp, #16
   13bd4:	str	r0, [sp, #12]
   13bd8:	str	r1, [sp, #8]
   13bdc:	ldr	r0, [sp, #8]
   13be0:	ldr	r1, [sp, #12]
   13be4:	movw	r2, #0
   13be8:	cmp	r1, r2
   13bec:	str	r0, [sp, #4]
   13bf0:	beq	13c00 <ftello64@plt+0x2740>
   13bf4:	ldr	r0, [sp, #12]
   13bf8:	str	r0, [sp]
   13bfc:	b	13c10 <ftello64@plt+0x2750>
   13c00:	movw	r0, #16804	; 0x41a4
   13c04:	movt	r0, #3
   13c08:	str	r0, [sp]
   13c0c:	b	13c10 <ftello64@plt+0x2750>
   13c10:	ldr	r0, [sp]
   13c14:	ldr	r1, [sp, #4]
   13c18:	str	r1, [r0]
   13c1c:	add	sp, sp, #16
   13c20:	bx	lr
   13c24:	sub	sp, sp, #32
   13c28:	str	r0, [sp, #28]
   13c2c:	strb	r1, [sp, #27]
   13c30:	str	r2, [sp, #20]
   13c34:	ldrb	r0, [sp, #27]
   13c38:	strb	r0, [sp, #19]
   13c3c:	ldr	r0, [sp, #28]
   13c40:	movw	r1, #0
   13c44:	cmp	r0, r1
   13c48:	beq	13c58 <ftello64@plt+0x2798>
   13c4c:	ldr	r0, [sp, #28]
   13c50:	str	r0, [sp]
   13c54:	b	13c68 <ftello64@plt+0x27a8>
   13c58:	movw	r0, #16804	; 0x41a4
   13c5c:	movt	r0, #3
   13c60:	str	r0, [sp]
   13c64:	b	13c68 <ftello64@plt+0x27a8>
   13c68:	ldr	r0, [sp]
   13c6c:	add	r0, r0, #8
   13c70:	ldrb	r1, [sp, #19]
   13c74:	lsr	r1, r1, #5
   13c78:	add	r0, r0, r1, lsl #2
   13c7c:	str	r0, [sp, #12]
   13c80:	ldrb	r0, [sp, #19]
   13c84:	and	r0, r0, #31
   13c88:	str	r0, [sp, #8]
   13c8c:	ldr	r0, [sp, #12]
   13c90:	ldr	r0, [r0]
   13c94:	ldr	r1, [sp, #8]
   13c98:	lsr	r0, r0, r1
   13c9c:	and	r0, r0, #1
   13ca0:	str	r0, [sp, #4]
   13ca4:	ldr	r0, [sp, #20]
   13ca8:	and	r0, r0, #1
   13cac:	ldr	r1, [sp, #4]
   13cb0:	eor	r0, r0, r1
   13cb4:	ldr	r1, [sp, #8]
   13cb8:	lsl	r0, r0, r1
   13cbc:	ldr	r1, [sp, #12]
   13cc0:	ldr	r2, [r1]
   13cc4:	eor	r0, r2, r0
   13cc8:	str	r0, [r1]
   13ccc:	ldr	r0, [sp, #4]
   13cd0:	add	sp, sp, #32
   13cd4:	bx	lr
   13cd8:	sub	sp, sp, #12
   13cdc:	str	r0, [sp, #8]
   13ce0:	str	r1, [sp, #4]
   13ce4:	ldr	r0, [sp, #8]
   13ce8:	movw	r1, #0
   13cec:	cmp	r0, r1
   13cf0:	bne	13d00 <ftello64@plt+0x2840>
   13cf4:	movw	r0, #16804	; 0x41a4
   13cf8:	movt	r0, #3
   13cfc:	str	r0, [sp, #8]
   13d00:	ldr	r0, [sp, #8]
   13d04:	ldr	r0, [r0, #4]
   13d08:	str	r0, [sp]
   13d0c:	ldr	r0, [sp, #4]
   13d10:	ldr	r1, [sp, #8]
   13d14:	str	r0, [r1, #4]
   13d18:	ldr	r0, [sp]
   13d1c:	add	sp, sp, #12
   13d20:	bx	lr
   13d24:	push	{fp, lr}
   13d28:	mov	fp, sp
   13d2c:	sub	sp, sp, #16
   13d30:	str	r0, [fp, #-4]
   13d34:	str	r1, [sp, #8]
   13d38:	str	r2, [sp, #4]
   13d3c:	ldr	r0, [fp, #-4]
   13d40:	movw	r1, #0
   13d44:	cmp	r0, r1
   13d48:	bne	13d58 <ftello64@plt+0x2898>
   13d4c:	movw	r0, #16804	; 0x41a4
   13d50:	movt	r0, #3
   13d54:	str	r0, [fp, #-4]
   13d58:	ldr	r0, [fp, #-4]
   13d5c:	movw	r1, #10
   13d60:	str	r1, [r0]
   13d64:	ldr	r0, [sp, #8]
   13d68:	movw	r1, #0
   13d6c:	cmp	r0, r1
   13d70:	beq	13d84 <ftello64@plt+0x28c4>
   13d74:	ldr	r0, [sp, #4]
   13d78:	movw	r1, #0
   13d7c:	cmp	r0, r1
   13d80:	bne	13d88 <ftello64@plt+0x28c8>
   13d84:	bl	11490 <abort@plt>
   13d88:	ldr	r0, [sp, #8]
   13d8c:	ldr	r1, [fp, #-4]
   13d90:	str	r0, [r1, #40]	; 0x28
   13d94:	ldr	r0, [sp, #4]
   13d98:	ldr	r1, [fp, #-4]
   13d9c:	str	r0, [r1, #44]	; 0x2c
   13da0:	mov	sp, fp
   13da4:	pop	{fp, pc}
   13da8:	push	{r4, r5, r6, sl, fp, lr}
   13dac:	add	fp, sp, #16
   13db0:	sub	sp, sp, #56	; 0x38
   13db4:	ldr	ip, [fp, #8]
   13db8:	str	r0, [fp, #-20]	; 0xffffffec
   13dbc:	str	r1, [fp, #-24]	; 0xffffffe8
   13dc0:	str	r2, [fp, #-28]	; 0xffffffe4
   13dc4:	str	r3, [fp, #-32]	; 0xffffffe0
   13dc8:	ldr	r0, [fp, #8]
   13dcc:	movw	r1, #0
   13dd0:	cmp	r0, r1
   13dd4:	beq	13de4 <ftello64@plt+0x2924>
   13dd8:	ldr	r0, [fp, #8]
   13ddc:	str	r0, [sp, #24]
   13de0:	b	13df4 <ftello64@plt+0x2934>
   13de4:	movw	r0, #16804	; 0x41a4
   13de8:	movt	r0, #3
   13dec:	str	r0, [sp, #24]
   13df0:	b	13df4 <ftello64@plt+0x2934>
   13df4:	ldr	r0, [sp, #24]
   13df8:	str	r0, [sp, #36]	; 0x24
   13dfc:	bl	113ac <__errno_location@plt>
   13e00:	ldr	r0, [r0]
   13e04:	str	r0, [sp, #32]
   13e08:	ldr	r0, [fp, #-20]	; 0xffffffec
   13e0c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   13e10:	ldr	r2, [fp, #-28]	; 0xffffffe4
   13e14:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13e18:	ldr	ip, [sp, #36]	; 0x24
   13e1c:	ldr	ip, [ip]
   13e20:	ldr	lr, [sp, #36]	; 0x24
   13e24:	ldr	lr, [lr, #4]
   13e28:	ldr	r4, [sp, #36]	; 0x24
   13e2c:	add	r4, r4, #8
   13e30:	ldr	r5, [sp, #36]	; 0x24
   13e34:	ldr	r5, [r5, #40]	; 0x28
   13e38:	ldr	r6, [sp, #36]	; 0x24
   13e3c:	ldr	r6, [r6, #44]	; 0x2c
   13e40:	str	ip, [sp]
   13e44:	str	lr, [sp, #4]
   13e48:	str	r4, [sp, #8]
   13e4c:	str	r5, [sp, #12]
   13e50:	str	r6, [sp, #16]
   13e54:	bl	13e7c <ftello64@plt+0x29bc>
   13e58:	str	r0, [sp, #28]
   13e5c:	ldr	r0, [sp, #32]
   13e60:	str	r0, [sp, #20]
   13e64:	bl	113ac <__errno_location@plt>
   13e68:	ldr	r1, [sp, #20]
   13e6c:	str	r1, [r0]
   13e70:	ldr	r0, [sp, #28]
   13e74:	sub	sp, fp, #16
   13e78:	pop	{r4, r5, r6, sl, fp, pc}
   13e7c:	push	{r4, r5, r6, sl, fp, lr}
   13e80:	add	fp, sp, #16
   13e84:	sub	sp, sp, #160	; 0xa0
   13e88:	ldr	ip, [fp, #24]
   13e8c:	ldr	lr, [fp, #20]
   13e90:	ldr	r4, [fp, #16]
   13e94:	ldr	r5, [fp, #12]
   13e98:	ldr	r6, [fp, #8]
   13e9c:	str	r0, [fp, #-24]	; 0xffffffe8
   13ea0:	str	r1, [fp, #-28]	; 0xffffffe4
   13ea4:	str	r2, [fp, #-32]	; 0xffffffe0
   13ea8:	str	r3, [fp, #-36]	; 0xffffffdc
   13eac:	movw	r0, #0
   13eb0:	str	r0, [fp, #-44]	; 0xffffffd4
   13eb4:	str	r0, [fp, #-48]	; 0xffffffd0
   13eb8:	str	r0, [fp, #-52]	; 0xffffffcc
   13ebc:	str	r0, [fp, #-56]	; 0xffffffc8
   13ec0:	movw	r0, #0
   13ec4:	strb	r0, [fp, #-57]	; 0xffffffc7
   13ec8:	str	ip, [sp, #72]	; 0x48
   13ecc:	str	lr, [sp, #68]	; 0x44
   13ed0:	str	r4, [sp, #64]	; 0x40
   13ed4:	str	r5, [sp, #60]	; 0x3c
   13ed8:	str	r6, [sp, #56]	; 0x38
   13edc:	bl	112c8 <__ctype_get_mb_cur_max@plt>
   13ee0:	cmp	r0, #1
   13ee4:	movw	r0, #0
   13ee8:	moveq	r0, #1
   13eec:	and	r0, r0, #1
   13ef0:	strb	r0, [fp, #-58]	; 0xffffffc6
   13ef4:	ldr	r0, [fp, #12]
   13ef8:	and	r0, r0, #2
   13efc:	cmp	r0, #0
   13f00:	movw	r0, #0
   13f04:	movne	r0, #1
   13f08:	and	r0, r0, #1
   13f0c:	strb	r0, [fp, #-59]	; 0xffffffc5
   13f10:	movw	r0, #0
   13f14:	strb	r0, [fp, #-60]	; 0xffffffc4
   13f18:	strb	r0, [fp, #-61]	; 0xffffffc3
   13f1c:	movw	r0, #1
   13f20:	strb	r0, [fp, #-62]	; 0xffffffc2
   13f24:	ldr	r0, [fp, #8]
   13f28:	cmp	r0, #10
   13f2c:	str	r0, [sp, #52]	; 0x34
   13f30:	bhi	14158 <ftello64@plt+0x2c98>
   13f34:	add	r0, pc, #8
   13f38:	ldr	r1, [sp, #52]	; 0x34
   13f3c:	ldr	r0, [r0, r1, lsl #2]
   13f40:	mov	pc, r0
   13f44:	andeq	r4, r1, ip, asr #2
   13f48:	andeq	r4, r1, r8, asr #1
   13f4c:	andeq	r4, r1, r8, ror #1
   13f50:	andeq	r4, r1, r0, asr #1
   13f54:	ldrdeq	r4, [r1], -r0
   13f58:	andeq	r3, r1, r0, lsl #31
   13f5c:	andeq	r3, r1, r0, ror pc
   13f60:	andeq	r3, r1, r4, ror #31
   13f64:	strdeq	r3, [r1], -r8
   13f68:	strdeq	r3, [r1], -r8
   13f6c:	strdeq	r3, [r1], -r8
   13f70:	movw	r0, #5
   13f74:	str	r0, [fp, #8]
   13f78:	movw	r0, #1
   13f7c:	strb	r0, [fp, #-59]	; 0xffffffc5
   13f80:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13f84:	tst	r0, #1
   13f88:	bne	13fc4 <ftello64@plt+0x2b04>
   13f8c:	b	13f90 <ftello64@plt+0x2ad0>
   13f90:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13f94:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13f98:	cmp	r0, r1
   13f9c:	bcs	13fb4 <ftello64@plt+0x2af4>
   13fa0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13fa4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13fa8:	add	r0, r0, r1
   13fac:	movw	r1, #34	; 0x22
   13fb0:	strb	r1, [r0]
   13fb4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13fb8:	add	r0, r0, #1
   13fbc:	str	r0, [fp, #-44]	; 0xffffffd4
   13fc0:	b	13fc4 <ftello64@plt+0x2b04>
   13fc4:	movw	r0, #1
   13fc8:	strb	r0, [fp, #-57]	; 0xffffffc7
   13fcc:	movw	r0, #11645	; 0x2d7d
   13fd0:	movt	r0, #2
   13fd4:	str	r0, [fp, #-52]	; 0xffffffcc
   13fd8:	movw	r0, #1
   13fdc:	str	r0, [fp, #-56]	; 0xffffffc8
   13fe0:	b	1415c <ftello64@plt+0x2c9c>
   13fe4:	movw	r0, #1
   13fe8:	strb	r0, [fp, #-57]	; 0xffffffc7
   13fec:	movw	r0, #0
   13ff0:	strb	r0, [fp, #-59]	; 0xffffffc5
   13ff4:	b	1415c <ftello64@plt+0x2c9c>
   13ff8:	ldr	r0, [fp, #8]
   13ffc:	cmp	r0, #10
   14000:	beq	1402c <ftello64@plt+0x2b6c>
   14004:	ldr	r1, [fp, #8]
   14008:	movw	r0, #11647	; 0x2d7f
   1400c:	movt	r0, #2
   14010:	bl	16070 <ftello64@plt+0x4bb0>
   14014:	str	r0, [fp, #20]
   14018:	ldr	r1, [fp, #8]
   1401c:	movw	r0, #11649	; 0x2d81
   14020:	movt	r0, #2
   14024:	bl	16070 <ftello64@plt+0x4bb0>
   14028:	str	r0, [fp, #24]
   1402c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14030:	tst	r0, #1
   14034:	bne	140a0 <ftello64@plt+0x2be0>
   14038:	ldr	r0, [fp, #20]
   1403c:	str	r0, [fp, #-52]	; 0xffffffcc
   14040:	ldr	r0, [fp, #-52]	; 0xffffffcc
   14044:	ldrsb	r0, [r0]
   14048:	cmp	r0, #0
   1404c:	beq	1409c <ftello64@plt+0x2bdc>
   14050:	b	14054 <ftello64@plt+0x2b94>
   14054:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14058:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1405c:	cmp	r0, r1
   14060:	bcs	1407c <ftello64@plt+0x2bbc>
   14064:	ldr	r0, [fp, #-52]	; 0xffffffcc
   14068:	ldrb	r0, [r0]
   1406c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   14070:	ldr	r2, [fp, #-44]	; 0xffffffd4
   14074:	add	r1, r1, r2
   14078:	strb	r0, [r1]
   1407c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14080:	add	r0, r0, #1
   14084:	str	r0, [fp, #-44]	; 0xffffffd4
   14088:	b	1408c <ftello64@plt+0x2bcc>
   1408c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   14090:	add	r0, r0, #1
   14094:	str	r0, [fp, #-52]	; 0xffffffcc
   14098:	b	14040 <ftello64@plt+0x2b80>
   1409c:	b	140a0 <ftello64@plt+0x2be0>
   140a0:	movw	r0, #1
   140a4:	strb	r0, [fp, #-57]	; 0xffffffc7
   140a8:	ldr	r0, [fp, #24]
   140ac:	str	r0, [fp, #-52]	; 0xffffffcc
   140b0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   140b4:	bl	11388 <strlen@plt>
   140b8:	str	r0, [fp, #-56]	; 0xffffffc8
   140bc:	b	1415c <ftello64@plt+0x2c9c>
   140c0:	movw	r0, #1
   140c4:	strb	r0, [fp, #-57]	; 0xffffffc7
   140c8:	movw	r0, #1
   140cc:	strb	r0, [fp, #-59]	; 0xffffffc5
   140d0:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   140d4:	tst	r0, #1
   140d8:	bne	140e4 <ftello64@plt+0x2c24>
   140dc:	movw	r0, #1
   140e0:	strb	r0, [fp, #-57]	; 0xffffffc7
   140e4:	b	140e8 <ftello64@plt+0x2c28>
   140e8:	movw	r0, #2
   140ec:	str	r0, [fp, #8]
   140f0:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   140f4:	tst	r0, #1
   140f8:	bne	14134 <ftello64@plt+0x2c74>
   140fc:	b	14100 <ftello64@plt+0x2c40>
   14100:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14104:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14108:	cmp	r0, r1
   1410c:	bcs	14124 <ftello64@plt+0x2c64>
   14110:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14114:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14118:	add	r0, r0, r1
   1411c:	movw	r1, #39	; 0x27
   14120:	strb	r1, [r0]
   14124:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14128:	add	r0, r0, #1
   1412c:	str	r0, [fp, #-44]	; 0xffffffd4
   14130:	b	14134 <ftello64@plt+0x2c74>
   14134:	movw	r0, #11649	; 0x2d81
   14138:	movt	r0, #2
   1413c:	str	r0, [fp, #-52]	; 0xffffffcc
   14140:	movw	r0, #1
   14144:	str	r0, [fp, #-56]	; 0xffffffc8
   14148:	b	1415c <ftello64@plt+0x2c9c>
   1414c:	movw	r0, #0
   14150:	strb	r0, [fp, #-59]	; 0xffffffc5
   14154:	b	1415c <ftello64@plt+0x2c9c>
   14158:	bl	11490 <abort@plt>
   1415c:	movw	r0, #0
   14160:	str	r0, [fp, #-40]	; 0xffffffd8
   14164:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14168:	cmn	r0, #1
   1416c:	bne	14198 <ftello64@plt+0x2cd8>
   14170:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14174:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14178:	add	r0, r0, r1
   1417c:	ldrb	r0, [r0]
   14180:	cmp	r0, #0
   14184:	movw	r0, #0
   14188:	moveq	r0, #1
   1418c:	and	r0, r0, #1
   14190:	str	r0, [sp, #48]	; 0x30
   14194:	b	141b4 <ftello64@plt+0x2cf4>
   14198:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1419c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   141a0:	cmp	r0, r1
   141a4:	movw	r0, #0
   141a8:	moveq	r0, #1
   141ac:	and	r0, r0, #1
   141b0:	str	r0, [sp, #48]	; 0x30
   141b4:	ldr	r0, [sp, #48]	; 0x30
   141b8:	cmp	r0, #0
   141bc:	movw	r0, #0
   141c0:	movne	r0, #1
   141c4:	mvn	r1, #0
   141c8:	eor	r0, r0, r1
   141cc:	tst	r0, #1
   141d0:	beq	153bc <ftello64@plt+0x3efc>
   141d4:	movw	r0, #0
   141d8:	strb	r0, [fp, #-65]	; 0xffffffbf
   141dc:	strb	r0, [fp, #-66]	; 0xffffffbe
   141e0:	strb	r0, [fp, #-67]	; 0xffffffbd
   141e4:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   141e8:	tst	r0, #1
   141ec:	beq	14298 <ftello64@plt+0x2dd8>
   141f0:	ldr	r0, [fp, #8]
   141f4:	cmp	r0, #2
   141f8:	beq	14298 <ftello64@plt+0x2dd8>
   141fc:	ldr	r0, [fp, #-56]	; 0xffffffc8
   14200:	cmp	r0, #0
   14204:	beq	14298 <ftello64@plt+0x2dd8>
   14208:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1420c:	ldr	r1, [fp, #-56]	; 0xffffffc8
   14210:	add	r0, r0, r1
   14214:	ldr	r1, [fp, #-36]	; 0xffffffdc
   14218:	cmn	r1, #1
   1421c:	str	r0, [sp, #44]	; 0x2c
   14220:	bne	14248 <ftello64@plt+0x2d88>
   14224:	ldr	r0, [fp, #-56]	; 0xffffffc8
   14228:	movw	r1, #1
   1422c:	cmp	r1, r0
   14230:	bcs	14248 <ftello64@plt+0x2d88>
   14234:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14238:	bl	11388 <strlen@plt>
   1423c:	str	r0, [fp, #-36]	; 0xffffffdc
   14240:	str	r0, [sp, #40]	; 0x28
   14244:	b	14250 <ftello64@plt+0x2d90>
   14248:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1424c:	str	r0, [sp, #40]	; 0x28
   14250:	ldr	r0, [sp, #40]	; 0x28
   14254:	ldr	r1, [sp, #44]	; 0x2c
   14258:	cmp	r1, r0
   1425c:	bhi	14298 <ftello64@plt+0x2dd8>
   14260:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14264:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14268:	add	r0, r0, r1
   1426c:	ldr	r1, [fp, #-52]	; 0xffffffcc
   14270:	ldr	r2, [fp, #-56]	; 0xffffffc8
   14274:	bl	11250 <memcmp@plt>
   14278:	cmp	r0, #0
   1427c:	bne	14298 <ftello64@plt+0x2dd8>
   14280:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14284:	tst	r0, #1
   14288:	beq	14290 <ftello64@plt+0x2dd0>
   1428c:	b	1553c <ftello64@plt+0x407c>
   14290:	movw	r0, #1
   14294:	strb	r0, [fp, #-65]	; 0xffffffbf
   14298:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1429c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   142a0:	ldrb	r0, [r0, r1]
   142a4:	strb	r0, [fp, #-63]	; 0xffffffc1
   142a8:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   142ac:	mov	r1, r0
   142b0:	cmp	r0, #126	; 0x7e
   142b4:	str	r1, [sp, #36]	; 0x24
   142b8:	bhi	14b28 <ftello64@plt+0x3668>
   142bc:	add	r0, pc, #8
   142c0:	ldr	r1, [sp, #36]	; 0x24
   142c4:	ldr	r0, [r0, r1, lsl #2]
   142c8:	mov	pc, r0
   142cc:	andeq	r4, r1, r8, asr #9
   142d0:	andeq	r4, r1, r8, lsr #22
   142d4:	andeq	r4, r1, r8, lsr #22
   142d8:	andeq	r4, r1, r8, lsr #22
   142dc:	andeq	r4, r1, r8, lsr #22
   142e0:	andeq	r4, r1, r8, lsr #22
   142e4:	andeq	r4, r1, r8, lsr #22
   142e8:	ldrdeq	r4, [r1], -r0
   142ec:	ldrdeq	r4, [r1], -ip
   142f0:	andeq	r4, r1, ip, lsl #18
   142f4:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   142f8:	andeq	r4, r1, r8, lsl r9
   142fc:	andeq	r4, r1, r8, ror #17
   14300:	andeq	r4, r1, r0, lsl #18
   14304:	andeq	r4, r1, r8, lsr #22
   14308:	andeq	r4, r1, r8, lsr #22
   1430c:	andeq	r4, r1, r8, lsr #22
   14310:	andeq	r4, r1, r8, lsr #22
   14314:	andeq	r4, r1, r8, lsr #22
   14318:	andeq	r4, r1, r8, lsr #22
   1431c:	andeq	r4, r1, r8, lsr #22
   14320:	andeq	r4, r1, r8, lsr #22
   14324:	andeq	r4, r1, r8, lsr #22
   14328:	andeq	r4, r1, r8, lsr #22
   1432c:	andeq	r4, r1, r8, lsr #22
   14330:	andeq	r4, r1, r8, lsr #22
   14334:	andeq	r4, r1, r8, lsr #22
   14338:	andeq	r4, r1, r8, lsr #22
   1433c:	andeq	r4, r1, r8, lsr #22
   14340:	andeq	r4, r1, r8, lsr #22
   14344:	andeq	r4, r1, r8, lsr #22
   14348:	andeq	r4, r1, r8, lsr #22
   1434c:	strdeq	r4, [r1], -ip
   14350:	andeq	r4, r1, r4, lsl #20
   14354:	andeq	r4, r1, r4, lsl #20
   14358:	andeq	r4, r1, r8, ror #19
   1435c:	andeq	r4, r1, r4, lsl #20
   14360:	andeq	r4, r1, ip, lsl fp
   14364:	andeq	r4, r1, r4, lsl #20
   14368:	andeq	r4, r1, r4, lsr #20
   1436c:	andeq	r4, r1, r4, lsl #20
   14370:	andeq	r4, r1, r4, lsl #20
   14374:	andeq	r4, r1, r4, lsl #20
   14378:	andeq	r4, r1, ip, lsl fp
   1437c:	andeq	r4, r1, ip, lsl fp
   14380:	andeq	r4, r1, ip, lsl fp
   14384:	andeq	r4, r1, ip, lsl fp
   14388:	andeq	r4, r1, ip, lsl fp
   1438c:	andeq	r4, r1, ip, lsl fp
   14390:	andeq	r4, r1, ip, lsl fp
   14394:	andeq	r4, r1, ip, lsl fp
   14398:	andeq	r4, r1, ip, lsl fp
   1439c:	andeq	r4, r1, ip, lsl fp
   143a0:	andeq	r4, r1, ip, lsl fp
   143a4:	andeq	r4, r1, ip, lsl fp
   143a8:	andeq	r4, r1, ip, lsl fp
   143ac:	andeq	r4, r1, ip, lsl fp
   143b0:	andeq	r4, r1, ip, lsl fp
   143b4:	andeq	r4, r1, ip, lsl fp
   143b8:	andeq	r4, r1, r4, lsl #20
   143bc:	andeq	r4, r1, r4, lsl #20
   143c0:	andeq	r4, r1, r4, lsl #20
   143c4:	andeq	r4, r1, r4, lsl #20
   143c8:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   143cc:	andeq	r4, r1, r8, lsr #22
   143d0:	andeq	r4, r1, ip, lsl fp
   143d4:	andeq	r4, r1, ip, lsl fp
   143d8:	andeq	r4, r1, ip, lsl fp
   143dc:	andeq	r4, r1, ip, lsl fp
   143e0:	andeq	r4, r1, ip, lsl fp
   143e4:	andeq	r4, r1, ip, lsl fp
   143e8:	andeq	r4, r1, ip, lsl fp
   143ec:	andeq	r4, r1, ip, lsl fp
   143f0:	andeq	r4, r1, ip, lsl fp
   143f4:	andeq	r4, r1, ip, lsl fp
   143f8:	andeq	r4, r1, ip, lsl fp
   143fc:	andeq	r4, r1, ip, lsl fp
   14400:	andeq	r4, r1, ip, lsl fp
   14404:	andeq	r4, r1, ip, lsl fp
   14408:	andeq	r4, r1, ip, lsl fp
   1440c:	andeq	r4, r1, ip, lsl fp
   14410:	andeq	r4, r1, ip, lsl fp
   14414:	andeq	r4, r1, ip, lsl fp
   14418:	andeq	r4, r1, ip, lsl fp
   1441c:	andeq	r4, r1, ip, lsl fp
   14420:	andeq	r4, r1, ip, lsl fp
   14424:	andeq	r4, r1, ip, lsl fp
   14428:	andeq	r4, r1, ip, lsl fp
   1442c:	andeq	r4, r1, ip, lsl fp
   14430:	andeq	r4, r1, ip, lsl fp
   14434:	andeq	r4, r1, ip, lsl fp
   14438:	andeq	r4, r1, r4, lsl #20
   1443c:	andeq	r4, r1, r4, lsr #18
   14440:	andeq	r4, r1, ip, lsl fp
   14444:	andeq	r4, r1, r4, lsl #20
   14448:	andeq	r4, r1, ip, lsl fp
   1444c:	andeq	r4, r1, r4, lsl #20
   14450:	andeq	r4, r1, ip, lsl fp
   14454:	andeq	r4, r1, ip, lsl fp
   14458:	andeq	r4, r1, ip, lsl fp
   1445c:	andeq	r4, r1, ip, lsl fp
   14460:	andeq	r4, r1, ip, lsl fp
   14464:	andeq	r4, r1, ip, lsl fp
   14468:	andeq	r4, r1, ip, lsl fp
   1446c:	andeq	r4, r1, ip, lsl fp
   14470:	andeq	r4, r1, ip, lsl fp
   14474:	andeq	r4, r1, ip, lsl fp
   14478:	andeq	r4, r1, ip, lsl fp
   1447c:	andeq	r4, r1, ip, lsl fp
   14480:	andeq	r4, r1, ip, lsl fp
   14484:	andeq	r4, r1, ip, lsl fp
   14488:	andeq	r4, r1, ip, lsl fp
   1448c:	andeq	r4, r1, ip, lsl fp
   14490:	andeq	r4, r1, ip, lsl fp
   14494:	andeq	r4, r1, ip, lsl fp
   14498:	andeq	r4, r1, ip, lsl fp
   1449c:	andeq	r4, r1, ip, lsl fp
   144a0:	andeq	r4, r1, ip, lsl fp
   144a4:	andeq	r4, r1, ip, lsl fp
   144a8:	andeq	r4, r1, ip, lsl fp
   144ac:	andeq	r4, r1, ip, lsl fp
   144b0:	andeq	r4, r1, ip, lsl fp
   144b4:	andeq	r4, r1, ip, lsl fp
   144b8:			; <UNDEFINED> instruction: 0x000149b4
   144bc:	andeq	r4, r1, r4, lsl #20
   144c0:			; <UNDEFINED> instruction: 0x000149b4
   144c4:	andeq	r4, r1, r8, ror #19
   144c8:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   144cc:	tst	r0, #1
   144d0:	beq	146b8 <ftello64@plt+0x31f8>
   144d4:	b	144d8 <ftello64@plt+0x3018>
   144d8:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   144dc:	tst	r0, #1
   144e0:	beq	144e8 <ftello64@plt+0x3028>
   144e4:	b	1553c <ftello64@plt+0x407c>
   144e8:	movw	r0, #1
   144ec:	strb	r0, [fp, #-66]	; 0xffffffbe
   144f0:	ldr	r0, [fp, #8]
   144f4:	cmp	r0, #2
   144f8:	bne	145ac <ftello64@plt+0x30ec>
   144fc:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   14500:	tst	r0, #1
   14504:	bne	145ac <ftello64@plt+0x30ec>
   14508:	b	1450c <ftello64@plt+0x304c>
   1450c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14510:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14514:	cmp	r0, r1
   14518:	bcs	14530 <ftello64@plt+0x3070>
   1451c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14520:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14524:	add	r0, r0, r1
   14528:	movw	r1, #39	; 0x27
   1452c:	strb	r1, [r0]
   14530:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14534:	add	r0, r0, #1
   14538:	str	r0, [fp, #-44]	; 0xffffffd4
   1453c:	b	14540 <ftello64@plt+0x3080>
   14540:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14544:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14548:	cmp	r0, r1
   1454c:	bcs	14564 <ftello64@plt+0x30a4>
   14550:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14554:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14558:	add	r0, r0, r1
   1455c:	movw	r1, #36	; 0x24
   14560:	strb	r1, [r0]
   14564:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14568:	add	r0, r0, #1
   1456c:	str	r0, [fp, #-44]	; 0xffffffd4
   14570:	b	14574 <ftello64@plt+0x30b4>
   14574:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14578:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1457c:	cmp	r0, r1
   14580:	bcs	14598 <ftello64@plt+0x30d8>
   14584:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14588:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1458c:	add	r0, r0, r1
   14590:	movw	r1, #39	; 0x27
   14594:	strb	r1, [r0]
   14598:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1459c:	add	r0, r0, #1
   145a0:	str	r0, [fp, #-44]	; 0xffffffd4
   145a4:	movw	r0, #1
   145a8:	strb	r0, [fp, #-60]	; 0xffffffc4
   145ac:	b	145b0 <ftello64@plt+0x30f0>
   145b0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   145b4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   145b8:	cmp	r0, r1
   145bc:	bcs	145d4 <ftello64@plt+0x3114>
   145c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   145c4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   145c8:	add	r0, r0, r1
   145cc:	movw	r1, #92	; 0x5c
   145d0:	strb	r1, [r0]
   145d4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   145d8:	add	r0, r0, #1
   145dc:	str	r0, [fp, #-44]	; 0xffffffd4
   145e0:	b	145e4 <ftello64@plt+0x3124>
   145e4:	ldr	r0, [fp, #8]
   145e8:	cmp	r0, #2
   145ec:	beq	146ac <ftello64@plt+0x31ec>
   145f0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   145f4:	add	r0, r0, #1
   145f8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   145fc:	cmp	r0, r1
   14600:	bcs	146ac <ftello64@plt+0x31ec>
   14604:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14608:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1460c:	add	r1, r1, #1
   14610:	add	r0, r0, r1
   14614:	ldrb	r0, [r0]
   14618:	movw	r1, #48	; 0x30
   1461c:	cmp	r1, r0
   14620:	bgt	146ac <ftello64@plt+0x31ec>
   14624:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14628:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1462c:	add	r1, r1, #1
   14630:	add	r0, r0, r1
   14634:	ldrb	r0, [r0]
   14638:	cmp	r0, #57	; 0x39
   1463c:	bgt	146ac <ftello64@plt+0x31ec>
   14640:	b	14644 <ftello64@plt+0x3184>
   14644:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14648:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1464c:	cmp	r0, r1
   14650:	bcs	14668 <ftello64@plt+0x31a8>
   14654:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14658:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1465c:	add	r0, r0, r1
   14660:	movw	r1, #48	; 0x30
   14664:	strb	r1, [r0]
   14668:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1466c:	add	r0, r0, #1
   14670:	str	r0, [fp, #-44]	; 0xffffffd4
   14674:	b	14678 <ftello64@plt+0x31b8>
   14678:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1467c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14680:	cmp	r0, r1
   14684:	bcs	1469c <ftello64@plt+0x31dc>
   14688:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1468c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14690:	add	r0, r0, r1
   14694:	movw	r1, #48	; 0x30
   14698:	strb	r1, [r0]
   1469c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   146a0:	add	r0, r0, #1
   146a4:	str	r0, [fp, #-44]	; 0xffffffd4
   146a8:	b	146ac <ftello64@plt+0x31ec>
   146ac:	movw	r0, #48	; 0x30
   146b0:	strb	r0, [fp, #-63]	; 0xffffffc1
   146b4:	b	146d0 <ftello64@plt+0x3210>
   146b8:	ldr	r0, [fp, #12]
   146bc:	and	r0, r0, #1
   146c0:	cmp	r0, #0
   146c4:	beq	146cc <ftello64@plt+0x320c>
   146c8:	b	153ac <ftello64@plt+0x3eec>
   146cc:	b	146d0 <ftello64@plt+0x3210>
   146d0:	b	15148 <ftello64@plt+0x3c88>
   146d4:	ldr	r0, [fp, #8]
   146d8:	cmp	r0, #2
   146dc:	str	r0, [sp, #32]
   146e0:	beq	146f8 <ftello64@plt+0x3238>
   146e4:	b	146e8 <ftello64@plt+0x3228>
   146e8:	ldr	r0, [sp, #32]
   146ec:	cmp	r0, #5
   146f0:	beq	1470c <ftello64@plt+0x324c>
   146f4:	b	148c8 <ftello64@plt+0x3408>
   146f8:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   146fc:	tst	r0, #1
   14700:	beq	14708 <ftello64@plt+0x3248>
   14704:	b	1553c <ftello64@plt+0x407c>
   14708:	b	148cc <ftello64@plt+0x340c>
   1470c:	ldr	r0, [fp, #12]
   14710:	and	r0, r0, #4
   14714:	cmp	r0, #0
   14718:	beq	148c4 <ftello64@plt+0x3404>
   1471c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14720:	add	r0, r0, #2
   14724:	ldr	r1, [fp, #-36]	; 0xffffffdc
   14728:	cmp	r0, r1
   1472c:	bcs	148c4 <ftello64@plt+0x3404>
   14730:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14734:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14738:	add	r1, r1, #1
   1473c:	add	r0, r0, r1
   14740:	ldrb	r0, [r0]
   14744:	cmp	r0, #63	; 0x3f
   14748:	bne	148c4 <ftello64@plt+0x3404>
   1474c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14750:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14754:	add	r0, r1, r0
   14758:	ldrb	r0, [r0, #2]
   1475c:	mov	r1, r0
   14760:	cmp	r0, #33	; 0x21
   14764:	str	r1, [sp, #28]
   14768:	beq	147b8 <ftello64@plt+0x32f8>
   1476c:	b	14770 <ftello64@plt+0x32b0>
   14770:	ldr	r0, [sp, #28]
   14774:	sub	r1, r0, #39	; 0x27
   14778:	cmp	r1, #3
   1477c:	bcc	147b8 <ftello64@plt+0x32f8>
   14780:	b	14784 <ftello64@plt+0x32c4>
   14784:	ldr	r0, [sp, #28]
   14788:	cmp	r0, #45	; 0x2d
   1478c:	beq	147b8 <ftello64@plt+0x32f8>
   14790:	b	14794 <ftello64@plt+0x32d4>
   14794:	ldr	r0, [sp, #28]
   14798:	cmp	r0, #47	; 0x2f
   1479c:	beq	147b8 <ftello64@plt+0x32f8>
   147a0:	b	147a4 <ftello64@plt+0x32e4>
   147a4:	ldr	r0, [sp, #28]
   147a8:	sub	r1, r0, #60	; 0x3c
   147ac:	cmp	r1, #2
   147b0:	bhi	148bc <ftello64@plt+0x33fc>
   147b4:	b	147b8 <ftello64@plt+0x32f8>
   147b8:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   147bc:	tst	r0, #1
   147c0:	beq	147c8 <ftello64@plt+0x3308>
   147c4:	b	1553c <ftello64@plt+0x407c>
   147c8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   147cc:	ldr	r1, [fp, #-40]	; 0xffffffd8
   147d0:	add	r1, r1, #2
   147d4:	add	r0, r0, r1
   147d8:	ldrb	r0, [r0]
   147dc:	strb	r0, [fp, #-63]	; 0xffffffc1
   147e0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   147e4:	add	r0, r0, #2
   147e8:	str	r0, [fp, #-40]	; 0xffffffd8
   147ec:	ldr	r0, [fp, #-44]	; 0xffffffd4
   147f0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   147f4:	cmp	r0, r1
   147f8:	bcs	14810 <ftello64@plt+0x3350>
   147fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14800:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14804:	add	r0, r0, r1
   14808:	movw	r1, #63	; 0x3f
   1480c:	strb	r1, [r0]
   14810:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14814:	add	r0, r0, #1
   14818:	str	r0, [fp, #-44]	; 0xffffffd4
   1481c:	b	14820 <ftello64@plt+0x3360>
   14820:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14824:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14828:	cmp	r0, r1
   1482c:	bcs	14844 <ftello64@plt+0x3384>
   14830:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14834:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14838:	add	r0, r0, r1
   1483c:	movw	r1, #34	; 0x22
   14840:	strb	r1, [r0]
   14844:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14848:	add	r0, r0, #1
   1484c:	str	r0, [fp, #-44]	; 0xffffffd4
   14850:	b	14854 <ftello64@plt+0x3394>
   14854:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14858:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1485c:	cmp	r0, r1
   14860:	bcs	14878 <ftello64@plt+0x33b8>
   14864:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14868:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1486c:	add	r0, r0, r1
   14870:	movw	r1, #34	; 0x22
   14874:	strb	r1, [r0]
   14878:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1487c:	add	r0, r0, #1
   14880:	str	r0, [fp, #-44]	; 0xffffffd4
   14884:	b	14888 <ftello64@plt+0x33c8>
   14888:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1488c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14890:	cmp	r0, r1
   14894:	bcs	148ac <ftello64@plt+0x33ec>
   14898:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1489c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   148a0:	add	r0, r0, r1
   148a4:	movw	r1, #63	; 0x3f
   148a8:	strb	r1, [r0]
   148ac:	ldr	r0, [fp, #-44]	; 0xffffffd4
   148b0:	add	r0, r0, #1
   148b4:	str	r0, [fp, #-44]	; 0xffffffd4
   148b8:	b	148c0 <ftello64@plt+0x3400>
   148bc:	b	148c0 <ftello64@plt+0x3400>
   148c0:	b	148c4 <ftello64@plt+0x3404>
   148c4:	b	148cc <ftello64@plt+0x340c>
   148c8:	b	148cc <ftello64@plt+0x340c>
   148cc:	b	15148 <ftello64@plt+0x3c88>
   148d0:	movw	r0, #97	; 0x61
   148d4:	strb	r0, [fp, #-64]	; 0xffffffc0
   148d8:	b	14998 <ftello64@plt+0x34d8>
   148dc:	movw	r0, #98	; 0x62
   148e0:	strb	r0, [fp, #-64]	; 0xffffffc0
   148e4:	b	14998 <ftello64@plt+0x34d8>
   148e8:	movw	r0, #102	; 0x66
   148ec:	strb	r0, [fp, #-64]	; 0xffffffc0
   148f0:	b	14998 <ftello64@plt+0x34d8>
   148f4:	movw	r0, #110	; 0x6e
   148f8:	strb	r0, [fp, #-64]	; 0xffffffc0
   148fc:	b	14978 <ftello64@plt+0x34b8>
   14900:	movw	r0, #114	; 0x72
   14904:	strb	r0, [fp, #-64]	; 0xffffffc0
   14908:	b	14978 <ftello64@plt+0x34b8>
   1490c:	movw	r0, #116	; 0x74
   14910:	strb	r0, [fp, #-64]	; 0xffffffc0
   14914:	b	14978 <ftello64@plt+0x34b8>
   14918:	movw	r0, #118	; 0x76
   1491c:	strb	r0, [fp, #-64]	; 0xffffffc0
   14920:	b	14998 <ftello64@plt+0x34d8>
   14924:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   14928:	strb	r0, [fp, #-64]	; 0xffffffc0
   1492c:	ldr	r0, [fp, #8]
   14930:	cmp	r0, #2
   14934:	bne	1494c <ftello64@plt+0x348c>
   14938:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1493c:	tst	r0, #1
   14940:	beq	14948 <ftello64@plt+0x3488>
   14944:	b	1553c <ftello64@plt+0x407c>
   14948:	b	152d0 <ftello64@plt+0x3e10>
   1494c:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   14950:	tst	r0, #1
   14954:	beq	14974 <ftello64@plt+0x34b4>
   14958:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1495c:	tst	r0, #1
   14960:	beq	14974 <ftello64@plt+0x34b4>
   14964:	ldr	r0, [fp, #-56]	; 0xffffffc8
   14968:	cmp	r0, #0
   1496c:	beq	14974 <ftello64@plt+0x34b4>
   14970:	b	152d0 <ftello64@plt+0x3e10>
   14974:	b	14978 <ftello64@plt+0x34b8>
   14978:	ldr	r0, [fp, #8]
   1497c:	cmp	r0, #2
   14980:	bne	14994 <ftello64@plt+0x34d4>
   14984:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14988:	tst	r0, #1
   1498c:	beq	14994 <ftello64@plt+0x34d4>
   14990:	b	1553c <ftello64@plt+0x407c>
   14994:	b	14998 <ftello64@plt+0x34d8>
   14998:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   1499c:	tst	r0, #1
   149a0:	beq	149b0 <ftello64@plt+0x34f0>
   149a4:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   149a8:	strb	r0, [fp, #-63]	; 0xffffffc1
   149ac:	b	151bc <ftello64@plt+0x3cfc>
   149b0:	b	15148 <ftello64@plt+0x3c88>
   149b4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   149b8:	cmn	r0, #1
   149bc:	bne	149d4 <ftello64@plt+0x3514>
   149c0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   149c4:	ldrb	r0, [r0, #1]
   149c8:	cmp	r0, #0
   149cc:	beq	149e4 <ftello64@plt+0x3524>
   149d0:	b	149e0 <ftello64@plt+0x3520>
   149d4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   149d8:	cmp	r0, #1
   149dc:	beq	149e4 <ftello64@plt+0x3524>
   149e0:	b	15148 <ftello64@plt+0x3c88>
   149e4:	b	149e8 <ftello64@plt+0x3528>
   149e8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   149ec:	cmp	r0, #0
   149f0:	beq	149f8 <ftello64@plt+0x3538>
   149f4:	b	15148 <ftello64@plt+0x3c88>
   149f8:	b	149fc <ftello64@plt+0x353c>
   149fc:	movw	r0, #1
   14a00:	strb	r0, [fp, #-67]	; 0xffffffbd
   14a04:	ldr	r0, [fp, #8]
   14a08:	cmp	r0, #2
   14a0c:	bne	14a20 <ftello64@plt+0x3560>
   14a10:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14a14:	tst	r0, #1
   14a18:	beq	14a20 <ftello64@plt+0x3560>
   14a1c:	b	1553c <ftello64@plt+0x407c>
   14a20:	b	15148 <ftello64@plt+0x3c88>
   14a24:	movw	r0, #1
   14a28:	strb	r0, [fp, #-61]	; 0xffffffc3
   14a2c:	strb	r0, [fp, #-67]	; 0xffffffbd
   14a30:	ldr	r0, [fp, #8]
   14a34:	cmp	r0, #2
   14a38:	bne	14b18 <ftello64@plt+0x3658>
   14a3c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14a40:	tst	r0, #1
   14a44:	beq	14a4c <ftello64@plt+0x358c>
   14a48:	b	1553c <ftello64@plt+0x407c>
   14a4c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14a50:	cmp	r0, #0
   14a54:	beq	14a74 <ftello64@plt+0x35b4>
   14a58:	ldr	r0, [fp, #-48]	; 0xffffffd0
   14a5c:	cmp	r0, #0
   14a60:	bne	14a74 <ftello64@plt+0x35b4>
   14a64:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14a68:	str	r0, [fp, #-48]	; 0xffffffd0
   14a6c:	movw	r0, #0
   14a70:	str	r0, [fp, #-28]	; 0xffffffe4
   14a74:	b	14a78 <ftello64@plt+0x35b8>
   14a78:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14a7c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14a80:	cmp	r0, r1
   14a84:	bcs	14a9c <ftello64@plt+0x35dc>
   14a88:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14a8c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14a90:	add	r0, r0, r1
   14a94:	movw	r1, #39	; 0x27
   14a98:	strb	r1, [r0]
   14a9c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14aa0:	add	r0, r0, #1
   14aa4:	str	r0, [fp, #-44]	; 0xffffffd4
   14aa8:	b	14aac <ftello64@plt+0x35ec>
   14aac:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14ab0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14ab4:	cmp	r0, r1
   14ab8:	bcs	14ad0 <ftello64@plt+0x3610>
   14abc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14ac0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14ac4:	add	r0, r0, r1
   14ac8:	movw	r1, #92	; 0x5c
   14acc:	strb	r1, [r0]
   14ad0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14ad4:	add	r0, r0, #1
   14ad8:	str	r0, [fp, #-44]	; 0xffffffd4
   14adc:	b	14ae0 <ftello64@plt+0x3620>
   14ae0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14ae4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14ae8:	cmp	r0, r1
   14aec:	bcs	14b04 <ftello64@plt+0x3644>
   14af0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14af4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14af8:	add	r0, r0, r1
   14afc:	movw	r1, #39	; 0x27
   14b00:	strb	r1, [r0]
   14b04:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14b08:	add	r0, r0, #1
   14b0c:	str	r0, [fp, #-44]	; 0xffffffd4
   14b10:	movw	r0, #0
   14b14:	strb	r0, [fp, #-60]	; 0xffffffc4
   14b18:	b	15148 <ftello64@plt+0x3c88>
   14b1c:	movw	r0, #1
   14b20:	strb	r0, [fp, #-67]	; 0xffffffbd
   14b24:	b	15148 <ftello64@plt+0x3c88>
   14b28:	ldrb	r0, [fp, #-58]	; 0xffffffc6
   14b2c:	tst	r0, #1
   14b30:	beq	14b70 <ftello64@plt+0x36b0>
   14b34:	mov	r0, #1
   14b38:	str	r0, [fp, #-72]	; 0xffffffb8
   14b3c:	bl	11364 <__ctype_b_loc@plt>
   14b40:	ldr	r0, [r0]
   14b44:	ldrb	r1, [fp, #-63]	; 0xffffffc1
   14b48:	mov	r2, r1
   14b4c:	add	r0, r0, r1, lsl #1
   14b50:	ldrh	r0, [r0]
   14b54:	and	r0, r0, #16384	; 0x4000
   14b58:	cmp	r0, #0
   14b5c:	movw	r0, #0
   14b60:	movne	r0, #1
   14b64:	and	r0, r0, #1
   14b68:	strb	r0, [fp, #-73]	; 0xffffffb7
   14b6c:	b	14dfc <ftello64@plt+0x393c>
   14b70:	sub	r0, fp, #84	; 0x54
   14b74:	movw	r1, #0
   14b78:	and	r1, r1, #255	; 0xff
   14b7c:	movw	r2, #8
   14b80:	bl	113d0 <memset@plt>
   14b84:	movw	r0, #0
   14b88:	str	r0, [fp, #-72]	; 0xffffffb8
   14b8c:	movw	r0, #1
   14b90:	strb	r0, [fp, #-73]	; 0xffffffb7
   14b94:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14b98:	cmn	r0, #1
   14b9c:	bne	14bac <ftello64@plt+0x36ec>
   14ba0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14ba4:	bl	11388 <strlen@plt>
   14ba8:	str	r0, [fp, #-36]	; 0xffffffdc
   14bac:	b	14bb0 <ftello64@plt+0x36f0>
   14bb0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14bb4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14bb8:	ldr	r2, [fp, #-72]	; 0xffffffb8
   14bbc:	add	r1, r1, r2
   14bc0:	add	r1, r0, r1
   14bc4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14bc8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   14bcc:	ldr	r3, [fp, #-72]	; 0xffffffb8
   14bd0:	add	r2, r2, r3
   14bd4:	sub	r2, r0, r2
   14bd8:	add	r0, sp, #88	; 0x58
   14bdc:	sub	r3, fp, #84	; 0x54
   14be0:	bl	1ffd0 <ftello64@plt+0xeb10>
   14be4:	str	r0, [sp, #84]	; 0x54
   14be8:	ldr	r0, [sp, #84]	; 0x54
   14bec:	cmp	r0, #0
   14bf0:	bne	14bf8 <ftello64@plt+0x3738>
   14bf4:	b	14df8 <ftello64@plt+0x3938>
   14bf8:	ldr	r0, [sp, #84]	; 0x54
   14bfc:	cmn	r0, #1
   14c00:	bne	14c10 <ftello64@plt+0x3750>
   14c04:	movw	r0, #0
   14c08:	strb	r0, [fp, #-73]	; 0xffffffb7
   14c0c:	b	14df8 <ftello64@plt+0x3938>
   14c10:	ldr	r0, [sp, #84]	; 0x54
   14c14:	cmn	r0, #2
   14c18:	bne	14c8c <ftello64@plt+0x37cc>
   14c1c:	movw	r0, #0
   14c20:	strb	r0, [fp, #-73]	; 0xffffffb7
   14c24:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14c28:	ldr	r1, [fp, #-72]	; 0xffffffb8
   14c2c:	add	r0, r0, r1
   14c30:	ldr	r1, [fp, #-36]	; 0xffffffdc
   14c34:	cmp	r0, r1
   14c38:	movw	r0, #0
   14c3c:	str	r0, [sp, #24]
   14c40:	bcs	14c6c <ftello64@plt+0x37ac>
   14c44:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14c48:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14c4c:	ldr	r2, [fp, #-72]	; 0xffffffb8
   14c50:	add	r1, r1, r2
   14c54:	add	r0, r0, r1
   14c58:	ldrb	r0, [r0]
   14c5c:	cmp	r0, #0
   14c60:	movw	r0, #0
   14c64:	movne	r0, #1
   14c68:	str	r0, [sp, #24]
   14c6c:	ldr	r0, [sp, #24]
   14c70:	tst	r0, #1
   14c74:	beq	14c88 <ftello64@plt+0x37c8>
   14c78:	ldr	r0, [fp, #-72]	; 0xffffffb8
   14c7c:	add	r0, r0, #1
   14c80:	str	r0, [fp, #-72]	; 0xffffffb8
   14c84:	b	14c24 <ftello64@plt+0x3764>
   14c88:	b	14df8 <ftello64@plt+0x3938>
   14c8c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14c90:	tst	r0, #1
   14c94:	beq	14da0 <ftello64@plt+0x38e0>
   14c98:	ldr	r0, [fp, #8]
   14c9c:	cmp	r0, #2
   14ca0:	bne	14da0 <ftello64@plt+0x38e0>
   14ca4:	movw	r0, #1
   14ca8:	str	r0, [sp, #80]	; 0x50
   14cac:	ldr	r0, [sp, #80]	; 0x50
   14cb0:	ldr	r1, [sp, #84]	; 0x54
   14cb4:	cmp	r0, r1
   14cb8:	bcs	14d9c <ftello64@plt+0x38dc>
   14cbc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14cc0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14cc4:	ldr	r2, [fp, #-72]	; 0xffffffb8
   14cc8:	add	r1, r1, r2
   14ccc:	ldr	r2, [sp, #80]	; 0x50
   14cd0:	add	r1, r1, r2
   14cd4:	ldrb	r0, [r0, r1]
   14cd8:	sub	r0, r0, #91	; 0x5b
   14cdc:	cmp	r0, #33	; 0x21
   14ce0:	str	r0, [sp, #20]
   14ce4:	bhi	14d84 <ftello64@plt+0x38c4>
   14ce8:	add	r0, pc, #8
   14cec:	ldr	r1, [sp, #20]
   14cf0:	ldr	r0, [r0, r1, lsl #2]
   14cf4:	mov	pc, r0
   14cf8:	andeq	r4, r1, r0, lsl #27
   14cfc:	andeq	r4, r1, r0, lsl #27
   14d00:	andeq	r4, r1, r4, lsl #27
   14d04:	andeq	r4, r1, r0, lsl #27
   14d08:	andeq	r4, r1, r4, lsl #27
   14d0c:	andeq	r4, r1, r0, lsl #27
   14d10:	andeq	r4, r1, r4, lsl #27
   14d14:	andeq	r4, r1, r4, lsl #27
   14d18:	andeq	r4, r1, r4, lsl #27
   14d1c:	andeq	r4, r1, r4, lsl #27
   14d20:	andeq	r4, r1, r4, lsl #27
   14d24:	andeq	r4, r1, r4, lsl #27
   14d28:	andeq	r4, r1, r4, lsl #27
   14d2c:	andeq	r4, r1, r4, lsl #27
   14d30:	andeq	r4, r1, r4, lsl #27
   14d34:	andeq	r4, r1, r4, lsl #27
   14d38:	andeq	r4, r1, r4, lsl #27
   14d3c:	andeq	r4, r1, r4, lsl #27
   14d40:	andeq	r4, r1, r4, lsl #27
   14d44:	andeq	r4, r1, r4, lsl #27
   14d48:	andeq	r4, r1, r4, lsl #27
   14d4c:	andeq	r4, r1, r4, lsl #27
   14d50:	andeq	r4, r1, r4, lsl #27
   14d54:	andeq	r4, r1, r4, lsl #27
   14d58:	andeq	r4, r1, r4, lsl #27
   14d5c:	andeq	r4, r1, r4, lsl #27
   14d60:	andeq	r4, r1, r4, lsl #27
   14d64:	andeq	r4, r1, r4, lsl #27
   14d68:	andeq	r4, r1, r4, lsl #27
   14d6c:	andeq	r4, r1, r4, lsl #27
   14d70:	andeq	r4, r1, r4, lsl #27
   14d74:	andeq	r4, r1, r4, lsl #27
   14d78:	andeq	r4, r1, r4, lsl #27
   14d7c:	andeq	r4, r1, r0, lsl #27
   14d80:	b	1553c <ftello64@plt+0x407c>
   14d84:	b	14d88 <ftello64@plt+0x38c8>
   14d88:	b	14d8c <ftello64@plt+0x38cc>
   14d8c:	ldr	r0, [sp, #80]	; 0x50
   14d90:	add	r0, r0, #1
   14d94:	str	r0, [sp, #80]	; 0x50
   14d98:	b	14cac <ftello64@plt+0x37ec>
   14d9c:	b	14da0 <ftello64@plt+0x38e0>
   14da0:	ldr	r0, [sp, #88]	; 0x58
   14da4:	bl	112a4 <iswprint@plt>
   14da8:	cmp	r0, #0
   14dac:	bne	14db8 <ftello64@plt+0x38f8>
   14db0:	movw	r0, #0
   14db4:	strb	r0, [fp, #-73]	; 0xffffffb7
   14db8:	ldr	r0, [sp, #84]	; 0x54
   14dbc:	ldr	r1, [fp, #-72]	; 0xffffffb8
   14dc0:	add	r0, r1, r0
   14dc4:	str	r0, [fp, #-72]	; 0xffffffb8
   14dc8:	b	14dcc <ftello64@plt+0x390c>
   14dcc:	b	14dd0 <ftello64@plt+0x3910>
   14dd0:	b	14dd4 <ftello64@plt+0x3914>
   14dd4:	sub	r0, fp, #84	; 0x54
   14dd8:	bl	11238 <mbsinit@plt>
   14ddc:	cmp	r0, #0
   14de0:	movw	r0, #0
   14de4:	movne	r0, #1
   14de8:	mvn	r1, #0
   14dec:	eor	r0, r0, r1
   14df0:	tst	r0, #1
   14df4:	bne	14bb0 <ftello64@plt+0x36f0>
   14df8:	b	14dfc <ftello64@plt+0x393c>
   14dfc:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   14e00:	and	r0, r0, #1
   14e04:	strb	r0, [fp, #-67]	; 0xffffffbd
   14e08:	ldr	r0, [fp, #-72]	; 0xffffffb8
   14e0c:	movw	r1, #1
   14e10:	cmp	r1, r0
   14e14:	bcc	14e30 <ftello64@plt+0x3970>
   14e18:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   14e1c:	tst	r0, #1
   14e20:	beq	15144 <ftello64@plt+0x3c84>
   14e24:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   14e28:	tst	r0, #1
   14e2c:	bne	15144 <ftello64@plt+0x3c84>
   14e30:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14e34:	ldr	r1, [fp, #-72]	; 0xffffffb8
   14e38:	add	r0, r0, r1
   14e3c:	str	r0, [sp, #76]	; 0x4c
   14e40:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   14e44:	tst	r0, #1
   14e48:	beq	14ff8 <ftello64@plt+0x3b38>
   14e4c:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   14e50:	tst	r0, #1
   14e54:	bne	14ff8 <ftello64@plt+0x3b38>
   14e58:	b	14e5c <ftello64@plt+0x399c>
   14e5c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14e60:	tst	r0, #1
   14e64:	beq	14e6c <ftello64@plt+0x39ac>
   14e68:	b	1553c <ftello64@plt+0x407c>
   14e6c:	movw	r0, #1
   14e70:	strb	r0, [fp, #-66]	; 0xffffffbe
   14e74:	ldr	r0, [fp, #8]
   14e78:	cmp	r0, #2
   14e7c:	bne	14f30 <ftello64@plt+0x3a70>
   14e80:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   14e84:	tst	r0, #1
   14e88:	bne	14f30 <ftello64@plt+0x3a70>
   14e8c:	b	14e90 <ftello64@plt+0x39d0>
   14e90:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14e94:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14e98:	cmp	r0, r1
   14e9c:	bcs	14eb4 <ftello64@plt+0x39f4>
   14ea0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14ea4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14ea8:	add	r0, r0, r1
   14eac:	movw	r1, #39	; 0x27
   14eb0:	strb	r1, [r0]
   14eb4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14eb8:	add	r0, r0, #1
   14ebc:	str	r0, [fp, #-44]	; 0xffffffd4
   14ec0:	b	14ec4 <ftello64@plt+0x3a04>
   14ec4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14ec8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14ecc:	cmp	r0, r1
   14ed0:	bcs	14ee8 <ftello64@plt+0x3a28>
   14ed4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14ed8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14edc:	add	r0, r0, r1
   14ee0:	movw	r1, #36	; 0x24
   14ee4:	strb	r1, [r0]
   14ee8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14eec:	add	r0, r0, #1
   14ef0:	str	r0, [fp, #-44]	; 0xffffffd4
   14ef4:	b	14ef8 <ftello64@plt+0x3a38>
   14ef8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14efc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14f00:	cmp	r0, r1
   14f04:	bcs	14f1c <ftello64@plt+0x3a5c>
   14f08:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14f0c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14f10:	add	r0, r0, r1
   14f14:	movw	r1, #39	; 0x27
   14f18:	strb	r1, [r0]
   14f1c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14f20:	add	r0, r0, #1
   14f24:	str	r0, [fp, #-44]	; 0xffffffd4
   14f28:	movw	r0, #1
   14f2c:	strb	r0, [fp, #-60]	; 0xffffffc4
   14f30:	b	14f34 <ftello64@plt+0x3a74>
   14f34:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14f38:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14f3c:	cmp	r0, r1
   14f40:	bcs	14f58 <ftello64@plt+0x3a98>
   14f44:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14f48:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14f4c:	add	r0, r0, r1
   14f50:	movw	r1, #92	; 0x5c
   14f54:	strb	r1, [r0]
   14f58:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14f5c:	add	r0, r0, #1
   14f60:	str	r0, [fp, #-44]	; 0xffffffd4
   14f64:	b	14f68 <ftello64@plt+0x3aa8>
   14f68:	b	14f6c <ftello64@plt+0x3aac>
   14f6c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14f70:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14f74:	cmp	r0, r1
   14f78:	bcs	14f98 <ftello64@plt+0x3ad8>
   14f7c:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   14f80:	asr	r0, r0, #6
   14f84:	add	r0, r0, #48	; 0x30
   14f88:	ldr	r1, [fp, #-24]	; 0xffffffe8
   14f8c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   14f90:	add	r1, r1, r2
   14f94:	strb	r0, [r1]
   14f98:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14f9c:	add	r0, r0, #1
   14fa0:	str	r0, [fp, #-44]	; 0xffffffd4
   14fa4:	b	14fa8 <ftello64@plt+0x3ae8>
   14fa8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14fac:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14fb0:	cmp	r0, r1
   14fb4:	bcs	14fd8 <ftello64@plt+0x3b18>
   14fb8:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   14fbc:	asr	r0, r0, #3
   14fc0:	and	r0, r0, #7
   14fc4:	add	r0, r0, #48	; 0x30
   14fc8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   14fcc:	ldr	r2, [fp, #-44]	; 0xffffffd4
   14fd0:	add	r1, r1, r2
   14fd4:	strb	r0, [r1]
   14fd8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14fdc:	add	r0, r0, #1
   14fe0:	str	r0, [fp, #-44]	; 0xffffffd4
   14fe4:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   14fe8:	and	r0, r0, #7
   14fec:	add	r0, r0, #48	; 0x30
   14ff0:	strb	r0, [fp, #-63]	; 0xffffffc1
   14ff4:	b	15044 <ftello64@plt+0x3b84>
   14ff8:	ldrb	r0, [fp, #-65]	; 0xffffffbf
   14ffc:	tst	r0, #1
   15000:	beq	15040 <ftello64@plt+0x3b80>
   15004:	b	15008 <ftello64@plt+0x3b48>
   15008:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1500c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15010:	cmp	r0, r1
   15014:	bcs	1502c <ftello64@plt+0x3b6c>
   15018:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1501c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   15020:	add	r0, r0, r1
   15024:	movw	r1, #92	; 0x5c
   15028:	strb	r1, [r0]
   1502c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15030:	add	r0, r0, #1
   15034:	str	r0, [fp, #-44]	; 0xffffffd4
   15038:	movw	r0, #0
   1503c:	strb	r0, [fp, #-65]	; 0xffffffbf
   15040:	b	15044 <ftello64@plt+0x3b84>
   15044:	ldr	r0, [sp, #76]	; 0x4c
   15048:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1504c:	add	r1, r1, #1
   15050:	cmp	r0, r1
   15054:	bhi	1505c <ftello64@plt+0x3b9c>
   15058:	b	15140 <ftello64@plt+0x3c80>
   1505c:	b	15060 <ftello64@plt+0x3ba0>
   15060:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   15064:	tst	r0, #1
   15068:	beq	150e8 <ftello64@plt+0x3c28>
   1506c:	ldrb	r0, [fp, #-66]	; 0xffffffbe
   15070:	tst	r0, #1
   15074:	bne	150e8 <ftello64@plt+0x3c28>
   15078:	b	1507c <ftello64@plt+0x3bbc>
   1507c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15080:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15084:	cmp	r0, r1
   15088:	bcs	150a0 <ftello64@plt+0x3be0>
   1508c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15090:	ldr	r1, [fp, #-44]	; 0xffffffd4
   15094:	add	r0, r0, r1
   15098:	movw	r1, #39	; 0x27
   1509c:	strb	r1, [r0]
   150a0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   150a4:	add	r0, r0, #1
   150a8:	str	r0, [fp, #-44]	; 0xffffffd4
   150ac:	b	150b0 <ftello64@plt+0x3bf0>
   150b0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   150b4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   150b8:	cmp	r0, r1
   150bc:	bcs	150d4 <ftello64@plt+0x3c14>
   150c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   150c4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   150c8:	add	r0, r0, r1
   150cc:	movw	r1, #39	; 0x27
   150d0:	strb	r1, [r0]
   150d4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   150d8:	add	r0, r0, #1
   150dc:	str	r0, [fp, #-44]	; 0xffffffd4
   150e0:	movw	r0, #0
   150e4:	strb	r0, [fp, #-60]	; 0xffffffc4
   150e8:	b	150ec <ftello64@plt+0x3c2c>
   150ec:	b	150f0 <ftello64@plt+0x3c30>
   150f0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   150f4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   150f8:	cmp	r0, r1
   150fc:	bcs	15114 <ftello64@plt+0x3c54>
   15100:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   15104:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15108:	ldr	r2, [fp, #-44]	; 0xffffffd4
   1510c:	add	r1, r1, r2
   15110:	strb	r0, [r1]
   15114:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15118:	add	r0, r0, #1
   1511c:	str	r0, [fp, #-44]	; 0xffffffd4
   15120:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15124:	ldr	r1, [fp, #-40]	; 0xffffffd8
   15128:	add	r1, r1, #1
   1512c:	str	r1, [fp, #-40]	; 0xffffffd8
   15130:	add	r0, r0, r1
   15134:	ldrb	r0, [r0]
   15138:	strb	r0, [fp, #-63]	; 0xffffffc1
   1513c:	b	14e40 <ftello64@plt+0x3980>
   15140:	b	152d0 <ftello64@plt+0x3e10>
   15144:	b	15148 <ftello64@plt+0x3c88>
   15148:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   1514c:	tst	r0, #1
   15150:	beq	15160 <ftello64@plt+0x3ca0>
   15154:	ldr	r0, [fp, #8]
   15158:	cmp	r0, #2
   1515c:	bne	1516c <ftello64@plt+0x3cac>
   15160:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   15164:	tst	r0, #1
   15168:	beq	151a8 <ftello64@plt+0x3ce8>
   1516c:	ldr	r0, [fp, #16]
   15170:	movw	r1, #0
   15174:	cmp	r0, r1
   15178:	beq	151a8 <ftello64@plt+0x3ce8>
   1517c:	ldr	r0, [fp, #16]
   15180:	ldrb	r1, [fp, #-63]	; 0xffffffc1
   15184:	lsr	r1, r1, #5
   15188:	add	r0, r0, r1, lsl #2
   1518c:	ldr	r0, [r0]
   15190:	ldrb	r1, [fp, #-63]	; 0xffffffc1
   15194:	and	r1, r1, #31
   15198:	lsr	r0, r0, r1
   1519c:	and	r0, r0, #1
   151a0:	cmp	r0, #0
   151a4:	bne	151b8 <ftello64@plt+0x3cf8>
   151a8:	ldrb	r0, [fp, #-65]	; 0xffffffbf
   151ac:	tst	r0, #1
   151b0:	bne	151b8 <ftello64@plt+0x3cf8>
   151b4:	b	152d0 <ftello64@plt+0x3e10>
   151b8:	b	151bc <ftello64@plt+0x3cfc>
   151bc:	b	151c0 <ftello64@plt+0x3d00>
   151c0:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   151c4:	tst	r0, #1
   151c8:	beq	151d0 <ftello64@plt+0x3d10>
   151cc:	b	1553c <ftello64@plt+0x407c>
   151d0:	movw	r0, #1
   151d4:	strb	r0, [fp, #-66]	; 0xffffffbe
   151d8:	ldr	r0, [fp, #8]
   151dc:	cmp	r0, #2
   151e0:	bne	15294 <ftello64@plt+0x3dd4>
   151e4:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   151e8:	tst	r0, #1
   151ec:	bne	15294 <ftello64@plt+0x3dd4>
   151f0:	b	151f4 <ftello64@plt+0x3d34>
   151f4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   151f8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   151fc:	cmp	r0, r1
   15200:	bcs	15218 <ftello64@plt+0x3d58>
   15204:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15208:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1520c:	add	r0, r0, r1
   15210:	movw	r1, #39	; 0x27
   15214:	strb	r1, [r0]
   15218:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1521c:	add	r0, r0, #1
   15220:	str	r0, [fp, #-44]	; 0xffffffd4
   15224:	b	15228 <ftello64@plt+0x3d68>
   15228:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1522c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15230:	cmp	r0, r1
   15234:	bcs	1524c <ftello64@plt+0x3d8c>
   15238:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1523c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   15240:	add	r0, r0, r1
   15244:	movw	r1, #36	; 0x24
   15248:	strb	r1, [r0]
   1524c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15250:	add	r0, r0, #1
   15254:	str	r0, [fp, #-44]	; 0xffffffd4
   15258:	b	1525c <ftello64@plt+0x3d9c>
   1525c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15260:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15264:	cmp	r0, r1
   15268:	bcs	15280 <ftello64@plt+0x3dc0>
   1526c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15270:	ldr	r1, [fp, #-44]	; 0xffffffd4
   15274:	add	r0, r0, r1
   15278:	movw	r1, #39	; 0x27
   1527c:	strb	r1, [r0]
   15280:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15284:	add	r0, r0, #1
   15288:	str	r0, [fp, #-44]	; 0xffffffd4
   1528c:	movw	r0, #1
   15290:	strb	r0, [fp, #-60]	; 0xffffffc4
   15294:	b	15298 <ftello64@plt+0x3dd8>
   15298:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1529c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   152a0:	cmp	r0, r1
   152a4:	bcs	152bc <ftello64@plt+0x3dfc>
   152a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   152ac:	ldr	r1, [fp, #-44]	; 0xffffffd4
   152b0:	add	r0, r0, r1
   152b4:	movw	r1, #92	; 0x5c
   152b8:	strb	r1, [r0]
   152bc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   152c0:	add	r0, r0, #1
   152c4:	str	r0, [fp, #-44]	; 0xffffffd4
   152c8:	b	152cc <ftello64@plt+0x3e0c>
   152cc:	b	152d0 <ftello64@plt+0x3e10>
   152d0:	b	152d4 <ftello64@plt+0x3e14>
   152d4:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   152d8:	tst	r0, #1
   152dc:	beq	1535c <ftello64@plt+0x3e9c>
   152e0:	ldrb	r0, [fp, #-66]	; 0xffffffbe
   152e4:	tst	r0, #1
   152e8:	bne	1535c <ftello64@plt+0x3e9c>
   152ec:	b	152f0 <ftello64@plt+0x3e30>
   152f0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   152f4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   152f8:	cmp	r0, r1
   152fc:	bcs	15314 <ftello64@plt+0x3e54>
   15300:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15304:	ldr	r1, [fp, #-44]	; 0xffffffd4
   15308:	add	r0, r0, r1
   1530c:	movw	r1, #39	; 0x27
   15310:	strb	r1, [r0]
   15314:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15318:	add	r0, r0, #1
   1531c:	str	r0, [fp, #-44]	; 0xffffffd4
   15320:	b	15324 <ftello64@plt+0x3e64>
   15324:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15328:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1532c:	cmp	r0, r1
   15330:	bcs	15348 <ftello64@plt+0x3e88>
   15334:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15338:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1533c:	add	r0, r0, r1
   15340:	movw	r1, #39	; 0x27
   15344:	strb	r1, [r0]
   15348:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1534c:	add	r0, r0, #1
   15350:	str	r0, [fp, #-44]	; 0xffffffd4
   15354:	movw	r0, #0
   15358:	strb	r0, [fp, #-60]	; 0xffffffc4
   1535c:	b	15360 <ftello64@plt+0x3ea0>
   15360:	b	15364 <ftello64@plt+0x3ea4>
   15364:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15368:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1536c:	cmp	r0, r1
   15370:	bcs	15388 <ftello64@plt+0x3ec8>
   15374:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   15378:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1537c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   15380:	add	r1, r1, r2
   15384:	strb	r0, [r1]
   15388:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1538c:	add	r0, r0, #1
   15390:	str	r0, [fp, #-44]	; 0xffffffd4
   15394:	ldrb	r0, [fp, #-67]	; 0xffffffbd
   15398:	tst	r0, #1
   1539c:	bne	153a8 <ftello64@plt+0x3ee8>
   153a0:	movw	r0, #0
   153a4:	strb	r0, [fp, #-62]	; 0xffffffc2
   153a8:	b	153ac <ftello64@plt+0x3eec>
   153ac:	ldr	r0, [fp, #-40]	; 0xffffffd8
   153b0:	add	r0, r0, #1
   153b4:	str	r0, [fp, #-40]	; 0xffffffd8
   153b8:	b	14164 <ftello64@plt+0x2ca4>
   153bc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   153c0:	cmp	r0, #0
   153c4:	bne	153e4 <ftello64@plt+0x3f24>
   153c8:	ldr	r0, [fp, #8]
   153cc:	cmp	r0, #2
   153d0:	bne	153e4 <ftello64@plt+0x3f24>
   153d4:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   153d8:	tst	r0, #1
   153dc:	beq	153e4 <ftello64@plt+0x3f24>
   153e0:	b	1553c <ftello64@plt+0x407c>
   153e4:	ldr	r0, [fp, #8]
   153e8:	cmp	r0, #2
   153ec:	bne	1548c <ftello64@plt+0x3fcc>
   153f0:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   153f4:	tst	r0, #1
   153f8:	bne	1548c <ftello64@plt+0x3fcc>
   153fc:	ldrb	r0, [fp, #-61]	; 0xffffffc3
   15400:	tst	r0, #1
   15404:	beq	1548c <ftello64@plt+0x3fcc>
   15408:	ldrb	r0, [fp, #-62]	; 0xffffffc2
   1540c:	tst	r0, #1
   15410:	beq	15458 <ftello64@plt+0x3f98>
   15414:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15418:	ldr	r1, [fp, #-48]	; 0xffffffd0
   1541c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   15420:	ldr	r3, [fp, #-36]	; 0xffffffdc
   15424:	ldr	ip, [fp, #12]
   15428:	ldr	lr, [fp, #16]
   1542c:	ldr	r4, [fp, #20]
   15430:	ldr	r5, [fp, #24]
   15434:	movw	r6, #5
   15438:	str	r6, [sp]
   1543c:	str	ip, [sp, #4]
   15440:	str	lr, [sp, #8]
   15444:	str	r4, [sp, #12]
   15448:	str	r5, [sp, #16]
   1544c:	bl	13e7c <ftello64@plt+0x29bc>
   15450:	str	r0, [fp, #-20]	; 0xffffffec
   15454:	b	155a4 <ftello64@plt+0x40e4>
   15458:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1545c:	cmp	r0, #0
   15460:	bne	15484 <ftello64@plt+0x3fc4>
   15464:	ldr	r0, [fp, #-48]	; 0xffffffd0
   15468:	cmp	r0, #0
   1546c:	beq	15484 <ftello64@plt+0x3fc4>
   15470:	ldr	r0, [fp, #-48]	; 0xffffffd0
   15474:	str	r0, [fp, #-28]	; 0xffffffe4
   15478:	movw	r0, #0
   1547c:	str	r0, [fp, #-44]	; 0xffffffd4
   15480:	b	13f24 <ftello64@plt+0x2a64>
   15484:	b	15488 <ftello64@plt+0x3fc8>
   15488:	b	1548c <ftello64@plt+0x3fcc>
   1548c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   15490:	movw	r1, #0
   15494:	cmp	r0, r1
   15498:	beq	1550c <ftello64@plt+0x404c>
   1549c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   154a0:	tst	r0, #1
   154a4:	bne	1550c <ftello64@plt+0x404c>
   154a8:	b	154ac <ftello64@plt+0x3fec>
   154ac:	ldr	r0, [fp, #-52]	; 0xffffffcc
   154b0:	ldrsb	r0, [r0]
   154b4:	cmp	r0, #0
   154b8:	beq	15508 <ftello64@plt+0x4048>
   154bc:	b	154c0 <ftello64@plt+0x4000>
   154c0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   154c4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   154c8:	cmp	r0, r1
   154cc:	bcs	154e8 <ftello64@plt+0x4028>
   154d0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   154d4:	ldrb	r0, [r0]
   154d8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   154dc:	ldr	r2, [fp, #-44]	; 0xffffffd4
   154e0:	add	r1, r1, r2
   154e4:	strb	r0, [r1]
   154e8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   154ec:	add	r0, r0, #1
   154f0:	str	r0, [fp, #-44]	; 0xffffffd4
   154f4:	b	154f8 <ftello64@plt+0x4038>
   154f8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   154fc:	add	r0, r0, #1
   15500:	str	r0, [fp, #-52]	; 0xffffffcc
   15504:	b	154ac <ftello64@plt+0x3fec>
   15508:	b	1550c <ftello64@plt+0x404c>
   1550c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15510:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15514:	cmp	r0, r1
   15518:	bcs	15530 <ftello64@plt+0x4070>
   1551c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15520:	ldr	r1, [fp, #-44]	; 0xffffffd4
   15524:	add	r0, r0, r1
   15528:	movw	r1, #0
   1552c:	strb	r1, [r0]
   15530:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15534:	str	r0, [fp, #-20]	; 0xffffffec
   15538:	b	155a4 <ftello64@plt+0x40e4>
   1553c:	ldr	r0, [fp, #8]
   15540:	cmp	r0, #2
   15544:	bne	1555c <ftello64@plt+0x409c>
   15548:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   1554c:	tst	r0, #1
   15550:	beq	1555c <ftello64@plt+0x409c>
   15554:	movw	r0, #4
   15558:	str	r0, [fp, #8]
   1555c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15560:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15564:	ldr	r2, [fp, #-32]	; 0xffffffe0
   15568:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1556c:	ldr	ip, [fp, #8]
   15570:	ldr	lr, [fp, #12]
   15574:	mvn	r4, #2
   15578:	and	lr, lr, r4
   1557c:	ldr	r4, [fp, #20]
   15580:	ldr	r5, [fp, #24]
   15584:	str	ip, [sp]
   15588:	str	lr, [sp, #4]
   1558c:	movw	ip, #0
   15590:	str	ip, [sp, #8]
   15594:	str	r4, [sp, #12]
   15598:	str	r5, [sp, #16]
   1559c:	bl	13e7c <ftello64@plt+0x29bc>
   155a0:	str	r0, [fp, #-20]	; 0xffffffec
   155a4:	ldr	r0, [fp, #-20]	; 0xffffffec
   155a8:	sub	sp, fp, #16
   155ac:	pop	{r4, r5, r6, sl, fp, pc}
   155b0:	push	{fp, lr}
   155b4:	mov	fp, sp
   155b8:	sub	sp, sp, #16
   155bc:	str	r0, [fp, #-4]
   155c0:	str	r1, [sp, #8]
   155c4:	str	r2, [sp, #4]
   155c8:	ldr	r0, [fp, #-4]
   155cc:	ldr	r1, [sp, #8]
   155d0:	ldr	r3, [sp, #4]
   155d4:	movw	r2, #0
   155d8:	bl	155e4 <ftello64@plt+0x4124>
   155dc:	mov	sp, fp
   155e0:	pop	{fp, pc}
   155e4:	push	{r4, r5, r6, sl, fp, lr}
   155e8:	add	fp, sp, #16
   155ec:	sub	sp, sp, #80	; 0x50
   155f0:	str	r0, [fp, #-20]	; 0xffffffec
   155f4:	str	r1, [fp, #-24]	; 0xffffffe8
   155f8:	str	r2, [fp, #-28]	; 0xffffffe4
   155fc:	str	r3, [fp, #-32]	; 0xffffffe0
   15600:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15604:	movw	r1, #0
   15608:	cmp	r0, r1
   1560c:	beq	1561c <ftello64@plt+0x415c>
   15610:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15614:	str	r0, [sp, #40]	; 0x28
   15618:	b	1562c <ftello64@plt+0x416c>
   1561c:	movw	r0, #16804	; 0x41a4
   15620:	movt	r0, #3
   15624:	str	r0, [sp, #40]	; 0x28
   15628:	b	1562c <ftello64@plt+0x416c>
   1562c:	ldr	r0, [sp, #40]	; 0x28
   15630:	str	r0, [fp, #-36]	; 0xffffffdc
   15634:	bl	113ac <__errno_location@plt>
   15638:	ldr	r0, [r0]
   1563c:	str	r0, [fp, #-40]	; 0xffffffd8
   15640:	ldr	r0, [fp, #-36]	; 0xffffffdc
   15644:	ldr	r0, [r0, #4]
   15648:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1564c:	movw	r2, #0
   15650:	cmp	r1, r2
   15654:	movw	r1, #0
   15658:	movne	r1, #1
   1565c:	tst	r1, #1
   15660:	mov	r1, r2
   15664:	moveq	r1, #1
   15668:	orr	r0, r0, r1
   1566c:	str	r0, [fp, #-44]	; 0xffffffd4
   15670:	ldr	r0, [fp, #-20]	; 0xffffffec
   15674:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15678:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1567c:	ldr	r1, [r1]
   15680:	ldr	ip, [fp, #-44]	; 0xffffffd4
   15684:	ldr	lr, [fp, #-36]	; 0xffffffdc
   15688:	add	lr, lr, #8
   1568c:	ldr	r4, [fp, #-36]	; 0xffffffdc
   15690:	ldr	r4, [r4, #40]	; 0x28
   15694:	ldr	r5, [fp, #-36]	; 0xffffffdc
   15698:	ldr	r5, [r5, #44]	; 0x2c
   1569c:	str	r0, [sp, #36]	; 0x24
   156a0:	mov	r0, r2
   156a4:	str	r1, [sp, #32]
   156a8:	mov	r1, r2
   156ac:	ldr	r2, [sp, #36]	; 0x24
   156b0:	ldr	r6, [sp, #32]
   156b4:	str	r6, [sp]
   156b8:	str	ip, [sp, #4]
   156bc:	str	lr, [sp, #8]
   156c0:	str	r4, [sp, #12]
   156c4:	str	r5, [sp, #16]
   156c8:	bl	13e7c <ftello64@plt+0x29bc>
   156cc:	add	r0, r0, #1
   156d0:	str	r0, [sp, #48]	; 0x30
   156d4:	ldr	r0, [sp, #48]	; 0x30
   156d8:	bl	18cd0 <ftello64@plt+0x7810>
   156dc:	str	r0, [sp, #44]	; 0x2c
   156e0:	ldr	r0, [sp, #44]	; 0x2c
   156e4:	ldr	r1, [sp, #48]	; 0x30
   156e8:	ldr	r2, [fp, #-20]	; 0xffffffec
   156ec:	ldr	r3, [fp, #-24]	; 0xffffffe8
   156f0:	ldr	ip, [fp, #-36]	; 0xffffffdc
   156f4:	ldr	ip, [ip]
   156f8:	ldr	lr, [fp, #-44]	; 0xffffffd4
   156fc:	ldr	r4, [fp, #-36]	; 0xffffffdc
   15700:	add	r4, r4, #8
   15704:	ldr	r5, [fp, #-36]	; 0xffffffdc
   15708:	ldr	r5, [r5, #40]	; 0x28
   1570c:	ldr	r6, [fp, #-36]	; 0xffffffdc
   15710:	ldr	r6, [r6, #44]	; 0x2c
   15714:	str	ip, [sp]
   15718:	str	lr, [sp, #4]
   1571c:	str	r4, [sp, #8]
   15720:	str	r5, [sp, #12]
   15724:	str	r6, [sp, #16]
   15728:	bl	13e7c <ftello64@plt+0x29bc>
   1572c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   15730:	str	r0, [sp, #28]
   15734:	str	r1, [sp, #24]
   15738:	bl	113ac <__errno_location@plt>
   1573c:	ldr	r1, [sp, #24]
   15740:	str	r1, [r0]
   15744:	ldr	r0, [fp, #-28]	; 0xffffffe4
   15748:	movw	r2, #0
   1574c:	cmp	r0, r2
   15750:	beq	15764 <ftello64@plt+0x42a4>
   15754:	ldr	r0, [sp, #48]	; 0x30
   15758:	sub	r0, r0, #1
   1575c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15760:	str	r0, [r1]
   15764:	ldr	r0, [sp, #44]	; 0x2c
   15768:	sub	sp, fp, #16
   1576c:	pop	{r4, r5, r6, sl, fp, pc}
   15770:	push	{fp, lr}
   15774:	mov	fp, sp
   15778:	sub	sp, sp, #8
   1577c:	movw	r0, #16684	; 0x412c
   15780:	movt	r0, #3
   15784:	ldr	r0, [r0]
   15788:	str	r0, [sp, #4]
   1578c:	movw	r0, #1
   15790:	str	r0, [sp]
   15794:	ldr	r0, [sp]
   15798:	movw	r1, #16688	; 0x4130
   1579c:	movt	r1, #3
   157a0:	ldr	r1, [r1]
   157a4:	cmp	r0, r1
   157a8:	bge	157d0 <ftello64@plt+0x4310>
   157ac:	ldr	r0, [sp, #4]
   157b0:	ldr	r1, [sp]
   157b4:	add	r0, r0, r1, lsl #3
   157b8:	ldr	r0, [r0, #4]
   157bc:	bl	1e0fc <ftello64@plt+0xcc3c>
   157c0:	ldr	r0, [sp]
   157c4:	add	r0, r0, #1
   157c8:	str	r0, [sp]
   157cc:	b	15794 <ftello64@plt+0x42d4>
   157d0:	ldr	r0, [sp, #4]
   157d4:	ldr	r0, [r0, #4]
   157d8:	movw	r1, #16852	; 0x41d4
   157dc:	movt	r1, #3
   157e0:	cmp	r0, r1
   157e4:	beq	15810 <ftello64@plt+0x4350>
   157e8:	ldr	r0, [sp, #4]
   157ec:	ldr	r0, [r0, #4]
   157f0:	bl	1e0fc <ftello64@plt+0xcc3c>
   157f4:	movw	r0, #256	; 0x100
   157f8:	movw	r1, #16692	; 0x4134
   157fc:	movt	r1, #3
   15800:	str	r0, [r1]
   15804:	movw	r0, #16852	; 0x41d4
   15808:	movt	r0, #3
   1580c:	str	r0, [r1, #4]
   15810:	ldr	r0, [sp, #4]
   15814:	movw	r1, #16692	; 0x4134
   15818:	movt	r1, #3
   1581c:	cmp	r0, r1
   15820:	beq	15840 <ftello64@plt+0x4380>
   15824:	ldr	r0, [sp, #4]
   15828:	bl	1e0fc <ftello64@plt+0xcc3c>
   1582c:	movw	r0, #16684	; 0x412c
   15830:	movt	r0, #3
   15834:	movw	r1, #16692	; 0x4134
   15838:	movt	r1, #3
   1583c:	str	r1, [r0]
   15840:	movw	r0, #16688	; 0x4130
   15844:	movt	r0, #3
   15848:	movw	r1, #1
   1584c:	str	r1, [r0]
   15850:	mov	sp, fp
   15854:	pop	{fp, pc}
   15858:	push	{fp, lr}
   1585c:	mov	fp, sp
   15860:	sub	sp, sp, #8
   15864:	str	r0, [sp, #4]
   15868:	str	r1, [sp]
   1586c:	ldr	r0, [sp, #4]
   15870:	ldr	r1, [sp]
   15874:	mvn	r2, #0
   15878:	movw	r3, #16804	; 0x41a4
   1587c:	movt	r3, #3
   15880:	bl	1588c <ftello64@plt+0x43cc>
   15884:	mov	sp, fp
   15888:	pop	{fp, pc}
   1588c:	push	{r4, r5, r6, sl, fp, lr}
   15890:	add	fp, sp, #16
   15894:	sub	sp, sp, #80	; 0x50
   15898:	str	r0, [fp, #-20]	; 0xffffffec
   1589c:	str	r1, [fp, #-24]	; 0xffffffe8
   158a0:	str	r2, [fp, #-28]	; 0xffffffe4
   158a4:	str	r3, [fp, #-32]	; 0xffffffe0
   158a8:	bl	113ac <__errno_location@plt>
   158ac:	ldr	r1, [pc, #672]	; 15b54 <ftello64@plt+0x4694>
   158b0:	ldr	r0, [r0]
   158b4:	str	r0, [fp, #-36]	; 0xffffffdc
   158b8:	movw	r0, #16684	; 0x412c
   158bc:	movt	r0, #3
   158c0:	ldr	r0, [r0]
   158c4:	str	r0, [fp, #-40]	; 0xffffffd8
   158c8:	str	r1, [fp, #-44]	; 0xffffffd4
   158cc:	ldr	r0, [fp, #-20]	; 0xffffffec
   158d0:	movw	r1, #0
   158d4:	cmp	r1, r0
   158d8:	bgt	158ec <ftello64@plt+0x442c>
   158dc:	ldr	r0, [fp, #-20]	; 0xffffffec
   158e0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   158e4:	cmp	r0, r1
   158e8:	blt	158f0 <ftello64@plt+0x4430>
   158ec:	bl	11490 <abort@plt>
   158f0:	movw	r0, #16688	; 0x4130
   158f4:	movt	r0, #3
   158f8:	ldr	r0, [r0]
   158fc:	ldr	r1, [fp, #-20]	; 0xffffffec
   15900:	cmp	r0, r1
   15904:	bgt	159fc <ftello64@plt+0x453c>
   15908:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1590c:	movw	r1, #16692	; 0x4134
   15910:	movt	r1, #3
   15914:	cmp	r0, r1
   15918:	movw	r0, #0
   1591c:	moveq	r0, #1
   15920:	and	r0, r0, #1
   15924:	strb	r0, [fp, #-45]	; 0xffffffd3
   15928:	movw	r0, #16688	; 0x4130
   1592c:	movt	r0, #3
   15930:	ldr	r0, [r0]
   15934:	str	r0, [sp, #44]	; 0x2c
   15938:	ldrb	r0, [fp, #-45]	; 0xffffffd3
   1593c:	tst	r0, #1
   15940:	beq	15950 <ftello64@plt+0x4490>
   15944:	movw	r0, #0
   15948:	str	r0, [sp, #24]
   1594c:	b	15958 <ftello64@plt+0x4498>
   15950:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15954:	str	r0, [sp, #24]
   15958:	ldr	r0, [sp, #24]
   1595c:	ldr	r1, [fp, #-20]	; 0xffffffec
   15960:	movw	r2, #16688	; 0x4130
   15964:	movt	r2, #3
   15968:	ldr	r2, [r2]
   1596c:	sub	r1, r1, r2
   15970:	add	r2, r1, #1
   15974:	ldr	r3, [fp, #-44]	; 0xffffffd4
   15978:	add	r1, sp, #44	; 0x2c
   1597c:	movw	ip, #8
   15980:	str	ip, [sp]
   15984:	bl	18f0c <ftello64@plt+0x7a4c>
   15988:	str	r0, [fp, #-40]	; 0xffffffd8
   1598c:	movw	r1, #16684	; 0x412c
   15990:	movt	r1, #3
   15994:	str	r0, [r1]
   15998:	ldrb	r0, [fp, #-45]	; 0xffffffd3
   1599c:	tst	r0, #1
   159a0:	beq	159c0 <ftello64@plt+0x4500>
   159a4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   159a8:	movw	r1, #16692	; 0x4134
   159ac:	movt	r1, #3
   159b0:	ldr	r2, [r1]
   159b4:	str	r2, [r0]
   159b8:	ldr	r1, [r1, #4]
   159bc:	str	r1, [r0, #4]
   159c0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   159c4:	movw	r1, #16688	; 0x4130
   159c8:	movt	r1, #3
   159cc:	ldr	r1, [r1]
   159d0:	add	r0, r0, r1, lsl #3
   159d4:	ldr	r2, [sp, #44]	; 0x2c
   159d8:	sub	r1, r2, r1
   159dc:	lsl	r2, r1, #3
   159e0:	movw	r1, #0
   159e4:	and	r1, r1, #255	; 0xff
   159e8:	bl	113d0 <memset@plt>
   159ec:	ldr	r0, [sp, #44]	; 0x2c
   159f0:	movw	r1, #16688	; 0x4130
   159f4:	movt	r1, #3
   159f8:	str	r0, [r1]
   159fc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15a00:	ldr	r1, [fp, #-20]	; 0xffffffec
   15a04:	ldr	r0, [r0, r1, lsl #3]
   15a08:	str	r0, [sp, #40]	; 0x28
   15a0c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15a10:	ldr	r1, [fp, #-20]	; 0xffffffec
   15a14:	add	r0, r0, r1, lsl #3
   15a18:	ldr	r0, [r0, #4]
   15a1c:	str	r0, [sp, #36]	; 0x24
   15a20:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15a24:	ldr	r0, [r0, #4]
   15a28:	orr	r0, r0, #1
   15a2c:	str	r0, [sp, #32]
   15a30:	ldr	r0, [sp, #36]	; 0x24
   15a34:	ldr	r1, [sp, #40]	; 0x28
   15a38:	ldr	r2, [fp, #-24]	; 0xffffffe8
   15a3c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15a40:	ldr	ip, [fp, #-32]	; 0xffffffe0
   15a44:	ldr	ip, [ip]
   15a48:	ldr	lr, [sp, #32]
   15a4c:	ldr	r4, [fp, #-32]	; 0xffffffe0
   15a50:	add	r4, r4, #8
   15a54:	ldr	r5, [fp, #-32]	; 0xffffffe0
   15a58:	ldr	r5, [r5, #40]	; 0x28
   15a5c:	ldr	r6, [fp, #-32]	; 0xffffffe0
   15a60:	ldr	r6, [r6, #44]	; 0x2c
   15a64:	str	ip, [sp]
   15a68:	str	lr, [sp, #4]
   15a6c:	str	r4, [sp, #8]
   15a70:	str	r5, [sp, #12]
   15a74:	str	r6, [sp, #16]
   15a78:	bl	13e7c <ftello64@plt+0x29bc>
   15a7c:	str	r0, [sp, #28]
   15a80:	ldr	r0, [sp, #40]	; 0x28
   15a84:	ldr	r1, [sp, #28]
   15a88:	cmp	r0, r1
   15a8c:	bhi	15b34 <ftello64@plt+0x4674>
   15a90:	ldr	r0, [sp, #28]
   15a94:	add	r0, r0, #1
   15a98:	str	r0, [sp, #40]	; 0x28
   15a9c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   15aa0:	ldr	r2, [fp, #-20]	; 0xffffffec
   15aa4:	add	r1, r1, r2, lsl #3
   15aa8:	str	r0, [r1]
   15aac:	ldr	r0, [sp, #36]	; 0x24
   15ab0:	movw	r1, #16852	; 0x41d4
   15ab4:	movt	r1, #3
   15ab8:	cmp	r0, r1
   15abc:	beq	15ac8 <ftello64@plt+0x4608>
   15ac0:	ldr	r0, [sp, #36]	; 0x24
   15ac4:	bl	1e0fc <ftello64@plt+0xcc3c>
   15ac8:	ldr	r0, [sp, #40]	; 0x28
   15acc:	bl	18cd0 <ftello64@plt+0x7810>
   15ad0:	mov	r1, r0
   15ad4:	str	r0, [sp, #36]	; 0x24
   15ad8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15adc:	ldr	r2, [fp, #-20]	; 0xffffffec
   15ae0:	add	r0, r0, r2, lsl #3
   15ae4:	str	r1, [r0, #4]
   15ae8:	ldr	r0, [sp, #36]	; 0x24
   15aec:	ldr	r1, [sp, #40]	; 0x28
   15af0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   15af4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15af8:	ldr	ip, [fp, #-32]	; 0xffffffe0
   15afc:	ldr	ip, [ip]
   15b00:	ldr	lr, [sp, #32]
   15b04:	ldr	r4, [fp, #-32]	; 0xffffffe0
   15b08:	add	r4, r4, #8
   15b0c:	ldr	r5, [fp, #-32]	; 0xffffffe0
   15b10:	ldr	r5, [r5, #40]	; 0x28
   15b14:	ldr	r6, [fp, #-32]	; 0xffffffe0
   15b18:	ldr	r6, [r6, #44]	; 0x2c
   15b1c:	str	ip, [sp]
   15b20:	str	lr, [sp, #4]
   15b24:	str	r4, [sp, #8]
   15b28:	str	r5, [sp, #12]
   15b2c:	str	r6, [sp, #16]
   15b30:	bl	13e7c <ftello64@plt+0x29bc>
   15b34:	ldr	r0, [fp, #-36]	; 0xffffffdc
   15b38:	str	r0, [sp, #20]
   15b3c:	bl	113ac <__errno_location@plt>
   15b40:	ldr	r1, [sp, #20]
   15b44:	str	r1, [r0]
   15b48:	ldr	r0, [sp, #36]	; 0x24
   15b4c:	sub	sp, fp, #16
   15b50:	pop	{r4, r5, r6, sl, fp, pc}
   15b54:	svcvc	0x00ffffff
   15b58:	push	{fp, lr}
   15b5c:	mov	fp, sp
   15b60:	sub	sp, sp, #16
   15b64:	str	r0, [fp, #-4]
   15b68:	str	r1, [sp, #8]
   15b6c:	str	r2, [sp, #4]
   15b70:	ldr	r0, [fp, #-4]
   15b74:	ldr	r1, [sp, #8]
   15b78:	ldr	r2, [sp, #4]
   15b7c:	movw	r3, #16804	; 0x41a4
   15b80:	movt	r3, #3
   15b84:	bl	1588c <ftello64@plt+0x43cc>
   15b88:	mov	sp, fp
   15b8c:	pop	{fp, pc}
   15b90:	push	{fp, lr}
   15b94:	mov	fp, sp
   15b98:	sub	sp, sp, #8
   15b9c:	str	r0, [sp, #4]
   15ba0:	ldr	r1, [sp, #4]
   15ba4:	movw	r0, #0
   15ba8:	bl	15858 <ftello64@plt+0x4398>
   15bac:	mov	sp, fp
   15bb0:	pop	{fp, pc}
   15bb4:	push	{fp, lr}
   15bb8:	mov	fp, sp
   15bbc:	sub	sp, sp, #8
   15bc0:	str	r0, [sp, #4]
   15bc4:	str	r1, [sp]
   15bc8:	ldr	r1, [sp, #4]
   15bcc:	ldr	r2, [sp]
   15bd0:	movw	r0, #0
   15bd4:	bl	15b58 <ftello64@plt+0x4698>
   15bd8:	mov	sp, fp
   15bdc:	pop	{fp, pc}
   15be0:	push	{fp, lr}
   15be4:	mov	fp, sp
   15be8:	sub	sp, sp, #64	; 0x40
   15bec:	str	r0, [fp, #-4]
   15bf0:	str	r1, [fp, #-8]
   15bf4:	str	r2, [fp, #-12]
   15bf8:	ldr	r1, [fp, #-8]
   15bfc:	add	r0, sp, #4
   15c00:	bl	15c20 <ftello64@plt+0x4760>
   15c04:	ldr	r0, [fp, #-4]
   15c08:	ldr	r1, [fp, #-12]
   15c0c:	mvn	r2, #0
   15c10:	add	r3, sp, #4
   15c14:	bl	1588c <ftello64@plt+0x43cc>
   15c18:	mov	sp, fp
   15c1c:	pop	{fp, pc}
   15c20:	push	{fp, lr}
   15c24:	mov	fp, sp
   15c28:	sub	sp, sp, #8
   15c2c:	str	r1, [sp, #4]
   15c30:	mov	r1, r0
   15c34:	str	r0, [sp]
   15c38:	mov	r0, r1
   15c3c:	movw	r1, #0
   15c40:	and	r1, r1, #255	; 0xff
   15c44:	movw	r2, #48	; 0x30
   15c48:	bl	113d0 <memset@plt>
   15c4c:	ldr	r0, [sp, #4]
   15c50:	cmp	r0, #10
   15c54:	bne	15c5c <ftello64@plt+0x479c>
   15c58:	bl	11490 <abort@plt>
   15c5c:	ldr	r0, [sp, #4]
   15c60:	ldr	r1, [sp]
   15c64:	str	r0, [r1]
   15c68:	mov	sp, fp
   15c6c:	pop	{fp, pc}
   15c70:	push	{fp, lr}
   15c74:	mov	fp, sp
   15c78:	sub	sp, sp, #64	; 0x40
   15c7c:	str	r0, [fp, #-4]
   15c80:	str	r1, [fp, #-8]
   15c84:	str	r2, [fp, #-12]
   15c88:	str	r3, [fp, #-16]
   15c8c:	ldr	r1, [fp, #-8]
   15c90:	mov	r0, sp
   15c94:	bl	15c20 <ftello64@plt+0x4760>
   15c98:	ldr	r0, [fp, #-4]
   15c9c:	ldr	r1, [fp, #-12]
   15ca0:	ldr	r2, [fp, #-16]
   15ca4:	mov	r3, sp
   15ca8:	bl	1588c <ftello64@plt+0x43cc>
   15cac:	mov	sp, fp
   15cb0:	pop	{fp, pc}
   15cb4:	push	{fp, lr}
   15cb8:	mov	fp, sp
   15cbc:	sub	sp, sp, #8
   15cc0:	str	r0, [sp, #4]
   15cc4:	str	r1, [sp]
   15cc8:	ldr	r1, [sp, #4]
   15ccc:	ldr	r2, [sp]
   15cd0:	movw	r0, #0
   15cd4:	bl	15be0 <ftello64@plt+0x4720>
   15cd8:	mov	sp, fp
   15cdc:	pop	{fp, pc}
   15ce0:	push	{fp, lr}
   15ce4:	mov	fp, sp
   15ce8:	sub	sp, sp, #16
   15cec:	str	r0, [fp, #-4]
   15cf0:	str	r1, [sp, #8]
   15cf4:	str	r2, [sp, #4]
   15cf8:	ldr	r1, [fp, #-4]
   15cfc:	ldr	r2, [sp, #8]
   15d00:	ldr	r3, [sp, #4]
   15d04:	movw	r0, #0
   15d08:	bl	15c70 <ftello64@plt+0x47b0>
   15d0c:	mov	sp, fp
   15d10:	pop	{fp, pc}
   15d14:	push	{fp, lr}
   15d18:	mov	fp, sp
   15d1c:	sub	sp, sp, #72	; 0x48
   15d20:	movw	r3, #16804	; 0x41a4
   15d24:	movt	r3, #3
   15d28:	str	r0, [fp, #-4]
   15d2c:	str	r1, [fp, #-8]
   15d30:	strb	r2, [fp, #-9]
   15d34:	add	r0, sp, #12
   15d38:	mov	r1, r0
   15d3c:	str	r0, [sp, #8]
   15d40:	mov	r0, r1
   15d44:	mov	r1, r3
   15d48:	movw	r2, #48	; 0x30
   15d4c:	bl	1122c <memcpy@plt>
   15d50:	ldr	r0, [sp, #8]
   15d54:	ldrb	r1, [fp, #-9]
   15d58:	movw	r2, #1
   15d5c:	bl	13c24 <ftello64@plt+0x2764>
   15d60:	ldr	r1, [fp, #-4]
   15d64:	ldr	r2, [fp, #-8]
   15d68:	movw	r3, #0
   15d6c:	str	r0, [sp, #4]
   15d70:	mov	r0, r3
   15d74:	add	r3, sp, #12
   15d78:	bl	1588c <ftello64@plt+0x43cc>
   15d7c:	mov	sp, fp
   15d80:	pop	{fp, pc}
   15d84:	push	{fp, lr}
   15d88:	mov	fp, sp
   15d8c:	sub	sp, sp, #8
   15d90:	str	r0, [sp, #4]
   15d94:	strb	r1, [sp, #3]
   15d98:	ldr	r0, [sp, #4]
   15d9c:	mvn	r1, #0
   15da0:	ldrb	r2, [sp, #3]
   15da4:	bl	15d14 <ftello64@plt+0x4854>
   15da8:	mov	sp, fp
   15dac:	pop	{fp, pc}
   15db0:	push	{fp, lr}
   15db4:	mov	fp, sp
   15db8:	sub	sp, sp, #8
   15dbc:	str	r0, [sp, #4]
   15dc0:	ldr	r0, [sp, #4]
   15dc4:	movw	r1, #58	; 0x3a
   15dc8:	and	r1, r1, #255	; 0xff
   15dcc:	bl	15d84 <ftello64@plt+0x48c4>
   15dd0:	mov	sp, fp
   15dd4:	pop	{fp, pc}
   15dd8:	push	{fp, lr}
   15ddc:	mov	fp, sp
   15de0:	sub	sp, sp, #8
   15de4:	str	r0, [sp, #4]
   15de8:	str	r1, [sp]
   15dec:	ldr	r0, [sp, #4]
   15df0:	ldr	r1, [sp]
   15df4:	movw	r2, #58	; 0x3a
   15df8:	and	r2, r2, #255	; 0xff
   15dfc:	bl	15d14 <ftello64@plt+0x4854>
   15e00:	mov	sp, fp
   15e04:	pop	{fp, pc}
   15e08:	push	{fp, lr}
   15e0c:	mov	fp, sp
   15e10:	sub	sp, sp, #120	; 0x78
   15e14:	str	r0, [fp, #-4]
   15e18:	str	r1, [fp, #-8]
   15e1c:	str	r2, [fp, #-12]
   15e20:	ldr	r1, [fp, #-8]
   15e24:	add	r0, sp, #12
   15e28:	bl	15c20 <ftello64@plt+0x4760>
   15e2c:	add	r0, sp, #60	; 0x3c
   15e30:	mov	r1, r0
   15e34:	add	r2, sp, #12
   15e38:	str	r0, [sp, #8]
   15e3c:	mov	r0, r1
   15e40:	mov	r1, r2
   15e44:	movw	r2, #48	; 0x30
   15e48:	bl	1122c <memcpy@plt>
   15e4c:	ldr	r0, [sp, #8]
   15e50:	movw	r1, #58	; 0x3a
   15e54:	and	r1, r1, #255	; 0xff
   15e58:	movw	r2, #1
   15e5c:	bl	13c24 <ftello64@plt+0x2764>
   15e60:	ldr	r1, [fp, #-4]
   15e64:	ldr	r2, [fp, #-12]
   15e68:	str	r0, [sp, #4]
   15e6c:	mov	r0, r1
   15e70:	mov	r1, r2
   15e74:	mvn	r2, #0
   15e78:	add	r3, sp, #60	; 0x3c
   15e7c:	bl	1588c <ftello64@plt+0x43cc>
   15e80:	mov	sp, fp
   15e84:	pop	{fp, pc}
   15e88:	push	{fp, lr}
   15e8c:	mov	fp, sp
   15e90:	sub	sp, sp, #24
   15e94:	str	r0, [fp, #-4]
   15e98:	str	r1, [fp, #-8]
   15e9c:	str	r2, [sp, #12]
   15ea0:	str	r3, [sp, #8]
   15ea4:	ldr	r0, [fp, #-4]
   15ea8:	ldr	r1, [fp, #-8]
   15eac:	ldr	r2, [sp, #12]
   15eb0:	ldr	r3, [sp, #8]
   15eb4:	mvn	ip, #0
   15eb8:	str	ip, [sp]
   15ebc:	bl	15ec8 <ftello64@plt+0x4a08>
   15ec0:	mov	sp, fp
   15ec4:	pop	{fp, pc}
   15ec8:	push	{fp, lr}
   15ecc:	mov	fp, sp
   15ed0:	sub	sp, sp, #72	; 0x48
   15ed4:	ldr	ip, [fp, #8]
   15ed8:	movw	lr, #16804	; 0x41a4
   15edc:	movt	lr, #3
   15ee0:	str	r0, [fp, #-4]
   15ee4:	str	r1, [fp, #-8]
   15ee8:	str	r2, [fp, #-12]
   15eec:	str	r3, [fp, #-16]
   15ef0:	add	r0, sp, #8
   15ef4:	mov	r1, r0
   15ef8:	str	r0, [sp, #4]
   15efc:	mov	r0, r1
   15f00:	mov	r1, lr
   15f04:	movw	r2, #48	; 0x30
   15f08:	str	ip, [sp]
   15f0c:	bl	1122c <memcpy@plt>
   15f10:	ldr	r1, [fp, #-8]
   15f14:	ldr	r2, [fp, #-12]
   15f18:	ldr	r0, [sp, #4]
   15f1c:	bl	13d24 <ftello64@plt+0x2864>
   15f20:	ldr	r0, [fp, #-4]
   15f24:	ldr	r1, [fp, #-16]
   15f28:	ldr	r2, [fp, #8]
   15f2c:	add	r3, sp, #8
   15f30:	bl	1588c <ftello64@plt+0x43cc>
   15f34:	mov	sp, fp
   15f38:	pop	{fp, pc}
   15f3c:	push	{fp, lr}
   15f40:	mov	fp, sp
   15f44:	sub	sp, sp, #16
   15f48:	str	r0, [fp, #-4]
   15f4c:	str	r1, [sp, #8]
   15f50:	str	r2, [sp, #4]
   15f54:	ldr	r1, [fp, #-4]
   15f58:	ldr	r2, [sp, #8]
   15f5c:	ldr	r3, [sp, #4]
   15f60:	movw	r0, #0
   15f64:	bl	15e88 <ftello64@plt+0x49c8>
   15f68:	mov	sp, fp
   15f6c:	pop	{fp, pc}
   15f70:	push	{fp, lr}
   15f74:	mov	fp, sp
   15f78:	sub	sp, sp, #24
   15f7c:	str	r0, [fp, #-4]
   15f80:	str	r1, [fp, #-8]
   15f84:	str	r2, [sp, #12]
   15f88:	str	r3, [sp, #8]
   15f8c:	ldr	r1, [fp, #-4]
   15f90:	ldr	r2, [fp, #-8]
   15f94:	ldr	r3, [sp, #12]
   15f98:	ldr	r0, [sp, #8]
   15f9c:	movw	ip, #0
   15fa0:	str	r0, [sp, #4]
   15fa4:	mov	r0, ip
   15fa8:	ldr	ip, [sp, #4]
   15fac:	str	ip, [sp]
   15fb0:	bl	15ec8 <ftello64@plt+0x4a08>
   15fb4:	mov	sp, fp
   15fb8:	pop	{fp, pc}
   15fbc:	push	{fp, lr}
   15fc0:	mov	fp, sp
   15fc4:	sub	sp, sp, #16
   15fc8:	str	r0, [fp, #-4]
   15fcc:	str	r1, [sp, #8]
   15fd0:	str	r2, [sp, #4]
   15fd4:	ldr	r0, [fp, #-4]
   15fd8:	ldr	r1, [sp, #8]
   15fdc:	ldr	r2, [sp, #4]
   15fe0:	movw	r3, #16700	; 0x413c
   15fe4:	movt	r3, #3
   15fe8:	bl	1588c <ftello64@plt+0x43cc>
   15fec:	mov	sp, fp
   15ff0:	pop	{fp, pc}
   15ff4:	push	{fp, lr}
   15ff8:	mov	fp, sp
   15ffc:	sub	sp, sp, #8
   16000:	str	r0, [sp, #4]
   16004:	str	r1, [sp]
   16008:	ldr	r1, [sp, #4]
   1600c:	ldr	r2, [sp]
   16010:	movw	r0, #0
   16014:	bl	15fbc <ftello64@plt+0x4afc>
   16018:	mov	sp, fp
   1601c:	pop	{fp, pc}
   16020:	push	{fp, lr}
   16024:	mov	fp, sp
   16028:	sub	sp, sp, #8
   1602c:	str	r0, [sp, #4]
   16030:	str	r1, [sp]
   16034:	ldr	r0, [sp, #4]
   16038:	ldr	r1, [sp]
   1603c:	mvn	r2, #0
   16040:	bl	15fbc <ftello64@plt+0x4afc>
   16044:	mov	sp, fp
   16048:	pop	{fp, pc}
   1604c:	push	{fp, lr}
   16050:	mov	fp, sp
   16054:	sub	sp, sp, #8
   16058:	str	r0, [sp, #4]
   1605c:	ldr	r1, [sp, #4]
   16060:	movw	r0, #0
   16064:	bl	16020 <ftello64@plt+0x4b60>
   16068:	mov	sp, fp
   1606c:	pop	{fp, pc}
   16070:	push	{fp, lr}
   16074:	mov	fp, sp
   16078:	sub	sp, sp, #24
   1607c:	str	r0, [fp, #-8]
   16080:	str	r1, [sp, #12]
   16084:	ldr	r0, [fp, #-8]
   16088:	bl	1137c <gettext@plt>
   1608c:	str	r0, [sp, #8]
   16090:	ldr	r0, [sp, #8]
   16094:	ldr	r1, [fp, #-8]
   16098:	cmp	r0, r1
   1609c:	beq	160ac <ftello64@plt+0x4bec>
   160a0:	ldr	r0, [sp, #8]
   160a4:	str	r0, [fp, #-4]
   160a8:	b	16178 <ftello64@plt+0x4cb8>
   160ac:	bl	1ff74 <ftello64@plt+0xeab4>
   160b0:	str	r0, [sp, #4]
   160b4:	ldr	r0, [sp, #4]
   160b8:	movw	r1, #11651	; 0x2d83
   160bc:	movt	r1, #2
   160c0:	bl	1dd70 <ftello64@plt+0xc8b0>
   160c4:	cmp	r0, #0
   160c8:	bne	16100 <ftello64@plt+0x4c40>
   160cc:	ldr	r0, [fp, #-8]
   160d0:	ldrb	r0, [r0]
   160d4:	cmp	r0, #96	; 0x60
   160d8:	movw	r0, #0
   160dc:	moveq	r0, #1
   160e0:	tst	r0, #1
   160e4:	movw	r0, #11661	; 0x2d8d
   160e8:	movt	r0, #2
   160ec:	movw	r1, #11657	; 0x2d89
   160f0:	movt	r1, #2
   160f4:	movne	r0, r1
   160f8:	str	r0, [fp, #-4]
   160fc:	b	16178 <ftello64@plt+0x4cb8>
   16100:	ldr	r0, [sp, #4]
   16104:	movw	r1, #11665	; 0x2d91
   16108:	movt	r1, #2
   1610c:	bl	1dd70 <ftello64@plt+0xc8b0>
   16110:	cmp	r0, #0
   16114:	bne	1614c <ftello64@plt+0x4c8c>
   16118:	ldr	r0, [fp, #-8]
   1611c:	ldrb	r0, [r0]
   16120:	cmp	r0, #96	; 0x60
   16124:	movw	r0, #0
   16128:	moveq	r0, #1
   1612c:	tst	r0, #1
   16130:	movw	r0, #11677	; 0x2d9d
   16134:	movt	r0, #2
   16138:	movw	r1, #11673	; 0x2d99
   1613c:	movt	r1, #2
   16140:	movne	r0, r1
   16144:	str	r0, [fp, #-4]
   16148:	b	16178 <ftello64@plt+0x4cb8>
   1614c:	ldr	r0, [sp, #12]
   16150:	cmp	r0, #9
   16154:	movw	r0, #0
   16158:	moveq	r0, #1
   1615c:	tst	r0, #1
   16160:	movw	r0, #11649	; 0x2d81
   16164:	movt	r0, #2
   16168:	movw	r1, #11645	; 0x2d7d
   1616c:	movt	r1, #2
   16170:	movne	r0, r1
   16174:	str	r0, [fp, #-4]
   16178:	ldr	r0, [fp, #-4]
   1617c:	mov	sp, fp
   16180:	pop	{fp, pc}
   16184:	push	{fp, lr}
   16188:	mov	fp, sp
   1618c:	sub	sp, sp, #8
   16190:	str	r0, [sp, #4]
   16194:	mov	r0, #24
   16198:	bl	18c58 <ftello64@plt+0x7798>
   1619c:	str	r0, [sp]
   161a0:	ldr	r0, [sp, #4]
   161a4:	ldr	r1, [sp]
   161a8:	str	r0, [r1]
   161ac:	ldr	r0, [sp]
   161b0:	mov	r1, #0
   161b4:	str	r1, [r0, #20]
   161b8:	str	r1, [r0, #16]
   161bc:	ldr	r0, [sp]
   161c0:	str	r1, [r0, #12]
   161c4:	str	r1, [r0, #8]
   161c8:	ldr	r0, [sp]
   161cc:	mov	sp, fp
   161d0:	pop	{fp, pc}
   161d4:	push	{fp, lr}
   161d8:	mov	fp, sp
   161dc:	sub	sp, sp, #16
   161e0:	str	r0, [fp, #-4]
   161e4:	str	r1, [sp, #8]
   161e8:	ldr	r0, [fp, #-4]
   161ec:	ldr	r1, [sp, #8]
   161f0:	bl	16b5c <ftello64@plt+0x569c>
   161f4:	str	r0, [sp, #4]
   161f8:	ldr	r0, [sp, #4]
   161fc:	movw	r1, #0
   16200:	cmp	r0, r1
   16204:	beq	16218 <ftello64@plt+0x4d58>
   16208:	ldr	r0, [sp, #4]
   1620c:	bl	16184 <ftello64@plt+0x4cc4>
   16210:	str	r0, [sp]
   16214:	b	16224 <ftello64@plt+0x4d64>
   16218:	movw	r0, #0
   1621c:	str	r0, [sp]
   16220:	b	16224 <ftello64@plt+0x4d64>
   16224:	ldr	r0, [sp]
   16228:	mov	sp, fp
   1622c:	pop	{fp, pc}
   16230:	sub	sp, sp, #4
   16234:	str	r0, [sp]
   16238:	ldr	r0, [sp]
   1623c:	ldr	r0, [r0]
   16240:	add	sp, sp, #4
   16244:	bx	lr
   16248:	push	{fp, lr}
   1624c:	mov	fp, sp
   16250:	sub	sp, sp, #120	; 0x78
   16254:	str	r0, [fp, #-12]
   16258:	str	r3, [fp, #-20]	; 0xffffffec
   1625c:	str	r2, [fp, #-24]	; 0xffffffe8
   16260:	ldr	r0, [fp, #-12]
   16264:	ldr	r0, [r0]
   16268:	str	r0, [fp, #-28]	; 0xffffffe4
   1626c:	ldr	r0, [fp, #-12]
   16270:	ldr	r1, [r0, #8]
   16274:	ldr	r0, [r0, #12]
   16278:	str	r0, [fp, #-36]	; 0xffffffdc
   1627c:	str	r1, [fp, #-40]	; 0xffffffd8
   16280:	ldr	r0, [fp, #-12]
   16284:	ldr	r1, [r0, #16]
   16288:	ldr	r0, [r0, #20]
   1628c:	str	r0, [fp, #-44]	; 0xffffffd4
   16290:	str	r1, [fp, #-48]	; 0xffffffd0
   16294:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16298:	ldr	r1, [fp, #-20]	; 0xffffffec
   1629c:	adds	r0, r0, #1
   162a0:	adc	r1, r1, #0
   162a4:	str	r0, [fp, #-56]	; 0xffffffc8
   162a8:	str	r1, [fp, #-52]	; 0xffffffcc
   162ac:	ldr	r0, [fp, #-48]	; 0xffffffd0
   162b0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   162b4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   162b8:	ldr	r3, [fp, #-20]	; 0xffffffec
   162bc:	subs	r0, r0, r2
   162c0:	sbcs	r1, r1, r3
   162c4:	bcs	163b8 <ftello64@plt+0x4ef8>
   162c8:	b	162cc <ftello64@plt+0x4e0c>
   162cc:	mov	r0, #0
   162d0:	str	r0, [sp, #60]	; 0x3c
   162d4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   162d8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   162dc:	str	r1, [sp, #52]	; 0x34
   162e0:	str	r0, [sp, #48]	; 0x30
   162e4:	ldr	r0, [sp, #48]	; 0x30
   162e8:	ldr	r1, [sp, #52]	; 0x34
   162ec:	bl	16550 <ftello64@plt+0x5090>
   162f0:	adds	r0, r0, #255	; 0xff
   162f4:	adc	r1, r1, #0
   162f8:	str	r0, [sp, #48]	; 0x30
   162fc:	str	r1, [sp, #52]	; 0x34
   16300:	ldr	r0, [sp, #60]	; 0x3c
   16304:	add	r0, r0, #1
   16308:	str	r0, [sp, #60]	; 0x3c
   1630c:	ldr	r0, [sp, #48]	; 0x30
   16310:	ldr	r1, [sp, #52]	; 0x34
   16314:	ldr	r2, [fp, #-24]	; 0xffffffe8
   16318:	ldr	r3, [fp, #-20]	; 0xffffffec
   1631c:	subs	r0, r0, r2
   16320:	sbcs	r1, r1, r3
   16324:	bcc	162e4 <ftello64@plt+0x4e24>
   16328:	b	1632c <ftello64@plt+0x4e6c>
   1632c:	add	r1, sp, #40	; 0x28
   16330:	ldr	r0, [fp, #-28]	; 0xffffffe4
   16334:	ldr	r2, [sp, #60]	; 0x3c
   16338:	bl	16ecc <ftello64@plt+0x5a0c>
   1633c:	movw	r0, #0
   16340:	str	r0, [sp, #60]	; 0x3c
   16344:	ldr	r0, [fp, #-40]	; 0xffffffd8
   16348:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1634c:	bl	16550 <ftello64@plt+0x5090>
   16350:	ldr	r2, [sp, #60]	; 0x3c
   16354:	add	r3, sp, #40	; 0x28
   16358:	ldrb	r2, [r3, r2]
   1635c:	adds	r0, r0, r2
   16360:	adc	r1, r1, #0
   16364:	str	r0, [fp, #-40]	; 0xffffffd8
   16368:	str	r1, [fp, #-36]	; 0xffffffdc
   1636c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   16370:	ldr	r1, [fp, #-44]	; 0xffffffd4
   16374:	bl	16550 <ftello64@plt+0x5090>
   16378:	adds	r0, r0, #255	; 0xff
   1637c:	adc	r1, r1, #0
   16380:	str	r0, [fp, #-48]	; 0xffffffd0
   16384:	str	r1, [fp, #-44]	; 0xffffffd4
   16388:	ldr	r0, [sp, #60]	; 0x3c
   1638c:	add	r0, r0, #1
   16390:	str	r0, [sp, #60]	; 0x3c
   16394:	ldr	r0, [fp, #-48]	; 0xffffffd0
   16398:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1639c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   163a0:	ldr	r3, [fp, #-20]	; 0xffffffec
   163a4:	subs	r0, r0, r2
   163a8:	sbcs	r1, r1, r3
   163ac:	bcc	16344 <ftello64@plt+0x4e84>
   163b0:	b	163b4 <ftello64@plt+0x4ef4>
   163b4:	b	163b8 <ftello64@plt+0x4ef8>
   163b8:	ldr	r0, [fp, #-48]	; 0xffffffd0
   163bc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   163c0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   163c4:	ldr	r3, [fp, #-20]	; 0xffffffec
   163c8:	eor	r1, r1, r3
   163cc:	eor	r0, r0, r2
   163d0:	orr	r0, r0, r1
   163d4:	cmp	r0, #0
   163d8:	bne	16410 <ftello64@plt+0x4f50>
   163dc:	b	163e0 <ftello64@plt+0x4f20>
   163e0:	ldr	r0, [fp, #-12]
   163e4:	mov	r1, #0
   163e8:	str	r1, [r0, #20]
   163ec:	str	r1, [r0, #16]
   163f0:	ldr	r0, [fp, #-12]
   163f4:	str	r1, [r0, #12]
   163f8:	str	r1, [r0, #8]
   163fc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   16400:	ldr	r1, [fp, #-36]	; 0xffffffdc
   16404:	str	r1, [fp, #-4]
   16408:	str	r0, [fp, #-8]
   1640c:	b	16540 <ftello64@plt+0x5080>
   16410:	ldr	r0, [fp, #-48]	; 0xffffffd0
   16414:	ldr	r1, [fp, #-44]	; 0xffffffd4
   16418:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1641c:	ldr	r3, [fp, #-20]	; 0xffffffec
   16420:	subs	r0, r0, r2
   16424:	sbc	r1, r1, r3
   16428:	str	r0, [sp, #32]
   1642c:	str	r1, [sp, #36]	; 0x24
   16430:	ldr	r0, [sp, #32]
   16434:	ldr	r1, [sp, #36]	; 0x24
   16438:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1643c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   16440:	bl	223b4 <ftello64@plt+0x10ef4>
   16444:	str	r3, [sp, #28]
   16448:	str	r2, [sp, #24]
   1644c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   16450:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16454:	ldr	ip, [sp, #24]
   16458:	ldr	lr, [sp, #28]
   1645c:	subs	r2, r2, ip
   16460:	sbc	r3, r3, lr
   16464:	str	r2, [sp, #16]
   16468:	str	r3, [sp, #20]
   1646c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   16470:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16474:	ldr	ip, [fp, #-56]	; 0xffffffc8
   16478:	ldr	lr, [fp, #-52]	; 0xffffffcc
   1647c:	str	r0, [sp, #4]
   16480:	mov	r0, r2
   16484:	str	r1, [sp]
   16488:	mov	r1, r3
   1648c:	mov	r2, ip
   16490:	mov	r3, lr
   16494:	bl	223b4 <ftello64@plt+0x10ef4>
   16498:	str	r3, [sp, #12]
   1649c:	str	r2, [sp, #8]
   164a0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   164a4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   164a8:	ldr	ip, [sp, #16]
   164ac:	ldr	lr, [sp, #20]
   164b0:	subs	r2, ip, r2
   164b4:	sbcs	r3, lr, r3
   164b8:	bcc	16514 <ftello64@plt+0x5054>
   164bc:	b	164c0 <ftello64@plt+0x5000>
   164c0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   164c4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   164c8:	ldr	r2, [fp, #-56]	; 0xffffffc8
   164cc:	ldr	r3, [fp, #-52]	; 0xffffffcc
   164d0:	bl	223b4 <ftello64@plt+0x10ef4>
   164d4:	ldr	r2, [fp, #-12]
   164d8:	str	r1, [r2, #12]
   164dc:	str	r0, [r2, #8]
   164e0:	ldr	r0, [sp, #32]
   164e4:	ldr	r1, [sp, #36]	; 0x24
   164e8:	ldr	r2, [fp, #-56]	; 0xffffffc8
   164ec:	ldr	r3, [fp, #-52]	; 0xffffffcc
   164f0:	bl	223b4 <ftello64@plt+0x10ef4>
   164f4:	ldr	r2, [fp, #-12]
   164f8:	str	r1, [r2, #20]
   164fc:	str	r0, [r2, #16]
   16500:	ldr	r0, [sp, #8]
   16504:	ldr	r1, [sp, #12]
   16508:	str	r1, [fp, #-4]
   1650c:	str	r0, [fp, #-8]
   16510:	b	16540 <ftello64@plt+0x5080>
   16514:	ldr	r0, [sp, #8]
   16518:	ldr	r1, [sp, #12]
   1651c:	str	r1, [fp, #-36]	; 0xffffffdc
   16520:	str	r0, [fp, #-40]	; 0xffffffd8
   16524:	ldr	r0, [sp, #24]
   16528:	ldr	r1, [sp, #28]
   1652c:	subs	r0, r0, #1
   16530:	sbc	r1, r1, #0
   16534:	str	r0, [fp, #-48]	; 0xffffffd0
   16538:	str	r1, [fp, #-44]	; 0xffffffd4
   1653c:	b	162ac <ftello64@plt+0x4dec>
   16540:	ldr	r0, [fp, #-8]
   16544:	ldr	r1, [fp, #-4]
   16548:	mov	sp, fp
   1654c:	pop	{fp, pc}
   16550:	sub	sp, sp, #8
   16554:	str	r0, [sp]
   16558:	str	r1, [sp, #4]
   1655c:	ldr	r0, [sp]
   16560:	ldr	r1, [sp, #4]
   16564:	lsl	r1, r1, #8
   16568:	orr	r1, r1, r0, lsr #24
   1656c:	lsl	r0, r0, #8
   16570:	add	sp, sp, #8
   16574:	bx	lr
   16578:	push	{fp, lr}
   1657c:	mov	fp, sp
   16580:	sub	sp, sp, #8
   16584:	str	r0, [sp, #4]
   16588:	ldr	r0, [sp, #4]
   1658c:	movw	r1, #24
   16590:	bl	11448 <explicit_bzero@plt>
   16594:	ldr	r0, [sp, #4]
   16598:	bl	1e0fc <ftello64@plt+0xcc3c>
   1659c:	mov	sp, fp
   165a0:	pop	{fp, pc}
   165a4:	push	{fp, lr}
   165a8:	mov	fp, sp
   165ac:	sub	sp, sp, #16
   165b0:	str	r0, [fp, #-4]
   165b4:	ldr	r0, [fp, #-4]
   165b8:	ldr	r0, [r0]
   165bc:	bl	17168 <ftello64@plt+0x5ca8>
   165c0:	str	r0, [sp, #8]
   165c4:	bl	113ac <__errno_location@plt>
   165c8:	ldr	r0, [r0]
   165cc:	str	r0, [sp, #4]
   165d0:	ldr	r0, [fp, #-4]
   165d4:	bl	16578 <ftello64@plt+0x50b8>
   165d8:	ldr	r0, [sp, #4]
   165dc:	str	r0, [sp]
   165e0:	bl	113ac <__errno_location@plt>
   165e4:	ldr	r1, [sp]
   165e8:	str	r1, [r0]
   165ec:	ldr	r0, [sp, #8]
   165f0:	mov	sp, fp
   165f4:	pop	{fp, pc}
   165f8:	push	{fp, lr}
   165fc:	mov	fp, sp
   16600:	sub	sp, sp, #32
   16604:	str	r0, [fp, #-4]
   16608:	str	r1, [fp, #-8]
   1660c:	ldr	r0, [fp, #-8]
   16610:	bl	16668 <ftello64@plt+0x51a8>
   16614:	add	r0, r0, #1
   16618:	asr	r1, r0, #31
   1661c:	str	r0, [sp, #16]
   16620:	str	r1, [sp, #20]
   16624:	ldr	r0, [sp, #16]
   16628:	ldr	r1, [sp, #20]
   1662c:	ldr	r2, [fp, #-4]
   16630:	umull	r0, r3, r0, r2
   16634:	mla	r1, r1, r2, r3
   16638:	str	r0, [sp, #8]
   1663c:	str	r1, [sp, #12]
   16640:	ldr	r0, [sp, #8]
   16644:	ldr	r1, [sp, #12]
   16648:	adds	r0, r0, #7
   1664c:	adc	r1, r1, #0
   16650:	lsr	r0, r0, #3
   16654:	orr	r0, r0, r1, lsl #29
   16658:	str	r0, [sp, #4]
   1665c:	ldr	r0, [sp, #4]
   16660:	mov	sp, fp
   16664:	pop	{fp, pc}
   16668:	push	{fp, lr}
   1666c:	mov	fp, sp
   16670:	sub	sp, sp, #8
   16674:	str	r0, [sp, #4]
   16678:	ldr	r0, [sp, #4]
   1667c:	cmp	r0, #0
   16680:	bne	16690 <ftello64@plt+0x51d0>
   16684:	mvn	r0, #0
   16688:	str	r0, [sp]
   1668c:	b	166a4 <ftello64@plt+0x51e4>
   16690:	ldr	r0, [sp, #4]
   16694:	bl	1def8 <ftello64@plt+0xca38>
   16698:	movw	r1, #31
   1669c:	sub	r0, r1, r0
   166a0:	str	r0, [sp]
   166a4:	ldr	r0, [sp]
   166a8:	mov	sp, fp
   166ac:	pop	{fp, pc}
   166b0:	push	{fp, lr}
   166b4:	mov	fp, sp
   166b8:	sub	sp, sp, #48	; 0x30
   166bc:	str	r0, [fp, #-4]
   166c0:	str	r1, [fp, #-8]
   166c4:	str	r2, [fp, #-12]
   166c8:	ldr	r0, [fp, #-8]
   166cc:	cmp	r0, #0
   166d0:	str	r0, [sp, #12]
   166d4:	beq	166ec <ftello64@plt+0x522c>
   166d8:	b	166dc <ftello64@plt+0x521c>
   166dc:	ldr	r0, [sp, #12]
   166e0:	cmp	r0, #1
   166e4:	beq	166f8 <ftello64@plt+0x5238>
   166e8:	b	16720 <ftello64@plt+0x5260>
   166ec:	movw	r0, #0
   166f0:	str	r0, [fp, #-16]
   166f4:	b	168b4 <ftello64@plt+0x53f4>
   166f8:	mov	r0, #4
   166fc:	bl	18c58 <ftello64@plt+0x7798>
   16700:	str	r0, [fp, #-16]
   16704:	ldr	r0, [fp, #-4]
   16708:	ldr	r2, [fp, #-12]
   1670c:	mov	r3, #0
   16710:	bl	168c0 <ftello64@plt+0x5400>
   16714:	ldr	r2, [fp, #-16]
   16718:	str	r0, [r2]
   1671c:	b	168b4 <ftello64@plt+0x53f4>
   16720:	ldr	r0, [fp, #-12]
   16724:	cmp	r0, #131072	; 0x20000
   16728:	movw	r0, #0
   1672c:	str	r0, [sp, #8]
   16730:	bcc	16750 <ftello64@plt+0x5290>
   16734:	ldr	r0, [fp, #-12]
   16738:	ldr	r1, [fp, #-8]
   1673c:	udiv	r0, r0, r1
   16740:	cmp	r0, #32
   16744:	movw	r0, #0
   16748:	movcs	r0, #1
   1674c:	str	r0, [sp, #8]
   16750:	ldr	r0, [sp, #8]
   16754:	and	r0, r0, #1
   16758:	strb	r0, [fp, #-17]	; 0xffffffef
   1675c:	ldrb	r0, [fp, #-17]	; 0xffffffef
   16760:	tst	r0, #1
   16764:	beq	167a0 <ftello64@plt+0x52e0>
   16768:	ldr	r0, [fp, #-8]
   1676c:	lsl	r0, r0, #1
   16770:	bl	168fc <ftello64@plt+0x543c>
   16774:	str	r0, [sp, #20]
   16778:	ldr	r0, [sp, #20]
   1677c:	movw	r1, #0
   16780:	cmp	r0, r1
   16784:	bne	1678c <ftello64@plt+0x52cc>
   16788:	bl	1b990 <ftello64@plt+0xa4d0>
   1678c:	ldr	r0, [fp, #-8]
   16790:	movw	r1, #4
   16794:	bl	18db0 <ftello64@plt+0x78f0>
   16798:	str	r0, [fp, #-16]
   1679c:	b	167f8 <ftello64@plt+0x5338>
   167a0:	movw	r0, #0
   167a4:	str	r0, [sp, #20]
   167a8:	ldr	r0, [fp, #-12]
   167ac:	movw	r1, #4
   167b0:	bl	18db0 <ftello64@plt+0x78f0>
   167b4:	str	r0, [fp, #-16]
   167b8:	movw	r0, #0
   167bc:	str	r0, [sp, #24]
   167c0:	ldr	r0, [sp, #24]
   167c4:	ldr	r1, [fp, #-12]
   167c8:	cmp	r0, r1
   167cc:	bcs	167f4 <ftello64@plt+0x5334>
   167d0:	ldr	r0, [sp, #24]
   167d4:	mov	r1, r0
   167d8:	ldr	r2, [fp, #-16]
   167dc:	add	r0, r2, r0, lsl #2
   167e0:	str	r1, [r0]
   167e4:	ldr	r0, [sp, #24]
   167e8:	add	r0, r0, #1
   167ec:	str	r0, [sp, #24]
   167f0:	b	167c0 <ftello64@plt+0x5300>
   167f4:	b	167f8 <ftello64@plt+0x5338>
   167f8:	movw	r0, #0
   167fc:	str	r0, [sp, #24]
   16800:	ldr	r0, [sp, #24]
   16804:	ldr	r1, [fp, #-8]
   16808:	cmp	r0, r1
   1680c:	bcs	16884 <ftello64@plt+0x53c4>
   16810:	ldr	r0, [sp, #24]
   16814:	ldr	r1, [fp, #-4]
   16818:	ldr	r2, [fp, #-12]
   1681c:	sub	r2, r2, r0
   16820:	mov	r3, #0
   16824:	str	r0, [sp, #4]
   16828:	mov	r0, r1
   1682c:	bl	168c0 <ftello64@plt+0x5400>
   16830:	ldr	r2, [sp, #4]
   16834:	add	r0, r2, r0
   16838:	str	r0, [sp, #16]
   1683c:	ldrb	r0, [fp, #-17]	; 0xffffffef
   16840:	tst	r0, #1
   16844:	beq	16860 <ftello64@plt+0x53a0>
   16848:	ldr	r0, [sp, #20]
   1684c:	ldr	r1, [fp, #-16]
   16850:	ldr	r2, [sp, #24]
   16854:	ldr	r3, [sp, #16]
   16858:	bl	1693c <ftello64@plt+0x547c>
   1685c:	b	16870 <ftello64@plt+0x53b0>
   16860:	ldr	r0, [fp, #-16]
   16864:	ldr	r1, [sp, #24]
   16868:	ldr	r2, [sp, #16]
   1686c:	bl	16a78 <ftello64@plt+0x55b8>
   16870:	b	16874 <ftello64@plt+0x53b4>
   16874:	ldr	r0, [sp, #24]
   16878:	add	r0, r0, #1
   1687c:	str	r0, [sp, #24]
   16880:	b	16800 <ftello64@plt+0x5340>
   16884:	ldrb	r0, [fp, #-17]	; 0xffffffef
   16888:	tst	r0, #1
   1688c:	beq	1689c <ftello64@plt+0x53dc>
   16890:	ldr	r0, [sp, #20]
   16894:	bl	16ac8 <ftello64@plt+0x5608>
   16898:	b	168b0 <ftello64@plt+0x53f0>
   1689c:	ldr	r0, [fp, #-16]
   168a0:	ldr	r1, [fp, #-8]
   168a4:	movw	r2, #4
   168a8:	bl	18bb4 <ftello64@plt+0x76f4>
   168ac:	str	r0, [fp, #-16]
   168b0:	b	168b4 <ftello64@plt+0x53f4>
   168b4:	ldr	r0, [fp, #-16]
   168b8:	mov	sp, fp
   168bc:	pop	{fp, pc}
   168c0:	push	{fp, lr}
   168c4:	mov	fp, sp
   168c8:	sub	sp, sp, #16
   168cc:	str	r0, [fp, #-4]
   168d0:	str	r3, [sp, #4]
   168d4:	str	r2, [sp]
   168d8:	ldr	r0, [fp, #-4]
   168dc:	ldr	r1, [sp]
   168e0:	ldr	r2, [sp, #4]
   168e4:	subs	r1, r1, #1
   168e8:	sbc	r3, r2, #0
   168ec:	mov	r2, r1
   168f0:	bl	16248 <ftello64@plt+0x4d88>
   168f4:	mov	sp, fp
   168f8:	pop	{fp, pc}
   168fc:	push	{fp, lr}
   16900:	mov	fp, sp
   16904:	sub	sp, sp, #8
   16908:	str	r0, [sp, #4]
   1690c:	ldr	r0, [sp, #4]
   16910:	movw	r1, #0
   16914:	movw	r2, #27368	; 0x6ae8
   16918:	movt	r2, #1
   1691c:	movw	r3, #27416	; 0x6b18
   16920:	movt	r3, #1
   16924:	movw	ip, #57596	; 0xe0fc
   16928:	movt	ip, #1
   1692c:	str	ip, [sp]
   16930:	bl	1e94c <ftello64@plt+0xd48c>
   16934:	mov	sp, fp
   16938:	pop	{fp, pc}
   1693c:	push	{fp, lr}
   16940:	mov	fp, sp
   16944:	sub	sp, sp, #48	; 0x30
   16948:	str	r0, [fp, #-4]
   1694c:	str	r1, [fp, #-8]
   16950:	str	r2, [fp, #-12]
   16954:	str	r3, [fp, #-16]
   16958:	ldr	r0, [fp, #-4]
   1695c:	ldr	r1, [fp, #-12]
   16960:	str	r1, [sp, #20]
   16964:	movw	r1, #0
   16968:	str	r1, [sp, #24]
   1696c:	add	r1, sp, #20
   16970:	bl	1f9e4 <ftello64@plt+0xe524>
   16974:	str	r0, [fp, #-20]	; 0xffffffec
   16978:	ldr	r0, [fp, #-4]
   1697c:	ldr	r1, [fp, #-16]
   16980:	str	r1, [sp, #8]
   16984:	movw	r1, #0
   16988:	str	r1, [sp, #12]
   1698c:	add	r1, sp, #8
   16990:	bl	1f9e4 <ftello64@plt+0xe524>
   16994:	str	r0, [sp, #16]
   16998:	ldr	r0, [fp, #-20]	; 0xffffffec
   1699c:	movw	r1, #0
   169a0:	cmp	r0, r1
   169a4:	bne	169c8 <ftello64@plt+0x5508>
   169a8:	movw	r0, #8
   169ac:	bl	18c58 <ftello64@plt+0x7798>
   169b0:	str	r0, [fp, #-20]	; 0xffffffec
   169b4:	ldr	r0, [fp, #-12]
   169b8:	ldr	r1, [fp, #-20]	; 0xffffffec
   169bc:	str	r0, [r1, #4]
   169c0:	ldr	r1, [fp, #-20]	; 0xffffffec
   169c4:	str	r0, [r1]
   169c8:	ldr	r0, [sp, #16]
   169cc:	movw	r1, #0
   169d0:	cmp	r0, r1
   169d4:	bne	169f8 <ftello64@plt+0x5538>
   169d8:	movw	r0, #8
   169dc:	bl	18c58 <ftello64@plt+0x7798>
   169e0:	str	r0, [sp, #16]
   169e4:	ldr	r0, [fp, #-16]
   169e8:	ldr	r1, [sp, #16]
   169ec:	str	r0, [r1, #4]
   169f0:	ldr	r1, [sp, #16]
   169f4:	str	r0, [r1]
   169f8:	ldr	r0, [fp, #-20]	; 0xffffffec
   169fc:	ldr	r0, [r0, #4]
   16a00:	str	r0, [sp, #4]
   16a04:	ldr	r0, [sp, #16]
   16a08:	ldr	r0, [r0, #4]
   16a0c:	ldr	r1, [fp, #-20]	; 0xffffffec
   16a10:	str	r0, [r1, #4]
   16a14:	ldr	r0, [sp, #4]
   16a18:	ldr	r1, [sp, #16]
   16a1c:	str	r0, [r1, #4]
   16a20:	ldr	r0, [fp, #-4]
   16a24:	ldr	r1, [fp, #-20]	; 0xffffffec
   16a28:	bl	1f970 <ftello64@plt+0xe4b0>
   16a2c:	movw	r1, #0
   16a30:	cmp	r0, r1
   16a34:	bne	16a3c <ftello64@plt+0x557c>
   16a38:	bl	1b990 <ftello64@plt+0xa4d0>
   16a3c:	ldr	r0, [fp, #-4]
   16a40:	ldr	r1, [sp, #16]
   16a44:	bl	1f970 <ftello64@plt+0xe4b0>
   16a48:	movw	r1, #0
   16a4c:	cmp	r0, r1
   16a50:	bne	16a58 <ftello64@plt+0x5598>
   16a54:	bl	1b990 <ftello64@plt+0xa4d0>
   16a58:	ldr	r0, [fp, #-20]	; 0xffffffec
   16a5c:	ldr	r0, [r0, #4]
   16a60:	ldr	r1, [fp, #-8]
   16a64:	ldr	r2, [fp, #-12]
   16a68:	add	r1, r1, r2, lsl #2
   16a6c:	str	r0, [r1]
   16a70:	mov	sp, fp
   16a74:	pop	{fp, pc}
   16a78:	sub	sp, sp, #16
   16a7c:	str	r0, [sp, #12]
   16a80:	str	r1, [sp, #8]
   16a84:	str	r2, [sp, #4]
   16a88:	ldr	r0, [sp, #12]
   16a8c:	ldr	r1, [sp, #8]
   16a90:	ldr	r0, [r0, r1, lsl #2]
   16a94:	str	r0, [sp]
   16a98:	ldr	r0, [sp, #12]
   16a9c:	ldr	r1, [sp, #4]
   16aa0:	ldr	r1, [r0, r1, lsl #2]
   16aa4:	ldr	r2, [sp, #8]
   16aa8:	str	r1, [r0, r2, lsl #2]
   16aac:	ldr	r0, [sp]
   16ab0:	ldr	r1, [sp, #12]
   16ab4:	ldr	r2, [sp, #4]
   16ab8:	add	r1, r1, r2, lsl #2
   16abc:	str	r0, [r1]
   16ac0:	add	sp, sp, #16
   16ac4:	bx	lr
   16ac8:	push	{fp, lr}
   16acc:	mov	fp, sp
   16ad0:	sub	sp, sp, #8
   16ad4:	str	r0, [sp, #4]
   16ad8:	ldr	r0, [sp, #4]
   16adc:	bl	1ee9c <ftello64@plt+0xd9dc>
   16ae0:	mov	sp, fp
   16ae4:	pop	{fp, pc}
   16ae8:	sub	sp, sp, #12
   16aec:	str	r0, [sp, #8]
   16af0:	str	r1, [sp, #4]
   16af4:	ldr	r0, [sp, #8]
   16af8:	str	r0, [sp]
   16afc:	ldr	r0, [sp]
   16b00:	ldr	r0, [r0]
   16b04:	ldr	r1, [sp, #4]
   16b08:	udiv	r2, r0, r1
   16b0c:	mls	r0, r2, r1, r0
   16b10:	add	sp, sp, #12
   16b14:	bx	lr
   16b18:	sub	sp, sp, #16
   16b1c:	str	r0, [sp, #12]
   16b20:	str	r1, [sp, #8]
   16b24:	ldr	r0, [sp, #12]
   16b28:	str	r0, [sp, #4]
   16b2c:	ldr	r0, [sp, #8]
   16b30:	str	r0, [sp]
   16b34:	ldr	r0, [sp, #4]
   16b38:	ldr	r0, [r0]
   16b3c:	ldr	r1, [sp]
   16b40:	ldr	r1, [r1]
   16b44:	cmp	r0, r1
   16b48:	movw	r0, #0
   16b4c:	moveq	r0, #1
   16b50:	and	r0, r0, #1
   16b54:	add	sp, sp, #16
   16b58:	bx	lr
   16b5c:	push	{fp, lr}
   16b60:	mov	fp, sp
   16b64:	sub	sp, sp, #64	; 0x40
   16b68:	str	r0, [fp, #-8]
   16b6c:	str	r1, [fp, #-12]
   16b70:	ldr	r0, [fp, #-12]
   16b74:	cmp	r0, #0
   16b78:	bne	16b94 <ftello64@plt+0x56d4>
   16b7c:	movw	r0, #0
   16b80:	str	r0, [fp, #-28]	; 0xffffffe4
   16b84:	ldr	r1, [fp, #-28]	; 0xffffffe4
   16b88:	bl	16d10 <ftello64@plt+0x5850>
   16b8c:	str	r0, [fp, #-4]
   16b90:	b	16d04 <ftello64@plt+0x5844>
   16b94:	movw	r0, #0
   16b98:	str	r0, [fp, #-16]
   16b9c:	ldr	r1, [fp, #-8]
   16ba0:	cmp	r1, r0
   16ba4:	beq	16bd8 <ftello64@plt+0x5718>
   16ba8:	ldr	r0, [fp, #-8]
   16bac:	movw	r1, #11764	; 0x2df4
   16bb0:	movt	r1, #2
   16bb4:	bl	1dfd0 <ftello64@plt+0xcb10>
   16bb8:	str	r0, [fp, #-16]
   16bbc:	movw	r1, #0
   16bc0:	cmp	r0, r1
   16bc4:	bne	16bd4 <ftello64@plt+0x5714>
   16bc8:	movw	r0, #0
   16bcc:	str	r0, [fp, #-4]
   16bd0:	b	16d04 <ftello64@plt+0x5844>
   16bd4:	b	16bd8 <ftello64@plt+0x5718>
   16bd8:	ldr	r0, [fp, #-16]
   16bdc:	ldr	r1, [fp, #-8]
   16be0:	bl	16d10 <ftello64@plt+0x5850>
   16be4:	str	r0, [fp, #-20]	; 0xffffffec
   16be8:	ldr	r0, [fp, #-16]
   16bec:	movw	r1, #0
   16bf0:	cmp	r0, r1
   16bf4:	beq	16c54 <ftello64@plt+0x5794>
   16bf8:	ldr	r0, [fp, #-16]
   16bfc:	ldr	r1, [fp, #-20]	; 0xffffffec
   16c00:	add	r1, r1, #12
   16c04:	ldr	r2, [fp, #-12]
   16c08:	movw	r3, #2048	; 0x800
   16c0c:	cmp	r3, r2
   16c10:	str	r0, [sp, #32]
   16c14:	str	r1, [sp, #28]
   16c18:	bcs	16c28 <ftello64@plt+0x5768>
   16c1c:	movw	r0, #2048	; 0x800
   16c20:	str	r0, [sp, #24]
   16c24:	b	16c30 <ftello64@plt+0x5770>
   16c28:	ldr	r0, [fp, #-12]
   16c2c:	str	r0, [sp, #24]
   16c30:	ldr	r0, [sp, #24]
   16c34:	ldr	r1, [sp, #32]
   16c38:	str	r0, [sp, #20]
   16c3c:	mov	r0, r1
   16c40:	ldr	r1, [sp, #28]
   16c44:	movw	r2, #0
   16c48:	ldr	r3, [sp, #20]
   16c4c:	bl	113c4 <setvbuf@plt>
   16c50:	b	16cfc <ftello64@plt+0x583c>
   16c54:	ldr	r0, [fp, #-20]	; 0xffffffec
   16c58:	movw	r1, #0
   16c5c:	str	r1, [r0, #12]
   16c60:	ldr	r0, [fp, #-20]	; 0xffffffec
   16c64:	add	r0, r0, #12
   16c68:	add	r0, r0, #4
   16c6c:	ldr	r1, [fp, #-12]
   16c70:	movw	r2, #1024	; 0x400
   16c74:	cmp	r2, r1
   16c78:	str	r0, [sp, #16]
   16c7c:	bcs	16c8c <ftello64@plt+0x57cc>
   16c80:	movw	r0, #1024	; 0x400
   16c84:	str	r0, [sp, #12]
   16c88:	b	16c94 <ftello64@plt+0x57d4>
   16c8c:	ldr	r0, [fp, #-12]
   16c90:	str	r0, [sp, #12]
   16c94:	ldr	r0, [sp, #12]
   16c98:	ldr	r1, [sp, #16]
   16c9c:	str	r0, [sp, #8]
   16ca0:	mov	r0, r1
   16ca4:	ldr	r1, [sp, #8]
   16ca8:	bl	16d64 <ftello64@plt+0x58a4>
   16cac:	tst	r0, #1
   16cb0:	bne	16cec <ftello64@plt+0x582c>
   16cb4:	bl	113ac <__errno_location@plt>
   16cb8:	ldr	r0, [r0]
   16cbc:	str	r0, [fp, #-24]	; 0xffffffe8
   16cc0:	ldr	r0, [fp, #-20]	; 0xffffffec
   16cc4:	bl	16e24 <ftello64@plt+0x5964>
   16cc8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16ccc:	str	r0, [sp, #4]
   16cd0:	str	r1, [sp]
   16cd4:	bl	113ac <__errno_location@plt>
   16cd8:	ldr	r1, [sp]
   16cdc:	str	r1, [r0]
   16ce0:	movw	r0, #0
   16ce4:	str	r0, [fp, #-4]
   16ce8:	b	16d04 <ftello64@plt+0x5844>
   16cec:	ldr	r0, [fp, #-20]	; 0xffffffec
   16cf0:	add	r0, r0, #12
   16cf4:	add	r0, r0, #4
   16cf8:	bl	177ac <ftello64@plt+0x62ec>
   16cfc:	ldr	r0, [fp, #-20]	; 0xffffffec
   16d00:	str	r0, [fp, #-4]
   16d04:	ldr	r0, [fp, #-4]
   16d08:	mov	sp, fp
   16d0c:	pop	{fp, pc}
   16d10:	push	{fp, lr}
   16d14:	mov	fp, sp
   16d18:	sub	sp, sp, #16
   16d1c:	str	r0, [fp, #-4]
   16d20:	str	r1, [sp, #8]
   16d24:	movw	r0, #2076	; 0x81c
   16d28:	bl	18c58 <ftello64@plt+0x7798>
   16d2c:	str	r0, [sp, #4]
   16d30:	ldr	r0, [fp, #-4]
   16d34:	ldr	r1, [sp, #4]
   16d38:	str	r0, [r1]
   16d3c:	ldr	r0, [sp, #4]
   16d40:	movw	r1, #29064	; 0x7188
   16d44:	movt	r1, #1
   16d48:	str	r1, [r0, #4]
   16d4c:	ldr	r0, [sp, #8]
   16d50:	ldr	r1, [sp, #4]
   16d54:	str	r0, [r1, #8]
   16d58:	ldr	r0, [sp, #4]
   16d5c:	mov	sp, fp
   16d60:	pop	{fp, pc}
   16d64:	push	{fp, lr}
   16d68:	mov	fp, sp
   16d6c:	sub	sp, sp, #24
   16d70:	str	r0, [fp, #-8]
   16d74:	str	r1, [sp, #12]
   16d78:	ldr	r0, [fp, #-8]
   16d7c:	str	r0, [sp, #8]
   16d80:	ldr	r0, [sp, #8]
   16d84:	ldr	r1, [sp, #12]
   16d88:	add	r0, r0, r1
   16d8c:	str	r0, [sp, #4]
   16d90:	ldr	r0, [sp, #8]
   16d94:	ldr	r1, [sp, #4]
   16d98:	cmp	r0, r1
   16d9c:	bcs	16e08 <ftello64@plt+0x5948>
   16da0:	ldr	r0, [sp, #8]
   16da4:	ldr	r1, [sp, #4]
   16da8:	ldr	r2, [sp, #8]
   16dac:	sub	r1, r1, r2
   16db0:	movw	r2, #0
   16db4:	bl	1146c <getrandom@plt>
   16db8:	str	r0, [sp]
   16dbc:	ldr	r0, [sp]
   16dc0:	movw	r1, #0
   16dc4:	cmp	r1, r0
   16dc8:	bgt	16de0 <ftello64@plt+0x5920>
   16dcc:	ldr	r0, [sp]
   16dd0:	ldr	r1, [sp, #8]
   16dd4:	add	r0, r1, r0
   16dd8:	str	r0, [sp, #8]
   16ddc:	b	16e04 <ftello64@plt+0x5944>
   16de0:	bl	113ac <__errno_location@plt>
   16de4:	ldr	r0, [r0]
   16de8:	cmp	r0, #4
   16dec:	beq	16e00 <ftello64@plt+0x5940>
   16df0:	movw	r0, #0
   16df4:	and	r0, r0, #1
   16df8:	strb	r0, [fp, #-1]
   16dfc:	b	16e14 <ftello64@plt+0x5954>
   16e00:	b	16e04 <ftello64@plt+0x5944>
   16e04:	b	16d90 <ftello64@plt+0x58d0>
   16e08:	movw	r0, #1
   16e0c:	and	r0, r0, #1
   16e10:	strb	r0, [fp, #-1]
   16e14:	ldrb	r0, [fp, #-1]
   16e18:	and	r0, r0, #1
   16e1c:	mov	sp, fp
   16e20:	pop	{fp, pc}
   16e24:	push	{fp, lr}
   16e28:	mov	fp, sp
   16e2c:	sub	sp, sp, #16
   16e30:	str	r0, [fp, #-4]
   16e34:	ldr	r0, [fp, #-4]
   16e38:	ldr	r0, [r0]
   16e3c:	str	r0, [sp, #8]
   16e40:	ldr	r0, [fp, #-4]
   16e44:	movw	r1, #2076	; 0x81c
   16e48:	bl	11448 <explicit_bzero@plt>
   16e4c:	ldr	r0, [fp, #-4]
   16e50:	bl	1e0fc <ftello64@plt+0xcc3c>
   16e54:	ldr	r0, [sp, #8]
   16e58:	movw	r1, #0
   16e5c:	cmp	r0, r1
   16e60:	beq	16e74 <ftello64@plt+0x59b4>
   16e64:	ldr	r0, [sp, #8]
   16e68:	bl	132dc <ftello64@plt+0x1e1c>
   16e6c:	str	r0, [sp, #4]
   16e70:	b	16e80 <ftello64@plt+0x59c0>
   16e74:	movw	r0, #0
   16e78:	str	r0, [sp, #4]
   16e7c:	b	16e80 <ftello64@plt+0x59c0>
   16e80:	ldr	r0, [sp, #4]
   16e84:	mov	sp, fp
   16e88:	pop	{fp, pc}
   16e8c:	sub	sp, sp, #8
   16e90:	str	r0, [sp, #4]
   16e94:	str	r1, [sp]
   16e98:	ldr	r0, [sp]
   16e9c:	ldr	r1, [sp, #4]
   16ea0:	str	r0, [r1, #4]
   16ea4:	add	sp, sp, #8
   16ea8:	bx	lr
   16eac:	sub	sp, sp, #8
   16eb0:	str	r0, [sp, #4]
   16eb4:	str	r1, [sp]
   16eb8:	ldr	r0, [sp]
   16ebc:	ldr	r1, [sp, #4]
   16ec0:	str	r0, [r1, #8]
   16ec4:	add	sp, sp, #8
   16ec8:	bx	lr
   16ecc:	push	{fp, lr}
   16ed0:	mov	fp, sp
   16ed4:	sub	sp, sp, #16
   16ed8:	str	r0, [fp, #-4]
   16edc:	str	r1, [sp, #8]
   16ee0:	str	r2, [sp, #4]
   16ee4:	ldr	r0, [fp, #-4]
   16ee8:	ldr	r0, [r0]
   16eec:	movw	r1, #0
   16ef0:	cmp	r0, r1
   16ef4:	beq	16f0c <ftello64@plt+0x5a4c>
   16ef8:	ldr	r0, [fp, #-4]
   16efc:	ldr	r1, [sp, #8]
   16f00:	ldr	r2, [sp, #4]
   16f04:	bl	16f28 <ftello64@plt+0x5a68>
   16f08:	b	16f20 <ftello64@plt+0x5a60>
   16f0c:	ldr	r0, [fp, #-4]
   16f10:	add	r0, r0, #12
   16f14:	ldr	r1, [sp, #8]
   16f18:	ldr	r2, [sp, #4]
   16f1c:	bl	17004 <ftello64@plt+0x5b44>
   16f20:	mov	sp, fp
   16f24:	pop	{fp, pc}
   16f28:	push	{fp, lr}
   16f2c:	mov	fp, sp
   16f30:	sub	sp, sp, #32
   16f34:	str	r0, [fp, #-4]
   16f38:	str	r1, [fp, #-8]
   16f3c:	str	r2, [fp, #-12]
   16f40:	ldr	r0, [fp, #-8]
   16f44:	ldr	r2, [fp, #-12]
   16f48:	ldr	r1, [fp, #-4]
   16f4c:	ldr	r3, [r1]
   16f50:	movw	r1, #1
   16f54:	bl	11460 <fread_unlocked@plt>
   16f58:	str	r0, [sp, #16]
   16f5c:	bl	113ac <__errno_location@plt>
   16f60:	ldr	r0, [r0]
   16f64:	str	r0, [sp, #12]
   16f68:	ldr	r0, [sp, #16]
   16f6c:	ldr	r1, [fp, #-8]
   16f70:	add	r0, r1, r0
   16f74:	str	r0, [fp, #-8]
   16f78:	ldr	r0, [sp, #16]
   16f7c:	ldr	r1, [fp, #-12]
   16f80:	sub	r0, r1, r0
   16f84:	str	r0, [fp, #-12]
   16f88:	ldr	r0, [fp, #-12]
   16f8c:	cmp	r0, #0
   16f90:	bne	16f98 <ftello64@plt+0x5ad8>
   16f94:	b	16ffc <ftello64@plt+0x5b3c>
   16f98:	ldr	r0, [fp, #-4]
   16f9c:	ldr	r0, [r0]
   16fa0:	bl	112ec <ferror_unlocked@plt>
   16fa4:	cmp	r0, #0
   16fa8:	beq	16fb8 <ftello64@plt+0x5af8>
   16fac:	ldr	r0, [sp, #12]
   16fb0:	str	r0, [sp, #8]
   16fb4:	b	16fc4 <ftello64@plt+0x5b04>
   16fb8:	movw	r0, #0
   16fbc:	str	r0, [sp, #8]
   16fc0:	b	16fc4 <ftello64@plt+0x5b04>
   16fc4:	ldr	r0, [sp, #8]
   16fc8:	str	r0, [sp, #4]
   16fcc:	bl	113ac <__errno_location@plt>
   16fd0:	ldr	r1, [sp, #4]
   16fd4:	str	r1, [r0]
   16fd8:	ldr	r0, [fp, #-4]
   16fdc:	ldr	r0, [r0, #4]
   16fe0:	ldr	r2, [fp, #-4]
   16fe4:	ldr	r2, [r2, #8]
   16fe8:	str	r0, [sp]
   16fec:	mov	r0, r2
   16ff0:	ldr	r2, [sp]
   16ff4:	blx	r2
   16ff8:	b	16f40 <ftello64@plt+0x5a80>
   16ffc:	mov	sp, fp
   17000:	pop	{fp, pc}
   17004:	push	{fp, lr}
   17008:	mov	fp, sp
   1700c:	sub	sp, sp, #24
   17010:	str	r0, [fp, #-4]
   17014:	str	r1, [fp, #-8]
   17018:	str	r2, [sp, #12]
   1701c:	ldr	r0, [fp, #-4]
   17020:	ldr	r0, [r0]
   17024:	str	r0, [sp, #8]
   17028:	ldr	r0, [fp, #-8]
   1702c:	str	r0, [sp, #4]
   17030:	ldr	r0, [sp, #12]
   17034:	ldr	r1, [sp, #8]
   17038:	cmp	r0, r1
   1703c:	bhi	17080 <ftello64@plt+0x5bc0>
   17040:	ldr	r0, [fp, #-8]
   17044:	ldr	r1, [fp, #-4]
   17048:	add	r1, r1, #1040	; 0x410
   1704c:	add	r1, r1, #1024	; 0x400
   17050:	ldr	r2, [sp, #8]
   17054:	movw	r3, #0
   17058:	sub	r2, r3, r2
   1705c:	add	r1, r1, r2
   17060:	ldr	r2, [sp, #12]
   17064:	bl	1122c <memcpy@plt>
   17068:	ldr	r0, [sp, #8]
   1706c:	ldr	r1, [sp, #12]
   17070:	sub	r0, r0, r1
   17074:	ldr	r1, [fp, #-4]
   17078:	str	r0, [r1]
   1707c:	b	17160 <ftello64@plt+0x5ca0>
   17080:	ldr	r0, [fp, #-8]
   17084:	ldr	r1, [fp, #-4]
   17088:	add	r1, r1, #1040	; 0x410
   1708c:	add	r1, r1, #1024	; 0x400
   17090:	ldr	r2, [sp, #8]
   17094:	movw	r3, #0
   17098:	sub	r2, r3, r2
   1709c:	add	r1, r1, r2
   170a0:	ldr	r2, [sp, #8]
   170a4:	bl	1122c <memcpy@plt>
   170a8:	ldr	r0, [sp, #4]
   170ac:	ldr	r1, [sp, #8]
   170b0:	add	r0, r0, r1
   170b4:	str	r0, [fp, #-8]
   170b8:	ldr	r0, [sp, #8]
   170bc:	ldr	r1, [sp, #12]
   170c0:	sub	r0, r1, r0
   170c4:	str	r0, [sp, #12]
   170c8:	ldr	r0, [fp, #-8]
   170cc:	and	r0, r0, #3
   170d0:	cmp	r0, #0
   170d4:	bne	17140 <ftello64@plt+0x5c80>
   170d8:	ldr	r0, [fp, #-8]
   170dc:	str	r0, [sp]
   170e0:	ldr	r0, [sp, #12]
   170e4:	movw	r1, #1024	; 0x400
   170e8:	cmp	r1, r0
   170ec:	bhi	17138 <ftello64@plt+0x5c78>
   170f0:	ldr	r0, [fp, #-4]
   170f4:	add	r0, r0, #4
   170f8:	ldr	r1, [sp]
   170fc:	bl	1722c <ftello64@plt+0x5d6c>
   17100:	ldr	r0, [sp]
   17104:	add	r0, r0, #1024	; 0x400
   17108:	str	r0, [sp]
   1710c:	ldr	r0, [sp, #12]
   17110:	sub	r0, r0, #1024	; 0x400
   17114:	str	r0, [sp, #12]
   17118:	ldr	r0, [sp, #12]
   1711c:	cmp	r0, #0
   17120:	bne	17134 <ftello64@plt+0x5c74>
   17124:	ldr	r0, [fp, #-4]
   17128:	movw	r1, #0
   1712c:	str	r1, [r0]
   17130:	b	17160 <ftello64@plt+0x5ca0>
   17134:	b	170e0 <ftello64@plt+0x5c20>
   17138:	ldr	r0, [sp]
   1713c:	str	r0, [fp, #-8]
   17140:	ldr	r0, [fp, #-4]
   17144:	add	r0, r0, #4
   17148:	ldr	r1, [fp, #-4]
   1714c:	add	r1, r1, #1040	; 0x410
   17150:	bl	1722c <ftello64@plt+0x5d6c>
   17154:	movw	r0, #1024	; 0x400
   17158:	str	r0, [sp, #8]
   1715c:	b	17028 <ftello64@plt+0x5b68>
   17160:	mov	sp, fp
   17164:	pop	{fp, pc}
   17168:	push	{fp, lr}
   1716c:	mov	fp, sp
   17170:	sub	sp, sp, #8
   17174:	str	r0, [sp, #4]
   17178:	ldr	r0, [sp, #4]
   1717c:	bl	16e24 <ftello64@plt+0x5964>
   17180:	mov	sp, fp
   17184:	pop	{fp, pc}
   17188:	push	{fp, lr}
   1718c:	mov	fp, sp
   17190:	sub	sp, sp, #24
   17194:	str	r0, [fp, #-4]
   17198:	ldr	r0, [fp, #-4]
   1719c:	movw	r1, #0
   171a0:	cmp	r0, r1
   171a4:	beq	17228 <ftello64@plt+0x5d68>
   171a8:	movw	r0, #16680	; 0x4128
   171ac:	movt	r0, #3
   171b0:	ldr	r0, [r0]
   171b4:	str	r0, [fp, #-8]
   171b8:	bl	113ac <__errno_location@plt>
   171bc:	ldr	r1, [r0]
   171c0:	str	r1, [sp, #12]
   171c4:	bl	113ac <__errno_location@plt>
   171c8:	ldr	r0, [r0]
   171cc:	cmp	r0, #0
   171d0:	bne	171e8 <ftello64@plt+0x5d28>
   171d4:	movw	r0, #11767	; 0x2df7
   171d8:	movt	r0, #2
   171dc:	bl	1137c <gettext@plt>
   171e0:	str	r0, [sp, #8]
   171e4:	b	171f8 <ftello64@plt+0x5d38>
   171e8:	movw	r0, #11783	; 0x2e07
   171ec:	movt	r0, #2
   171f0:	bl	1137c <gettext@plt>
   171f4:	str	r0, [sp, #8]
   171f8:	ldr	r0, [sp, #8]
   171fc:	ldr	r1, [fp, #-4]
   17200:	str	r0, [sp, #4]
   17204:	mov	r0, r1
   17208:	bl	1604c <ftello64@plt+0x4b8c>
   1720c:	ldr	r1, [fp, #-8]
   17210:	str	r0, [sp]
   17214:	mov	r0, r1
   17218:	ldr	r1, [sp, #12]
   1721c:	ldr	r2, [sp, #4]
   17220:	ldr	r3, [sp]
   17224:	bl	11304 <error@plt>
   17228:	bl	11490 <abort@plt>
   1722c:	push	{fp, lr}
   17230:	mov	fp, sp
   17234:	sub	sp, sp, #104	; 0x68
   17238:	str	r0, [fp, #-4]
   1723c:	str	r1, [fp, #-8]
   17240:	ldr	r0, [fp, #-4]
   17244:	ldr	r0, [r0, #1024]	; 0x400
   17248:	str	r0, [fp, #-12]
   1724c:	ldr	r0, [fp, #-4]
   17250:	ldr	r0, [r0, #1028]	; 0x404
   17254:	ldr	r1, [fp, #-4]
   17258:	ldr	r2, [r1, #1032]	; 0x408
   1725c:	add	r2, r2, #1
   17260:	str	r2, [r1, #1032]	; 0x408
   17264:	add	r0, r0, r2
   17268:	str	r0, [fp, #-16]
   1726c:	ldr	r0, [fp, #-4]
   17270:	str	r0, [fp, #-20]	; 0xffffffec
   17274:	ldr	r0, [fp, #-8]
   17278:	str	r0, [fp, #-24]	; 0xffffffe8
   1727c:	ldr	r0, [fp, #-12]
   17280:	ldr	r1, [fp, #-12]
   17284:	lsl	r1, r1, #13
   17288:	eor	r0, r0, r1
   1728c:	ldr	r1, [fp, #-20]	; 0xffffffec
   17290:	ldr	r1, [r1, #512]	; 0x200
   17294:	add	r0, r0, r1
   17298:	str	r0, [fp, #-12]
   1729c:	ldr	r0, [fp, #-20]	; 0xffffffec
   172a0:	ldr	r0, [r0]
   172a4:	str	r0, [fp, #-28]	; 0xffffffe4
   172a8:	ldr	r0, [fp, #-4]
   172ac:	ldr	r1, [fp, #-28]	; 0xffffffe4
   172b0:	bl	17740 <ftello64@plt+0x6280>
   172b4:	ldr	r1, [fp, #-12]
   172b8:	add	r0, r0, r1
   172bc:	ldr	r1, [fp, #-16]
   172c0:	add	r0, r0, r1
   172c4:	str	r0, [fp, #-32]	; 0xffffffe0
   172c8:	ldr	r1, [fp, #-20]	; 0xffffffec
   172cc:	str	r0, [r1]
   172d0:	ldr	r0, [fp, #-4]
   172d4:	ldr	r1, [fp, #-32]	; 0xffffffe0
   172d8:	lsr	r1, r1, #8
   172dc:	bl	17740 <ftello64@plt+0x6280>
   172e0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   172e4:	add	r0, r0, r1
   172e8:	bl	17788 <ftello64@plt+0x62c8>
   172ec:	str	r0, [fp, #-16]
   172f0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   172f4:	str	r0, [r1]
   172f8:	ldr	r0, [fp, #-12]
   172fc:	ldr	r1, [fp, #-12]
   17300:	str	r0, [sp, #12]
   17304:	mov	r0, r1
   17308:	bl	17788 <ftello64@plt+0x62c8>
   1730c:	lsr	r0, r0, #6
   17310:	ldr	r1, [sp, #12]
   17314:	eor	r0, r1, r0
   17318:	ldr	r1, [fp, #-20]	; 0xffffffec
   1731c:	ldr	r1, [r1, #516]	; 0x204
   17320:	add	r0, r0, r1
   17324:	str	r0, [fp, #-12]
   17328:	ldr	r0, [fp, #-20]	; 0xffffffec
   1732c:	ldr	r0, [r0, #4]
   17330:	str	r0, [fp, #-36]	; 0xffffffdc
   17334:	ldr	r0, [fp, #-4]
   17338:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1733c:	bl	17740 <ftello64@plt+0x6280>
   17340:	ldr	r1, [fp, #-12]
   17344:	add	r0, r0, r1
   17348:	ldr	r1, [fp, #-16]
   1734c:	add	r0, r0, r1
   17350:	str	r0, [fp, #-40]	; 0xffffffd8
   17354:	ldr	r1, [fp, #-20]	; 0xffffffec
   17358:	str	r0, [r1, #4]
   1735c:	ldr	r0, [fp, #-4]
   17360:	ldr	r1, [fp, #-40]	; 0xffffffd8
   17364:	lsr	r1, r1, #8
   17368:	bl	17740 <ftello64@plt+0x6280>
   1736c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   17370:	add	r0, r0, r1
   17374:	bl	17788 <ftello64@plt+0x62c8>
   17378:	str	r0, [fp, #-16]
   1737c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17380:	str	r0, [r1, #4]
   17384:	ldr	r0, [fp, #-12]
   17388:	ldr	r1, [fp, #-12]
   1738c:	lsl	r1, r1, #2
   17390:	eor	r0, r0, r1
   17394:	ldr	r1, [fp, #-20]	; 0xffffffec
   17398:	ldr	r1, [r1, #520]	; 0x208
   1739c:	add	r0, r0, r1
   173a0:	str	r0, [fp, #-12]
   173a4:	ldr	r0, [fp, #-20]	; 0xffffffec
   173a8:	ldr	r0, [r0, #8]
   173ac:	str	r0, [fp, #-44]	; 0xffffffd4
   173b0:	ldr	r0, [fp, #-4]
   173b4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   173b8:	bl	17740 <ftello64@plt+0x6280>
   173bc:	ldr	r1, [fp, #-12]
   173c0:	add	r0, r0, r1
   173c4:	ldr	r1, [fp, #-16]
   173c8:	add	r0, r0, r1
   173cc:	str	r0, [fp, #-48]	; 0xffffffd0
   173d0:	ldr	r1, [fp, #-20]	; 0xffffffec
   173d4:	str	r0, [r1, #8]
   173d8:	ldr	r0, [fp, #-4]
   173dc:	ldr	r1, [fp, #-48]	; 0xffffffd0
   173e0:	lsr	r1, r1, #8
   173e4:	bl	17740 <ftello64@plt+0x6280>
   173e8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   173ec:	add	r0, r0, r1
   173f0:	bl	17788 <ftello64@plt+0x62c8>
   173f4:	str	r0, [fp, #-16]
   173f8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   173fc:	str	r0, [r1, #8]
   17400:	ldr	r0, [fp, #-12]
   17404:	ldr	r1, [fp, #-12]
   17408:	str	r0, [sp, #8]
   1740c:	mov	r0, r1
   17410:	bl	17788 <ftello64@plt+0x62c8>
   17414:	lsr	r0, r0, #16
   17418:	ldr	r1, [sp, #8]
   1741c:	eor	r0, r1, r0
   17420:	ldr	r1, [fp, #-20]	; 0xffffffec
   17424:	ldr	r1, [r1, #524]	; 0x20c
   17428:	add	r0, r0, r1
   1742c:	str	r0, [fp, #-12]
   17430:	ldr	r0, [fp, #-20]	; 0xffffffec
   17434:	ldr	r0, [r0, #12]
   17438:	str	r0, [sp, #52]	; 0x34
   1743c:	ldr	r0, [fp, #-4]
   17440:	ldr	r1, [sp, #52]	; 0x34
   17444:	bl	17740 <ftello64@plt+0x6280>
   17448:	ldr	r1, [fp, #-12]
   1744c:	add	r0, r0, r1
   17450:	ldr	r1, [fp, #-16]
   17454:	add	r0, r0, r1
   17458:	str	r0, [sp, #48]	; 0x30
   1745c:	ldr	r1, [fp, #-20]	; 0xffffffec
   17460:	str	r0, [r1, #12]
   17464:	ldr	r0, [fp, #-4]
   17468:	ldr	r1, [sp, #48]	; 0x30
   1746c:	lsr	r1, r1, #8
   17470:	bl	17740 <ftello64@plt+0x6280>
   17474:	ldr	r1, [sp, #52]	; 0x34
   17478:	add	r0, r0, r1
   1747c:	bl	17788 <ftello64@plt+0x62c8>
   17480:	str	r0, [fp, #-16]
   17484:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17488:	str	r0, [r1, #12]
   1748c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17490:	add	r0, r0, #16
   17494:	str	r0, [fp, #-24]	; 0xffffffe8
   17498:	ldr	r0, [fp, #-20]	; 0xffffffec
   1749c:	add	r0, r0, #16
   174a0:	str	r0, [fp, #-20]	; 0xffffffec
   174a4:	ldr	r1, [fp, #-4]
   174a8:	add	r1, r1, #512	; 0x200
   174ac:	cmp	r0, r1
   174b0:	bcc	1727c <ftello64@plt+0x5dbc>
   174b4:	b	174b8 <ftello64@plt+0x5ff8>
   174b8:	ldr	r0, [pc, #636]	; 1773c <ftello64@plt+0x627c>
   174bc:	ldr	r1, [fp, #-12]
   174c0:	ldr	r2, [fp, #-12]
   174c4:	lsl	r2, r2, #13
   174c8:	eor	r1, r1, r2
   174cc:	ldr	r2, [fp, #-20]	; 0xffffffec
   174d0:	add	r0, r2, r0
   174d4:	ldr	r0, [r0]
   174d8:	add	r0, r1, r0
   174dc:	str	r0, [fp, #-12]
   174e0:	ldr	r0, [fp, #-20]	; 0xffffffec
   174e4:	ldr	r0, [r0]
   174e8:	str	r0, [sp, #44]	; 0x2c
   174ec:	ldr	r0, [fp, #-4]
   174f0:	ldr	r1, [sp, #44]	; 0x2c
   174f4:	bl	17740 <ftello64@plt+0x6280>
   174f8:	ldr	r1, [fp, #-12]
   174fc:	add	r0, r0, r1
   17500:	ldr	r1, [fp, #-16]
   17504:	add	r0, r0, r1
   17508:	str	r0, [sp, #40]	; 0x28
   1750c:	ldr	r1, [fp, #-20]	; 0xffffffec
   17510:	str	r0, [r1]
   17514:	ldr	r0, [fp, #-4]
   17518:	ldr	r1, [sp, #40]	; 0x28
   1751c:	lsr	r1, r1, #8
   17520:	bl	17740 <ftello64@plt+0x6280>
   17524:	ldr	r1, [sp, #44]	; 0x2c
   17528:	add	r0, r0, r1
   1752c:	bl	17788 <ftello64@plt+0x62c8>
   17530:	str	r0, [fp, #-16]
   17534:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17538:	str	r0, [r1]
   1753c:	ldr	r0, [fp, #-12]
   17540:	ldr	r1, [fp, #-12]
   17544:	str	r0, [sp, #4]
   17548:	mov	r0, r1
   1754c:	bl	17788 <ftello64@plt+0x62c8>
   17550:	ldr	r1, [pc, #480]	; 17738 <ftello64@plt+0x6278>
   17554:	lsr	r0, r0, #6
   17558:	ldr	r2, [sp, #4]
   1755c:	eor	r0, r2, r0
   17560:	ldr	r2, [fp, #-20]	; 0xffffffec
   17564:	add	r1, r2, r1
   17568:	ldr	r1, [r1]
   1756c:	add	r0, r0, r1
   17570:	str	r0, [fp, #-12]
   17574:	ldr	r0, [fp, #-20]	; 0xffffffec
   17578:	ldr	r0, [r0, #4]
   1757c:	str	r0, [sp, #36]	; 0x24
   17580:	ldr	r0, [fp, #-4]
   17584:	ldr	r1, [sp, #36]	; 0x24
   17588:	bl	17740 <ftello64@plt+0x6280>
   1758c:	ldr	r1, [fp, #-12]
   17590:	add	r0, r0, r1
   17594:	ldr	r1, [fp, #-16]
   17598:	add	r0, r0, r1
   1759c:	str	r0, [sp, #32]
   175a0:	ldr	r1, [fp, #-20]	; 0xffffffec
   175a4:	str	r0, [r1, #4]
   175a8:	ldr	r0, [fp, #-4]
   175ac:	ldr	r1, [sp, #32]
   175b0:	lsr	r1, r1, #8
   175b4:	bl	17740 <ftello64@plt+0x6280>
   175b8:	ldr	r1, [sp, #36]	; 0x24
   175bc:	add	r0, r0, r1
   175c0:	bl	17788 <ftello64@plt+0x62c8>
   175c4:	ldr	r1, [pc, #360]	; 17734 <ftello64@plt+0x6274>
   175c8:	str	r0, [fp, #-16]
   175cc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   175d0:	str	r0, [r2, #4]
   175d4:	ldr	r0, [fp, #-12]
   175d8:	ldr	r2, [fp, #-12]
   175dc:	lsl	r2, r2, #2
   175e0:	eor	r0, r0, r2
   175e4:	ldr	r2, [fp, #-20]	; 0xffffffec
   175e8:	add	r1, r2, r1
   175ec:	ldr	r1, [r1]
   175f0:	add	r0, r0, r1
   175f4:	str	r0, [fp, #-12]
   175f8:	ldr	r0, [fp, #-20]	; 0xffffffec
   175fc:	ldr	r0, [r0, #8]
   17600:	str	r0, [sp, #28]
   17604:	ldr	r0, [fp, #-4]
   17608:	ldr	r1, [sp, #28]
   1760c:	bl	17740 <ftello64@plt+0x6280>
   17610:	ldr	r1, [fp, #-12]
   17614:	add	r0, r0, r1
   17618:	ldr	r1, [fp, #-16]
   1761c:	add	r0, r0, r1
   17620:	str	r0, [sp, #24]
   17624:	ldr	r1, [fp, #-20]	; 0xffffffec
   17628:	str	r0, [r1, #8]
   1762c:	ldr	r0, [fp, #-4]
   17630:	ldr	r1, [sp, #24]
   17634:	lsr	r1, r1, #8
   17638:	bl	17740 <ftello64@plt+0x6280>
   1763c:	ldr	r1, [sp, #28]
   17640:	add	r0, r0, r1
   17644:	bl	17788 <ftello64@plt+0x62c8>
   17648:	str	r0, [fp, #-16]
   1764c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17650:	str	r0, [r1, #8]
   17654:	ldr	r0, [fp, #-12]
   17658:	ldr	r1, [fp, #-12]
   1765c:	str	r0, [sp]
   17660:	mov	r0, r1
   17664:	bl	17788 <ftello64@plt+0x62c8>
   17668:	ldr	r1, [pc, #192]	; 17730 <ftello64@plt+0x6270>
   1766c:	lsr	r0, r0, #16
   17670:	ldr	r2, [sp]
   17674:	eor	r0, r2, r0
   17678:	ldr	r2, [fp, #-20]	; 0xffffffec
   1767c:	add	r1, r2, r1
   17680:	ldr	r1, [r1]
   17684:	add	r0, r0, r1
   17688:	str	r0, [fp, #-12]
   1768c:	ldr	r0, [fp, #-20]	; 0xffffffec
   17690:	ldr	r0, [r0, #12]
   17694:	str	r0, [sp, #20]
   17698:	ldr	r0, [fp, #-4]
   1769c:	ldr	r1, [sp, #20]
   176a0:	bl	17740 <ftello64@plt+0x6280>
   176a4:	ldr	r1, [fp, #-12]
   176a8:	add	r0, r0, r1
   176ac:	ldr	r1, [fp, #-16]
   176b0:	add	r0, r0, r1
   176b4:	str	r0, [sp, #16]
   176b8:	ldr	r1, [fp, #-20]	; 0xffffffec
   176bc:	str	r0, [r1, #12]
   176c0:	ldr	r0, [fp, #-4]
   176c4:	ldr	r1, [sp, #16]
   176c8:	lsr	r1, r1, #8
   176cc:	bl	17740 <ftello64@plt+0x6280>
   176d0:	ldr	r1, [sp, #20]
   176d4:	add	r0, r0, r1
   176d8:	bl	17788 <ftello64@plt+0x62c8>
   176dc:	str	r0, [fp, #-16]
   176e0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   176e4:	str	r0, [r1, #12]
   176e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   176ec:	add	r0, r0, #16
   176f0:	str	r0, [fp, #-24]	; 0xffffffe8
   176f4:	ldr	r0, [fp, #-20]	; 0xffffffec
   176f8:	add	r0, r0, #16
   176fc:	str	r0, [fp, #-20]	; 0xffffffec
   17700:	ldr	r1, [fp, #-4]
   17704:	add	r1, r1, #1024	; 0x400
   17708:	cmp	r0, r1
   1770c:	bcc	174b8 <ftello64@plt+0x5ff8>
   17710:	ldr	r0, [fp, #-12]
   17714:	ldr	r1, [fp, #-4]
   17718:	str	r0, [r1, #1024]	; 0x400
   1771c:	ldr	r0, [fp, #-16]
   17720:	ldr	r1, [fp, #-4]
   17724:	str	r0, [r1, #1028]	; 0x404
   17728:	mov	sp, fp
   1772c:	pop	{fp, pc}
   17730:			; <UNDEFINED> instruction: 0xfffffe0c
   17734:			; <UNDEFINED> instruction: 0xfffffe08
   17738:			; <UNDEFINED> instruction: 0xfffffe04
   1773c:			; <UNDEFINED> instruction: 0xfffffe00
   17740:	sub	sp, sp, #24
   17744:	str	r0, [sp, #20]
   17748:	str	r1, [sp, #16]
   1774c:	ldr	r0, [sp, #20]
   17750:	str	r0, [sp, #12]
   17754:	ldr	r0, [sp, #12]
   17758:	str	r0, [sp, #8]
   1775c:	ldr	r0, [sp, #8]
   17760:	ldr	r1, [sp, #16]
   17764:	and	r1, r1, #1020	; 0x3fc
   17768:	add	r0, r0, r1
   1776c:	str	r0, [sp, #4]
   17770:	ldr	r0, [sp, #4]
   17774:	str	r0, [sp]
   17778:	ldr	r0, [sp]
   1777c:	ldr	r0, [r0]
   17780:	add	sp, sp, #24
   17784:	bx	lr
   17788:	sub	sp, sp, #8
   1778c:	str	r0, [sp, #4]
   17790:	mvn	r0, #0
   17794:	str	r0, [sp]
   17798:	ldr	r0, [sp, #4]
   1779c:	ldr	r1, [sp]
   177a0:	and	r0, r0, r1
   177a4:	add	sp, sp, #8
   177a8:	bx	lr
   177ac:	push	{r4, r5, r6, sl, fp, lr}
   177b0:	add	fp, sp, #16
   177b4:	sub	sp, sp, #48	; 0x30
   177b8:	ldr	r1, [pc, #1728]	; 17e80 <ftello64@plt+0x69c0>
   177bc:	ldr	r2, [pc, #1728]	; 17e84 <ftello64@plt+0x69c4>
   177c0:	ldr	r3, [pc, #1728]	; 17e88 <ftello64@plt+0x69c8>
   177c4:	ldr	ip, [pc, #1728]	; 17e8c <ftello64@plt+0x69cc>
   177c8:	ldr	lr, [pc, #1728]	; 17e90 <ftello64@plt+0x69d0>
   177cc:	ldr	r4, [pc, #1728]	; 17e94 <ftello64@plt+0x69d4>
   177d0:	ldr	r5, [pc, #1728]	; 17e98 <ftello64@plt+0x69d8>
   177d4:	ldr	r6, [pc, #1728]	; 17e9c <ftello64@plt+0x69dc>
   177d8:	str	r0, [fp, #-20]	; 0xffffffec
   177dc:	str	r6, [fp, #-24]	; 0xffffffe8
   177e0:	str	r5, [fp, #-28]	; 0xffffffe4
   177e4:	str	r4, [sp, #32]
   177e8:	str	lr, [sp, #28]
   177ec:	str	ip, [sp, #24]
   177f0:	str	r3, [sp, #20]
   177f4:	str	r2, [sp, #16]
   177f8:	str	r1, [sp, #12]
   177fc:	movw	r0, #0
   17800:	str	r0, [sp, #8]
   17804:	ldr	r0, [sp, #8]
   17808:	cmp	r0, #256	; 0x100
   1780c:	bge	17b2c <ftello64@plt+0x666c>
   17810:	ldr	r0, [fp, #-20]	; 0xffffffec
   17814:	ldr	r1, [sp, #8]
   17818:	ldr	r0, [r0, r1, lsl #2]
   1781c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17820:	add	r0, r1, r0
   17824:	str	r0, [fp, #-24]	; 0xffffffe8
   17828:	ldr	r0, [fp, #-20]	; 0xffffffec
   1782c:	ldr	r1, [sp, #8]
   17830:	add	r0, r0, r1, lsl #2
   17834:	ldr	r0, [r0, #4]
   17838:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1783c:	add	r0, r1, r0
   17840:	str	r0, [fp, #-28]	; 0xffffffe4
   17844:	ldr	r0, [fp, #-20]	; 0xffffffec
   17848:	ldr	r1, [sp, #8]
   1784c:	add	r0, r0, r1, lsl #2
   17850:	ldr	r0, [r0, #8]
   17854:	ldr	r1, [sp, #32]
   17858:	add	r0, r1, r0
   1785c:	str	r0, [sp, #32]
   17860:	ldr	r0, [fp, #-20]	; 0xffffffec
   17864:	ldr	r1, [sp, #8]
   17868:	add	r0, r0, r1, lsl #2
   1786c:	ldr	r0, [r0, #12]
   17870:	ldr	r1, [sp, #28]
   17874:	add	r0, r1, r0
   17878:	str	r0, [sp, #28]
   1787c:	ldr	r0, [fp, #-20]	; 0xffffffec
   17880:	ldr	r1, [sp, #8]
   17884:	add	r0, r0, r1, lsl #2
   17888:	ldr	r0, [r0, #16]
   1788c:	ldr	r1, [sp, #24]
   17890:	add	r0, r1, r0
   17894:	str	r0, [sp, #24]
   17898:	ldr	r0, [fp, #-20]	; 0xffffffec
   1789c:	ldr	r1, [sp, #8]
   178a0:	add	r0, r0, r1, lsl #2
   178a4:	ldr	r0, [r0, #20]
   178a8:	ldr	r1, [sp, #20]
   178ac:	add	r0, r1, r0
   178b0:	str	r0, [sp, #20]
   178b4:	ldr	r0, [fp, #-20]	; 0xffffffec
   178b8:	ldr	r1, [sp, #8]
   178bc:	add	r0, r0, r1, lsl #2
   178c0:	ldr	r0, [r0, #24]
   178c4:	ldr	r1, [sp, #16]
   178c8:	add	r0, r1, r0
   178cc:	str	r0, [sp, #16]
   178d0:	ldr	r0, [fp, #-20]	; 0xffffffec
   178d4:	ldr	r1, [sp, #8]
   178d8:	add	r0, r0, r1, lsl #2
   178dc:	ldr	r0, [r0, #28]
   178e0:	ldr	r1, [sp, #12]
   178e4:	add	r0, r1, r0
   178e8:	str	r0, [sp, #12]
   178ec:	ldr	r0, [fp, #-28]	; 0xffffffe4
   178f0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   178f4:	eor	r0, r1, r0, lsl #11
   178f8:	str	r0, [fp, #-24]	; 0xffffffe8
   178fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17900:	ldr	r1, [sp, #28]
   17904:	add	r0, r1, r0
   17908:	str	r0, [sp, #28]
   1790c:	ldr	r0, [sp, #32]
   17910:	ldr	r1, [fp, #-28]	; 0xffffffe4
   17914:	add	r0, r1, r0
   17918:	str	r0, [fp, #-28]	; 0xffffffe4
   1791c:	ldr	r0, [sp, #32]
   17920:	bl	17788 <ftello64@plt+0x62c8>
   17924:	ldr	r1, [fp, #-28]	; 0xffffffe4
   17928:	eor	r0, r1, r0, lsr #2
   1792c:	str	r0, [fp, #-28]	; 0xffffffe4
   17930:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17934:	ldr	r1, [sp, #24]
   17938:	add	r0, r1, r0
   1793c:	str	r0, [sp, #24]
   17940:	ldr	r0, [sp, #28]
   17944:	ldr	r1, [sp, #32]
   17948:	add	r0, r1, r0
   1794c:	str	r0, [sp, #32]
   17950:	ldr	r0, [sp, #28]
   17954:	ldr	r1, [sp, #32]
   17958:	eor	r0, r1, r0, lsl #8
   1795c:	str	r0, [sp, #32]
   17960:	ldr	r0, [sp, #32]
   17964:	ldr	r1, [sp, #20]
   17968:	add	r0, r1, r0
   1796c:	str	r0, [sp, #20]
   17970:	ldr	r0, [sp, #24]
   17974:	ldr	r1, [sp, #28]
   17978:	add	r0, r1, r0
   1797c:	str	r0, [sp, #28]
   17980:	ldr	r0, [sp, #24]
   17984:	bl	17788 <ftello64@plt+0x62c8>
   17988:	ldr	r1, [sp, #28]
   1798c:	eor	r0, r1, r0, lsr #16
   17990:	str	r0, [sp, #28]
   17994:	ldr	r0, [sp, #28]
   17998:	ldr	r1, [sp, #16]
   1799c:	add	r0, r1, r0
   179a0:	str	r0, [sp, #16]
   179a4:	ldr	r0, [sp, #20]
   179a8:	ldr	r1, [sp, #24]
   179ac:	add	r0, r1, r0
   179b0:	str	r0, [sp, #24]
   179b4:	ldr	r0, [sp, #20]
   179b8:	ldr	r1, [sp, #24]
   179bc:	eor	r0, r1, r0, lsl #10
   179c0:	str	r0, [sp, #24]
   179c4:	ldr	r0, [sp, #24]
   179c8:	ldr	r1, [sp, #12]
   179cc:	add	r0, r1, r0
   179d0:	str	r0, [sp, #12]
   179d4:	ldr	r0, [sp, #16]
   179d8:	ldr	r1, [sp, #20]
   179dc:	add	r0, r1, r0
   179e0:	str	r0, [sp, #20]
   179e4:	ldr	r0, [sp, #16]
   179e8:	bl	17788 <ftello64@plt+0x62c8>
   179ec:	ldr	r1, [sp, #20]
   179f0:	eor	r0, r1, r0, lsr #4
   179f4:	str	r0, [sp, #20]
   179f8:	ldr	r0, [sp, #20]
   179fc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17a00:	add	r0, r1, r0
   17a04:	str	r0, [fp, #-24]	; 0xffffffe8
   17a08:	ldr	r0, [sp, #12]
   17a0c:	ldr	r1, [sp, #16]
   17a10:	add	r0, r1, r0
   17a14:	str	r0, [sp, #16]
   17a18:	ldr	r0, [sp, #12]
   17a1c:	ldr	r1, [sp, #16]
   17a20:	eor	r0, r1, r0, lsl #8
   17a24:	str	r0, [sp, #16]
   17a28:	ldr	r0, [sp, #16]
   17a2c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   17a30:	add	r0, r1, r0
   17a34:	str	r0, [fp, #-28]	; 0xffffffe4
   17a38:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17a3c:	ldr	r1, [sp, #12]
   17a40:	add	r0, r1, r0
   17a44:	str	r0, [sp, #12]
   17a48:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17a4c:	bl	17788 <ftello64@plt+0x62c8>
   17a50:	ldr	r1, [sp, #12]
   17a54:	eor	r0, r1, r0, lsr #9
   17a58:	str	r0, [sp, #12]
   17a5c:	ldr	r0, [sp, #12]
   17a60:	ldr	r1, [sp, #32]
   17a64:	add	r0, r1, r0
   17a68:	str	r0, [sp, #32]
   17a6c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17a70:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17a74:	add	r0, r1, r0
   17a78:	str	r0, [fp, #-24]	; 0xffffffe8
   17a7c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17a80:	ldr	r1, [fp, #-20]	; 0xffffffec
   17a84:	ldr	r2, [sp, #8]
   17a88:	str	r0, [r1, r2, lsl #2]
   17a8c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17a90:	ldr	r1, [fp, #-20]	; 0xffffffec
   17a94:	ldr	r2, [sp, #8]
   17a98:	add	r1, r1, r2, lsl #2
   17a9c:	str	r0, [r1, #4]
   17aa0:	ldr	r0, [sp, #32]
   17aa4:	ldr	r1, [fp, #-20]	; 0xffffffec
   17aa8:	ldr	r2, [sp, #8]
   17aac:	add	r1, r1, r2, lsl #2
   17ab0:	str	r0, [r1, #8]
   17ab4:	ldr	r0, [sp, #28]
   17ab8:	ldr	r1, [fp, #-20]	; 0xffffffec
   17abc:	ldr	r2, [sp, #8]
   17ac0:	add	r1, r1, r2, lsl #2
   17ac4:	str	r0, [r1, #12]
   17ac8:	ldr	r0, [sp, #24]
   17acc:	ldr	r1, [fp, #-20]	; 0xffffffec
   17ad0:	ldr	r2, [sp, #8]
   17ad4:	add	r1, r1, r2, lsl #2
   17ad8:	str	r0, [r1, #16]
   17adc:	ldr	r0, [sp, #20]
   17ae0:	ldr	r1, [fp, #-20]	; 0xffffffec
   17ae4:	ldr	r2, [sp, #8]
   17ae8:	add	r1, r1, r2, lsl #2
   17aec:	str	r0, [r1, #20]
   17af0:	ldr	r0, [sp, #16]
   17af4:	ldr	r1, [fp, #-20]	; 0xffffffec
   17af8:	ldr	r2, [sp, #8]
   17afc:	add	r1, r1, r2, lsl #2
   17b00:	str	r0, [r1, #24]
   17b04:	ldr	r0, [sp, #12]
   17b08:	ldr	r1, [fp, #-20]	; 0xffffffec
   17b0c:	ldr	r2, [sp, #8]
   17b10:	add	r2, r2, #7
   17b14:	add	r1, r1, r2, lsl #2
   17b18:	str	r0, [r1]
   17b1c:	ldr	r0, [sp, #8]
   17b20:	add	r0, r0, #8
   17b24:	str	r0, [sp, #8]
   17b28:	b	17804 <ftello64@plt+0x6344>
   17b2c:	movw	r0, #0
   17b30:	str	r0, [sp, #4]
   17b34:	ldr	r0, [sp, #4]
   17b38:	cmp	r0, #256	; 0x100
   17b3c:	bge	17e5c <ftello64@plt+0x699c>
   17b40:	ldr	r0, [fp, #-20]	; 0xffffffec
   17b44:	ldr	r1, [sp, #4]
   17b48:	ldr	r0, [r0, r1, lsl #2]
   17b4c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17b50:	add	r0, r1, r0
   17b54:	str	r0, [fp, #-24]	; 0xffffffe8
   17b58:	ldr	r0, [fp, #-20]	; 0xffffffec
   17b5c:	ldr	r1, [sp, #4]
   17b60:	add	r0, r0, r1, lsl #2
   17b64:	ldr	r0, [r0, #4]
   17b68:	ldr	r1, [fp, #-28]	; 0xffffffe4
   17b6c:	add	r0, r1, r0
   17b70:	str	r0, [fp, #-28]	; 0xffffffe4
   17b74:	ldr	r0, [fp, #-20]	; 0xffffffec
   17b78:	ldr	r1, [sp, #4]
   17b7c:	add	r0, r0, r1, lsl #2
   17b80:	ldr	r0, [r0, #8]
   17b84:	ldr	r1, [sp, #32]
   17b88:	add	r0, r1, r0
   17b8c:	str	r0, [sp, #32]
   17b90:	ldr	r0, [fp, #-20]	; 0xffffffec
   17b94:	ldr	r1, [sp, #4]
   17b98:	add	r0, r0, r1, lsl #2
   17b9c:	ldr	r0, [r0, #12]
   17ba0:	ldr	r1, [sp, #28]
   17ba4:	add	r0, r1, r0
   17ba8:	str	r0, [sp, #28]
   17bac:	ldr	r0, [fp, #-20]	; 0xffffffec
   17bb0:	ldr	r1, [sp, #4]
   17bb4:	add	r0, r0, r1, lsl #2
   17bb8:	ldr	r0, [r0, #16]
   17bbc:	ldr	r1, [sp, #24]
   17bc0:	add	r0, r1, r0
   17bc4:	str	r0, [sp, #24]
   17bc8:	ldr	r0, [fp, #-20]	; 0xffffffec
   17bcc:	ldr	r1, [sp, #4]
   17bd0:	add	r0, r0, r1, lsl #2
   17bd4:	ldr	r0, [r0, #20]
   17bd8:	ldr	r1, [sp, #20]
   17bdc:	add	r0, r1, r0
   17be0:	str	r0, [sp, #20]
   17be4:	ldr	r0, [fp, #-20]	; 0xffffffec
   17be8:	ldr	r1, [sp, #4]
   17bec:	add	r0, r0, r1, lsl #2
   17bf0:	ldr	r0, [r0, #24]
   17bf4:	ldr	r1, [sp, #16]
   17bf8:	add	r0, r1, r0
   17bfc:	str	r0, [sp, #16]
   17c00:	ldr	r0, [fp, #-20]	; 0xffffffec
   17c04:	ldr	r1, [sp, #4]
   17c08:	add	r0, r0, r1, lsl #2
   17c0c:	ldr	r0, [r0, #28]
   17c10:	ldr	r1, [sp, #12]
   17c14:	add	r0, r1, r0
   17c18:	str	r0, [sp, #12]
   17c1c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17c20:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17c24:	eor	r0, r1, r0, lsl #11
   17c28:	str	r0, [fp, #-24]	; 0xffffffe8
   17c2c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17c30:	ldr	r1, [sp, #28]
   17c34:	add	r0, r1, r0
   17c38:	str	r0, [sp, #28]
   17c3c:	ldr	r0, [sp, #32]
   17c40:	ldr	r1, [fp, #-28]	; 0xffffffe4
   17c44:	add	r0, r1, r0
   17c48:	str	r0, [fp, #-28]	; 0xffffffe4
   17c4c:	ldr	r0, [sp, #32]
   17c50:	bl	17788 <ftello64@plt+0x62c8>
   17c54:	ldr	r1, [fp, #-28]	; 0xffffffe4
   17c58:	eor	r0, r1, r0, lsr #2
   17c5c:	str	r0, [fp, #-28]	; 0xffffffe4
   17c60:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17c64:	ldr	r1, [sp, #24]
   17c68:	add	r0, r1, r0
   17c6c:	str	r0, [sp, #24]
   17c70:	ldr	r0, [sp, #28]
   17c74:	ldr	r1, [sp, #32]
   17c78:	add	r0, r1, r0
   17c7c:	str	r0, [sp, #32]
   17c80:	ldr	r0, [sp, #28]
   17c84:	ldr	r1, [sp, #32]
   17c88:	eor	r0, r1, r0, lsl #8
   17c8c:	str	r0, [sp, #32]
   17c90:	ldr	r0, [sp, #32]
   17c94:	ldr	r1, [sp, #20]
   17c98:	add	r0, r1, r0
   17c9c:	str	r0, [sp, #20]
   17ca0:	ldr	r0, [sp, #24]
   17ca4:	ldr	r1, [sp, #28]
   17ca8:	add	r0, r1, r0
   17cac:	str	r0, [sp, #28]
   17cb0:	ldr	r0, [sp, #24]
   17cb4:	bl	17788 <ftello64@plt+0x62c8>
   17cb8:	ldr	r1, [sp, #28]
   17cbc:	eor	r0, r1, r0, lsr #16
   17cc0:	str	r0, [sp, #28]
   17cc4:	ldr	r0, [sp, #28]
   17cc8:	ldr	r1, [sp, #16]
   17ccc:	add	r0, r1, r0
   17cd0:	str	r0, [sp, #16]
   17cd4:	ldr	r0, [sp, #20]
   17cd8:	ldr	r1, [sp, #24]
   17cdc:	add	r0, r1, r0
   17ce0:	str	r0, [sp, #24]
   17ce4:	ldr	r0, [sp, #20]
   17ce8:	ldr	r1, [sp, #24]
   17cec:	eor	r0, r1, r0, lsl #10
   17cf0:	str	r0, [sp, #24]
   17cf4:	ldr	r0, [sp, #24]
   17cf8:	ldr	r1, [sp, #12]
   17cfc:	add	r0, r1, r0
   17d00:	str	r0, [sp, #12]
   17d04:	ldr	r0, [sp, #16]
   17d08:	ldr	r1, [sp, #20]
   17d0c:	add	r0, r1, r0
   17d10:	str	r0, [sp, #20]
   17d14:	ldr	r0, [sp, #16]
   17d18:	bl	17788 <ftello64@plt+0x62c8>
   17d1c:	ldr	r1, [sp, #20]
   17d20:	eor	r0, r1, r0, lsr #4
   17d24:	str	r0, [sp, #20]
   17d28:	ldr	r0, [sp, #20]
   17d2c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17d30:	add	r0, r1, r0
   17d34:	str	r0, [fp, #-24]	; 0xffffffe8
   17d38:	ldr	r0, [sp, #12]
   17d3c:	ldr	r1, [sp, #16]
   17d40:	add	r0, r1, r0
   17d44:	str	r0, [sp, #16]
   17d48:	ldr	r0, [sp, #12]
   17d4c:	ldr	r1, [sp, #16]
   17d50:	eor	r0, r1, r0, lsl #8
   17d54:	str	r0, [sp, #16]
   17d58:	ldr	r0, [sp, #16]
   17d5c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   17d60:	add	r0, r1, r0
   17d64:	str	r0, [fp, #-28]	; 0xffffffe4
   17d68:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17d6c:	ldr	r1, [sp, #12]
   17d70:	add	r0, r1, r0
   17d74:	str	r0, [sp, #12]
   17d78:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17d7c:	bl	17788 <ftello64@plt+0x62c8>
   17d80:	ldr	r1, [sp, #12]
   17d84:	eor	r0, r1, r0, lsr #9
   17d88:	str	r0, [sp, #12]
   17d8c:	ldr	r0, [sp, #12]
   17d90:	ldr	r1, [sp, #32]
   17d94:	add	r0, r1, r0
   17d98:	str	r0, [sp, #32]
   17d9c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17da0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17da4:	add	r0, r1, r0
   17da8:	str	r0, [fp, #-24]	; 0xffffffe8
   17dac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17db0:	ldr	r1, [fp, #-20]	; 0xffffffec
   17db4:	ldr	r2, [sp, #4]
   17db8:	str	r0, [r1, r2, lsl #2]
   17dbc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17dc0:	ldr	r1, [fp, #-20]	; 0xffffffec
   17dc4:	ldr	r2, [sp, #4]
   17dc8:	add	r1, r1, r2, lsl #2
   17dcc:	str	r0, [r1, #4]
   17dd0:	ldr	r0, [sp, #32]
   17dd4:	ldr	r1, [fp, #-20]	; 0xffffffec
   17dd8:	ldr	r2, [sp, #4]
   17ddc:	add	r1, r1, r2, lsl #2
   17de0:	str	r0, [r1, #8]
   17de4:	ldr	r0, [sp, #28]
   17de8:	ldr	r1, [fp, #-20]	; 0xffffffec
   17dec:	ldr	r2, [sp, #4]
   17df0:	add	r1, r1, r2, lsl #2
   17df4:	str	r0, [r1, #12]
   17df8:	ldr	r0, [sp, #24]
   17dfc:	ldr	r1, [fp, #-20]	; 0xffffffec
   17e00:	ldr	r2, [sp, #4]
   17e04:	add	r1, r1, r2, lsl #2
   17e08:	str	r0, [r1, #16]
   17e0c:	ldr	r0, [sp, #20]
   17e10:	ldr	r1, [fp, #-20]	; 0xffffffec
   17e14:	ldr	r2, [sp, #4]
   17e18:	add	r1, r1, r2, lsl #2
   17e1c:	str	r0, [r1, #20]
   17e20:	ldr	r0, [sp, #16]
   17e24:	ldr	r1, [fp, #-20]	; 0xffffffec
   17e28:	ldr	r2, [sp, #4]
   17e2c:	add	r1, r1, r2, lsl #2
   17e30:	str	r0, [r1, #24]
   17e34:	ldr	r0, [sp, #12]
   17e38:	ldr	r1, [fp, #-20]	; 0xffffffec
   17e3c:	ldr	r2, [sp, #4]
   17e40:	add	r2, r2, #7
   17e44:	add	r1, r1, r2, lsl #2
   17e48:	str	r0, [r1]
   17e4c:	ldr	r0, [sp, #4]
   17e50:	add	r0, r0, #8
   17e54:	str	r0, [sp, #4]
   17e58:	b	17b34 <ftello64@plt+0x6674>
   17e5c:	ldr	r0, [fp, #-20]	; 0xffffffec
   17e60:	movw	r1, #0
   17e64:	str	r1, [r0, #1032]	; 0x408
   17e68:	ldr	r0, [fp, #-20]	; 0xffffffec
   17e6c:	str	r1, [r0, #1028]	; 0x404
   17e70:	ldr	r0, [fp, #-20]	; 0xffffffec
   17e74:	str	r1, [r0, #1024]	; 0x400
   17e78:	sub	sp, fp, #16
   17e7c:	pop	{r4, r5, r6, sl, fp, pc}
   17e80:	rsbcc	r9, r0, r9, lsl r1
   17e84:	strbtgt	lr, [pc], #2587	; 17e8c <ftello64@plt+0x69cc>
   17e88:	ldrge	r3, [sl, #-3145]	; 0xfffff3b7
   17e8c:	stmdble	sl!, {r3, r4, r5, r6, r9, fp, lr}
   17e90:	svceq	0x00421ad8
   17e94:	tstgt	r6, #1200	; 0x4b0
   17e98:	ldrbls	r0, [r9, #89]	; 0x59
   17e9c:	cmnne	r7, #360	; 0x168
   17ea0:	push	{fp, lr}
   17ea4:	mov	fp, sp
   17ea8:	sub	sp, sp, #184	; 0xb8
   17eac:	str	r0, [fp, #-8]
   17eb0:	str	r1, [fp, #-12]
   17eb4:	str	r2, [fp, #-16]
   17eb8:	movw	r0, #0
   17ebc:	str	r0, [fp, #-20]	; 0xffffffec
   17ec0:	movw	r0, #8192	; 0x2000
   17ec4:	str	r0, [fp, #-24]	; 0xffffffe8
   17ec8:	ldr	r0, [fp, #-8]
   17ecc:	bl	113dc <fileno@plt>
   17ed0:	add	r1, sp, #56	; 0x38
   17ed4:	bl	225a4 <ftello64@plt+0x110e4>
   17ed8:	cmp	r0, #0
   17edc:	blt	17f94 <ftello64@plt+0x6ad4>
   17ee0:	ldr	r0, [sp, #72]	; 0x48
   17ee4:	and	r0, r0, #61440	; 0xf000
   17ee8:	cmp	r0, #32768	; 0x8000
   17eec:	bne	17f94 <ftello64@plt+0x6ad4>
   17ef0:	ldr	r0, [fp, #-8]
   17ef4:	bl	114c0 <ftello64@plt>
   17ef8:	str	r1, [sp, #52]	; 0x34
   17efc:	str	r0, [sp, #48]	; 0x30
   17f00:	ldr	r0, [sp, #52]	; 0x34
   17f04:	cmp	r0, #0
   17f08:	bmi	17f90 <ftello64@plt+0x6ad0>
   17f0c:	b	17f10 <ftello64@plt+0x6a50>
   17f10:	ldr	r0, [sp, #48]	; 0x30
   17f14:	ldr	r1, [sp, #52]	; 0x34
   17f18:	ldr	r2, [sp, #104]	; 0x68
   17f1c:	ldr	r3, [sp, #108]	; 0x6c
   17f20:	subs	r0, r0, r2
   17f24:	sbcs	r1, r1, r3
   17f28:	bge	17f90 <ftello64@plt+0x6ad0>
   17f2c:	b	17f30 <ftello64@plt+0x6a70>
   17f30:	ldr	r0, [sp, #104]	; 0x68
   17f34:	ldr	r1, [sp, #108]	; 0x6c
   17f38:	ldr	r2, [sp, #48]	; 0x30
   17f3c:	ldr	r3, [sp, #52]	; 0x34
   17f40:	subs	r0, r0, r2
   17f44:	sbc	r1, r1, r3
   17f48:	str	r0, [sp, #40]	; 0x28
   17f4c:	str	r1, [sp, #44]	; 0x2c
   17f50:	ldr	r0, [sp, #40]	; 0x28
   17f54:	ldr	r1, [sp, #44]	; 0x2c
   17f58:	mvn	r2, #-2147483648	; 0x80000000
   17f5c:	subs	r0, r0, r2
   17f60:	sbcs	r1, r1, #0
   17f64:	blt	17f84 <ftello64@plt+0x6ac4>
   17f68:	b	17f6c <ftello64@plt+0x6aac>
   17f6c:	bl	113ac <__errno_location@plt>
   17f70:	movw	r1, #12
   17f74:	str	r1, [r0]
   17f78:	movw	r0, #0
   17f7c:	str	r0, [fp, #-4]
   17f80:	b	18264 <ftello64@plt+0x6da4>
   17f84:	ldr	r0, [sp, #40]	; 0x28
   17f88:	add	r0, r0, #1
   17f8c:	str	r0, [fp, #-24]	; 0xffffffe8
   17f90:	b	17f94 <ftello64@plt+0x6ad4>
   17f94:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17f98:	bl	1dc5c <ftello64@plt+0xc79c>
   17f9c:	str	r0, [fp, #-20]	; 0xffffffec
   17fa0:	movw	r1, #0
   17fa4:	cmp	r0, r1
   17fa8:	bne	17fb8 <ftello64@plt+0x6af8>
   17fac:	movw	r0, #0
   17fb0:	str	r0, [fp, #-4]
   17fb4:	b	18264 <ftello64@plt+0x6da4>
   17fb8:	movw	r0, #0
   17fbc:	str	r0, [sp, #36]	; 0x24
   17fc0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17fc4:	ldr	r1, [sp, #36]	; 0x24
   17fc8:	sub	r0, r0, r1
   17fcc:	str	r0, [sp, #28]
   17fd0:	ldr	r0, [fp, #-20]	; 0xffffffec
   17fd4:	ldr	r1, [sp, #36]	; 0x24
   17fd8:	add	r0, r0, r1
   17fdc:	ldr	r2, [sp, #28]
   17fe0:	ldr	r3, [fp, #-8]
   17fe4:	movw	r1, #1
   17fe8:	bl	112d4 <fread@plt>
   17fec:	str	r0, [sp, #24]
   17ff0:	ldr	r0, [sp, #24]
   17ff4:	ldr	r1, [sp, #36]	; 0x24
   17ff8:	add	r0, r1, r0
   17ffc:	str	r0, [sp, #36]	; 0x24
   18000:	ldr	r0, [sp, #24]
   18004:	ldr	r1, [sp, #28]
   18008:	cmp	r0, r1
   1800c:	beq	18124 <ftello64@plt+0x6c64>
   18010:	bl	113ac <__errno_location@plt>
   18014:	ldr	r0, [r0]
   18018:	str	r0, [sp, #32]
   1801c:	ldr	r0, [fp, #-8]
   18020:	bl	11214 <ferror@plt>
   18024:	cmp	r0, #0
   18028:	beq	18030 <ftello64@plt+0x6b70>
   1802c:	b	18224 <ftello64@plt+0x6d64>
   18030:	ldr	r0, [sp, #36]	; 0x24
   18034:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18038:	sub	r1, r1, #1
   1803c:	cmp	r0, r1
   18040:	bcs	180f8 <ftello64@plt+0x6c38>
   18044:	ldr	r0, [fp, #-12]
   18048:	and	r0, r0, #2
   1804c:	cmp	r0, #0
   18050:	beq	180c4 <ftello64@plt+0x6c04>
   18054:	ldr	r0, [sp, #36]	; 0x24
   18058:	add	r0, r0, #1
   1805c:	bl	1dc5c <ftello64@plt+0xc79c>
   18060:	str	r0, [sp, #20]
   18064:	ldr	r0, [sp, #20]
   18068:	movw	r1, #0
   1806c:	cmp	r0, r1
   18070:	bne	18094 <ftello64@plt+0x6bd4>
   18074:	ldr	r0, [fp, #-20]	; 0xffffffec
   18078:	ldr	r1, [sp, #36]	; 0x24
   1807c:	add	r0, r0, r1
   18080:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18084:	ldr	r2, [sp, #36]	; 0x24
   18088:	sub	r1, r1, r2
   1808c:	bl	11448 <explicit_bzero@plt>
   18090:	b	180c0 <ftello64@plt+0x6c00>
   18094:	ldr	r0, [sp, #20]
   18098:	ldr	r1, [fp, #-20]	; 0xffffffec
   1809c:	ldr	r2, [sp, #36]	; 0x24
   180a0:	bl	1122c <memcpy@plt>
   180a4:	ldr	r0, [fp, #-20]	; 0xffffffec
   180a8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   180ac:	bl	11448 <explicit_bzero@plt>
   180b0:	ldr	r0, [fp, #-20]	; 0xffffffec
   180b4:	bl	1e0fc <ftello64@plt+0xcc3c>
   180b8:	ldr	r0, [sp, #20]
   180bc:	str	r0, [fp, #-20]	; 0xffffffec
   180c0:	b	180f4 <ftello64@plt+0x6c34>
   180c4:	ldr	r0, [fp, #-20]	; 0xffffffec
   180c8:	ldr	r1, [sp, #36]	; 0x24
   180cc:	add	r1, r1, #1
   180d0:	bl	1dccc <ftello64@plt+0xc80c>
   180d4:	str	r0, [sp, #16]
   180d8:	ldr	r0, [sp, #16]
   180dc:	movw	r1, #0
   180e0:	cmp	r0, r1
   180e4:	beq	180f0 <ftello64@plt+0x6c30>
   180e8:	ldr	r0, [sp, #16]
   180ec:	str	r0, [fp, #-20]	; 0xffffffec
   180f0:	b	180f4 <ftello64@plt+0x6c34>
   180f4:	b	180f8 <ftello64@plt+0x6c38>
   180f8:	ldr	r0, [fp, #-20]	; 0xffffffec
   180fc:	ldr	r1, [sp, #36]	; 0x24
   18100:	add	r0, r0, r1
   18104:	movw	r1, #0
   18108:	strb	r1, [r0]
   1810c:	ldr	r0, [sp, #36]	; 0x24
   18110:	ldr	r1, [fp, #-16]
   18114:	str	r0, [r1]
   18118:	ldr	r0, [fp, #-20]	; 0xffffffec
   1811c:	str	r0, [fp, #-4]
   18120:	b	18264 <ftello64@plt+0x6da4>
   18124:	ldr	r0, [pc, #324]	; 18270 <ftello64@plt+0x6db0>
   18128:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1812c:	str	r1, [sp, #8]
   18130:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18134:	cmp	r1, r0
   18138:	bne	18148 <ftello64@plt+0x6c88>
   1813c:	movw	r0, #12
   18140:	str	r0, [sp, #32]
   18144:	b	18224 <ftello64@plt+0x6d64>
   18148:	ldr	r0, [pc, #288]	; 18270 <ftello64@plt+0x6db0>
   1814c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18150:	mov	r2, r1
   18154:	lsr	r1, r1, #1
   18158:	sub	r0, r0, r1
   1815c:	cmp	r2, r0
   18160:	bcs	1817c <ftello64@plt+0x6cbc>
   18164:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18168:	mov	r1, r0
   1816c:	lsr	r0, r0, #1
   18170:	add	r0, r1, r0
   18174:	str	r0, [fp, #-24]	; 0xffffffe8
   18178:	b	18184 <ftello64@plt+0x6cc4>
   1817c:	ldr	r0, [pc, #236]	; 18270 <ftello64@plt+0x6db0>
   18180:	str	r0, [fp, #-24]	; 0xffffffe8
   18184:	ldr	r0, [fp, #-12]
   18188:	and	r0, r0, #2
   1818c:	cmp	r0, #0
   18190:	beq	181e8 <ftello64@plt+0x6d28>
   18194:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18198:	bl	1dc5c <ftello64@plt+0xc79c>
   1819c:	str	r0, [sp, #12]
   181a0:	ldr	r0, [sp, #12]
   181a4:	movw	r1, #0
   181a8:	cmp	r0, r1
   181ac:	bne	181c0 <ftello64@plt+0x6d00>
   181b0:	bl	113ac <__errno_location@plt>
   181b4:	ldr	r0, [r0]
   181b8:	str	r0, [sp, #32]
   181bc:	b	18224 <ftello64@plt+0x6d64>
   181c0:	ldr	r0, [sp, #12]
   181c4:	ldr	r1, [fp, #-20]	; 0xffffffec
   181c8:	ldr	r2, [sp, #8]
   181cc:	bl	1122c <memcpy@plt>
   181d0:	ldr	r0, [fp, #-20]	; 0xffffffec
   181d4:	ldr	r1, [sp, #8]
   181d8:	bl	11448 <explicit_bzero@plt>
   181dc:	ldr	r0, [fp, #-20]	; 0xffffffec
   181e0:	bl	1e0fc <ftello64@plt+0xcc3c>
   181e4:	b	18218 <ftello64@plt+0x6d58>
   181e8:	ldr	r0, [fp, #-20]	; 0xffffffec
   181ec:	ldr	r1, [fp, #-24]	; 0xffffffe8
   181f0:	bl	1dccc <ftello64@plt+0xc80c>
   181f4:	str	r0, [sp, #12]
   181f8:	movw	r1, #0
   181fc:	cmp	r0, r1
   18200:	bne	18214 <ftello64@plt+0x6d54>
   18204:	bl	113ac <__errno_location@plt>
   18208:	ldr	r0, [r0]
   1820c:	str	r0, [sp, #32]
   18210:	b	18224 <ftello64@plt+0x6d64>
   18214:	b	18218 <ftello64@plt+0x6d58>
   18218:	ldr	r0, [sp, #12]
   1821c:	str	r0, [fp, #-20]	; 0xffffffec
   18220:	b	17fc0 <ftello64@plt+0x6b00>
   18224:	ldr	r0, [fp, #-12]
   18228:	and	r0, r0, #2
   1822c:	cmp	r0, #0
   18230:	beq	18240 <ftello64@plt+0x6d80>
   18234:	ldr	r0, [fp, #-20]	; 0xffffffec
   18238:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1823c:	bl	11448 <explicit_bzero@plt>
   18240:	ldr	r0, [fp, #-20]	; 0xffffffec
   18244:	bl	1e0fc <ftello64@plt+0xcc3c>
   18248:	ldr	r0, [sp, #32]
   1824c:	str	r0, [sp, #4]
   18250:	bl	113ac <__errno_location@plt>
   18254:	ldr	r1, [sp, #4]
   18258:	str	r1, [r0]
   1825c:	movw	r0, #0
   18260:	str	r0, [fp, #-4]
   18264:	ldr	r0, [fp, #-4]
   18268:	mov	sp, fp
   1826c:	pop	{fp, pc}
   18270:	svcvc	0x00ffffff
   18274:	push	{fp, lr}
   18278:	mov	fp, sp
   1827c:	sub	sp, sp, #32
   18280:	str	r0, [fp, #-8]
   18284:	str	r1, [fp, #-12]
   18288:	str	r2, [sp, #16]
   1828c:	ldr	r0, [fp, #-12]
   18290:	and	r0, r0, #1
   18294:	cmp	r0, #0
   18298:	movw	r0, #0
   1829c:	movne	r0, #1
   182a0:	tst	r0, #1
   182a4:	movw	r0, #11802	; 0x2e1a
   182a8:	movt	r0, #2
   182ac:	movw	r1, #11798	; 0x2e16
   182b0:	movt	r1, #2
   182b4:	movne	r0, r1
   182b8:	str	r0, [sp, #12]
   182bc:	ldr	r0, [fp, #-8]
   182c0:	ldr	r1, [sp, #12]
   182c4:	bl	1143c <fopen64@plt>
   182c8:	str	r0, [sp, #8]
   182cc:	ldr	r0, [sp, #8]
   182d0:	movw	r1, #0
   182d4:	cmp	r0, r1
   182d8:	bne	182e8 <ftello64@plt+0x6e28>
   182dc:	movw	r0, #0
   182e0:	str	r0, [fp, #-4]
   182e4:	b	18380 <ftello64@plt+0x6ec0>
   182e8:	ldr	r0, [fp, #-12]
   182ec:	and	r0, r0, #2
   182f0:	cmp	r0, #0
   182f4:	beq	18310 <ftello64@plt+0x6e50>
   182f8:	ldr	r0, [sp, #8]
   182fc:	movw	r1, #0
   18300:	str	r1, [sp]
   18304:	movw	r2, #2
   18308:	ldr	r3, [sp]
   1830c:	bl	113c4 <setvbuf@plt>
   18310:	ldr	r0, [sp, #8]
   18314:	ldr	r1, [fp, #-12]
   18318:	ldr	r2, [sp, #16]
   1831c:	bl	17ea0 <ftello64@plt+0x69e0>
   18320:	str	r0, [sp, #4]
   18324:	ldr	r0, [sp, #8]
   18328:	bl	132dc <ftello64@plt+0x1e1c>
   1832c:	cmp	r0, #0
   18330:	beq	18378 <ftello64@plt+0x6eb8>
   18334:	ldr	r0, [sp, #4]
   18338:	movw	r1, #0
   1833c:	cmp	r0, r1
   18340:	beq	1836c <ftello64@plt+0x6eac>
   18344:	ldr	r0, [fp, #-12]
   18348:	and	r0, r0, #2
   1834c:	cmp	r0, #0
   18350:	beq	18364 <ftello64@plt+0x6ea4>
   18354:	ldr	r0, [sp, #4]
   18358:	ldr	r1, [sp, #16]
   1835c:	ldr	r1, [r1]
   18360:	bl	11448 <explicit_bzero@plt>
   18364:	ldr	r0, [sp, #4]
   18368:	bl	1e0fc <ftello64@plt+0xcc3c>
   1836c:	movw	r0, #0
   18370:	str	r0, [fp, #-4]
   18374:	b	18380 <ftello64@plt+0x6ec0>
   18378:	ldr	r0, [sp, #4]
   1837c:	str	r0, [fp, #-4]
   18380:	ldr	r0, [fp, #-4]
   18384:	mov	sp, fp
   18388:	pop	{fp, pc}
   1838c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18390:	add	fp, sp, #28
   18394:	sub	sp, sp, #196	; 0xc4
   18398:	ldr	ip, [fp, #12]
   1839c:	ldr	lr, [fp, #8]
   183a0:	str	r0, [fp, #-32]	; 0xffffffe0
   183a4:	str	r1, [fp, #-36]	; 0xffffffdc
   183a8:	str	r2, [fp, #-40]	; 0xffffffd8
   183ac:	str	r3, [fp, #-44]	; 0xffffffd4
   183b0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   183b4:	movw	r1, #0
   183b8:	cmp	r0, r1
   183bc:	beq	183f0 <ftello64@plt+0x6f30>
   183c0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   183c4:	ldr	r2, [fp, #-36]	; 0xffffffdc
   183c8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   183cc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   183d0:	movw	ip, #11805	; 0x2e1d
   183d4:	movt	ip, #2
   183d8:	str	r1, [fp, #-48]	; 0xffffffd0
   183dc:	mov	r1, ip
   183e0:	ldr	ip, [fp, #-48]	; 0xffffffd0
   183e4:	str	ip, [sp]
   183e8:	bl	113a0 <fprintf@plt>
   183ec:	b	18408 <ftello64@plt+0x6f48>
   183f0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   183f4:	ldr	r2, [fp, #-40]	; 0xffffffd8
   183f8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   183fc:	movw	r1, #11817	; 0x2e29
   18400:	movt	r1, #2
   18404:	bl	113a0 <fprintf@plt>
   18408:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1840c:	movw	r1, #11824	; 0x2e30
   18410:	movt	r1, #2
   18414:	str	r0, [fp, #-52]	; 0xffffffcc
   18418:	mov	r0, r1
   1841c:	bl	1137c <gettext@plt>
   18420:	movw	r1, #12542	; 0x30fe
   18424:	movt	r1, #2
   18428:	movw	r3, #2022	; 0x7e6
   1842c:	ldr	r2, [fp, #-52]	; 0xffffffcc
   18430:	str	r0, [fp, #-56]	; 0xffffffc8
   18434:	mov	r0, r2
   18438:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1843c:	bl	113a0 <fprintf@plt>
   18440:	ldr	r1, [fp, #-32]	; 0xffffffe0
   18444:	movw	r2, #11153	; 0x2b91
   18448:	movt	r2, #2
   1844c:	str	r0, [fp, #-60]	; 0xffffffc4
   18450:	mov	r0, r2
   18454:	str	r2, [fp, #-64]	; 0xffffffc0
   18458:	bl	111c0 <fputs_unlocked@plt>
   1845c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   18460:	movw	r2, #11828	; 0x2e34
   18464:	movt	r2, #2
   18468:	str	r0, [fp, #-68]	; 0xffffffbc
   1846c:	mov	r0, r2
   18470:	str	r1, [fp, #-72]	; 0xffffffb8
   18474:	bl	1137c <gettext@plt>
   18478:	movw	r2, #11999	; 0x2edf
   1847c:	movt	r2, #2
   18480:	ldr	r1, [fp, #-72]	; 0xffffffb8
   18484:	str	r0, [fp, #-76]	; 0xffffffb4
   18488:	mov	r0, r1
   1848c:	ldr	r1, [fp, #-76]	; 0xffffffb4
   18490:	bl	113a0 <fprintf@plt>
   18494:	ldr	r1, [fp, #-32]	; 0xffffffe0
   18498:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1849c:	str	r0, [fp, #-80]	; 0xffffffb0
   184a0:	mov	r0, r2
   184a4:	bl	111c0 <fputs_unlocked@plt>
   184a8:	ldr	r1, [fp, #12]
   184ac:	cmp	r1, #9
   184b0:	str	r1, [fp, #-84]	; 0xffffffac
   184b4:	bhi	188d0 <ftello64@plt+0x7410>
   184b8:	add	r0, pc, #8
   184bc:	ldr	r1, [fp, #-84]	; 0xffffffac
   184c0:	ldr	r0, [r0, r1, lsl #2]
   184c4:	mov	pc, r0
   184c8:	strdeq	r8, [r1], -r0
   184cc:	strdeq	r8, [r1], -r4
   184d0:	andeq	r8, r1, ip, lsr #10
   184d4:	andeq	r8, r1, ip, ror #10
   184d8:	andeq	r8, r1, r4, asr #11
   184dc:	andeq	r8, r1, r8, lsr #12
   184e0:	muleq	r1, r8, r6
   184e4:	andeq	r8, r1, r4, lsl r7
   184e8:	muleq	r1, ip, r7
   184ec:	andeq	r8, r1, r0, lsr r8
   184f0:	b	1896c <ftello64@plt+0x74ac>
   184f4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   184f8:	movw	r1, #12033	; 0x2f01
   184fc:	movt	r1, #2
   18500:	str	r0, [fp, #-88]	; 0xffffffa8
   18504:	mov	r0, r1
   18508:	bl	1137c <gettext@plt>
   1850c:	ldr	r1, [fp, #8]
   18510:	ldr	r2, [r1]
   18514:	ldr	r1, [fp, #-88]	; 0xffffffa8
   18518:	str	r0, [fp, #-92]	; 0xffffffa4
   1851c:	mov	r0, r1
   18520:	ldr	r1, [fp, #-92]	; 0xffffffa4
   18524:	bl	113a0 <fprintf@plt>
   18528:	b	1896c <ftello64@plt+0x74ac>
   1852c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18530:	movw	r1, #12049	; 0x2f11
   18534:	movt	r1, #2
   18538:	str	r0, [fp, #-96]	; 0xffffffa0
   1853c:	mov	r0, r1
   18540:	bl	1137c <gettext@plt>
   18544:	ldr	r1, [fp, #8]
   18548:	ldr	r2, [r1]
   1854c:	ldr	r1, [fp, #8]
   18550:	ldr	r3, [r1, #4]
   18554:	ldr	r1, [fp, #-96]	; 0xffffffa0
   18558:	str	r0, [fp, #-100]	; 0xffffff9c
   1855c:	mov	r0, r1
   18560:	ldr	r1, [fp, #-100]	; 0xffffff9c
   18564:	bl	113a0 <fprintf@plt>
   18568:	b	1896c <ftello64@plt+0x74ac>
   1856c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18570:	movw	r1, #12072	; 0x2f28
   18574:	movt	r1, #2
   18578:	str	r0, [fp, #-104]	; 0xffffff98
   1857c:	mov	r0, r1
   18580:	bl	1137c <gettext@plt>
   18584:	ldr	r1, [fp, #8]
   18588:	ldr	r2, [r1]
   1858c:	ldr	r1, [fp, #8]
   18590:	ldr	r3, [r1, #4]
   18594:	ldr	r1, [fp, #8]
   18598:	ldr	r1, [r1, #8]
   1859c:	ldr	ip, [fp, #-104]	; 0xffffff98
   185a0:	str	r0, [fp, #-108]	; 0xffffff94
   185a4:	mov	r0, ip
   185a8:	ldr	lr, [fp, #-108]	; 0xffffff94
   185ac:	str	r1, [sp, #112]	; 0x70
   185b0:	mov	r1, lr
   185b4:	ldr	r4, [sp, #112]	; 0x70
   185b8:	str	r4, [sp]
   185bc:	bl	113a0 <fprintf@plt>
   185c0:	b	1896c <ftello64@plt+0x74ac>
   185c4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   185c8:	movw	r1, #12100	; 0x2f44
   185cc:	movt	r1, #2
   185d0:	str	r0, [sp, #108]	; 0x6c
   185d4:	mov	r0, r1
   185d8:	bl	1137c <gettext@plt>
   185dc:	ldr	r1, [fp, #8]
   185e0:	ldr	r2, [r1]
   185e4:	ldr	r1, [fp, #8]
   185e8:	ldr	r3, [r1, #4]
   185ec:	ldr	r1, [fp, #8]
   185f0:	ldr	r1, [r1, #8]
   185f4:	ldr	ip, [fp, #8]
   185f8:	ldr	ip, [ip, #12]
   185fc:	ldr	lr, [sp, #108]	; 0x6c
   18600:	str	r0, [sp, #104]	; 0x68
   18604:	mov	r0, lr
   18608:	ldr	r4, [sp, #104]	; 0x68
   1860c:	str	r1, [sp, #100]	; 0x64
   18610:	mov	r1, r4
   18614:	ldr	r5, [sp, #100]	; 0x64
   18618:	str	r5, [sp]
   1861c:	str	ip, [sp, #4]
   18620:	bl	113a0 <fprintf@plt>
   18624:	b	1896c <ftello64@plt+0x74ac>
   18628:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1862c:	movw	r1, #12132	; 0x2f64
   18630:	movt	r1, #2
   18634:	str	r0, [sp, #96]	; 0x60
   18638:	mov	r0, r1
   1863c:	bl	1137c <gettext@plt>
   18640:	ldr	r1, [fp, #8]
   18644:	ldr	r2, [r1]
   18648:	ldr	r1, [fp, #8]
   1864c:	ldr	r3, [r1, #4]
   18650:	ldr	r1, [fp, #8]
   18654:	ldr	r1, [r1, #8]
   18658:	ldr	ip, [fp, #8]
   1865c:	ldr	ip, [ip, #12]
   18660:	ldr	lr, [fp, #8]
   18664:	ldr	lr, [lr, #16]
   18668:	ldr	r4, [sp, #96]	; 0x60
   1866c:	str	r0, [sp, #92]	; 0x5c
   18670:	mov	r0, r4
   18674:	ldr	r5, [sp, #92]	; 0x5c
   18678:	str	r1, [sp, #88]	; 0x58
   1867c:	mov	r1, r5
   18680:	ldr	r6, [sp, #88]	; 0x58
   18684:	str	r6, [sp]
   18688:	str	ip, [sp, #4]
   1868c:	str	lr, [sp, #8]
   18690:	bl	113a0 <fprintf@plt>
   18694:	b	1896c <ftello64@plt+0x74ac>
   18698:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1869c:	movw	r1, #12168	; 0x2f88
   186a0:	movt	r1, #2
   186a4:	str	r0, [sp, #84]	; 0x54
   186a8:	mov	r0, r1
   186ac:	bl	1137c <gettext@plt>
   186b0:	ldr	r1, [fp, #8]
   186b4:	ldr	r2, [r1]
   186b8:	ldr	r1, [fp, #8]
   186bc:	ldr	r3, [r1, #4]
   186c0:	ldr	r1, [fp, #8]
   186c4:	ldr	r1, [r1, #8]
   186c8:	ldr	ip, [fp, #8]
   186cc:	ldr	ip, [ip, #12]
   186d0:	ldr	lr, [fp, #8]
   186d4:	ldr	lr, [lr, #16]
   186d8:	ldr	r4, [fp, #8]
   186dc:	ldr	r4, [r4, #20]
   186e0:	ldr	r5, [sp, #84]	; 0x54
   186e4:	str	r0, [sp, #80]	; 0x50
   186e8:	mov	r0, r5
   186ec:	ldr	r6, [sp, #80]	; 0x50
   186f0:	str	r1, [sp, #76]	; 0x4c
   186f4:	mov	r1, r6
   186f8:	ldr	r7, [sp, #76]	; 0x4c
   186fc:	str	r7, [sp]
   18700:	str	ip, [sp, #4]
   18704:	str	lr, [sp, #8]
   18708:	str	r4, [sp, #12]
   1870c:	bl	113a0 <fprintf@plt>
   18710:	b	1896c <ftello64@plt+0x74ac>
   18714:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18718:	movw	r1, #12208	; 0x2fb0
   1871c:	movt	r1, #2
   18720:	str	r0, [sp, #72]	; 0x48
   18724:	mov	r0, r1
   18728:	bl	1137c <gettext@plt>
   1872c:	ldr	r1, [fp, #8]
   18730:	ldr	r2, [r1]
   18734:	ldr	r1, [fp, #8]
   18738:	ldr	r3, [r1, #4]
   1873c:	ldr	r1, [fp, #8]
   18740:	ldr	r1, [r1, #8]
   18744:	ldr	ip, [fp, #8]
   18748:	ldr	ip, [ip, #12]
   1874c:	ldr	lr, [fp, #8]
   18750:	ldr	lr, [lr, #16]
   18754:	ldr	r4, [fp, #8]
   18758:	ldr	r4, [r4, #20]
   1875c:	ldr	r5, [fp, #8]
   18760:	ldr	r5, [r5, #24]
   18764:	ldr	r6, [sp, #72]	; 0x48
   18768:	str	r0, [sp, #68]	; 0x44
   1876c:	mov	r0, r6
   18770:	ldr	r7, [sp, #68]	; 0x44
   18774:	str	r1, [sp, #64]	; 0x40
   18778:	mov	r1, r7
   1877c:	ldr	r8, [sp, #64]	; 0x40
   18780:	str	r8, [sp]
   18784:	str	ip, [sp, #4]
   18788:	str	lr, [sp, #8]
   1878c:	str	r4, [sp, #12]
   18790:	str	r5, [sp, #16]
   18794:	bl	113a0 <fprintf@plt>
   18798:	b	1896c <ftello64@plt+0x74ac>
   1879c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   187a0:	movw	r1, #12252	; 0x2fdc
   187a4:	movt	r1, #2
   187a8:	str	r0, [sp, #60]	; 0x3c
   187ac:	mov	r0, r1
   187b0:	bl	1137c <gettext@plt>
   187b4:	ldr	r1, [fp, #8]
   187b8:	ldr	r2, [r1]
   187bc:	ldr	r1, [fp, #8]
   187c0:	ldr	r3, [r1, #4]
   187c4:	ldr	r1, [fp, #8]
   187c8:	ldr	r1, [r1, #8]
   187cc:	ldr	ip, [fp, #8]
   187d0:	ldr	ip, [ip, #12]
   187d4:	ldr	lr, [fp, #8]
   187d8:	ldr	lr, [lr, #16]
   187dc:	ldr	r4, [fp, #8]
   187e0:	ldr	r4, [r4, #20]
   187e4:	ldr	r5, [fp, #8]
   187e8:	ldr	r5, [r5, #24]
   187ec:	ldr	r6, [fp, #8]
   187f0:	ldr	r6, [r6, #28]
   187f4:	ldr	r7, [sp, #60]	; 0x3c
   187f8:	str	r0, [sp, #56]	; 0x38
   187fc:	mov	r0, r7
   18800:	ldr	r8, [sp, #56]	; 0x38
   18804:	str	r1, [sp, #52]	; 0x34
   18808:	mov	r1, r8
   1880c:	ldr	r9, [sp, #52]	; 0x34
   18810:	str	r9, [sp]
   18814:	str	ip, [sp, #4]
   18818:	str	lr, [sp, #8]
   1881c:	str	r4, [sp, #12]
   18820:	str	r5, [sp, #16]
   18824:	str	r6, [sp, #20]
   18828:	bl	113a0 <fprintf@plt>
   1882c:	b	1896c <ftello64@plt+0x74ac>
   18830:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18834:	movw	r1, #12300	; 0x300c
   18838:	movt	r1, #2
   1883c:	str	r0, [sp, #48]	; 0x30
   18840:	mov	r0, r1
   18844:	bl	1137c <gettext@plt>
   18848:	ldr	r1, [fp, #8]
   1884c:	ldr	r2, [r1]
   18850:	ldr	r1, [fp, #8]
   18854:	ldr	r3, [r1, #4]
   18858:	ldr	r1, [fp, #8]
   1885c:	ldr	r1, [r1, #8]
   18860:	ldr	ip, [fp, #8]
   18864:	ldr	ip, [ip, #12]
   18868:	ldr	lr, [fp, #8]
   1886c:	ldr	lr, [lr, #16]
   18870:	ldr	r4, [fp, #8]
   18874:	ldr	r4, [r4, #20]
   18878:	ldr	r5, [fp, #8]
   1887c:	ldr	r5, [r5, #24]
   18880:	ldr	r6, [fp, #8]
   18884:	ldr	r6, [r6, #28]
   18888:	ldr	r7, [fp, #8]
   1888c:	ldr	r7, [r7, #32]
   18890:	ldr	r8, [sp, #48]	; 0x30
   18894:	str	r0, [sp, #44]	; 0x2c
   18898:	mov	r0, r8
   1889c:	ldr	r9, [sp, #44]	; 0x2c
   188a0:	str	r1, [sp, #40]	; 0x28
   188a4:	mov	r1, r9
   188a8:	ldr	sl, [sp, #40]	; 0x28
   188ac:	str	sl, [sp]
   188b0:	str	ip, [sp, #4]
   188b4:	str	lr, [sp, #8]
   188b8:	str	r4, [sp, #12]
   188bc:	str	r5, [sp, #16]
   188c0:	str	r6, [sp, #20]
   188c4:	str	r7, [sp, #24]
   188c8:	bl	113a0 <fprintf@plt>
   188cc:	b	1896c <ftello64@plt+0x74ac>
   188d0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   188d4:	movw	r1, #12352	; 0x3040
   188d8:	movt	r1, #2
   188dc:	str	r0, [sp, #36]	; 0x24
   188e0:	mov	r0, r1
   188e4:	bl	1137c <gettext@plt>
   188e8:	ldr	r1, [fp, #8]
   188ec:	ldr	r2, [r1]
   188f0:	ldr	r1, [fp, #8]
   188f4:	ldr	r3, [r1, #4]
   188f8:	ldr	r1, [fp, #8]
   188fc:	ldr	r1, [r1, #8]
   18900:	ldr	ip, [fp, #8]
   18904:	ldr	ip, [ip, #12]
   18908:	ldr	lr, [fp, #8]
   1890c:	ldr	lr, [lr, #16]
   18910:	ldr	r4, [fp, #8]
   18914:	ldr	r4, [r4, #20]
   18918:	ldr	r5, [fp, #8]
   1891c:	ldr	r5, [r5, #24]
   18920:	ldr	r6, [fp, #8]
   18924:	ldr	r6, [r6, #28]
   18928:	ldr	r7, [fp, #8]
   1892c:	ldr	r7, [r7, #32]
   18930:	ldr	r8, [sp, #36]	; 0x24
   18934:	str	r0, [sp, #32]
   18938:	mov	r0, r8
   1893c:	ldr	r9, [sp, #32]
   18940:	str	r1, [sp, #28]
   18944:	mov	r1, r9
   18948:	ldr	sl, [sp, #28]
   1894c:	str	sl, [sp]
   18950:	str	ip, [sp, #4]
   18954:	str	lr, [sp, #8]
   18958:	str	r4, [sp, #12]
   1895c:	str	r5, [sp, #16]
   18960:	str	r6, [sp, #20]
   18964:	str	r7, [sp, #24]
   18968:	bl	113a0 <fprintf@plt>
   1896c:	sub	sp, fp, #28
   18970:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18974:	push	{fp, lr}
   18978:	mov	fp, sp
   1897c:	sub	sp, sp, #32
   18980:	ldr	ip, [fp, #8]
   18984:	str	r0, [fp, #-4]
   18988:	str	r1, [fp, #-8]
   1898c:	str	r2, [fp, #-12]
   18990:	str	r3, [sp, #16]
   18994:	movw	r0, #0
   18998:	str	r0, [sp, #12]
   1899c:	ldr	r0, [fp, #8]
   189a0:	ldr	r1, [sp, #12]
   189a4:	add	r0, r0, r1, lsl #2
   189a8:	ldr	r0, [r0]
   189ac:	movw	r1, #0
   189b0:	cmp	r0, r1
   189b4:	beq	189cc <ftello64@plt+0x750c>
   189b8:	b	189bc <ftello64@plt+0x74fc>
   189bc:	ldr	r0, [sp, #12]
   189c0:	add	r0, r0, #1
   189c4:	str	r0, [sp, #12]
   189c8:	b	1899c <ftello64@plt+0x74dc>
   189cc:	ldr	r0, [fp, #-4]
   189d0:	ldr	r1, [fp, #-8]
   189d4:	ldr	r2, [fp, #-12]
   189d8:	ldr	r3, [sp, #16]
   189dc:	ldr	ip, [fp, #8]
   189e0:	ldr	lr, [sp, #12]
   189e4:	str	ip, [sp]
   189e8:	str	lr, [sp, #4]
   189ec:	bl	1838c <ftello64@plt+0x6ecc>
   189f0:	mov	sp, fp
   189f4:	pop	{fp, pc}
   189f8:	push	{fp, lr}
   189fc:	mov	fp, sp
   18a00:	sub	sp, sp, #80	; 0x50
   18a04:	ldr	ip, [fp, #8]
   18a08:	str	ip, [fp, #-4]
   18a0c:	str	r0, [fp, #-8]
   18a10:	str	r1, [fp, #-12]
   18a14:	str	r2, [fp, #-16]
   18a18:	str	r3, [fp, #-20]	; 0xffffffec
   18a1c:	movw	r0, #0
   18a20:	str	r0, [fp, #-24]	; 0xffffffe8
   18a24:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18a28:	cmp	r0, #10
   18a2c:	movw	r0, #0
   18a30:	str	r0, [sp, #12]
   18a34:	bcs	18a6c <ftello64@plt+0x75ac>
   18a38:	ldr	r0, [fp, #-4]
   18a3c:	add	r1, r0, #4
   18a40:	str	r1, [fp, #-4]
   18a44:	ldr	r0, [r0]
   18a48:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18a4c:	add	r2, sp, #16
   18a50:	add	r1, r2, r1, lsl #2
   18a54:	str	r0, [r1]
   18a58:	movw	r1, #0
   18a5c:	cmp	r0, r1
   18a60:	movw	r0, #0
   18a64:	movne	r0, #1
   18a68:	str	r0, [sp, #12]
   18a6c:	ldr	r0, [sp, #12]
   18a70:	tst	r0, #1
   18a74:	beq	18a8c <ftello64@plt+0x75cc>
   18a78:	b	18a7c <ftello64@plt+0x75bc>
   18a7c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18a80:	add	r0, r0, #1
   18a84:	str	r0, [fp, #-24]	; 0xffffffe8
   18a88:	b	18a24 <ftello64@plt+0x7564>
   18a8c:	add	r0, sp, #16
   18a90:	ldr	r1, [fp, #-8]
   18a94:	ldr	r2, [fp, #-12]
   18a98:	ldr	r3, [fp, #-16]
   18a9c:	ldr	ip, [fp, #-20]	; 0xffffffec
   18aa0:	ldr	lr, [fp, #-24]	; 0xffffffe8
   18aa4:	str	r0, [sp, #8]
   18aa8:	mov	r0, r1
   18aac:	mov	r1, r2
   18ab0:	mov	r2, r3
   18ab4:	mov	r3, ip
   18ab8:	ldr	ip, [sp, #8]
   18abc:	str	ip, [sp]
   18ac0:	str	lr, [sp, #4]
   18ac4:	bl	1838c <ftello64@plt+0x6ecc>
   18ac8:	mov	sp, fp
   18acc:	pop	{fp, pc}
   18ad0:	push	{fp, lr}
   18ad4:	mov	fp, sp
   18ad8:	sub	sp, sp, #24
   18adc:	str	r0, [fp, #-4]
   18ae0:	str	r1, [fp, #-8]
   18ae4:	str	r2, [sp, #12]
   18ae8:	str	r3, [sp, #8]
   18aec:	add	r0, fp, #8
   18af0:	str	r0, [sp, #4]
   18af4:	ldr	r0, [fp, #-4]
   18af8:	ldr	r1, [fp, #-8]
   18afc:	ldr	r2, [sp, #12]
   18b00:	ldr	r3, [sp, #8]
   18b04:	ldr	ip, [sp, #4]
   18b08:	mov	lr, sp
   18b0c:	str	ip, [lr]
   18b10:	bl	189f8 <ftello64@plt+0x7538>
   18b14:	add	r0, sp, #4
   18b18:	mov	sp, fp
   18b1c:	pop	{fp, pc}
   18b20:	push	{fp, lr}
   18b24:	mov	fp, sp
   18b28:	sub	sp, sp, #16
   18b2c:	movw	r0, #16780	; 0x418c
   18b30:	movt	r0, #3
   18b34:	ldr	r1, [r0]
   18b38:	movw	r0, #11153	; 0x2b91
   18b3c:	movt	r0, #2
   18b40:	bl	111c0 <fputs_unlocked@plt>
   18b44:	movw	r1, #12412	; 0x307c
   18b48:	movt	r1, #2
   18b4c:	str	r0, [fp, #-4]
   18b50:	mov	r0, r1
   18b54:	bl	1137c <gettext@plt>
   18b58:	movw	r1, #12432	; 0x3090
   18b5c:	movt	r1, #2
   18b60:	bl	111f0 <printf@plt>
   18b64:	movw	r1, #12454	; 0x30a6
   18b68:	movt	r1, #2
   18b6c:	str	r0, [sp, #8]
   18b70:	mov	r0, r1
   18b74:	bl	1137c <gettext@plt>
   18b78:	movw	r1, #10594	; 0x2962
   18b7c:	movt	r1, #2
   18b80:	movw	r2, #10962	; 0x2ad2
   18b84:	movt	r2, #2
   18b88:	bl	111f0 <printf@plt>
   18b8c:	movw	r1, #12474	; 0x30ba
   18b90:	movt	r1, #2
   18b94:	str	r0, [sp, #4]
   18b98:	mov	r0, r1
   18b9c:	bl	1137c <gettext@plt>
   18ba0:	movw	r1, #12513	; 0x30e1
   18ba4:	movt	r1, #2
   18ba8:	bl	111f0 <printf@plt>
   18bac:	mov	sp, fp
   18bb0:	pop	{fp, pc}
   18bb4:	push	{fp, lr}
   18bb8:	mov	fp, sp
   18bbc:	sub	sp, sp, #16
   18bc0:	str	r0, [fp, #-4]
   18bc4:	str	r1, [sp, #8]
   18bc8:	str	r2, [sp, #4]
   18bcc:	ldr	r0, [fp, #-4]
   18bd0:	ldr	r1, [sp, #8]
   18bd4:	ldr	r2, [sp, #4]
   18bd8:	bl	18be4 <ftello64@plt+0x7724>
   18bdc:	mov	sp, fp
   18be0:	pop	{fp, pc}
   18be4:	push	{fp, lr}
   18be8:	mov	fp, sp
   18bec:	sub	sp, sp, #16
   18bf0:	str	r0, [fp, #-4]
   18bf4:	str	r1, [sp, #8]
   18bf8:	str	r2, [sp, #4]
   18bfc:	ldr	r0, [fp, #-4]
   18c00:	ldr	r1, [sp, #8]
   18c04:	ldr	r2, [sp, #4]
   18c08:	bl	20080 <ftello64@plt+0xebc0>
   18c0c:	str	r0, [sp]
   18c10:	ldr	r0, [sp]
   18c14:	movw	r1, #0
   18c18:	cmp	r0, r1
   18c1c:	bne	18c4c <ftello64@plt+0x778c>
   18c20:	ldr	r0, [fp, #-4]
   18c24:	movw	r1, #0
   18c28:	cmp	r0, r1
   18c2c:	beq	18c48 <ftello64@plt+0x7788>
   18c30:	ldr	r0, [sp, #8]
   18c34:	cmp	r0, #0
   18c38:	beq	18c4c <ftello64@plt+0x778c>
   18c3c:	ldr	r0, [sp, #4]
   18c40:	cmp	r0, #0
   18c44:	beq	18c4c <ftello64@plt+0x778c>
   18c48:	bl	1b990 <ftello64@plt+0xa4d0>
   18c4c:	ldr	r0, [sp]
   18c50:	mov	sp, fp
   18c54:	pop	{fp, pc}
   18c58:	push	{fp, lr}
   18c5c:	mov	fp, sp
   18c60:	sub	sp, sp, #8
   18c64:	str	r0, [sp, #4]
   18c68:	ldr	r0, [sp, #4]
   18c6c:	bl	1dc5c <ftello64@plt+0xc79c>
   18c70:	bl	18c7c <ftello64@plt+0x77bc>
   18c74:	mov	sp, fp
   18c78:	pop	{fp, pc}
   18c7c:	push	{fp, lr}
   18c80:	mov	fp, sp
   18c84:	sub	sp, sp, #8
   18c88:	str	r0, [sp, #4]
   18c8c:	ldr	r0, [sp, #4]
   18c90:	movw	r1, #0
   18c94:	cmp	r0, r1
   18c98:	bne	18ca0 <ftello64@plt+0x77e0>
   18c9c:	bl	1b990 <ftello64@plt+0xa4d0>
   18ca0:	ldr	r0, [sp, #4]
   18ca4:	mov	sp, fp
   18ca8:	pop	{fp, pc}
   18cac:	push	{fp, lr}
   18cb0:	mov	fp, sp
   18cb4:	sub	sp, sp, #8
   18cb8:	str	r0, [sp, #4]
   18cbc:	ldr	r0, [sp, #4]
   18cc0:	bl	1fdbc <ftello64@plt+0xe8fc>
   18cc4:	bl	18c7c <ftello64@plt+0x77bc>
   18cc8:	mov	sp, fp
   18ccc:	pop	{fp, pc}
   18cd0:	push	{fp, lr}
   18cd4:	mov	fp, sp
   18cd8:	sub	sp, sp, #8
   18cdc:	str	r0, [sp, #4]
   18ce0:	ldr	r0, [sp, #4]
   18ce4:	bl	18c58 <ftello64@plt+0x7798>
   18ce8:	mov	sp, fp
   18cec:	pop	{fp, pc}
   18cf0:	push	{fp, lr}
   18cf4:	mov	fp, sp
   18cf8:	sub	sp, sp, #16
   18cfc:	str	r0, [fp, #-4]
   18d00:	str	r1, [sp, #8]
   18d04:	ldr	r0, [fp, #-4]
   18d08:	ldr	r1, [sp, #8]
   18d0c:	bl	1dccc <ftello64@plt+0xc80c>
   18d10:	str	r0, [sp, #4]
   18d14:	ldr	r0, [sp, #4]
   18d18:	movw	r1, #0
   18d1c:	cmp	r0, r1
   18d20:	bne	18d44 <ftello64@plt+0x7884>
   18d24:	ldr	r0, [fp, #-4]
   18d28:	movw	r1, #0
   18d2c:	cmp	r0, r1
   18d30:	beq	18d40 <ftello64@plt+0x7880>
   18d34:	ldr	r0, [sp, #8]
   18d38:	cmp	r0, #0
   18d3c:	beq	18d44 <ftello64@plt+0x7884>
   18d40:	bl	1b990 <ftello64@plt+0xa4d0>
   18d44:	ldr	r0, [sp, #4]
   18d48:	mov	sp, fp
   18d4c:	pop	{fp, pc}
   18d50:	push	{fp, lr}
   18d54:	mov	fp, sp
   18d58:	sub	sp, sp, #8
   18d5c:	str	r0, [sp, #4]
   18d60:	str	r1, [sp]
   18d64:	ldr	r0, [sp, #4]
   18d68:	ldr	r1, [sp]
   18d6c:	bl	1fdfc <ftello64@plt+0xe93c>
   18d70:	bl	18c7c <ftello64@plt+0x77bc>
   18d74:	mov	sp, fp
   18d78:	pop	{fp, pc}
   18d7c:	push	{fp, lr}
   18d80:	mov	fp, sp
   18d84:	sub	sp, sp, #16
   18d88:	str	r0, [fp, #-4]
   18d8c:	str	r1, [sp, #8]
   18d90:	str	r2, [sp, #4]
   18d94:	ldr	r0, [fp, #-4]
   18d98:	ldr	r1, [sp, #8]
   18d9c:	ldr	r2, [sp, #4]
   18da0:	bl	1fef4 <ftello64@plt+0xea34>
   18da4:	bl	18c7c <ftello64@plt+0x77bc>
   18da8:	mov	sp, fp
   18dac:	pop	{fp, pc}
   18db0:	push	{fp, lr}
   18db4:	mov	fp, sp
   18db8:	sub	sp, sp, #8
   18dbc:	str	r0, [sp, #4]
   18dc0:	str	r1, [sp]
   18dc4:	ldr	r1, [sp, #4]
   18dc8:	ldr	r2, [sp]
   18dcc:	movw	r0, #0
   18dd0:	bl	18be4 <ftello64@plt+0x7724>
   18dd4:	mov	sp, fp
   18dd8:	pop	{fp, pc}
   18ddc:	push	{fp, lr}
   18de0:	mov	fp, sp
   18de4:	sub	sp, sp, #8
   18de8:	str	r0, [sp, #4]
   18dec:	str	r1, [sp]
   18df0:	ldr	r1, [sp, #4]
   18df4:	ldr	r2, [sp]
   18df8:	movw	r0, #0
   18dfc:	bl	18d7c <ftello64@plt+0x78bc>
   18e00:	mov	sp, fp
   18e04:	pop	{fp, pc}
   18e08:	push	{fp, lr}
   18e0c:	mov	fp, sp
   18e10:	sub	sp, sp, #8
   18e14:	str	r0, [sp, #4]
   18e18:	str	r1, [sp]
   18e1c:	ldr	r0, [sp, #4]
   18e20:	ldr	r1, [sp]
   18e24:	movw	r2, #1
   18e28:	bl	18e34 <ftello64@plt+0x7974>
   18e2c:	mov	sp, fp
   18e30:	pop	{fp, pc}
   18e34:	push	{fp, lr}
   18e38:	mov	fp, sp
   18e3c:	sub	sp, sp, #16
   18e40:	str	r0, [fp, #-4]
   18e44:	str	r1, [sp, #8]
   18e48:	str	r2, [sp, #4]
   18e4c:	ldr	r0, [sp, #8]
   18e50:	ldr	r0, [r0]
   18e54:	str	r0, [sp]
   18e58:	ldr	r0, [fp, #-4]
   18e5c:	movw	r1, #0
   18e60:	cmp	r0, r1
   18e64:	bne	18eb0 <ftello64@plt+0x79f0>
   18e68:	ldr	r0, [sp]
   18e6c:	cmp	r0, #0
   18e70:	bne	18eac <ftello64@plt+0x79ec>
   18e74:	ldr	r0, [sp, #4]
   18e78:	movw	r1, #64	; 0x40
   18e7c:	udiv	r0, r1, r0
   18e80:	str	r0, [sp]
   18e84:	ldr	r0, [sp]
   18e88:	cmp	r0, #0
   18e8c:	movw	r0, #0
   18e90:	movne	r0, #1
   18e94:	mvn	r1, #0
   18e98:	eor	r0, r0, r1
   18e9c:	and	r0, r0, #1
   18ea0:	ldr	r1, [sp]
   18ea4:	add	r0, r1, r0
   18ea8:	str	r0, [sp]
   18eac:	b	18ee0 <ftello64@plt+0x7a20>
   18eb0:	ldr	r0, [sp]
   18eb4:	ldr	r1, [sp]
   18eb8:	lsr	r1, r1, #1
   18ebc:	add	r1, r1, #1
   18ec0:	adds	r0, r0, r1
   18ec4:	mov	r1, #0
   18ec8:	adc	r1, r1, #0
   18ecc:	str	r0, [sp]
   18ed0:	tst	r1, #1
   18ed4:	beq	18edc <ftello64@plt+0x7a1c>
   18ed8:	bl	1b990 <ftello64@plt+0xa4d0>
   18edc:	b	18ee0 <ftello64@plt+0x7a20>
   18ee0:	ldr	r0, [fp, #-4]
   18ee4:	ldr	r1, [sp]
   18ee8:	ldr	r2, [sp, #4]
   18eec:	bl	18be4 <ftello64@plt+0x7724>
   18ef0:	str	r0, [fp, #-4]
   18ef4:	ldr	r0, [sp]
   18ef8:	ldr	r1, [sp, #8]
   18efc:	str	r0, [r1]
   18f00:	ldr	r0, [fp, #-4]
   18f04:	mov	sp, fp
   18f08:	pop	{fp, pc}
   18f0c:	push	{fp, lr}
   18f10:	mov	fp, sp
   18f14:	sub	sp, sp, #216	; 0xd8
   18f18:	ldr	ip, [fp, #8]
   18f1c:	str	r0, [fp, #-4]
   18f20:	str	r1, [fp, #-8]
   18f24:	str	r2, [fp, #-12]
   18f28:	str	r3, [fp, #-16]
   18f2c:	ldr	r0, [fp, #-8]
   18f30:	ldr	r0, [r0]
   18f34:	str	r0, [fp, #-20]	; 0xffffffec
   18f38:	ldr	r0, [fp, #-20]	; 0xffffffec
   18f3c:	ldr	r1, [fp, #-20]	; 0xffffffec
   18f40:	asr	r1, r1, #1
   18f44:	add	r1, r0, r1
   18f48:	mov	r2, #1
   18f4c:	cmp	r1, r0
   18f50:	movwvc	r2, #0
   18f54:	str	r1, [fp, #-24]	; 0xffffffe8
   18f58:	tst	r2, #1
   18f5c:	beq	18f68 <ftello64@plt+0x7aa8>
   18f60:	ldr	r0, [pc, #4036]	; 19f2c <ftello64@plt+0x8a6c>
   18f64:	str	r0, [fp, #-24]	; 0xffffffe8
   18f68:	ldr	r0, [fp, #-16]
   18f6c:	movw	r1, #0
   18f70:	cmp	r1, r0
   18f74:	bgt	18f90 <ftello64@plt+0x7ad0>
   18f78:	ldr	r0, [fp, #-16]
   18f7c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18f80:	cmp	r0, r1
   18f84:	bge	18f90 <ftello64@plt+0x7ad0>
   18f88:	ldr	r0, [fp, #-16]
   18f8c:	str	r0, [fp, #-24]	; 0xffffffe8
   18f90:	b	19368 <ftello64@plt+0x7ea8>
   18f94:	b	18f98 <ftello64@plt+0x7ad8>
   18f98:	ldr	r0, [fp, #8]
   18f9c:	cmp	r0, #0
   18fa0:	bge	190b4 <ftello64@plt+0x7bf4>
   18fa4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18fa8:	cmp	r0, #0
   18fac:	bge	19038 <ftello64@plt+0x7b78>
   18fb0:	b	18fb4 <ftello64@plt+0x7af4>
   18fb4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18fb8:	ldr	r1, [fp, #8]
   18fbc:	movw	r2, #127	; 0x7f
   18fc0:	sdiv	r1, r2, r1
   18fc4:	cmp	r0, r1
   18fc8:	blt	19154 <ftello64@plt+0x7c94>
   18fcc:	b	1916c <ftello64@plt+0x7cac>
   18fd0:	b	18fd4 <ftello64@plt+0x7b14>
   18fd4:	ldr	r0, [pc, #4084]	; 19fd0 <ftello64@plt+0x8b10>
   18fd8:	ldr	r1, [fp, #8]
   18fdc:	cmp	r1, r0
   18fe0:	blt	18ff8 <ftello64@plt+0x7b38>
   18fe4:	b	19004 <ftello64@plt+0x7b44>
   18fe8:	ldr	r0, [fp, #8]
   18fec:	movw	r1, #0
   18ff0:	cmp	r1, r0
   18ff4:	bge	19004 <ftello64@plt+0x7b44>
   18ff8:	movw	r0, #0
   18ffc:	str	r0, [fp, #-36]	; 0xffffffdc
   19000:	b	1901c <ftello64@plt+0x7b5c>
   19004:	ldr	r0, [fp, #8]
   19008:	movw	r1, #0
   1900c:	sub	r0, r1, r0
   19010:	movw	r1, #127	; 0x7f
   19014:	sdiv	r0, r1, r0
   19018:	str	r0, [fp, #-36]	; 0xffffffdc
   1901c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   19020:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19024:	mvn	r2, #0
   19028:	sub	r1, r2, r1
   1902c:	cmp	r0, r1
   19030:	ble	19154 <ftello64@plt+0x7c94>
   19034:	b	1916c <ftello64@plt+0x7cac>
   19038:	b	1903c <ftello64@plt+0x7b7c>
   1903c:	b	19098 <ftello64@plt+0x7bd8>
   19040:	b	19098 <ftello64@plt+0x7bd8>
   19044:	ldr	r0, [fp, #8]
   19048:	cmn	r0, #1
   1904c:	bne	19098 <ftello64@plt+0x7bd8>
   19050:	b	19054 <ftello64@plt+0x7b94>
   19054:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19058:	mvn	r1, #127	; 0x7f
   1905c:	add	r0, r0, r1
   19060:	movw	r1, #0
   19064:	cmp	r1, r0
   19068:	blt	19154 <ftello64@plt+0x7c94>
   1906c:	b	1916c <ftello64@plt+0x7cac>
   19070:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19074:	movw	r1, #0
   19078:	cmp	r1, r0
   1907c:	bge	1916c <ftello64@plt+0x7cac>
   19080:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19084:	sub	r0, r0, #1
   19088:	movw	r1, #127	; 0x7f
   1908c:	cmp	r1, r0
   19090:	blt	19154 <ftello64@plt+0x7c94>
   19094:	b	1916c <ftello64@plt+0x7cac>
   19098:	ldr	r0, [fp, #8]
   1909c:	mvn	r1, #127	; 0x7f
   190a0:	sdiv	r0, r1, r0
   190a4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   190a8:	cmp	r0, r1
   190ac:	blt	19154 <ftello64@plt+0x7c94>
   190b0:	b	1916c <ftello64@plt+0x7cac>
   190b4:	ldr	r0, [fp, #8]
   190b8:	cmp	r0, #0
   190bc:	bne	190c4 <ftello64@plt+0x7c04>
   190c0:	b	1916c <ftello64@plt+0x7cac>
   190c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   190c8:	cmp	r0, #0
   190cc:	bge	1913c <ftello64@plt+0x7c7c>
   190d0:	b	190d4 <ftello64@plt+0x7c14>
   190d4:	b	19120 <ftello64@plt+0x7c60>
   190d8:	b	19120 <ftello64@plt+0x7c60>
   190dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   190e0:	cmn	r0, #1
   190e4:	bne	19120 <ftello64@plt+0x7c60>
   190e8:	b	190ec <ftello64@plt+0x7c2c>
   190ec:	ldr	r0, [fp, #8]
   190f0:	mvn	r1, #127	; 0x7f
   190f4:	add	r0, r0, r1
   190f8:	movw	r1, #0
   190fc:	cmp	r1, r0
   19100:	blt	19154 <ftello64@plt+0x7c94>
   19104:	b	1916c <ftello64@plt+0x7cac>
   19108:	ldr	r0, [fp, #8]
   1910c:	sub	r0, r0, #1
   19110:	movw	r1, #127	; 0x7f
   19114:	cmp	r1, r0
   19118:	blt	19154 <ftello64@plt+0x7c94>
   1911c:	b	1916c <ftello64@plt+0x7cac>
   19120:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19124:	mvn	r1, #127	; 0x7f
   19128:	sdiv	r0, r1, r0
   1912c:	ldr	r1, [fp, #8]
   19130:	cmp	r0, r1
   19134:	blt	19154 <ftello64@plt+0x7c94>
   19138:	b	1916c <ftello64@plt+0x7cac>
   1913c:	ldr	r0, [fp, #8]
   19140:	movw	r1, #127	; 0x7f
   19144:	sdiv	r0, r1, r0
   19148:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1914c:	cmp	r0, r1
   19150:	bge	1916c <ftello64@plt+0x7cac>
   19154:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19158:	ldr	r1, [fp, #8]
   1915c:	mul	r0, r0, r1
   19160:	sxtb	r0, r0
   19164:	str	r0, [fp, #-28]	; 0xffffffe4
   19168:	b	1a330 <ftello64@plt+0x8e70>
   1916c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19170:	ldr	r1, [fp, #8]
   19174:	mul	r0, r0, r1
   19178:	sxtb	r0, r0
   1917c:	str	r0, [fp, #-28]	; 0xffffffe4
   19180:	b	1a33c <ftello64@plt+0x8e7c>
   19184:	ldr	r0, [fp, #8]
   19188:	cmp	r0, #0
   1918c:	bge	1929c <ftello64@plt+0x7ddc>
   19190:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19194:	cmp	r0, #0
   19198:	bge	19224 <ftello64@plt+0x7d64>
   1919c:	b	191a0 <ftello64@plt+0x7ce0>
   191a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   191a4:	ldr	r1, [fp, #8]
   191a8:	movw	r2, #255	; 0xff
   191ac:	sdiv	r1, r2, r1
   191b0:	cmp	r0, r1
   191b4:	blt	19338 <ftello64@plt+0x7e78>
   191b8:	b	19350 <ftello64@plt+0x7e90>
   191bc:	b	191c0 <ftello64@plt+0x7d00>
   191c0:	ldr	r0, [pc, #3592]	; 19fd0 <ftello64@plt+0x8b10>
   191c4:	ldr	r1, [fp, #8]
   191c8:	cmp	r1, r0
   191cc:	blt	191e4 <ftello64@plt+0x7d24>
   191d0:	b	191f0 <ftello64@plt+0x7d30>
   191d4:	ldr	r0, [fp, #8]
   191d8:	movw	r1, #0
   191dc:	cmp	r1, r0
   191e0:	bge	191f0 <ftello64@plt+0x7d30>
   191e4:	movw	r0, #0
   191e8:	str	r0, [fp, #-40]	; 0xffffffd8
   191ec:	b	19208 <ftello64@plt+0x7d48>
   191f0:	ldr	r0, [fp, #8]
   191f4:	movw	r1, #0
   191f8:	sub	r0, r1, r0
   191fc:	movw	r1, #255	; 0xff
   19200:	sdiv	r0, r1, r0
   19204:	str	r0, [fp, #-40]	; 0xffffffd8
   19208:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1920c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19210:	mvn	r2, #0
   19214:	sub	r1, r2, r1
   19218:	cmp	r0, r1
   1921c:	ble	19338 <ftello64@plt+0x7e78>
   19220:	b	19350 <ftello64@plt+0x7e90>
   19224:	b	19228 <ftello64@plt+0x7d68>
   19228:	b	19280 <ftello64@plt+0x7dc0>
   1922c:	b	19280 <ftello64@plt+0x7dc0>
   19230:	ldr	r0, [fp, #8]
   19234:	cmn	r0, #1
   19238:	bne	19280 <ftello64@plt+0x7dc0>
   1923c:	b	19240 <ftello64@plt+0x7d80>
   19240:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19244:	add	r0, r0, #0
   19248:	movw	r1, #0
   1924c:	cmp	r1, r0
   19250:	blt	19338 <ftello64@plt+0x7e78>
   19254:	b	19350 <ftello64@plt+0x7e90>
   19258:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1925c:	movw	r1, #0
   19260:	cmp	r1, r0
   19264:	bge	19350 <ftello64@plt+0x7e90>
   19268:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1926c:	sub	r0, r0, #1
   19270:	mvn	r1, #0
   19274:	cmp	r1, r0
   19278:	blt	19338 <ftello64@plt+0x7e78>
   1927c:	b	19350 <ftello64@plt+0x7e90>
   19280:	ldr	r0, [fp, #8]
   19284:	movw	r1, #0
   19288:	sdiv	r0, r1, r0
   1928c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19290:	cmp	r0, r1
   19294:	blt	19338 <ftello64@plt+0x7e78>
   19298:	b	19350 <ftello64@plt+0x7e90>
   1929c:	ldr	r0, [fp, #8]
   192a0:	cmp	r0, #0
   192a4:	bne	192ac <ftello64@plt+0x7dec>
   192a8:	b	19350 <ftello64@plt+0x7e90>
   192ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   192b0:	cmp	r0, #0
   192b4:	bge	19320 <ftello64@plt+0x7e60>
   192b8:	b	192bc <ftello64@plt+0x7dfc>
   192bc:	b	19304 <ftello64@plt+0x7e44>
   192c0:	b	19304 <ftello64@plt+0x7e44>
   192c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   192c8:	cmn	r0, #1
   192cc:	bne	19304 <ftello64@plt+0x7e44>
   192d0:	b	192d4 <ftello64@plt+0x7e14>
   192d4:	ldr	r0, [fp, #8]
   192d8:	add	r0, r0, #0
   192dc:	movw	r1, #0
   192e0:	cmp	r1, r0
   192e4:	blt	19338 <ftello64@plt+0x7e78>
   192e8:	b	19350 <ftello64@plt+0x7e90>
   192ec:	ldr	r0, [fp, #8]
   192f0:	sub	r0, r0, #1
   192f4:	mvn	r1, #0
   192f8:	cmp	r1, r0
   192fc:	blt	19338 <ftello64@plt+0x7e78>
   19300:	b	19350 <ftello64@plt+0x7e90>
   19304:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19308:	movw	r1, #0
   1930c:	sdiv	r0, r1, r0
   19310:	ldr	r1, [fp, #8]
   19314:	cmp	r0, r1
   19318:	blt	19338 <ftello64@plt+0x7e78>
   1931c:	b	19350 <ftello64@plt+0x7e90>
   19320:	ldr	r0, [fp, #8]
   19324:	movw	r1, #255	; 0xff
   19328:	sdiv	r0, r1, r0
   1932c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19330:	cmp	r0, r1
   19334:	bge	19350 <ftello64@plt+0x7e90>
   19338:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1933c:	ldr	r1, [fp, #8]
   19340:	mul	r0, r0, r1
   19344:	and	r0, r0, #255	; 0xff
   19348:	str	r0, [fp, #-28]	; 0xffffffe4
   1934c:	b	1a330 <ftello64@plt+0x8e70>
   19350:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19354:	ldr	r1, [fp, #8]
   19358:	mul	r0, r0, r1
   1935c:	and	r0, r0, #255	; 0xff
   19360:	str	r0, [fp, #-28]	; 0xffffffe4
   19364:	b	1a33c <ftello64@plt+0x8e7c>
   19368:	b	19740 <ftello64@plt+0x8280>
   1936c:	b	19370 <ftello64@plt+0x7eb0>
   19370:	ldr	r0, [fp, #8]
   19374:	cmp	r0, #0
   19378:	bge	1948c <ftello64@plt+0x7fcc>
   1937c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19380:	cmp	r0, #0
   19384:	bge	19410 <ftello64@plt+0x7f50>
   19388:	b	1938c <ftello64@plt+0x7ecc>
   1938c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19390:	ldr	r1, [fp, #8]
   19394:	movw	r2, #32767	; 0x7fff
   19398:	sdiv	r1, r2, r1
   1939c:	cmp	r0, r1
   193a0:	blt	1952c <ftello64@plt+0x806c>
   193a4:	b	19544 <ftello64@plt+0x8084>
   193a8:	b	193ac <ftello64@plt+0x7eec>
   193ac:	ldr	r0, [pc, #3100]	; 19fd0 <ftello64@plt+0x8b10>
   193b0:	ldr	r1, [fp, #8]
   193b4:	cmp	r1, r0
   193b8:	blt	193d0 <ftello64@plt+0x7f10>
   193bc:	b	193dc <ftello64@plt+0x7f1c>
   193c0:	ldr	r0, [fp, #8]
   193c4:	movw	r1, #0
   193c8:	cmp	r1, r0
   193cc:	bge	193dc <ftello64@plt+0x7f1c>
   193d0:	movw	r0, #0
   193d4:	str	r0, [fp, #-44]	; 0xffffffd4
   193d8:	b	193f4 <ftello64@plt+0x7f34>
   193dc:	ldr	r0, [fp, #8]
   193e0:	movw	r1, #0
   193e4:	sub	r0, r1, r0
   193e8:	movw	r1, #32767	; 0x7fff
   193ec:	sdiv	r0, r1, r0
   193f0:	str	r0, [fp, #-44]	; 0xffffffd4
   193f4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   193f8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   193fc:	mvn	r2, #0
   19400:	sub	r1, r2, r1
   19404:	cmp	r0, r1
   19408:	ble	1952c <ftello64@plt+0x806c>
   1940c:	b	19544 <ftello64@plt+0x8084>
   19410:	b	19414 <ftello64@plt+0x7f54>
   19414:	b	19470 <ftello64@plt+0x7fb0>
   19418:	b	19470 <ftello64@plt+0x7fb0>
   1941c:	ldr	r0, [fp, #8]
   19420:	cmn	r0, #1
   19424:	bne	19470 <ftello64@plt+0x7fb0>
   19428:	b	1942c <ftello64@plt+0x7f6c>
   1942c:	ldr	r0, [pc, #4068]	; 1a418 <ftello64@plt+0x8f58>
   19430:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19434:	add	r0, r1, r0
   19438:	movw	r1, #0
   1943c:	cmp	r1, r0
   19440:	blt	1952c <ftello64@plt+0x806c>
   19444:	b	19544 <ftello64@plt+0x8084>
   19448:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1944c:	movw	r1, #0
   19450:	cmp	r1, r0
   19454:	bge	19544 <ftello64@plt+0x8084>
   19458:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1945c:	sub	r0, r0, #1
   19460:	movw	r1, #32767	; 0x7fff
   19464:	cmp	r1, r0
   19468:	blt	1952c <ftello64@plt+0x806c>
   1946c:	b	19544 <ftello64@plt+0x8084>
   19470:	ldr	r0, [pc, #4000]	; 1a418 <ftello64@plt+0x8f58>
   19474:	ldr	r1, [fp, #8]
   19478:	sdiv	r0, r0, r1
   1947c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19480:	cmp	r0, r1
   19484:	blt	1952c <ftello64@plt+0x806c>
   19488:	b	19544 <ftello64@plt+0x8084>
   1948c:	ldr	r0, [fp, #8]
   19490:	cmp	r0, #0
   19494:	bne	1949c <ftello64@plt+0x7fdc>
   19498:	b	19544 <ftello64@plt+0x8084>
   1949c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   194a0:	cmp	r0, #0
   194a4:	bge	19514 <ftello64@plt+0x8054>
   194a8:	b	194ac <ftello64@plt+0x7fec>
   194ac:	b	194f8 <ftello64@plt+0x8038>
   194b0:	b	194f8 <ftello64@plt+0x8038>
   194b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   194b8:	cmn	r0, #1
   194bc:	bne	194f8 <ftello64@plt+0x8038>
   194c0:	b	194c4 <ftello64@plt+0x8004>
   194c4:	ldr	r0, [pc, #3916]	; 1a418 <ftello64@plt+0x8f58>
   194c8:	ldr	r1, [fp, #8]
   194cc:	add	r0, r1, r0
   194d0:	movw	r1, #0
   194d4:	cmp	r1, r0
   194d8:	blt	1952c <ftello64@plt+0x806c>
   194dc:	b	19544 <ftello64@plt+0x8084>
   194e0:	ldr	r0, [fp, #8]
   194e4:	sub	r0, r0, #1
   194e8:	movw	r1, #32767	; 0x7fff
   194ec:	cmp	r1, r0
   194f0:	blt	1952c <ftello64@plt+0x806c>
   194f4:	b	19544 <ftello64@plt+0x8084>
   194f8:	ldr	r0, [pc, #3864]	; 1a418 <ftello64@plt+0x8f58>
   194fc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19500:	sdiv	r0, r0, r1
   19504:	ldr	r1, [fp, #8]
   19508:	cmp	r0, r1
   1950c:	blt	1952c <ftello64@plt+0x806c>
   19510:	b	19544 <ftello64@plt+0x8084>
   19514:	ldr	r0, [fp, #8]
   19518:	movw	r1, #32767	; 0x7fff
   1951c:	sdiv	r0, r1, r0
   19520:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19524:	cmp	r0, r1
   19528:	bge	19544 <ftello64@plt+0x8084>
   1952c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19530:	ldr	r1, [fp, #8]
   19534:	mul	r0, r0, r1
   19538:	sxth	r0, r0
   1953c:	str	r0, [fp, #-28]	; 0xffffffe4
   19540:	b	1a330 <ftello64@plt+0x8e70>
   19544:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19548:	ldr	r1, [fp, #8]
   1954c:	mul	r0, r0, r1
   19550:	sxth	r0, r0
   19554:	str	r0, [fp, #-28]	; 0xffffffe4
   19558:	b	1a33c <ftello64@plt+0x8e7c>
   1955c:	ldr	r0, [fp, #8]
   19560:	cmp	r0, #0
   19564:	bge	19674 <ftello64@plt+0x81b4>
   19568:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1956c:	cmp	r0, #0
   19570:	bge	195fc <ftello64@plt+0x813c>
   19574:	b	19578 <ftello64@plt+0x80b8>
   19578:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1957c:	ldr	r1, [fp, #8]
   19580:	movw	r2, #65535	; 0xffff
   19584:	sdiv	r1, r2, r1
   19588:	cmp	r0, r1
   1958c:	blt	19710 <ftello64@plt+0x8250>
   19590:	b	19728 <ftello64@plt+0x8268>
   19594:	b	19598 <ftello64@plt+0x80d8>
   19598:	ldr	r0, [pc, #2608]	; 19fd0 <ftello64@plt+0x8b10>
   1959c:	ldr	r1, [fp, #8]
   195a0:	cmp	r1, r0
   195a4:	blt	195bc <ftello64@plt+0x80fc>
   195a8:	b	195c8 <ftello64@plt+0x8108>
   195ac:	ldr	r0, [fp, #8]
   195b0:	movw	r1, #0
   195b4:	cmp	r1, r0
   195b8:	bge	195c8 <ftello64@plt+0x8108>
   195bc:	movw	r0, #0
   195c0:	str	r0, [fp, #-48]	; 0xffffffd0
   195c4:	b	195e0 <ftello64@plt+0x8120>
   195c8:	ldr	r0, [fp, #8]
   195cc:	movw	r1, #0
   195d0:	sub	r0, r1, r0
   195d4:	movw	r1, #65535	; 0xffff
   195d8:	sdiv	r0, r1, r0
   195dc:	str	r0, [fp, #-48]	; 0xffffffd0
   195e0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   195e4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   195e8:	mvn	r2, #0
   195ec:	sub	r1, r2, r1
   195f0:	cmp	r0, r1
   195f4:	ble	19710 <ftello64@plt+0x8250>
   195f8:	b	19728 <ftello64@plt+0x8268>
   195fc:	b	19600 <ftello64@plt+0x8140>
   19600:	b	19658 <ftello64@plt+0x8198>
   19604:	b	19658 <ftello64@plt+0x8198>
   19608:	ldr	r0, [fp, #8]
   1960c:	cmn	r0, #1
   19610:	bne	19658 <ftello64@plt+0x8198>
   19614:	b	19618 <ftello64@plt+0x8158>
   19618:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1961c:	add	r0, r0, #0
   19620:	movw	r1, #0
   19624:	cmp	r1, r0
   19628:	blt	19710 <ftello64@plt+0x8250>
   1962c:	b	19728 <ftello64@plt+0x8268>
   19630:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19634:	movw	r1, #0
   19638:	cmp	r1, r0
   1963c:	bge	19728 <ftello64@plt+0x8268>
   19640:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19644:	sub	r0, r0, #1
   19648:	mvn	r1, #0
   1964c:	cmp	r1, r0
   19650:	blt	19710 <ftello64@plt+0x8250>
   19654:	b	19728 <ftello64@plt+0x8268>
   19658:	ldr	r0, [fp, #8]
   1965c:	movw	r1, #0
   19660:	sdiv	r0, r1, r0
   19664:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19668:	cmp	r0, r1
   1966c:	blt	19710 <ftello64@plt+0x8250>
   19670:	b	19728 <ftello64@plt+0x8268>
   19674:	ldr	r0, [fp, #8]
   19678:	cmp	r0, #0
   1967c:	bne	19684 <ftello64@plt+0x81c4>
   19680:	b	19728 <ftello64@plt+0x8268>
   19684:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19688:	cmp	r0, #0
   1968c:	bge	196f8 <ftello64@plt+0x8238>
   19690:	b	19694 <ftello64@plt+0x81d4>
   19694:	b	196dc <ftello64@plt+0x821c>
   19698:	b	196dc <ftello64@plt+0x821c>
   1969c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   196a0:	cmn	r0, #1
   196a4:	bne	196dc <ftello64@plt+0x821c>
   196a8:	b	196ac <ftello64@plt+0x81ec>
   196ac:	ldr	r0, [fp, #8]
   196b0:	add	r0, r0, #0
   196b4:	movw	r1, #0
   196b8:	cmp	r1, r0
   196bc:	blt	19710 <ftello64@plt+0x8250>
   196c0:	b	19728 <ftello64@plt+0x8268>
   196c4:	ldr	r0, [fp, #8]
   196c8:	sub	r0, r0, #1
   196cc:	mvn	r1, #0
   196d0:	cmp	r1, r0
   196d4:	blt	19710 <ftello64@plt+0x8250>
   196d8:	b	19728 <ftello64@plt+0x8268>
   196dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   196e0:	movw	r1, #0
   196e4:	sdiv	r0, r1, r0
   196e8:	ldr	r1, [fp, #8]
   196ec:	cmp	r0, r1
   196f0:	blt	19710 <ftello64@plt+0x8250>
   196f4:	b	19728 <ftello64@plt+0x8268>
   196f8:	ldr	r0, [fp, #8]
   196fc:	movw	r1, #65535	; 0xffff
   19700:	sdiv	r0, r1, r0
   19704:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19708:	cmp	r0, r1
   1970c:	bge	19728 <ftello64@plt+0x8268>
   19710:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19714:	ldr	r1, [fp, #8]
   19718:	mul	r0, r0, r1
   1971c:	uxth	r0, r0
   19720:	str	r0, [fp, #-28]	; 0xffffffe4
   19724:	b	1a330 <ftello64@plt+0x8e70>
   19728:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1972c:	ldr	r1, [fp, #8]
   19730:	mul	r0, r0, r1
   19734:	uxth	r0, r0
   19738:	str	r0, [fp, #-28]	; 0xffffffe4
   1973c:	b	1a33c <ftello64@plt+0x8e7c>
   19740:	b	19744 <ftello64@plt+0x8284>
   19744:	b	19748 <ftello64@plt+0x8288>
   19748:	ldr	r0, [fp, #8]
   1974c:	cmp	r0, #0
   19750:	bge	19854 <ftello64@plt+0x8394>
   19754:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19758:	cmp	r0, #0
   1975c:	bge	197e8 <ftello64@plt+0x8328>
   19760:	b	19764 <ftello64@plt+0x82a4>
   19764:	ldr	r0, [pc, #1984]	; 19f2c <ftello64@plt+0x8a6c>
   19768:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1976c:	ldr	r2, [fp, #8]
   19770:	sdiv	r0, r0, r2
   19774:	cmp	r1, r0
   19778:	blt	198e4 <ftello64@plt+0x8424>
   1977c:	b	198f8 <ftello64@plt+0x8438>
   19780:	b	19784 <ftello64@plt+0x82c4>
   19784:	ldr	r0, [pc, #2116]	; 19fd0 <ftello64@plt+0x8b10>
   19788:	ldr	r1, [fp, #8]
   1978c:	cmp	r1, r0
   19790:	blt	197a8 <ftello64@plt+0x82e8>
   19794:	b	197b4 <ftello64@plt+0x82f4>
   19798:	ldr	r0, [fp, #8]
   1979c:	movw	r1, #0
   197a0:	cmp	r1, r0
   197a4:	bge	197b4 <ftello64@plt+0x82f4>
   197a8:	movw	r0, #0
   197ac:	str	r0, [fp, #-52]	; 0xffffffcc
   197b0:	b	197cc <ftello64@plt+0x830c>
   197b4:	ldr	r0, [pc, #1904]	; 19f2c <ftello64@plt+0x8a6c>
   197b8:	ldr	r1, [fp, #8]
   197bc:	movw	r2, #0
   197c0:	sub	r1, r2, r1
   197c4:	sdiv	r0, r0, r1
   197c8:	str	r0, [fp, #-52]	; 0xffffffcc
   197cc:	ldr	r0, [fp, #-52]	; 0xffffffcc
   197d0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   197d4:	mvn	r2, #0
   197d8:	sub	r1, r2, r1
   197dc:	cmp	r0, r1
   197e0:	ble	198e4 <ftello64@plt+0x8424>
   197e4:	b	198f8 <ftello64@plt+0x8438>
   197e8:	ldr	r0, [fp, #8]
   197ec:	cmn	r0, #1
   197f0:	bne	19838 <ftello64@plt+0x8378>
   197f4:	b	197f8 <ftello64@plt+0x8338>
   197f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   197fc:	add	r0, r0, #-2147483648	; 0x80000000
   19800:	movw	r1, #0
   19804:	cmp	r1, r0
   19808:	blt	198e4 <ftello64@plt+0x8424>
   1980c:	b	198f8 <ftello64@plt+0x8438>
   19810:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19814:	movw	r1, #0
   19818:	cmp	r1, r0
   1981c:	bge	198f8 <ftello64@plt+0x8438>
   19820:	ldr	r0, [pc, #1796]	; 19f2c <ftello64@plt+0x8a6c>
   19824:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19828:	sub	r1, r1, #1
   1982c:	cmp	r0, r1
   19830:	blt	198e4 <ftello64@plt+0x8424>
   19834:	b	198f8 <ftello64@plt+0x8438>
   19838:	ldr	r0, [pc, #4080]	; 1a830 <ftello64@plt+0x9370>
   1983c:	ldr	r1, [fp, #8]
   19840:	sdiv	r0, r0, r1
   19844:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19848:	cmp	r0, r1
   1984c:	blt	198e4 <ftello64@plt+0x8424>
   19850:	b	198f8 <ftello64@plt+0x8438>
   19854:	ldr	r0, [fp, #8]
   19858:	cmp	r0, #0
   1985c:	bne	19864 <ftello64@plt+0x83a4>
   19860:	b	198f8 <ftello64@plt+0x8438>
   19864:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19868:	cmp	r0, #0
   1986c:	bge	198cc <ftello64@plt+0x840c>
   19870:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19874:	cmn	r0, #1
   19878:	bne	198b0 <ftello64@plt+0x83f0>
   1987c:	b	19880 <ftello64@plt+0x83c0>
   19880:	ldr	r0, [fp, #8]
   19884:	add	r0, r0, #-2147483648	; 0x80000000
   19888:	movw	r1, #0
   1988c:	cmp	r1, r0
   19890:	blt	198e4 <ftello64@plt+0x8424>
   19894:	b	198f8 <ftello64@plt+0x8438>
   19898:	ldr	r0, [pc, #1676]	; 19f2c <ftello64@plt+0x8a6c>
   1989c:	ldr	r1, [fp, #8]
   198a0:	sub	r1, r1, #1
   198a4:	cmp	r0, r1
   198a8:	blt	198e4 <ftello64@plt+0x8424>
   198ac:	b	198f8 <ftello64@plt+0x8438>
   198b0:	ldr	r0, [pc, #3960]	; 1a830 <ftello64@plt+0x9370>
   198b4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   198b8:	sdiv	r0, r0, r1
   198bc:	ldr	r1, [fp, #8]
   198c0:	cmp	r0, r1
   198c4:	blt	198e4 <ftello64@plt+0x8424>
   198c8:	b	198f8 <ftello64@plt+0x8438>
   198cc:	ldr	r0, [pc, #1624]	; 19f2c <ftello64@plt+0x8a6c>
   198d0:	ldr	r1, [fp, #8]
   198d4:	sdiv	r0, r0, r1
   198d8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   198dc:	cmp	r0, r1
   198e0:	bge	198f8 <ftello64@plt+0x8438>
   198e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   198e8:	ldr	r1, [fp, #8]
   198ec:	mul	r0, r0, r1
   198f0:	str	r0, [fp, #-28]	; 0xffffffe4
   198f4:	b	1a330 <ftello64@plt+0x8e70>
   198f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   198fc:	ldr	r1, [fp, #8]
   19900:	mul	r0, r0, r1
   19904:	str	r0, [fp, #-28]	; 0xffffffe4
   19908:	b	1a33c <ftello64@plt+0x8e7c>
   1990c:	ldr	r0, [fp, #8]
   19910:	cmp	r0, #0
   19914:	bge	19a24 <ftello64@plt+0x8564>
   19918:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1991c:	cmp	r0, #0
   19920:	bge	199ac <ftello64@plt+0x84ec>
   19924:	b	19944 <ftello64@plt+0x8484>
   19928:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1992c:	ldr	r1, [fp, #8]
   19930:	mvn	r2, #0
   19934:	udiv	r1, r2, r1
   19938:	cmp	r0, r1
   1993c:	bcc	19ac0 <ftello64@plt+0x8600>
   19940:	b	19ad4 <ftello64@plt+0x8614>
   19944:	b	19948 <ftello64@plt+0x8488>
   19948:	ldr	r0, [pc, #1664]	; 19fd0 <ftello64@plt+0x8b10>
   1994c:	ldr	r1, [fp, #8]
   19950:	cmp	r1, r0
   19954:	blt	1996c <ftello64@plt+0x84ac>
   19958:	b	19978 <ftello64@plt+0x84b8>
   1995c:	ldr	r0, [fp, #8]
   19960:	movw	r1, #0
   19964:	cmp	r1, r0
   19968:	bge	19978 <ftello64@plt+0x84b8>
   1996c:	movw	r0, #1
   19970:	str	r0, [fp, #-56]	; 0xffffffc8
   19974:	b	19990 <ftello64@plt+0x84d0>
   19978:	ldr	r0, [fp, #8]
   1997c:	movw	r1, #0
   19980:	sub	r0, r1, r0
   19984:	mvn	r1, #0
   19988:	udiv	r0, r1, r0
   1998c:	str	r0, [fp, #-56]	; 0xffffffc8
   19990:	ldr	r0, [fp, #-56]	; 0xffffffc8
   19994:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19998:	mvn	r2, #0
   1999c:	sub	r1, r2, r1
   199a0:	cmp	r0, r1
   199a4:	bls	19ac0 <ftello64@plt+0x8600>
   199a8:	b	19ad4 <ftello64@plt+0x8614>
   199ac:	b	199b0 <ftello64@plt+0x84f0>
   199b0:	b	19a08 <ftello64@plt+0x8548>
   199b4:	b	19a08 <ftello64@plt+0x8548>
   199b8:	ldr	r0, [fp, #8]
   199bc:	cmn	r0, #1
   199c0:	bne	19a08 <ftello64@plt+0x8548>
   199c4:	b	199c8 <ftello64@plt+0x8508>
   199c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   199cc:	add	r0, r0, #0
   199d0:	movw	r1, #0
   199d4:	cmp	r1, r0
   199d8:	blt	19ac0 <ftello64@plt+0x8600>
   199dc:	b	19ad4 <ftello64@plt+0x8614>
   199e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   199e4:	movw	r1, #0
   199e8:	cmp	r1, r0
   199ec:	bge	19ad4 <ftello64@plt+0x8614>
   199f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   199f4:	sub	r0, r0, #1
   199f8:	mvn	r1, #0
   199fc:	cmp	r1, r0
   19a00:	blt	19ac0 <ftello64@plt+0x8600>
   19a04:	b	19ad4 <ftello64@plt+0x8614>
   19a08:	ldr	r0, [fp, #8]
   19a0c:	movw	r1, #0
   19a10:	sdiv	r0, r1, r0
   19a14:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19a18:	cmp	r0, r1
   19a1c:	blt	19ac0 <ftello64@plt+0x8600>
   19a20:	b	19ad4 <ftello64@plt+0x8614>
   19a24:	ldr	r0, [fp, #8]
   19a28:	cmp	r0, #0
   19a2c:	bne	19a34 <ftello64@plt+0x8574>
   19a30:	b	19ad4 <ftello64@plt+0x8614>
   19a34:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19a38:	cmp	r0, #0
   19a3c:	bge	19aa8 <ftello64@plt+0x85e8>
   19a40:	b	19a44 <ftello64@plt+0x8584>
   19a44:	b	19a8c <ftello64@plt+0x85cc>
   19a48:	b	19a8c <ftello64@plt+0x85cc>
   19a4c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19a50:	cmn	r0, #1
   19a54:	bne	19a8c <ftello64@plt+0x85cc>
   19a58:	b	19a5c <ftello64@plt+0x859c>
   19a5c:	ldr	r0, [fp, #8]
   19a60:	add	r0, r0, #0
   19a64:	movw	r1, #0
   19a68:	cmp	r1, r0
   19a6c:	blt	19ac0 <ftello64@plt+0x8600>
   19a70:	b	19ad4 <ftello64@plt+0x8614>
   19a74:	ldr	r0, [fp, #8]
   19a78:	sub	r0, r0, #1
   19a7c:	mvn	r1, #0
   19a80:	cmp	r1, r0
   19a84:	blt	19ac0 <ftello64@plt+0x8600>
   19a88:	b	19ad4 <ftello64@plt+0x8614>
   19a8c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19a90:	movw	r1, #0
   19a94:	sdiv	r0, r1, r0
   19a98:	ldr	r1, [fp, #8]
   19a9c:	cmp	r0, r1
   19aa0:	blt	19ac0 <ftello64@plt+0x8600>
   19aa4:	b	19ad4 <ftello64@plt+0x8614>
   19aa8:	ldr	r0, [fp, #8]
   19aac:	mvn	r1, #0
   19ab0:	udiv	r0, r1, r0
   19ab4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19ab8:	cmp	r0, r1
   19abc:	bcs	19ad4 <ftello64@plt+0x8614>
   19ac0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19ac4:	ldr	r1, [fp, #8]
   19ac8:	mul	r0, r0, r1
   19acc:	str	r0, [fp, #-28]	; 0xffffffe4
   19ad0:	b	1a330 <ftello64@plt+0x8e70>
   19ad4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19ad8:	ldr	r1, [fp, #8]
   19adc:	mul	r0, r0, r1
   19ae0:	str	r0, [fp, #-28]	; 0xffffffe4
   19ae4:	b	1a33c <ftello64@plt+0x8e7c>
   19ae8:	b	19aec <ftello64@plt+0x862c>
   19aec:	b	19af0 <ftello64@plt+0x8630>
   19af0:	ldr	r0, [fp, #8]
   19af4:	cmp	r0, #0
   19af8:	bge	19bfc <ftello64@plt+0x873c>
   19afc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19b00:	cmp	r0, #0
   19b04:	bge	19b90 <ftello64@plt+0x86d0>
   19b08:	b	19b0c <ftello64@plt+0x864c>
   19b0c:	ldr	r0, [pc, #1048]	; 19f2c <ftello64@plt+0x8a6c>
   19b10:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19b14:	ldr	r2, [fp, #8]
   19b18:	sdiv	r0, r0, r2
   19b1c:	cmp	r1, r0
   19b20:	blt	19c8c <ftello64@plt+0x87cc>
   19b24:	b	19ca0 <ftello64@plt+0x87e0>
   19b28:	b	19b2c <ftello64@plt+0x866c>
   19b2c:	ldr	r0, [pc, #1180]	; 19fd0 <ftello64@plt+0x8b10>
   19b30:	ldr	r1, [fp, #8]
   19b34:	cmp	r1, r0
   19b38:	blt	19b50 <ftello64@plt+0x8690>
   19b3c:	b	19b5c <ftello64@plt+0x869c>
   19b40:	ldr	r0, [fp, #8]
   19b44:	movw	r1, #0
   19b48:	cmp	r1, r0
   19b4c:	bge	19b5c <ftello64@plt+0x869c>
   19b50:	movw	r0, #0
   19b54:	str	r0, [fp, #-60]	; 0xffffffc4
   19b58:	b	19b74 <ftello64@plt+0x86b4>
   19b5c:	ldr	r0, [pc, #968]	; 19f2c <ftello64@plt+0x8a6c>
   19b60:	ldr	r1, [fp, #8]
   19b64:	movw	r2, #0
   19b68:	sub	r1, r2, r1
   19b6c:	sdiv	r0, r0, r1
   19b70:	str	r0, [fp, #-60]	; 0xffffffc4
   19b74:	ldr	r0, [fp, #-60]	; 0xffffffc4
   19b78:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19b7c:	mvn	r2, #0
   19b80:	sub	r1, r2, r1
   19b84:	cmp	r0, r1
   19b88:	ble	19c8c <ftello64@plt+0x87cc>
   19b8c:	b	19ca0 <ftello64@plt+0x87e0>
   19b90:	ldr	r0, [fp, #8]
   19b94:	cmn	r0, #1
   19b98:	bne	19be0 <ftello64@plt+0x8720>
   19b9c:	b	19ba0 <ftello64@plt+0x86e0>
   19ba0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19ba4:	add	r0, r0, #-2147483648	; 0x80000000
   19ba8:	movw	r1, #0
   19bac:	cmp	r1, r0
   19bb0:	blt	19c8c <ftello64@plt+0x87cc>
   19bb4:	b	19ca0 <ftello64@plt+0x87e0>
   19bb8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19bbc:	movw	r1, #0
   19bc0:	cmp	r1, r0
   19bc4:	bge	19ca0 <ftello64@plt+0x87e0>
   19bc8:	ldr	r0, [pc, #860]	; 19f2c <ftello64@plt+0x8a6c>
   19bcc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19bd0:	sub	r1, r1, #1
   19bd4:	cmp	r0, r1
   19bd8:	blt	19c8c <ftello64@plt+0x87cc>
   19bdc:	b	19ca0 <ftello64@plt+0x87e0>
   19be0:	ldr	r0, [pc, #3144]	; 1a830 <ftello64@plt+0x9370>
   19be4:	ldr	r1, [fp, #8]
   19be8:	sdiv	r0, r0, r1
   19bec:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19bf0:	cmp	r0, r1
   19bf4:	blt	19c8c <ftello64@plt+0x87cc>
   19bf8:	b	19ca0 <ftello64@plt+0x87e0>
   19bfc:	ldr	r0, [fp, #8]
   19c00:	cmp	r0, #0
   19c04:	bne	19c0c <ftello64@plt+0x874c>
   19c08:	b	19ca0 <ftello64@plt+0x87e0>
   19c0c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19c10:	cmp	r0, #0
   19c14:	bge	19c74 <ftello64@plt+0x87b4>
   19c18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19c1c:	cmn	r0, #1
   19c20:	bne	19c58 <ftello64@plt+0x8798>
   19c24:	b	19c28 <ftello64@plt+0x8768>
   19c28:	ldr	r0, [fp, #8]
   19c2c:	add	r0, r0, #-2147483648	; 0x80000000
   19c30:	movw	r1, #0
   19c34:	cmp	r1, r0
   19c38:	blt	19c8c <ftello64@plt+0x87cc>
   19c3c:	b	19ca0 <ftello64@plt+0x87e0>
   19c40:	ldr	r0, [pc, #740]	; 19f2c <ftello64@plt+0x8a6c>
   19c44:	ldr	r1, [fp, #8]
   19c48:	sub	r1, r1, #1
   19c4c:	cmp	r0, r1
   19c50:	blt	19c8c <ftello64@plt+0x87cc>
   19c54:	b	19ca0 <ftello64@plt+0x87e0>
   19c58:	ldr	r0, [pc, #3024]	; 1a830 <ftello64@plt+0x9370>
   19c5c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19c60:	sdiv	r0, r0, r1
   19c64:	ldr	r1, [fp, #8]
   19c68:	cmp	r0, r1
   19c6c:	blt	19c8c <ftello64@plt+0x87cc>
   19c70:	b	19ca0 <ftello64@plt+0x87e0>
   19c74:	ldr	r0, [pc, #688]	; 19f2c <ftello64@plt+0x8a6c>
   19c78:	ldr	r1, [fp, #8]
   19c7c:	sdiv	r0, r0, r1
   19c80:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19c84:	cmp	r0, r1
   19c88:	bge	19ca0 <ftello64@plt+0x87e0>
   19c8c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19c90:	ldr	r1, [fp, #8]
   19c94:	mul	r0, r0, r1
   19c98:	str	r0, [fp, #-28]	; 0xffffffe4
   19c9c:	b	1a330 <ftello64@plt+0x8e70>
   19ca0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19ca4:	ldr	r1, [fp, #8]
   19ca8:	mul	r0, r0, r1
   19cac:	str	r0, [fp, #-28]	; 0xffffffe4
   19cb0:	b	1a33c <ftello64@plt+0x8e7c>
   19cb4:	ldr	r0, [fp, #8]
   19cb8:	cmp	r0, #0
   19cbc:	bge	19dcc <ftello64@plt+0x890c>
   19cc0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19cc4:	cmp	r0, #0
   19cc8:	bge	19d54 <ftello64@plt+0x8894>
   19ccc:	b	19cec <ftello64@plt+0x882c>
   19cd0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19cd4:	ldr	r1, [fp, #8]
   19cd8:	mvn	r2, #0
   19cdc:	udiv	r1, r2, r1
   19ce0:	cmp	r0, r1
   19ce4:	bcc	19e68 <ftello64@plt+0x89a8>
   19ce8:	b	19e7c <ftello64@plt+0x89bc>
   19cec:	b	19cf0 <ftello64@plt+0x8830>
   19cf0:	ldr	r0, [pc, #728]	; 19fd0 <ftello64@plt+0x8b10>
   19cf4:	ldr	r1, [fp, #8]
   19cf8:	cmp	r1, r0
   19cfc:	blt	19d14 <ftello64@plt+0x8854>
   19d00:	b	19d20 <ftello64@plt+0x8860>
   19d04:	ldr	r0, [fp, #8]
   19d08:	movw	r1, #0
   19d0c:	cmp	r1, r0
   19d10:	bge	19d20 <ftello64@plt+0x8860>
   19d14:	movw	r0, #1
   19d18:	str	r0, [fp, #-64]	; 0xffffffc0
   19d1c:	b	19d38 <ftello64@plt+0x8878>
   19d20:	ldr	r0, [fp, #8]
   19d24:	movw	r1, #0
   19d28:	sub	r0, r1, r0
   19d2c:	mvn	r1, #0
   19d30:	udiv	r0, r1, r0
   19d34:	str	r0, [fp, #-64]	; 0xffffffc0
   19d38:	ldr	r0, [fp, #-64]	; 0xffffffc0
   19d3c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19d40:	mvn	r2, #0
   19d44:	sub	r1, r2, r1
   19d48:	cmp	r0, r1
   19d4c:	bls	19e68 <ftello64@plt+0x89a8>
   19d50:	b	19e7c <ftello64@plt+0x89bc>
   19d54:	b	19d58 <ftello64@plt+0x8898>
   19d58:	b	19db0 <ftello64@plt+0x88f0>
   19d5c:	b	19db0 <ftello64@plt+0x88f0>
   19d60:	ldr	r0, [fp, #8]
   19d64:	cmn	r0, #1
   19d68:	bne	19db0 <ftello64@plt+0x88f0>
   19d6c:	b	19d70 <ftello64@plt+0x88b0>
   19d70:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19d74:	add	r0, r0, #0
   19d78:	movw	r1, #0
   19d7c:	cmp	r1, r0
   19d80:	blt	19e68 <ftello64@plt+0x89a8>
   19d84:	b	19e7c <ftello64@plt+0x89bc>
   19d88:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19d8c:	movw	r1, #0
   19d90:	cmp	r1, r0
   19d94:	bge	19e7c <ftello64@plt+0x89bc>
   19d98:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19d9c:	sub	r0, r0, #1
   19da0:	mvn	r1, #0
   19da4:	cmp	r1, r0
   19da8:	blt	19e68 <ftello64@plt+0x89a8>
   19dac:	b	19e7c <ftello64@plt+0x89bc>
   19db0:	ldr	r0, [fp, #8]
   19db4:	movw	r1, #0
   19db8:	sdiv	r0, r1, r0
   19dbc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19dc0:	cmp	r0, r1
   19dc4:	blt	19e68 <ftello64@plt+0x89a8>
   19dc8:	b	19e7c <ftello64@plt+0x89bc>
   19dcc:	ldr	r0, [fp, #8]
   19dd0:	cmp	r0, #0
   19dd4:	bne	19ddc <ftello64@plt+0x891c>
   19dd8:	b	19e7c <ftello64@plt+0x89bc>
   19ddc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19de0:	cmp	r0, #0
   19de4:	bge	19e50 <ftello64@plt+0x8990>
   19de8:	b	19dec <ftello64@plt+0x892c>
   19dec:	b	19e34 <ftello64@plt+0x8974>
   19df0:	b	19e34 <ftello64@plt+0x8974>
   19df4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19df8:	cmn	r0, #1
   19dfc:	bne	19e34 <ftello64@plt+0x8974>
   19e00:	b	19e04 <ftello64@plt+0x8944>
   19e04:	ldr	r0, [fp, #8]
   19e08:	add	r0, r0, #0
   19e0c:	movw	r1, #0
   19e10:	cmp	r1, r0
   19e14:	blt	19e68 <ftello64@plt+0x89a8>
   19e18:	b	19e7c <ftello64@plt+0x89bc>
   19e1c:	ldr	r0, [fp, #8]
   19e20:	sub	r0, r0, #1
   19e24:	mvn	r1, #0
   19e28:	cmp	r1, r0
   19e2c:	blt	19e68 <ftello64@plt+0x89a8>
   19e30:	b	19e7c <ftello64@plt+0x89bc>
   19e34:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19e38:	movw	r1, #0
   19e3c:	sdiv	r0, r1, r0
   19e40:	ldr	r1, [fp, #8]
   19e44:	cmp	r0, r1
   19e48:	blt	19e68 <ftello64@plt+0x89a8>
   19e4c:	b	19e7c <ftello64@plt+0x89bc>
   19e50:	ldr	r0, [fp, #8]
   19e54:	mvn	r1, #0
   19e58:	udiv	r0, r1, r0
   19e5c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19e60:	cmp	r0, r1
   19e64:	bcs	19e7c <ftello64@plt+0x89bc>
   19e68:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19e6c:	ldr	r1, [fp, #8]
   19e70:	mul	r0, r0, r1
   19e74:	str	r0, [fp, #-28]	; 0xffffffe4
   19e78:	b	1a330 <ftello64@plt+0x8e70>
   19e7c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19e80:	ldr	r1, [fp, #8]
   19e84:	mul	r0, r0, r1
   19e88:	str	r0, [fp, #-28]	; 0xffffffe4
   19e8c:	b	1a33c <ftello64@plt+0x8e7c>
   19e90:	b	19e94 <ftello64@plt+0x89d4>
   19e94:	ldr	r0, [fp, #8]
   19e98:	cmp	r0, #0
   19e9c:	bge	1a00c <ftello64@plt+0x8b4c>
   19ea0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19ea4:	cmp	r0, #0
   19ea8:	bge	19f84 <ftello64@plt+0x8ac4>
   19eac:	b	19eb0 <ftello64@plt+0x89f0>
   19eb0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19eb4:	ldr	r1, [fp, #8]
   19eb8:	asr	r3, r1, #31
   19ebc:	mvn	r2, #0
   19ec0:	mvn	ip, #-2147483648	; 0x80000000
   19ec4:	str	r0, [fp, #-68]	; 0xffffffbc
   19ec8:	mov	r0, r2
   19ecc:	str	r1, [fp, #-72]	; 0xffffffb8
   19ed0:	mov	r1, ip
   19ed4:	ldr	r2, [fp, #-72]	; 0xffffffb8
   19ed8:	bl	222e0 <ftello64@plt+0x10e20>
   19edc:	ldr	r2, [fp, #-68]	; 0xffffffbc
   19ee0:	subs	r0, r2, r0
   19ee4:	rscs	r1, r1, r2, asr #31
   19ee8:	blt	1a0d4 <ftello64@plt+0x8c14>
   19eec:	b	1a0e8 <ftello64@plt+0x8c28>
   19ef0:	b	19ef4 <ftello64@plt+0x8a34>
   19ef4:	ldr	r0, [pc, #212]	; 19fd0 <ftello64@plt+0x8b10>
   19ef8:	ldr	r1, [fp, #8]
   19efc:	cmp	r1, r0
   19f00:	blt	19f18 <ftello64@plt+0x8a58>
   19f04:	b	19f30 <ftello64@plt+0x8a70>
   19f08:	ldr	r0, [fp, #8]
   19f0c:	movw	r1, #0
   19f10:	cmp	r1, r0
   19f14:	bge	19f30 <ftello64@plt+0x8a70>
   19f18:	mov	r0, #0
   19f1c:	mvn	r1, #0
   19f20:	str	r1, [fp, #-76]	; 0xffffffb4
   19f24:	str	r0, [fp, #-80]	; 0xffffffb0
   19f28:	b	19f64 <ftello64@plt+0x8aa4>
   19f2c:	svcvc	0x00ffffff
   19f30:	ldr	r0, [fp, #8]
   19f34:	rsb	r0, r0, #0
   19f38:	asr	r3, r0, #31
   19f3c:	mvn	r1, #0
   19f40:	mvn	r2, #-2147483648	; 0x80000000
   19f44:	str	r0, [fp, #-84]	; 0xffffffac
   19f48:	mov	r0, r1
   19f4c:	mov	r1, r2
   19f50:	ldr	r2, [fp, #-84]	; 0xffffffac
   19f54:	bl	222e0 <ftello64@plt+0x10e20>
   19f58:	str	r0, [fp, #-76]	; 0xffffffb4
   19f5c:	str	r1, [fp, #-80]	; 0xffffffb0
   19f60:	b	19f64 <ftello64@plt+0x8aa4>
   19f64:	ldr	r0, [fp, #-80]	; 0xffffffb0
   19f68:	ldr	r1, [fp, #-76]	; 0xffffffb4
   19f6c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   19f70:	mvn	r2, r2
   19f74:	subs	r1, r2, r1
   19f78:	rscs	r0, r0, r2, asr #31
   19f7c:	bge	1a0d4 <ftello64@plt+0x8c14>
   19f80:	b	1a0e8 <ftello64@plt+0x8c28>
   19f84:	ldr	r0, [fp, #8]
   19f88:	cmn	r0, #1
   19f8c:	bne	19fd4 <ftello64@plt+0x8b14>
   19f90:	b	19f94 <ftello64@plt+0x8ad4>
   19f94:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19f98:	mov	r1, #-2147483648	; 0x80000000
   19f9c:	add	r1, r1, r0, asr #31
   19fa0:	rsbs	r0, r0, #0
   19fa4:	rscs	r1, r1, #0
   19fa8:	blt	1a0d4 <ftello64@plt+0x8c14>
   19fac:	b	1a0e8 <ftello64@plt+0x8c28>
   19fb0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19fb4:	movw	r1, #0
   19fb8:	cmp	r1, r0
   19fbc:	bge	1a0e8 <ftello64@plt+0x8c28>
   19fc0:	mov	r0, #0
   19fc4:	cmp	r0, #0
   19fc8:	bne	1a0d4 <ftello64@plt+0x8c14>
   19fcc:	b	1a0e8 <ftello64@plt+0x8c28>
   19fd0:	andhi	r0, r0, r1
   19fd4:	ldr	r0, [fp, #8]
   19fd8:	asr	r3, r0, #31
   19fdc:	mov	r1, #0
   19fe0:	mov	r2, #-2147483648	; 0x80000000
   19fe4:	str	r0, [fp, #-88]	; 0xffffffa8
   19fe8:	mov	r0, r1
   19fec:	mov	r1, r2
   19ff0:	ldr	r2, [fp, #-88]	; 0xffffffa8
   19ff4:	bl	222e0 <ftello64@plt+0x10e20>
   19ff8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   19ffc:	subs	r0, r0, r2
   1a000:	sbcs	r1, r1, r2, asr #31
   1a004:	blt	1a0d4 <ftello64@plt+0x8c14>
   1a008:	b	1a0e8 <ftello64@plt+0x8c28>
   1a00c:	ldr	r0, [fp, #8]
   1a010:	cmp	r0, #0
   1a014:	bne	1a01c <ftello64@plt+0x8b5c>
   1a018:	b	1a0e8 <ftello64@plt+0x8c28>
   1a01c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a020:	cmp	r0, #0
   1a024:	bge	1a09c <ftello64@plt+0x8bdc>
   1a028:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a02c:	cmn	r0, #1
   1a030:	bne	1a064 <ftello64@plt+0x8ba4>
   1a034:	b	1a038 <ftello64@plt+0x8b78>
   1a038:	ldr	r0, [fp, #8]
   1a03c:	mov	r1, #-2147483648	; 0x80000000
   1a040:	add	r1, r1, r0, asr #31
   1a044:	rsbs	r0, r0, #0
   1a048:	rscs	r1, r1, #0
   1a04c:	blt	1a0d4 <ftello64@plt+0x8c14>
   1a050:	b	1a0e8 <ftello64@plt+0x8c28>
   1a054:	mov	r0, #0
   1a058:	cmp	r0, #0
   1a05c:	bne	1a0d4 <ftello64@plt+0x8c14>
   1a060:	b	1a0e8 <ftello64@plt+0x8c28>
   1a064:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a068:	asr	r3, r0, #31
   1a06c:	mov	r1, #0
   1a070:	mov	r2, #-2147483648	; 0x80000000
   1a074:	str	r0, [fp, #-92]	; 0xffffffa4
   1a078:	mov	r0, r1
   1a07c:	mov	r1, r2
   1a080:	ldr	r2, [fp, #-92]	; 0xffffffa4
   1a084:	bl	222e0 <ftello64@plt+0x10e20>
   1a088:	ldr	r2, [fp, #8]
   1a08c:	subs	r0, r0, r2
   1a090:	sbcs	r1, r1, r2, asr #31
   1a094:	blt	1a0d4 <ftello64@plt+0x8c14>
   1a098:	b	1a0e8 <ftello64@plt+0x8c28>
   1a09c:	ldr	r0, [fp, #8]
   1a0a0:	asr	r3, r0, #31
   1a0a4:	mvn	r1, #0
   1a0a8:	mvn	r2, #-2147483648	; 0x80000000
   1a0ac:	str	r0, [fp, #-96]	; 0xffffffa0
   1a0b0:	mov	r0, r1
   1a0b4:	mov	r1, r2
   1a0b8:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1a0bc:	bl	222e0 <ftello64@plt+0x10e20>
   1a0c0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1a0c4:	subs	r0, r0, r2
   1a0c8:	sbcs	r1, r1, r2, asr #31
   1a0cc:	bge	1a0e8 <ftello64@plt+0x8c28>
   1a0d0:	b	1a0d4 <ftello64@plt+0x8c14>
   1a0d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a0d8:	ldr	r1, [fp, #8]
   1a0dc:	mul	r0, r0, r1
   1a0e0:	str	r0, [fp, #-28]	; 0xffffffe4
   1a0e4:	b	1a330 <ftello64@plt+0x8e70>
   1a0e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a0ec:	ldr	r1, [fp, #8]
   1a0f0:	mul	r0, r0, r1
   1a0f4:	str	r0, [fp, #-28]	; 0xffffffe4
   1a0f8:	b	1a33c <ftello64@plt+0x8e7c>
   1a0fc:	ldr	r0, [fp, #8]
   1a100:	cmp	r0, #0
   1a104:	bge	1a254 <ftello64@plt+0x8d94>
   1a108:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a10c:	cmp	r0, #0
   1a110:	bge	1a1dc <ftello64@plt+0x8d1c>
   1a114:	b	1a154 <ftello64@plt+0x8c94>
   1a118:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a11c:	ldr	r1, [fp, #8]
   1a120:	asr	r3, r1, #31
   1a124:	mvn	r2, #0
   1a128:	str	r0, [fp, #-100]	; 0xffffff9c
   1a12c:	mov	r0, r2
   1a130:	str	r1, [fp, #-104]	; 0xffffff98
   1a134:	mov	r1, r2
   1a138:	ldr	r2, [fp, #-104]	; 0xffffff98
   1a13c:	bl	223b4 <ftello64@plt+0x10ef4>
   1a140:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1a144:	subs	r0, r2, r0
   1a148:	rscs	r1, r1, r2, asr #31
   1a14c:	bcc	1a308 <ftello64@plt+0x8e48>
   1a150:	b	1a31c <ftello64@plt+0x8e5c>
   1a154:	b	1a158 <ftello64@plt+0x8c98>
   1a158:	ldr	r0, [pc, #-400]	; 19fd0 <ftello64@plt+0x8b10>
   1a15c:	ldr	r1, [fp, #8]
   1a160:	cmp	r1, r0
   1a164:	blt	1a17c <ftello64@plt+0x8cbc>
   1a168:	b	1a190 <ftello64@plt+0x8cd0>
   1a16c:	ldr	r0, [fp, #8]
   1a170:	movw	r1, #0
   1a174:	cmp	r1, r0
   1a178:	bge	1a190 <ftello64@plt+0x8cd0>
   1a17c:	mov	r0, #1
   1a180:	mvn	r1, #0
   1a184:	str	r1, [sp, #108]	; 0x6c
   1a188:	str	r0, [sp, #104]	; 0x68
   1a18c:	b	1a1bc <ftello64@plt+0x8cfc>
   1a190:	ldr	r0, [fp, #8]
   1a194:	rsb	r0, r0, #0
   1a198:	asr	r3, r0, #31
   1a19c:	mvn	r1, #0
   1a1a0:	str	r0, [sp, #100]	; 0x64
   1a1a4:	mov	r0, r1
   1a1a8:	ldr	r2, [sp, #100]	; 0x64
   1a1ac:	bl	223b4 <ftello64@plt+0x10ef4>
   1a1b0:	str	r0, [sp, #108]	; 0x6c
   1a1b4:	str	r1, [sp, #104]	; 0x68
   1a1b8:	b	1a1bc <ftello64@plt+0x8cfc>
   1a1bc:	ldr	r0, [sp, #104]	; 0x68
   1a1c0:	ldr	r1, [sp, #108]	; 0x6c
   1a1c4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1a1c8:	mvn	r2, r2
   1a1cc:	subs	r1, r2, r1
   1a1d0:	rscs	r0, r0, r2, asr #31
   1a1d4:	bcs	1a308 <ftello64@plt+0x8e48>
   1a1d8:	b	1a31c <ftello64@plt+0x8e5c>
   1a1dc:	b	1a1e0 <ftello64@plt+0x8d20>
   1a1e0:	b	1a238 <ftello64@plt+0x8d78>
   1a1e4:	b	1a238 <ftello64@plt+0x8d78>
   1a1e8:	ldr	r0, [fp, #8]
   1a1ec:	cmn	r0, #1
   1a1f0:	bne	1a238 <ftello64@plt+0x8d78>
   1a1f4:	b	1a1f8 <ftello64@plt+0x8d38>
   1a1f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a1fc:	add	r0, r0, #0
   1a200:	movw	r1, #0
   1a204:	cmp	r1, r0
   1a208:	blt	1a308 <ftello64@plt+0x8e48>
   1a20c:	b	1a31c <ftello64@plt+0x8e5c>
   1a210:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a214:	movw	r1, #0
   1a218:	cmp	r1, r0
   1a21c:	bge	1a31c <ftello64@plt+0x8e5c>
   1a220:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a224:	sub	r0, r0, #1
   1a228:	mvn	r1, #0
   1a22c:	cmp	r1, r0
   1a230:	blt	1a308 <ftello64@plt+0x8e48>
   1a234:	b	1a31c <ftello64@plt+0x8e5c>
   1a238:	ldr	r0, [fp, #8]
   1a23c:	movw	r1, #0
   1a240:	sdiv	r0, r1, r0
   1a244:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a248:	cmp	r0, r1
   1a24c:	blt	1a308 <ftello64@plt+0x8e48>
   1a250:	b	1a31c <ftello64@plt+0x8e5c>
   1a254:	ldr	r0, [fp, #8]
   1a258:	cmp	r0, #0
   1a25c:	bne	1a264 <ftello64@plt+0x8da4>
   1a260:	b	1a31c <ftello64@plt+0x8e5c>
   1a264:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a268:	cmp	r0, #0
   1a26c:	bge	1a2d8 <ftello64@plt+0x8e18>
   1a270:	b	1a274 <ftello64@plt+0x8db4>
   1a274:	b	1a2bc <ftello64@plt+0x8dfc>
   1a278:	b	1a2bc <ftello64@plt+0x8dfc>
   1a27c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a280:	cmn	r0, #1
   1a284:	bne	1a2bc <ftello64@plt+0x8dfc>
   1a288:	b	1a28c <ftello64@plt+0x8dcc>
   1a28c:	ldr	r0, [fp, #8]
   1a290:	add	r0, r0, #0
   1a294:	movw	r1, #0
   1a298:	cmp	r1, r0
   1a29c:	blt	1a308 <ftello64@plt+0x8e48>
   1a2a0:	b	1a31c <ftello64@plt+0x8e5c>
   1a2a4:	ldr	r0, [fp, #8]
   1a2a8:	sub	r0, r0, #1
   1a2ac:	mvn	r1, #0
   1a2b0:	cmp	r1, r0
   1a2b4:	blt	1a308 <ftello64@plt+0x8e48>
   1a2b8:	b	1a31c <ftello64@plt+0x8e5c>
   1a2bc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a2c0:	movw	r1, #0
   1a2c4:	sdiv	r0, r1, r0
   1a2c8:	ldr	r1, [fp, #8]
   1a2cc:	cmp	r0, r1
   1a2d0:	blt	1a308 <ftello64@plt+0x8e48>
   1a2d4:	b	1a31c <ftello64@plt+0x8e5c>
   1a2d8:	ldr	r0, [fp, #8]
   1a2dc:	asr	r3, r0, #31
   1a2e0:	mvn	r1, #0
   1a2e4:	str	r0, [sp, #96]	; 0x60
   1a2e8:	mov	r0, r1
   1a2ec:	ldr	r2, [sp, #96]	; 0x60
   1a2f0:	bl	223b4 <ftello64@plt+0x10ef4>
   1a2f4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1a2f8:	subs	r0, r0, r2
   1a2fc:	sbcs	r1, r1, r2, asr #31
   1a300:	bcs	1a31c <ftello64@plt+0x8e5c>
   1a304:	b	1a308 <ftello64@plt+0x8e48>
   1a308:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a30c:	ldr	r1, [fp, #8]
   1a310:	mul	r0, r0, r1
   1a314:	str	r0, [fp, #-28]	; 0xffffffe4
   1a318:	b	1a330 <ftello64@plt+0x8e70>
   1a31c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a320:	ldr	r1, [fp, #8]
   1a324:	mul	r0, r0, r1
   1a328:	str	r0, [fp, #-28]	; 0xffffffe4
   1a32c:	b	1a33c <ftello64@plt+0x8e7c>
   1a330:	ldr	r0, [pc, #-1036]	; 19f2c <ftello64@plt+0x8a6c>
   1a334:	str	r0, [sp, #92]	; 0x5c
   1a338:	b	1a35c <ftello64@plt+0x8e9c>
   1a33c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1a340:	cmp	r0, #64	; 0x40
   1a344:	movw	r0, #0
   1a348:	movlt	r0, #1
   1a34c:	tst	r0, #1
   1a350:	movw	r0, #64	; 0x40
   1a354:	moveq	r0, #0
   1a358:	str	r0, [sp, #92]	; 0x5c
   1a35c:	ldr	r0, [sp, #92]	; 0x5c
   1a360:	str	r0, [fp, #-32]	; 0xffffffe0
   1a364:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1a368:	cmp	r0, #0
   1a36c:	beq	1a39c <ftello64@plt+0x8edc>
   1a370:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1a374:	ldr	r1, [fp, #8]
   1a378:	sdiv	r0, r0, r1
   1a37c:	str	r0, [fp, #-24]	; 0xffffffe8
   1a380:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1a384:	mov	r1, r0
   1a388:	ldr	r2, [fp, #8]
   1a38c:	sdiv	r3, r0, r2
   1a390:	mls	r0, r3, r2, r0
   1a394:	sub	r0, r1, r0
   1a398:	str	r0, [fp, #-28]	; 0xffffffe4
   1a39c:	ldr	r0, [fp, #-4]
   1a3a0:	movw	r1, #0
   1a3a4:	cmp	r0, r1
   1a3a8:	bne	1a3b8 <ftello64@plt+0x8ef8>
   1a3ac:	ldr	r0, [fp, #-8]
   1a3b0:	movw	r1, #0
   1a3b4:	str	r1, [r0]
   1a3b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a3bc:	ldr	r1, [fp, #-20]	; 0xffffffec
   1a3c0:	sub	r0, r0, r1
   1a3c4:	ldr	r1, [fp, #-12]
   1a3c8:	cmp	r0, r1
   1a3cc:	bge	1b7b8 <ftello64@plt+0xa2f8>
   1a3d0:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a3d4:	ldr	r1, [fp, #-12]
   1a3d8:	add	r1, r0, r1
   1a3dc:	mov	r2, #1
   1a3e0:	cmp	r1, r0
   1a3e4:	movwvc	r2, #0
   1a3e8:	str	r1, [fp, #-24]	; 0xffffffe8
   1a3ec:	tst	r2, #1
   1a3f0:	bne	1b7b4 <ftello64@plt+0xa2f4>
   1a3f4:	ldr	r0, [fp, #-16]
   1a3f8:	movw	r1, #0
   1a3fc:	cmp	r1, r0
   1a400:	bgt	1a414 <ftello64@plt+0x8f54>
   1a404:	ldr	r0, [fp, #-16]
   1a408:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a40c:	cmp	r0, r1
   1a410:	blt	1b7b4 <ftello64@plt+0xa2f4>
   1a414:	b	1a7f0 <ftello64@plt+0x9330>
   1a418:			; <UNDEFINED> instruction: 0xffff8000
   1a41c:	b	1a420 <ftello64@plt+0x8f60>
   1a420:	ldr	r0, [fp, #8]
   1a424:	cmp	r0, #0
   1a428:	bge	1a53c <ftello64@plt+0x907c>
   1a42c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a430:	cmp	r0, #0
   1a434:	bge	1a4c0 <ftello64@plt+0x9000>
   1a438:	b	1a43c <ftello64@plt+0x8f7c>
   1a43c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a440:	ldr	r1, [fp, #8]
   1a444:	movw	r2, #127	; 0x7f
   1a448:	sdiv	r1, r2, r1
   1a44c:	cmp	r0, r1
   1a450:	blt	1a5dc <ftello64@plt+0x911c>
   1a454:	b	1a5f4 <ftello64@plt+0x9134>
   1a458:	b	1a45c <ftello64@plt+0x8f9c>
   1a45c:	ldr	r0, [pc, #-1172]	; 19fd0 <ftello64@plt+0x8b10>
   1a460:	ldr	r1, [fp, #8]
   1a464:	cmp	r1, r0
   1a468:	blt	1a480 <ftello64@plt+0x8fc0>
   1a46c:	b	1a48c <ftello64@plt+0x8fcc>
   1a470:	ldr	r0, [fp, #8]
   1a474:	movw	r1, #0
   1a478:	cmp	r1, r0
   1a47c:	bge	1a48c <ftello64@plt+0x8fcc>
   1a480:	movw	r0, #0
   1a484:	str	r0, [sp, #88]	; 0x58
   1a488:	b	1a4a4 <ftello64@plt+0x8fe4>
   1a48c:	ldr	r0, [fp, #8]
   1a490:	movw	r1, #0
   1a494:	sub	r0, r1, r0
   1a498:	movw	r1, #127	; 0x7f
   1a49c:	sdiv	r0, r1, r0
   1a4a0:	str	r0, [sp, #88]	; 0x58
   1a4a4:	ldr	r0, [sp, #88]	; 0x58
   1a4a8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a4ac:	mvn	r2, #0
   1a4b0:	sub	r1, r2, r1
   1a4b4:	cmp	r0, r1
   1a4b8:	ble	1a5dc <ftello64@plt+0x911c>
   1a4bc:	b	1a5f4 <ftello64@plt+0x9134>
   1a4c0:	b	1a4c4 <ftello64@plt+0x9004>
   1a4c4:	b	1a520 <ftello64@plt+0x9060>
   1a4c8:	b	1a520 <ftello64@plt+0x9060>
   1a4cc:	ldr	r0, [fp, #8]
   1a4d0:	cmn	r0, #1
   1a4d4:	bne	1a520 <ftello64@plt+0x9060>
   1a4d8:	b	1a4dc <ftello64@plt+0x901c>
   1a4dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a4e0:	mvn	r1, #127	; 0x7f
   1a4e4:	add	r0, r0, r1
   1a4e8:	movw	r1, #0
   1a4ec:	cmp	r1, r0
   1a4f0:	blt	1a5dc <ftello64@plt+0x911c>
   1a4f4:	b	1a5f4 <ftello64@plt+0x9134>
   1a4f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a4fc:	movw	r1, #0
   1a500:	cmp	r1, r0
   1a504:	bge	1a5f4 <ftello64@plt+0x9134>
   1a508:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a50c:	sub	r0, r0, #1
   1a510:	movw	r1, #127	; 0x7f
   1a514:	cmp	r1, r0
   1a518:	blt	1a5dc <ftello64@plt+0x911c>
   1a51c:	b	1a5f4 <ftello64@plt+0x9134>
   1a520:	ldr	r0, [fp, #8]
   1a524:	mvn	r1, #127	; 0x7f
   1a528:	sdiv	r0, r1, r0
   1a52c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a530:	cmp	r0, r1
   1a534:	blt	1a5dc <ftello64@plt+0x911c>
   1a538:	b	1a5f4 <ftello64@plt+0x9134>
   1a53c:	ldr	r0, [fp, #8]
   1a540:	cmp	r0, #0
   1a544:	bne	1a54c <ftello64@plt+0x908c>
   1a548:	b	1a5f4 <ftello64@plt+0x9134>
   1a54c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a550:	cmp	r0, #0
   1a554:	bge	1a5c4 <ftello64@plt+0x9104>
   1a558:	b	1a55c <ftello64@plt+0x909c>
   1a55c:	b	1a5a8 <ftello64@plt+0x90e8>
   1a560:	b	1a5a8 <ftello64@plt+0x90e8>
   1a564:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a568:	cmn	r0, #1
   1a56c:	bne	1a5a8 <ftello64@plt+0x90e8>
   1a570:	b	1a574 <ftello64@plt+0x90b4>
   1a574:	ldr	r0, [fp, #8]
   1a578:	mvn	r1, #127	; 0x7f
   1a57c:	add	r0, r0, r1
   1a580:	movw	r1, #0
   1a584:	cmp	r1, r0
   1a588:	blt	1a5dc <ftello64@plt+0x911c>
   1a58c:	b	1a5f4 <ftello64@plt+0x9134>
   1a590:	ldr	r0, [fp, #8]
   1a594:	sub	r0, r0, #1
   1a598:	movw	r1, #127	; 0x7f
   1a59c:	cmp	r1, r0
   1a5a0:	blt	1a5dc <ftello64@plt+0x911c>
   1a5a4:	b	1a5f4 <ftello64@plt+0x9134>
   1a5a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a5ac:	mvn	r1, #127	; 0x7f
   1a5b0:	sdiv	r0, r1, r0
   1a5b4:	ldr	r1, [fp, #8]
   1a5b8:	cmp	r0, r1
   1a5bc:	blt	1a5dc <ftello64@plt+0x911c>
   1a5c0:	b	1a5f4 <ftello64@plt+0x9134>
   1a5c4:	ldr	r0, [fp, #8]
   1a5c8:	movw	r1, #127	; 0x7f
   1a5cc:	sdiv	r0, r1, r0
   1a5d0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a5d4:	cmp	r0, r1
   1a5d8:	bge	1a5f4 <ftello64@plt+0x9134>
   1a5dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a5e0:	ldr	r1, [fp, #8]
   1a5e4:	mul	r0, r0, r1
   1a5e8:	sxtb	r0, r0
   1a5ec:	str	r0, [fp, #-28]	; 0xffffffe4
   1a5f0:	b	1b7b4 <ftello64@plt+0xa2f4>
   1a5f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a5f8:	ldr	r1, [fp, #8]
   1a5fc:	mul	r0, r0, r1
   1a600:	sxtb	r0, r0
   1a604:	str	r0, [fp, #-28]	; 0xffffffe4
   1a608:	b	1b7b8 <ftello64@plt+0xa2f8>
   1a60c:	ldr	r0, [fp, #8]
   1a610:	cmp	r0, #0
   1a614:	bge	1a724 <ftello64@plt+0x9264>
   1a618:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a61c:	cmp	r0, #0
   1a620:	bge	1a6ac <ftello64@plt+0x91ec>
   1a624:	b	1a628 <ftello64@plt+0x9168>
   1a628:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a62c:	ldr	r1, [fp, #8]
   1a630:	movw	r2, #255	; 0xff
   1a634:	sdiv	r1, r2, r1
   1a638:	cmp	r0, r1
   1a63c:	blt	1a7c0 <ftello64@plt+0x9300>
   1a640:	b	1a7d8 <ftello64@plt+0x9318>
   1a644:	b	1a648 <ftello64@plt+0x9188>
   1a648:	ldr	r0, [pc, #-1664]	; 19fd0 <ftello64@plt+0x8b10>
   1a64c:	ldr	r1, [fp, #8]
   1a650:	cmp	r1, r0
   1a654:	blt	1a66c <ftello64@plt+0x91ac>
   1a658:	b	1a678 <ftello64@plt+0x91b8>
   1a65c:	ldr	r0, [fp, #8]
   1a660:	movw	r1, #0
   1a664:	cmp	r1, r0
   1a668:	bge	1a678 <ftello64@plt+0x91b8>
   1a66c:	movw	r0, #0
   1a670:	str	r0, [sp, #84]	; 0x54
   1a674:	b	1a690 <ftello64@plt+0x91d0>
   1a678:	ldr	r0, [fp, #8]
   1a67c:	movw	r1, #0
   1a680:	sub	r0, r1, r0
   1a684:	movw	r1, #255	; 0xff
   1a688:	sdiv	r0, r1, r0
   1a68c:	str	r0, [sp, #84]	; 0x54
   1a690:	ldr	r0, [sp, #84]	; 0x54
   1a694:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a698:	mvn	r2, #0
   1a69c:	sub	r1, r2, r1
   1a6a0:	cmp	r0, r1
   1a6a4:	ble	1a7c0 <ftello64@plt+0x9300>
   1a6a8:	b	1a7d8 <ftello64@plt+0x9318>
   1a6ac:	b	1a6b0 <ftello64@plt+0x91f0>
   1a6b0:	b	1a708 <ftello64@plt+0x9248>
   1a6b4:	b	1a708 <ftello64@plt+0x9248>
   1a6b8:	ldr	r0, [fp, #8]
   1a6bc:	cmn	r0, #1
   1a6c0:	bne	1a708 <ftello64@plt+0x9248>
   1a6c4:	b	1a6c8 <ftello64@plt+0x9208>
   1a6c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a6cc:	add	r0, r0, #0
   1a6d0:	movw	r1, #0
   1a6d4:	cmp	r1, r0
   1a6d8:	blt	1a7c0 <ftello64@plt+0x9300>
   1a6dc:	b	1a7d8 <ftello64@plt+0x9318>
   1a6e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a6e4:	movw	r1, #0
   1a6e8:	cmp	r1, r0
   1a6ec:	bge	1a7d8 <ftello64@plt+0x9318>
   1a6f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a6f4:	sub	r0, r0, #1
   1a6f8:	mvn	r1, #0
   1a6fc:	cmp	r1, r0
   1a700:	blt	1a7c0 <ftello64@plt+0x9300>
   1a704:	b	1a7d8 <ftello64@plt+0x9318>
   1a708:	ldr	r0, [fp, #8]
   1a70c:	movw	r1, #0
   1a710:	sdiv	r0, r1, r0
   1a714:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a718:	cmp	r0, r1
   1a71c:	blt	1a7c0 <ftello64@plt+0x9300>
   1a720:	b	1a7d8 <ftello64@plt+0x9318>
   1a724:	ldr	r0, [fp, #8]
   1a728:	cmp	r0, #0
   1a72c:	bne	1a734 <ftello64@plt+0x9274>
   1a730:	b	1a7d8 <ftello64@plt+0x9318>
   1a734:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a738:	cmp	r0, #0
   1a73c:	bge	1a7a8 <ftello64@plt+0x92e8>
   1a740:	b	1a744 <ftello64@plt+0x9284>
   1a744:	b	1a78c <ftello64@plt+0x92cc>
   1a748:	b	1a78c <ftello64@plt+0x92cc>
   1a74c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a750:	cmn	r0, #1
   1a754:	bne	1a78c <ftello64@plt+0x92cc>
   1a758:	b	1a75c <ftello64@plt+0x929c>
   1a75c:	ldr	r0, [fp, #8]
   1a760:	add	r0, r0, #0
   1a764:	movw	r1, #0
   1a768:	cmp	r1, r0
   1a76c:	blt	1a7c0 <ftello64@plt+0x9300>
   1a770:	b	1a7d8 <ftello64@plt+0x9318>
   1a774:	ldr	r0, [fp, #8]
   1a778:	sub	r0, r0, #1
   1a77c:	mvn	r1, #0
   1a780:	cmp	r1, r0
   1a784:	blt	1a7c0 <ftello64@plt+0x9300>
   1a788:	b	1a7d8 <ftello64@plt+0x9318>
   1a78c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a790:	movw	r1, #0
   1a794:	sdiv	r0, r1, r0
   1a798:	ldr	r1, [fp, #8]
   1a79c:	cmp	r0, r1
   1a7a0:	blt	1a7c0 <ftello64@plt+0x9300>
   1a7a4:	b	1a7d8 <ftello64@plt+0x9318>
   1a7a8:	ldr	r0, [fp, #8]
   1a7ac:	movw	r1, #255	; 0xff
   1a7b0:	sdiv	r0, r1, r0
   1a7b4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a7b8:	cmp	r0, r1
   1a7bc:	bge	1a7d8 <ftello64@plt+0x9318>
   1a7c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a7c4:	ldr	r1, [fp, #8]
   1a7c8:	mul	r0, r0, r1
   1a7cc:	and	r0, r0, #255	; 0xff
   1a7d0:	str	r0, [fp, #-28]	; 0xffffffe4
   1a7d4:	b	1b7b4 <ftello64@plt+0xa2f4>
   1a7d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a7dc:	ldr	r1, [fp, #8]
   1a7e0:	mul	r0, r0, r1
   1a7e4:	and	r0, r0, #255	; 0xff
   1a7e8:	str	r0, [fp, #-28]	; 0xffffffe4
   1a7ec:	b	1b7b8 <ftello64@plt+0xa2f8>
   1a7f0:	b	1abcc <ftello64@plt+0x970c>
   1a7f4:	b	1a7f8 <ftello64@plt+0x9338>
   1a7f8:	ldr	r0, [fp, #8]
   1a7fc:	cmp	r0, #0
   1a800:	bge	1a918 <ftello64@plt+0x9458>
   1a804:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a808:	cmp	r0, #0
   1a80c:	bge	1a89c <ftello64@plt+0x93dc>
   1a810:	b	1a814 <ftello64@plt+0x9354>
   1a814:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a818:	ldr	r1, [fp, #8]
   1a81c:	movw	r2, #32767	; 0x7fff
   1a820:	sdiv	r1, r2, r1
   1a824:	cmp	r0, r1
   1a828:	blt	1a9b8 <ftello64@plt+0x94f8>
   1a82c:	b	1a9d0 <ftello64@plt+0x9510>
   1a830:	andhi	r0, r0, r0
   1a834:	b	1a838 <ftello64@plt+0x9378>
   1a838:	ldr	r0, [pc, #4004]	; 1b7e4 <ftello64@plt+0xa324>
   1a83c:	ldr	r1, [fp, #8]
   1a840:	cmp	r1, r0
   1a844:	blt	1a85c <ftello64@plt+0x939c>
   1a848:	b	1a868 <ftello64@plt+0x93a8>
   1a84c:	ldr	r0, [fp, #8]
   1a850:	movw	r1, #0
   1a854:	cmp	r1, r0
   1a858:	bge	1a868 <ftello64@plt+0x93a8>
   1a85c:	movw	r0, #0
   1a860:	str	r0, [sp, #80]	; 0x50
   1a864:	b	1a880 <ftello64@plt+0x93c0>
   1a868:	ldr	r0, [fp, #8]
   1a86c:	movw	r1, #0
   1a870:	sub	r0, r1, r0
   1a874:	movw	r1, #32767	; 0x7fff
   1a878:	sdiv	r0, r1, r0
   1a87c:	str	r0, [sp, #80]	; 0x50
   1a880:	ldr	r0, [sp, #80]	; 0x50
   1a884:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a888:	mvn	r2, #0
   1a88c:	sub	r1, r2, r1
   1a890:	cmp	r0, r1
   1a894:	ble	1a9b8 <ftello64@plt+0x94f8>
   1a898:	b	1a9d0 <ftello64@plt+0x9510>
   1a89c:	b	1a8a0 <ftello64@plt+0x93e0>
   1a8a0:	b	1a8fc <ftello64@plt+0x943c>
   1a8a4:	b	1a8fc <ftello64@plt+0x943c>
   1a8a8:	ldr	r0, [fp, #8]
   1a8ac:	cmn	r0, #1
   1a8b0:	bne	1a8fc <ftello64@plt+0x943c>
   1a8b4:	b	1a8b8 <ftello64@plt+0x93f8>
   1a8b8:	ldr	r0, [pc, #3884]	; 1b7ec <ftello64@plt+0xa32c>
   1a8bc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a8c0:	add	r0, r1, r0
   1a8c4:	movw	r1, #0
   1a8c8:	cmp	r1, r0
   1a8cc:	blt	1a9b8 <ftello64@plt+0x94f8>
   1a8d0:	b	1a9d0 <ftello64@plt+0x9510>
   1a8d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a8d8:	movw	r1, #0
   1a8dc:	cmp	r1, r0
   1a8e0:	bge	1a9d0 <ftello64@plt+0x9510>
   1a8e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a8e8:	sub	r0, r0, #1
   1a8ec:	movw	r1, #32767	; 0x7fff
   1a8f0:	cmp	r1, r0
   1a8f4:	blt	1a9b8 <ftello64@plt+0x94f8>
   1a8f8:	b	1a9d0 <ftello64@plt+0x9510>
   1a8fc:	ldr	r0, [pc, #3816]	; 1b7ec <ftello64@plt+0xa32c>
   1a900:	ldr	r1, [fp, #8]
   1a904:	sdiv	r0, r0, r1
   1a908:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a90c:	cmp	r0, r1
   1a910:	blt	1a9b8 <ftello64@plt+0x94f8>
   1a914:	b	1a9d0 <ftello64@plt+0x9510>
   1a918:	ldr	r0, [fp, #8]
   1a91c:	cmp	r0, #0
   1a920:	bne	1a928 <ftello64@plt+0x9468>
   1a924:	b	1a9d0 <ftello64@plt+0x9510>
   1a928:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a92c:	cmp	r0, #0
   1a930:	bge	1a9a0 <ftello64@plt+0x94e0>
   1a934:	b	1a938 <ftello64@plt+0x9478>
   1a938:	b	1a984 <ftello64@plt+0x94c4>
   1a93c:	b	1a984 <ftello64@plt+0x94c4>
   1a940:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a944:	cmn	r0, #1
   1a948:	bne	1a984 <ftello64@plt+0x94c4>
   1a94c:	b	1a950 <ftello64@plt+0x9490>
   1a950:	ldr	r0, [pc, #3732]	; 1b7ec <ftello64@plt+0xa32c>
   1a954:	ldr	r1, [fp, #8]
   1a958:	add	r0, r1, r0
   1a95c:	movw	r1, #0
   1a960:	cmp	r1, r0
   1a964:	blt	1a9b8 <ftello64@plt+0x94f8>
   1a968:	b	1a9d0 <ftello64@plt+0x9510>
   1a96c:	ldr	r0, [fp, #8]
   1a970:	sub	r0, r0, #1
   1a974:	movw	r1, #32767	; 0x7fff
   1a978:	cmp	r1, r0
   1a97c:	blt	1a9b8 <ftello64@plt+0x94f8>
   1a980:	b	1a9d0 <ftello64@plt+0x9510>
   1a984:	ldr	r0, [pc, #3680]	; 1b7ec <ftello64@plt+0xa32c>
   1a988:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a98c:	sdiv	r0, r0, r1
   1a990:	ldr	r1, [fp, #8]
   1a994:	cmp	r0, r1
   1a998:	blt	1a9b8 <ftello64@plt+0x94f8>
   1a99c:	b	1a9d0 <ftello64@plt+0x9510>
   1a9a0:	ldr	r0, [fp, #8]
   1a9a4:	movw	r1, #32767	; 0x7fff
   1a9a8:	sdiv	r0, r1, r0
   1a9ac:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a9b0:	cmp	r0, r1
   1a9b4:	bge	1a9d0 <ftello64@plt+0x9510>
   1a9b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a9bc:	ldr	r1, [fp, #8]
   1a9c0:	mul	r0, r0, r1
   1a9c4:	sxth	r0, r0
   1a9c8:	str	r0, [fp, #-28]	; 0xffffffe4
   1a9cc:	b	1b7b4 <ftello64@plt+0xa2f4>
   1a9d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a9d4:	ldr	r1, [fp, #8]
   1a9d8:	mul	r0, r0, r1
   1a9dc:	sxth	r0, r0
   1a9e0:	str	r0, [fp, #-28]	; 0xffffffe4
   1a9e4:	b	1b7b8 <ftello64@plt+0xa2f8>
   1a9e8:	ldr	r0, [fp, #8]
   1a9ec:	cmp	r0, #0
   1a9f0:	bge	1ab00 <ftello64@plt+0x9640>
   1a9f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a9f8:	cmp	r0, #0
   1a9fc:	bge	1aa88 <ftello64@plt+0x95c8>
   1aa00:	b	1aa04 <ftello64@plt+0x9544>
   1aa04:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1aa08:	ldr	r1, [fp, #8]
   1aa0c:	movw	r2, #65535	; 0xffff
   1aa10:	sdiv	r1, r2, r1
   1aa14:	cmp	r0, r1
   1aa18:	blt	1ab9c <ftello64@plt+0x96dc>
   1aa1c:	b	1abb4 <ftello64@plt+0x96f4>
   1aa20:	b	1aa24 <ftello64@plt+0x9564>
   1aa24:	ldr	r0, [pc, #3512]	; 1b7e4 <ftello64@plt+0xa324>
   1aa28:	ldr	r1, [fp, #8]
   1aa2c:	cmp	r1, r0
   1aa30:	blt	1aa48 <ftello64@plt+0x9588>
   1aa34:	b	1aa54 <ftello64@plt+0x9594>
   1aa38:	ldr	r0, [fp, #8]
   1aa3c:	movw	r1, #0
   1aa40:	cmp	r1, r0
   1aa44:	bge	1aa54 <ftello64@plt+0x9594>
   1aa48:	movw	r0, #0
   1aa4c:	str	r0, [sp, #76]	; 0x4c
   1aa50:	b	1aa6c <ftello64@plt+0x95ac>
   1aa54:	ldr	r0, [fp, #8]
   1aa58:	movw	r1, #0
   1aa5c:	sub	r0, r1, r0
   1aa60:	movw	r1, #65535	; 0xffff
   1aa64:	sdiv	r0, r1, r0
   1aa68:	str	r0, [sp, #76]	; 0x4c
   1aa6c:	ldr	r0, [sp, #76]	; 0x4c
   1aa70:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1aa74:	mvn	r2, #0
   1aa78:	sub	r1, r2, r1
   1aa7c:	cmp	r0, r1
   1aa80:	ble	1ab9c <ftello64@plt+0x96dc>
   1aa84:	b	1abb4 <ftello64@plt+0x96f4>
   1aa88:	b	1aa8c <ftello64@plt+0x95cc>
   1aa8c:	b	1aae4 <ftello64@plt+0x9624>
   1aa90:	b	1aae4 <ftello64@plt+0x9624>
   1aa94:	ldr	r0, [fp, #8]
   1aa98:	cmn	r0, #1
   1aa9c:	bne	1aae4 <ftello64@plt+0x9624>
   1aaa0:	b	1aaa4 <ftello64@plt+0x95e4>
   1aaa4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1aaa8:	add	r0, r0, #0
   1aaac:	movw	r1, #0
   1aab0:	cmp	r1, r0
   1aab4:	blt	1ab9c <ftello64@plt+0x96dc>
   1aab8:	b	1abb4 <ftello64@plt+0x96f4>
   1aabc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1aac0:	movw	r1, #0
   1aac4:	cmp	r1, r0
   1aac8:	bge	1abb4 <ftello64@plt+0x96f4>
   1aacc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1aad0:	sub	r0, r0, #1
   1aad4:	mvn	r1, #0
   1aad8:	cmp	r1, r0
   1aadc:	blt	1ab9c <ftello64@plt+0x96dc>
   1aae0:	b	1abb4 <ftello64@plt+0x96f4>
   1aae4:	ldr	r0, [fp, #8]
   1aae8:	movw	r1, #0
   1aaec:	sdiv	r0, r1, r0
   1aaf0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1aaf4:	cmp	r0, r1
   1aaf8:	blt	1ab9c <ftello64@plt+0x96dc>
   1aafc:	b	1abb4 <ftello64@plt+0x96f4>
   1ab00:	ldr	r0, [fp, #8]
   1ab04:	cmp	r0, #0
   1ab08:	bne	1ab10 <ftello64@plt+0x9650>
   1ab0c:	b	1abb4 <ftello64@plt+0x96f4>
   1ab10:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ab14:	cmp	r0, #0
   1ab18:	bge	1ab84 <ftello64@plt+0x96c4>
   1ab1c:	b	1ab20 <ftello64@plt+0x9660>
   1ab20:	b	1ab68 <ftello64@plt+0x96a8>
   1ab24:	b	1ab68 <ftello64@plt+0x96a8>
   1ab28:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ab2c:	cmn	r0, #1
   1ab30:	bne	1ab68 <ftello64@plt+0x96a8>
   1ab34:	b	1ab38 <ftello64@plt+0x9678>
   1ab38:	ldr	r0, [fp, #8]
   1ab3c:	add	r0, r0, #0
   1ab40:	movw	r1, #0
   1ab44:	cmp	r1, r0
   1ab48:	blt	1ab9c <ftello64@plt+0x96dc>
   1ab4c:	b	1abb4 <ftello64@plt+0x96f4>
   1ab50:	ldr	r0, [fp, #8]
   1ab54:	sub	r0, r0, #1
   1ab58:	mvn	r1, #0
   1ab5c:	cmp	r1, r0
   1ab60:	blt	1ab9c <ftello64@plt+0x96dc>
   1ab64:	b	1abb4 <ftello64@plt+0x96f4>
   1ab68:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ab6c:	movw	r1, #0
   1ab70:	sdiv	r0, r1, r0
   1ab74:	ldr	r1, [fp, #8]
   1ab78:	cmp	r0, r1
   1ab7c:	blt	1ab9c <ftello64@plt+0x96dc>
   1ab80:	b	1abb4 <ftello64@plt+0x96f4>
   1ab84:	ldr	r0, [fp, #8]
   1ab88:	movw	r1, #65535	; 0xffff
   1ab8c:	sdiv	r0, r1, r0
   1ab90:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1ab94:	cmp	r0, r1
   1ab98:	bge	1abb4 <ftello64@plt+0x96f4>
   1ab9c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1aba0:	ldr	r1, [fp, #8]
   1aba4:	mul	r0, r0, r1
   1aba8:	uxth	r0, r0
   1abac:	str	r0, [fp, #-28]	; 0xffffffe4
   1abb0:	b	1b7b4 <ftello64@plt+0xa2f4>
   1abb4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1abb8:	ldr	r1, [fp, #8]
   1abbc:	mul	r0, r0, r1
   1abc0:	uxth	r0, r0
   1abc4:	str	r0, [fp, #-28]	; 0xffffffe4
   1abc8:	b	1b7b8 <ftello64@plt+0xa2f8>
   1abcc:	b	1abd0 <ftello64@plt+0x9710>
   1abd0:	b	1abd4 <ftello64@plt+0x9714>
   1abd4:	ldr	r0, [fp, #8]
   1abd8:	cmp	r0, #0
   1abdc:	bge	1ace0 <ftello64@plt+0x9820>
   1abe0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1abe4:	cmp	r0, #0
   1abe8:	bge	1ac74 <ftello64@plt+0x97b4>
   1abec:	b	1abf0 <ftello64@plt+0x9730>
   1abf0:	ldr	r0, [pc, #3048]	; 1b7e0 <ftello64@plt+0xa320>
   1abf4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1abf8:	ldr	r2, [fp, #8]
   1abfc:	sdiv	r0, r0, r2
   1ac00:	cmp	r1, r0
   1ac04:	blt	1ad70 <ftello64@plt+0x98b0>
   1ac08:	b	1ad84 <ftello64@plt+0x98c4>
   1ac0c:	b	1ac10 <ftello64@plt+0x9750>
   1ac10:	ldr	r0, [pc, #3020]	; 1b7e4 <ftello64@plt+0xa324>
   1ac14:	ldr	r1, [fp, #8]
   1ac18:	cmp	r1, r0
   1ac1c:	blt	1ac34 <ftello64@plt+0x9774>
   1ac20:	b	1ac40 <ftello64@plt+0x9780>
   1ac24:	ldr	r0, [fp, #8]
   1ac28:	movw	r1, #0
   1ac2c:	cmp	r1, r0
   1ac30:	bge	1ac40 <ftello64@plt+0x9780>
   1ac34:	movw	r0, #0
   1ac38:	str	r0, [sp, #72]	; 0x48
   1ac3c:	b	1ac58 <ftello64@plt+0x9798>
   1ac40:	ldr	r0, [pc, #2968]	; 1b7e0 <ftello64@plt+0xa320>
   1ac44:	ldr	r1, [fp, #8]
   1ac48:	movw	r2, #0
   1ac4c:	sub	r1, r2, r1
   1ac50:	sdiv	r0, r0, r1
   1ac54:	str	r0, [sp, #72]	; 0x48
   1ac58:	ldr	r0, [sp, #72]	; 0x48
   1ac5c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1ac60:	mvn	r2, #0
   1ac64:	sub	r1, r2, r1
   1ac68:	cmp	r0, r1
   1ac6c:	ble	1ad70 <ftello64@plt+0x98b0>
   1ac70:	b	1ad84 <ftello64@plt+0x98c4>
   1ac74:	ldr	r0, [fp, #8]
   1ac78:	cmn	r0, #1
   1ac7c:	bne	1acc4 <ftello64@plt+0x9804>
   1ac80:	b	1ac84 <ftello64@plt+0x97c4>
   1ac84:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ac88:	add	r0, r0, #-2147483648	; 0x80000000
   1ac8c:	movw	r1, #0
   1ac90:	cmp	r1, r0
   1ac94:	blt	1ad70 <ftello64@plt+0x98b0>
   1ac98:	b	1ad84 <ftello64@plt+0x98c4>
   1ac9c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1aca0:	movw	r1, #0
   1aca4:	cmp	r1, r0
   1aca8:	bge	1ad84 <ftello64@plt+0x98c4>
   1acac:	ldr	r0, [pc, #2860]	; 1b7e0 <ftello64@plt+0xa320>
   1acb0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1acb4:	sub	r1, r1, #1
   1acb8:	cmp	r0, r1
   1acbc:	blt	1ad70 <ftello64@plt+0x98b0>
   1acc0:	b	1ad84 <ftello64@plt+0x98c4>
   1acc4:	ldr	r0, [pc, #2844]	; 1b7e8 <ftello64@plt+0xa328>
   1acc8:	ldr	r1, [fp, #8]
   1accc:	sdiv	r0, r0, r1
   1acd0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1acd4:	cmp	r0, r1
   1acd8:	blt	1ad70 <ftello64@plt+0x98b0>
   1acdc:	b	1ad84 <ftello64@plt+0x98c4>
   1ace0:	ldr	r0, [fp, #8]
   1ace4:	cmp	r0, #0
   1ace8:	bne	1acf0 <ftello64@plt+0x9830>
   1acec:	b	1ad84 <ftello64@plt+0x98c4>
   1acf0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1acf4:	cmp	r0, #0
   1acf8:	bge	1ad58 <ftello64@plt+0x9898>
   1acfc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ad00:	cmn	r0, #1
   1ad04:	bne	1ad3c <ftello64@plt+0x987c>
   1ad08:	b	1ad0c <ftello64@plt+0x984c>
   1ad0c:	ldr	r0, [fp, #8]
   1ad10:	add	r0, r0, #-2147483648	; 0x80000000
   1ad14:	movw	r1, #0
   1ad18:	cmp	r1, r0
   1ad1c:	blt	1ad70 <ftello64@plt+0x98b0>
   1ad20:	b	1ad84 <ftello64@plt+0x98c4>
   1ad24:	ldr	r0, [pc, #2740]	; 1b7e0 <ftello64@plt+0xa320>
   1ad28:	ldr	r1, [fp, #8]
   1ad2c:	sub	r1, r1, #1
   1ad30:	cmp	r0, r1
   1ad34:	blt	1ad70 <ftello64@plt+0x98b0>
   1ad38:	b	1ad84 <ftello64@plt+0x98c4>
   1ad3c:	ldr	r0, [pc, #2724]	; 1b7e8 <ftello64@plt+0xa328>
   1ad40:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1ad44:	sdiv	r0, r0, r1
   1ad48:	ldr	r1, [fp, #8]
   1ad4c:	cmp	r0, r1
   1ad50:	blt	1ad70 <ftello64@plt+0x98b0>
   1ad54:	b	1ad84 <ftello64@plt+0x98c4>
   1ad58:	ldr	r0, [pc, #2688]	; 1b7e0 <ftello64@plt+0xa320>
   1ad5c:	ldr	r1, [fp, #8]
   1ad60:	sdiv	r0, r0, r1
   1ad64:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1ad68:	cmp	r0, r1
   1ad6c:	bge	1ad84 <ftello64@plt+0x98c4>
   1ad70:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ad74:	ldr	r1, [fp, #8]
   1ad78:	mul	r0, r0, r1
   1ad7c:	str	r0, [fp, #-28]	; 0xffffffe4
   1ad80:	b	1b7b4 <ftello64@plt+0xa2f4>
   1ad84:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ad88:	ldr	r1, [fp, #8]
   1ad8c:	mul	r0, r0, r1
   1ad90:	str	r0, [fp, #-28]	; 0xffffffe4
   1ad94:	b	1b7b8 <ftello64@plt+0xa2f8>
   1ad98:	ldr	r0, [fp, #8]
   1ad9c:	cmp	r0, #0
   1ada0:	bge	1aeb0 <ftello64@plt+0x99f0>
   1ada4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ada8:	cmp	r0, #0
   1adac:	bge	1ae38 <ftello64@plt+0x9978>
   1adb0:	b	1add0 <ftello64@plt+0x9910>
   1adb4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1adb8:	ldr	r1, [fp, #8]
   1adbc:	mvn	r2, #0
   1adc0:	udiv	r1, r2, r1
   1adc4:	cmp	r0, r1
   1adc8:	bcc	1af4c <ftello64@plt+0x9a8c>
   1adcc:	b	1af60 <ftello64@plt+0x9aa0>
   1add0:	b	1add4 <ftello64@plt+0x9914>
   1add4:	ldr	r0, [pc, #2568]	; 1b7e4 <ftello64@plt+0xa324>
   1add8:	ldr	r1, [fp, #8]
   1addc:	cmp	r1, r0
   1ade0:	blt	1adf8 <ftello64@plt+0x9938>
   1ade4:	b	1ae04 <ftello64@plt+0x9944>
   1ade8:	ldr	r0, [fp, #8]
   1adec:	movw	r1, #0
   1adf0:	cmp	r1, r0
   1adf4:	bge	1ae04 <ftello64@plt+0x9944>
   1adf8:	movw	r0, #1
   1adfc:	str	r0, [sp, #68]	; 0x44
   1ae00:	b	1ae1c <ftello64@plt+0x995c>
   1ae04:	ldr	r0, [fp, #8]
   1ae08:	movw	r1, #0
   1ae0c:	sub	r0, r1, r0
   1ae10:	mvn	r1, #0
   1ae14:	udiv	r0, r1, r0
   1ae18:	str	r0, [sp, #68]	; 0x44
   1ae1c:	ldr	r0, [sp, #68]	; 0x44
   1ae20:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1ae24:	mvn	r2, #0
   1ae28:	sub	r1, r2, r1
   1ae2c:	cmp	r0, r1
   1ae30:	bls	1af4c <ftello64@plt+0x9a8c>
   1ae34:	b	1af60 <ftello64@plt+0x9aa0>
   1ae38:	b	1ae3c <ftello64@plt+0x997c>
   1ae3c:	b	1ae94 <ftello64@plt+0x99d4>
   1ae40:	b	1ae94 <ftello64@plt+0x99d4>
   1ae44:	ldr	r0, [fp, #8]
   1ae48:	cmn	r0, #1
   1ae4c:	bne	1ae94 <ftello64@plt+0x99d4>
   1ae50:	b	1ae54 <ftello64@plt+0x9994>
   1ae54:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ae58:	add	r0, r0, #0
   1ae5c:	movw	r1, #0
   1ae60:	cmp	r1, r0
   1ae64:	blt	1af4c <ftello64@plt+0x9a8c>
   1ae68:	b	1af60 <ftello64@plt+0x9aa0>
   1ae6c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ae70:	movw	r1, #0
   1ae74:	cmp	r1, r0
   1ae78:	bge	1af60 <ftello64@plt+0x9aa0>
   1ae7c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ae80:	sub	r0, r0, #1
   1ae84:	mvn	r1, #0
   1ae88:	cmp	r1, r0
   1ae8c:	blt	1af4c <ftello64@plt+0x9a8c>
   1ae90:	b	1af60 <ftello64@plt+0x9aa0>
   1ae94:	ldr	r0, [fp, #8]
   1ae98:	movw	r1, #0
   1ae9c:	sdiv	r0, r1, r0
   1aea0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1aea4:	cmp	r0, r1
   1aea8:	blt	1af4c <ftello64@plt+0x9a8c>
   1aeac:	b	1af60 <ftello64@plt+0x9aa0>
   1aeb0:	ldr	r0, [fp, #8]
   1aeb4:	cmp	r0, #0
   1aeb8:	bne	1aec0 <ftello64@plt+0x9a00>
   1aebc:	b	1af60 <ftello64@plt+0x9aa0>
   1aec0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1aec4:	cmp	r0, #0
   1aec8:	bge	1af34 <ftello64@plt+0x9a74>
   1aecc:	b	1aed0 <ftello64@plt+0x9a10>
   1aed0:	b	1af18 <ftello64@plt+0x9a58>
   1aed4:	b	1af18 <ftello64@plt+0x9a58>
   1aed8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1aedc:	cmn	r0, #1
   1aee0:	bne	1af18 <ftello64@plt+0x9a58>
   1aee4:	b	1aee8 <ftello64@plt+0x9a28>
   1aee8:	ldr	r0, [fp, #8]
   1aeec:	add	r0, r0, #0
   1aef0:	movw	r1, #0
   1aef4:	cmp	r1, r0
   1aef8:	blt	1af4c <ftello64@plt+0x9a8c>
   1aefc:	b	1af60 <ftello64@plt+0x9aa0>
   1af00:	ldr	r0, [fp, #8]
   1af04:	sub	r0, r0, #1
   1af08:	mvn	r1, #0
   1af0c:	cmp	r1, r0
   1af10:	blt	1af4c <ftello64@plt+0x9a8c>
   1af14:	b	1af60 <ftello64@plt+0x9aa0>
   1af18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1af1c:	movw	r1, #0
   1af20:	sdiv	r0, r1, r0
   1af24:	ldr	r1, [fp, #8]
   1af28:	cmp	r0, r1
   1af2c:	blt	1af4c <ftello64@plt+0x9a8c>
   1af30:	b	1af60 <ftello64@plt+0x9aa0>
   1af34:	ldr	r0, [fp, #8]
   1af38:	mvn	r1, #0
   1af3c:	udiv	r0, r1, r0
   1af40:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1af44:	cmp	r0, r1
   1af48:	bcs	1af60 <ftello64@plt+0x9aa0>
   1af4c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1af50:	ldr	r1, [fp, #8]
   1af54:	mul	r0, r0, r1
   1af58:	str	r0, [fp, #-28]	; 0xffffffe4
   1af5c:	b	1b7b4 <ftello64@plt+0xa2f4>
   1af60:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1af64:	ldr	r1, [fp, #8]
   1af68:	mul	r0, r0, r1
   1af6c:	str	r0, [fp, #-28]	; 0xffffffe4
   1af70:	b	1b7b8 <ftello64@plt+0xa2f8>
   1af74:	b	1af78 <ftello64@plt+0x9ab8>
   1af78:	b	1af7c <ftello64@plt+0x9abc>
   1af7c:	ldr	r0, [fp, #8]
   1af80:	cmp	r0, #0
   1af84:	bge	1b088 <ftello64@plt+0x9bc8>
   1af88:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1af8c:	cmp	r0, #0
   1af90:	bge	1b01c <ftello64@plt+0x9b5c>
   1af94:	b	1af98 <ftello64@plt+0x9ad8>
   1af98:	ldr	r0, [pc, #2112]	; 1b7e0 <ftello64@plt+0xa320>
   1af9c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1afa0:	ldr	r2, [fp, #8]
   1afa4:	sdiv	r0, r0, r2
   1afa8:	cmp	r1, r0
   1afac:	blt	1b118 <ftello64@plt+0x9c58>
   1afb0:	b	1b12c <ftello64@plt+0x9c6c>
   1afb4:	b	1afb8 <ftello64@plt+0x9af8>
   1afb8:	ldr	r0, [pc, #2084]	; 1b7e4 <ftello64@plt+0xa324>
   1afbc:	ldr	r1, [fp, #8]
   1afc0:	cmp	r1, r0
   1afc4:	blt	1afdc <ftello64@plt+0x9b1c>
   1afc8:	b	1afe8 <ftello64@plt+0x9b28>
   1afcc:	ldr	r0, [fp, #8]
   1afd0:	movw	r1, #0
   1afd4:	cmp	r1, r0
   1afd8:	bge	1afe8 <ftello64@plt+0x9b28>
   1afdc:	movw	r0, #0
   1afe0:	str	r0, [sp, #64]	; 0x40
   1afe4:	b	1b000 <ftello64@plt+0x9b40>
   1afe8:	ldr	r0, [pc, #2032]	; 1b7e0 <ftello64@plt+0xa320>
   1afec:	ldr	r1, [fp, #8]
   1aff0:	movw	r2, #0
   1aff4:	sub	r1, r2, r1
   1aff8:	sdiv	r0, r0, r1
   1affc:	str	r0, [sp, #64]	; 0x40
   1b000:	ldr	r0, [sp, #64]	; 0x40
   1b004:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1b008:	mvn	r2, #0
   1b00c:	sub	r1, r2, r1
   1b010:	cmp	r0, r1
   1b014:	ble	1b118 <ftello64@plt+0x9c58>
   1b018:	b	1b12c <ftello64@plt+0x9c6c>
   1b01c:	ldr	r0, [fp, #8]
   1b020:	cmn	r0, #1
   1b024:	bne	1b06c <ftello64@plt+0x9bac>
   1b028:	b	1b02c <ftello64@plt+0x9b6c>
   1b02c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b030:	add	r0, r0, #-2147483648	; 0x80000000
   1b034:	movw	r1, #0
   1b038:	cmp	r1, r0
   1b03c:	blt	1b118 <ftello64@plt+0x9c58>
   1b040:	b	1b12c <ftello64@plt+0x9c6c>
   1b044:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b048:	movw	r1, #0
   1b04c:	cmp	r1, r0
   1b050:	bge	1b12c <ftello64@plt+0x9c6c>
   1b054:	ldr	r0, [pc, #1924]	; 1b7e0 <ftello64@plt+0xa320>
   1b058:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1b05c:	sub	r1, r1, #1
   1b060:	cmp	r0, r1
   1b064:	blt	1b118 <ftello64@plt+0x9c58>
   1b068:	b	1b12c <ftello64@plt+0x9c6c>
   1b06c:	ldr	r0, [pc, #1908]	; 1b7e8 <ftello64@plt+0xa328>
   1b070:	ldr	r1, [fp, #8]
   1b074:	sdiv	r0, r0, r1
   1b078:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1b07c:	cmp	r0, r1
   1b080:	blt	1b118 <ftello64@plt+0x9c58>
   1b084:	b	1b12c <ftello64@plt+0x9c6c>
   1b088:	ldr	r0, [fp, #8]
   1b08c:	cmp	r0, #0
   1b090:	bne	1b098 <ftello64@plt+0x9bd8>
   1b094:	b	1b12c <ftello64@plt+0x9c6c>
   1b098:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b09c:	cmp	r0, #0
   1b0a0:	bge	1b100 <ftello64@plt+0x9c40>
   1b0a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b0a8:	cmn	r0, #1
   1b0ac:	bne	1b0e4 <ftello64@plt+0x9c24>
   1b0b0:	b	1b0b4 <ftello64@plt+0x9bf4>
   1b0b4:	ldr	r0, [fp, #8]
   1b0b8:	add	r0, r0, #-2147483648	; 0x80000000
   1b0bc:	movw	r1, #0
   1b0c0:	cmp	r1, r0
   1b0c4:	blt	1b118 <ftello64@plt+0x9c58>
   1b0c8:	b	1b12c <ftello64@plt+0x9c6c>
   1b0cc:	ldr	r0, [pc, #1804]	; 1b7e0 <ftello64@plt+0xa320>
   1b0d0:	ldr	r1, [fp, #8]
   1b0d4:	sub	r1, r1, #1
   1b0d8:	cmp	r0, r1
   1b0dc:	blt	1b118 <ftello64@plt+0x9c58>
   1b0e0:	b	1b12c <ftello64@plt+0x9c6c>
   1b0e4:	ldr	r0, [pc, #1788]	; 1b7e8 <ftello64@plt+0xa328>
   1b0e8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1b0ec:	sdiv	r0, r0, r1
   1b0f0:	ldr	r1, [fp, #8]
   1b0f4:	cmp	r0, r1
   1b0f8:	blt	1b118 <ftello64@plt+0x9c58>
   1b0fc:	b	1b12c <ftello64@plt+0x9c6c>
   1b100:	ldr	r0, [pc, #1752]	; 1b7e0 <ftello64@plt+0xa320>
   1b104:	ldr	r1, [fp, #8]
   1b108:	sdiv	r0, r0, r1
   1b10c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1b110:	cmp	r0, r1
   1b114:	bge	1b12c <ftello64@plt+0x9c6c>
   1b118:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b11c:	ldr	r1, [fp, #8]
   1b120:	mul	r0, r0, r1
   1b124:	str	r0, [fp, #-28]	; 0xffffffe4
   1b128:	b	1b7b4 <ftello64@plt+0xa2f4>
   1b12c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b130:	ldr	r1, [fp, #8]
   1b134:	mul	r0, r0, r1
   1b138:	str	r0, [fp, #-28]	; 0xffffffe4
   1b13c:	b	1b7b8 <ftello64@plt+0xa2f8>
   1b140:	ldr	r0, [fp, #8]
   1b144:	cmp	r0, #0
   1b148:	bge	1b258 <ftello64@plt+0x9d98>
   1b14c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b150:	cmp	r0, #0
   1b154:	bge	1b1e0 <ftello64@plt+0x9d20>
   1b158:	b	1b178 <ftello64@plt+0x9cb8>
   1b15c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b160:	ldr	r1, [fp, #8]
   1b164:	mvn	r2, #0
   1b168:	udiv	r1, r2, r1
   1b16c:	cmp	r0, r1
   1b170:	bcc	1b2f4 <ftello64@plt+0x9e34>
   1b174:	b	1b308 <ftello64@plt+0x9e48>
   1b178:	b	1b17c <ftello64@plt+0x9cbc>
   1b17c:	ldr	r0, [pc, #1632]	; 1b7e4 <ftello64@plt+0xa324>
   1b180:	ldr	r1, [fp, #8]
   1b184:	cmp	r1, r0
   1b188:	blt	1b1a0 <ftello64@plt+0x9ce0>
   1b18c:	b	1b1ac <ftello64@plt+0x9cec>
   1b190:	ldr	r0, [fp, #8]
   1b194:	movw	r1, #0
   1b198:	cmp	r1, r0
   1b19c:	bge	1b1ac <ftello64@plt+0x9cec>
   1b1a0:	movw	r0, #1
   1b1a4:	str	r0, [sp, #60]	; 0x3c
   1b1a8:	b	1b1c4 <ftello64@plt+0x9d04>
   1b1ac:	ldr	r0, [fp, #8]
   1b1b0:	movw	r1, #0
   1b1b4:	sub	r0, r1, r0
   1b1b8:	mvn	r1, #0
   1b1bc:	udiv	r0, r1, r0
   1b1c0:	str	r0, [sp, #60]	; 0x3c
   1b1c4:	ldr	r0, [sp, #60]	; 0x3c
   1b1c8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1b1cc:	mvn	r2, #0
   1b1d0:	sub	r1, r2, r1
   1b1d4:	cmp	r0, r1
   1b1d8:	bls	1b2f4 <ftello64@plt+0x9e34>
   1b1dc:	b	1b308 <ftello64@plt+0x9e48>
   1b1e0:	b	1b1e4 <ftello64@plt+0x9d24>
   1b1e4:	b	1b23c <ftello64@plt+0x9d7c>
   1b1e8:	b	1b23c <ftello64@plt+0x9d7c>
   1b1ec:	ldr	r0, [fp, #8]
   1b1f0:	cmn	r0, #1
   1b1f4:	bne	1b23c <ftello64@plt+0x9d7c>
   1b1f8:	b	1b1fc <ftello64@plt+0x9d3c>
   1b1fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b200:	add	r0, r0, #0
   1b204:	movw	r1, #0
   1b208:	cmp	r1, r0
   1b20c:	blt	1b2f4 <ftello64@plt+0x9e34>
   1b210:	b	1b308 <ftello64@plt+0x9e48>
   1b214:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b218:	movw	r1, #0
   1b21c:	cmp	r1, r0
   1b220:	bge	1b308 <ftello64@plt+0x9e48>
   1b224:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b228:	sub	r0, r0, #1
   1b22c:	mvn	r1, #0
   1b230:	cmp	r1, r0
   1b234:	blt	1b2f4 <ftello64@plt+0x9e34>
   1b238:	b	1b308 <ftello64@plt+0x9e48>
   1b23c:	ldr	r0, [fp, #8]
   1b240:	movw	r1, #0
   1b244:	sdiv	r0, r1, r0
   1b248:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1b24c:	cmp	r0, r1
   1b250:	blt	1b2f4 <ftello64@plt+0x9e34>
   1b254:	b	1b308 <ftello64@plt+0x9e48>
   1b258:	ldr	r0, [fp, #8]
   1b25c:	cmp	r0, #0
   1b260:	bne	1b268 <ftello64@plt+0x9da8>
   1b264:	b	1b308 <ftello64@plt+0x9e48>
   1b268:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b26c:	cmp	r0, #0
   1b270:	bge	1b2dc <ftello64@plt+0x9e1c>
   1b274:	b	1b278 <ftello64@plt+0x9db8>
   1b278:	b	1b2c0 <ftello64@plt+0x9e00>
   1b27c:	b	1b2c0 <ftello64@plt+0x9e00>
   1b280:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b284:	cmn	r0, #1
   1b288:	bne	1b2c0 <ftello64@plt+0x9e00>
   1b28c:	b	1b290 <ftello64@plt+0x9dd0>
   1b290:	ldr	r0, [fp, #8]
   1b294:	add	r0, r0, #0
   1b298:	movw	r1, #0
   1b29c:	cmp	r1, r0
   1b2a0:	blt	1b2f4 <ftello64@plt+0x9e34>
   1b2a4:	b	1b308 <ftello64@plt+0x9e48>
   1b2a8:	ldr	r0, [fp, #8]
   1b2ac:	sub	r0, r0, #1
   1b2b0:	mvn	r1, #0
   1b2b4:	cmp	r1, r0
   1b2b8:	blt	1b2f4 <ftello64@plt+0x9e34>
   1b2bc:	b	1b308 <ftello64@plt+0x9e48>
   1b2c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b2c4:	movw	r1, #0
   1b2c8:	sdiv	r0, r1, r0
   1b2cc:	ldr	r1, [fp, #8]
   1b2d0:	cmp	r0, r1
   1b2d4:	blt	1b2f4 <ftello64@plt+0x9e34>
   1b2d8:	b	1b308 <ftello64@plt+0x9e48>
   1b2dc:	ldr	r0, [fp, #8]
   1b2e0:	mvn	r1, #0
   1b2e4:	udiv	r0, r1, r0
   1b2e8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1b2ec:	cmp	r0, r1
   1b2f0:	bcs	1b308 <ftello64@plt+0x9e48>
   1b2f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b2f8:	ldr	r1, [fp, #8]
   1b2fc:	mul	r0, r0, r1
   1b300:	str	r0, [fp, #-28]	; 0xffffffe4
   1b304:	b	1b7b4 <ftello64@plt+0xa2f4>
   1b308:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b30c:	ldr	r1, [fp, #8]
   1b310:	mul	r0, r0, r1
   1b314:	str	r0, [fp, #-28]	; 0xffffffe4
   1b318:	b	1b7b8 <ftello64@plt+0xa2f8>
   1b31c:	b	1b320 <ftello64@plt+0x9e60>
   1b320:	ldr	r0, [fp, #8]
   1b324:	cmp	r0, #0
   1b328:	bge	1b490 <ftello64@plt+0x9fd0>
   1b32c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b330:	cmp	r0, #0
   1b334:	bge	1b40c <ftello64@plt+0x9f4c>
   1b338:	b	1b33c <ftello64@plt+0x9e7c>
   1b33c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b340:	ldr	r1, [fp, #8]
   1b344:	asr	r3, r1, #31
   1b348:	mvn	r2, #0
   1b34c:	mvn	ip, #-2147483648	; 0x80000000
   1b350:	str	r0, [sp, #56]	; 0x38
   1b354:	mov	r0, r2
   1b358:	str	r1, [sp, #52]	; 0x34
   1b35c:	mov	r1, ip
   1b360:	ldr	r2, [sp, #52]	; 0x34
   1b364:	bl	222e0 <ftello64@plt+0x10e20>
   1b368:	ldr	r2, [sp, #56]	; 0x38
   1b36c:	subs	r0, r2, r0
   1b370:	rscs	r1, r1, r2, asr #31
   1b374:	blt	1b558 <ftello64@plt+0xa098>
   1b378:	b	1b56c <ftello64@plt+0xa0ac>
   1b37c:	b	1b380 <ftello64@plt+0x9ec0>
   1b380:	ldr	r0, [pc, #1116]	; 1b7e4 <ftello64@plt+0xa324>
   1b384:	ldr	r1, [fp, #8]
   1b388:	cmp	r1, r0
   1b38c:	blt	1b3a4 <ftello64@plt+0x9ee4>
   1b390:	b	1b3b8 <ftello64@plt+0x9ef8>
   1b394:	ldr	r0, [fp, #8]
   1b398:	movw	r1, #0
   1b39c:	cmp	r1, r0
   1b3a0:	bge	1b3b8 <ftello64@plt+0x9ef8>
   1b3a4:	mov	r0, #0
   1b3a8:	mvn	r1, #0
   1b3ac:	str	r1, [sp, #48]	; 0x30
   1b3b0:	str	r0, [sp, #44]	; 0x2c
   1b3b4:	b	1b3ec <ftello64@plt+0x9f2c>
   1b3b8:	ldr	r0, [fp, #8]
   1b3bc:	rsb	r0, r0, #0
   1b3c0:	asr	r3, r0, #31
   1b3c4:	mvn	r1, #0
   1b3c8:	mvn	r2, #-2147483648	; 0x80000000
   1b3cc:	str	r0, [sp, #40]	; 0x28
   1b3d0:	mov	r0, r1
   1b3d4:	mov	r1, r2
   1b3d8:	ldr	r2, [sp, #40]	; 0x28
   1b3dc:	bl	222e0 <ftello64@plt+0x10e20>
   1b3e0:	str	r0, [sp, #48]	; 0x30
   1b3e4:	str	r1, [sp, #44]	; 0x2c
   1b3e8:	b	1b3ec <ftello64@plt+0x9f2c>
   1b3ec:	ldr	r0, [sp, #44]	; 0x2c
   1b3f0:	ldr	r1, [sp, #48]	; 0x30
   1b3f4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1b3f8:	mvn	r2, r2
   1b3fc:	subs	r1, r2, r1
   1b400:	rscs	r0, r0, r2, asr #31
   1b404:	bge	1b558 <ftello64@plt+0xa098>
   1b408:	b	1b56c <ftello64@plt+0xa0ac>
   1b40c:	ldr	r0, [fp, #8]
   1b410:	cmn	r0, #1
   1b414:	bne	1b458 <ftello64@plt+0x9f98>
   1b418:	b	1b41c <ftello64@plt+0x9f5c>
   1b41c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b420:	mov	r1, #-2147483648	; 0x80000000
   1b424:	add	r1, r1, r0, asr #31
   1b428:	rsbs	r0, r0, #0
   1b42c:	rscs	r1, r1, #0
   1b430:	blt	1b558 <ftello64@plt+0xa098>
   1b434:	b	1b56c <ftello64@plt+0xa0ac>
   1b438:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b43c:	movw	r1, #0
   1b440:	cmp	r1, r0
   1b444:	bge	1b56c <ftello64@plt+0xa0ac>
   1b448:	mov	r0, #0
   1b44c:	cmp	r0, #0
   1b450:	bne	1b558 <ftello64@plt+0xa098>
   1b454:	b	1b56c <ftello64@plt+0xa0ac>
   1b458:	ldr	r0, [fp, #8]
   1b45c:	asr	r3, r0, #31
   1b460:	mov	r1, #0
   1b464:	mov	r2, #-2147483648	; 0x80000000
   1b468:	str	r0, [sp, #36]	; 0x24
   1b46c:	mov	r0, r1
   1b470:	mov	r1, r2
   1b474:	ldr	r2, [sp, #36]	; 0x24
   1b478:	bl	222e0 <ftello64@plt+0x10e20>
   1b47c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1b480:	subs	r0, r0, r2
   1b484:	sbcs	r1, r1, r2, asr #31
   1b488:	blt	1b558 <ftello64@plt+0xa098>
   1b48c:	b	1b56c <ftello64@plt+0xa0ac>
   1b490:	ldr	r0, [fp, #8]
   1b494:	cmp	r0, #0
   1b498:	bne	1b4a0 <ftello64@plt+0x9fe0>
   1b49c:	b	1b56c <ftello64@plt+0xa0ac>
   1b4a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b4a4:	cmp	r0, #0
   1b4a8:	bge	1b520 <ftello64@plt+0xa060>
   1b4ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b4b0:	cmn	r0, #1
   1b4b4:	bne	1b4e8 <ftello64@plt+0xa028>
   1b4b8:	b	1b4bc <ftello64@plt+0x9ffc>
   1b4bc:	ldr	r0, [fp, #8]
   1b4c0:	mov	r1, #-2147483648	; 0x80000000
   1b4c4:	add	r1, r1, r0, asr #31
   1b4c8:	rsbs	r0, r0, #0
   1b4cc:	rscs	r1, r1, #0
   1b4d0:	blt	1b558 <ftello64@plt+0xa098>
   1b4d4:	b	1b56c <ftello64@plt+0xa0ac>
   1b4d8:	mov	r0, #0
   1b4dc:	cmp	r0, #0
   1b4e0:	bne	1b558 <ftello64@plt+0xa098>
   1b4e4:	b	1b56c <ftello64@plt+0xa0ac>
   1b4e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b4ec:	asr	r3, r0, #31
   1b4f0:	mov	r1, #0
   1b4f4:	mov	r2, #-2147483648	; 0x80000000
   1b4f8:	str	r0, [sp, #32]
   1b4fc:	mov	r0, r1
   1b500:	mov	r1, r2
   1b504:	ldr	r2, [sp, #32]
   1b508:	bl	222e0 <ftello64@plt+0x10e20>
   1b50c:	ldr	r2, [fp, #8]
   1b510:	subs	r0, r0, r2
   1b514:	sbcs	r1, r1, r2, asr #31
   1b518:	blt	1b558 <ftello64@plt+0xa098>
   1b51c:	b	1b56c <ftello64@plt+0xa0ac>
   1b520:	ldr	r0, [fp, #8]
   1b524:	asr	r3, r0, #31
   1b528:	mvn	r1, #0
   1b52c:	mvn	r2, #-2147483648	; 0x80000000
   1b530:	str	r0, [sp, #28]
   1b534:	mov	r0, r1
   1b538:	mov	r1, r2
   1b53c:	ldr	r2, [sp, #28]
   1b540:	bl	222e0 <ftello64@plt+0x10e20>
   1b544:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1b548:	subs	r0, r0, r2
   1b54c:	sbcs	r1, r1, r2, asr #31
   1b550:	bge	1b56c <ftello64@plt+0xa0ac>
   1b554:	b	1b558 <ftello64@plt+0xa098>
   1b558:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b55c:	ldr	r1, [fp, #8]
   1b560:	mul	r0, r0, r1
   1b564:	str	r0, [fp, #-28]	; 0xffffffe4
   1b568:	b	1b7b4 <ftello64@plt+0xa2f4>
   1b56c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b570:	ldr	r1, [fp, #8]
   1b574:	mul	r0, r0, r1
   1b578:	str	r0, [fp, #-28]	; 0xffffffe4
   1b57c:	b	1b7b8 <ftello64@plt+0xa2f8>
   1b580:	ldr	r0, [fp, #8]
   1b584:	cmp	r0, #0
   1b588:	bge	1b6d8 <ftello64@plt+0xa218>
   1b58c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b590:	cmp	r0, #0
   1b594:	bge	1b660 <ftello64@plt+0xa1a0>
   1b598:	b	1b5d8 <ftello64@plt+0xa118>
   1b59c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b5a0:	ldr	r1, [fp, #8]
   1b5a4:	asr	r3, r1, #31
   1b5a8:	mvn	r2, #0
   1b5ac:	str	r0, [sp, #24]
   1b5b0:	mov	r0, r2
   1b5b4:	str	r1, [sp, #20]
   1b5b8:	mov	r1, r2
   1b5bc:	ldr	r2, [sp, #20]
   1b5c0:	bl	223b4 <ftello64@plt+0x10ef4>
   1b5c4:	ldr	r2, [sp, #24]
   1b5c8:	subs	r0, r2, r0
   1b5cc:	rscs	r1, r1, r2, asr #31
   1b5d0:	bcc	1b78c <ftello64@plt+0xa2cc>
   1b5d4:	b	1b7a0 <ftello64@plt+0xa2e0>
   1b5d8:	b	1b5dc <ftello64@plt+0xa11c>
   1b5dc:	ldr	r0, [pc, #512]	; 1b7e4 <ftello64@plt+0xa324>
   1b5e0:	ldr	r1, [fp, #8]
   1b5e4:	cmp	r1, r0
   1b5e8:	blt	1b600 <ftello64@plt+0xa140>
   1b5ec:	b	1b614 <ftello64@plt+0xa154>
   1b5f0:	ldr	r0, [fp, #8]
   1b5f4:	movw	r1, #0
   1b5f8:	cmp	r1, r0
   1b5fc:	bge	1b614 <ftello64@plt+0xa154>
   1b600:	mov	r0, #1
   1b604:	mvn	r1, #0
   1b608:	str	r1, [sp, #16]
   1b60c:	str	r0, [sp, #12]
   1b610:	b	1b640 <ftello64@plt+0xa180>
   1b614:	ldr	r0, [fp, #8]
   1b618:	rsb	r0, r0, #0
   1b61c:	asr	r3, r0, #31
   1b620:	mvn	r1, #0
   1b624:	str	r0, [sp, #8]
   1b628:	mov	r0, r1
   1b62c:	ldr	r2, [sp, #8]
   1b630:	bl	223b4 <ftello64@plt+0x10ef4>
   1b634:	str	r0, [sp, #16]
   1b638:	str	r1, [sp, #12]
   1b63c:	b	1b640 <ftello64@plt+0xa180>
   1b640:	ldr	r0, [sp, #12]
   1b644:	ldr	r1, [sp, #16]
   1b648:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1b64c:	mvn	r2, r2
   1b650:	subs	r1, r2, r1
   1b654:	rscs	r0, r0, r2, asr #31
   1b658:	bcs	1b78c <ftello64@plt+0xa2cc>
   1b65c:	b	1b7a0 <ftello64@plt+0xa2e0>
   1b660:	b	1b664 <ftello64@plt+0xa1a4>
   1b664:	b	1b6bc <ftello64@plt+0xa1fc>
   1b668:	b	1b6bc <ftello64@plt+0xa1fc>
   1b66c:	ldr	r0, [fp, #8]
   1b670:	cmn	r0, #1
   1b674:	bne	1b6bc <ftello64@plt+0xa1fc>
   1b678:	b	1b67c <ftello64@plt+0xa1bc>
   1b67c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b680:	add	r0, r0, #0
   1b684:	movw	r1, #0
   1b688:	cmp	r1, r0
   1b68c:	blt	1b78c <ftello64@plt+0xa2cc>
   1b690:	b	1b7a0 <ftello64@plt+0xa2e0>
   1b694:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b698:	movw	r1, #0
   1b69c:	cmp	r1, r0
   1b6a0:	bge	1b7a0 <ftello64@plt+0xa2e0>
   1b6a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b6a8:	sub	r0, r0, #1
   1b6ac:	mvn	r1, #0
   1b6b0:	cmp	r1, r0
   1b6b4:	blt	1b78c <ftello64@plt+0xa2cc>
   1b6b8:	b	1b7a0 <ftello64@plt+0xa2e0>
   1b6bc:	ldr	r0, [fp, #8]
   1b6c0:	movw	r1, #0
   1b6c4:	sdiv	r0, r1, r0
   1b6c8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1b6cc:	cmp	r0, r1
   1b6d0:	blt	1b78c <ftello64@plt+0xa2cc>
   1b6d4:	b	1b7a0 <ftello64@plt+0xa2e0>
   1b6d8:	ldr	r0, [fp, #8]
   1b6dc:	cmp	r0, #0
   1b6e0:	bne	1b6e8 <ftello64@plt+0xa228>
   1b6e4:	b	1b7a0 <ftello64@plt+0xa2e0>
   1b6e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b6ec:	cmp	r0, #0
   1b6f0:	bge	1b75c <ftello64@plt+0xa29c>
   1b6f4:	b	1b6f8 <ftello64@plt+0xa238>
   1b6f8:	b	1b740 <ftello64@plt+0xa280>
   1b6fc:	b	1b740 <ftello64@plt+0xa280>
   1b700:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b704:	cmn	r0, #1
   1b708:	bne	1b740 <ftello64@plt+0xa280>
   1b70c:	b	1b710 <ftello64@plt+0xa250>
   1b710:	ldr	r0, [fp, #8]
   1b714:	add	r0, r0, #0
   1b718:	movw	r1, #0
   1b71c:	cmp	r1, r0
   1b720:	blt	1b78c <ftello64@plt+0xa2cc>
   1b724:	b	1b7a0 <ftello64@plt+0xa2e0>
   1b728:	ldr	r0, [fp, #8]
   1b72c:	sub	r0, r0, #1
   1b730:	mvn	r1, #0
   1b734:	cmp	r1, r0
   1b738:	blt	1b78c <ftello64@plt+0xa2cc>
   1b73c:	b	1b7a0 <ftello64@plt+0xa2e0>
   1b740:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b744:	movw	r1, #0
   1b748:	sdiv	r0, r1, r0
   1b74c:	ldr	r1, [fp, #8]
   1b750:	cmp	r0, r1
   1b754:	blt	1b78c <ftello64@plt+0xa2cc>
   1b758:	b	1b7a0 <ftello64@plt+0xa2e0>
   1b75c:	ldr	r0, [fp, #8]
   1b760:	asr	r3, r0, #31
   1b764:	mvn	r1, #0
   1b768:	str	r0, [sp, #4]
   1b76c:	mov	r0, r1
   1b770:	ldr	r2, [sp, #4]
   1b774:	bl	223b4 <ftello64@plt+0x10ef4>
   1b778:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1b77c:	subs	r0, r0, r2
   1b780:	sbcs	r1, r1, r2, asr #31
   1b784:	bcs	1b7a0 <ftello64@plt+0xa2e0>
   1b788:	b	1b78c <ftello64@plt+0xa2cc>
   1b78c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b790:	ldr	r1, [fp, #8]
   1b794:	mul	r0, r0, r1
   1b798:	str	r0, [fp, #-28]	; 0xffffffe4
   1b79c:	b	1b7b4 <ftello64@plt+0xa2f4>
   1b7a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b7a4:	ldr	r1, [fp, #8]
   1b7a8:	mul	r0, r0, r1
   1b7ac:	str	r0, [fp, #-28]	; 0xffffffe4
   1b7b0:	b	1b7b8 <ftello64@plt+0xa2f8>
   1b7b4:	bl	1b990 <ftello64@plt+0xa4d0>
   1b7b8:	ldr	r0, [fp, #-4]
   1b7bc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1b7c0:	bl	18cf0 <ftello64@plt+0x7830>
   1b7c4:	str	r0, [fp, #-4]
   1b7c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b7cc:	ldr	r1, [fp, #-8]
   1b7d0:	str	r0, [r1]
   1b7d4:	ldr	r0, [fp, #-4]
   1b7d8:	mov	sp, fp
   1b7dc:	pop	{fp, pc}
   1b7e0:	svcvc	0x00ffffff
   1b7e4:	andhi	r0, r0, r1
   1b7e8:	andhi	r0, r0, r0
   1b7ec:			; <UNDEFINED> instruction: 0xffff8000
   1b7f0:	push	{fp, lr}
   1b7f4:	mov	fp, sp
   1b7f8:	sub	sp, sp, #8
   1b7fc:	str	r0, [sp, #4]
   1b800:	ldr	r0, [sp, #4]
   1b804:	movw	r1, #1
   1b808:	bl	1b814 <ftello64@plt+0xa354>
   1b80c:	mov	sp, fp
   1b810:	pop	{fp, pc}
   1b814:	push	{fp, lr}
   1b818:	mov	fp, sp
   1b81c:	sub	sp, sp, #8
   1b820:	str	r0, [sp, #4]
   1b824:	str	r1, [sp]
   1b828:	ldr	r0, [sp, #4]
   1b82c:	ldr	r1, [sp]
   1b830:	bl	1dbc0 <ftello64@plt+0xc700>
   1b834:	bl	18c7c <ftello64@plt+0x77bc>
   1b838:	mov	sp, fp
   1b83c:	pop	{fp, pc}
   1b840:	push	{fp, lr}
   1b844:	mov	fp, sp
   1b848:	sub	sp, sp, #8
   1b84c:	str	r0, [sp, #4]
   1b850:	ldr	r0, [sp, #4]
   1b854:	movw	r1, #1
   1b858:	bl	1b864 <ftello64@plt+0xa3a4>
   1b85c:	mov	sp, fp
   1b860:	pop	{fp, pc}
   1b864:	push	{fp, lr}
   1b868:	mov	fp, sp
   1b86c:	sub	sp, sp, #8
   1b870:	str	r0, [sp, #4]
   1b874:	str	r1, [sp]
   1b878:	ldr	r0, [sp, #4]
   1b87c:	ldr	r1, [sp]
   1b880:	bl	1fe64 <ftello64@plt+0xe9a4>
   1b884:	bl	18c7c <ftello64@plt+0x77bc>
   1b888:	mov	sp, fp
   1b88c:	pop	{fp, pc}
   1b890:	push	{fp, lr}
   1b894:	mov	fp, sp
   1b898:	sub	sp, sp, #16
   1b89c:	str	r0, [fp, #-4]
   1b8a0:	str	r1, [sp, #8]
   1b8a4:	ldr	r0, [sp, #8]
   1b8a8:	bl	18c58 <ftello64@plt+0x7798>
   1b8ac:	ldr	r1, [fp, #-4]
   1b8b0:	ldr	r2, [sp, #8]
   1b8b4:	str	r0, [sp, #4]
   1b8b8:	bl	1122c <memcpy@plt>
   1b8bc:	ldr	r0, [sp, #4]
   1b8c0:	mov	sp, fp
   1b8c4:	pop	{fp, pc}
   1b8c8:	push	{fp, lr}
   1b8cc:	mov	fp, sp
   1b8d0:	sub	sp, sp, #16
   1b8d4:	str	r0, [fp, #-4]
   1b8d8:	str	r1, [sp, #8]
   1b8dc:	ldr	r0, [sp, #8]
   1b8e0:	bl	18cac <ftello64@plt+0x77ec>
   1b8e4:	ldr	r1, [fp, #-4]
   1b8e8:	ldr	r2, [sp, #8]
   1b8ec:	str	r0, [sp, #4]
   1b8f0:	bl	1122c <memcpy@plt>
   1b8f4:	ldr	r0, [sp, #4]
   1b8f8:	mov	sp, fp
   1b8fc:	pop	{fp, pc}
   1b900:	push	{fp, lr}
   1b904:	mov	fp, sp
   1b908:	sub	sp, sp, #16
   1b90c:	str	r0, [fp, #-4]
   1b910:	str	r1, [sp, #8]
   1b914:	ldr	r0, [sp, #8]
   1b918:	add	r0, r0, #1
   1b91c:	bl	18cac <ftello64@plt+0x77ec>
   1b920:	str	r0, [sp, #4]
   1b924:	ldr	r0, [sp, #4]
   1b928:	ldr	r1, [sp, #8]
   1b92c:	add	r0, r0, r1
   1b930:	movw	r1, #0
   1b934:	strb	r1, [r0]
   1b938:	ldr	r0, [sp, #4]
   1b93c:	ldr	r1, [fp, #-4]
   1b940:	ldr	r2, [sp, #8]
   1b944:	str	r0, [sp]
   1b948:	bl	1122c <memcpy@plt>
   1b94c:	ldr	r0, [sp]
   1b950:	mov	sp, fp
   1b954:	pop	{fp, pc}
   1b958:	push	{fp, lr}
   1b95c:	mov	fp, sp
   1b960:	sub	sp, sp, #8
   1b964:	str	r0, [sp, #4]
   1b968:	ldr	r0, [sp, #4]
   1b96c:	ldr	r1, [sp, #4]
   1b970:	str	r0, [sp]
   1b974:	mov	r0, r1
   1b978:	bl	11388 <strlen@plt>
   1b97c:	add	r1, r0, #1
   1b980:	ldr	r0, [sp]
   1b984:	bl	1b890 <ftello64@plt+0xa3d0>
   1b988:	mov	sp, fp
   1b98c:	pop	{fp, pc}
   1b990:	push	{fp, lr}
   1b994:	mov	fp, sp
   1b998:	sub	sp, sp, #8
   1b99c:	movw	r0, #16680	; 0x4128
   1b9a0:	movt	r0, #3
   1b9a4:	ldr	r0, [r0]
   1b9a8:	movw	r1, #12589	; 0x312d
   1b9ac:	movt	r1, #2
   1b9b0:	str	r0, [sp, #4]
   1b9b4:	mov	r0, r1
   1b9b8:	bl	1137c <gettext@plt>
   1b9bc:	ldr	r1, [sp, #4]
   1b9c0:	str	r0, [sp]
   1b9c4:	mov	r0, r1
   1b9c8:	movw	r1, #0
   1b9cc:	movw	r2, #10502	; 0x2906
   1b9d0:	movt	r2, #2
   1b9d4:	ldr	r3, [sp]
   1b9d8:	bl	11304 <error@plt>
   1b9dc:	bl	11490 <abort@plt>
   1b9e0:	push	{r4, r5, r6, sl, fp, lr}
   1b9e4:	add	fp, sp, #16
   1b9e8:	sub	sp, sp, #88	; 0x58
   1b9ec:	ldr	ip, [fp, #12]
   1b9f0:	ldr	lr, [fp, #8]
   1b9f4:	ldr	r4, [fp, #24]
   1b9f8:	ldr	r5, [fp, #20]
   1b9fc:	ldr	r6, [fp, #16]
   1ba00:	str	r0, [fp, #-20]	; 0xffffffec
   1ba04:	str	r1, [fp, #-24]	; 0xffffffe8
   1ba08:	str	r3, [fp, #-28]	; 0xffffffe4
   1ba0c:	str	r2, [fp, #-32]	; 0xffffffe0
   1ba10:	str	ip, [fp, #-36]	; 0xffffffdc
   1ba14:	str	lr, [fp, #-40]	; 0xffffffd8
   1ba18:	ldr	r0, [fp, #-20]	; 0xffffffec
   1ba1c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1ba20:	ldr	r1, [fp, #16]
   1ba24:	movw	r3, #0
   1ba28:	str	r1, [sp, #44]	; 0x2c
   1ba2c:	mov	r1, r3
   1ba30:	add	r3, sp, #48	; 0x30
   1ba34:	ldr	ip, [sp, #44]	; 0x2c
   1ba38:	str	ip, [sp]
   1ba3c:	str	r4, [sp, #40]	; 0x28
   1ba40:	str	r5, [sp, #36]	; 0x24
   1ba44:	str	r6, [sp, #32]
   1ba48:	bl	1bc58 <ftello64@plt+0xa798>
   1ba4c:	str	r0, [fp, #-44]	; 0xffffffd4
   1ba50:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1ba54:	cmp	r0, #0
   1ba58:	bne	1bae0 <ftello64@plt+0xa620>
   1ba5c:	ldr	r0, [sp, #48]	; 0x30
   1ba60:	ldr	r1, [sp, #52]	; 0x34
   1ba64:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1ba68:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1ba6c:	subs	r0, r0, r2
   1ba70:	sbcs	r1, r1, r3
   1ba74:	bcc	1ba9c <ftello64@plt+0xa5dc>
   1ba78:	b	1ba7c <ftello64@plt+0xa5bc>
   1ba7c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1ba80:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1ba84:	ldr	r2, [sp, #48]	; 0x30
   1ba88:	ldr	r3, [sp, #52]	; 0x34
   1ba8c:	subs	r0, r0, r2
   1ba90:	sbcs	r1, r1, r3
   1ba94:	bcs	1badc <ftello64@plt+0xa61c>
   1ba98:	b	1ba9c <ftello64@plt+0xa5dc>
   1ba9c:	mov	r0, #1
   1baa0:	str	r0, [fp, #-44]	; 0xffffffd4
   1baa4:	ldr	r0, [sp, #48]	; 0x30
   1baa8:	ldr	r1, [sp, #52]	; 0x34
   1baac:	subs	r0, r0, #1073741824	; 0x40000000
   1bab0:	sbcs	r1, r1, #0
   1bab4:	bcc	1bacc <ftello64@plt+0xa60c>
   1bab8:	b	1babc <ftello64@plt+0xa5fc>
   1babc:	bl	113ac <__errno_location@plt>
   1bac0:	movw	r1, #75	; 0x4b
   1bac4:	str	r1, [r0]
   1bac8:	b	1bad8 <ftello64@plt+0xa618>
   1bacc:	bl	113ac <__errno_location@plt>
   1bad0:	movw	r1, #34	; 0x22
   1bad4:	str	r1, [r0]
   1bad8:	b	1badc <ftello64@plt+0xa61c>
   1badc:	b	1bb1c <ftello64@plt+0xa65c>
   1bae0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1bae4:	cmp	r0, #1
   1bae8:	bne	1bafc <ftello64@plt+0xa63c>
   1baec:	bl	113ac <__errno_location@plt>
   1baf0:	movw	r1, #75	; 0x4b
   1baf4:	str	r1, [r0]
   1baf8:	b	1bb18 <ftello64@plt+0xa658>
   1bafc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1bb00:	cmp	r0, #3
   1bb04:	bne	1bb14 <ftello64@plt+0xa654>
   1bb08:	bl	113ac <__errno_location@plt>
   1bb0c:	movw	r1, #0
   1bb10:	str	r1, [r0]
   1bb14:	b	1bb18 <ftello64@plt+0xa658>
   1bb18:	b	1bb1c <ftello64@plt+0xa65c>
   1bb1c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1bb20:	cmp	r0, #0
   1bb24:	beq	1bbc0 <ftello64@plt+0xa700>
   1bb28:	ldr	r0, [fp, #24]
   1bb2c:	cmp	r0, #0
   1bb30:	beq	1bb40 <ftello64@plt+0xa680>
   1bb34:	ldr	r0, [fp, #24]
   1bb38:	str	r0, [sp, #28]
   1bb3c:	b	1bb4c <ftello64@plt+0xa68c>
   1bb40:	movw	r0, #1
   1bb44:	str	r0, [sp, #28]
   1bb48:	b	1bb4c <ftello64@plt+0xa68c>
   1bb4c:	ldr	r0, [sp, #28]
   1bb50:	str	r0, [sp, #24]
   1bb54:	bl	113ac <__errno_location@plt>
   1bb58:	ldr	r0, [r0]
   1bb5c:	cmp	r0, #22
   1bb60:	bne	1bb70 <ftello64@plt+0xa6b0>
   1bb64:	movw	r0, #0
   1bb68:	str	r0, [sp, #20]
   1bb6c:	b	1bb7c <ftello64@plt+0xa6bc>
   1bb70:	bl	113ac <__errno_location@plt>
   1bb74:	ldr	r0, [r0]
   1bb78:	str	r0, [sp, #20]
   1bb7c:	ldr	r0, [sp, #20]
   1bb80:	ldr	r3, [fp, #20]
   1bb84:	ldr	r1, [fp, #-20]	; 0xffffffec
   1bb88:	str	r0, [sp, #16]
   1bb8c:	mov	r0, r1
   1bb90:	str	r3, [sp, #12]
   1bb94:	bl	1604c <ftello64@plt+0x4b8c>
   1bb98:	ldr	r1, [sp, #24]
   1bb9c:	str	r0, [sp, #8]
   1bba0:	mov	r0, r1
   1bba4:	ldr	r1, [sp, #16]
   1bba8:	movw	r2, #10498	; 0x2902
   1bbac:	movt	r2, #2
   1bbb0:	ldr	r3, [sp, #12]
   1bbb4:	ldr	ip, [sp, #8]
   1bbb8:	str	ip, [sp]
   1bbbc:	bl	11304 <error@plt>
   1bbc0:	ldr	r0, [sp, #48]	; 0x30
   1bbc4:	ldr	r1, [sp, #52]	; 0x34
   1bbc8:	sub	sp, fp, #16
   1bbcc:	pop	{r4, r5, r6, sl, fp, pc}
   1bbd0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1bbd4:	add	fp, sp, #24
   1bbd8:	sub	sp, sp, #56	; 0x38
   1bbdc:	ldr	r1, [fp, #12]
   1bbe0:	ldr	ip, [fp, #8]
   1bbe4:	ldr	lr, [fp, #24]
   1bbe8:	ldr	r4, [fp, #20]
   1bbec:	ldr	r5, [fp, #16]
   1bbf0:	str	r0, [fp, #-28]	; 0xffffffe4
   1bbf4:	str	r3, [sp, #44]	; 0x2c
   1bbf8:	str	r2, [sp, #40]	; 0x28
   1bbfc:	str	r1, [sp, #36]	; 0x24
   1bc00:	str	ip, [sp, #32]
   1bc04:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1bc08:	ldr	r2, [sp, #40]	; 0x28
   1bc0c:	ldr	r3, [sp, #44]	; 0x2c
   1bc10:	ldr	r1, [sp, #32]
   1bc14:	ldr	ip, [sp, #36]	; 0x24
   1bc18:	ldr	r6, [fp, #16]
   1bc1c:	ldr	r7, [fp, #20]
   1bc20:	ldr	r8, [fp, #24]
   1bc24:	mov	r9, sp
   1bc28:	str	r8, [r9, #16]
   1bc2c:	str	r7, [r9, #12]
   1bc30:	str	r6, [r9, #8]
   1bc34:	str	ip, [r9, #4]
   1bc38:	str	r1, [r9]
   1bc3c:	mov	r1, #10
   1bc40:	str	lr, [sp, #28]
   1bc44:	str	r4, [sp, #24]
   1bc48:	str	r5, [sp, #20]
   1bc4c:	bl	1b9e0 <ftello64@plt+0xa520>
   1bc50:	sub	sp, fp, #24
   1bc54:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1bc58:	push	{fp, lr}
   1bc5c:	mov	fp, sp
   1bc60:	sub	sp, sp, #80	; 0x50
   1bc64:	ldr	ip, [fp, #8]
   1bc68:	str	r0, [fp, #-8]
   1bc6c:	str	r1, [fp, #-12]
   1bc70:	str	r2, [fp, #-16]
   1bc74:	str	r3, [fp, #-20]	; 0xffffffec
   1bc78:	movw	r0, #0
   1bc7c:	str	r0, [sp, #36]	; 0x24
   1bc80:	ldr	r1, [fp, #-16]
   1bc84:	cmp	r0, r1
   1bc88:	bgt	1bc9c <ftello64@plt+0xa7dc>
   1bc8c:	ldr	r0, [fp, #-16]
   1bc90:	cmp	r0, #36	; 0x24
   1bc94:	bgt	1bc9c <ftello64@plt+0xa7dc>
   1bc98:	b	1bcbc <ftello64@plt+0xa7fc>
   1bc9c:	movw	r0, #12606	; 0x313e
   1bca0:	movt	r0, #2
   1bca4:	movw	r1, #12644	; 0x3164
   1bca8:	movt	r1, #2
   1bcac:	movw	r2, #85	; 0x55
   1bcb0:	movw	r3, #12660	; 0x3174
   1bcb4:	movt	r3, #2
   1bcb8:	bl	114b4 <__assert_fail@plt>
   1bcbc:	ldr	r0, [fp, #-12]
   1bcc0:	movw	r1, #0
   1bcc4:	cmp	r0, r1
   1bcc8:	beq	1bcd8 <ftello64@plt+0xa818>
   1bccc:	ldr	r0, [fp, #-12]
   1bcd0:	str	r0, [sp, #12]
   1bcd4:	b	1bce4 <ftello64@plt+0xa824>
   1bcd8:	sub	r0, fp, #24
   1bcdc:	str	r0, [sp, #12]
   1bce0:	b	1bce4 <ftello64@plt+0xa824>
   1bce4:	ldr	r0, [sp, #12]
   1bce8:	str	r0, [fp, #-28]	; 0xffffffe4
   1bcec:	bl	113ac <__errno_location@plt>
   1bcf0:	movw	r1, #0
   1bcf4:	str	r1, [r0]
   1bcf8:	ldr	r0, [fp, #-8]
   1bcfc:	str	r0, [sp, #32]
   1bd00:	ldr	r0, [sp, #32]
   1bd04:	ldrb	r0, [r0]
   1bd08:	strb	r0, [sp, #31]
   1bd0c:	bl	11364 <__ctype_b_loc@plt>
   1bd10:	ldr	r0, [r0]
   1bd14:	ldrb	r1, [sp, #31]
   1bd18:	mov	r2, r1
   1bd1c:	add	r0, r0, r1, lsl #1
   1bd20:	ldrh	r0, [r0]
   1bd24:	and	r0, r0, #8192	; 0x2000
   1bd28:	cmp	r0, #0
   1bd2c:	beq	1bd48 <ftello64@plt+0xa888>
   1bd30:	ldr	r0, [sp, #32]
   1bd34:	add	r1, r0, #1
   1bd38:	str	r1, [sp, #32]
   1bd3c:	ldrb	r0, [r0, #1]
   1bd40:	strb	r0, [sp, #31]
   1bd44:	b	1bd0c <ftello64@plt+0xa84c>
   1bd48:	ldrb	r0, [sp, #31]
   1bd4c:	cmp	r0, #45	; 0x2d
   1bd50:	bne	1bd60 <ftello64@plt+0xa8a0>
   1bd54:	movw	r0, #4
   1bd58:	str	r0, [fp, #-4]
   1bd5c:	b	1c2dc <ftello64@plt+0xae1c>
   1bd60:	ldr	r0, [fp, #-8]
   1bd64:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1bd68:	ldr	r2, [fp, #-16]
   1bd6c:	bl	113e8 <strtoumax@plt>
   1bd70:	str	r1, [sp, #44]	; 0x2c
   1bd74:	str	r0, [sp, #40]	; 0x28
   1bd78:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1bd7c:	ldr	r0, [r0]
   1bd80:	ldr	r1, [fp, #-8]
   1bd84:	cmp	r0, r1
   1bd88:	bne	1bdf4 <ftello64@plt+0xa934>
   1bd8c:	ldr	r0, [fp, #8]
   1bd90:	movw	r1, #0
   1bd94:	cmp	r0, r1
   1bd98:	beq	1bde4 <ftello64@plt+0xa924>
   1bd9c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1bda0:	ldr	r0, [r0]
   1bda4:	ldrb	r0, [r0]
   1bda8:	cmp	r0, #0
   1bdac:	beq	1bde4 <ftello64@plt+0xa924>
   1bdb0:	ldr	r0, [fp, #8]
   1bdb4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1bdb8:	ldr	r1, [r1]
   1bdbc:	ldrb	r1, [r1]
   1bdc0:	bl	11394 <strchr@plt>
   1bdc4:	movw	r1, #0
   1bdc8:	cmp	r0, r1
   1bdcc:	beq	1bde4 <ftello64@plt+0xa924>
   1bdd0:	mov	r0, #0
   1bdd4:	str	r0, [sp, #44]	; 0x2c
   1bdd8:	mov	r0, #1
   1bddc:	str	r0, [sp, #40]	; 0x28
   1bde0:	b	1bdf0 <ftello64@plt+0xa930>
   1bde4:	movw	r0, #4
   1bde8:	str	r0, [fp, #-4]
   1bdec:	b	1c2dc <ftello64@plt+0xae1c>
   1bdf0:	b	1be2c <ftello64@plt+0xa96c>
   1bdf4:	bl	113ac <__errno_location@plt>
   1bdf8:	ldr	r0, [r0]
   1bdfc:	cmp	r0, #0
   1be00:	beq	1be28 <ftello64@plt+0xa968>
   1be04:	bl	113ac <__errno_location@plt>
   1be08:	ldr	r0, [r0]
   1be0c:	cmp	r0, #34	; 0x22
   1be10:	beq	1be20 <ftello64@plt+0xa960>
   1be14:	movw	r0, #4
   1be18:	str	r0, [fp, #-4]
   1be1c:	b	1c2dc <ftello64@plt+0xae1c>
   1be20:	movw	r0, #1
   1be24:	str	r0, [sp, #36]	; 0x24
   1be28:	b	1be2c <ftello64@plt+0xa96c>
   1be2c:	ldr	r0, [fp, #8]
   1be30:	movw	r1, #0
   1be34:	cmp	r0, r1
   1be38:	bne	1be5c <ftello64@plt+0xa99c>
   1be3c:	ldr	r0, [sp, #40]	; 0x28
   1be40:	ldr	r1, [sp, #44]	; 0x2c
   1be44:	ldr	r2, [fp, #-20]	; 0xffffffec
   1be48:	str	r1, [r2, #4]
   1be4c:	str	r0, [r2]
   1be50:	ldr	r0, [sp, #36]	; 0x24
   1be54:	str	r0, [fp, #-4]
   1be58:	b	1c2dc <ftello64@plt+0xae1c>
   1be5c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1be60:	ldr	r0, [r0]
   1be64:	ldrb	r0, [r0]
   1be68:	cmp	r0, #0
   1be6c:	beq	1c2c0 <ftello64@plt+0xae00>
   1be70:	movw	r0, #1024	; 0x400
   1be74:	str	r0, [sp, #24]
   1be78:	movw	r0, #1
   1be7c:	str	r0, [sp, #20]
   1be80:	ldr	r0, [fp, #8]
   1be84:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1be88:	ldr	r1, [r1]
   1be8c:	ldrb	r1, [r1]
   1be90:	bl	11394 <strchr@plt>
   1be94:	movw	r1, #0
   1be98:	cmp	r0, r1
   1be9c:	bne	1bec4 <ftello64@plt+0xaa04>
   1bea0:	ldr	r0, [sp, #40]	; 0x28
   1bea4:	ldr	r1, [sp, #44]	; 0x2c
   1bea8:	ldr	r2, [fp, #-20]	; 0xffffffec
   1beac:	str	r1, [r2, #4]
   1beb0:	str	r0, [r2]
   1beb4:	ldr	r0, [sp, #36]	; 0x24
   1beb8:	orr	r0, r0, #2
   1bebc:	str	r0, [fp, #-4]
   1bec0:	b	1c2dc <ftello64@plt+0xae1c>
   1bec4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1bec8:	ldr	r0, [r0]
   1becc:	ldrb	r0, [r0]
   1bed0:	sub	r0, r0, #69	; 0x45
   1bed4:	cmp	r0, #47	; 0x2f
   1bed8:	str	r0, [sp, #8]
   1bedc:	bhi	1c048 <ftello64@plt+0xab88>
   1bee0:	add	r0, pc, #8
   1bee4:	ldr	r1, [sp, #8]
   1bee8:	ldr	r0, [r0, r1, lsl #2]
   1beec:	mov	pc, r0
   1bef0:			; <UNDEFINED> instruction: 0x0001bfb0
   1bef4:	andeq	ip, r1, r8, asr #32
   1bef8:			; <UNDEFINED> instruction: 0x0001bfb0
   1befc:	andeq	ip, r1, r8, asr #32
   1bf00:	andeq	ip, r1, r8, asr #32
   1bf04:	andeq	ip, r1, r8, asr #32
   1bf08:			; <UNDEFINED> instruction: 0x0001bfb0
   1bf0c:	andeq	ip, r1, r8, asr #32
   1bf10:			; <UNDEFINED> instruction: 0x0001bfb0
   1bf14:	andeq	ip, r1, r8, asr #32
   1bf18:	andeq	ip, r1, r8, asr #32
   1bf1c:			; <UNDEFINED> instruction: 0x0001bfb0
   1bf20:	andeq	ip, r1, r8, asr #32
   1bf24:	andeq	ip, r1, r8, asr #32
   1bf28:	andeq	ip, r1, r8, asr #32
   1bf2c:			; <UNDEFINED> instruction: 0x0001bfb0
   1bf30:	andeq	ip, r1, r8, asr #32
   1bf34:	andeq	ip, r1, r8, asr #32
   1bf38:	andeq	ip, r1, r8, asr #32
   1bf3c:	andeq	ip, r1, r8, asr #32
   1bf40:			; <UNDEFINED> instruction: 0x0001bfb0
   1bf44:			; <UNDEFINED> instruction: 0x0001bfb0
   1bf48:	andeq	ip, r1, r8, asr #32
   1bf4c:	andeq	ip, r1, r8, asr #32
   1bf50:	andeq	ip, r1, r8, asr #32
   1bf54:	andeq	ip, r1, r8, asr #32
   1bf58:	andeq	ip, r1, r8, asr #32
   1bf5c:	andeq	ip, r1, r8, asr #32
   1bf60:	andeq	ip, r1, r8, asr #32
   1bf64:	andeq	ip, r1, r8, asr #32
   1bf68:	andeq	ip, r1, r8, asr #32
   1bf6c:	andeq	ip, r1, r8, asr #32
   1bf70:	andeq	ip, r1, r8, asr #32
   1bf74:	andeq	ip, r1, r8, asr #32
   1bf78:			; <UNDEFINED> instruction: 0x0001bfb0
   1bf7c:	andeq	ip, r1, r8, asr #32
   1bf80:	andeq	ip, r1, r8, asr #32
   1bf84:	andeq	ip, r1, r8, asr #32
   1bf88:			; <UNDEFINED> instruction: 0x0001bfb0
   1bf8c:	andeq	ip, r1, r8, asr #32
   1bf90:			; <UNDEFINED> instruction: 0x0001bfb0
   1bf94:	andeq	ip, r1, r8, asr #32
   1bf98:	andeq	ip, r1, r8, asr #32
   1bf9c:	andeq	ip, r1, r8, asr #32
   1bfa0:	andeq	ip, r1, r8, asr #32
   1bfa4:	andeq	ip, r1, r8, asr #32
   1bfa8:	andeq	ip, r1, r8, asr #32
   1bfac:			; <UNDEFINED> instruction: 0x0001bfb0
   1bfb0:	ldr	r0, [fp, #8]
   1bfb4:	movw	r1, #48	; 0x30
   1bfb8:	bl	11394 <strchr@plt>
   1bfbc:	movw	r1, #0
   1bfc0:	cmp	r0, r1
   1bfc4:	beq	1c044 <ftello64@plt+0xab84>
   1bfc8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1bfcc:	ldr	r0, [r0]
   1bfd0:	ldrb	r0, [r0, #1]
   1bfd4:	mov	r1, r0
   1bfd8:	cmp	r0, #66	; 0x42
   1bfdc:	str	r1, [sp, #4]
   1bfe0:	beq	1c02c <ftello64@plt+0xab6c>
   1bfe4:	b	1bfe8 <ftello64@plt+0xab28>
   1bfe8:	ldr	r0, [sp, #4]
   1bfec:	cmp	r0, #68	; 0x44
   1bff0:	beq	1c02c <ftello64@plt+0xab6c>
   1bff4:	b	1bff8 <ftello64@plt+0xab38>
   1bff8:	ldr	r0, [sp, #4]
   1bffc:	cmp	r0, #105	; 0x69
   1c000:	bne	1c040 <ftello64@plt+0xab80>
   1c004:	b	1c008 <ftello64@plt+0xab48>
   1c008:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1c00c:	ldr	r0, [r0]
   1c010:	ldrb	r0, [r0, #2]
   1c014:	cmp	r0, #66	; 0x42
   1c018:	bne	1c028 <ftello64@plt+0xab68>
   1c01c:	ldr	r0, [sp, #20]
   1c020:	add	r0, r0, #2
   1c024:	str	r0, [sp, #20]
   1c028:	b	1c040 <ftello64@plt+0xab80>
   1c02c:	movw	r0, #1000	; 0x3e8
   1c030:	str	r0, [sp, #24]
   1c034:	ldr	r0, [sp, #20]
   1c038:	add	r0, r0, #1
   1c03c:	str	r0, [sp, #20]
   1c040:	b	1c044 <ftello64@plt+0xab84>
   1c044:	b	1c048 <ftello64@plt+0xab88>
   1c048:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1c04c:	ldr	r0, [r0]
   1c050:	ldrb	r0, [r0]
   1c054:	sub	r0, r0, #66	; 0x42
   1c058:	cmp	r0, #53	; 0x35
   1c05c:	str	r0, [sp]
   1c060:	bhi	1c254 <ftello64@plt+0xad94>
   1c064:	add	r0, pc, #8
   1c068:	ldr	r1, [sp]
   1c06c:	ldr	r0, [r0, r1, lsl #2]
   1c070:	mov	pc, r0
   1c074:	andeq	ip, r1, r0, ror #2
   1c078:	andeq	ip, r1, r4, asr r2
   1c07c:	andeq	ip, r1, r4, asr r2
   1c080:	andeq	ip, r1, r0, lsl #3
   1c084:	andeq	ip, r1, r4, asr r2
   1c088:	muleq	r1, r8, r1
   1c08c:	andeq	ip, r1, r4, asr r2
   1c090:	andeq	ip, r1, r4, asr r2
   1c094:	andeq	ip, r1, r4, asr r2
   1c098:			; <UNDEFINED> instruction: 0x0001c1b0
   1c09c:	andeq	ip, r1, r4, asr r2
   1c0a0:	andeq	ip, r1, r8, asr #3
   1c0a4:	andeq	ip, r1, r4, asr r2
   1c0a8:	andeq	ip, r1, r4, asr r2
   1c0ac:	andeq	ip, r1, r0, ror #3
   1c0b0:	andeq	ip, r1, r4, asr r2
   1c0b4:	andeq	ip, r1, r4, asr r2
   1c0b8:	andeq	ip, r1, r4, asr r2
   1c0bc:	strdeq	ip, [r1], -r8
   1c0c0:	andeq	ip, r1, r4, asr r2
   1c0c4:	andeq	ip, r1, r4, asr r2
   1c0c8:	andeq	ip, r1, r4, asr r2
   1c0cc:	andeq	ip, r1, r4, asr r2
   1c0d0:	andeq	ip, r1, r4, lsr #4
   1c0d4:	andeq	ip, r1, ip, lsr r2
   1c0d8:	andeq	ip, r1, r4, asr r2
   1c0dc:	andeq	ip, r1, r4, asr r2
   1c0e0:	andeq	ip, r1, r4, asr r2
   1c0e4:	andeq	ip, r1, r4, asr r2
   1c0e8:	andeq	ip, r1, r4, asr r2
   1c0ec:	andeq	ip, r1, r4, asr r2
   1c0f0:	andeq	ip, r1, r4, asr r2
   1c0f4:	andeq	ip, r1, ip, asr #2
   1c0f8:	andeq	ip, r1, r4, ror r1
   1c0fc:	andeq	ip, r1, r4, asr r2
   1c100:	andeq	ip, r1, r4, asr r2
   1c104:	andeq	ip, r1, r4, asr r2
   1c108:	muleq	r1, r8, r1
   1c10c:	andeq	ip, r1, r4, asr r2
   1c110:	andeq	ip, r1, r4, asr r2
   1c114:	andeq	ip, r1, r4, asr r2
   1c118:			; <UNDEFINED> instruction: 0x0001c1b0
   1c11c:	andeq	ip, r1, r4, asr r2
   1c120:	andeq	ip, r1, r8, asr #3
   1c124:	andeq	ip, r1, r4, asr r2
   1c128:	andeq	ip, r1, r4, asr r2
   1c12c:	andeq	ip, r1, r4, asr r2
   1c130:	andeq	ip, r1, r4, asr r2
   1c134:	andeq	ip, r1, r4, asr r2
   1c138:	andeq	ip, r1, r4, asr r2
   1c13c:	strdeq	ip, [r1], -r8
   1c140:	andeq	ip, r1, r4, asr r2
   1c144:	andeq	ip, r1, r4, asr r2
   1c148:	andeq	ip, r1, r0, lsl r2
   1c14c:	add	r0, sp, #40	; 0x28
   1c150:	movw	r1, #512	; 0x200
   1c154:	bl	1c2e8 <ftello64@plt+0xae28>
   1c158:	str	r0, [sp, #16]
   1c15c:	b	1c278 <ftello64@plt+0xadb8>
   1c160:	add	r0, sp, #40	; 0x28
   1c164:	movw	r1, #1024	; 0x400
   1c168:	bl	1c2e8 <ftello64@plt+0xae28>
   1c16c:	str	r0, [sp, #16]
   1c170:	b	1c278 <ftello64@plt+0xadb8>
   1c174:	movw	r0, #0
   1c178:	str	r0, [sp, #16]
   1c17c:	b	1c278 <ftello64@plt+0xadb8>
   1c180:	ldr	r1, [sp, #24]
   1c184:	add	r0, sp, #40	; 0x28
   1c188:	movw	r2, #6
   1c18c:	bl	1db60 <ftello64@plt+0xc6a0>
   1c190:	str	r0, [sp, #16]
   1c194:	b	1c278 <ftello64@plt+0xadb8>
   1c198:	ldr	r1, [sp, #24]
   1c19c:	add	r0, sp, #40	; 0x28
   1c1a0:	movw	r2, #3
   1c1a4:	bl	1db60 <ftello64@plt+0xc6a0>
   1c1a8:	str	r0, [sp, #16]
   1c1ac:	b	1c278 <ftello64@plt+0xadb8>
   1c1b0:	ldr	r1, [sp, #24]
   1c1b4:	add	r0, sp, #40	; 0x28
   1c1b8:	movw	r2, #1
   1c1bc:	bl	1db60 <ftello64@plt+0xc6a0>
   1c1c0:	str	r0, [sp, #16]
   1c1c4:	b	1c278 <ftello64@plt+0xadb8>
   1c1c8:	ldr	r1, [sp, #24]
   1c1cc:	add	r0, sp, #40	; 0x28
   1c1d0:	movw	r2, #2
   1c1d4:	bl	1db60 <ftello64@plt+0xc6a0>
   1c1d8:	str	r0, [sp, #16]
   1c1dc:	b	1c278 <ftello64@plt+0xadb8>
   1c1e0:	ldr	r1, [sp, #24]
   1c1e4:	add	r0, sp, #40	; 0x28
   1c1e8:	movw	r2, #5
   1c1ec:	bl	1db60 <ftello64@plt+0xc6a0>
   1c1f0:	str	r0, [sp, #16]
   1c1f4:	b	1c278 <ftello64@plt+0xadb8>
   1c1f8:	ldr	r1, [sp, #24]
   1c1fc:	add	r0, sp, #40	; 0x28
   1c200:	movw	r2, #4
   1c204:	bl	1db60 <ftello64@plt+0xc6a0>
   1c208:	str	r0, [sp, #16]
   1c20c:	b	1c278 <ftello64@plt+0xadb8>
   1c210:	add	r0, sp, #40	; 0x28
   1c214:	movw	r1, #2
   1c218:	bl	1c2e8 <ftello64@plt+0xae28>
   1c21c:	str	r0, [sp, #16]
   1c220:	b	1c278 <ftello64@plt+0xadb8>
   1c224:	ldr	r1, [sp, #24]
   1c228:	add	r0, sp, #40	; 0x28
   1c22c:	movw	r2, #8
   1c230:	bl	1db60 <ftello64@plt+0xc6a0>
   1c234:	str	r0, [sp, #16]
   1c238:	b	1c278 <ftello64@plt+0xadb8>
   1c23c:	ldr	r1, [sp, #24]
   1c240:	add	r0, sp, #40	; 0x28
   1c244:	movw	r2, #7
   1c248:	bl	1db60 <ftello64@plt+0xc6a0>
   1c24c:	str	r0, [sp, #16]
   1c250:	b	1c278 <ftello64@plt+0xadb8>
   1c254:	ldr	r0, [sp, #40]	; 0x28
   1c258:	ldr	r1, [sp, #44]	; 0x2c
   1c25c:	ldr	r2, [fp, #-20]	; 0xffffffec
   1c260:	str	r1, [r2, #4]
   1c264:	str	r0, [r2]
   1c268:	ldr	r0, [sp, #36]	; 0x24
   1c26c:	orr	r0, r0, #2
   1c270:	str	r0, [fp, #-4]
   1c274:	b	1c2dc <ftello64@plt+0xae1c>
   1c278:	ldr	r0, [sp, #16]
   1c27c:	ldr	r1, [sp, #36]	; 0x24
   1c280:	orr	r0, r1, r0
   1c284:	str	r0, [sp, #36]	; 0x24
   1c288:	ldr	r0, [sp, #20]
   1c28c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1c290:	ldr	r2, [r1]
   1c294:	add	r0, r2, r0
   1c298:	str	r0, [r1]
   1c29c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1c2a0:	ldr	r0, [r0]
   1c2a4:	ldrsb	r0, [r0]
   1c2a8:	cmp	r0, #0
   1c2ac:	beq	1c2bc <ftello64@plt+0xadfc>
   1c2b0:	ldr	r0, [sp, #36]	; 0x24
   1c2b4:	orr	r0, r0, #2
   1c2b8:	str	r0, [sp, #36]	; 0x24
   1c2bc:	b	1c2c0 <ftello64@plt+0xae00>
   1c2c0:	ldr	r0, [sp, #40]	; 0x28
   1c2c4:	ldr	r1, [sp, #44]	; 0x2c
   1c2c8:	ldr	r2, [fp, #-20]	; 0xffffffec
   1c2cc:	str	r1, [r2, #4]
   1c2d0:	str	r0, [r2]
   1c2d4:	ldr	r0, [sp, #36]	; 0x24
   1c2d8:	str	r0, [fp, #-4]
   1c2dc:	ldr	r0, [fp, #-4]
   1c2e0:	mov	sp, fp
   1c2e4:	pop	{fp, pc}
   1c2e8:	push	{fp, lr}
   1c2ec:	mov	fp, sp
   1c2f0:	sub	sp, sp, #112	; 0x70
   1c2f4:	str	r0, [fp, #-8]
   1c2f8:	str	r1, [fp, #-12]
   1c2fc:	b	1c7ac <ftello64@plt+0xb2ec>
   1c300:	b	1c574 <ftello64@plt+0xb0b4>
   1c304:	ldr	r0, [fp, #-12]
   1c308:	cmp	r0, #0
   1c30c:	bge	1c464 <ftello64@plt+0xafa4>
   1c310:	mov	r0, #1
   1c314:	cmp	r0, #0
   1c318:	bne	1c3c0 <ftello64@plt+0xaf00>
   1c31c:	b	1c320 <ftello64@plt+0xae60>
   1c320:	b	1c324 <ftello64@plt+0xae64>
   1c324:	ldr	r0, [fp, #-8]
   1c328:	ldr	r1, [r0]
   1c32c:	ldr	r0, [r0, #4]
   1c330:	ldr	r2, [fp, #-12]
   1c334:	mov	r3, #127	; 0x7f
   1c338:	sdiv	r2, r3, r2
   1c33c:	subs	r1, r1, r2
   1c340:	sbcs	r0, r0, r2, asr #31
   1c344:	bcc	1c52c <ftello64@plt+0xb06c>
   1c348:	b	1c550 <ftello64@plt+0xb090>
   1c34c:	b	1c350 <ftello64@plt+0xae90>
   1c350:	ldr	r0, [pc, #4076]	; 1d344 <ftello64@plt+0xbe84>
   1c354:	ldr	r1, [fp, #-12]
   1c358:	cmp	r1, r0
   1c35c:	blt	1c374 <ftello64@plt+0xaeb4>
   1c360:	b	1c380 <ftello64@plt+0xaec0>
   1c364:	ldr	r0, [fp, #-12]
   1c368:	movw	r1, #0
   1c36c:	cmp	r1, r0
   1c370:	bge	1c380 <ftello64@plt+0xaec0>
   1c374:	movw	r0, #0
   1c378:	str	r0, [fp, #-28]	; 0xffffffe4
   1c37c:	b	1c398 <ftello64@plt+0xaed8>
   1c380:	ldr	r0, [fp, #-12]
   1c384:	movw	r1, #0
   1c388:	sub	r0, r1, r0
   1c38c:	movw	r1, #127	; 0x7f
   1c390:	sdiv	r0, r1, r0
   1c394:	str	r0, [fp, #-28]	; 0xffffffe4
   1c398:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1c39c:	ldr	r1, [fp, #-8]
   1c3a0:	ldr	r2, [r1]
   1c3a4:	ldr	r1, [r1, #4]
   1c3a8:	mvn	r1, r1
   1c3ac:	mvn	r2, r2
   1c3b0:	subs	r2, r2, r0
   1c3b4:	sbcs	r0, r1, r0, asr #31
   1c3b8:	bcs	1c52c <ftello64@plt+0xb06c>
   1c3bc:	b	1c550 <ftello64@plt+0xb090>
   1c3c0:	b	1c3c4 <ftello64@plt+0xaf04>
   1c3c4:	b	1c43c <ftello64@plt+0xaf7c>
   1c3c8:	b	1c43c <ftello64@plt+0xaf7c>
   1c3cc:	ldr	r0, [fp, #-12]
   1c3d0:	cmn	r0, #1
   1c3d4:	bne	1c43c <ftello64@plt+0xaf7c>
   1c3d8:	b	1c3fc <ftello64@plt+0xaf3c>
   1c3dc:	ldr	r0, [fp, #-8]
   1c3e0:	ldr	r1, [r0]
   1c3e4:	ldr	r0, [r0, #4]
   1c3e8:	eor	r1, r1, #128	; 0x80
   1c3ec:	orr	r0, r1, r0
   1c3f0:	cmp	r0, #0
   1c3f4:	bne	1c52c <ftello64@plt+0xb06c>
   1c3f8:	b	1c550 <ftello64@plt+0xb090>
   1c3fc:	ldr	r0, [fp, #-8]
   1c400:	ldr	r1, [r0]
   1c404:	ldr	r0, [r0, #4]
   1c408:	orr	r0, r1, r0
   1c40c:	cmp	r0, #0
   1c410:	beq	1c550 <ftello64@plt+0xb090>
   1c414:	b	1c418 <ftello64@plt+0xaf58>
   1c418:	ldr	r0, [fp, #-8]
   1c41c:	ldr	r1, [r0]
   1c420:	ldr	r0, [r0, #4]
   1c424:	subs	r1, r1, #1
   1c428:	sbc	r0, r0, #0
   1c42c:	rsbs	r1, r1, #127	; 0x7f
   1c430:	rscs	r0, r0, #0
   1c434:	bcc	1c52c <ftello64@plt+0xb06c>
   1c438:	b	1c550 <ftello64@plt+0xb090>
   1c43c:	ldr	r0, [fp, #-12]
   1c440:	mvn	r1, #127	; 0x7f
   1c444:	sdiv	r0, r1, r0
   1c448:	ldr	r1, [fp, #-8]
   1c44c:	ldr	r2, [r1]
   1c450:	ldr	r1, [r1, #4]
   1c454:	subs	r2, r0, r2
   1c458:	rscs	r0, r1, r0, asr #31
   1c45c:	bcc	1c52c <ftello64@plt+0xb06c>
   1c460:	b	1c550 <ftello64@plt+0xb090>
   1c464:	ldr	r0, [fp, #-12]
   1c468:	cmp	r0, #0
   1c46c:	bne	1c474 <ftello64@plt+0xafb4>
   1c470:	b	1c550 <ftello64@plt+0xb090>
   1c474:	mov	r0, #1
   1c478:	cmp	r0, #0
   1c47c:	bne	1c504 <ftello64@plt+0xb044>
   1c480:	b	1c484 <ftello64@plt+0xafc4>
   1c484:	ldr	r0, [fp, #-8]
   1c488:	ldr	r1, [r0]
   1c48c:	ldr	r0, [r0, #4]
   1c490:	and	r0, r1, r0
   1c494:	cmn	r0, #1
   1c498:	bne	1c4d8 <ftello64@plt+0xb018>
   1c49c:	b	1c4a0 <ftello64@plt+0xafe0>
   1c4a0:	b	1c4a4 <ftello64@plt+0xafe4>
   1c4a4:	ldr	r0, [fp, #-12]
   1c4a8:	mvn	r1, #127	; 0x7f
   1c4ac:	add	r0, r0, r1
   1c4b0:	movw	r1, #0
   1c4b4:	cmp	r1, r0
   1c4b8:	blt	1c52c <ftello64@plt+0xb06c>
   1c4bc:	b	1c550 <ftello64@plt+0xb090>
   1c4c0:	ldr	r0, [fp, #-12]
   1c4c4:	sub	r0, r0, #1
   1c4c8:	movw	r1, #127	; 0x7f
   1c4cc:	cmp	r1, r0
   1c4d0:	blt	1c52c <ftello64@plt+0xb06c>
   1c4d4:	b	1c550 <ftello64@plt+0xb090>
   1c4d8:	ldr	r0, [fp, #-8]
   1c4dc:	ldr	r2, [r0]
   1c4e0:	ldr	r3, [r0, #4]
   1c4e4:	mvn	r0, #127	; 0x7f
   1c4e8:	mvn	r1, #0
   1c4ec:	bl	223b4 <ftello64@plt+0x10ef4>
   1c4f0:	ldr	r2, [fp, #-12]
   1c4f4:	subs	r0, r0, r2
   1c4f8:	sbcs	r1, r1, r2, asr #31
   1c4fc:	bcc	1c52c <ftello64@plt+0xb06c>
   1c500:	b	1c550 <ftello64@plt+0xb090>
   1c504:	ldr	r0, [fp, #-12]
   1c508:	mov	r1, #127	; 0x7f
   1c50c:	sdiv	r0, r1, r0
   1c510:	ldr	r1, [fp, #-8]
   1c514:	ldr	r2, [r1]
   1c518:	ldr	r1, [r1, #4]
   1c51c:	subs	r2, r0, r2
   1c520:	rscs	r0, r1, r0, asr #31
   1c524:	bcs	1c550 <ftello64@plt+0xb090>
   1c528:	b	1c52c <ftello64@plt+0xb06c>
   1c52c:	ldr	r0, [fp, #-8]
   1c530:	ldr	r0, [r0]
   1c534:	ldr	r1, [fp, #-12]
   1c538:	mul	r0, r0, r1
   1c53c:	sxtb	r0, r0
   1c540:	asr	r1, r0, #31
   1c544:	str	r0, [fp, #-24]	; 0xffffffe8
   1c548:	str	r1, [fp, #-20]	; 0xffffffec
   1c54c:	b	1db14 <ftello64@plt+0xc654>
   1c550:	ldr	r0, [fp, #-8]
   1c554:	ldr	r0, [r0]
   1c558:	ldr	r1, [fp, #-12]
   1c55c:	mul	r0, r0, r1
   1c560:	sxtb	r0, r0
   1c564:	asr	r1, r0, #31
   1c568:	str	r0, [fp, #-24]	; 0xffffffe8
   1c56c:	str	r1, [fp, #-20]	; 0xffffffec
   1c570:	b	1db30 <ftello64@plt+0xc670>
   1c574:	ldr	r0, [fp, #-12]
   1c578:	cmp	r0, #0
   1c57c:	bge	1c6b0 <ftello64@plt+0xb1f0>
   1c580:	mov	r0, #1
   1c584:	cmp	r0, #0
   1c588:	bne	1c630 <ftello64@plt+0xb170>
   1c58c:	b	1c590 <ftello64@plt+0xb0d0>
   1c590:	b	1c594 <ftello64@plt+0xb0d4>
   1c594:	ldr	r0, [fp, #-8]
   1c598:	ldr	r1, [r0]
   1c59c:	ldr	r0, [r0, #4]
   1c5a0:	ldr	r2, [fp, #-12]
   1c5a4:	mov	r3, #255	; 0xff
   1c5a8:	sdiv	r2, r3, r2
   1c5ac:	subs	r1, r1, r2
   1c5b0:	sbcs	r0, r0, r2, asr #31
   1c5b4:	bcc	1c764 <ftello64@plt+0xb2a4>
   1c5b8:	b	1c788 <ftello64@plt+0xb2c8>
   1c5bc:	b	1c5c0 <ftello64@plt+0xb100>
   1c5c0:	ldr	r0, [pc, #3452]	; 1d344 <ftello64@plt+0xbe84>
   1c5c4:	ldr	r1, [fp, #-12]
   1c5c8:	cmp	r1, r0
   1c5cc:	blt	1c5e4 <ftello64@plt+0xb124>
   1c5d0:	b	1c5f0 <ftello64@plt+0xb130>
   1c5d4:	ldr	r0, [fp, #-12]
   1c5d8:	movw	r1, #0
   1c5dc:	cmp	r1, r0
   1c5e0:	bge	1c5f0 <ftello64@plt+0xb130>
   1c5e4:	movw	r0, #0
   1c5e8:	str	r0, [fp, #-32]	; 0xffffffe0
   1c5ec:	b	1c608 <ftello64@plt+0xb148>
   1c5f0:	ldr	r0, [fp, #-12]
   1c5f4:	movw	r1, #0
   1c5f8:	sub	r0, r1, r0
   1c5fc:	movw	r1, #255	; 0xff
   1c600:	sdiv	r0, r1, r0
   1c604:	str	r0, [fp, #-32]	; 0xffffffe0
   1c608:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1c60c:	ldr	r1, [fp, #-8]
   1c610:	ldr	r2, [r1]
   1c614:	ldr	r1, [r1, #4]
   1c618:	mvn	r1, r1
   1c61c:	mvn	r2, r2
   1c620:	subs	r2, r2, r0
   1c624:	sbcs	r0, r1, r0, asr #31
   1c628:	bcs	1c764 <ftello64@plt+0xb2a4>
   1c62c:	b	1c788 <ftello64@plt+0xb2c8>
   1c630:	b	1c634 <ftello64@plt+0xb174>
   1c634:	b	1c694 <ftello64@plt+0xb1d4>
   1c638:	b	1c694 <ftello64@plt+0xb1d4>
   1c63c:	ldr	r0, [fp, #-12]
   1c640:	cmn	r0, #1
   1c644:	bne	1c694 <ftello64@plt+0xb1d4>
   1c648:	b	1c668 <ftello64@plt+0xb1a8>
   1c64c:	ldr	r0, [fp, #-8]
   1c650:	ldr	r1, [r0]
   1c654:	ldr	r0, [r0, #4]
   1c658:	orr	r0, r1, r0
   1c65c:	cmp	r0, #0
   1c660:	bne	1c764 <ftello64@plt+0xb2a4>
   1c664:	b	1c788 <ftello64@plt+0xb2c8>
   1c668:	ldr	r0, [fp, #-8]
   1c66c:	ldr	r1, [r0]
   1c670:	ldr	r0, [r0, #4]
   1c674:	orr	r0, r1, r0
   1c678:	cmp	r0, #0
   1c67c:	beq	1c788 <ftello64@plt+0xb2c8>
   1c680:	b	1c684 <ftello64@plt+0xb1c4>
   1c684:	mov	r0, #0
   1c688:	cmp	r0, #0
   1c68c:	bne	1c764 <ftello64@plt+0xb2a4>
   1c690:	b	1c788 <ftello64@plt+0xb2c8>
   1c694:	ldr	r0, [fp, #-8]
   1c698:	ldr	r1, [r0]
   1c69c:	ldr	r0, [r0, #4]
   1c6a0:	orr	r0, r1, r0
   1c6a4:	cmp	r0, #0
   1c6a8:	bne	1c764 <ftello64@plt+0xb2a4>
   1c6ac:	b	1c788 <ftello64@plt+0xb2c8>
   1c6b0:	ldr	r0, [fp, #-12]
   1c6b4:	cmp	r0, #0
   1c6b8:	bne	1c6c0 <ftello64@plt+0xb200>
   1c6bc:	b	1c788 <ftello64@plt+0xb2c8>
   1c6c0:	mov	r0, #1
   1c6c4:	cmp	r0, #0
   1c6c8:	bne	1c73c <ftello64@plt+0xb27c>
   1c6cc:	b	1c6d0 <ftello64@plt+0xb210>
   1c6d0:	b	1c6d8 <ftello64@plt+0xb218>
   1c6d4:	b	1c6dc <ftello64@plt+0xb21c>
   1c6d8:	b	1c72c <ftello64@plt+0xb26c>
   1c6dc:	ldr	r0, [fp, #-8]
   1c6e0:	ldr	r1, [r0]
   1c6e4:	ldr	r0, [r0, #4]
   1c6e8:	and	r0, r1, r0
   1c6ec:	cmn	r0, #1
   1c6f0:	bne	1c72c <ftello64@plt+0xb26c>
   1c6f4:	b	1c6f8 <ftello64@plt+0xb238>
   1c6f8:	b	1c6fc <ftello64@plt+0xb23c>
   1c6fc:	ldr	r0, [fp, #-12]
   1c700:	add	r0, r0, #0
   1c704:	movw	r1, #0
   1c708:	cmp	r1, r0
   1c70c:	blt	1c764 <ftello64@plt+0xb2a4>
   1c710:	b	1c788 <ftello64@plt+0xb2c8>
   1c714:	ldr	r0, [fp, #-12]
   1c718:	sub	r0, r0, #1
   1c71c:	mvn	r1, #0
   1c720:	cmp	r1, r0
   1c724:	blt	1c764 <ftello64@plt+0xb2a4>
   1c728:	b	1c788 <ftello64@plt+0xb2c8>
   1c72c:	ldr	r0, [fp, #-12]
   1c730:	cmp	r0, #0
   1c734:	bne	1c764 <ftello64@plt+0xb2a4>
   1c738:	b	1c788 <ftello64@plt+0xb2c8>
   1c73c:	ldr	r0, [fp, #-12]
   1c740:	mov	r1, #255	; 0xff
   1c744:	sdiv	r0, r1, r0
   1c748:	ldr	r1, [fp, #-8]
   1c74c:	ldr	r2, [r1]
   1c750:	ldr	r1, [r1, #4]
   1c754:	subs	r2, r0, r2
   1c758:	rscs	r0, r1, r0, asr #31
   1c75c:	bcs	1c788 <ftello64@plt+0xb2c8>
   1c760:	b	1c764 <ftello64@plt+0xb2a4>
   1c764:	ldr	r0, [fp, #-8]
   1c768:	ldr	r0, [r0]
   1c76c:	ldr	r1, [fp, #-12]
   1c770:	mul	r0, r0, r1
   1c774:	uxtb	r0, r0
   1c778:	mov	r1, #0
   1c77c:	str	r1, [fp, #-20]	; 0xffffffec
   1c780:	str	r0, [fp, #-24]	; 0xffffffe8
   1c784:	b	1db14 <ftello64@plt+0xc654>
   1c788:	ldr	r0, [fp, #-8]
   1c78c:	ldr	r0, [r0]
   1c790:	ldr	r1, [fp, #-12]
   1c794:	mul	r0, r0, r1
   1c798:	uxtb	r0, r0
   1c79c:	mov	r1, #0
   1c7a0:	str	r1, [fp, #-20]	; 0xffffffec
   1c7a4:	str	r0, [fp, #-24]	; 0xffffffe8
   1c7a8:	b	1db30 <ftello64@plt+0xc670>
   1c7ac:	b	1cc6c <ftello64@plt+0xb7ac>
   1c7b0:	b	1ca34 <ftello64@plt+0xb574>
   1c7b4:	ldr	r0, [fp, #-12]
   1c7b8:	cmp	r0, #0
   1c7bc:	bge	1c920 <ftello64@plt+0xb460>
   1c7c0:	mov	r0, #1
   1c7c4:	cmp	r0, #0
   1c7c8:	bne	1c870 <ftello64@plt+0xb3b0>
   1c7cc:	b	1c7d0 <ftello64@plt+0xb310>
   1c7d0:	b	1c7d4 <ftello64@plt+0xb314>
   1c7d4:	ldr	r0, [fp, #-8]
   1c7d8:	ldr	r1, [r0]
   1c7dc:	ldr	r0, [r0, #4]
   1c7e0:	ldr	r2, [fp, #-12]
   1c7e4:	movw	r3, #32767	; 0x7fff
   1c7e8:	sdiv	r2, r3, r2
   1c7ec:	subs	r1, r1, r2
   1c7f0:	sbcs	r0, r0, r2, asr #31
   1c7f4:	bcc	1c9ec <ftello64@plt+0xb52c>
   1c7f8:	b	1ca10 <ftello64@plt+0xb550>
   1c7fc:	b	1c800 <ftello64@plt+0xb340>
   1c800:	ldr	r0, [pc, #2876]	; 1d344 <ftello64@plt+0xbe84>
   1c804:	ldr	r1, [fp, #-12]
   1c808:	cmp	r1, r0
   1c80c:	blt	1c824 <ftello64@plt+0xb364>
   1c810:	b	1c830 <ftello64@plt+0xb370>
   1c814:	ldr	r0, [fp, #-12]
   1c818:	movw	r1, #0
   1c81c:	cmp	r1, r0
   1c820:	bge	1c830 <ftello64@plt+0xb370>
   1c824:	movw	r0, #0
   1c828:	str	r0, [fp, #-36]	; 0xffffffdc
   1c82c:	b	1c848 <ftello64@plt+0xb388>
   1c830:	ldr	r0, [fp, #-12]
   1c834:	movw	r1, #0
   1c838:	sub	r0, r1, r0
   1c83c:	movw	r1, #32767	; 0x7fff
   1c840:	sdiv	r0, r1, r0
   1c844:	str	r0, [fp, #-36]	; 0xffffffdc
   1c848:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1c84c:	ldr	r1, [fp, #-8]
   1c850:	ldr	r2, [r1]
   1c854:	ldr	r1, [r1, #4]
   1c858:	mvn	r1, r1
   1c85c:	mvn	r2, r2
   1c860:	subs	r2, r2, r0
   1c864:	sbcs	r0, r1, r0, asr #31
   1c868:	bcs	1c9ec <ftello64@plt+0xb52c>
   1c86c:	b	1ca10 <ftello64@plt+0xb550>
   1c870:	b	1c874 <ftello64@plt+0xb3b4>
   1c874:	b	1c8f4 <ftello64@plt+0xb434>
   1c878:	b	1c8f4 <ftello64@plt+0xb434>
   1c87c:	ldr	r0, [fp, #-12]
   1c880:	cmn	r0, #1
   1c884:	bne	1c8f4 <ftello64@plt+0xb434>
   1c888:	b	1c8ac <ftello64@plt+0xb3ec>
   1c88c:	ldr	r0, [fp, #-8]
   1c890:	ldr	r1, [r0]
   1c894:	ldr	r0, [r0, #4]
   1c898:	eor	r1, r1, #32768	; 0x8000
   1c89c:	orr	r0, r1, r0
   1c8a0:	cmp	r0, #0
   1c8a4:	bne	1c9ec <ftello64@plt+0xb52c>
   1c8a8:	b	1ca10 <ftello64@plt+0xb550>
   1c8ac:	ldr	r0, [fp, #-8]
   1c8b0:	ldr	r1, [r0]
   1c8b4:	ldr	r0, [r0, #4]
   1c8b8:	orr	r0, r1, r0
   1c8bc:	cmp	r0, #0
   1c8c0:	beq	1ca10 <ftello64@plt+0xb550>
   1c8c4:	b	1c8c8 <ftello64@plt+0xb408>
   1c8c8:	ldr	r0, [fp, #-8]
   1c8cc:	ldr	r1, [r0]
   1c8d0:	ldr	r0, [r0, #4]
   1c8d4:	subs	r1, r1, #1
   1c8d8:	sbc	r0, r0, #0
   1c8dc:	lsr	r1, r1, #15
   1c8e0:	orr	r1, r1, r0, lsl #17
   1c8e4:	orr	r0, r1, r0, lsr #15
   1c8e8:	cmp	r0, #0
   1c8ec:	bne	1c9ec <ftello64@plt+0xb52c>
   1c8f0:	b	1ca10 <ftello64@plt+0xb550>
   1c8f4:	ldr	r0, [fp, #-12]
   1c8f8:	movw	r1, #32768	; 0x8000
   1c8fc:	movt	r1, #65535	; 0xffff
   1c900:	sdiv	r0, r1, r0
   1c904:	ldr	r1, [fp, #-8]
   1c908:	ldr	r2, [r1]
   1c90c:	ldr	r1, [r1, #4]
   1c910:	subs	r2, r0, r2
   1c914:	rscs	r0, r1, r0, asr #31
   1c918:	bcc	1c9ec <ftello64@plt+0xb52c>
   1c91c:	b	1ca10 <ftello64@plt+0xb550>
   1c920:	ldr	r0, [fp, #-12]
   1c924:	cmp	r0, #0
   1c928:	bne	1c930 <ftello64@plt+0xb470>
   1c92c:	b	1ca10 <ftello64@plt+0xb550>
   1c930:	mov	r0, #1
   1c934:	cmp	r0, #0
   1c938:	bne	1c9c4 <ftello64@plt+0xb504>
   1c93c:	b	1c940 <ftello64@plt+0xb480>
   1c940:	ldr	r0, [fp, #-8]
   1c944:	ldr	r1, [r0]
   1c948:	ldr	r0, [r0, #4]
   1c94c:	and	r0, r1, r0
   1c950:	cmn	r0, #1
   1c954:	bne	1c994 <ftello64@plt+0xb4d4>
   1c958:	b	1c95c <ftello64@plt+0xb49c>
   1c95c:	b	1c960 <ftello64@plt+0xb4a0>
   1c960:	ldr	r0, [pc, #4020]	; 1d91c <ftello64@plt+0xc45c>
   1c964:	ldr	r1, [fp, #-12]
   1c968:	add	r0, r1, r0
   1c96c:	movw	r1, #0
   1c970:	cmp	r1, r0
   1c974:	blt	1c9ec <ftello64@plt+0xb52c>
   1c978:	b	1ca10 <ftello64@plt+0xb550>
   1c97c:	ldr	r0, [fp, #-12]
   1c980:	sub	r0, r0, #1
   1c984:	movw	r1, #32767	; 0x7fff
   1c988:	cmp	r1, r0
   1c98c:	blt	1c9ec <ftello64@plt+0xb52c>
   1c990:	b	1ca10 <ftello64@plt+0xb550>
   1c994:	ldr	r0, [fp, #-8]
   1c998:	ldr	r2, [r0]
   1c99c:	ldr	r3, [r0, #4]
   1c9a0:	movw	r0, #32768	; 0x8000
   1c9a4:	movt	r0, #65535	; 0xffff
   1c9a8:	mvn	r1, #0
   1c9ac:	bl	223b4 <ftello64@plt+0x10ef4>
   1c9b0:	ldr	r2, [fp, #-12]
   1c9b4:	subs	r0, r0, r2
   1c9b8:	sbcs	r1, r1, r2, asr #31
   1c9bc:	bcc	1c9ec <ftello64@plt+0xb52c>
   1c9c0:	b	1ca10 <ftello64@plt+0xb550>
   1c9c4:	ldr	r0, [fp, #-12]
   1c9c8:	movw	r1, #32767	; 0x7fff
   1c9cc:	sdiv	r0, r1, r0
   1c9d0:	ldr	r1, [fp, #-8]
   1c9d4:	ldr	r2, [r1]
   1c9d8:	ldr	r1, [r1, #4]
   1c9dc:	subs	r2, r0, r2
   1c9e0:	rscs	r0, r1, r0, asr #31
   1c9e4:	bcs	1ca10 <ftello64@plt+0xb550>
   1c9e8:	b	1c9ec <ftello64@plt+0xb52c>
   1c9ec:	ldr	r0, [fp, #-8]
   1c9f0:	ldr	r0, [r0]
   1c9f4:	ldr	r1, [fp, #-12]
   1c9f8:	mul	r0, r0, r1
   1c9fc:	sxth	r0, r0
   1ca00:	asr	r1, r0, #31
   1ca04:	str	r0, [fp, #-24]	; 0xffffffe8
   1ca08:	str	r1, [fp, #-20]	; 0xffffffec
   1ca0c:	b	1db14 <ftello64@plt+0xc654>
   1ca10:	ldr	r0, [fp, #-8]
   1ca14:	ldr	r0, [r0]
   1ca18:	ldr	r1, [fp, #-12]
   1ca1c:	mul	r0, r0, r1
   1ca20:	sxth	r0, r0
   1ca24:	asr	r1, r0, #31
   1ca28:	str	r0, [fp, #-24]	; 0xffffffe8
   1ca2c:	str	r1, [fp, #-20]	; 0xffffffec
   1ca30:	b	1db30 <ftello64@plt+0xc670>
   1ca34:	ldr	r0, [fp, #-12]
   1ca38:	cmp	r0, #0
   1ca3c:	bge	1cb70 <ftello64@plt+0xb6b0>
   1ca40:	mov	r0, #1
   1ca44:	cmp	r0, #0
   1ca48:	bne	1caf0 <ftello64@plt+0xb630>
   1ca4c:	b	1ca50 <ftello64@plt+0xb590>
   1ca50:	b	1ca54 <ftello64@plt+0xb594>
   1ca54:	ldr	r0, [fp, #-8]
   1ca58:	ldr	r1, [r0]
   1ca5c:	ldr	r0, [r0, #4]
   1ca60:	ldr	r2, [fp, #-12]
   1ca64:	movw	r3, #65535	; 0xffff
   1ca68:	sdiv	r2, r3, r2
   1ca6c:	subs	r1, r1, r2
   1ca70:	sbcs	r0, r0, r2, asr #31
   1ca74:	bcc	1cc24 <ftello64@plt+0xb764>
   1ca78:	b	1cc48 <ftello64@plt+0xb788>
   1ca7c:	b	1ca80 <ftello64@plt+0xb5c0>
   1ca80:	ldr	r0, [pc, #2236]	; 1d344 <ftello64@plt+0xbe84>
   1ca84:	ldr	r1, [fp, #-12]
   1ca88:	cmp	r1, r0
   1ca8c:	blt	1caa4 <ftello64@plt+0xb5e4>
   1ca90:	b	1cab0 <ftello64@plt+0xb5f0>
   1ca94:	ldr	r0, [fp, #-12]
   1ca98:	movw	r1, #0
   1ca9c:	cmp	r1, r0
   1caa0:	bge	1cab0 <ftello64@plt+0xb5f0>
   1caa4:	movw	r0, #0
   1caa8:	str	r0, [fp, #-40]	; 0xffffffd8
   1caac:	b	1cac8 <ftello64@plt+0xb608>
   1cab0:	ldr	r0, [fp, #-12]
   1cab4:	movw	r1, #0
   1cab8:	sub	r0, r1, r0
   1cabc:	movw	r1, #65535	; 0xffff
   1cac0:	sdiv	r0, r1, r0
   1cac4:	str	r0, [fp, #-40]	; 0xffffffd8
   1cac8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1cacc:	ldr	r1, [fp, #-8]
   1cad0:	ldr	r2, [r1]
   1cad4:	ldr	r1, [r1, #4]
   1cad8:	mvn	r1, r1
   1cadc:	mvn	r2, r2
   1cae0:	subs	r2, r2, r0
   1cae4:	sbcs	r0, r1, r0, asr #31
   1cae8:	bcs	1cc24 <ftello64@plt+0xb764>
   1caec:	b	1cc48 <ftello64@plt+0xb788>
   1caf0:	b	1caf4 <ftello64@plt+0xb634>
   1caf4:	b	1cb54 <ftello64@plt+0xb694>
   1caf8:	b	1cb54 <ftello64@plt+0xb694>
   1cafc:	ldr	r0, [fp, #-12]
   1cb00:	cmn	r0, #1
   1cb04:	bne	1cb54 <ftello64@plt+0xb694>
   1cb08:	b	1cb28 <ftello64@plt+0xb668>
   1cb0c:	ldr	r0, [fp, #-8]
   1cb10:	ldr	r1, [r0]
   1cb14:	ldr	r0, [r0, #4]
   1cb18:	orr	r0, r1, r0
   1cb1c:	cmp	r0, #0
   1cb20:	bne	1cc24 <ftello64@plt+0xb764>
   1cb24:	b	1cc48 <ftello64@plt+0xb788>
   1cb28:	ldr	r0, [fp, #-8]
   1cb2c:	ldr	r1, [r0]
   1cb30:	ldr	r0, [r0, #4]
   1cb34:	orr	r0, r1, r0
   1cb38:	cmp	r0, #0
   1cb3c:	beq	1cc48 <ftello64@plt+0xb788>
   1cb40:	b	1cb44 <ftello64@plt+0xb684>
   1cb44:	mov	r0, #0
   1cb48:	cmp	r0, #0
   1cb4c:	bne	1cc24 <ftello64@plt+0xb764>
   1cb50:	b	1cc48 <ftello64@plt+0xb788>
   1cb54:	ldr	r0, [fp, #-8]
   1cb58:	ldr	r1, [r0]
   1cb5c:	ldr	r0, [r0, #4]
   1cb60:	orr	r0, r1, r0
   1cb64:	cmp	r0, #0
   1cb68:	bne	1cc24 <ftello64@plt+0xb764>
   1cb6c:	b	1cc48 <ftello64@plt+0xb788>
   1cb70:	ldr	r0, [fp, #-12]
   1cb74:	cmp	r0, #0
   1cb78:	bne	1cb80 <ftello64@plt+0xb6c0>
   1cb7c:	b	1cc48 <ftello64@plt+0xb788>
   1cb80:	mov	r0, #1
   1cb84:	cmp	r0, #0
   1cb88:	bne	1cbfc <ftello64@plt+0xb73c>
   1cb8c:	b	1cb90 <ftello64@plt+0xb6d0>
   1cb90:	b	1cb98 <ftello64@plt+0xb6d8>
   1cb94:	b	1cb9c <ftello64@plt+0xb6dc>
   1cb98:	b	1cbec <ftello64@plt+0xb72c>
   1cb9c:	ldr	r0, [fp, #-8]
   1cba0:	ldr	r1, [r0]
   1cba4:	ldr	r0, [r0, #4]
   1cba8:	and	r0, r1, r0
   1cbac:	cmn	r0, #1
   1cbb0:	bne	1cbec <ftello64@plt+0xb72c>
   1cbb4:	b	1cbb8 <ftello64@plt+0xb6f8>
   1cbb8:	b	1cbbc <ftello64@plt+0xb6fc>
   1cbbc:	ldr	r0, [fp, #-12]
   1cbc0:	add	r0, r0, #0
   1cbc4:	movw	r1, #0
   1cbc8:	cmp	r1, r0
   1cbcc:	blt	1cc24 <ftello64@plt+0xb764>
   1cbd0:	b	1cc48 <ftello64@plt+0xb788>
   1cbd4:	ldr	r0, [fp, #-12]
   1cbd8:	sub	r0, r0, #1
   1cbdc:	mvn	r1, #0
   1cbe0:	cmp	r1, r0
   1cbe4:	blt	1cc24 <ftello64@plt+0xb764>
   1cbe8:	b	1cc48 <ftello64@plt+0xb788>
   1cbec:	ldr	r0, [fp, #-12]
   1cbf0:	cmp	r0, #0
   1cbf4:	bne	1cc24 <ftello64@plt+0xb764>
   1cbf8:	b	1cc48 <ftello64@plt+0xb788>
   1cbfc:	ldr	r0, [fp, #-12]
   1cc00:	movw	r1, #65535	; 0xffff
   1cc04:	sdiv	r0, r1, r0
   1cc08:	ldr	r1, [fp, #-8]
   1cc0c:	ldr	r2, [r1]
   1cc10:	ldr	r1, [r1, #4]
   1cc14:	subs	r2, r0, r2
   1cc18:	rscs	r0, r1, r0, asr #31
   1cc1c:	bcs	1cc48 <ftello64@plt+0xb788>
   1cc20:	b	1cc24 <ftello64@plt+0xb764>
   1cc24:	ldr	r0, [fp, #-8]
   1cc28:	ldr	r0, [r0]
   1cc2c:	ldr	r1, [fp, #-12]
   1cc30:	mul	r0, r0, r1
   1cc34:	uxth	r0, r0
   1cc38:	mov	r1, #0
   1cc3c:	str	r1, [fp, #-20]	; 0xffffffec
   1cc40:	str	r0, [fp, #-24]	; 0xffffffe8
   1cc44:	b	1db14 <ftello64@plt+0xc654>
   1cc48:	ldr	r0, [fp, #-8]
   1cc4c:	ldr	r0, [r0]
   1cc50:	ldr	r1, [fp, #-12]
   1cc54:	mul	r0, r0, r1
   1cc58:	uxth	r0, r0
   1cc5c:	mov	r1, #0
   1cc60:	str	r1, [fp, #-20]	; 0xffffffec
   1cc64:	str	r0, [fp, #-24]	; 0xffffffe8
   1cc68:	b	1db30 <ftello64@plt+0xc670>
   1cc6c:	b	1d100 <ftello64@plt+0xbc40>
   1cc70:	b	1ced0 <ftello64@plt+0xba10>
   1cc74:	ldr	r0, [fp, #-12]
   1cc78:	cmp	r0, #0
   1cc7c:	bge	1cdcc <ftello64@plt+0xb90c>
   1cc80:	mov	r0, #1
   1cc84:	cmp	r0, #0
   1cc88:	bne	1cd30 <ftello64@plt+0xb870>
   1cc8c:	b	1cc90 <ftello64@plt+0xb7d0>
   1cc90:	b	1cc94 <ftello64@plt+0xb7d4>
   1cc94:	ldr	r0, [fp, #-8]
   1cc98:	ldr	r1, [r0]
   1cc9c:	ldr	r0, [r0, #4]
   1cca0:	ldr	r2, [fp, #-12]
   1cca4:	mvn	r3, #-2147483648	; 0x80000000
   1cca8:	sdiv	r2, r3, r2
   1ccac:	subs	r1, r1, r2
   1ccb0:	sbcs	r0, r0, r2, asr #31
   1ccb4:	bcc	1ce90 <ftello64@plt+0xb9d0>
   1ccb8:	b	1ceb0 <ftello64@plt+0xb9f0>
   1ccbc:	b	1ccc0 <ftello64@plt+0xb800>
   1ccc0:	ldr	r0, [pc, #3728]	; 1db58 <ftello64@plt+0xc698>
   1ccc4:	ldr	r1, [fp, #-12]
   1ccc8:	cmp	r1, r0
   1cccc:	blt	1cce4 <ftello64@plt+0xb824>
   1ccd0:	b	1ccf0 <ftello64@plt+0xb830>
   1ccd4:	ldr	r0, [fp, #-12]
   1ccd8:	movw	r1, #0
   1ccdc:	cmp	r1, r0
   1cce0:	bge	1ccf0 <ftello64@plt+0xb830>
   1cce4:	movw	r0, #0
   1cce8:	str	r0, [fp, #-44]	; 0xffffffd4
   1ccec:	b	1cd08 <ftello64@plt+0xb848>
   1ccf0:	ldr	r0, [pc, #3684]	; 1db5c <ftello64@plt+0xc69c>
   1ccf4:	ldr	r1, [fp, #-12]
   1ccf8:	movw	r2, #0
   1ccfc:	sub	r1, r2, r1
   1cd00:	sdiv	r0, r0, r1
   1cd04:	str	r0, [fp, #-44]	; 0xffffffd4
   1cd08:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1cd0c:	ldr	r1, [fp, #-8]
   1cd10:	ldr	r2, [r1]
   1cd14:	ldr	r1, [r1, #4]
   1cd18:	mvn	r1, r1
   1cd1c:	mvn	r2, r2
   1cd20:	subs	r2, r2, r0
   1cd24:	sbcs	r0, r1, r0, asr #31
   1cd28:	bcs	1ce90 <ftello64@plt+0xb9d0>
   1cd2c:	b	1ceb0 <ftello64@plt+0xb9f0>
   1cd30:	ldr	r0, [fp, #-12]
   1cd34:	cmn	r0, #1
   1cd38:	bne	1cda4 <ftello64@plt+0xb8e4>
   1cd3c:	b	1cd60 <ftello64@plt+0xb8a0>
   1cd40:	ldr	r0, [fp, #-8]
   1cd44:	ldr	r1, [r0]
   1cd48:	ldr	r0, [r0, #4]
   1cd4c:	eor	r1, r1, #-2147483648	; 0x80000000
   1cd50:	orr	r0, r1, r0
   1cd54:	cmp	r0, #0
   1cd58:	bne	1ce90 <ftello64@plt+0xb9d0>
   1cd5c:	b	1ceb0 <ftello64@plt+0xb9f0>
   1cd60:	ldr	r0, [fp, #-8]
   1cd64:	ldr	r1, [r0]
   1cd68:	ldr	r0, [r0, #4]
   1cd6c:	orr	r0, r1, r0
   1cd70:	cmp	r0, #0
   1cd74:	beq	1ceb0 <ftello64@plt+0xb9f0>
   1cd78:	b	1cd7c <ftello64@plt+0xb8bc>
   1cd7c:	ldr	r0, [fp, #-8]
   1cd80:	ldr	r1, [r0]
   1cd84:	ldr	r0, [r0, #4]
   1cd88:	subs	r1, r1, #1
   1cd8c:	sbc	r0, r0, #0
   1cd90:	mvn	r2, #-2147483648	; 0x80000000
   1cd94:	subs	r1, r2, r1
   1cd98:	rscs	r0, r0, #0
   1cd9c:	bcc	1ce90 <ftello64@plt+0xb9d0>
   1cda0:	b	1ceb0 <ftello64@plt+0xb9f0>
   1cda4:	ldr	r0, [fp, #-12]
   1cda8:	mov	r1, #-2147483648	; 0x80000000
   1cdac:	sdiv	r0, r1, r0
   1cdb0:	ldr	r1, [fp, #-8]
   1cdb4:	ldr	r2, [r1]
   1cdb8:	ldr	r1, [r1, #4]
   1cdbc:	subs	r2, r0, r2
   1cdc0:	rscs	r0, r1, r0, asr #31
   1cdc4:	bcc	1ce90 <ftello64@plt+0xb9d0>
   1cdc8:	b	1ceb0 <ftello64@plt+0xb9f0>
   1cdcc:	ldr	r0, [fp, #-12]
   1cdd0:	cmp	r0, #0
   1cdd4:	bne	1cddc <ftello64@plt+0xb91c>
   1cdd8:	b	1ceb0 <ftello64@plt+0xb9f0>
   1cddc:	mov	r0, #1
   1cde0:	cmp	r0, #0
   1cde4:	bne	1ce68 <ftello64@plt+0xb9a8>
   1cde8:	b	1cdec <ftello64@plt+0xb92c>
   1cdec:	ldr	r0, [fp, #-8]
   1cdf0:	ldr	r1, [r0]
   1cdf4:	ldr	r0, [r0, #4]
   1cdf8:	and	r0, r1, r0
   1cdfc:	cmn	r0, #1
   1ce00:	bne	1ce3c <ftello64@plt+0xb97c>
   1ce04:	b	1ce08 <ftello64@plt+0xb948>
   1ce08:	b	1ce0c <ftello64@plt+0xb94c>
   1ce0c:	ldr	r0, [fp, #-12]
   1ce10:	add	r0, r0, #-2147483648	; 0x80000000
   1ce14:	movw	r1, #0
   1ce18:	cmp	r1, r0
   1ce1c:	blt	1ce90 <ftello64@plt+0xb9d0>
   1ce20:	b	1ceb0 <ftello64@plt+0xb9f0>
   1ce24:	ldr	r0, [pc, #3376]	; 1db5c <ftello64@plt+0xc69c>
   1ce28:	ldr	r1, [fp, #-12]
   1ce2c:	sub	r1, r1, #1
   1ce30:	cmp	r0, r1
   1ce34:	blt	1ce90 <ftello64@plt+0xb9d0>
   1ce38:	b	1ceb0 <ftello64@plt+0xb9f0>
   1ce3c:	ldr	r0, [fp, #-8]
   1ce40:	ldr	r2, [r0]
   1ce44:	ldr	r3, [r0, #4]
   1ce48:	mov	r0, #-2147483648	; 0x80000000
   1ce4c:	mvn	r1, #0
   1ce50:	bl	223b4 <ftello64@plt+0x10ef4>
   1ce54:	ldr	r2, [fp, #-12]
   1ce58:	subs	r0, r0, r2
   1ce5c:	sbcs	r1, r1, r2, asr #31
   1ce60:	bcc	1ce90 <ftello64@plt+0xb9d0>
   1ce64:	b	1ceb0 <ftello64@plt+0xb9f0>
   1ce68:	ldr	r0, [fp, #-12]
   1ce6c:	mvn	r1, #-2147483648	; 0x80000000
   1ce70:	sdiv	r0, r1, r0
   1ce74:	ldr	r1, [fp, #-8]
   1ce78:	ldr	r2, [r1]
   1ce7c:	ldr	r1, [r1, #4]
   1ce80:	subs	r2, r0, r2
   1ce84:	rscs	r0, r1, r0, asr #31
   1ce88:	bcs	1ceb0 <ftello64@plt+0xb9f0>
   1ce8c:	b	1ce90 <ftello64@plt+0xb9d0>
   1ce90:	ldr	r0, [fp, #-8]
   1ce94:	ldr	r0, [r0]
   1ce98:	ldr	r1, [fp, #-12]
   1ce9c:	mul	r0, r0, r1
   1cea0:	asr	r1, r0, #31
   1cea4:	str	r0, [fp, #-24]	; 0xffffffe8
   1cea8:	str	r1, [fp, #-20]	; 0xffffffec
   1ceac:	b	1db14 <ftello64@plt+0xc654>
   1ceb0:	ldr	r0, [fp, #-8]
   1ceb4:	ldr	r0, [r0]
   1ceb8:	ldr	r1, [fp, #-12]
   1cebc:	mul	r0, r0, r1
   1cec0:	asr	r1, r0, #31
   1cec4:	str	r0, [fp, #-24]	; 0xffffffe8
   1cec8:	str	r1, [fp, #-20]	; 0xffffffec
   1cecc:	b	1db30 <ftello64@plt+0xc670>
   1ced0:	ldr	r0, [fp, #-12]
   1ced4:	cmp	r0, #0
   1ced8:	bge	1d00c <ftello64@plt+0xbb4c>
   1cedc:	mov	r0, #1
   1cee0:	cmp	r0, #0
   1cee4:	bne	1cf8c <ftello64@plt+0xbacc>
   1cee8:	b	1ceec <ftello64@plt+0xba2c>
   1ceec:	b	1cf18 <ftello64@plt+0xba58>
   1cef0:	ldr	r0, [fp, #-8]
   1cef4:	ldr	r1, [r0]
   1cef8:	ldr	r0, [r0, #4]
   1cefc:	ldr	r2, [fp, #-12]
   1cf00:	mvn	r3, #0
   1cf04:	udiv	r2, r3, r2
   1cf08:	subs	r1, r1, r2
   1cf0c:	sbcs	r0, r0, #0
   1cf10:	bcc	1d0c0 <ftello64@plt+0xbc00>
   1cf14:	b	1d0e0 <ftello64@plt+0xbc20>
   1cf18:	b	1cf1c <ftello64@plt+0xba5c>
   1cf1c:	ldr	r0, [pc, #3124]	; 1db58 <ftello64@plt+0xc698>
   1cf20:	ldr	r1, [fp, #-12]
   1cf24:	cmp	r1, r0
   1cf28:	blt	1cf40 <ftello64@plt+0xba80>
   1cf2c:	b	1cf4c <ftello64@plt+0xba8c>
   1cf30:	ldr	r0, [fp, #-12]
   1cf34:	movw	r1, #0
   1cf38:	cmp	r1, r0
   1cf3c:	bge	1cf4c <ftello64@plt+0xba8c>
   1cf40:	movw	r0, #1
   1cf44:	str	r0, [fp, #-48]	; 0xffffffd0
   1cf48:	b	1cf64 <ftello64@plt+0xbaa4>
   1cf4c:	ldr	r0, [fp, #-12]
   1cf50:	movw	r1, #0
   1cf54:	sub	r0, r1, r0
   1cf58:	mvn	r1, #0
   1cf5c:	udiv	r0, r1, r0
   1cf60:	str	r0, [fp, #-48]	; 0xffffffd0
   1cf64:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1cf68:	ldr	r1, [fp, #-8]
   1cf6c:	ldr	r2, [r1]
   1cf70:	ldr	r1, [r1, #4]
   1cf74:	mvn	r1, r1
   1cf78:	mvn	r2, r2
   1cf7c:	subs	r0, r2, r0
   1cf80:	sbcs	r1, r1, #0
   1cf84:	bcs	1d0c0 <ftello64@plt+0xbc00>
   1cf88:	b	1d0e0 <ftello64@plt+0xbc20>
   1cf8c:	b	1cf90 <ftello64@plt+0xbad0>
   1cf90:	b	1cff0 <ftello64@plt+0xbb30>
   1cf94:	b	1cff0 <ftello64@plt+0xbb30>
   1cf98:	ldr	r0, [fp, #-12]
   1cf9c:	cmn	r0, #1
   1cfa0:	bne	1cff0 <ftello64@plt+0xbb30>
   1cfa4:	b	1cfc4 <ftello64@plt+0xbb04>
   1cfa8:	ldr	r0, [fp, #-8]
   1cfac:	ldr	r1, [r0]
   1cfb0:	ldr	r0, [r0, #4]
   1cfb4:	orr	r0, r1, r0
   1cfb8:	cmp	r0, #0
   1cfbc:	bne	1d0c0 <ftello64@plt+0xbc00>
   1cfc0:	b	1d0e0 <ftello64@plt+0xbc20>
   1cfc4:	ldr	r0, [fp, #-8]
   1cfc8:	ldr	r1, [r0]
   1cfcc:	ldr	r0, [r0, #4]
   1cfd0:	orr	r0, r1, r0
   1cfd4:	cmp	r0, #0
   1cfd8:	beq	1d0e0 <ftello64@plt+0xbc20>
   1cfdc:	b	1cfe0 <ftello64@plt+0xbb20>
   1cfe0:	mov	r0, #0
   1cfe4:	cmp	r0, #0
   1cfe8:	bne	1d0c0 <ftello64@plt+0xbc00>
   1cfec:	b	1d0e0 <ftello64@plt+0xbc20>
   1cff0:	ldr	r0, [fp, #-8]
   1cff4:	ldr	r1, [r0]
   1cff8:	ldr	r0, [r0, #4]
   1cffc:	orr	r0, r1, r0
   1d000:	cmp	r0, #0
   1d004:	bne	1d0c0 <ftello64@plt+0xbc00>
   1d008:	b	1d0e0 <ftello64@plt+0xbc20>
   1d00c:	ldr	r0, [fp, #-12]
   1d010:	cmp	r0, #0
   1d014:	bne	1d01c <ftello64@plt+0xbb5c>
   1d018:	b	1d0e0 <ftello64@plt+0xbc20>
   1d01c:	mov	r0, #1
   1d020:	cmp	r0, #0
   1d024:	bne	1d098 <ftello64@plt+0xbbd8>
   1d028:	b	1d02c <ftello64@plt+0xbb6c>
   1d02c:	b	1d034 <ftello64@plt+0xbb74>
   1d030:	b	1d038 <ftello64@plt+0xbb78>
   1d034:	b	1d088 <ftello64@plt+0xbbc8>
   1d038:	ldr	r0, [fp, #-8]
   1d03c:	ldr	r1, [r0]
   1d040:	ldr	r0, [r0, #4]
   1d044:	and	r0, r1, r0
   1d048:	cmn	r0, #1
   1d04c:	bne	1d088 <ftello64@plt+0xbbc8>
   1d050:	b	1d054 <ftello64@plt+0xbb94>
   1d054:	b	1d058 <ftello64@plt+0xbb98>
   1d058:	ldr	r0, [fp, #-12]
   1d05c:	add	r0, r0, #0
   1d060:	movw	r1, #0
   1d064:	cmp	r1, r0
   1d068:	blt	1d0c0 <ftello64@plt+0xbc00>
   1d06c:	b	1d0e0 <ftello64@plt+0xbc20>
   1d070:	ldr	r0, [fp, #-12]
   1d074:	sub	r0, r0, #1
   1d078:	mvn	r1, #0
   1d07c:	cmp	r1, r0
   1d080:	blt	1d0c0 <ftello64@plt+0xbc00>
   1d084:	b	1d0e0 <ftello64@plt+0xbc20>
   1d088:	ldr	r0, [fp, #-12]
   1d08c:	cmp	r0, #0
   1d090:	bne	1d0c0 <ftello64@plt+0xbc00>
   1d094:	b	1d0e0 <ftello64@plt+0xbc20>
   1d098:	ldr	r0, [fp, #-12]
   1d09c:	mvn	r1, #0
   1d0a0:	udiv	r0, r1, r0
   1d0a4:	ldr	r1, [fp, #-8]
   1d0a8:	ldr	r2, [r1]
   1d0ac:	ldr	r1, [r1, #4]
   1d0b0:	subs	r0, r0, r2
   1d0b4:	rscs	r1, r1, #0
   1d0b8:	bcs	1d0e0 <ftello64@plt+0xbc20>
   1d0bc:	b	1d0c0 <ftello64@plt+0xbc00>
   1d0c0:	ldr	r0, [fp, #-8]
   1d0c4:	ldr	r0, [r0]
   1d0c8:	ldr	r1, [fp, #-12]
   1d0cc:	mul	r0, r0, r1
   1d0d0:	mov	r1, #0
   1d0d4:	str	r1, [fp, #-20]	; 0xffffffec
   1d0d8:	str	r0, [fp, #-24]	; 0xffffffe8
   1d0dc:	b	1db14 <ftello64@plt+0xc654>
   1d0e0:	ldr	r0, [fp, #-8]
   1d0e4:	ldr	r0, [r0]
   1d0e8:	ldr	r1, [fp, #-12]
   1d0ec:	mul	r0, r0, r1
   1d0f0:	mov	r1, #0
   1d0f4:	str	r1, [fp, #-20]	; 0xffffffec
   1d0f8:	str	r0, [fp, #-24]	; 0xffffffe8
   1d0fc:	b	1db30 <ftello64@plt+0xc670>
   1d100:	b	1d598 <ftello64@plt+0xc0d8>
   1d104:	b	1d368 <ftello64@plt+0xbea8>
   1d108:	ldr	r0, [fp, #-12]
   1d10c:	cmp	r0, #0
   1d110:	bge	1d260 <ftello64@plt+0xbda0>
   1d114:	mov	r0, #1
   1d118:	cmp	r0, #0
   1d11c:	bne	1d1c4 <ftello64@plt+0xbd04>
   1d120:	b	1d124 <ftello64@plt+0xbc64>
   1d124:	b	1d128 <ftello64@plt+0xbc68>
   1d128:	ldr	r0, [fp, #-8]
   1d12c:	ldr	r1, [r0]
   1d130:	ldr	r0, [r0, #4]
   1d134:	ldr	r2, [fp, #-12]
   1d138:	mvn	r3, #-2147483648	; 0x80000000
   1d13c:	sdiv	r2, r3, r2
   1d140:	subs	r1, r1, r2
   1d144:	sbcs	r0, r0, r2, asr #31
   1d148:	bcc	1d324 <ftello64@plt+0xbe64>
   1d14c:	b	1d348 <ftello64@plt+0xbe88>
   1d150:	b	1d154 <ftello64@plt+0xbc94>
   1d154:	ldr	r0, [pc, #2556]	; 1db58 <ftello64@plt+0xc698>
   1d158:	ldr	r1, [fp, #-12]
   1d15c:	cmp	r1, r0
   1d160:	blt	1d178 <ftello64@plt+0xbcb8>
   1d164:	b	1d184 <ftello64@plt+0xbcc4>
   1d168:	ldr	r0, [fp, #-12]
   1d16c:	movw	r1, #0
   1d170:	cmp	r1, r0
   1d174:	bge	1d184 <ftello64@plt+0xbcc4>
   1d178:	movw	r0, #0
   1d17c:	str	r0, [fp, #-52]	; 0xffffffcc
   1d180:	b	1d19c <ftello64@plt+0xbcdc>
   1d184:	ldr	r0, [pc, #2512]	; 1db5c <ftello64@plt+0xc69c>
   1d188:	ldr	r1, [fp, #-12]
   1d18c:	movw	r2, #0
   1d190:	sub	r1, r2, r1
   1d194:	sdiv	r0, r0, r1
   1d198:	str	r0, [fp, #-52]	; 0xffffffcc
   1d19c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1d1a0:	ldr	r1, [fp, #-8]
   1d1a4:	ldr	r2, [r1]
   1d1a8:	ldr	r1, [r1, #4]
   1d1ac:	mvn	r1, r1
   1d1b0:	mvn	r2, r2
   1d1b4:	subs	r2, r2, r0
   1d1b8:	sbcs	r0, r1, r0, asr #31
   1d1bc:	bcs	1d324 <ftello64@plt+0xbe64>
   1d1c0:	b	1d348 <ftello64@plt+0xbe88>
   1d1c4:	ldr	r0, [fp, #-12]
   1d1c8:	cmn	r0, #1
   1d1cc:	bne	1d238 <ftello64@plt+0xbd78>
   1d1d0:	b	1d1f4 <ftello64@plt+0xbd34>
   1d1d4:	ldr	r0, [fp, #-8]
   1d1d8:	ldr	r1, [r0]
   1d1dc:	ldr	r0, [r0, #4]
   1d1e0:	eor	r1, r1, #-2147483648	; 0x80000000
   1d1e4:	orr	r0, r1, r0
   1d1e8:	cmp	r0, #0
   1d1ec:	bne	1d324 <ftello64@plt+0xbe64>
   1d1f0:	b	1d348 <ftello64@plt+0xbe88>
   1d1f4:	ldr	r0, [fp, #-8]
   1d1f8:	ldr	r1, [r0]
   1d1fc:	ldr	r0, [r0, #4]
   1d200:	orr	r0, r1, r0
   1d204:	cmp	r0, #0
   1d208:	beq	1d348 <ftello64@plt+0xbe88>
   1d20c:	b	1d210 <ftello64@plt+0xbd50>
   1d210:	ldr	r0, [fp, #-8]
   1d214:	ldr	r1, [r0]
   1d218:	ldr	r0, [r0, #4]
   1d21c:	subs	r1, r1, #1
   1d220:	sbc	r0, r0, #0
   1d224:	mvn	r2, #-2147483648	; 0x80000000
   1d228:	subs	r1, r2, r1
   1d22c:	rscs	r0, r0, #0
   1d230:	bcc	1d324 <ftello64@plt+0xbe64>
   1d234:	b	1d348 <ftello64@plt+0xbe88>
   1d238:	ldr	r0, [fp, #-12]
   1d23c:	mov	r1, #-2147483648	; 0x80000000
   1d240:	sdiv	r0, r1, r0
   1d244:	ldr	r1, [fp, #-8]
   1d248:	ldr	r2, [r1]
   1d24c:	ldr	r1, [r1, #4]
   1d250:	subs	r2, r0, r2
   1d254:	rscs	r0, r1, r0, asr #31
   1d258:	bcc	1d324 <ftello64@plt+0xbe64>
   1d25c:	b	1d348 <ftello64@plt+0xbe88>
   1d260:	ldr	r0, [fp, #-12]
   1d264:	cmp	r0, #0
   1d268:	bne	1d270 <ftello64@plt+0xbdb0>
   1d26c:	b	1d348 <ftello64@plt+0xbe88>
   1d270:	mov	r0, #1
   1d274:	cmp	r0, #0
   1d278:	bne	1d2fc <ftello64@plt+0xbe3c>
   1d27c:	b	1d280 <ftello64@plt+0xbdc0>
   1d280:	ldr	r0, [fp, #-8]
   1d284:	ldr	r1, [r0]
   1d288:	ldr	r0, [r0, #4]
   1d28c:	and	r0, r1, r0
   1d290:	cmn	r0, #1
   1d294:	bne	1d2d0 <ftello64@plt+0xbe10>
   1d298:	b	1d29c <ftello64@plt+0xbddc>
   1d29c:	b	1d2a0 <ftello64@plt+0xbde0>
   1d2a0:	ldr	r0, [fp, #-12]
   1d2a4:	add	r0, r0, #-2147483648	; 0x80000000
   1d2a8:	movw	r1, #0
   1d2ac:	cmp	r1, r0
   1d2b0:	blt	1d324 <ftello64@plt+0xbe64>
   1d2b4:	b	1d348 <ftello64@plt+0xbe88>
   1d2b8:	ldr	r0, [pc, #2204]	; 1db5c <ftello64@plt+0xc69c>
   1d2bc:	ldr	r1, [fp, #-12]
   1d2c0:	sub	r1, r1, #1
   1d2c4:	cmp	r0, r1
   1d2c8:	blt	1d324 <ftello64@plt+0xbe64>
   1d2cc:	b	1d348 <ftello64@plt+0xbe88>
   1d2d0:	ldr	r0, [fp, #-8]
   1d2d4:	ldr	r2, [r0]
   1d2d8:	ldr	r3, [r0, #4]
   1d2dc:	mov	r0, #-2147483648	; 0x80000000
   1d2e0:	mvn	r1, #0
   1d2e4:	bl	223b4 <ftello64@plt+0x10ef4>
   1d2e8:	ldr	r2, [fp, #-12]
   1d2ec:	subs	r0, r0, r2
   1d2f0:	sbcs	r1, r1, r2, asr #31
   1d2f4:	bcc	1d324 <ftello64@plt+0xbe64>
   1d2f8:	b	1d348 <ftello64@plt+0xbe88>
   1d2fc:	ldr	r0, [fp, #-12]
   1d300:	mvn	r1, #-2147483648	; 0x80000000
   1d304:	sdiv	r0, r1, r0
   1d308:	ldr	r1, [fp, #-8]
   1d30c:	ldr	r2, [r1]
   1d310:	ldr	r1, [r1, #4]
   1d314:	subs	r2, r0, r2
   1d318:	rscs	r0, r1, r0, asr #31
   1d31c:	bcs	1d348 <ftello64@plt+0xbe88>
   1d320:	b	1d324 <ftello64@plt+0xbe64>
   1d324:	ldr	r0, [fp, #-8]
   1d328:	ldr	r0, [r0]
   1d32c:	ldr	r1, [fp, #-12]
   1d330:	mul	r0, r0, r1
   1d334:	asr	r1, r0, #31
   1d338:	str	r0, [fp, #-24]	; 0xffffffe8
   1d33c:	str	r1, [fp, #-20]	; 0xffffffec
   1d340:	b	1db14 <ftello64@plt+0xc654>
   1d344:	andhi	r0, r0, r1
   1d348:	ldr	r0, [fp, #-8]
   1d34c:	ldr	r0, [r0]
   1d350:	ldr	r1, [fp, #-12]
   1d354:	mul	r0, r0, r1
   1d358:	asr	r1, r0, #31
   1d35c:	str	r0, [fp, #-24]	; 0xffffffe8
   1d360:	str	r1, [fp, #-20]	; 0xffffffec
   1d364:	b	1db30 <ftello64@plt+0xc670>
   1d368:	ldr	r0, [fp, #-12]
   1d36c:	cmp	r0, #0
   1d370:	bge	1d4a4 <ftello64@plt+0xbfe4>
   1d374:	mov	r0, #1
   1d378:	cmp	r0, #0
   1d37c:	bne	1d424 <ftello64@plt+0xbf64>
   1d380:	b	1d384 <ftello64@plt+0xbec4>
   1d384:	b	1d3b0 <ftello64@plt+0xbef0>
   1d388:	ldr	r0, [fp, #-8]
   1d38c:	ldr	r1, [r0]
   1d390:	ldr	r0, [r0, #4]
   1d394:	ldr	r2, [fp, #-12]
   1d398:	mvn	r3, #0
   1d39c:	udiv	r2, r3, r2
   1d3a0:	subs	r1, r1, r2
   1d3a4:	sbcs	r0, r0, #0
   1d3a8:	bcc	1d558 <ftello64@plt+0xc098>
   1d3ac:	b	1d578 <ftello64@plt+0xc0b8>
   1d3b0:	b	1d3b4 <ftello64@plt+0xbef4>
   1d3b4:	ldr	r0, [pc, #1948]	; 1db58 <ftello64@plt+0xc698>
   1d3b8:	ldr	r1, [fp, #-12]
   1d3bc:	cmp	r1, r0
   1d3c0:	blt	1d3d8 <ftello64@plt+0xbf18>
   1d3c4:	b	1d3e4 <ftello64@plt+0xbf24>
   1d3c8:	ldr	r0, [fp, #-12]
   1d3cc:	movw	r1, #0
   1d3d0:	cmp	r1, r0
   1d3d4:	bge	1d3e4 <ftello64@plt+0xbf24>
   1d3d8:	movw	r0, #1
   1d3dc:	str	r0, [sp, #56]	; 0x38
   1d3e0:	b	1d3fc <ftello64@plt+0xbf3c>
   1d3e4:	ldr	r0, [fp, #-12]
   1d3e8:	movw	r1, #0
   1d3ec:	sub	r0, r1, r0
   1d3f0:	mvn	r1, #0
   1d3f4:	udiv	r0, r1, r0
   1d3f8:	str	r0, [sp, #56]	; 0x38
   1d3fc:	ldr	r0, [sp, #56]	; 0x38
   1d400:	ldr	r1, [fp, #-8]
   1d404:	ldr	r2, [r1]
   1d408:	ldr	r1, [r1, #4]
   1d40c:	mvn	r1, r1
   1d410:	mvn	r2, r2
   1d414:	subs	r0, r2, r0
   1d418:	sbcs	r1, r1, #0
   1d41c:	bcs	1d558 <ftello64@plt+0xc098>
   1d420:	b	1d578 <ftello64@plt+0xc0b8>
   1d424:	b	1d428 <ftello64@plt+0xbf68>
   1d428:	b	1d488 <ftello64@plt+0xbfc8>
   1d42c:	b	1d488 <ftello64@plt+0xbfc8>
   1d430:	ldr	r0, [fp, #-12]
   1d434:	cmn	r0, #1
   1d438:	bne	1d488 <ftello64@plt+0xbfc8>
   1d43c:	b	1d45c <ftello64@plt+0xbf9c>
   1d440:	ldr	r0, [fp, #-8]
   1d444:	ldr	r1, [r0]
   1d448:	ldr	r0, [r0, #4]
   1d44c:	orr	r0, r1, r0
   1d450:	cmp	r0, #0
   1d454:	bne	1d558 <ftello64@plt+0xc098>
   1d458:	b	1d578 <ftello64@plt+0xc0b8>
   1d45c:	ldr	r0, [fp, #-8]
   1d460:	ldr	r1, [r0]
   1d464:	ldr	r0, [r0, #4]
   1d468:	orr	r0, r1, r0
   1d46c:	cmp	r0, #0
   1d470:	beq	1d578 <ftello64@plt+0xc0b8>
   1d474:	b	1d478 <ftello64@plt+0xbfb8>
   1d478:	mov	r0, #0
   1d47c:	cmp	r0, #0
   1d480:	bne	1d558 <ftello64@plt+0xc098>
   1d484:	b	1d578 <ftello64@plt+0xc0b8>
   1d488:	ldr	r0, [fp, #-8]
   1d48c:	ldr	r1, [r0]
   1d490:	ldr	r0, [r0, #4]
   1d494:	orr	r0, r1, r0
   1d498:	cmp	r0, #0
   1d49c:	bne	1d558 <ftello64@plt+0xc098>
   1d4a0:	b	1d578 <ftello64@plt+0xc0b8>
   1d4a4:	ldr	r0, [fp, #-12]
   1d4a8:	cmp	r0, #0
   1d4ac:	bne	1d4b4 <ftello64@plt+0xbff4>
   1d4b0:	b	1d578 <ftello64@plt+0xc0b8>
   1d4b4:	mov	r0, #1
   1d4b8:	cmp	r0, #0
   1d4bc:	bne	1d530 <ftello64@plt+0xc070>
   1d4c0:	b	1d4c4 <ftello64@plt+0xc004>
   1d4c4:	b	1d4cc <ftello64@plt+0xc00c>
   1d4c8:	b	1d4d0 <ftello64@plt+0xc010>
   1d4cc:	b	1d520 <ftello64@plt+0xc060>
   1d4d0:	ldr	r0, [fp, #-8]
   1d4d4:	ldr	r1, [r0]
   1d4d8:	ldr	r0, [r0, #4]
   1d4dc:	and	r0, r1, r0
   1d4e0:	cmn	r0, #1
   1d4e4:	bne	1d520 <ftello64@plt+0xc060>
   1d4e8:	b	1d4ec <ftello64@plt+0xc02c>
   1d4ec:	b	1d4f0 <ftello64@plt+0xc030>
   1d4f0:	ldr	r0, [fp, #-12]
   1d4f4:	add	r0, r0, #0
   1d4f8:	movw	r1, #0
   1d4fc:	cmp	r1, r0
   1d500:	blt	1d558 <ftello64@plt+0xc098>
   1d504:	b	1d578 <ftello64@plt+0xc0b8>
   1d508:	ldr	r0, [fp, #-12]
   1d50c:	sub	r0, r0, #1
   1d510:	mvn	r1, #0
   1d514:	cmp	r1, r0
   1d518:	blt	1d558 <ftello64@plt+0xc098>
   1d51c:	b	1d578 <ftello64@plt+0xc0b8>
   1d520:	ldr	r0, [fp, #-12]
   1d524:	cmp	r0, #0
   1d528:	bne	1d558 <ftello64@plt+0xc098>
   1d52c:	b	1d578 <ftello64@plt+0xc0b8>
   1d530:	ldr	r0, [fp, #-12]
   1d534:	mvn	r1, #0
   1d538:	udiv	r0, r1, r0
   1d53c:	ldr	r1, [fp, #-8]
   1d540:	ldr	r2, [r1]
   1d544:	ldr	r1, [r1, #4]
   1d548:	subs	r0, r0, r2
   1d54c:	rscs	r1, r1, #0
   1d550:	bcs	1d578 <ftello64@plt+0xc0b8>
   1d554:	b	1d558 <ftello64@plt+0xc098>
   1d558:	ldr	r0, [fp, #-8]
   1d55c:	ldr	r0, [r0]
   1d560:	ldr	r1, [fp, #-12]
   1d564:	mul	r0, r0, r1
   1d568:	mov	r1, #0
   1d56c:	str	r1, [fp, #-20]	; 0xffffffec
   1d570:	str	r0, [fp, #-24]	; 0xffffffe8
   1d574:	b	1db14 <ftello64@plt+0xc654>
   1d578:	ldr	r0, [fp, #-8]
   1d57c:	ldr	r0, [r0]
   1d580:	ldr	r1, [fp, #-12]
   1d584:	mul	r0, r0, r1
   1d588:	mov	r1, #0
   1d58c:	str	r1, [fp, #-20]	; 0xffffffec
   1d590:	str	r0, [fp, #-24]	; 0xffffffe8
   1d594:	b	1db30 <ftello64@plt+0xc670>
   1d598:	b	1d87c <ftello64@plt+0xc3bc>
   1d59c:	ldr	r0, [fp, #-12]
   1d5a0:	cmp	r0, #0
   1d5a4:	bge	1d74c <ftello64@plt+0xc28c>
   1d5a8:	mov	r0, #1
   1d5ac:	cmp	r0, #0
   1d5b0:	bne	1d6a0 <ftello64@plt+0xc1e0>
   1d5b4:	b	1d5b8 <ftello64@plt+0xc0f8>
   1d5b8:	b	1d5bc <ftello64@plt+0xc0fc>
   1d5bc:	ldr	r0, [fp, #-8]
   1d5c0:	ldr	r1, [r0]
   1d5c4:	ldr	r0, [r0, #4]
   1d5c8:	ldr	r2, [fp, #-12]
   1d5cc:	asr	r3, r2, #31
   1d5d0:	mvn	ip, #0
   1d5d4:	mvn	lr, #-2147483648	; 0x80000000
   1d5d8:	str	r0, [sp, #52]	; 0x34
   1d5dc:	mov	r0, ip
   1d5e0:	str	r1, [sp, #48]	; 0x30
   1d5e4:	mov	r1, lr
   1d5e8:	bl	222e0 <ftello64@plt+0x10e20>
   1d5ec:	ldr	r2, [sp, #48]	; 0x30
   1d5f0:	subs	r0, r2, r0
   1d5f4:	ldr	r2, [sp, #52]	; 0x34
   1d5f8:	sbcs	r1, r2, r1
   1d5fc:	bcc	1d824 <ftello64@plt+0xc364>
   1d600:	b	1d850 <ftello64@plt+0xc390>
   1d604:	b	1d608 <ftello64@plt+0xc148>
   1d608:	ldr	r0, [pc, #1352]	; 1db58 <ftello64@plt+0xc698>
   1d60c:	ldr	r1, [fp, #-12]
   1d610:	cmp	r1, r0
   1d614:	blt	1d62c <ftello64@plt+0xc16c>
   1d618:	b	1d640 <ftello64@plt+0xc180>
   1d61c:	ldr	r0, [fp, #-12]
   1d620:	movw	r1, #0
   1d624:	cmp	r1, r0
   1d628:	bge	1d640 <ftello64@plt+0xc180>
   1d62c:	mov	r0, #0
   1d630:	mvn	r1, #0
   1d634:	str	r1, [sp, #44]	; 0x2c
   1d638:	str	r0, [sp, #40]	; 0x28
   1d63c:	b	1d674 <ftello64@plt+0xc1b4>
   1d640:	ldr	r0, [fp, #-12]
   1d644:	rsb	r0, r0, #0
   1d648:	asr	r3, r0, #31
   1d64c:	mvn	r1, #0
   1d650:	mvn	r2, #-2147483648	; 0x80000000
   1d654:	str	r0, [sp, #36]	; 0x24
   1d658:	mov	r0, r1
   1d65c:	mov	r1, r2
   1d660:	ldr	r2, [sp, #36]	; 0x24
   1d664:	bl	222e0 <ftello64@plt+0x10e20>
   1d668:	str	r0, [sp, #44]	; 0x2c
   1d66c:	str	r1, [sp, #40]	; 0x28
   1d670:	b	1d674 <ftello64@plt+0xc1b4>
   1d674:	ldr	r0, [sp, #40]	; 0x28
   1d678:	ldr	r1, [sp, #44]	; 0x2c
   1d67c:	ldr	r2, [fp, #-8]
   1d680:	ldr	r3, [r2]
   1d684:	ldr	r2, [r2, #4]
   1d688:	mvn	r2, r2
   1d68c:	mvn	r3, r3
   1d690:	subs	r1, r3, r1
   1d694:	sbcs	r0, r2, r0
   1d698:	bcs	1d824 <ftello64@plt+0xc364>
   1d69c:	b	1d850 <ftello64@plt+0xc390>
   1d6a0:	ldr	r0, [fp, #-12]
   1d6a4:	cmn	r0, #1
   1d6a8:	bne	1d70c <ftello64@plt+0xc24c>
   1d6ac:	b	1d6d0 <ftello64@plt+0xc210>
   1d6b0:	ldr	r0, [fp, #-8]
   1d6b4:	ldr	r1, [r0]
   1d6b8:	ldr	r0, [r0, #4]
   1d6bc:	eor	r0, r0, #-2147483648	; 0x80000000
   1d6c0:	orr	r0, r1, r0
   1d6c4:	cmp	r0, #0
   1d6c8:	bne	1d824 <ftello64@plt+0xc364>
   1d6cc:	b	1d850 <ftello64@plt+0xc390>
   1d6d0:	ldr	r0, [fp, #-8]
   1d6d4:	ldr	r1, [r0]
   1d6d8:	ldr	r0, [r0, #4]
   1d6dc:	orr	r0, r1, r0
   1d6e0:	cmp	r0, #0
   1d6e4:	beq	1d850 <ftello64@plt+0xc390>
   1d6e8:	b	1d6ec <ftello64@plt+0xc22c>
   1d6ec:	ldr	r0, [fp, #-8]
   1d6f0:	ldr	r1, [r0]
   1d6f4:	ldr	r0, [r0, #4]
   1d6f8:	subs	r1, r1, #1
   1d6fc:	sbc	r0, r0, #0
   1d700:	cmp	r0, #0
   1d704:	bmi	1d824 <ftello64@plt+0xc364>
   1d708:	b	1d850 <ftello64@plt+0xc390>
   1d70c:	ldr	r0, [fp, #-12]
   1d710:	asr	r3, r0, #31
   1d714:	mov	r1, #0
   1d718:	mov	r2, #-2147483648	; 0x80000000
   1d71c:	str	r0, [sp, #32]
   1d720:	mov	r0, r1
   1d724:	mov	r1, r2
   1d728:	ldr	r2, [sp, #32]
   1d72c:	bl	222e0 <ftello64@plt+0x10e20>
   1d730:	ldr	r2, [fp, #-8]
   1d734:	ldr	r3, [r2]
   1d738:	ldr	r2, [r2, #4]
   1d73c:	subs	r0, r0, r3
   1d740:	sbcs	r1, r1, r2
   1d744:	bcc	1d824 <ftello64@plt+0xc364>
   1d748:	b	1d850 <ftello64@plt+0xc390>
   1d74c:	ldr	r0, [fp, #-12]
   1d750:	cmp	r0, #0
   1d754:	bne	1d75c <ftello64@plt+0xc29c>
   1d758:	b	1d850 <ftello64@plt+0xc390>
   1d75c:	mov	r0, #1
   1d760:	cmp	r0, #0
   1d764:	bne	1d7e4 <ftello64@plt+0xc324>
   1d768:	b	1d76c <ftello64@plt+0xc2ac>
   1d76c:	ldr	r0, [fp, #-8]
   1d770:	ldr	r1, [r0]
   1d774:	ldr	r0, [r0, #4]
   1d778:	and	r0, r1, r0
   1d77c:	cmn	r0, #1
   1d780:	bne	1d7b8 <ftello64@plt+0xc2f8>
   1d784:	b	1d788 <ftello64@plt+0xc2c8>
   1d788:	b	1d78c <ftello64@plt+0xc2cc>
   1d78c:	ldr	r0, [fp, #-12]
   1d790:	mov	r1, #-2147483648	; 0x80000000
   1d794:	add	r1, r1, r0, asr #31
   1d798:	rsbs	r0, r0, #0
   1d79c:	rscs	r1, r1, #0
   1d7a0:	blt	1d824 <ftello64@plt+0xc364>
   1d7a4:	b	1d850 <ftello64@plt+0xc390>
   1d7a8:	mov	r0, #0
   1d7ac:	cmp	r0, #0
   1d7b0:	bne	1d824 <ftello64@plt+0xc364>
   1d7b4:	b	1d850 <ftello64@plt+0xc390>
   1d7b8:	ldr	r0, [fp, #-8]
   1d7bc:	ldr	r2, [r0]
   1d7c0:	ldr	r3, [r0, #4]
   1d7c4:	mov	r0, #0
   1d7c8:	mov	r1, #-2147483648	; 0x80000000
   1d7cc:	bl	223b4 <ftello64@plt+0x10ef4>
   1d7d0:	ldr	r2, [fp, #-12]
   1d7d4:	subs	r0, r0, r2
   1d7d8:	sbcs	r1, r1, r2, asr #31
   1d7dc:	bcc	1d824 <ftello64@plt+0xc364>
   1d7e0:	b	1d850 <ftello64@plt+0xc390>
   1d7e4:	ldr	r0, [fp, #-12]
   1d7e8:	asr	r3, r0, #31
   1d7ec:	mvn	r1, #0
   1d7f0:	mvn	r2, #-2147483648	; 0x80000000
   1d7f4:	str	r0, [sp, #28]
   1d7f8:	mov	r0, r1
   1d7fc:	mov	r1, r2
   1d800:	ldr	r2, [sp, #28]
   1d804:	bl	222e0 <ftello64@plt+0x10e20>
   1d808:	ldr	r2, [fp, #-8]
   1d80c:	ldr	r3, [r2]
   1d810:	ldr	r2, [r2, #4]
   1d814:	subs	r0, r0, r3
   1d818:	sbcs	r1, r1, r2
   1d81c:	bcs	1d850 <ftello64@plt+0xc390>
   1d820:	b	1d824 <ftello64@plt+0xc364>
   1d824:	ldr	r0, [fp, #-8]
   1d828:	ldr	r1, [r0]
   1d82c:	ldr	r0, [r0, #4]
   1d830:	ldr	r2, [fp, #-12]
   1d834:	asr	r3, r2, #31
   1d838:	umull	ip, lr, r1, r2
   1d83c:	mla	r1, r1, r3, lr
   1d840:	mla	r0, r0, r2, r1
   1d844:	str	ip, [fp, #-24]	; 0xffffffe8
   1d848:	str	r0, [fp, #-20]	; 0xffffffec
   1d84c:	b	1db14 <ftello64@plt+0xc654>
   1d850:	ldr	r0, [fp, #-8]
   1d854:	ldr	r1, [r0]
   1d858:	ldr	r0, [r0, #4]
   1d85c:	ldr	r2, [fp, #-12]
   1d860:	asr	r3, r2, #31
   1d864:	umull	ip, lr, r1, r2
   1d868:	mla	r1, r1, r3, lr
   1d86c:	mla	r0, r0, r2, r1
   1d870:	str	ip, [fp, #-24]	; 0xffffffe8
   1d874:	str	r0, [fp, #-20]	; 0xffffffec
   1d878:	b	1db30 <ftello64@plt+0xc670>
   1d87c:	ldr	r0, [fp, #-12]
   1d880:	cmp	r0, #0
   1d884:	bge	1d9f8 <ftello64@plt+0xc538>
   1d888:	mov	r0, #1
   1d88c:	cmp	r0, #0
   1d890:	bne	1d978 <ftello64@plt+0xc4b8>
   1d894:	b	1d898 <ftello64@plt+0xc3d8>
   1d898:	b	1d8e0 <ftello64@plt+0xc420>
   1d89c:	ldr	r0, [fp, #-8]
   1d8a0:	ldr	r1, [r0]
   1d8a4:	ldr	r0, [r0, #4]
   1d8a8:	ldr	r2, [fp, #-12]
   1d8ac:	asr	r3, r2, #31
   1d8b0:	mvn	ip, #0
   1d8b4:	str	r0, [sp, #24]
   1d8b8:	mov	r0, ip
   1d8bc:	str	r1, [sp, #20]
   1d8c0:	mov	r1, ip
   1d8c4:	bl	223b4 <ftello64@plt+0x10ef4>
   1d8c8:	ldr	r2, [sp, #20]
   1d8cc:	subs	r0, r2, r0
   1d8d0:	ldr	r2, [sp, #24]
   1d8d4:	sbcs	r1, r2, r1
   1d8d8:	bcc	1dabc <ftello64@plt+0xc5fc>
   1d8dc:	b	1dae8 <ftello64@plt+0xc628>
   1d8e0:	b	1d8e4 <ftello64@plt+0xc424>
   1d8e4:	ldr	r0, [pc, #620]	; 1db58 <ftello64@plt+0xc698>
   1d8e8:	ldr	r1, [fp, #-12]
   1d8ec:	cmp	r1, r0
   1d8f0:	blt	1d908 <ftello64@plt+0xc448>
   1d8f4:	b	1d920 <ftello64@plt+0xc460>
   1d8f8:	ldr	r0, [fp, #-12]
   1d8fc:	movw	r1, #0
   1d900:	cmp	r1, r0
   1d904:	bge	1d920 <ftello64@plt+0xc460>
   1d908:	mov	r0, #1
   1d90c:	mvn	r1, #0
   1d910:	str	r1, [sp, #16]
   1d914:	str	r0, [sp, #12]
   1d918:	b	1d94c <ftello64@plt+0xc48c>
   1d91c:			; <UNDEFINED> instruction: 0xffff8000
   1d920:	ldr	r0, [fp, #-12]
   1d924:	rsb	r0, r0, #0
   1d928:	asr	r3, r0, #31
   1d92c:	mvn	r1, #0
   1d930:	str	r0, [sp, #8]
   1d934:	mov	r0, r1
   1d938:	ldr	r2, [sp, #8]
   1d93c:	bl	223b4 <ftello64@plt+0x10ef4>
   1d940:	str	r0, [sp, #16]
   1d944:	str	r1, [sp, #12]
   1d948:	b	1d94c <ftello64@plt+0xc48c>
   1d94c:	ldr	r0, [sp, #12]
   1d950:	ldr	r1, [sp, #16]
   1d954:	ldr	r2, [fp, #-8]
   1d958:	ldr	r3, [r2]
   1d95c:	ldr	r2, [r2, #4]
   1d960:	mvn	r2, r2
   1d964:	mvn	r3, r3
   1d968:	subs	r1, r3, r1
   1d96c:	sbcs	r0, r2, r0
   1d970:	bcs	1dabc <ftello64@plt+0xc5fc>
   1d974:	b	1dae8 <ftello64@plt+0xc628>
   1d978:	b	1d97c <ftello64@plt+0xc4bc>
   1d97c:	b	1d9dc <ftello64@plt+0xc51c>
   1d980:	b	1d9dc <ftello64@plt+0xc51c>
   1d984:	ldr	r0, [fp, #-12]
   1d988:	cmn	r0, #1
   1d98c:	bne	1d9dc <ftello64@plt+0xc51c>
   1d990:	b	1d9b0 <ftello64@plt+0xc4f0>
   1d994:	ldr	r0, [fp, #-8]
   1d998:	ldr	r1, [r0]
   1d99c:	ldr	r0, [r0, #4]
   1d9a0:	orr	r0, r1, r0
   1d9a4:	cmp	r0, #0
   1d9a8:	bne	1dabc <ftello64@plt+0xc5fc>
   1d9ac:	b	1dae8 <ftello64@plt+0xc628>
   1d9b0:	ldr	r0, [fp, #-8]
   1d9b4:	ldr	r1, [r0]
   1d9b8:	ldr	r0, [r0, #4]
   1d9bc:	orr	r0, r1, r0
   1d9c0:	cmp	r0, #0
   1d9c4:	beq	1dae8 <ftello64@plt+0xc628>
   1d9c8:	b	1d9cc <ftello64@plt+0xc50c>
   1d9cc:	mov	r0, #0
   1d9d0:	cmp	r0, #0
   1d9d4:	bne	1dabc <ftello64@plt+0xc5fc>
   1d9d8:	b	1dae8 <ftello64@plt+0xc628>
   1d9dc:	ldr	r0, [fp, #-8]
   1d9e0:	ldr	r1, [r0]
   1d9e4:	ldr	r0, [r0, #4]
   1d9e8:	orr	r0, r1, r0
   1d9ec:	cmp	r0, #0
   1d9f0:	bne	1dabc <ftello64@plt+0xc5fc>
   1d9f4:	b	1dae8 <ftello64@plt+0xc628>
   1d9f8:	ldr	r0, [fp, #-12]
   1d9fc:	cmp	r0, #0
   1da00:	bne	1da08 <ftello64@plt+0xc548>
   1da04:	b	1dae8 <ftello64@plt+0xc628>
   1da08:	mov	r0, #1
   1da0c:	cmp	r0, #0
   1da10:	bne	1da84 <ftello64@plt+0xc5c4>
   1da14:	b	1da18 <ftello64@plt+0xc558>
   1da18:	b	1da20 <ftello64@plt+0xc560>
   1da1c:	b	1da24 <ftello64@plt+0xc564>
   1da20:	b	1da74 <ftello64@plt+0xc5b4>
   1da24:	ldr	r0, [fp, #-8]
   1da28:	ldr	r1, [r0]
   1da2c:	ldr	r0, [r0, #4]
   1da30:	and	r0, r1, r0
   1da34:	cmn	r0, #1
   1da38:	bne	1da74 <ftello64@plt+0xc5b4>
   1da3c:	b	1da40 <ftello64@plt+0xc580>
   1da40:	b	1da44 <ftello64@plt+0xc584>
   1da44:	ldr	r0, [fp, #-12]
   1da48:	add	r0, r0, #0
   1da4c:	movw	r1, #0
   1da50:	cmp	r1, r0
   1da54:	blt	1dabc <ftello64@plt+0xc5fc>
   1da58:	b	1dae8 <ftello64@plt+0xc628>
   1da5c:	ldr	r0, [fp, #-12]
   1da60:	sub	r0, r0, #1
   1da64:	mvn	r1, #0
   1da68:	cmp	r1, r0
   1da6c:	blt	1dabc <ftello64@plt+0xc5fc>
   1da70:	b	1dae8 <ftello64@plt+0xc628>
   1da74:	ldr	r0, [fp, #-12]
   1da78:	cmp	r0, #0
   1da7c:	bne	1dabc <ftello64@plt+0xc5fc>
   1da80:	b	1dae8 <ftello64@plt+0xc628>
   1da84:	ldr	r0, [fp, #-12]
   1da88:	asr	r3, r0, #31
   1da8c:	mvn	r1, #0
   1da90:	str	r0, [sp, #4]
   1da94:	mov	r0, r1
   1da98:	ldr	r2, [sp, #4]
   1da9c:	bl	223b4 <ftello64@plt+0x10ef4>
   1daa0:	ldr	r2, [fp, #-8]
   1daa4:	ldr	r3, [r2]
   1daa8:	ldr	r2, [r2, #4]
   1daac:	subs	r0, r0, r3
   1dab0:	sbcs	r1, r1, r2
   1dab4:	bcs	1dae8 <ftello64@plt+0xc628>
   1dab8:	b	1dabc <ftello64@plt+0xc5fc>
   1dabc:	ldr	r0, [fp, #-8]
   1dac0:	ldr	r1, [r0]
   1dac4:	ldr	r0, [r0, #4]
   1dac8:	ldr	r2, [fp, #-12]
   1dacc:	asr	r3, r2, #31
   1dad0:	umull	ip, lr, r1, r2
   1dad4:	mla	r1, r1, r3, lr
   1dad8:	mla	r0, r0, r2, r1
   1dadc:	str	ip, [fp, #-24]	; 0xffffffe8
   1dae0:	str	r0, [fp, #-20]	; 0xffffffec
   1dae4:	b	1db14 <ftello64@plt+0xc654>
   1dae8:	ldr	r0, [fp, #-8]
   1daec:	ldr	r1, [r0]
   1daf0:	ldr	r0, [r0, #4]
   1daf4:	ldr	r2, [fp, #-12]
   1daf8:	asr	r3, r2, #31
   1dafc:	umull	ip, lr, r1, r2
   1db00:	mla	r1, r1, r3, lr
   1db04:	mla	r0, r0, r2, r1
   1db08:	str	ip, [fp, #-24]	; 0xffffffe8
   1db0c:	str	r0, [fp, #-20]	; 0xffffffec
   1db10:	b	1db30 <ftello64@plt+0xc670>
   1db14:	ldr	r0, [fp, #-8]
   1db18:	mvn	r1, #0
   1db1c:	str	r1, [r0, #4]
   1db20:	str	r1, [r0]
   1db24:	movw	r0, #1
   1db28:	str	r0, [fp, #-4]
   1db2c:	b	1db4c <ftello64@plt+0xc68c>
   1db30:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1db34:	ldr	r1, [fp, #-20]	; 0xffffffec
   1db38:	ldr	r2, [fp, #-8]
   1db3c:	str	r1, [r2, #4]
   1db40:	str	r0, [r2]
   1db44:	movw	r0, #0
   1db48:	str	r0, [fp, #-4]
   1db4c:	ldr	r0, [fp, #-4]
   1db50:	mov	sp, fp
   1db54:	pop	{fp, pc}
   1db58:	andhi	r0, r0, r1
   1db5c:	svcvc	0x00ffffff
   1db60:	push	{fp, lr}
   1db64:	mov	fp, sp
   1db68:	sub	sp, sp, #16
   1db6c:	str	r0, [fp, #-4]
   1db70:	str	r1, [sp, #8]
   1db74:	str	r2, [sp, #4]
   1db78:	movw	r0, #0
   1db7c:	str	r0, [sp]
   1db80:	ldr	r0, [sp, #4]
   1db84:	mvn	r1, #0
   1db88:	add	r1, r0, r1
   1db8c:	str	r1, [sp, #4]
   1db90:	cmp	r0, #0
   1db94:	beq	1dbb4 <ftello64@plt+0xc6f4>
   1db98:	ldr	r0, [fp, #-4]
   1db9c:	ldr	r1, [sp, #8]
   1dba0:	bl	1c2e8 <ftello64@plt+0xae28>
   1dba4:	ldr	r1, [sp]
   1dba8:	orr	r0, r1, r0
   1dbac:	str	r0, [sp]
   1dbb0:	b	1db80 <ftello64@plt+0xc6c0>
   1dbb4:	ldr	r0, [sp]
   1dbb8:	mov	sp, fp
   1dbbc:	pop	{fp, pc}
   1dbc0:	push	{fp, lr}
   1dbc4:	mov	fp, sp
   1dbc8:	sub	sp, sp, #16
   1dbcc:	str	r0, [sp, #8]
   1dbd0:	str	r1, [sp, #4]
   1dbd4:	ldr	r0, [sp, #8]
   1dbd8:	cmp	r0, #0
   1dbdc:	beq	1dbec <ftello64@plt+0xc72c>
   1dbe0:	ldr	r0, [sp, #4]
   1dbe4:	cmp	r0, #0
   1dbe8:	bne	1dbf8 <ftello64@plt+0xc738>
   1dbec:	movw	r0, #1
   1dbf0:	str	r0, [sp, #4]
   1dbf4:	str	r0, [sp, #8]
   1dbf8:	ldr	r0, [sp, #4]
   1dbfc:	cmp	r0, #0
   1dc00:	beq	1dc34 <ftello64@plt+0xc774>
   1dc04:	ldr	r0, [pc, #76]	; 1dc58 <ftello64@plt+0xc798>
   1dc08:	ldr	r1, [sp, #4]
   1dc0c:	udiv	r0, r0, r1
   1dc10:	ldr	r1, [sp, #8]
   1dc14:	cmp	r0, r1
   1dc18:	bcs	1dc34 <ftello64@plt+0xc774>
   1dc1c:	bl	113ac <__errno_location@plt>
   1dc20:	movw	r1, #12
   1dc24:	str	r1, [r0]
   1dc28:	movw	r0, #0
   1dc2c:	str	r0, [fp, #-4]
   1dc30:	b	1dc4c <ftello64@plt+0xc78c>
   1dc34:	ldr	r0, [sp, #8]
   1dc38:	ldr	r1, [sp, #4]
   1dc3c:	bl	111b4 <calloc@plt>
   1dc40:	str	r0, [sp]
   1dc44:	ldr	r0, [sp]
   1dc48:	str	r0, [fp, #-4]
   1dc4c:	ldr	r0, [fp, #-4]
   1dc50:	mov	sp, fp
   1dc54:	pop	{fp, pc}
   1dc58:	svcvc	0x00ffffff
   1dc5c:	push	{fp, lr}
   1dc60:	mov	fp, sp
   1dc64:	sub	sp, sp, #16
   1dc68:	str	r0, [sp, #8]
   1dc6c:	ldr	r0, [sp, #8]
   1dc70:	cmp	r0, #0
   1dc74:	bne	1dc80 <ftello64@plt+0xc7c0>
   1dc78:	movw	r0, #1
   1dc7c:	str	r0, [sp, #8]
   1dc80:	ldr	r0, [pc, #64]	; 1dcc8 <ftello64@plt+0xc808>
   1dc84:	ldr	r1, [sp, #8]
   1dc88:	cmp	r0, r1
   1dc8c:	bcs	1dca8 <ftello64@plt+0xc7e8>
   1dc90:	bl	113ac <__errno_location@plt>
   1dc94:	movw	r1, #12
   1dc98:	str	r1, [r0]
   1dc9c:	movw	r0, #0
   1dca0:	str	r0, [fp, #-4]
   1dca4:	b	1dcbc <ftello64@plt+0xc7fc>
   1dca8:	ldr	r0, [sp, #8]
   1dcac:	bl	1131c <malloc@plt>
   1dcb0:	str	r0, [sp, #4]
   1dcb4:	ldr	r0, [sp, #4]
   1dcb8:	str	r0, [fp, #-4]
   1dcbc:	ldr	r0, [fp, #-4]
   1dcc0:	mov	sp, fp
   1dcc4:	pop	{fp, pc}
   1dcc8:	svcvc	0x00ffffff
   1dccc:	push	{fp, lr}
   1dcd0:	mov	fp, sp
   1dcd4:	sub	sp, sp, #16
   1dcd8:	str	r0, [sp, #8]
   1dcdc:	str	r1, [sp, #4]
   1dce0:	ldr	r0, [sp, #8]
   1dce4:	movw	r1, #0
   1dce8:	cmp	r0, r1
   1dcec:	bne	1dd00 <ftello64@plt+0xc840>
   1dcf0:	ldr	r0, [sp, #4]
   1dcf4:	bl	1dc5c <ftello64@plt+0xc79c>
   1dcf8:	str	r0, [fp, #-4]
   1dcfc:	b	1dd60 <ftello64@plt+0xc8a0>
   1dd00:	ldr	r0, [sp, #4]
   1dd04:	cmp	r0, #0
   1dd08:	bne	1dd20 <ftello64@plt+0xc860>
   1dd0c:	ldr	r0, [sp, #8]
   1dd10:	bl	1e0fc <ftello64@plt+0xcc3c>
   1dd14:	movw	r0, #0
   1dd18:	str	r0, [fp, #-4]
   1dd1c:	b	1dd60 <ftello64@plt+0xc8a0>
   1dd20:	ldr	r0, [pc, #68]	; 1dd6c <ftello64@plt+0xc8ac>
   1dd24:	ldr	r1, [sp, #4]
   1dd28:	cmp	r0, r1
   1dd2c:	bcs	1dd48 <ftello64@plt+0xc888>
   1dd30:	bl	113ac <__errno_location@plt>
   1dd34:	movw	r1, #12
   1dd38:	str	r1, [r0]
   1dd3c:	movw	r0, #0
   1dd40:	str	r0, [fp, #-4]
   1dd44:	b	1dd60 <ftello64@plt+0xc8a0>
   1dd48:	ldr	r0, [sp, #8]
   1dd4c:	ldr	r1, [sp, #4]
   1dd50:	bl	11280 <realloc@plt>
   1dd54:	str	r0, [sp]
   1dd58:	ldr	r0, [sp]
   1dd5c:	str	r0, [fp, #-4]
   1dd60:	ldr	r0, [fp, #-4]
   1dd64:	mov	sp, fp
   1dd68:	pop	{fp, pc}
   1dd6c:	svcvc	0x00ffffff
   1dd70:	push	{fp, lr}
   1dd74:	mov	fp, sp
   1dd78:	sub	sp, sp, #24
   1dd7c:	str	r0, [fp, #-8]
   1dd80:	str	r1, [sp, #12]
   1dd84:	ldr	r0, [fp, #-8]
   1dd88:	str	r0, [sp, #8]
   1dd8c:	ldr	r0, [sp, #12]
   1dd90:	str	r0, [sp, #4]
   1dd94:	ldr	r0, [sp, #8]
   1dd98:	ldr	r1, [sp, #4]
   1dd9c:	cmp	r0, r1
   1dda0:	bne	1ddb0 <ftello64@plt+0xc8f0>
   1dda4:	movw	r0, #0
   1dda8:	str	r0, [fp, #-4]
   1ddac:	b	1de1c <ftello64@plt+0xc95c>
   1ddb0:	b	1ddb4 <ftello64@plt+0xc8f4>
   1ddb4:	ldr	r0, [sp, #8]
   1ddb8:	ldrb	r0, [r0]
   1ddbc:	bl	21c80 <ftello64@plt+0x107c0>
   1ddc0:	strb	r0, [sp, #3]
   1ddc4:	ldr	r0, [sp, #4]
   1ddc8:	ldrb	r0, [r0]
   1ddcc:	bl	21c80 <ftello64@plt+0x107c0>
   1ddd0:	strb	r0, [sp, #2]
   1ddd4:	ldrb	r0, [sp, #3]
   1ddd8:	cmp	r0, #0
   1dddc:	bne	1dde4 <ftello64@plt+0xc924>
   1dde0:	b	1de0c <ftello64@plt+0xc94c>
   1dde4:	ldr	r0, [sp, #8]
   1dde8:	add	r0, r0, #1
   1ddec:	str	r0, [sp, #8]
   1ddf0:	ldr	r0, [sp, #4]
   1ddf4:	add	r0, r0, #1
   1ddf8:	str	r0, [sp, #4]
   1ddfc:	ldrb	r0, [sp, #3]
   1de00:	ldrb	r1, [sp, #2]
   1de04:	cmp	r0, r1
   1de08:	beq	1ddb4 <ftello64@plt+0xc8f4>
   1de0c:	ldrb	r0, [sp, #3]
   1de10:	ldrb	r1, [sp, #2]
   1de14:	sub	r0, r0, r1
   1de18:	str	r0, [fp, #-4]
   1de1c:	ldr	r0, [fp, #-4]
   1de20:	mov	sp, fp
   1de24:	pop	{fp, pc}
   1de28:	push	{fp, lr}
   1de2c:	mov	fp, sp
   1de30:	sub	sp, sp, #16
   1de34:	str	r0, [sp, #8]
   1de38:	ldr	r0, [sp, #8]
   1de3c:	bl	112e0 <__fpending@plt>
   1de40:	cmp	r0, #0
   1de44:	movw	r0, #0
   1de48:	movne	r0, #1
   1de4c:	and	r0, r0, #1
   1de50:	strb	r0, [sp, #7]
   1de54:	ldr	r0, [sp, #8]
   1de58:	bl	112ec <ferror_unlocked@plt>
   1de5c:	cmp	r0, #0
   1de60:	movw	r0, #0
   1de64:	movne	r0, #1
   1de68:	and	r0, r0, #1
   1de6c:	strb	r0, [sp, #6]
   1de70:	ldr	r0, [sp, #8]
   1de74:	bl	132dc <ftello64@plt+0x1e1c>
   1de78:	cmp	r0, #0
   1de7c:	movw	r0, #0
   1de80:	movne	r0, #1
   1de84:	and	r0, r0, #1
   1de88:	strb	r0, [sp, #5]
   1de8c:	ldrb	r0, [sp, #6]
   1de90:	tst	r0, #1
   1de94:	bne	1dec0 <ftello64@plt+0xca00>
   1de98:	ldrb	r0, [sp, #5]
   1de9c:	tst	r0, #1
   1dea0:	beq	1dee4 <ftello64@plt+0xca24>
   1dea4:	ldrb	r0, [sp, #7]
   1dea8:	tst	r0, #1
   1deac:	bne	1dec0 <ftello64@plt+0xca00>
   1deb0:	bl	113ac <__errno_location@plt>
   1deb4:	ldr	r0, [r0]
   1deb8:	cmp	r0, #9
   1debc:	beq	1dee4 <ftello64@plt+0xca24>
   1dec0:	ldrb	r0, [sp, #5]
   1dec4:	tst	r0, #1
   1dec8:	bne	1ded8 <ftello64@plt+0xca18>
   1decc:	bl	113ac <__errno_location@plt>
   1ded0:	movw	r1, #0
   1ded4:	str	r1, [r0]
   1ded8:	mvn	r0, #0
   1dedc:	str	r0, [fp, #-4]
   1dee0:	b	1deec <ftello64@plt+0xca2c>
   1dee4:	movw	r0, #0
   1dee8:	str	r0, [fp, #-4]
   1deec:	ldr	r0, [fp, #-4]
   1def0:	mov	sp, fp
   1def4:	pop	{fp, pc}
   1def8:	sub	sp, sp, #8
   1defc:	str	r0, [sp, #4]
   1df00:	ldr	r0, [sp, #4]
   1df04:	cmp	r0, #0
   1df08:	beq	1df1c <ftello64@plt+0xca5c>
   1df0c:	ldr	r0, [sp, #4]
   1df10:	clz	r0, r0
   1df14:	str	r0, [sp]
   1df18:	b	1df28 <ftello64@plt+0xca68>
   1df1c:	movw	r0, #32
   1df20:	str	r0, [sp]
   1df24:	b	1df28 <ftello64@plt+0xca68>
   1df28:	ldr	r0, [sp]
   1df2c:	add	sp, sp, #8
   1df30:	bx	lr
   1df34:	sub	sp, sp, #8
   1df38:	str	r0, [sp, #4]
   1df3c:	ldr	r0, [sp, #4]
   1df40:	cmp	r0, #0
   1df44:	beq	1df58 <ftello64@plt+0xca98>
   1df48:	ldr	r0, [sp, #4]
   1df4c:	clz	r0, r0
   1df50:	str	r0, [sp]
   1df54:	b	1df64 <ftello64@plt+0xcaa4>
   1df58:	movw	r0, #32
   1df5c:	str	r0, [sp]
   1df60:	b	1df64 <ftello64@plt+0xcaa4>
   1df64:	ldr	r0, [sp]
   1df68:	add	sp, sp, #8
   1df6c:	bx	lr
   1df70:	sub	sp, sp, #16
   1df74:	str	r0, [sp, #8]
   1df78:	str	r1, [sp, #12]
   1df7c:	ldr	r0, [sp, #8]
   1df80:	ldr	r1, [sp, #12]
   1df84:	orr	r0, r0, r1
   1df88:	cmp	r0, #0
   1df8c:	beq	1dfb8 <ftello64@plt+0xcaf8>
   1df90:	b	1df94 <ftello64@plt+0xcad4>
   1df94:	ldr	r0, [sp, #8]
   1df98:	ldr	r1, [sp, #12]
   1df9c:	clz	r2, r1
   1dfa0:	clz	r0, r0
   1dfa4:	add	r0, r0, #32
   1dfa8:	cmp	r1, #0
   1dfac:	movne	r0, r2
   1dfb0:	str	r0, [sp, #4]
   1dfb4:	b	1dfc4 <ftello64@plt+0xcb04>
   1dfb8:	movw	r0, #64	; 0x40
   1dfbc:	str	r0, [sp, #4]
   1dfc0:	b	1dfc4 <ftello64@plt+0xcb04>
   1dfc4:	ldr	r0, [sp, #4]
   1dfc8:	add	sp, sp, #16
   1dfcc:	bx	lr
   1dfd0:	push	{fp, lr}
   1dfd4:	mov	fp, sp
   1dfd8:	sub	sp, sp, #48	; 0x30
   1dfdc:	str	r0, [fp, #-8]
   1dfe0:	str	r1, [fp, #-12]
   1dfe4:	ldr	r0, [fp, #-8]
   1dfe8:	ldr	r1, [fp, #-12]
   1dfec:	bl	1143c <fopen64@plt>
   1dff0:	str	r0, [fp, #-16]
   1dff4:	ldr	r0, [fp, #-16]
   1dff8:	movw	r1, #0
   1dffc:	cmp	r0, r1
   1e000:	beq	1e0e8 <ftello64@plt+0xcc28>
   1e004:	ldr	r0, [fp, #-16]
   1e008:	bl	113dc <fileno@plt>
   1e00c:	str	r0, [fp, #-20]	; 0xffffffec
   1e010:	ldr	r0, [fp, #-20]	; 0xffffffec
   1e014:	movw	r1, #0
   1e018:	cmp	r1, r0
   1e01c:	bgt	1e0e4 <ftello64@plt+0xcc24>
   1e020:	ldr	r0, [fp, #-20]	; 0xffffffec
   1e024:	cmp	r0, #2
   1e028:	bgt	1e0e4 <ftello64@plt+0xcc24>
   1e02c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1e030:	bl	213c0 <ftello64@plt+0xff00>
   1e034:	str	r0, [sp, #24]
   1e038:	ldr	r0, [sp, #24]
   1e03c:	cmp	r0, #0
   1e040:	bge	1e07c <ftello64@plt+0xcbbc>
   1e044:	bl	113ac <__errno_location@plt>
   1e048:	ldr	r0, [r0]
   1e04c:	str	r0, [sp, #20]
   1e050:	ldr	r0, [fp, #-16]
   1e054:	bl	132dc <ftello64@plt+0x1e1c>
   1e058:	ldr	r1, [sp, #20]
   1e05c:	str	r0, [sp, #12]
   1e060:	str	r1, [sp, #8]
   1e064:	bl	113ac <__errno_location@plt>
   1e068:	ldr	r1, [sp, #8]
   1e06c:	str	r1, [r0]
   1e070:	movw	r0, #0
   1e074:	str	r0, [fp, #-4]
   1e078:	b	1e0f0 <ftello64@plt+0xcc30>
   1e07c:	ldr	r0, [fp, #-16]
   1e080:	bl	132dc <ftello64@plt+0x1e1c>
   1e084:	cmp	r0, #0
   1e088:	bne	1e0a8 <ftello64@plt+0xcbe8>
   1e08c:	ldr	r0, [sp, #24]
   1e090:	ldr	r1, [fp, #-12]
   1e094:	bl	111a8 <fdopen@plt>
   1e098:	str	r0, [fp, #-16]
   1e09c:	movw	r1, #0
   1e0a0:	cmp	r0, r1
   1e0a4:	bne	1e0e0 <ftello64@plt+0xcc20>
   1e0a8:	bl	113ac <__errno_location@plt>
   1e0ac:	ldr	r0, [r0]
   1e0b0:	str	r0, [sp, #16]
   1e0b4:	ldr	r0, [sp, #24]
   1e0b8:	bl	114a8 <close@plt>
   1e0bc:	ldr	r1, [sp, #16]
   1e0c0:	str	r0, [sp, #4]
   1e0c4:	str	r1, [sp]
   1e0c8:	bl	113ac <__errno_location@plt>
   1e0cc:	ldr	r1, [sp]
   1e0d0:	str	r1, [r0]
   1e0d4:	movw	r0, #0
   1e0d8:	str	r0, [fp, #-4]
   1e0dc:	b	1e0f0 <ftello64@plt+0xcc30>
   1e0e0:	b	1e0e4 <ftello64@plt+0xcc24>
   1e0e4:	b	1e0e8 <ftello64@plt+0xcc28>
   1e0e8:	ldr	r0, [fp, #-16]
   1e0ec:	str	r0, [fp, #-4]
   1e0f0:	ldr	r0, [fp, #-4]
   1e0f4:	mov	sp, fp
   1e0f8:	pop	{fp, pc}
   1e0fc:	push	{fp, lr}
   1e100:	mov	fp, sp
   1e104:	sub	sp, sp, #16
   1e108:	str	r0, [fp, #-4]
   1e10c:	bl	113ac <__errno_location@plt>
   1e110:	ldr	r0, [r0]
   1e114:	str	r0, [sp, #8]
   1e118:	ldr	r0, [fp, #-4]
   1e11c:	bl	11208 <free@plt>
   1e120:	ldr	r0, [sp, #8]
   1e124:	str	r0, [sp, #4]
   1e128:	bl	113ac <__errno_location@plt>
   1e12c:	ldr	r1, [sp, #4]
   1e130:	str	r1, [r0]
   1e134:	mov	sp, fp
   1e138:	pop	{fp, pc}
   1e13c:	andeq	r0, r0, r0
   1e140:	sub	sp, sp, #4
   1e144:	str	r0, [sp]
   1e148:	ldr	r0, [sp]
   1e14c:	ldr	r0, [r0, #8]
   1e150:	add	sp, sp, #4
   1e154:	bx	lr
   1e158:	sub	sp, sp, #4
   1e15c:	str	r0, [sp]
   1e160:	ldr	r0, [sp]
   1e164:	ldr	r0, [r0, #12]
   1e168:	add	sp, sp, #4
   1e16c:	bx	lr
   1e170:	sub	sp, sp, #4
   1e174:	str	r0, [sp]
   1e178:	ldr	r0, [sp]
   1e17c:	ldr	r0, [r0, #16]
   1e180:	add	sp, sp, #4
   1e184:	bx	lr
   1e188:	sub	sp, sp, #20
   1e18c:	str	r0, [sp, #16]
   1e190:	movw	r0, #0
   1e194:	str	r0, [sp, #8]
   1e198:	ldr	r0, [sp, #16]
   1e19c:	ldr	r0, [r0]
   1e1a0:	str	r0, [sp, #12]
   1e1a4:	ldr	r0, [sp, #12]
   1e1a8:	ldr	r1, [sp, #16]
   1e1ac:	ldr	r1, [r1, #4]
   1e1b0:	cmp	r0, r1
   1e1b4:	bcs	1e238 <ftello64@plt+0xcd78>
   1e1b8:	ldr	r0, [sp, #12]
   1e1bc:	ldr	r0, [r0]
   1e1c0:	movw	r1, #0
   1e1c4:	cmp	r0, r1
   1e1c8:	beq	1e224 <ftello64@plt+0xcd64>
   1e1cc:	ldr	r0, [sp, #12]
   1e1d0:	str	r0, [sp, #4]
   1e1d4:	movw	r0, #1
   1e1d8:	str	r0, [sp]
   1e1dc:	ldr	r0, [sp, #4]
   1e1e0:	ldr	r0, [r0, #4]
   1e1e4:	str	r0, [sp, #4]
   1e1e8:	ldr	r0, [sp, #4]
   1e1ec:	movw	r1, #0
   1e1f0:	cmp	r0, r1
   1e1f4:	beq	1e208 <ftello64@plt+0xcd48>
   1e1f8:	ldr	r0, [sp]
   1e1fc:	add	r0, r0, #1
   1e200:	str	r0, [sp]
   1e204:	b	1e1dc <ftello64@plt+0xcd1c>
   1e208:	ldr	r0, [sp]
   1e20c:	ldr	r1, [sp, #8]
   1e210:	cmp	r0, r1
   1e214:	bls	1e220 <ftello64@plt+0xcd60>
   1e218:	ldr	r0, [sp]
   1e21c:	str	r0, [sp, #8]
   1e220:	b	1e224 <ftello64@plt+0xcd64>
   1e224:	b	1e228 <ftello64@plt+0xcd68>
   1e228:	ldr	r0, [sp, #12]
   1e22c:	add	r0, r0, #8
   1e230:	str	r0, [sp, #12]
   1e234:	b	1e1a4 <ftello64@plt+0xcce4>
   1e238:	ldr	r0, [sp, #8]
   1e23c:	add	sp, sp, #20
   1e240:	bx	lr
   1e244:	sub	sp, sp, #24
   1e248:	str	r0, [sp, #16]
   1e24c:	movw	r0, #0
   1e250:	str	r0, [sp, #8]
   1e254:	str	r0, [sp, #4]
   1e258:	ldr	r0, [sp, #16]
   1e25c:	ldr	r0, [r0]
   1e260:	str	r0, [sp, #12]
   1e264:	ldr	r0, [sp, #12]
   1e268:	ldr	r1, [sp, #16]
   1e26c:	ldr	r1, [r1, #4]
   1e270:	cmp	r0, r1
   1e274:	bcs	1e2f0 <ftello64@plt+0xce30>
   1e278:	ldr	r0, [sp, #12]
   1e27c:	ldr	r0, [r0]
   1e280:	movw	r1, #0
   1e284:	cmp	r0, r1
   1e288:	beq	1e2dc <ftello64@plt+0xce1c>
   1e28c:	ldr	r0, [sp, #12]
   1e290:	str	r0, [sp]
   1e294:	ldr	r0, [sp, #8]
   1e298:	add	r0, r0, #1
   1e29c:	str	r0, [sp, #8]
   1e2a0:	ldr	r0, [sp, #4]
   1e2a4:	add	r0, r0, #1
   1e2a8:	str	r0, [sp, #4]
   1e2ac:	ldr	r0, [sp]
   1e2b0:	ldr	r0, [r0, #4]
   1e2b4:	str	r0, [sp]
   1e2b8:	ldr	r0, [sp]
   1e2bc:	movw	r1, #0
   1e2c0:	cmp	r0, r1
   1e2c4:	beq	1e2d8 <ftello64@plt+0xce18>
   1e2c8:	ldr	r0, [sp, #4]
   1e2cc:	add	r0, r0, #1
   1e2d0:	str	r0, [sp, #4]
   1e2d4:	b	1e2ac <ftello64@plt+0xcdec>
   1e2d8:	b	1e2dc <ftello64@plt+0xce1c>
   1e2dc:	b	1e2e0 <ftello64@plt+0xce20>
   1e2e0:	ldr	r0, [sp, #12]
   1e2e4:	add	r0, r0, #8
   1e2e8:	str	r0, [sp, #12]
   1e2ec:	b	1e264 <ftello64@plt+0xcda4>
   1e2f0:	ldr	r0, [sp, #8]
   1e2f4:	ldr	r1, [sp, #16]
   1e2f8:	ldr	r1, [r1, #12]
   1e2fc:	cmp	r0, r1
   1e300:	bne	1e328 <ftello64@plt+0xce68>
   1e304:	ldr	r0, [sp, #4]
   1e308:	ldr	r1, [sp, #16]
   1e30c:	ldr	r1, [r1, #16]
   1e310:	cmp	r0, r1
   1e314:	bne	1e328 <ftello64@plt+0xce68>
   1e318:	movw	r0, #1
   1e31c:	and	r0, r0, #1
   1e320:	strb	r0, [sp, #23]
   1e324:	b	1e334 <ftello64@plt+0xce74>
   1e328:	movw	r0, #0
   1e32c:	and	r0, r0, #1
   1e330:	strb	r0, [sp, #23]
   1e334:	ldrb	r0, [sp, #23]
   1e338:	and	r0, r0, #1
   1e33c:	add	sp, sp, #24
   1e340:	bx	lr
   1e344:	nop	{0}
   1e348:	push	{fp, lr}
   1e34c:	mov	fp, sp
   1e350:	sub	sp, sp, #48	; 0x30
   1e354:	str	r0, [fp, #-4]
   1e358:	str	r1, [fp, #-8]
   1e35c:	ldr	r0, [fp, #-4]
   1e360:	bl	1e170 <ftello64@plt+0xccb0>
   1e364:	str	r0, [fp, #-12]
   1e368:	ldr	r0, [fp, #-4]
   1e36c:	bl	1e140 <ftello64@plt+0xcc80>
   1e370:	str	r0, [fp, #-16]
   1e374:	ldr	r0, [fp, #-4]
   1e378:	bl	1e158 <ftello64@plt+0xcc98>
   1e37c:	str	r0, [fp, #-20]	; 0xffffffec
   1e380:	ldr	r0, [fp, #-4]
   1e384:	bl	1e188 <ftello64@plt+0xccc8>
   1e388:	str	r0, [sp, #24]
   1e38c:	ldr	r0, [fp, #-8]
   1e390:	ldr	r2, [fp, #-12]
   1e394:	movw	r1, #12739	; 0x31c3
   1e398:	movt	r1, #2
   1e39c:	bl	113a0 <fprintf@plt>
   1e3a0:	ldr	r1, [fp, #-8]
   1e3a4:	ldr	r2, [fp, #-16]
   1e3a8:	str	r0, [sp, #20]
   1e3ac:	mov	r0, r1
   1e3b0:	movw	r1, #12763	; 0x31db
   1e3b4:	movt	r1, #2
   1e3b8:	bl	113a0 <fprintf@plt>
   1e3bc:	vldr	d16, [pc, #100]	; 1e428 <ftello64@plt+0xcf68>
   1e3c0:	ldr	r1, [fp, #-8]
   1e3c4:	ldr	r2, [fp, #-20]	; 0xffffffec
   1e3c8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1e3cc:	vmov	s0, r3
   1e3d0:	vcvt.f64.u32	d17, s0
   1e3d4:	vmul.f64	d16, d16, d17
   1e3d8:	ldr	r3, [fp, #-16]
   1e3dc:	vmov	s0, r3
   1e3e0:	vcvt.f64.u32	d17, s0
   1e3e4:	vdiv.f64	d16, d16, d17
   1e3e8:	str	r0, [sp, #16]
   1e3ec:	mov	r0, r1
   1e3f0:	movw	r1, #12787	; 0x31f3
   1e3f4:	movt	r1, #2
   1e3f8:	vstr	d16, [sp]
   1e3fc:	bl	113a0 <fprintf@plt>
   1e400:	ldr	r1, [fp, #-8]
   1e404:	ldr	r2, [sp, #24]
   1e408:	str	r0, [sp, #12]
   1e40c:	mov	r0, r1
   1e410:	movw	r1, #12820	; 0x3214
   1e414:	movt	r1, #2
   1e418:	bl	113a0 <fprintf@plt>
   1e41c:	mov	sp, fp
   1e420:	pop	{fp, pc}
   1e424:	nop	{0}
   1e428:	andeq	r0, r0, r0
   1e42c:	subsmi	r0, r9, r0
   1e430:	push	{fp, lr}
   1e434:	mov	fp, sp
   1e438:	sub	sp, sp, #24
   1e43c:	str	r0, [fp, #-8]
   1e440:	str	r1, [sp, #12]
   1e444:	ldr	r0, [fp, #-8]
   1e448:	ldr	r1, [sp, #12]
   1e44c:	bl	1e508 <ftello64@plt+0xd048>
   1e450:	str	r0, [sp, #8]
   1e454:	ldr	r0, [sp, #8]
   1e458:	ldr	r0, [r0]
   1e45c:	movw	r1, #0
   1e460:	cmp	r0, r1
   1e464:	bne	1e474 <ftello64@plt+0xcfb4>
   1e468:	movw	r0, #0
   1e46c:	str	r0, [fp, #-4]
   1e470:	b	1e4fc <ftello64@plt+0xd03c>
   1e474:	ldr	r0, [sp, #8]
   1e478:	str	r0, [sp, #4]
   1e47c:	ldr	r0, [sp, #4]
   1e480:	movw	r1, #0
   1e484:	cmp	r0, r1
   1e488:	beq	1e4f4 <ftello64@plt+0xd034>
   1e48c:	ldr	r0, [sp, #12]
   1e490:	ldr	r1, [sp, #4]
   1e494:	ldr	r1, [r1]
   1e498:	cmp	r0, r1
   1e49c:	beq	1e4d0 <ftello64@plt+0xd010>
   1e4a0:	ldr	r0, [fp, #-8]
   1e4a4:	ldr	r0, [r0, #28]
   1e4a8:	ldr	r1, [sp, #12]
   1e4ac:	ldr	r2, [sp, #4]
   1e4b0:	ldr	r2, [r2]
   1e4b4:	str	r0, [sp]
   1e4b8:	mov	r0, r1
   1e4bc:	mov	r1, r2
   1e4c0:	ldr	r2, [sp]
   1e4c4:	blx	r2
   1e4c8:	tst	r0, #1
   1e4cc:	beq	1e4e0 <ftello64@plt+0xd020>
   1e4d0:	ldr	r0, [sp, #4]
   1e4d4:	ldr	r0, [r0]
   1e4d8:	str	r0, [fp, #-4]
   1e4dc:	b	1e4fc <ftello64@plt+0xd03c>
   1e4e0:	b	1e4e4 <ftello64@plt+0xd024>
   1e4e4:	ldr	r0, [sp, #4]
   1e4e8:	ldr	r0, [r0, #4]
   1e4ec:	str	r0, [sp, #4]
   1e4f0:	b	1e47c <ftello64@plt+0xcfbc>
   1e4f4:	movw	r0, #0
   1e4f8:	str	r0, [fp, #-4]
   1e4fc:	ldr	r0, [fp, #-4]
   1e500:	mov	sp, fp
   1e504:	pop	{fp, pc}
   1e508:	push	{fp, lr}
   1e50c:	mov	fp, sp
   1e510:	sub	sp, sp, #16
   1e514:	str	r0, [fp, #-4]
   1e518:	str	r1, [sp, #8]
   1e51c:	ldr	r0, [fp, #-4]
   1e520:	ldr	r0, [r0, #24]
   1e524:	ldr	r1, [sp, #8]
   1e528:	ldr	r2, [fp, #-4]
   1e52c:	ldr	r2, [r2, #8]
   1e530:	str	r0, [sp]
   1e534:	mov	r0, r1
   1e538:	mov	r1, r2
   1e53c:	ldr	r2, [sp]
   1e540:	blx	r2
   1e544:	str	r0, [sp, #4]
   1e548:	ldr	r0, [sp, #4]
   1e54c:	ldr	r1, [fp, #-4]
   1e550:	ldr	r1, [r1, #8]
   1e554:	cmp	r0, r1
   1e558:	bcc	1e560 <ftello64@plt+0xd0a0>
   1e55c:	bl	11490 <abort@plt>
   1e560:	ldr	r0, [fp, #-4]
   1e564:	ldr	r0, [r0]
   1e568:	ldr	r1, [sp, #4]
   1e56c:	add	r0, r0, r1, lsl #3
   1e570:	mov	sp, fp
   1e574:	pop	{fp, pc}
   1e578:	push	{fp, lr}
   1e57c:	mov	fp, sp
   1e580:	sub	sp, sp, #16
   1e584:	str	r0, [sp, #8]
   1e588:	ldr	r0, [sp, #8]
   1e58c:	ldr	r0, [r0, #16]
   1e590:	cmp	r0, #0
   1e594:	bne	1e5a4 <ftello64@plt+0xd0e4>
   1e598:	movw	r0, #0
   1e59c:	str	r0, [fp, #-4]
   1e5a0:	b	1e604 <ftello64@plt+0xd144>
   1e5a4:	ldr	r0, [sp, #8]
   1e5a8:	ldr	r0, [r0]
   1e5ac:	str	r0, [sp, #4]
   1e5b0:	ldr	r0, [sp, #4]
   1e5b4:	ldr	r1, [sp, #8]
   1e5b8:	ldr	r1, [r1, #4]
   1e5bc:	cmp	r0, r1
   1e5c0:	bcc	1e5c8 <ftello64@plt+0xd108>
   1e5c4:	bl	11490 <abort@plt>
   1e5c8:	ldr	r0, [sp, #4]
   1e5cc:	ldr	r0, [r0]
   1e5d0:	movw	r1, #0
   1e5d4:	cmp	r0, r1
   1e5d8:	beq	1e5ec <ftello64@plt+0xd12c>
   1e5dc:	ldr	r0, [sp, #4]
   1e5e0:	ldr	r0, [r0]
   1e5e4:	str	r0, [fp, #-4]
   1e5e8:	b	1e604 <ftello64@plt+0xd144>
   1e5ec:	b	1e5f0 <ftello64@plt+0xd130>
   1e5f0:	b	1e5f4 <ftello64@plt+0xd134>
   1e5f4:	ldr	r0, [sp, #4]
   1e5f8:	add	r0, r0, #8
   1e5fc:	str	r0, [sp, #4]
   1e600:	b	1e5b0 <ftello64@plt+0xd0f0>
   1e604:	ldr	r0, [fp, #-4]
   1e608:	mov	sp, fp
   1e60c:	pop	{fp, pc}
   1e610:	push	{fp, lr}
   1e614:	mov	fp, sp
   1e618:	sub	sp, sp, #24
   1e61c:	str	r0, [fp, #-8]
   1e620:	str	r1, [sp, #12]
   1e624:	ldr	r0, [fp, #-8]
   1e628:	ldr	r1, [sp, #12]
   1e62c:	bl	1e508 <ftello64@plt+0xd048>
   1e630:	str	r0, [sp, #8]
   1e634:	ldr	r0, [sp, #8]
   1e638:	str	r0, [sp, #4]
   1e63c:	ldr	r0, [sp, #4]
   1e640:	ldr	r0, [r0]
   1e644:	ldr	r1, [sp, #12]
   1e648:	cmp	r0, r1
   1e64c:	bne	1e678 <ftello64@plt+0xd1b8>
   1e650:	ldr	r0, [sp, #4]
   1e654:	ldr	r0, [r0, #4]
   1e658:	movw	r1, #0
   1e65c:	cmp	r0, r1
   1e660:	beq	1e678 <ftello64@plt+0xd1b8>
   1e664:	ldr	r0, [sp, #4]
   1e668:	ldr	r0, [r0, #4]
   1e66c:	ldr	r0, [r0]
   1e670:	str	r0, [fp, #-4]
   1e674:	b	1e6e4 <ftello64@plt+0xd224>
   1e678:	ldr	r0, [sp, #4]
   1e67c:	ldr	r0, [r0, #4]
   1e680:	str	r0, [sp, #4]
   1e684:	ldr	r0, [sp, #4]
   1e688:	movw	r1, #0
   1e68c:	cmp	r0, r1
   1e690:	bne	1e63c <ftello64@plt+0xd17c>
   1e694:	b	1e698 <ftello64@plt+0xd1d8>
   1e698:	ldr	r0, [sp, #8]
   1e69c:	add	r0, r0, #8
   1e6a0:	str	r0, [sp, #8]
   1e6a4:	ldr	r1, [fp, #-8]
   1e6a8:	ldr	r1, [r1, #4]
   1e6ac:	cmp	r0, r1
   1e6b0:	bcs	1e6dc <ftello64@plt+0xd21c>
   1e6b4:	ldr	r0, [sp, #8]
   1e6b8:	ldr	r0, [r0]
   1e6bc:	movw	r1, #0
   1e6c0:	cmp	r0, r1
   1e6c4:	beq	1e6d8 <ftello64@plt+0xd218>
   1e6c8:	ldr	r0, [sp, #8]
   1e6cc:	ldr	r0, [r0]
   1e6d0:	str	r0, [fp, #-4]
   1e6d4:	b	1e6e4 <ftello64@plt+0xd224>
   1e6d8:	b	1e698 <ftello64@plt+0xd1d8>
   1e6dc:	movw	r0, #0
   1e6e0:	str	r0, [fp, #-4]
   1e6e4:	ldr	r0, [fp, #-4]
   1e6e8:	mov	sp, fp
   1e6ec:	pop	{fp, pc}
   1e6f0:	sub	sp, sp, #28
   1e6f4:	str	r0, [sp, #20]
   1e6f8:	str	r1, [sp, #16]
   1e6fc:	str	r2, [sp, #12]
   1e700:	movw	r0, #0
   1e704:	str	r0, [sp, #8]
   1e708:	ldr	r0, [sp, #20]
   1e70c:	ldr	r0, [r0]
   1e710:	str	r0, [sp, #4]
   1e714:	ldr	r0, [sp, #4]
   1e718:	ldr	r1, [sp, #20]
   1e71c:	ldr	r1, [r1, #4]
   1e720:	cmp	r0, r1
   1e724:	bcs	1e7b8 <ftello64@plt+0xd2f8>
   1e728:	ldr	r0, [sp, #4]
   1e72c:	ldr	r0, [r0]
   1e730:	movw	r1, #0
   1e734:	cmp	r0, r1
   1e738:	beq	1e7a4 <ftello64@plt+0xd2e4>
   1e73c:	ldr	r0, [sp, #4]
   1e740:	str	r0, [sp]
   1e744:	ldr	r0, [sp]
   1e748:	movw	r1, #0
   1e74c:	cmp	r0, r1
   1e750:	beq	1e7a0 <ftello64@plt+0xd2e0>
   1e754:	ldr	r0, [sp, #8]
   1e758:	ldr	r1, [sp, #12]
   1e75c:	cmp	r0, r1
   1e760:	bcc	1e770 <ftello64@plt+0xd2b0>
   1e764:	ldr	r0, [sp, #8]
   1e768:	str	r0, [sp, #24]
   1e76c:	b	1e7c0 <ftello64@plt+0xd300>
   1e770:	ldr	r0, [sp]
   1e774:	ldr	r0, [r0]
   1e778:	ldr	r1, [sp, #16]
   1e77c:	ldr	r2, [sp, #8]
   1e780:	add	r3, r2, #1
   1e784:	str	r3, [sp, #8]
   1e788:	add	r1, r1, r2, lsl #2
   1e78c:	str	r0, [r1]
   1e790:	ldr	r0, [sp]
   1e794:	ldr	r0, [r0, #4]
   1e798:	str	r0, [sp]
   1e79c:	b	1e744 <ftello64@plt+0xd284>
   1e7a0:	b	1e7a4 <ftello64@plt+0xd2e4>
   1e7a4:	b	1e7a8 <ftello64@plt+0xd2e8>
   1e7a8:	ldr	r0, [sp, #4]
   1e7ac:	add	r0, r0, #8
   1e7b0:	str	r0, [sp, #4]
   1e7b4:	b	1e714 <ftello64@plt+0xd254>
   1e7b8:	ldr	r0, [sp, #8]
   1e7bc:	str	r0, [sp, #24]
   1e7c0:	ldr	r0, [sp, #24]
   1e7c4:	add	sp, sp, #28
   1e7c8:	bx	lr
   1e7cc:	push	{fp, lr}
   1e7d0:	mov	fp, sp
   1e7d4:	sub	sp, sp, #32
   1e7d8:	str	r0, [fp, #-8]
   1e7dc:	str	r1, [fp, #-12]
   1e7e0:	str	r2, [sp, #16]
   1e7e4:	movw	r0, #0
   1e7e8:	str	r0, [sp, #12]
   1e7ec:	ldr	r0, [fp, #-8]
   1e7f0:	ldr	r0, [r0]
   1e7f4:	str	r0, [sp, #8]
   1e7f8:	ldr	r0, [sp, #8]
   1e7fc:	ldr	r1, [fp, #-8]
   1e800:	ldr	r1, [r1, #4]
   1e804:	cmp	r0, r1
   1e808:	bcs	1e8a4 <ftello64@plt+0xd3e4>
   1e80c:	ldr	r0, [sp, #8]
   1e810:	ldr	r0, [r0]
   1e814:	movw	r1, #0
   1e818:	cmp	r0, r1
   1e81c:	beq	1e890 <ftello64@plt+0xd3d0>
   1e820:	ldr	r0, [sp, #8]
   1e824:	str	r0, [sp, #4]
   1e828:	ldr	r0, [sp, #4]
   1e82c:	movw	r1, #0
   1e830:	cmp	r0, r1
   1e834:	beq	1e88c <ftello64@plt+0xd3cc>
   1e838:	ldr	r0, [fp, #-12]
   1e83c:	ldr	r1, [sp, #4]
   1e840:	ldr	r1, [r1]
   1e844:	ldr	r2, [sp, #16]
   1e848:	str	r0, [sp]
   1e84c:	mov	r0, r1
   1e850:	mov	r1, r2
   1e854:	ldr	r2, [sp]
   1e858:	blx	r2
   1e85c:	tst	r0, #1
   1e860:	bne	1e870 <ftello64@plt+0xd3b0>
   1e864:	ldr	r0, [sp, #12]
   1e868:	str	r0, [fp, #-4]
   1e86c:	b	1e8ac <ftello64@plt+0xd3ec>
   1e870:	ldr	r0, [sp, #12]
   1e874:	add	r0, r0, #1
   1e878:	str	r0, [sp, #12]
   1e87c:	ldr	r0, [sp, #4]
   1e880:	ldr	r0, [r0, #4]
   1e884:	str	r0, [sp, #4]
   1e888:	b	1e828 <ftello64@plt+0xd368>
   1e88c:	b	1e890 <ftello64@plt+0xd3d0>
   1e890:	b	1e894 <ftello64@plt+0xd3d4>
   1e894:	ldr	r0, [sp, #8]
   1e898:	add	r0, r0, #8
   1e89c:	str	r0, [sp, #8]
   1e8a0:	b	1e7f8 <ftello64@plt+0xd338>
   1e8a4:	ldr	r0, [sp, #12]
   1e8a8:	str	r0, [fp, #-4]
   1e8ac:	ldr	r0, [fp, #-4]
   1e8b0:	mov	sp, fp
   1e8b4:	pop	{fp, pc}
   1e8b8:	sub	sp, sp, #16
   1e8bc:	str	r0, [sp, #12]
   1e8c0:	str	r1, [sp, #8]
   1e8c4:	movw	r0, #0
   1e8c8:	str	r0, [sp, #4]
   1e8cc:	ldr	r0, [sp, #12]
   1e8d0:	ldrb	r0, [r0]
   1e8d4:	strb	r0, [sp, #3]
   1e8d8:	sxtb	r0, r0
   1e8dc:	cmp	r0, #0
   1e8e0:	beq	1e914 <ftello64@plt+0xd454>
   1e8e4:	ldr	r0, [sp, #4]
   1e8e8:	rsb	r0, r0, r0, lsl #5
   1e8ec:	ldrb	r1, [sp, #3]
   1e8f0:	add	r0, r0, r1
   1e8f4:	ldr	r1, [sp, #8]
   1e8f8:	udiv	r2, r0, r1
   1e8fc:	mls	r0, r2, r1, r0
   1e900:	str	r0, [sp, #4]
   1e904:	ldr	r0, [sp, #12]
   1e908:	add	r0, r0, #1
   1e90c:	str	r0, [sp, #12]
   1e910:	b	1e8cc <ftello64@plt+0xd40c>
   1e914:	ldr	r0, [sp, #4]
   1e918:	add	sp, sp, #16
   1e91c:	bx	lr
   1e920:	push	{fp, lr}
   1e924:	mov	fp, sp
   1e928:	sub	sp, sp, #8
   1e92c:	movw	r1, #12844	; 0x322c
   1e930:	movt	r1, #2
   1e934:	str	r0, [sp, #4]
   1e938:	ldr	r0, [sp, #4]
   1e93c:	movw	r2, #20
   1e940:	bl	1122c <memcpy@plt>
   1e944:	mov	sp, fp
   1e948:	pop	{fp, pc}
   1e94c:	push	{fp, lr}
   1e950:	mov	fp, sp
   1e954:	sub	sp, sp, #24
   1e958:	ldr	ip, [fp, #8]
   1e95c:	str	r0, [fp, #-8]
   1e960:	str	r1, [sp, #12]
   1e964:	str	r2, [sp, #8]
   1e968:	str	r3, [sp, #4]
   1e96c:	ldr	r0, [sp, #8]
   1e970:	movw	r1, #0
   1e974:	cmp	r0, r1
   1e978:	bne	1e988 <ftello64@plt+0xd4c8>
   1e97c:	movw	r0, #60128	; 0xeae0
   1e980:	movt	r0, #1
   1e984:	str	r0, [sp, #8]
   1e988:	ldr	r0, [sp, #4]
   1e98c:	movw	r1, #0
   1e990:	cmp	r0, r1
   1e994:	bne	1e9a4 <ftello64@plt+0xd4e4>
   1e998:	movw	r0, #60188	; 0xeb1c
   1e99c:	movt	r0, #1
   1e9a0:	str	r0, [sp, #4]
   1e9a4:	movw	r0, #40	; 0x28
   1e9a8:	bl	1dc5c <ftello64@plt+0xc79c>
   1e9ac:	str	r0, [sp]
   1e9b0:	ldr	r0, [sp]
   1e9b4:	movw	r1, #0
   1e9b8:	cmp	r0, r1
   1e9bc:	bne	1e9cc <ftello64@plt+0xd50c>
   1e9c0:	movw	r0, #0
   1e9c4:	str	r0, [fp, #-4]
   1e9c8:	b	1ead4 <ftello64@plt+0xd614>
   1e9cc:	ldr	r0, [sp, #12]
   1e9d0:	movw	r1, #0
   1e9d4:	cmp	r0, r1
   1e9d8:	bne	1e9e8 <ftello64@plt+0xd528>
   1e9dc:	movw	r0, #12844	; 0x322c
   1e9e0:	movt	r0, #2
   1e9e4:	str	r0, [sp, #12]
   1e9e8:	ldr	r0, [sp, #12]
   1e9ec:	ldr	r1, [sp]
   1e9f0:	str	r0, [r1, #20]
   1e9f4:	ldr	r0, [sp]
   1e9f8:	bl	1eb48 <ftello64@plt+0xd688>
   1e9fc:	tst	r0, #1
   1ea00:	bne	1ea08 <ftello64@plt+0xd548>
   1ea04:	b	1eac4 <ftello64@plt+0xd604>
   1ea08:	ldr	r0, [fp, #-8]
   1ea0c:	ldr	r1, [sp, #12]
   1ea10:	bl	1ec9c <ftello64@plt+0xd7dc>
   1ea14:	ldr	r1, [sp]
   1ea18:	str	r0, [r1, #8]
   1ea1c:	ldr	r0, [sp]
   1ea20:	ldr	r0, [r0, #8]
   1ea24:	cmp	r0, #0
   1ea28:	bne	1ea30 <ftello64@plt+0xd570>
   1ea2c:	b	1eac4 <ftello64@plt+0xd604>
   1ea30:	ldr	r0, [sp]
   1ea34:	ldr	r0, [r0, #8]
   1ea38:	movw	r1, #8
   1ea3c:	bl	1dbc0 <ftello64@plt+0xc700>
   1ea40:	ldr	r1, [sp]
   1ea44:	str	r0, [r1]
   1ea48:	ldr	r0, [sp]
   1ea4c:	ldr	r0, [r0]
   1ea50:	movw	r1, #0
   1ea54:	cmp	r0, r1
   1ea58:	bne	1ea60 <ftello64@plt+0xd5a0>
   1ea5c:	b	1eac4 <ftello64@plt+0xd604>
   1ea60:	ldr	r0, [sp]
   1ea64:	ldr	r1, [r0]
   1ea68:	ldr	r0, [r0, #8]
   1ea6c:	add	r0, r1, r0, lsl #3
   1ea70:	ldr	r1, [sp]
   1ea74:	str	r0, [r1, #4]
   1ea78:	ldr	r0, [sp]
   1ea7c:	movw	r1, #0
   1ea80:	str	r1, [r0, #12]
   1ea84:	ldr	r0, [sp]
   1ea88:	str	r1, [r0, #16]
   1ea8c:	ldr	r0, [sp, #8]
   1ea90:	ldr	r2, [sp]
   1ea94:	str	r0, [r2, #24]
   1ea98:	ldr	r0, [sp, #4]
   1ea9c:	ldr	r2, [sp]
   1eaa0:	str	r0, [r2, #28]
   1eaa4:	ldr	r0, [fp, #8]
   1eaa8:	ldr	r2, [sp]
   1eaac:	str	r0, [r2, #32]
   1eab0:	ldr	r0, [sp]
   1eab4:	str	r1, [r0, #36]	; 0x24
   1eab8:	ldr	r0, [sp]
   1eabc:	str	r0, [fp, #-4]
   1eac0:	b	1ead4 <ftello64@plt+0xd614>
   1eac4:	ldr	r0, [sp]
   1eac8:	bl	1e0fc <ftello64@plt+0xcc3c>
   1eacc:	movw	r0, #0
   1ead0:	str	r0, [fp, #-4]
   1ead4:	ldr	r0, [fp, #-4]
   1ead8:	mov	sp, fp
   1eadc:	pop	{fp, pc}
   1eae0:	push	{fp, lr}
   1eae4:	mov	fp, sp
   1eae8:	sub	sp, sp, #16
   1eaec:	str	r0, [fp, #-4]
   1eaf0:	str	r1, [sp, #8]
   1eaf4:	ldr	r0, [fp, #-4]
   1eaf8:	mov	r1, #3
   1eafc:	bl	21588 <ftello64@plt+0x100c8>
   1eb00:	str	r0, [sp, #4]
   1eb04:	ldr	r0, [sp, #4]
   1eb08:	ldr	r1, [sp, #8]
   1eb0c:	udiv	r2, r0, r1
   1eb10:	mls	r0, r2, r1, r0
   1eb14:	mov	sp, fp
   1eb18:	pop	{fp, pc}
   1eb1c:	sub	sp, sp, #8
   1eb20:	str	r0, [sp, #4]
   1eb24:	str	r1, [sp]
   1eb28:	ldr	r0, [sp, #4]
   1eb2c:	ldr	r1, [sp]
   1eb30:	cmp	r0, r1
   1eb34:	movw	r0, #0
   1eb38:	moveq	r0, #1
   1eb3c:	and	r0, r0, #1
   1eb40:	add	sp, sp, #8
   1eb44:	bx	lr
   1eb48:	sub	sp, sp, #16
   1eb4c:	str	r0, [sp, #8]
   1eb50:	ldr	r0, [sp, #8]
   1eb54:	ldr	r0, [r0, #20]
   1eb58:	str	r0, [sp, #4]
   1eb5c:	ldr	r0, [sp, #4]
   1eb60:	movw	r1, #12844	; 0x322c
   1eb64:	movt	r1, #2
   1eb68:	cmp	r0, r1
   1eb6c:	bne	1eb80 <ftello64@plt+0xd6c0>
   1eb70:	movw	r0, #1
   1eb74:	and	r0, r0, #1
   1eb78:	strb	r0, [sp, #15]
   1eb7c:	b	1ec84 <ftello64@plt+0xd7c4>
   1eb80:	vldr	s0, [pc, #268]	; 1ec94 <ftello64@plt+0xd7d4>
   1eb84:	vstr	s0, [sp]
   1eb88:	vldr	s0, [sp]
   1eb8c:	ldr	r0, [sp, #4]
   1eb90:	vldr	s2, [r0, #8]
   1eb94:	vcmpe.f32	s0, s2
   1eb98:	vmrs	APSR_nzcv, fpscr
   1eb9c:	bpl	1ec68 <ftello64@plt+0xd7a8>
   1eba0:	ldr	r0, [sp, #4]
   1eba4:	vldr	s0, [r0, #8]
   1eba8:	vldr	s2, [sp]
   1ebac:	vmov.f32	s4, #112	; 0x3f800000  1.0
   1ebb0:	vsub.f32	s2, s4, s2
   1ebb4:	vcmpe.f32	s0, s2
   1ebb8:	vmrs	APSR_nzcv, fpscr
   1ebbc:	bpl	1ec68 <ftello64@plt+0xd7a8>
   1ebc0:	vldr	s0, [sp]
   1ebc4:	vmov.f32	s2, #112	; 0x3f800000  1.0
   1ebc8:	vadd.f32	s0, s2, s0
   1ebcc:	ldr	r0, [sp, #4]
   1ebd0:	vldr	s2, [r0, #12]
   1ebd4:	vcmpe.f32	s0, s2
   1ebd8:	vmrs	APSR_nzcv, fpscr
   1ebdc:	bpl	1ec68 <ftello64@plt+0xd7a8>
   1ebe0:	vldr	s0, [pc, #176]	; 1ec98 <ftello64@plt+0xd7d8>
   1ebe4:	ldr	r0, [sp, #4]
   1ebe8:	vldr	s2, [r0]
   1ebec:	vcmpe.f32	s0, s2
   1ebf0:	vmrs	APSR_nzcv, fpscr
   1ebf4:	bhi	1ec68 <ftello64@plt+0xd7a8>
   1ebf8:	ldr	r0, [sp, #4]
   1ebfc:	vldr	s0, [r0]
   1ec00:	vldr	s2, [sp]
   1ec04:	vadd.f32	s0, s0, s2
   1ec08:	ldr	r0, [sp, #4]
   1ec0c:	vldr	s2, [r0, #4]
   1ec10:	vcmpe.f32	s0, s2
   1ec14:	vmrs	APSR_nzcv, fpscr
   1ec18:	bpl	1ec68 <ftello64@plt+0xd7a8>
   1ec1c:	ldr	r0, [sp, #4]
   1ec20:	vldr	s0, [r0, #4]
   1ec24:	vmov.f32	s2, #112	; 0x3f800000  1.0
   1ec28:	vcmpe.f32	s0, s2
   1ec2c:	vmrs	APSR_nzcv, fpscr
   1ec30:	bhi	1ec68 <ftello64@plt+0xd7a8>
   1ec34:	ldr	r0, [sp, #4]
   1ec38:	vldr	s0, [r0]
   1ec3c:	vldr	s2, [sp]
   1ec40:	vadd.f32	s0, s0, s2
   1ec44:	ldr	r0, [sp, #4]
   1ec48:	vldr	s2, [r0, #8]
   1ec4c:	vcmpe.f32	s0, s2
   1ec50:	vmrs	APSR_nzcv, fpscr
   1ec54:	bpl	1ec68 <ftello64@plt+0xd7a8>
   1ec58:	movw	r0, #1
   1ec5c:	and	r0, r0, #1
   1ec60:	strb	r0, [sp, #15]
   1ec64:	b	1ec84 <ftello64@plt+0xd7c4>
   1ec68:	ldr	r0, [sp, #8]
   1ec6c:	movw	r1, #12844	; 0x322c
   1ec70:	movt	r1, #2
   1ec74:	str	r1, [r0, #20]
   1ec78:	movw	r0, #0
   1ec7c:	and	r0, r0, #1
   1ec80:	strb	r0, [sp, #15]
   1ec84:	ldrb	r0, [sp, #15]
   1ec88:	and	r0, r0, #1
   1ec8c:	add	sp, sp, #16
   1ec90:	bx	lr
   1ec94:	stclcc	12, cr12, [ip, #820]	; 0x334
   1ec98:	andeq	r0, r0, r0
   1ec9c:	push	{fp, lr}
   1eca0:	mov	fp, sp
   1eca4:	sub	sp, sp, #16
   1eca8:	str	r0, [sp, #8]
   1ecac:	str	r1, [sp, #4]
   1ecb0:	ldr	r0, [sp, #4]
   1ecb4:	ldrb	r0, [r0, #16]
   1ecb8:	tst	r0, #1
   1ecbc:	bne	1ed0c <ftello64@plt+0xd84c>
   1ecc0:	vldr	s0, [pc, #128]	; 1ed48 <ftello64@plt+0xd888>
   1ecc4:	ldr	r0, [sp, #8]
   1ecc8:	vmov	s2, r0
   1eccc:	vcvt.f32.u32	s2, s2
   1ecd0:	ldr	r0, [sp, #4]
   1ecd4:	vldr	s4, [r0, #8]
   1ecd8:	vdiv.f32	s2, s2, s4
   1ecdc:	vstr	s2, [sp]
   1ece0:	vldr	s2, [sp]
   1ece4:	vcmpe.f32	s0, s2
   1ece8:	vmrs	APSR_nzcv, fpscr
   1ecec:	bhi	1ecfc <ftello64@plt+0xd83c>
   1ecf0:	movw	r0, #0
   1ecf4:	str	r0, [fp, #-4]
   1ecf8:	b	1ed3c <ftello64@plt+0xd87c>
   1ecfc:	vldr	s0, [sp]
   1ed00:	vcvt.u32.f32	s0, s0
   1ed04:	vmov	r0, s0
   1ed08:	str	r0, [sp, #8]
   1ed0c:	ldr	r0, [sp, #8]
   1ed10:	bl	1fc0c <ftello64@plt+0xe74c>
   1ed14:	ldr	r1, [pc, #48]	; 1ed4c <ftello64@plt+0xd88c>
   1ed18:	str	r0, [sp, #8]
   1ed1c:	ldr	r0, [sp, #8]
   1ed20:	cmp	r1, r0
   1ed24:	bcs	1ed34 <ftello64@plt+0xd874>
   1ed28:	movw	r0, #0
   1ed2c:	str	r0, [fp, #-4]
   1ed30:	b	1ed3c <ftello64@plt+0xd87c>
   1ed34:	ldr	r0, [sp, #8]
   1ed38:	str	r0, [fp, #-4]
   1ed3c:	ldr	r0, [fp, #-4]
   1ed40:	mov	sp, fp
   1ed44:	pop	{fp, pc}
   1ed48:	svcmi	0x00800000
   1ed4c:	svcne	0x00ffffff
   1ed50:	push	{fp, lr}
   1ed54:	mov	fp, sp
   1ed58:	sub	sp, sp, #24
   1ed5c:	str	r0, [fp, #-4]
   1ed60:	ldr	r0, [fp, #-4]
   1ed64:	ldr	r0, [r0]
   1ed68:	str	r0, [fp, #-8]
   1ed6c:	ldr	r0, [fp, #-8]
   1ed70:	ldr	r1, [fp, #-4]
   1ed74:	ldr	r1, [r1, #4]
   1ed78:	cmp	r0, r1
   1ed7c:	bcs	1ee80 <ftello64@plt+0xd9c0>
   1ed80:	ldr	r0, [fp, #-8]
   1ed84:	ldr	r0, [r0]
   1ed88:	movw	r1, #0
   1ed8c:	cmp	r0, r1
   1ed90:	beq	1ee6c <ftello64@plt+0xd9ac>
   1ed94:	ldr	r0, [fp, #-8]
   1ed98:	ldr	r0, [r0, #4]
   1ed9c:	str	r0, [sp, #12]
   1eda0:	ldr	r0, [sp, #12]
   1eda4:	movw	r1, #0
   1eda8:	cmp	r0, r1
   1edac:	beq	1ee24 <ftello64@plt+0xd964>
   1edb0:	ldr	r0, [fp, #-4]
   1edb4:	ldr	r0, [r0, #32]
   1edb8:	movw	r1, #0
   1edbc:	cmp	r0, r1
   1edc0:	beq	1ede4 <ftello64@plt+0xd924>
   1edc4:	ldr	r0, [fp, #-4]
   1edc8:	ldr	r0, [r0, #32]
   1edcc:	ldr	r1, [sp, #12]
   1edd0:	ldr	r1, [r1]
   1edd4:	str	r0, [sp, #4]
   1edd8:	mov	r0, r1
   1eddc:	ldr	r1, [sp, #4]
   1ede0:	blx	r1
   1ede4:	ldr	r0, [sp, #12]
   1ede8:	movw	r1, #0
   1edec:	str	r1, [r0]
   1edf0:	ldr	r0, [sp, #12]
   1edf4:	ldr	r0, [r0, #4]
   1edf8:	str	r0, [sp, #8]
   1edfc:	ldr	r0, [fp, #-4]
   1ee00:	ldr	r0, [r0, #36]	; 0x24
   1ee04:	ldr	r1, [sp, #12]
   1ee08:	str	r0, [r1, #4]
   1ee0c:	ldr	r0, [sp, #12]
   1ee10:	ldr	r1, [fp, #-4]
   1ee14:	str	r0, [r1, #36]	; 0x24
   1ee18:	ldr	r0, [sp, #8]
   1ee1c:	str	r0, [sp, #12]
   1ee20:	b	1eda0 <ftello64@plt+0xd8e0>
   1ee24:	ldr	r0, [fp, #-4]
   1ee28:	ldr	r0, [r0, #32]
   1ee2c:	movw	r1, #0
   1ee30:	cmp	r0, r1
   1ee34:	beq	1ee58 <ftello64@plt+0xd998>
   1ee38:	ldr	r0, [fp, #-4]
   1ee3c:	ldr	r0, [r0, #32]
   1ee40:	ldr	r1, [fp, #-8]
   1ee44:	ldr	r1, [r1]
   1ee48:	str	r0, [sp]
   1ee4c:	mov	r0, r1
   1ee50:	ldr	r1, [sp]
   1ee54:	blx	r1
   1ee58:	ldr	r0, [fp, #-8]
   1ee5c:	movw	r1, #0
   1ee60:	str	r1, [r0]
   1ee64:	ldr	r0, [fp, #-8]
   1ee68:	str	r1, [r0, #4]
   1ee6c:	b	1ee70 <ftello64@plt+0xd9b0>
   1ee70:	ldr	r0, [fp, #-8]
   1ee74:	add	r0, r0, #8
   1ee78:	str	r0, [fp, #-8]
   1ee7c:	b	1ed6c <ftello64@plt+0xd8ac>
   1ee80:	ldr	r0, [fp, #-4]
   1ee84:	movw	r1, #0
   1ee88:	str	r1, [r0, #12]
   1ee8c:	ldr	r0, [fp, #-4]
   1ee90:	str	r1, [r0, #16]
   1ee94:	mov	sp, fp
   1ee98:	pop	{fp, pc}
   1ee9c:	push	{fp, lr}
   1eea0:	mov	fp, sp
   1eea4:	sub	sp, sp, #24
   1eea8:	str	r0, [fp, #-4]
   1eeac:	ldr	r0, [fp, #-4]
   1eeb0:	ldr	r0, [r0, #32]
   1eeb4:	movw	r1, #0
   1eeb8:	cmp	r0, r1
   1eebc:	beq	1ef68 <ftello64@plt+0xdaa8>
   1eec0:	ldr	r0, [fp, #-4]
   1eec4:	ldr	r0, [r0, #16]
   1eec8:	cmp	r0, #0
   1eecc:	beq	1ef68 <ftello64@plt+0xdaa8>
   1eed0:	ldr	r0, [fp, #-4]
   1eed4:	ldr	r0, [r0]
   1eed8:	str	r0, [fp, #-8]
   1eedc:	ldr	r0, [fp, #-8]
   1eee0:	ldr	r1, [fp, #-4]
   1eee4:	ldr	r1, [r1, #4]
   1eee8:	cmp	r0, r1
   1eeec:	bcs	1ef64 <ftello64@plt+0xdaa4>
   1eef0:	ldr	r0, [fp, #-8]
   1eef4:	ldr	r0, [r0]
   1eef8:	movw	r1, #0
   1eefc:	cmp	r0, r1
   1ef00:	beq	1ef50 <ftello64@plt+0xda90>
   1ef04:	ldr	r0, [fp, #-8]
   1ef08:	str	r0, [sp, #12]
   1ef0c:	ldr	r0, [sp, #12]
   1ef10:	movw	r1, #0
   1ef14:	cmp	r0, r1
   1ef18:	beq	1ef4c <ftello64@plt+0xda8c>
   1ef1c:	ldr	r0, [fp, #-4]
   1ef20:	ldr	r0, [r0, #32]
   1ef24:	ldr	r1, [sp, #12]
   1ef28:	ldr	r1, [r1]
   1ef2c:	str	r0, [sp, #4]
   1ef30:	mov	r0, r1
   1ef34:	ldr	r1, [sp, #4]
   1ef38:	blx	r1
   1ef3c:	ldr	r0, [sp, #12]
   1ef40:	ldr	r0, [r0, #4]
   1ef44:	str	r0, [sp, #12]
   1ef48:	b	1ef0c <ftello64@plt+0xda4c>
   1ef4c:	b	1ef50 <ftello64@plt+0xda90>
   1ef50:	b	1ef54 <ftello64@plt+0xda94>
   1ef54:	ldr	r0, [fp, #-8]
   1ef58:	add	r0, r0, #8
   1ef5c:	str	r0, [fp, #-8]
   1ef60:	b	1eedc <ftello64@plt+0xda1c>
   1ef64:	b	1ef68 <ftello64@plt+0xdaa8>
   1ef68:	ldr	r0, [fp, #-4]
   1ef6c:	ldr	r0, [r0]
   1ef70:	str	r0, [fp, #-8]
   1ef74:	ldr	r0, [fp, #-8]
   1ef78:	ldr	r1, [fp, #-4]
   1ef7c:	ldr	r1, [r1, #4]
   1ef80:	cmp	r0, r1
   1ef84:	bcs	1efd8 <ftello64@plt+0xdb18>
   1ef88:	ldr	r0, [fp, #-8]
   1ef8c:	ldr	r0, [r0, #4]
   1ef90:	str	r0, [sp, #12]
   1ef94:	ldr	r0, [sp, #12]
   1ef98:	movw	r1, #0
   1ef9c:	cmp	r0, r1
   1efa0:	beq	1efc4 <ftello64@plt+0xdb04>
   1efa4:	ldr	r0, [sp, #12]
   1efa8:	ldr	r0, [r0, #4]
   1efac:	str	r0, [sp, #8]
   1efb0:	ldr	r0, [sp, #12]
   1efb4:	bl	1e0fc <ftello64@plt+0xcc3c>
   1efb8:	ldr	r0, [sp, #8]
   1efbc:	str	r0, [sp, #12]
   1efc0:	b	1ef94 <ftello64@plt+0xdad4>
   1efc4:	b	1efc8 <ftello64@plt+0xdb08>
   1efc8:	ldr	r0, [fp, #-8]
   1efcc:	add	r0, r0, #8
   1efd0:	str	r0, [fp, #-8]
   1efd4:	b	1ef74 <ftello64@plt+0xdab4>
   1efd8:	ldr	r0, [fp, #-4]
   1efdc:	ldr	r0, [r0, #36]	; 0x24
   1efe0:	str	r0, [sp, #12]
   1efe4:	ldr	r0, [sp, #12]
   1efe8:	movw	r1, #0
   1efec:	cmp	r0, r1
   1eff0:	beq	1f014 <ftello64@plt+0xdb54>
   1eff4:	ldr	r0, [sp, #12]
   1eff8:	ldr	r0, [r0, #4]
   1effc:	str	r0, [sp, #8]
   1f000:	ldr	r0, [sp, #12]
   1f004:	bl	1e0fc <ftello64@plt+0xcc3c>
   1f008:	ldr	r0, [sp, #8]
   1f00c:	str	r0, [sp, #12]
   1f010:	b	1efe4 <ftello64@plt+0xdb24>
   1f014:	ldr	r0, [fp, #-4]
   1f018:	ldr	r0, [r0]
   1f01c:	bl	1e0fc <ftello64@plt+0xcc3c>
   1f020:	ldr	r0, [fp, #-4]
   1f024:	bl	1e0fc <ftello64@plt+0xcc3c>
   1f028:	mov	sp, fp
   1f02c:	pop	{fp, pc}
   1f030:	push	{fp, lr}
   1f034:	mov	fp, sp
   1f038:	sub	sp, sp, #64	; 0x40
   1f03c:	str	r0, [fp, #-8]
   1f040:	str	r1, [fp, #-12]
   1f044:	ldr	r0, [fp, #-12]
   1f048:	ldr	r1, [fp, #-8]
   1f04c:	ldr	r1, [r1, #20]
   1f050:	bl	1ec9c <ftello64@plt+0xd7dc>
   1f054:	str	r0, [sp, #4]
   1f058:	ldr	r0, [sp, #4]
   1f05c:	cmp	r0, #0
   1f060:	bne	1f074 <ftello64@plt+0xdbb4>
   1f064:	movw	r0, #0
   1f068:	and	r0, r0, #1
   1f06c:	strb	r0, [fp, #-1]
   1f070:	b	1f24c <ftello64@plt+0xdd8c>
   1f074:	ldr	r0, [sp, #4]
   1f078:	ldr	r1, [fp, #-8]
   1f07c:	ldr	r1, [r1, #8]
   1f080:	cmp	r0, r1
   1f084:	bne	1f098 <ftello64@plt+0xdbd8>
   1f088:	movw	r0, #1
   1f08c:	and	r0, r0, #1
   1f090:	strb	r0, [fp, #-1]
   1f094:	b	1f24c <ftello64@plt+0xdd8c>
   1f098:	add	r0, sp, #12
   1f09c:	str	r0, [sp, #8]
   1f0a0:	ldr	r0, [sp, #4]
   1f0a4:	movw	r1, #8
   1f0a8:	bl	1dbc0 <ftello64@plt+0xc700>
   1f0ac:	ldr	r1, [sp, #8]
   1f0b0:	str	r0, [r1]
   1f0b4:	ldr	r0, [sp, #8]
   1f0b8:	ldr	r0, [r0]
   1f0bc:	movw	r1, #0
   1f0c0:	cmp	r0, r1
   1f0c4:	bne	1f0d8 <ftello64@plt+0xdc18>
   1f0c8:	movw	r0, #0
   1f0cc:	and	r0, r0, #1
   1f0d0:	strb	r0, [fp, #-1]
   1f0d4:	b	1f24c <ftello64@plt+0xdd8c>
   1f0d8:	ldr	r0, [sp, #4]
   1f0dc:	ldr	r1, [sp, #8]
   1f0e0:	str	r0, [r1, #8]
   1f0e4:	ldr	r0, [sp, #8]
   1f0e8:	ldr	r0, [r0]
   1f0ec:	ldr	r1, [sp, #4]
   1f0f0:	add	r0, r0, r1, lsl #3
   1f0f4:	ldr	r1, [sp, #8]
   1f0f8:	str	r0, [r1, #4]
   1f0fc:	ldr	r0, [sp, #8]
   1f100:	movw	r1, #0
   1f104:	str	r1, [r0, #12]
   1f108:	ldr	r0, [sp, #8]
   1f10c:	str	r1, [r0, #16]
   1f110:	ldr	r0, [fp, #-8]
   1f114:	ldr	r0, [r0, #20]
   1f118:	ldr	r1, [sp, #8]
   1f11c:	str	r0, [r1, #20]
   1f120:	ldr	r0, [fp, #-8]
   1f124:	ldr	r0, [r0, #24]
   1f128:	ldr	r1, [sp, #8]
   1f12c:	str	r0, [r1, #24]
   1f130:	ldr	r0, [fp, #-8]
   1f134:	ldr	r0, [r0, #28]
   1f138:	ldr	r1, [sp, #8]
   1f13c:	str	r0, [r1, #28]
   1f140:	ldr	r0, [fp, #-8]
   1f144:	ldr	r0, [r0, #32]
   1f148:	ldr	r1, [sp, #8]
   1f14c:	str	r0, [r1, #32]
   1f150:	ldr	r0, [fp, #-8]
   1f154:	ldr	r0, [r0, #36]	; 0x24
   1f158:	ldr	r1, [sp, #8]
   1f15c:	str	r0, [r1, #36]	; 0x24
   1f160:	ldr	r0, [sp, #8]
   1f164:	ldr	r1, [fp, #-8]
   1f168:	movw	r2, #0
   1f16c:	and	r2, r2, #1
   1f170:	bl	1f25c <ftello64@plt+0xdd9c>
   1f174:	tst	r0, #1
   1f178:	beq	1f1e8 <ftello64@plt+0xdd28>
   1f17c:	ldr	r0, [fp, #-8]
   1f180:	ldr	r0, [r0]
   1f184:	bl	1e0fc <ftello64@plt+0xcc3c>
   1f188:	ldr	r0, [sp, #8]
   1f18c:	ldr	r0, [r0]
   1f190:	ldr	r1, [fp, #-8]
   1f194:	str	r0, [r1]
   1f198:	ldr	r0, [sp, #8]
   1f19c:	ldr	r0, [r0, #4]
   1f1a0:	ldr	r1, [fp, #-8]
   1f1a4:	str	r0, [r1, #4]
   1f1a8:	ldr	r0, [sp, #8]
   1f1ac:	ldr	r0, [r0, #8]
   1f1b0:	ldr	r1, [fp, #-8]
   1f1b4:	str	r0, [r1, #8]
   1f1b8:	ldr	r0, [sp, #8]
   1f1bc:	ldr	r0, [r0, #12]
   1f1c0:	ldr	r1, [fp, #-8]
   1f1c4:	str	r0, [r1, #12]
   1f1c8:	ldr	r0, [sp, #8]
   1f1cc:	ldr	r0, [r0, #36]	; 0x24
   1f1d0:	ldr	r1, [fp, #-8]
   1f1d4:	str	r0, [r1, #36]	; 0x24
   1f1d8:	movw	r0, #1
   1f1dc:	and	r0, r0, #1
   1f1e0:	strb	r0, [fp, #-1]
   1f1e4:	b	1f24c <ftello64@plt+0xdd8c>
   1f1e8:	ldr	r0, [sp, #8]
   1f1ec:	ldr	r0, [r0, #36]	; 0x24
   1f1f0:	ldr	r1, [fp, #-8]
   1f1f4:	str	r0, [r1, #36]	; 0x24
   1f1f8:	ldr	r0, [fp, #-8]
   1f1fc:	ldr	r1, [sp, #8]
   1f200:	movw	r2, #1
   1f204:	and	r2, r2, #1
   1f208:	bl	1f25c <ftello64@plt+0xdd9c>
   1f20c:	tst	r0, #1
   1f210:	beq	1f230 <ftello64@plt+0xdd70>
   1f214:	ldr	r0, [fp, #-8]
   1f218:	ldr	r1, [sp, #8]
   1f21c:	movw	r2, #0
   1f220:	and	r2, r2, #1
   1f224:	bl	1f25c <ftello64@plt+0xdd9c>
   1f228:	tst	r0, #1
   1f22c:	bne	1f234 <ftello64@plt+0xdd74>
   1f230:	bl	11490 <abort@plt>
   1f234:	ldr	r0, [sp, #8]
   1f238:	ldr	r0, [r0]
   1f23c:	bl	1e0fc <ftello64@plt+0xcc3c>
   1f240:	movw	r0, #0
   1f244:	and	r0, r0, #1
   1f248:	strb	r0, [fp, #-1]
   1f24c:	ldrb	r0, [fp, #-1]
   1f250:	and	r0, r0, #1
   1f254:	mov	sp, fp
   1f258:	pop	{fp, pc}
   1f25c:	push	{fp, lr}
   1f260:	mov	fp, sp
   1f264:	sub	sp, sp, #40	; 0x28
   1f268:	str	r0, [fp, #-8]
   1f26c:	str	r1, [fp, #-12]
   1f270:	and	r0, r2, #1
   1f274:	strb	r0, [fp, #-13]
   1f278:	ldr	r0, [fp, #-12]
   1f27c:	ldr	r0, [r0]
   1f280:	str	r0, [sp, #20]
   1f284:	ldr	r0, [sp, #20]
   1f288:	ldr	r1, [fp, #-12]
   1f28c:	ldr	r1, [r1, #4]
   1f290:	cmp	r0, r1
   1f294:	bcs	1f450 <ftello64@plt+0xdf90>
   1f298:	ldr	r0, [sp, #20]
   1f29c:	ldr	r0, [r0]
   1f2a0:	movw	r1, #0
   1f2a4:	cmp	r0, r1
   1f2a8:	beq	1f43c <ftello64@plt+0xdf7c>
   1f2ac:	ldr	r0, [sp, #20]
   1f2b0:	ldr	r0, [r0, #4]
   1f2b4:	str	r0, [sp, #16]
   1f2b8:	ldr	r0, [sp, #16]
   1f2bc:	movw	r1, #0
   1f2c0:	cmp	r0, r1
   1f2c4:	beq	1f35c <ftello64@plt+0xde9c>
   1f2c8:	ldr	r0, [sp, #16]
   1f2cc:	ldr	r0, [r0]
   1f2d0:	str	r0, [sp, #8]
   1f2d4:	ldr	r0, [fp, #-8]
   1f2d8:	ldr	r1, [sp, #8]
   1f2dc:	bl	1e508 <ftello64@plt+0xd048>
   1f2e0:	str	r0, [sp, #4]
   1f2e4:	ldr	r0, [sp, #16]
   1f2e8:	ldr	r0, [r0, #4]
   1f2ec:	str	r0, [sp, #12]
   1f2f0:	ldr	r0, [sp, #4]
   1f2f4:	ldr	r0, [r0]
   1f2f8:	movw	r1, #0
   1f2fc:	cmp	r0, r1
   1f300:	beq	1f324 <ftello64@plt+0xde64>
   1f304:	ldr	r0, [sp, #4]
   1f308:	ldr	r0, [r0, #4]
   1f30c:	ldr	r1, [sp, #16]
   1f310:	str	r0, [r1, #4]
   1f314:	ldr	r0, [sp, #16]
   1f318:	ldr	r1, [sp, #4]
   1f31c:	str	r0, [r1, #4]
   1f320:	b	1f34c <ftello64@plt+0xde8c>
   1f324:	ldr	r0, [sp, #8]
   1f328:	ldr	r1, [sp, #4]
   1f32c:	str	r0, [r1]
   1f330:	ldr	r0, [fp, #-8]
   1f334:	ldr	r1, [r0, #12]
   1f338:	add	r1, r1, #1
   1f33c:	str	r1, [r0, #12]
   1f340:	ldr	r0, [fp, #-8]
   1f344:	ldr	r1, [sp, #16]
   1f348:	bl	1fd64 <ftello64@plt+0xe8a4>
   1f34c:	b	1f350 <ftello64@plt+0xde90>
   1f350:	ldr	r0, [sp, #12]
   1f354:	str	r0, [sp, #16]
   1f358:	b	1f2b8 <ftello64@plt+0xddf8>
   1f35c:	ldr	r0, [sp, #20]
   1f360:	ldr	r0, [r0]
   1f364:	str	r0, [sp, #8]
   1f368:	ldr	r0, [sp, #20]
   1f36c:	movw	r1, #0
   1f370:	str	r1, [r0, #4]
   1f374:	ldrb	r0, [fp, #-13]
   1f378:	tst	r0, #1
   1f37c:	beq	1f384 <ftello64@plt+0xdec4>
   1f380:	b	1f440 <ftello64@plt+0xdf80>
   1f384:	ldr	r0, [fp, #-8]
   1f388:	ldr	r1, [sp, #8]
   1f38c:	bl	1e508 <ftello64@plt+0xd048>
   1f390:	str	r0, [sp, #4]
   1f394:	ldr	r0, [sp, #4]
   1f398:	ldr	r0, [r0]
   1f39c:	movw	r1, #0
   1f3a0:	cmp	r0, r1
   1f3a4:	beq	1f400 <ftello64@plt+0xdf40>
   1f3a8:	ldr	r0, [fp, #-8]
   1f3ac:	bl	1f914 <ftello64@plt+0xe454>
   1f3b0:	str	r0, [sp]
   1f3b4:	ldr	r0, [sp]
   1f3b8:	movw	r1, #0
   1f3bc:	cmp	r0, r1
   1f3c0:	bne	1f3d4 <ftello64@plt+0xdf14>
   1f3c4:	movw	r0, #0
   1f3c8:	and	r0, r0, #1
   1f3cc:	strb	r0, [fp, #-1]
   1f3d0:	b	1f45c <ftello64@plt+0xdf9c>
   1f3d4:	ldr	r0, [sp, #8]
   1f3d8:	ldr	r1, [sp]
   1f3dc:	str	r0, [r1]
   1f3e0:	ldr	r0, [sp, #4]
   1f3e4:	ldr	r0, [r0, #4]
   1f3e8:	ldr	r1, [sp]
   1f3ec:	str	r0, [r1, #4]
   1f3f0:	ldr	r0, [sp]
   1f3f4:	ldr	r1, [sp, #4]
   1f3f8:	str	r0, [r1, #4]
   1f3fc:	b	1f41c <ftello64@plt+0xdf5c>
   1f400:	ldr	r0, [sp, #8]
   1f404:	ldr	r1, [sp, #4]
   1f408:	str	r0, [r1]
   1f40c:	ldr	r0, [fp, #-8]
   1f410:	ldr	r1, [r0, #12]
   1f414:	add	r1, r1, #1
   1f418:	str	r1, [r0, #12]
   1f41c:	ldr	r0, [sp, #20]
   1f420:	movw	r1, #0
   1f424:	str	r1, [r0]
   1f428:	ldr	r0, [fp, #-12]
   1f42c:	ldr	r1, [r0, #12]
   1f430:	mvn	r2, #0
   1f434:	add	r1, r1, r2
   1f438:	str	r1, [r0, #12]
   1f43c:	b	1f440 <ftello64@plt+0xdf80>
   1f440:	ldr	r0, [sp, #20]
   1f444:	add	r0, r0, #8
   1f448:	str	r0, [sp, #20]
   1f44c:	b	1f284 <ftello64@plt+0xddc4>
   1f450:	movw	r0, #1
   1f454:	and	r0, r0, #1
   1f458:	strb	r0, [fp, #-1]
   1f45c:	ldrb	r0, [fp, #-1]
   1f460:	and	r0, r0, #1
   1f464:	mov	sp, fp
   1f468:	pop	{fp, pc}
   1f46c:	push	{fp, lr}
   1f470:	mov	fp, sp
   1f474:	sub	sp, sp, #40	; 0x28
   1f478:	str	r0, [fp, #-8]
   1f47c:	str	r1, [fp, #-12]
   1f480:	str	r2, [fp, #-16]
   1f484:	ldr	r0, [fp, #-12]
   1f488:	movw	r1, #0
   1f48c:	cmp	r0, r1
   1f490:	bne	1f498 <ftello64@plt+0xdfd8>
   1f494:	bl	11490 <abort@plt>
   1f498:	ldr	r0, [fp, #-8]
   1f49c:	ldr	r1, [fp, #-12]
   1f4a0:	add	r2, sp, #16
   1f4a4:	movw	r3, #0
   1f4a8:	and	r3, r3, #1
   1f4ac:	bl	1f718 <ftello64@plt+0xe258>
   1f4b0:	str	r0, [sp, #20]
   1f4b4:	movw	r1, #0
   1f4b8:	cmp	r0, r1
   1f4bc:	beq	1f4e8 <ftello64@plt+0xe028>
   1f4c0:	ldr	r0, [fp, #-16]
   1f4c4:	movw	r1, #0
   1f4c8:	cmp	r0, r1
   1f4cc:	beq	1f4dc <ftello64@plt+0xe01c>
   1f4d0:	ldr	r0, [sp, #20]
   1f4d4:	ldr	r1, [fp, #-16]
   1f4d8:	str	r0, [r1]
   1f4dc:	movw	r0, #0
   1f4e0:	str	r0, [fp, #-4]
   1f4e4:	b	1f708 <ftello64@plt+0xe248>
   1f4e8:	ldr	r0, [fp, #-8]
   1f4ec:	ldr	r0, [r0, #12]
   1f4f0:	vmov	s0, r0
   1f4f4:	vcvt.f32.u32	s0, s0
   1f4f8:	ldr	r0, [fp, #-8]
   1f4fc:	ldr	r0, [r0, #20]
   1f500:	vldr	s2, [r0, #8]
   1f504:	ldr	r0, [fp, #-8]
   1f508:	ldr	r0, [r0, #8]
   1f50c:	vmov	s4, r0
   1f510:	vcvt.f32.u32	s4, s4
   1f514:	vmul.f32	s2, s2, s4
   1f518:	vcmpe.f32	s0, s2
   1f51c:	vmrs	APSR_nzcv, fpscr
   1f520:	ble	1f654 <ftello64@plt+0xe194>
   1f524:	ldr	r0, [fp, #-8]
   1f528:	bl	1eb48 <ftello64@plt+0xd688>
   1f52c:	ldr	r1, [fp, #-8]
   1f530:	ldr	r1, [r1, #12]
   1f534:	vmov	s0, r1
   1f538:	vcvt.f32.u32	s0, s0
   1f53c:	ldr	r1, [fp, #-8]
   1f540:	ldr	r1, [r1, #20]
   1f544:	vldr	s2, [r1, #8]
   1f548:	ldr	r1, [fp, #-8]
   1f54c:	ldr	r1, [r1, #8]
   1f550:	vmov	s4, r1
   1f554:	vcvt.f32.u32	s4, s4
   1f558:	vmul.f32	s2, s2, s4
   1f55c:	vcmpe.f32	s0, s2
   1f560:	vmrs	APSR_nzcv, fpscr
   1f564:	ble	1f650 <ftello64@plt+0xe190>
   1f568:	ldr	r0, [fp, #-8]
   1f56c:	ldr	r0, [r0, #20]
   1f570:	str	r0, [sp, #12]
   1f574:	ldr	r0, [sp, #12]
   1f578:	ldrb	r0, [r0, #16]
   1f57c:	tst	r0, #1
   1f580:	beq	1f5a8 <ftello64@plt+0xe0e8>
   1f584:	ldr	r0, [fp, #-8]
   1f588:	ldr	r0, [r0, #8]
   1f58c:	vmov	s0, r0
   1f590:	vcvt.f32.u32	s0, s0
   1f594:	ldr	r0, [sp, #12]
   1f598:	vldr	s2, [r0, #12]
   1f59c:	vmul.f32	s0, s0, s2
   1f5a0:	vstr	s0, [sp]
   1f5a4:	b	1f5d4 <ftello64@plt+0xe114>
   1f5a8:	ldr	r0, [fp, #-8]
   1f5ac:	ldr	r0, [r0, #8]
   1f5b0:	vmov	s0, r0
   1f5b4:	vcvt.f32.u32	s0, s0
   1f5b8:	ldr	r0, [sp, #12]
   1f5bc:	vldr	s2, [r0, #12]
   1f5c0:	vmul.f32	s0, s0, s2
   1f5c4:	ldr	r0, [sp, #12]
   1f5c8:	vldr	s2, [r0, #8]
   1f5cc:	vmul.f32	s0, s0, s2
   1f5d0:	vstr	s0, [sp]
   1f5d4:	vldr	s0, [sp]
   1f5d8:	vldr	s2, [pc, #308]	; 1f714 <ftello64@plt+0xe254>
   1f5dc:	vstr	s0, [sp, #8]
   1f5e0:	vldr	s0, [sp, #8]
   1f5e4:	vcmpe.f32	s2, s0
   1f5e8:	vmrs	APSR_nzcv, fpscr
   1f5ec:	bhi	1f5fc <ftello64@plt+0xe13c>
   1f5f0:	mvn	r0, #0
   1f5f4:	str	r0, [fp, #-4]
   1f5f8:	b	1f708 <ftello64@plt+0xe248>
   1f5fc:	ldr	r0, [fp, #-8]
   1f600:	vldr	s0, [sp, #8]
   1f604:	vcvt.u32.f32	s0, s0
   1f608:	vmov	r1, s0
   1f60c:	bl	1f030 <ftello64@plt+0xdb70>
   1f610:	tst	r0, #1
   1f614:	bne	1f624 <ftello64@plt+0xe164>
   1f618:	mvn	r0, #0
   1f61c:	str	r0, [fp, #-4]
   1f620:	b	1f708 <ftello64@plt+0xe248>
   1f624:	ldr	r0, [fp, #-8]
   1f628:	ldr	r1, [fp, #-12]
   1f62c:	add	r2, sp, #16
   1f630:	movw	r3, #0
   1f634:	and	r3, r3, #1
   1f638:	bl	1f718 <ftello64@plt+0xe258>
   1f63c:	movw	r1, #0
   1f640:	cmp	r0, r1
   1f644:	beq	1f64c <ftello64@plt+0xe18c>
   1f648:	bl	11490 <abort@plt>
   1f64c:	b	1f650 <ftello64@plt+0xe190>
   1f650:	b	1f654 <ftello64@plt+0xe194>
   1f654:	ldr	r0, [sp, #16]
   1f658:	ldr	r0, [r0]
   1f65c:	movw	r1, #0
   1f660:	cmp	r0, r1
   1f664:	beq	1f6d4 <ftello64@plt+0xe214>
   1f668:	ldr	r0, [fp, #-8]
   1f66c:	bl	1f914 <ftello64@plt+0xe454>
   1f670:	str	r0, [sp, #4]
   1f674:	ldr	r0, [sp, #4]
   1f678:	movw	r1, #0
   1f67c:	cmp	r0, r1
   1f680:	bne	1f690 <ftello64@plt+0xe1d0>
   1f684:	mvn	r0, #0
   1f688:	str	r0, [fp, #-4]
   1f68c:	b	1f708 <ftello64@plt+0xe248>
   1f690:	ldr	r0, [fp, #-12]
   1f694:	ldr	r1, [sp, #4]
   1f698:	str	r0, [r1]
   1f69c:	ldr	r0, [sp, #16]
   1f6a0:	ldr	r0, [r0, #4]
   1f6a4:	ldr	r1, [sp, #4]
   1f6a8:	str	r0, [r1, #4]
   1f6ac:	ldr	r0, [sp, #4]
   1f6b0:	ldr	r1, [sp, #16]
   1f6b4:	str	r0, [r1, #4]
   1f6b8:	ldr	r0, [fp, #-8]
   1f6bc:	ldr	r1, [r0, #16]
   1f6c0:	add	r1, r1, #1
   1f6c4:	str	r1, [r0, #16]
   1f6c8:	movw	r0, #1
   1f6cc:	str	r0, [fp, #-4]
   1f6d0:	b	1f708 <ftello64@plt+0xe248>
   1f6d4:	ldr	r0, [fp, #-12]
   1f6d8:	ldr	r1, [sp, #16]
   1f6dc:	str	r0, [r1]
   1f6e0:	ldr	r0, [fp, #-8]
   1f6e4:	ldr	r1, [r0, #16]
   1f6e8:	add	r1, r1, #1
   1f6ec:	str	r1, [r0, #16]
   1f6f0:	ldr	r0, [fp, #-8]
   1f6f4:	ldr	r1, [r0, #12]
   1f6f8:	add	r1, r1, #1
   1f6fc:	str	r1, [r0, #12]
   1f700:	movw	r0, #1
   1f704:	str	r0, [fp, #-4]
   1f708:	ldr	r0, [fp, #-4]
   1f70c:	mov	sp, fp
   1f710:	pop	{fp, pc}
   1f714:	svcmi	0x00800000
   1f718:	push	{fp, lr}
   1f71c:	mov	fp, sp
   1f720:	sub	sp, sp, #56	; 0x38
   1f724:	str	r0, [fp, #-8]
   1f728:	str	r1, [fp, #-12]
   1f72c:	str	r2, [fp, #-16]
   1f730:	and	r0, r3, #1
   1f734:	strb	r0, [fp, #-17]	; 0xffffffef
   1f738:	ldr	r0, [fp, #-8]
   1f73c:	ldr	r1, [fp, #-12]
   1f740:	bl	1e508 <ftello64@plt+0xd048>
   1f744:	str	r0, [fp, #-24]	; 0xffffffe8
   1f748:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f74c:	ldr	r1, [fp, #-16]
   1f750:	str	r0, [r1]
   1f754:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f758:	ldr	r0, [r0]
   1f75c:	movw	r1, #0
   1f760:	cmp	r0, r1
   1f764:	bne	1f774 <ftello64@plt+0xe2b4>
   1f768:	movw	r0, #0
   1f76c:	str	r0, [fp, #-4]
   1f770:	b	1f908 <ftello64@plt+0xe448>
   1f774:	ldr	r0, [fp, #-12]
   1f778:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1f77c:	ldr	r1, [r1]
   1f780:	cmp	r0, r1
   1f784:	beq	1f7b8 <ftello64@plt+0xe2f8>
   1f788:	ldr	r0, [fp, #-8]
   1f78c:	ldr	r0, [r0, #28]
   1f790:	ldr	r1, [fp, #-12]
   1f794:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1f798:	ldr	r2, [r2]
   1f79c:	str	r0, [sp, #8]
   1f7a0:	mov	r0, r1
   1f7a4:	mov	r1, r2
   1f7a8:	ldr	r2, [sp, #8]
   1f7ac:	blx	r2
   1f7b0:	tst	r0, #1
   1f7b4:	beq	1f834 <ftello64@plt+0xe374>
   1f7b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f7bc:	ldr	r0, [r0]
   1f7c0:	str	r0, [sp, #24]
   1f7c4:	ldrb	r0, [fp, #-17]	; 0xffffffef
   1f7c8:	tst	r0, #1
   1f7cc:	beq	1f828 <ftello64@plt+0xe368>
   1f7d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f7d4:	ldr	r0, [r0, #4]
   1f7d8:	movw	r1, #0
   1f7dc:	cmp	r0, r1
   1f7e0:	beq	1f818 <ftello64@plt+0xe358>
   1f7e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f7e8:	ldr	r0, [r0, #4]
   1f7ec:	str	r0, [sp, #20]
   1f7f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f7f4:	ldr	r1, [sp, #20]
   1f7f8:	ldr	r2, [r1]
   1f7fc:	str	r2, [r0]
   1f800:	ldr	r1, [r1, #4]
   1f804:	str	r1, [r0, #4]
   1f808:	ldr	r0, [fp, #-8]
   1f80c:	ldr	r1, [sp, #20]
   1f810:	bl	1fd64 <ftello64@plt+0xe8a4>
   1f814:	b	1f824 <ftello64@plt+0xe364>
   1f818:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f81c:	movw	r1, #0
   1f820:	str	r1, [r0]
   1f824:	b	1f828 <ftello64@plt+0xe368>
   1f828:	ldr	r0, [sp, #24]
   1f82c:	str	r0, [fp, #-4]
   1f830:	b	1f908 <ftello64@plt+0xe448>
   1f834:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f838:	str	r0, [sp, #28]
   1f83c:	ldr	r0, [sp, #28]
   1f840:	ldr	r0, [r0, #4]
   1f844:	movw	r1, #0
   1f848:	cmp	r0, r1
   1f84c:	beq	1f900 <ftello64@plt+0xe440>
   1f850:	ldr	r0, [fp, #-12]
   1f854:	ldr	r1, [sp, #28]
   1f858:	ldr	r1, [r1, #4]
   1f85c:	ldr	r1, [r1]
   1f860:	cmp	r0, r1
   1f864:	beq	1f89c <ftello64@plt+0xe3dc>
   1f868:	ldr	r0, [fp, #-8]
   1f86c:	ldr	r0, [r0, #28]
   1f870:	ldr	r1, [fp, #-12]
   1f874:	ldr	r2, [sp, #28]
   1f878:	ldr	r2, [r2, #4]
   1f87c:	ldr	r2, [r2]
   1f880:	str	r0, [sp, #4]
   1f884:	mov	r0, r1
   1f888:	mov	r1, r2
   1f88c:	ldr	r2, [sp, #4]
   1f890:	blx	r2
   1f894:	tst	r0, #1
   1f898:	beq	1f8ec <ftello64@plt+0xe42c>
   1f89c:	ldr	r0, [sp, #28]
   1f8a0:	ldr	r0, [r0, #4]
   1f8a4:	ldr	r0, [r0]
   1f8a8:	str	r0, [sp, #16]
   1f8ac:	ldrb	r0, [fp, #-17]	; 0xffffffef
   1f8b0:	tst	r0, #1
   1f8b4:	beq	1f8e0 <ftello64@plt+0xe420>
   1f8b8:	ldr	r0, [sp, #28]
   1f8bc:	ldr	r0, [r0, #4]
   1f8c0:	str	r0, [sp, #12]
   1f8c4:	ldr	r0, [sp, #12]
   1f8c8:	ldr	r0, [r0, #4]
   1f8cc:	ldr	r1, [sp, #28]
   1f8d0:	str	r0, [r1, #4]
   1f8d4:	ldr	r0, [fp, #-8]
   1f8d8:	ldr	r1, [sp, #12]
   1f8dc:	bl	1fd64 <ftello64@plt+0xe8a4>
   1f8e0:	ldr	r0, [sp, #16]
   1f8e4:	str	r0, [fp, #-4]
   1f8e8:	b	1f908 <ftello64@plt+0xe448>
   1f8ec:	b	1f8f0 <ftello64@plt+0xe430>
   1f8f0:	ldr	r0, [sp, #28]
   1f8f4:	ldr	r0, [r0, #4]
   1f8f8:	str	r0, [sp, #28]
   1f8fc:	b	1f83c <ftello64@plt+0xe37c>
   1f900:	movw	r0, #0
   1f904:	str	r0, [fp, #-4]
   1f908:	ldr	r0, [fp, #-4]
   1f90c:	mov	sp, fp
   1f910:	pop	{fp, pc}
   1f914:	push	{fp, lr}
   1f918:	mov	fp, sp
   1f91c:	sub	sp, sp, #8
   1f920:	str	r0, [sp, #4]
   1f924:	ldr	r0, [sp, #4]
   1f928:	ldr	r0, [r0, #36]	; 0x24
   1f92c:	movw	r1, #0
   1f930:	cmp	r0, r1
   1f934:	beq	1f958 <ftello64@plt+0xe498>
   1f938:	ldr	r0, [sp, #4]
   1f93c:	ldr	r0, [r0, #36]	; 0x24
   1f940:	str	r0, [sp]
   1f944:	ldr	r0, [sp]
   1f948:	ldr	r0, [r0, #4]
   1f94c:	ldr	r1, [sp, #4]
   1f950:	str	r0, [r1, #36]	; 0x24
   1f954:	b	1f964 <ftello64@plt+0xe4a4>
   1f958:	movw	r0, #8
   1f95c:	bl	1dc5c <ftello64@plt+0xc79c>
   1f960:	str	r0, [sp]
   1f964:	ldr	r0, [sp]
   1f968:	mov	sp, fp
   1f96c:	pop	{fp, pc}
   1f970:	push	{fp, lr}
   1f974:	mov	fp, sp
   1f978:	sub	sp, sp, #24
   1f97c:	str	r0, [fp, #-4]
   1f980:	str	r1, [fp, #-8]
   1f984:	ldr	r0, [fp, #-4]
   1f988:	ldr	r1, [fp, #-8]
   1f98c:	add	r2, sp, #12
   1f990:	bl	1f46c <ftello64@plt+0xdfac>
   1f994:	str	r0, [sp, #8]
   1f998:	ldr	r0, [sp, #8]
   1f99c:	cmn	r0, #1
   1f9a0:	bne	1f9b0 <ftello64@plt+0xe4f0>
   1f9a4:	movw	r0, #0
   1f9a8:	str	r0, [sp, #4]
   1f9ac:	b	1f9d8 <ftello64@plt+0xe518>
   1f9b0:	ldr	r0, [sp, #8]
   1f9b4:	cmp	r0, #0
   1f9b8:	bne	1f9c8 <ftello64@plt+0xe508>
   1f9bc:	ldr	r0, [sp, #12]
   1f9c0:	str	r0, [sp]
   1f9c4:	b	1f9d0 <ftello64@plt+0xe510>
   1f9c8:	ldr	r0, [fp, #-8]
   1f9cc:	str	r0, [sp]
   1f9d0:	ldr	r0, [sp]
   1f9d4:	str	r0, [sp, #4]
   1f9d8:	ldr	r0, [sp, #4]
   1f9dc:	mov	sp, fp
   1f9e0:	pop	{fp, pc}
   1f9e4:	push	{fp, lr}
   1f9e8:	mov	fp, sp
   1f9ec:	sub	sp, sp, #40	; 0x28
   1f9f0:	str	r0, [fp, #-8]
   1f9f4:	str	r1, [fp, #-12]
   1f9f8:	ldr	r0, [fp, #-8]
   1f9fc:	ldr	r1, [fp, #-12]
   1fa00:	add	r2, sp, #20
   1fa04:	movw	r3, #1
   1fa08:	and	r3, r3, #1
   1fa0c:	bl	1f718 <ftello64@plt+0xe258>
   1fa10:	str	r0, [fp, #-16]
   1fa14:	ldr	r0, [fp, #-16]
   1fa18:	movw	r1, #0
   1fa1c:	cmp	r0, r1
   1fa20:	bne	1fa30 <ftello64@plt+0xe570>
   1fa24:	movw	r0, #0
   1fa28:	str	r0, [fp, #-4]
   1fa2c:	b	1fbd8 <ftello64@plt+0xe718>
   1fa30:	ldr	r0, [fp, #-8]
   1fa34:	ldr	r1, [r0, #16]
   1fa38:	mvn	r2, #0
   1fa3c:	add	r1, r1, r2
   1fa40:	str	r1, [r0, #16]
   1fa44:	ldr	r0, [sp, #20]
   1fa48:	ldr	r0, [r0]
   1fa4c:	movw	r1, #0
   1fa50:	cmp	r0, r1
   1fa54:	bne	1fbd0 <ftello64@plt+0xe710>
   1fa58:	ldr	r0, [fp, #-8]
   1fa5c:	ldr	r1, [r0, #12]
   1fa60:	mvn	r2, #0
   1fa64:	add	r1, r1, r2
   1fa68:	str	r1, [r0, #12]
   1fa6c:	ldr	r0, [fp, #-8]
   1fa70:	ldr	r0, [r0, #12]
   1fa74:	vmov	s0, r0
   1fa78:	vcvt.f32.u32	s0, s0
   1fa7c:	ldr	r0, [fp, #-8]
   1fa80:	ldr	r0, [r0, #20]
   1fa84:	vldr	s2, [r0]
   1fa88:	ldr	r0, [fp, #-8]
   1fa8c:	ldr	r0, [r0, #8]
   1fa90:	vmov	s4, r0
   1fa94:	vcvt.f32.u32	s4, s4
   1fa98:	vmul.f32	s2, s2, s4
   1fa9c:	vcmpe.f32	s0, s2
   1faa0:	vmrs	APSR_nzcv, fpscr
   1faa4:	bpl	1fbcc <ftello64@plt+0xe70c>
   1faa8:	ldr	r0, [fp, #-8]
   1faac:	bl	1eb48 <ftello64@plt+0xd688>
   1fab0:	ldr	r1, [fp, #-8]
   1fab4:	ldr	r1, [r1, #12]
   1fab8:	vmov	s0, r1
   1fabc:	vcvt.f32.u32	s0, s0
   1fac0:	ldr	r1, [fp, #-8]
   1fac4:	ldr	r1, [r1, #20]
   1fac8:	vldr	s2, [r1]
   1facc:	ldr	r1, [fp, #-8]
   1fad0:	ldr	r1, [r1, #8]
   1fad4:	vmov	s4, r1
   1fad8:	vcvt.f32.u32	s4, s4
   1fadc:	vmul.f32	s2, s2, s4
   1fae0:	vcmpe.f32	s0, s2
   1fae4:	vmrs	APSR_nzcv, fpscr
   1fae8:	bpl	1fbc8 <ftello64@plt+0xe708>
   1faec:	ldr	r0, [fp, #-8]
   1faf0:	ldr	r0, [r0, #20]
   1faf4:	str	r0, [sp, #16]
   1faf8:	ldr	r0, [sp, #16]
   1fafc:	ldrb	r0, [r0, #16]
   1fb00:	tst	r0, #1
   1fb04:	beq	1fb2c <ftello64@plt+0xe66c>
   1fb08:	ldr	r0, [fp, #-8]
   1fb0c:	ldr	r0, [r0, #8]
   1fb10:	vmov	s0, r0
   1fb14:	vcvt.f32.u32	s0, s0
   1fb18:	ldr	r0, [sp, #16]
   1fb1c:	vldr	s2, [r0, #4]
   1fb20:	vmul.f32	s0, s0, s2
   1fb24:	vstr	s0, [sp]
   1fb28:	b	1fb58 <ftello64@plt+0xe698>
   1fb2c:	ldr	r0, [fp, #-8]
   1fb30:	ldr	r0, [r0, #8]
   1fb34:	vmov	s0, r0
   1fb38:	vcvt.f32.u32	s0, s0
   1fb3c:	ldr	r0, [sp, #16]
   1fb40:	vldr	s2, [r0, #4]
   1fb44:	vmul.f32	s0, s0, s2
   1fb48:	ldr	r0, [sp, #16]
   1fb4c:	vldr	s2, [r0, #8]
   1fb50:	vmul.f32	s0, s0, s2
   1fb54:	vstr	s0, [sp]
   1fb58:	vldr	s0, [sp]
   1fb5c:	vcvt.u32.f32	s0, s0
   1fb60:	vmov	r0, s0
   1fb64:	str	r0, [sp, #12]
   1fb68:	ldr	r0, [fp, #-8]
   1fb6c:	ldr	r1, [sp, #12]
   1fb70:	bl	1f030 <ftello64@plt+0xdb70>
   1fb74:	tst	r0, #1
   1fb78:	bne	1fbc4 <ftello64@plt+0xe704>
   1fb7c:	ldr	r0, [fp, #-8]
   1fb80:	ldr	r0, [r0, #36]	; 0x24
   1fb84:	str	r0, [sp, #8]
   1fb88:	ldr	r0, [sp, #8]
   1fb8c:	movw	r1, #0
   1fb90:	cmp	r0, r1
   1fb94:	beq	1fbb8 <ftello64@plt+0xe6f8>
   1fb98:	ldr	r0, [sp, #8]
   1fb9c:	ldr	r0, [r0, #4]
   1fba0:	str	r0, [sp, #4]
   1fba4:	ldr	r0, [sp, #8]
   1fba8:	bl	1e0fc <ftello64@plt+0xcc3c>
   1fbac:	ldr	r0, [sp, #4]
   1fbb0:	str	r0, [sp, #8]
   1fbb4:	b	1fb88 <ftello64@plt+0xe6c8>
   1fbb8:	ldr	r0, [fp, #-8]
   1fbbc:	movw	r1, #0
   1fbc0:	str	r1, [r0, #36]	; 0x24
   1fbc4:	b	1fbc8 <ftello64@plt+0xe708>
   1fbc8:	b	1fbcc <ftello64@plt+0xe70c>
   1fbcc:	b	1fbd0 <ftello64@plt+0xe710>
   1fbd0:	ldr	r0, [fp, #-16]
   1fbd4:	str	r0, [fp, #-4]
   1fbd8:	ldr	r0, [fp, #-4]
   1fbdc:	mov	sp, fp
   1fbe0:	pop	{fp, pc}
   1fbe4:	push	{fp, lr}
   1fbe8:	mov	fp, sp
   1fbec:	sub	sp, sp, #8
   1fbf0:	str	r0, [sp, #4]
   1fbf4:	str	r1, [sp]
   1fbf8:	ldr	r0, [sp, #4]
   1fbfc:	ldr	r1, [sp]
   1fc00:	bl	1f9e4 <ftello64@plt+0xe524>
   1fc04:	mov	sp, fp
   1fc08:	pop	{fp, pc}
   1fc0c:	push	{fp, lr}
   1fc10:	mov	fp, sp
   1fc14:	sub	sp, sp, #8
   1fc18:	str	r0, [sp, #4]
   1fc1c:	ldr	r0, [sp, #4]
   1fc20:	cmp	r0, #10
   1fc24:	bcs	1fc30 <ftello64@plt+0xe770>
   1fc28:	movw	r0, #10
   1fc2c:	str	r0, [sp, #4]
   1fc30:	ldr	r0, [sp, #4]
   1fc34:	orr	r0, r0, #1
   1fc38:	str	r0, [sp, #4]
   1fc3c:	ldr	r0, [sp, #4]
   1fc40:	mvn	r1, #0
   1fc44:	cmp	r1, r0
   1fc48:	movw	r0, #0
   1fc4c:	str	r0, [sp]
   1fc50:	beq	1fc68 <ftello64@plt+0xe7a8>
   1fc54:	ldr	r0, [sp, #4]
   1fc58:	bl	1fc90 <ftello64@plt+0xe7d0>
   1fc5c:	mvn	r1, #0
   1fc60:	eor	r0, r0, r1
   1fc64:	str	r0, [sp]
   1fc68:	ldr	r0, [sp]
   1fc6c:	tst	r0, #1
   1fc70:	beq	1fc84 <ftello64@plt+0xe7c4>
   1fc74:	ldr	r0, [sp, #4]
   1fc78:	add	r0, r0, #2
   1fc7c:	str	r0, [sp, #4]
   1fc80:	b	1fc3c <ftello64@plt+0xe77c>
   1fc84:	ldr	r0, [sp, #4]
   1fc88:	mov	sp, fp
   1fc8c:	pop	{fp, pc}
   1fc90:	sub	sp, sp, #16
   1fc94:	str	r0, [sp, #12]
   1fc98:	movw	r0, #3
   1fc9c:	str	r0, [sp, #8]
   1fca0:	ldr	r0, [sp, #8]
   1fca4:	ldr	r1, [sp, #8]
   1fca8:	mul	r0, r0, r1
   1fcac:	str	r0, [sp, #4]
   1fcb0:	ldr	r0, [sp, #4]
   1fcb4:	ldr	r1, [sp, #12]
   1fcb8:	cmp	r0, r1
   1fcbc:	movw	r0, #0
   1fcc0:	str	r0, [sp]
   1fcc4:	bcs	1fce8 <ftello64@plt+0xe828>
   1fcc8:	ldr	r0, [sp, #12]
   1fccc:	ldr	r1, [sp, #8]
   1fcd0:	udiv	r2, r0, r1
   1fcd4:	mls	r0, r2, r1, r0
   1fcd8:	cmp	r0, #0
   1fcdc:	movw	r0, #0
   1fce0:	movne	r0, #1
   1fce4:	str	r0, [sp]
   1fce8:	ldr	r0, [sp]
   1fcec:	tst	r0, #1
   1fcf0:	beq	1fd24 <ftello64@plt+0xe864>
   1fcf4:	ldr	r0, [sp, #8]
   1fcf8:	add	r0, r0, #1
   1fcfc:	str	r0, [sp, #8]
   1fd00:	ldr	r0, [sp, #8]
   1fd04:	lsl	r0, r0, #2
   1fd08:	ldr	r1, [sp, #4]
   1fd0c:	add	r0, r1, r0
   1fd10:	str	r0, [sp, #4]
   1fd14:	ldr	r0, [sp, #8]
   1fd18:	add	r0, r0, #1
   1fd1c:	str	r0, [sp, #8]
   1fd20:	b	1fcb0 <ftello64@plt+0xe7f0>
   1fd24:	ldr	r0, [sp, #12]
   1fd28:	ldr	r1, [sp, #8]
   1fd2c:	udiv	r2, r0, r1
   1fd30:	mls	r0, r2, r1, r0
   1fd34:	cmp	r0, #0
   1fd38:	movw	r0, #0
   1fd3c:	movne	r0, #1
   1fd40:	tst	r0, #1
   1fd44:	movw	r0, #1
   1fd48:	moveq	r0, #0
   1fd4c:	cmp	r0, #0
   1fd50:	movw	r0, #0
   1fd54:	movne	r0, #1
   1fd58:	and	r0, r0, #1
   1fd5c:	add	sp, sp, #16
   1fd60:	bx	lr
   1fd64:	sub	sp, sp, #8
   1fd68:	str	r0, [sp, #4]
   1fd6c:	str	r1, [sp]
   1fd70:	ldr	r0, [sp]
   1fd74:	movw	r1, #0
   1fd78:	str	r1, [r0]
   1fd7c:	ldr	r0, [sp, #4]
   1fd80:	ldr	r0, [r0, #36]	; 0x24
   1fd84:	ldr	r1, [sp]
   1fd88:	str	r0, [r1, #4]
   1fd8c:	ldr	r0, [sp]
   1fd90:	ldr	r1, [sp, #4]
   1fd94:	str	r0, [r1, #36]	; 0x24
   1fd98:	add	sp, sp, #8
   1fd9c:	bx	lr
   1fda0:	push	{fp, lr}
   1fda4:	mov	fp, sp
   1fda8:	bl	113ac <__errno_location@plt>
   1fdac:	movw	r1, #12
   1fdb0:	str	r1, [r0]
   1fdb4:	movw	r0, #0
   1fdb8:	pop	{fp, pc}
   1fdbc:	push	{fp, lr}
   1fdc0:	mov	fp, sp
   1fdc4:	sub	sp, sp, #8
   1fdc8:	str	r0, [sp, #4]
   1fdcc:	ldr	r0, [sp, #4]
   1fdd0:	cmn	r0, #1
   1fdd4:	bhi	1fde8 <ftello64@plt+0xe928>
   1fdd8:	ldr	r0, [sp, #4]
   1fddc:	bl	1dc5c <ftello64@plt+0xc79c>
   1fde0:	str	r0, [sp]
   1fde4:	b	1fdf0 <ftello64@plt+0xe930>
   1fde8:	bl	1fda0 <ftello64@plt+0xe8e0>
   1fdec:	str	r0, [sp]
   1fdf0:	ldr	r0, [sp]
   1fdf4:	mov	sp, fp
   1fdf8:	pop	{fp, pc}
   1fdfc:	push	{fp, lr}
   1fe00:	mov	fp, sp
   1fe04:	sub	sp, sp, #16
   1fe08:	str	r0, [fp, #-4]
   1fe0c:	str	r1, [sp, #8]
   1fe10:	ldr	r0, [sp, #8]
   1fe14:	cmn	r0, #1
   1fe18:	bhi	1fe50 <ftello64@plt+0xe990>
   1fe1c:	ldr	r0, [fp, #-4]
   1fe20:	ldr	r1, [sp, #8]
   1fe24:	ldr	r2, [sp, #8]
   1fe28:	cmp	r2, #0
   1fe2c:	movw	r2, #0
   1fe30:	movne	r2, #1
   1fe34:	mvn	r3, #0
   1fe38:	eor	r2, r2, r3
   1fe3c:	and	r2, r2, #1
   1fe40:	orr	r1, r1, r2
   1fe44:	bl	1dccc <ftello64@plt+0xc80c>
   1fe48:	str	r0, [sp, #4]
   1fe4c:	b	1fe58 <ftello64@plt+0xe998>
   1fe50:	bl	1fda0 <ftello64@plt+0xe8e0>
   1fe54:	str	r0, [sp, #4]
   1fe58:	ldr	r0, [sp, #4]
   1fe5c:	mov	sp, fp
   1fe60:	pop	{fp, pc}
   1fe64:	push	{fp, lr}
   1fe68:	mov	fp, sp
   1fe6c:	sub	sp, sp, #16
   1fe70:	str	r0, [sp, #8]
   1fe74:	str	r1, [sp, #4]
   1fe78:	ldr	r0, [sp, #8]
   1fe7c:	mvn	r1, #0
   1fe80:	cmp	r1, r0
   1fe84:	bcs	1fea8 <ftello64@plt+0xe9e8>
   1fe88:	ldr	r0, [sp, #4]
   1fe8c:	cmp	r0, #0
   1fe90:	beq	1fea0 <ftello64@plt+0xe9e0>
   1fe94:	bl	1fda0 <ftello64@plt+0xe8e0>
   1fe98:	str	r0, [fp, #-4]
   1fe9c:	b	1fee8 <ftello64@plt+0xea28>
   1fea0:	movw	r0, #0
   1fea4:	str	r0, [sp, #8]
   1fea8:	ldr	r0, [sp, #4]
   1feac:	mvn	r1, #0
   1feb0:	cmp	r1, r0
   1feb4:	bcs	1fed8 <ftello64@plt+0xea18>
   1feb8:	ldr	r0, [sp, #8]
   1febc:	cmp	r0, #0
   1fec0:	beq	1fed0 <ftello64@plt+0xea10>
   1fec4:	bl	1fda0 <ftello64@plt+0xe8e0>
   1fec8:	str	r0, [fp, #-4]
   1fecc:	b	1fee8 <ftello64@plt+0xea28>
   1fed0:	movw	r0, #0
   1fed4:	str	r0, [sp, #4]
   1fed8:	ldr	r0, [sp, #8]
   1fedc:	ldr	r1, [sp, #4]
   1fee0:	bl	1dbc0 <ftello64@plt+0xc700>
   1fee4:	str	r0, [fp, #-4]
   1fee8:	ldr	r0, [fp, #-4]
   1feec:	mov	sp, fp
   1fef0:	pop	{fp, pc}
   1fef4:	push	{fp, lr}
   1fef8:	mov	fp, sp
   1fefc:	sub	sp, sp, #16
   1ff00:	str	r0, [fp, #-4]
   1ff04:	str	r1, [sp, #8]
   1ff08:	str	r2, [sp, #4]
   1ff0c:	ldr	r0, [sp, #8]
   1ff10:	cmp	r0, #0
   1ff14:	beq	1ff24 <ftello64@plt+0xea64>
   1ff18:	ldr	r0, [sp, #4]
   1ff1c:	cmp	r0, #0
   1ff20:	bne	1ff30 <ftello64@plt+0xea70>
   1ff24:	movw	r0, #1
   1ff28:	str	r0, [sp, #4]
   1ff2c:	str	r0, [sp, #8]
   1ff30:	ldr	r0, [sp, #8]
   1ff34:	cmn	r0, #1
   1ff38:	bhi	1ff60 <ftello64@plt+0xeaa0>
   1ff3c:	ldr	r0, [sp, #4]
   1ff40:	cmn	r0, #1
   1ff44:	bhi	1ff60 <ftello64@plt+0xeaa0>
   1ff48:	ldr	r0, [fp, #-4]
   1ff4c:	ldr	r1, [sp, #8]
   1ff50:	ldr	r2, [sp, #4]
   1ff54:	bl	20080 <ftello64@plt+0xebc0>
   1ff58:	str	r0, [sp]
   1ff5c:	b	1ff68 <ftello64@plt+0xeaa8>
   1ff60:	bl	1fda0 <ftello64@plt+0xe8e0>
   1ff64:	str	r0, [sp]
   1ff68:	ldr	r0, [sp]
   1ff6c:	mov	sp, fp
   1ff70:	pop	{fp, pc}
   1ff74:	push	{fp, lr}
   1ff78:	mov	fp, sp
   1ff7c:	sub	sp, sp, #8
   1ff80:	movw	r0, #14
   1ff84:	bl	11430 <nl_langinfo@plt>
   1ff88:	str	r0, [sp, #4]
   1ff8c:	ldr	r0, [sp, #4]
   1ff90:	movw	r1, #0
   1ff94:	cmp	r0, r1
   1ff98:	bne	1ffa8 <ftello64@plt+0xeae8>
   1ff9c:	movw	r0, #11154	; 0x2b92
   1ffa0:	movt	r0, #2
   1ffa4:	str	r0, [sp, #4]
   1ffa8:	ldr	r0, [sp, #4]
   1ffac:	ldrb	r0, [r0]
   1ffb0:	cmp	r0, #0
   1ffb4:	bne	1ffc4 <ftello64@plt+0xeb04>
   1ffb8:	movw	r0, #12864	; 0x3240
   1ffbc:	movt	r0, #2
   1ffc0:	str	r0, [sp, #4]
   1ffc4:	ldr	r0, [sp, #4]
   1ffc8:	mov	sp, fp
   1ffcc:	pop	{fp, pc}
   1ffd0:	push	{fp, lr}
   1ffd4:	mov	fp, sp
   1ffd8:	sub	sp, sp, #32
   1ffdc:	str	r0, [fp, #-8]
   1ffe0:	str	r1, [fp, #-12]
   1ffe4:	str	r2, [sp, #16]
   1ffe8:	str	r3, [sp, #12]
   1ffec:	ldr	r0, [fp, #-8]
   1fff0:	movw	r1, #0
   1fff4:	cmp	r0, r1
   1fff8:	bne	20004 <ftello64@plt+0xeb44>
   1fffc:	add	r0, sp, #4
   20000:	str	r0, [fp, #-8]
   20004:	ldr	r0, [fp, #-8]
   20008:	ldr	r1, [fp, #-12]
   2000c:	ldr	r2, [sp, #16]
   20010:	ldr	r3, [sp, #12]
   20014:	bl	112f8 <mbrtowc@plt>
   20018:	str	r0, [sp, #8]
   2001c:	ldr	r0, [sp, #8]
   20020:	mvn	r1, #1
   20024:	cmp	r1, r0
   20028:	bhi	2006c <ftello64@plt+0xebac>
   2002c:	ldr	r0, [sp, #16]
   20030:	cmp	r0, #0
   20034:	beq	2006c <ftello64@plt+0xebac>
   20038:	movw	r0, #0
   2003c:	bl	220e8 <ftello64@plt+0x10c28>
   20040:	tst	r0, #1
   20044:	bne	2006c <ftello64@plt+0xebac>
   20048:	ldr	r0, [fp, #-12]
   2004c:	ldrb	r0, [r0]
   20050:	strb	r0, [sp, #3]
   20054:	ldrb	r0, [sp, #3]
   20058:	ldr	r1, [fp, #-8]
   2005c:	str	r0, [r1]
   20060:	movw	r0, #1
   20064:	str	r0, [fp, #-4]
   20068:	b	20074 <ftello64@plt+0xebb4>
   2006c:	ldr	r0, [sp, #8]
   20070:	str	r0, [fp, #-4]
   20074:	ldr	r0, [fp, #-4]
   20078:	mov	sp, fp
   2007c:	pop	{fp, pc}
   20080:	push	{fp, lr}
   20084:	mov	fp, sp
   20088:	sub	sp, sp, #96	; 0x60
   2008c:	str	r0, [fp, #-8]
   20090:	str	r1, [fp, #-12]
   20094:	str	r2, [fp, #-16]
   20098:	b	20450 <ftello64@plt+0xef90>
   2009c:	b	20270 <ftello64@plt+0xedb0>
   200a0:	ldr	r0, [fp, #-16]
   200a4:	cmp	r0, #0
   200a8:	bcs	201ac <ftello64@plt+0xecec>
   200ac:	ldr	r0, [fp, #-12]
   200b0:	cmp	r0, #0
   200b4:	bcs	2013c <ftello64@plt+0xec7c>
   200b8:	b	200d8 <ftello64@plt+0xec18>
   200bc:	ldr	r0, [fp, #-12]
   200c0:	ldr	r1, [fp, #-16]
   200c4:	movw	r2, #127	; 0x7f
   200c8:	udiv	r1, r2, r1
   200cc:	cmp	r0, r1
   200d0:	bcc	20240 <ftello64@plt+0xed80>
   200d4:	b	20258 <ftello64@plt+0xed98>
   200d8:	b	200ec <ftello64@plt+0xec2c>
   200dc:	ldr	r0, [fp, #-16]
   200e0:	cmp	r0, #1
   200e4:	bcc	200fc <ftello64@plt+0xec3c>
   200e8:	b	20108 <ftello64@plt+0xec48>
   200ec:	ldr	r0, [fp, #-16]
   200f0:	movw	r1, #0
   200f4:	cmp	r1, r0
   200f8:	bcs	20108 <ftello64@plt+0xec48>
   200fc:	movw	r0, #0
   20100:	str	r0, [fp, #-24]	; 0xffffffe8
   20104:	b	20120 <ftello64@plt+0xec60>
   20108:	ldr	r0, [fp, #-16]
   2010c:	movw	r1, #0
   20110:	sub	r0, r1, r0
   20114:	movw	r1, #127	; 0x7f
   20118:	udiv	r0, r1, r0
   2011c:	str	r0, [fp, #-24]	; 0xffffffe8
   20120:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20124:	ldr	r1, [fp, #-12]
   20128:	mvn	r2, #0
   2012c:	sub	r1, r2, r1
   20130:	cmp	r0, r1
   20134:	bls	20240 <ftello64@plt+0xed80>
   20138:	b	20258 <ftello64@plt+0xed98>
   2013c:	ldr	r0, [fp, #-16]
   20140:	cmn	r0, #1
   20144:	bne	20190 <ftello64@plt+0xecd0>
   20148:	b	20168 <ftello64@plt+0xeca8>
   2014c:	ldr	r0, [fp, #-12]
   20150:	mvn	r1, #127	; 0x7f
   20154:	add	r0, r0, r1
   20158:	movw	r1, #0
   2015c:	cmp	r1, r0
   20160:	bcc	20240 <ftello64@plt+0xed80>
   20164:	b	20258 <ftello64@plt+0xed98>
   20168:	ldr	r0, [fp, #-12]
   2016c:	movw	r1, #0
   20170:	cmp	r1, r0
   20174:	bcs	20258 <ftello64@plt+0xed98>
   20178:	ldr	r0, [fp, #-12]
   2017c:	sub	r0, r0, #1
   20180:	movw	r1, #127	; 0x7f
   20184:	cmp	r1, r0
   20188:	bcc	20240 <ftello64@plt+0xed80>
   2018c:	b	20258 <ftello64@plt+0xed98>
   20190:	ldr	r0, [fp, #-16]
   20194:	mvn	r1, #127	; 0x7f
   20198:	udiv	r0, r1, r0
   2019c:	ldr	r1, [fp, #-12]
   201a0:	cmp	r0, r1
   201a4:	bcc	20240 <ftello64@plt+0xed80>
   201a8:	b	20258 <ftello64@plt+0xed98>
   201ac:	ldr	r0, [fp, #-16]
   201b0:	cmp	r0, #0
   201b4:	bne	201bc <ftello64@plt+0xecfc>
   201b8:	b	20258 <ftello64@plt+0xed98>
   201bc:	ldr	r0, [fp, #-12]
   201c0:	cmp	r0, #0
   201c4:	bcs	20228 <ftello64@plt+0xed68>
   201c8:	ldr	r0, [fp, #-12]
   201cc:	cmn	r0, #1
   201d0:	bne	2020c <ftello64@plt+0xed4c>
   201d4:	b	201f4 <ftello64@plt+0xed34>
   201d8:	ldr	r0, [fp, #-16]
   201dc:	mvn	r1, #127	; 0x7f
   201e0:	add	r0, r0, r1
   201e4:	movw	r1, #0
   201e8:	cmp	r1, r0
   201ec:	bcc	20240 <ftello64@plt+0xed80>
   201f0:	b	20258 <ftello64@plt+0xed98>
   201f4:	ldr	r0, [fp, #-16]
   201f8:	sub	r0, r0, #1
   201fc:	movw	r1, #127	; 0x7f
   20200:	cmp	r1, r0
   20204:	bcc	20240 <ftello64@plt+0xed80>
   20208:	b	20258 <ftello64@plt+0xed98>
   2020c:	ldr	r0, [fp, #-12]
   20210:	mvn	r1, #127	; 0x7f
   20214:	udiv	r0, r1, r0
   20218:	ldr	r1, [fp, #-16]
   2021c:	cmp	r0, r1
   20220:	bcc	20240 <ftello64@plt+0xed80>
   20224:	b	20258 <ftello64@plt+0xed98>
   20228:	ldr	r0, [fp, #-16]
   2022c:	movw	r1, #127	; 0x7f
   20230:	udiv	r0, r1, r0
   20234:	ldr	r1, [fp, #-12]
   20238:	cmp	r0, r1
   2023c:	bcs	20258 <ftello64@plt+0xed98>
   20240:	ldr	r0, [fp, #-12]
   20244:	ldr	r1, [fp, #-16]
   20248:	mul	r0, r0, r1
   2024c:	sxtb	r0, r0
   20250:	str	r0, [fp, #-20]	; 0xffffffec
   20254:	b	21380 <ftello64@plt+0xfec0>
   20258:	ldr	r0, [fp, #-12]
   2025c:	ldr	r1, [fp, #-16]
   20260:	mul	r0, r0, r1
   20264:	sxtb	r0, r0
   20268:	str	r0, [fp, #-20]	; 0xffffffec
   2026c:	b	21398 <ftello64@plt+0xfed8>
   20270:	ldr	r0, [fp, #-16]
   20274:	cmp	r0, #0
   20278:	bcs	20384 <ftello64@plt+0xeec4>
   2027c:	ldr	r0, [fp, #-12]
   20280:	cmp	r0, #0
   20284:	bcs	2030c <ftello64@plt+0xee4c>
   20288:	b	202a8 <ftello64@plt+0xede8>
   2028c:	ldr	r0, [fp, #-12]
   20290:	ldr	r1, [fp, #-16]
   20294:	movw	r2, #255	; 0xff
   20298:	udiv	r1, r2, r1
   2029c:	cmp	r0, r1
   202a0:	bcc	20420 <ftello64@plt+0xef60>
   202a4:	b	20438 <ftello64@plt+0xef78>
   202a8:	b	202bc <ftello64@plt+0xedfc>
   202ac:	ldr	r0, [fp, #-16]
   202b0:	cmp	r0, #1
   202b4:	bcc	202cc <ftello64@plt+0xee0c>
   202b8:	b	202d8 <ftello64@plt+0xee18>
   202bc:	ldr	r0, [fp, #-16]
   202c0:	movw	r1, #0
   202c4:	cmp	r1, r0
   202c8:	bcs	202d8 <ftello64@plt+0xee18>
   202cc:	movw	r0, #0
   202d0:	str	r0, [fp, #-28]	; 0xffffffe4
   202d4:	b	202f0 <ftello64@plt+0xee30>
   202d8:	ldr	r0, [fp, #-16]
   202dc:	movw	r1, #0
   202e0:	sub	r0, r1, r0
   202e4:	movw	r1, #255	; 0xff
   202e8:	udiv	r0, r1, r0
   202ec:	str	r0, [fp, #-28]	; 0xffffffe4
   202f0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   202f4:	ldr	r1, [fp, #-12]
   202f8:	mvn	r2, #0
   202fc:	sub	r1, r2, r1
   20300:	cmp	r0, r1
   20304:	bls	20420 <ftello64@plt+0xef60>
   20308:	b	20438 <ftello64@plt+0xef78>
   2030c:	b	20314 <ftello64@plt+0xee54>
   20310:	b	20318 <ftello64@plt+0xee58>
   20314:	b	20368 <ftello64@plt+0xeea8>
   20318:	ldr	r0, [fp, #-16]
   2031c:	cmn	r0, #1
   20320:	bne	20368 <ftello64@plt+0xeea8>
   20324:	b	20340 <ftello64@plt+0xee80>
   20328:	ldr	r0, [fp, #-12]
   2032c:	add	r0, r0, #0
   20330:	movw	r1, #0
   20334:	cmp	r1, r0
   20338:	bcc	20420 <ftello64@plt+0xef60>
   2033c:	b	20438 <ftello64@plt+0xef78>
   20340:	ldr	r0, [fp, #-12]
   20344:	movw	r1, #0
   20348:	cmp	r1, r0
   2034c:	bcs	20438 <ftello64@plt+0xef78>
   20350:	ldr	r0, [fp, #-12]
   20354:	sub	r0, r0, #1
   20358:	mvn	r1, #0
   2035c:	cmp	r1, r0
   20360:	bcc	20420 <ftello64@plt+0xef60>
   20364:	b	20438 <ftello64@plt+0xef78>
   20368:	ldr	r0, [fp, #-16]
   2036c:	movw	r1, #0
   20370:	udiv	r0, r1, r0
   20374:	ldr	r1, [fp, #-12]
   20378:	cmp	r0, r1
   2037c:	bcc	20420 <ftello64@plt+0xef60>
   20380:	b	20438 <ftello64@plt+0xef78>
   20384:	ldr	r0, [fp, #-16]
   20388:	cmp	r0, #0
   2038c:	bne	20394 <ftello64@plt+0xeed4>
   20390:	b	20438 <ftello64@plt+0xef78>
   20394:	ldr	r0, [fp, #-12]
   20398:	cmp	r0, #0
   2039c:	bcs	20408 <ftello64@plt+0xef48>
   203a0:	b	203a8 <ftello64@plt+0xeee8>
   203a4:	b	203ac <ftello64@plt+0xeeec>
   203a8:	b	203ec <ftello64@plt+0xef2c>
   203ac:	ldr	r0, [fp, #-12]
   203b0:	cmn	r0, #1
   203b4:	bne	203ec <ftello64@plt+0xef2c>
   203b8:	b	203d4 <ftello64@plt+0xef14>
   203bc:	ldr	r0, [fp, #-16]
   203c0:	add	r0, r0, #0
   203c4:	movw	r1, #0
   203c8:	cmp	r1, r0
   203cc:	bcc	20420 <ftello64@plt+0xef60>
   203d0:	b	20438 <ftello64@plt+0xef78>
   203d4:	ldr	r0, [fp, #-16]
   203d8:	sub	r0, r0, #1
   203dc:	mvn	r1, #0
   203e0:	cmp	r1, r0
   203e4:	bcc	20420 <ftello64@plt+0xef60>
   203e8:	b	20438 <ftello64@plt+0xef78>
   203ec:	ldr	r0, [fp, #-12]
   203f0:	movw	r1, #0
   203f4:	udiv	r0, r1, r0
   203f8:	ldr	r1, [fp, #-16]
   203fc:	cmp	r0, r1
   20400:	bcc	20420 <ftello64@plt+0xef60>
   20404:	b	20438 <ftello64@plt+0xef78>
   20408:	ldr	r0, [fp, #-16]
   2040c:	movw	r1, #255	; 0xff
   20410:	udiv	r0, r1, r0
   20414:	ldr	r1, [fp, #-12]
   20418:	cmp	r0, r1
   2041c:	bcs	20438 <ftello64@plt+0xef78>
   20420:	ldr	r0, [fp, #-12]
   20424:	ldr	r1, [fp, #-16]
   20428:	mul	r0, r0, r1
   2042c:	and	r0, r0, #255	; 0xff
   20430:	str	r0, [fp, #-20]	; 0xffffffec
   20434:	b	21380 <ftello64@plt+0xfec0>
   20438:	ldr	r0, [fp, #-12]
   2043c:	ldr	r1, [fp, #-16]
   20440:	mul	r0, r0, r1
   20444:	and	r0, r0, #255	; 0xff
   20448:	str	r0, [fp, #-20]	; 0xffffffec
   2044c:	b	21398 <ftello64@plt+0xfed8>
   20450:	b	20808 <ftello64@plt+0xf348>
   20454:	b	20628 <ftello64@plt+0xf168>
   20458:	ldr	r0, [fp, #-16]
   2045c:	cmp	r0, #0
   20460:	bcs	20564 <ftello64@plt+0xf0a4>
   20464:	ldr	r0, [fp, #-12]
   20468:	cmp	r0, #0
   2046c:	bcs	204f4 <ftello64@plt+0xf034>
   20470:	b	20490 <ftello64@plt+0xefd0>
   20474:	ldr	r0, [fp, #-12]
   20478:	ldr	r1, [fp, #-16]
   2047c:	movw	r2, #32767	; 0x7fff
   20480:	udiv	r1, r2, r1
   20484:	cmp	r0, r1
   20488:	bcc	205f8 <ftello64@plt+0xf138>
   2048c:	b	20610 <ftello64@plt+0xf150>
   20490:	b	204a4 <ftello64@plt+0xefe4>
   20494:	ldr	r0, [fp, #-16]
   20498:	cmp	r0, #1
   2049c:	bcc	204b4 <ftello64@plt+0xeff4>
   204a0:	b	204c0 <ftello64@plt+0xf000>
   204a4:	ldr	r0, [fp, #-16]
   204a8:	movw	r1, #0
   204ac:	cmp	r1, r0
   204b0:	bcs	204c0 <ftello64@plt+0xf000>
   204b4:	movw	r0, #0
   204b8:	str	r0, [fp, #-32]	; 0xffffffe0
   204bc:	b	204d8 <ftello64@plt+0xf018>
   204c0:	ldr	r0, [fp, #-16]
   204c4:	movw	r1, #0
   204c8:	sub	r0, r1, r0
   204cc:	movw	r1, #32767	; 0x7fff
   204d0:	udiv	r0, r1, r0
   204d4:	str	r0, [fp, #-32]	; 0xffffffe0
   204d8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   204dc:	ldr	r1, [fp, #-12]
   204e0:	mvn	r2, #0
   204e4:	sub	r1, r2, r1
   204e8:	cmp	r0, r1
   204ec:	bls	205f8 <ftello64@plt+0xf138>
   204f0:	b	20610 <ftello64@plt+0xf150>
   204f4:	ldr	r0, [fp, #-16]
   204f8:	cmn	r0, #1
   204fc:	bne	20548 <ftello64@plt+0xf088>
   20500:	b	20520 <ftello64@plt+0xf060>
   20504:	ldr	r0, [pc, #3760]	; 213bc <ftello64@plt+0xfefc>
   20508:	ldr	r1, [fp, #-12]
   2050c:	add	r0, r1, r0
   20510:	movw	r1, #0
   20514:	cmp	r1, r0
   20518:	bcc	205f8 <ftello64@plt+0xf138>
   2051c:	b	20610 <ftello64@plt+0xf150>
   20520:	ldr	r0, [fp, #-12]
   20524:	movw	r1, #0
   20528:	cmp	r1, r0
   2052c:	bcs	20610 <ftello64@plt+0xf150>
   20530:	ldr	r0, [fp, #-12]
   20534:	sub	r0, r0, #1
   20538:	movw	r1, #32767	; 0x7fff
   2053c:	cmp	r1, r0
   20540:	bcc	205f8 <ftello64@plt+0xf138>
   20544:	b	20610 <ftello64@plt+0xf150>
   20548:	ldr	r0, [pc, #3692]	; 213bc <ftello64@plt+0xfefc>
   2054c:	ldr	r1, [fp, #-16]
   20550:	udiv	r0, r0, r1
   20554:	ldr	r1, [fp, #-12]
   20558:	cmp	r0, r1
   2055c:	bcc	205f8 <ftello64@plt+0xf138>
   20560:	b	20610 <ftello64@plt+0xf150>
   20564:	ldr	r0, [fp, #-16]
   20568:	cmp	r0, #0
   2056c:	bne	20574 <ftello64@plt+0xf0b4>
   20570:	b	20610 <ftello64@plt+0xf150>
   20574:	ldr	r0, [fp, #-12]
   20578:	cmp	r0, #0
   2057c:	bcs	205e0 <ftello64@plt+0xf120>
   20580:	ldr	r0, [fp, #-12]
   20584:	cmn	r0, #1
   20588:	bne	205c4 <ftello64@plt+0xf104>
   2058c:	b	205ac <ftello64@plt+0xf0ec>
   20590:	ldr	r0, [pc, #3620]	; 213bc <ftello64@plt+0xfefc>
   20594:	ldr	r1, [fp, #-16]
   20598:	add	r0, r1, r0
   2059c:	movw	r1, #0
   205a0:	cmp	r1, r0
   205a4:	bcc	205f8 <ftello64@plt+0xf138>
   205a8:	b	20610 <ftello64@plt+0xf150>
   205ac:	ldr	r0, [fp, #-16]
   205b0:	sub	r0, r0, #1
   205b4:	movw	r1, #32767	; 0x7fff
   205b8:	cmp	r1, r0
   205bc:	bcc	205f8 <ftello64@plt+0xf138>
   205c0:	b	20610 <ftello64@plt+0xf150>
   205c4:	ldr	r0, [pc, #3568]	; 213bc <ftello64@plt+0xfefc>
   205c8:	ldr	r1, [fp, #-12]
   205cc:	udiv	r0, r0, r1
   205d0:	ldr	r1, [fp, #-16]
   205d4:	cmp	r0, r1
   205d8:	bcc	205f8 <ftello64@plt+0xf138>
   205dc:	b	20610 <ftello64@plt+0xf150>
   205e0:	ldr	r0, [fp, #-16]
   205e4:	movw	r1, #32767	; 0x7fff
   205e8:	udiv	r0, r1, r0
   205ec:	ldr	r1, [fp, #-12]
   205f0:	cmp	r0, r1
   205f4:	bcs	20610 <ftello64@plt+0xf150>
   205f8:	ldr	r0, [fp, #-12]
   205fc:	ldr	r1, [fp, #-16]
   20600:	mul	r0, r0, r1
   20604:	sxth	r0, r0
   20608:	str	r0, [fp, #-20]	; 0xffffffec
   2060c:	b	21380 <ftello64@plt+0xfec0>
   20610:	ldr	r0, [fp, #-12]
   20614:	ldr	r1, [fp, #-16]
   20618:	mul	r0, r0, r1
   2061c:	sxth	r0, r0
   20620:	str	r0, [fp, #-20]	; 0xffffffec
   20624:	b	21398 <ftello64@plt+0xfed8>
   20628:	ldr	r0, [fp, #-16]
   2062c:	cmp	r0, #0
   20630:	bcs	2073c <ftello64@plt+0xf27c>
   20634:	ldr	r0, [fp, #-12]
   20638:	cmp	r0, #0
   2063c:	bcs	206c4 <ftello64@plt+0xf204>
   20640:	b	20660 <ftello64@plt+0xf1a0>
   20644:	ldr	r0, [fp, #-12]
   20648:	ldr	r1, [fp, #-16]
   2064c:	movw	r2, #65535	; 0xffff
   20650:	udiv	r1, r2, r1
   20654:	cmp	r0, r1
   20658:	bcc	207d8 <ftello64@plt+0xf318>
   2065c:	b	207f0 <ftello64@plt+0xf330>
   20660:	b	20674 <ftello64@plt+0xf1b4>
   20664:	ldr	r0, [fp, #-16]
   20668:	cmp	r0, #1
   2066c:	bcc	20684 <ftello64@plt+0xf1c4>
   20670:	b	20690 <ftello64@plt+0xf1d0>
   20674:	ldr	r0, [fp, #-16]
   20678:	movw	r1, #0
   2067c:	cmp	r1, r0
   20680:	bcs	20690 <ftello64@plt+0xf1d0>
   20684:	movw	r0, #0
   20688:	str	r0, [fp, #-36]	; 0xffffffdc
   2068c:	b	206a8 <ftello64@plt+0xf1e8>
   20690:	ldr	r0, [fp, #-16]
   20694:	movw	r1, #0
   20698:	sub	r0, r1, r0
   2069c:	movw	r1, #65535	; 0xffff
   206a0:	udiv	r0, r1, r0
   206a4:	str	r0, [fp, #-36]	; 0xffffffdc
   206a8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   206ac:	ldr	r1, [fp, #-12]
   206b0:	mvn	r2, #0
   206b4:	sub	r1, r2, r1
   206b8:	cmp	r0, r1
   206bc:	bls	207d8 <ftello64@plt+0xf318>
   206c0:	b	207f0 <ftello64@plt+0xf330>
   206c4:	b	206cc <ftello64@plt+0xf20c>
   206c8:	b	206d0 <ftello64@plt+0xf210>
   206cc:	b	20720 <ftello64@plt+0xf260>
   206d0:	ldr	r0, [fp, #-16]
   206d4:	cmn	r0, #1
   206d8:	bne	20720 <ftello64@plt+0xf260>
   206dc:	b	206f8 <ftello64@plt+0xf238>
   206e0:	ldr	r0, [fp, #-12]
   206e4:	add	r0, r0, #0
   206e8:	movw	r1, #0
   206ec:	cmp	r1, r0
   206f0:	bcc	207d8 <ftello64@plt+0xf318>
   206f4:	b	207f0 <ftello64@plt+0xf330>
   206f8:	ldr	r0, [fp, #-12]
   206fc:	movw	r1, #0
   20700:	cmp	r1, r0
   20704:	bcs	207f0 <ftello64@plt+0xf330>
   20708:	ldr	r0, [fp, #-12]
   2070c:	sub	r0, r0, #1
   20710:	mvn	r1, #0
   20714:	cmp	r1, r0
   20718:	bcc	207d8 <ftello64@plt+0xf318>
   2071c:	b	207f0 <ftello64@plt+0xf330>
   20720:	ldr	r0, [fp, #-16]
   20724:	movw	r1, #0
   20728:	udiv	r0, r1, r0
   2072c:	ldr	r1, [fp, #-12]
   20730:	cmp	r0, r1
   20734:	bcc	207d8 <ftello64@plt+0xf318>
   20738:	b	207f0 <ftello64@plt+0xf330>
   2073c:	ldr	r0, [fp, #-16]
   20740:	cmp	r0, #0
   20744:	bne	2074c <ftello64@plt+0xf28c>
   20748:	b	207f0 <ftello64@plt+0xf330>
   2074c:	ldr	r0, [fp, #-12]
   20750:	cmp	r0, #0
   20754:	bcs	207c0 <ftello64@plt+0xf300>
   20758:	b	20760 <ftello64@plt+0xf2a0>
   2075c:	b	20764 <ftello64@plt+0xf2a4>
   20760:	b	207a4 <ftello64@plt+0xf2e4>
   20764:	ldr	r0, [fp, #-12]
   20768:	cmn	r0, #1
   2076c:	bne	207a4 <ftello64@plt+0xf2e4>
   20770:	b	2078c <ftello64@plt+0xf2cc>
   20774:	ldr	r0, [fp, #-16]
   20778:	add	r0, r0, #0
   2077c:	movw	r1, #0
   20780:	cmp	r1, r0
   20784:	bcc	207d8 <ftello64@plt+0xf318>
   20788:	b	207f0 <ftello64@plt+0xf330>
   2078c:	ldr	r0, [fp, #-16]
   20790:	sub	r0, r0, #1
   20794:	mvn	r1, #0
   20798:	cmp	r1, r0
   2079c:	bcc	207d8 <ftello64@plt+0xf318>
   207a0:	b	207f0 <ftello64@plt+0xf330>
   207a4:	ldr	r0, [fp, #-12]
   207a8:	movw	r1, #0
   207ac:	udiv	r0, r1, r0
   207b0:	ldr	r1, [fp, #-16]
   207b4:	cmp	r0, r1
   207b8:	bcc	207d8 <ftello64@plt+0xf318>
   207bc:	b	207f0 <ftello64@plt+0xf330>
   207c0:	ldr	r0, [fp, #-16]
   207c4:	movw	r1, #65535	; 0xffff
   207c8:	udiv	r0, r1, r0
   207cc:	ldr	r1, [fp, #-12]
   207d0:	cmp	r0, r1
   207d4:	bcs	207f0 <ftello64@plt+0xf330>
   207d8:	ldr	r0, [fp, #-12]
   207dc:	ldr	r1, [fp, #-16]
   207e0:	mul	r0, r0, r1
   207e4:	uxth	r0, r0
   207e8:	str	r0, [fp, #-20]	; 0xffffffec
   207ec:	b	21380 <ftello64@plt+0xfec0>
   207f0:	ldr	r0, [fp, #-12]
   207f4:	ldr	r1, [fp, #-16]
   207f8:	mul	r0, r0, r1
   207fc:	uxth	r0, r0
   20800:	str	r0, [fp, #-20]	; 0xffffffec
   20804:	b	21398 <ftello64@plt+0xfed8>
   20808:	b	2080c <ftello64@plt+0xf34c>
   2080c:	b	209d0 <ftello64@plt+0xf510>
   20810:	ldr	r0, [fp, #-16]
   20814:	cmp	r0, #0
   20818:	bcs	20918 <ftello64@plt+0xf458>
   2081c:	ldr	r0, [fp, #-12]
   20820:	cmp	r0, #0
   20824:	bcs	208ac <ftello64@plt+0xf3ec>
   20828:	b	20848 <ftello64@plt+0xf388>
   2082c:	ldr	r0, [pc, #2944]	; 213b4 <ftello64@plt+0xfef4>
   20830:	ldr	r1, [fp, #-12]
   20834:	ldr	r2, [fp, #-16]
   20838:	udiv	r0, r0, r2
   2083c:	cmp	r1, r0
   20840:	bcc	209a8 <ftello64@plt+0xf4e8>
   20844:	b	209bc <ftello64@plt+0xf4fc>
   20848:	b	2085c <ftello64@plt+0xf39c>
   2084c:	ldr	r0, [fp, #-16]
   20850:	cmp	r0, #1
   20854:	bcc	2086c <ftello64@plt+0xf3ac>
   20858:	b	20878 <ftello64@plt+0xf3b8>
   2085c:	ldr	r0, [fp, #-16]
   20860:	movw	r1, #0
   20864:	cmp	r1, r0
   20868:	bcs	20878 <ftello64@plt+0xf3b8>
   2086c:	movw	r0, #0
   20870:	str	r0, [fp, #-40]	; 0xffffffd8
   20874:	b	20890 <ftello64@plt+0xf3d0>
   20878:	ldr	r0, [pc, #2868]	; 213b4 <ftello64@plt+0xfef4>
   2087c:	ldr	r1, [fp, #-16]
   20880:	movw	r2, #0
   20884:	sub	r1, r2, r1
   20888:	udiv	r0, r0, r1
   2088c:	str	r0, [fp, #-40]	; 0xffffffd8
   20890:	ldr	r0, [fp, #-40]	; 0xffffffd8
   20894:	ldr	r1, [fp, #-12]
   20898:	mvn	r2, #0
   2089c:	sub	r1, r2, r1
   208a0:	cmp	r0, r1
   208a4:	bls	209a8 <ftello64@plt+0xf4e8>
   208a8:	b	209bc <ftello64@plt+0xf4fc>
   208ac:	ldr	r0, [fp, #-16]
   208b0:	cmn	r0, #1
   208b4:	bne	208fc <ftello64@plt+0xf43c>
   208b8:	b	208d4 <ftello64@plt+0xf414>
   208bc:	ldr	r0, [fp, #-12]
   208c0:	add	r0, r0, #-2147483648	; 0x80000000
   208c4:	movw	r1, #0
   208c8:	cmp	r1, r0
   208cc:	bcc	209a8 <ftello64@plt+0xf4e8>
   208d0:	b	209bc <ftello64@plt+0xf4fc>
   208d4:	ldr	r0, [fp, #-12]
   208d8:	movw	r1, #0
   208dc:	cmp	r1, r0
   208e0:	bcs	209bc <ftello64@plt+0xf4fc>
   208e4:	ldr	r0, [pc, #2760]	; 213b4 <ftello64@plt+0xfef4>
   208e8:	ldr	r1, [fp, #-12]
   208ec:	sub	r1, r1, #1
   208f0:	cmp	r0, r1
   208f4:	bcc	209a8 <ftello64@plt+0xf4e8>
   208f8:	b	209bc <ftello64@plt+0xf4fc>
   208fc:	ldr	r0, [pc, #2740]	; 213b8 <ftello64@plt+0xfef8>
   20900:	ldr	r1, [fp, #-16]
   20904:	udiv	r0, r0, r1
   20908:	ldr	r1, [fp, #-12]
   2090c:	cmp	r0, r1
   20910:	bcc	209a8 <ftello64@plt+0xf4e8>
   20914:	b	209bc <ftello64@plt+0xf4fc>
   20918:	ldr	r0, [fp, #-16]
   2091c:	cmp	r0, #0
   20920:	bne	20928 <ftello64@plt+0xf468>
   20924:	b	209bc <ftello64@plt+0xf4fc>
   20928:	ldr	r0, [fp, #-12]
   2092c:	cmp	r0, #0
   20930:	bcs	20990 <ftello64@plt+0xf4d0>
   20934:	ldr	r0, [fp, #-12]
   20938:	cmn	r0, #1
   2093c:	bne	20974 <ftello64@plt+0xf4b4>
   20940:	b	2095c <ftello64@plt+0xf49c>
   20944:	ldr	r0, [fp, #-16]
   20948:	add	r0, r0, #-2147483648	; 0x80000000
   2094c:	movw	r1, #0
   20950:	cmp	r1, r0
   20954:	bcc	209a8 <ftello64@plt+0xf4e8>
   20958:	b	209bc <ftello64@plt+0xf4fc>
   2095c:	ldr	r0, [pc, #2640]	; 213b4 <ftello64@plt+0xfef4>
   20960:	ldr	r1, [fp, #-16]
   20964:	sub	r1, r1, #1
   20968:	cmp	r0, r1
   2096c:	bcc	209a8 <ftello64@plt+0xf4e8>
   20970:	b	209bc <ftello64@plt+0xf4fc>
   20974:	ldr	r0, [pc, #2620]	; 213b8 <ftello64@plt+0xfef8>
   20978:	ldr	r1, [fp, #-12]
   2097c:	udiv	r0, r0, r1
   20980:	ldr	r1, [fp, #-16]
   20984:	cmp	r0, r1
   20988:	bcc	209a8 <ftello64@plt+0xf4e8>
   2098c:	b	209bc <ftello64@plt+0xf4fc>
   20990:	ldr	r0, [pc, #2588]	; 213b4 <ftello64@plt+0xfef4>
   20994:	ldr	r1, [fp, #-16]
   20998:	udiv	r0, r0, r1
   2099c:	ldr	r1, [fp, #-12]
   209a0:	cmp	r0, r1
   209a4:	bcs	209bc <ftello64@plt+0xf4fc>
   209a8:	ldr	r0, [fp, #-12]
   209ac:	ldr	r1, [fp, #-16]
   209b0:	mul	r0, r0, r1
   209b4:	str	r0, [fp, #-20]	; 0xffffffec
   209b8:	b	21380 <ftello64@plt+0xfec0>
   209bc:	ldr	r0, [fp, #-12]
   209c0:	ldr	r1, [fp, #-16]
   209c4:	mul	r0, r0, r1
   209c8:	str	r0, [fp, #-20]	; 0xffffffec
   209cc:	b	21398 <ftello64@plt+0xfed8>
   209d0:	ldr	r0, [fp, #-16]
   209d4:	cmp	r0, #0
   209d8:	bcs	20ae4 <ftello64@plt+0xf624>
   209dc:	ldr	r0, [fp, #-12]
   209e0:	cmp	r0, #0
   209e4:	bcs	20a6c <ftello64@plt+0xf5ac>
   209e8:	b	20a08 <ftello64@plt+0xf548>
   209ec:	ldr	r0, [fp, #-12]
   209f0:	ldr	r1, [fp, #-16]
   209f4:	mvn	r2, #0
   209f8:	udiv	r1, r2, r1
   209fc:	cmp	r0, r1
   20a00:	bcc	20b80 <ftello64@plt+0xf6c0>
   20a04:	b	20b94 <ftello64@plt+0xf6d4>
   20a08:	b	20a1c <ftello64@plt+0xf55c>
   20a0c:	ldr	r0, [fp, #-16]
   20a10:	cmp	r0, #1
   20a14:	bcc	20a2c <ftello64@plt+0xf56c>
   20a18:	b	20a38 <ftello64@plt+0xf578>
   20a1c:	ldr	r0, [fp, #-16]
   20a20:	movw	r1, #0
   20a24:	cmp	r1, r0
   20a28:	bcs	20a38 <ftello64@plt+0xf578>
   20a2c:	movw	r0, #1
   20a30:	str	r0, [fp, #-44]	; 0xffffffd4
   20a34:	b	20a50 <ftello64@plt+0xf590>
   20a38:	ldr	r0, [fp, #-16]
   20a3c:	movw	r1, #0
   20a40:	sub	r0, r1, r0
   20a44:	mvn	r1, #0
   20a48:	udiv	r0, r1, r0
   20a4c:	str	r0, [fp, #-44]	; 0xffffffd4
   20a50:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20a54:	ldr	r1, [fp, #-12]
   20a58:	mvn	r2, #0
   20a5c:	sub	r1, r2, r1
   20a60:	cmp	r0, r1
   20a64:	bls	20b80 <ftello64@plt+0xf6c0>
   20a68:	b	20b94 <ftello64@plt+0xf6d4>
   20a6c:	b	20a74 <ftello64@plt+0xf5b4>
   20a70:	b	20a78 <ftello64@plt+0xf5b8>
   20a74:	b	20ac8 <ftello64@plt+0xf608>
   20a78:	ldr	r0, [fp, #-16]
   20a7c:	cmn	r0, #1
   20a80:	bne	20ac8 <ftello64@plt+0xf608>
   20a84:	b	20aa0 <ftello64@plt+0xf5e0>
   20a88:	ldr	r0, [fp, #-12]
   20a8c:	add	r0, r0, #0
   20a90:	movw	r1, #0
   20a94:	cmp	r1, r0
   20a98:	bcc	20b80 <ftello64@plt+0xf6c0>
   20a9c:	b	20b94 <ftello64@plt+0xf6d4>
   20aa0:	ldr	r0, [fp, #-12]
   20aa4:	movw	r1, #0
   20aa8:	cmp	r1, r0
   20aac:	bcs	20b94 <ftello64@plt+0xf6d4>
   20ab0:	ldr	r0, [fp, #-12]
   20ab4:	sub	r0, r0, #1
   20ab8:	mvn	r1, #0
   20abc:	cmp	r1, r0
   20ac0:	bcc	20b80 <ftello64@plt+0xf6c0>
   20ac4:	b	20b94 <ftello64@plt+0xf6d4>
   20ac8:	ldr	r0, [fp, #-16]
   20acc:	movw	r1, #0
   20ad0:	udiv	r0, r1, r0
   20ad4:	ldr	r1, [fp, #-12]
   20ad8:	cmp	r0, r1
   20adc:	bcc	20b80 <ftello64@plt+0xf6c0>
   20ae0:	b	20b94 <ftello64@plt+0xf6d4>
   20ae4:	ldr	r0, [fp, #-16]
   20ae8:	cmp	r0, #0
   20aec:	bne	20af4 <ftello64@plt+0xf634>
   20af0:	b	20b94 <ftello64@plt+0xf6d4>
   20af4:	ldr	r0, [fp, #-12]
   20af8:	cmp	r0, #0
   20afc:	bcs	20b68 <ftello64@plt+0xf6a8>
   20b00:	b	20b08 <ftello64@plt+0xf648>
   20b04:	b	20b0c <ftello64@plt+0xf64c>
   20b08:	b	20b4c <ftello64@plt+0xf68c>
   20b0c:	ldr	r0, [fp, #-12]
   20b10:	cmn	r0, #1
   20b14:	bne	20b4c <ftello64@plt+0xf68c>
   20b18:	b	20b34 <ftello64@plt+0xf674>
   20b1c:	ldr	r0, [fp, #-16]
   20b20:	add	r0, r0, #0
   20b24:	movw	r1, #0
   20b28:	cmp	r1, r0
   20b2c:	bcc	20b80 <ftello64@plt+0xf6c0>
   20b30:	b	20b94 <ftello64@plt+0xf6d4>
   20b34:	ldr	r0, [fp, #-16]
   20b38:	sub	r0, r0, #1
   20b3c:	mvn	r1, #0
   20b40:	cmp	r1, r0
   20b44:	bcc	20b80 <ftello64@plt+0xf6c0>
   20b48:	b	20b94 <ftello64@plt+0xf6d4>
   20b4c:	ldr	r0, [fp, #-12]
   20b50:	movw	r1, #0
   20b54:	udiv	r0, r1, r0
   20b58:	ldr	r1, [fp, #-16]
   20b5c:	cmp	r0, r1
   20b60:	bcc	20b80 <ftello64@plt+0xf6c0>
   20b64:	b	20b94 <ftello64@plt+0xf6d4>
   20b68:	ldr	r0, [fp, #-16]
   20b6c:	mvn	r1, #0
   20b70:	udiv	r0, r1, r0
   20b74:	ldr	r1, [fp, #-12]
   20b78:	cmp	r0, r1
   20b7c:	bcs	20b94 <ftello64@plt+0xf6d4>
   20b80:	ldr	r0, [fp, #-12]
   20b84:	ldr	r1, [fp, #-16]
   20b88:	mul	r0, r0, r1
   20b8c:	str	r0, [fp, #-20]	; 0xffffffec
   20b90:	b	21380 <ftello64@plt+0xfec0>
   20b94:	ldr	r0, [fp, #-12]
   20b98:	ldr	r1, [fp, #-16]
   20b9c:	mul	r0, r0, r1
   20ba0:	str	r0, [fp, #-20]	; 0xffffffec
   20ba4:	b	21398 <ftello64@plt+0xfed8>
   20ba8:	b	20bac <ftello64@plt+0xf6ec>
   20bac:	b	20d70 <ftello64@plt+0xf8b0>
   20bb0:	ldr	r0, [fp, #-16]
   20bb4:	cmp	r0, #0
   20bb8:	bcs	20cb8 <ftello64@plt+0xf7f8>
   20bbc:	ldr	r0, [fp, #-12]
   20bc0:	cmp	r0, #0
   20bc4:	bcs	20c4c <ftello64@plt+0xf78c>
   20bc8:	b	20be8 <ftello64@plt+0xf728>
   20bcc:	ldr	r0, [pc, #2016]	; 213b4 <ftello64@plt+0xfef4>
   20bd0:	ldr	r1, [fp, #-12]
   20bd4:	ldr	r2, [fp, #-16]
   20bd8:	udiv	r0, r0, r2
   20bdc:	cmp	r1, r0
   20be0:	bcc	20d48 <ftello64@plt+0xf888>
   20be4:	b	20d5c <ftello64@plt+0xf89c>
   20be8:	b	20bfc <ftello64@plt+0xf73c>
   20bec:	ldr	r0, [fp, #-16]
   20bf0:	cmp	r0, #1
   20bf4:	bcc	20c0c <ftello64@plt+0xf74c>
   20bf8:	b	20c18 <ftello64@plt+0xf758>
   20bfc:	ldr	r0, [fp, #-16]
   20c00:	movw	r1, #0
   20c04:	cmp	r1, r0
   20c08:	bcs	20c18 <ftello64@plt+0xf758>
   20c0c:	movw	r0, #0
   20c10:	str	r0, [sp, #48]	; 0x30
   20c14:	b	20c30 <ftello64@plt+0xf770>
   20c18:	ldr	r0, [pc, #1940]	; 213b4 <ftello64@plt+0xfef4>
   20c1c:	ldr	r1, [fp, #-16]
   20c20:	movw	r2, #0
   20c24:	sub	r1, r2, r1
   20c28:	udiv	r0, r0, r1
   20c2c:	str	r0, [sp, #48]	; 0x30
   20c30:	ldr	r0, [sp, #48]	; 0x30
   20c34:	ldr	r1, [fp, #-12]
   20c38:	mvn	r2, #0
   20c3c:	sub	r1, r2, r1
   20c40:	cmp	r0, r1
   20c44:	bls	20d48 <ftello64@plt+0xf888>
   20c48:	b	20d5c <ftello64@plt+0xf89c>
   20c4c:	ldr	r0, [fp, #-16]
   20c50:	cmn	r0, #1
   20c54:	bne	20c9c <ftello64@plt+0xf7dc>
   20c58:	b	20c74 <ftello64@plt+0xf7b4>
   20c5c:	ldr	r0, [fp, #-12]
   20c60:	add	r0, r0, #-2147483648	; 0x80000000
   20c64:	movw	r1, #0
   20c68:	cmp	r1, r0
   20c6c:	bcc	20d48 <ftello64@plt+0xf888>
   20c70:	b	20d5c <ftello64@plt+0xf89c>
   20c74:	ldr	r0, [fp, #-12]
   20c78:	movw	r1, #0
   20c7c:	cmp	r1, r0
   20c80:	bcs	20d5c <ftello64@plt+0xf89c>
   20c84:	ldr	r0, [pc, #1832]	; 213b4 <ftello64@plt+0xfef4>
   20c88:	ldr	r1, [fp, #-12]
   20c8c:	sub	r1, r1, #1
   20c90:	cmp	r0, r1
   20c94:	bcc	20d48 <ftello64@plt+0xf888>
   20c98:	b	20d5c <ftello64@plt+0xf89c>
   20c9c:	ldr	r0, [pc, #1812]	; 213b8 <ftello64@plt+0xfef8>
   20ca0:	ldr	r1, [fp, #-16]
   20ca4:	udiv	r0, r0, r1
   20ca8:	ldr	r1, [fp, #-12]
   20cac:	cmp	r0, r1
   20cb0:	bcc	20d48 <ftello64@plt+0xf888>
   20cb4:	b	20d5c <ftello64@plt+0xf89c>
   20cb8:	ldr	r0, [fp, #-16]
   20cbc:	cmp	r0, #0
   20cc0:	bne	20cc8 <ftello64@plt+0xf808>
   20cc4:	b	20d5c <ftello64@plt+0xf89c>
   20cc8:	ldr	r0, [fp, #-12]
   20ccc:	cmp	r0, #0
   20cd0:	bcs	20d30 <ftello64@plt+0xf870>
   20cd4:	ldr	r0, [fp, #-12]
   20cd8:	cmn	r0, #1
   20cdc:	bne	20d14 <ftello64@plt+0xf854>
   20ce0:	b	20cfc <ftello64@plt+0xf83c>
   20ce4:	ldr	r0, [fp, #-16]
   20ce8:	add	r0, r0, #-2147483648	; 0x80000000
   20cec:	movw	r1, #0
   20cf0:	cmp	r1, r0
   20cf4:	bcc	20d48 <ftello64@plt+0xf888>
   20cf8:	b	20d5c <ftello64@plt+0xf89c>
   20cfc:	ldr	r0, [pc, #1712]	; 213b4 <ftello64@plt+0xfef4>
   20d00:	ldr	r1, [fp, #-16]
   20d04:	sub	r1, r1, #1
   20d08:	cmp	r0, r1
   20d0c:	bcc	20d48 <ftello64@plt+0xf888>
   20d10:	b	20d5c <ftello64@plt+0xf89c>
   20d14:	ldr	r0, [pc, #1692]	; 213b8 <ftello64@plt+0xfef8>
   20d18:	ldr	r1, [fp, #-12]
   20d1c:	udiv	r0, r0, r1
   20d20:	ldr	r1, [fp, #-16]
   20d24:	cmp	r0, r1
   20d28:	bcc	20d48 <ftello64@plt+0xf888>
   20d2c:	b	20d5c <ftello64@plt+0xf89c>
   20d30:	ldr	r0, [pc, #1660]	; 213b4 <ftello64@plt+0xfef4>
   20d34:	ldr	r1, [fp, #-16]
   20d38:	udiv	r0, r0, r1
   20d3c:	ldr	r1, [fp, #-12]
   20d40:	cmp	r0, r1
   20d44:	bcs	20d5c <ftello64@plt+0xf89c>
   20d48:	ldr	r0, [fp, #-12]
   20d4c:	ldr	r1, [fp, #-16]
   20d50:	mul	r0, r0, r1
   20d54:	str	r0, [fp, #-20]	; 0xffffffec
   20d58:	b	21380 <ftello64@plt+0xfec0>
   20d5c:	ldr	r0, [fp, #-12]
   20d60:	ldr	r1, [fp, #-16]
   20d64:	mul	r0, r0, r1
   20d68:	str	r0, [fp, #-20]	; 0xffffffec
   20d6c:	b	21398 <ftello64@plt+0xfed8>
   20d70:	ldr	r0, [fp, #-16]
   20d74:	cmp	r0, #0
   20d78:	bcs	20e84 <ftello64@plt+0xf9c4>
   20d7c:	ldr	r0, [fp, #-12]
   20d80:	cmp	r0, #0
   20d84:	bcs	20e0c <ftello64@plt+0xf94c>
   20d88:	b	20da8 <ftello64@plt+0xf8e8>
   20d8c:	ldr	r0, [fp, #-12]
   20d90:	ldr	r1, [fp, #-16]
   20d94:	mvn	r2, #0
   20d98:	udiv	r1, r2, r1
   20d9c:	cmp	r0, r1
   20da0:	bcc	20f20 <ftello64@plt+0xfa60>
   20da4:	b	20f34 <ftello64@plt+0xfa74>
   20da8:	b	20dbc <ftello64@plt+0xf8fc>
   20dac:	ldr	r0, [fp, #-16]
   20db0:	cmp	r0, #1
   20db4:	bcc	20dcc <ftello64@plt+0xf90c>
   20db8:	b	20dd8 <ftello64@plt+0xf918>
   20dbc:	ldr	r0, [fp, #-16]
   20dc0:	movw	r1, #0
   20dc4:	cmp	r1, r0
   20dc8:	bcs	20dd8 <ftello64@plt+0xf918>
   20dcc:	movw	r0, #1
   20dd0:	str	r0, [sp, #44]	; 0x2c
   20dd4:	b	20df0 <ftello64@plt+0xf930>
   20dd8:	ldr	r0, [fp, #-16]
   20ddc:	movw	r1, #0
   20de0:	sub	r0, r1, r0
   20de4:	mvn	r1, #0
   20de8:	udiv	r0, r1, r0
   20dec:	str	r0, [sp, #44]	; 0x2c
   20df0:	ldr	r0, [sp, #44]	; 0x2c
   20df4:	ldr	r1, [fp, #-12]
   20df8:	mvn	r2, #0
   20dfc:	sub	r1, r2, r1
   20e00:	cmp	r0, r1
   20e04:	bls	20f20 <ftello64@plt+0xfa60>
   20e08:	b	20f34 <ftello64@plt+0xfa74>
   20e0c:	b	20e14 <ftello64@plt+0xf954>
   20e10:	b	20e18 <ftello64@plt+0xf958>
   20e14:	b	20e68 <ftello64@plt+0xf9a8>
   20e18:	ldr	r0, [fp, #-16]
   20e1c:	cmn	r0, #1
   20e20:	bne	20e68 <ftello64@plt+0xf9a8>
   20e24:	b	20e40 <ftello64@plt+0xf980>
   20e28:	ldr	r0, [fp, #-12]
   20e2c:	add	r0, r0, #0
   20e30:	movw	r1, #0
   20e34:	cmp	r1, r0
   20e38:	bcc	20f20 <ftello64@plt+0xfa60>
   20e3c:	b	20f34 <ftello64@plt+0xfa74>
   20e40:	ldr	r0, [fp, #-12]
   20e44:	movw	r1, #0
   20e48:	cmp	r1, r0
   20e4c:	bcs	20f34 <ftello64@plt+0xfa74>
   20e50:	ldr	r0, [fp, #-12]
   20e54:	sub	r0, r0, #1
   20e58:	mvn	r1, #0
   20e5c:	cmp	r1, r0
   20e60:	bcc	20f20 <ftello64@plt+0xfa60>
   20e64:	b	20f34 <ftello64@plt+0xfa74>
   20e68:	ldr	r0, [fp, #-16]
   20e6c:	movw	r1, #0
   20e70:	udiv	r0, r1, r0
   20e74:	ldr	r1, [fp, #-12]
   20e78:	cmp	r0, r1
   20e7c:	bcc	20f20 <ftello64@plt+0xfa60>
   20e80:	b	20f34 <ftello64@plt+0xfa74>
   20e84:	ldr	r0, [fp, #-16]
   20e88:	cmp	r0, #0
   20e8c:	bne	20e94 <ftello64@plt+0xf9d4>
   20e90:	b	20f34 <ftello64@plt+0xfa74>
   20e94:	ldr	r0, [fp, #-12]
   20e98:	cmp	r0, #0
   20e9c:	bcs	20f08 <ftello64@plt+0xfa48>
   20ea0:	b	20ea8 <ftello64@plt+0xf9e8>
   20ea4:	b	20eac <ftello64@plt+0xf9ec>
   20ea8:	b	20eec <ftello64@plt+0xfa2c>
   20eac:	ldr	r0, [fp, #-12]
   20eb0:	cmn	r0, #1
   20eb4:	bne	20eec <ftello64@plt+0xfa2c>
   20eb8:	b	20ed4 <ftello64@plt+0xfa14>
   20ebc:	ldr	r0, [fp, #-16]
   20ec0:	add	r0, r0, #0
   20ec4:	movw	r1, #0
   20ec8:	cmp	r1, r0
   20ecc:	bcc	20f20 <ftello64@plt+0xfa60>
   20ed0:	b	20f34 <ftello64@plt+0xfa74>
   20ed4:	ldr	r0, [fp, #-16]
   20ed8:	sub	r0, r0, #1
   20edc:	mvn	r1, #0
   20ee0:	cmp	r1, r0
   20ee4:	bcc	20f20 <ftello64@plt+0xfa60>
   20ee8:	b	20f34 <ftello64@plt+0xfa74>
   20eec:	ldr	r0, [fp, #-12]
   20ef0:	movw	r1, #0
   20ef4:	udiv	r0, r1, r0
   20ef8:	ldr	r1, [fp, #-16]
   20efc:	cmp	r0, r1
   20f00:	bcc	20f20 <ftello64@plt+0xfa60>
   20f04:	b	20f34 <ftello64@plt+0xfa74>
   20f08:	ldr	r0, [fp, #-16]
   20f0c:	mvn	r1, #0
   20f10:	udiv	r0, r1, r0
   20f14:	ldr	r1, [fp, #-12]
   20f18:	cmp	r0, r1
   20f1c:	bcs	20f34 <ftello64@plt+0xfa74>
   20f20:	ldr	r0, [fp, #-12]
   20f24:	ldr	r1, [fp, #-16]
   20f28:	mul	r0, r0, r1
   20f2c:	str	r0, [fp, #-20]	; 0xffffffec
   20f30:	b	21380 <ftello64@plt+0xfec0>
   20f34:	ldr	r0, [fp, #-12]
   20f38:	ldr	r1, [fp, #-16]
   20f3c:	mul	r0, r0, r1
   20f40:	str	r0, [fp, #-20]	; 0xffffffec
   20f44:	b	21398 <ftello64@plt+0xfed8>
   20f48:	b	21164 <ftello64@plt+0xfca4>
   20f4c:	ldr	r0, [fp, #-16]
   20f50:	cmp	r0, #0
   20f54:	bcs	21094 <ftello64@plt+0xfbd4>
   20f58:	ldr	r0, [fp, #-12]
   20f5c:	cmp	r0, #0
   20f60:	bcs	21020 <ftello64@plt+0xfb60>
   20f64:	b	20f68 <ftello64@plt+0xfaa8>
   20f68:	ldr	r0, [fp, #-12]
   20f6c:	ldr	r2, [fp, #-16]
   20f70:	mvn	r1, #0
   20f74:	mvn	r3, #-2147483648	; 0x80000000
   20f78:	mov	ip, #0
   20f7c:	str	r0, [sp, #40]	; 0x28
   20f80:	mov	r0, r1
   20f84:	mov	r1, r3
   20f88:	mov	r3, ip
   20f8c:	bl	223b4 <ftello64@plt+0x10ef4>
   20f90:	ldr	r2, [sp, #40]	; 0x28
   20f94:	subs	r0, r2, r0
   20f98:	rscs	r1, r1, #0
   20f9c:	blt	2113c <ftello64@plt+0xfc7c>
   20fa0:	b	21150 <ftello64@plt+0xfc90>
   20fa4:	b	20fb8 <ftello64@plt+0xfaf8>
   20fa8:	ldr	r0, [fp, #-16]
   20fac:	cmp	r0, #1
   20fb0:	bcc	20fc8 <ftello64@plt+0xfb08>
   20fb4:	b	20fdc <ftello64@plt+0xfb1c>
   20fb8:	ldr	r0, [fp, #-16]
   20fbc:	movw	r1, #0
   20fc0:	cmp	r1, r0
   20fc4:	bcs	20fdc <ftello64@plt+0xfb1c>
   20fc8:	mov	r0, #0
   20fcc:	mvn	r1, #0
   20fd0:	str	r1, [sp, #36]	; 0x24
   20fd4:	str	r0, [sp, #32]
   20fd8:	b	21000 <ftello64@plt+0xfb40>
   20fdc:	ldr	r0, [fp, #-16]
   20fe0:	rsb	r2, r0, #0
   20fe4:	mvn	r0, #0
   20fe8:	mvn	r1, #-2147483648	; 0x80000000
   20fec:	mov	r3, #0
   20ff0:	bl	223b4 <ftello64@plt+0x10ef4>
   20ff4:	str	r0, [sp, #36]	; 0x24
   20ff8:	str	r1, [sp, #32]
   20ffc:	b	21000 <ftello64@plt+0xfb40>
   21000:	ldr	r0, [sp, #32]
   21004:	ldr	r1, [sp, #36]	; 0x24
   21008:	ldr	r2, [fp, #-12]
   2100c:	mvn	r2, r2
   21010:	subs	r1, r2, r1
   21014:	rscs	r0, r0, #0
   21018:	bge	2113c <ftello64@plt+0xfc7c>
   2101c:	b	21150 <ftello64@plt+0xfc90>
   21020:	ldr	r0, [fp, #-16]
   21024:	cmn	r0, #1
   21028:	bne	21068 <ftello64@plt+0xfba8>
   2102c:	b	21048 <ftello64@plt+0xfb88>
   21030:	ldr	r0, [fp, #-12]
   21034:	rsbs	r0, r0, #0
   21038:	mov	r1, #0
   2103c:	sbcs	r1, r1, #-2147483648	; 0x80000000
   21040:	blt	2113c <ftello64@plt+0xfc7c>
   21044:	b	21150 <ftello64@plt+0xfc90>
   21048:	ldr	r0, [fp, #-12]
   2104c:	movw	r1, #0
   21050:	cmp	r1, r0
   21054:	bcs	21150 <ftello64@plt+0xfc90>
   21058:	mov	r0, #0
   2105c:	cmp	r0, #0
   21060:	bne	2113c <ftello64@plt+0xfc7c>
   21064:	b	21150 <ftello64@plt+0xfc90>
   21068:	ldr	r2, [fp, #-16]
   2106c:	mov	r1, #-2147483648	; 0x80000000
   21070:	mov	r0, #0
   21074:	str	r0, [sp, #28]
   21078:	ldr	r3, [sp, #28]
   2107c:	bl	222e0 <ftello64@plt+0x10e20>
   21080:	ldr	r2, [fp, #-12]
   21084:	subs	r0, r0, r2
   21088:	sbcs	r1, r1, #0
   2108c:	blt	2113c <ftello64@plt+0xfc7c>
   21090:	b	21150 <ftello64@plt+0xfc90>
   21094:	ldr	r0, [fp, #-16]
   21098:	cmp	r0, #0
   2109c:	bne	210a4 <ftello64@plt+0xfbe4>
   210a0:	b	21150 <ftello64@plt+0xfc90>
   210a4:	ldr	r0, [fp, #-12]
   210a8:	cmp	r0, #0
   210ac:	bcs	21114 <ftello64@plt+0xfc54>
   210b0:	ldr	r0, [fp, #-12]
   210b4:	cmn	r0, #1
   210b8:	bne	210e8 <ftello64@plt+0xfc28>
   210bc:	b	210d8 <ftello64@plt+0xfc18>
   210c0:	ldr	r0, [fp, #-16]
   210c4:	rsbs	r0, r0, #0
   210c8:	mov	r1, #0
   210cc:	sbcs	r1, r1, #-2147483648	; 0x80000000
   210d0:	blt	2113c <ftello64@plt+0xfc7c>
   210d4:	b	21150 <ftello64@plt+0xfc90>
   210d8:	mov	r0, #0
   210dc:	cmp	r0, #0
   210e0:	bne	2113c <ftello64@plt+0xfc7c>
   210e4:	b	21150 <ftello64@plt+0xfc90>
   210e8:	ldr	r2, [fp, #-12]
   210ec:	mov	r1, #-2147483648	; 0x80000000
   210f0:	mov	r0, #0
   210f4:	str	r0, [sp, #24]
   210f8:	ldr	r3, [sp, #24]
   210fc:	bl	222e0 <ftello64@plt+0x10e20>
   21100:	ldr	r2, [fp, #-16]
   21104:	subs	r0, r0, r2
   21108:	sbcs	r1, r1, #0
   2110c:	blt	2113c <ftello64@plt+0xfc7c>
   21110:	b	21150 <ftello64@plt+0xfc90>
   21114:	ldr	r2, [fp, #-16]
   21118:	mvn	r0, #0
   2111c:	mvn	r1, #-2147483648	; 0x80000000
   21120:	mov	r3, #0
   21124:	bl	223b4 <ftello64@plt+0x10ef4>
   21128:	ldr	r2, [fp, #-12]
   2112c:	subs	r0, r0, r2
   21130:	sbcs	r1, r1, #0
   21134:	bge	21150 <ftello64@plt+0xfc90>
   21138:	b	2113c <ftello64@plt+0xfc7c>
   2113c:	ldr	r0, [fp, #-12]
   21140:	ldr	r1, [fp, #-16]
   21144:	mul	r0, r0, r1
   21148:	str	r0, [fp, #-20]	; 0xffffffec
   2114c:	b	21380 <ftello64@plt+0xfec0>
   21150:	ldr	r0, [fp, #-12]
   21154:	ldr	r1, [fp, #-16]
   21158:	mul	r0, r0, r1
   2115c:	str	r0, [fp, #-20]	; 0xffffffec
   21160:	b	21398 <ftello64@plt+0xfed8>
   21164:	ldr	r0, [fp, #-16]
   21168:	cmp	r0, #0
   2116c:	bcs	212a8 <ftello64@plt+0xfde8>
   21170:	ldr	r0, [fp, #-12]
   21174:	cmp	r0, #0
   21178:	bcs	21230 <ftello64@plt+0xfd70>
   2117c:	b	211b0 <ftello64@plt+0xfcf0>
   21180:	ldr	r0, [fp, #-12]
   21184:	ldr	r2, [fp, #-16]
   21188:	mvn	r1, #0
   2118c:	mov	r3, #0
   21190:	str	r0, [sp, #20]
   21194:	mov	r0, r1
   21198:	bl	223b4 <ftello64@plt+0x10ef4>
   2119c:	ldr	r2, [sp, #20]
   211a0:	subs	r0, r2, r0
   211a4:	rscs	r1, r1, #0
   211a8:	bcc	21358 <ftello64@plt+0xfe98>
   211ac:	b	2136c <ftello64@plt+0xfeac>
   211b0:	b	211c4 <ftello64@plt+0xfd04>
   211b4:	ldr	r0, [fp, #-16]
   211b8:	cmp	r0, #1
   211bc:	bcc	211d4 <ftello64@plt+0xfd14>
   211c0:	b	211e8 <ftello64@plt+0xfd28>
   211c4:	ldr	r0, [fp, #-16]
   211c8:	movw	r1, #0
   211cc:	cmp	r1, r0
   211d0:	bcs	211e8 <ftello64@plt+0xfd28>
   211d4:	mov	r0, #1
   211d8:	mvn	r1, #0
   211dc:	str	r1, [sp, #16]
   211e0:	str	r0, [sp, #12]
   211e4:	b	21210 <ftello64@plt+0xfd50>
   211e8:	ldr	r0, [fp, #-16]
   211ec:	rsb	r2, r0, #0
   211f0:	mvn	r0, #0
   211f4:	mov	r3, #0
   211f8:	str	r0, [sp, #8]
   211fc:	ldr	r1, [sp, #8]
   21200:	bl	223b4 <ftello64@plt+0x10ef4>
   21204:	str	r0, [sp, #16]
   21208:	str	r1, [sp, #12]
   2120c:	b	21210 <ftello64@plt+0xfd50>
   21210:	ldr	r0, [sp, #12]
   21214:	ldr	r1, [sp, #16]
   21218:	ldr	r2, [fp, #-12]
   2121c:	mvn	r2, r2
   21220:	subs	r1, r2, r1
   21224:	rscs	r0, r0, #0
   21228:	bcs	21358 <ftello64@plt+0xfe98>
   2122c:	b	2136c <ftello64@plt+0xfeac>
   21230:	b	21238 <ftello64@plt+0xfd78>
   21234:	b	2123c <ftello64@plt+0xfd7c>
   21238:	b	2128c <ftello64@plt+0xfdcc>
   2123c:	ldr	r0, [fp, #-16]
   21240:	cmn	r0, #1
   21244:	bne	2128c <ftello64@plt+0xfdcc>
   21248:	b	21264 <ftello64@plt+0xfda4>
   2124c:	ldr	r0, [fp, #-12]
   21250:	add	r0, r0, #0
   21254:	movw	r1, #0
   21258:	cmp	r1, r0
   2125c:	bcc	21358 <ftello64@plt+0xfe98>
   21260:	b	2136c <ftello64@plt+0xfeac>
   21264:	ldr	r0, [fp, #-12]
   21268:	movw	r1, #0
   2126c:	cmp	r1, r0
   21270:	bcs	2136c <ftello64@plt+0xfeac>
   21274:	ldr	r0, [fp, #-12]
   21278:	sub	r0, r0, #1
   2127c:	mvn	r1, #0
   21280:	cmp	r1, r0
   21284:	bcc	21358 <ftello64@plt+0xfe98>
   21288:	b	2136c <ftello64@plt+0xfeac>
   2128c:	ldr	r0, [fp, #-16]
   21290:	movw	r1, #0
   21294:	udiv	r0, r1, r0
   21298:	ldr	r1, [fp, #-12]
   2129c:	cmp	r0, r1
   212a0:	bcc	21358 <ftello64@plt+0xfe98>
   212a4:	b	2136c <ftello64@plt+0xfeac>
   212a8:	ldr	r0, [fp, #-16]
   212ac:	cmp	r0, #0
   212b0:	bne	212b8 <ftello64@plt+0xfdf8>
   212b4:	b	2136c <ftello64@plt+0xfeac>
   212b8:	ldr	r0, [fp, #-12]
   212bc:	cmp	r0, #0
   212c0:	bcs	2132c <ftello64@plt+0xfe6c>
   212c4:	b	212cc <ftello64@plt+0xfe0c>
   212c8:	b	212d0 <ftello64@plt+0xfe10>
   212cc:	b	21310 <ftello64@plt+0xfe50>
   212d0:	ldr	r0, [fp, #-12]
   212d4:	cmn	r0, #1
   212d8:	bne	21310 <ftello64@plt+0xfe50>
   212dc:	b	212f8 <ftello64@plt+0xfe38>
   212e0:	ldr	r0, [fp, #-16]
   212e4:	add	r0, r0, #0
   212e8:	movw	r1, #0
   212ec:	cmp	r1, r0
   212f0:	bcc	21358 <ftello64@plt+0xfe98>
   212f4:	b	2136c <ftello64@plt+0xfeac>
   212f8:	ldr	r0, [fp, #-16]
   212fc:	sub	r0, r0, #1
   21300:	mvn	r1, #0
   21304:	cmp	r1, r0
   21308:	bcc	21358 <ftello64@plt+0xfe98>
   2130c:	b	2136c <ftello64@plt+0xfeac>
   21310:	ldr	r0, [fp, #-12]
   21314:	movw	r1, #0
   21318:	udiv	r0, r1, r0
   2131c:	ldr	r1, [fp, #-16]
   21320:	cmp	r0, r1
   21324:	bcc	21358 <ftello64@plt+0xfe98>
   21328:	b	2136c <ftello64@plt+0xfeac>
   2132c:	ldr	r2, [fp, #-16]
   21330:	mvn	r0, #0
   21334:	mov	r3, #0
   21338:	str	r0, [sp, #4]
   2133c:	ldr	r1, [sp, #4]
   21340:	bl	223b4 <ftello64@plt+0x10ef4>
   21344:	ldr	r2, [fp, #-12]
   21348:	subs	r0, r0, r2
   2134c:	sbcs	r1, r1, #0
   21350:	bcs	2136c <ftello64@plt+0xfeac>
   21354:	b	21358 <ftello64@plt+0xfe98>
   21358:	ldr	r0, [fp, #-12]
   2135c:	ldr	r1, [fp, #-16]
   21360:	mul	r0, r0, r1
   21364:	str	r0, [fp, #-20]	; 0xffffffec
   21368:	b	21380 <ftello64@plt+0xfec0>
   2136c:	ldr	r0, [fp, #-12]
   21370:	ldr	r1, [fp, #-16]
   21374:	mul	r0, r0, r1
   21378:	str	r0, [fp, #-20]	; 0xffffffec
   2137c:	b	21398 <ftello64@plt+0xfed8>
   21380:	bl	113ac <__errno_location@plt>
   21384:	movw	r1, #12
   21388:	str	r1, [r0]
   2138c:	movw	r0, #0
   21390:	str	r0, [fp, #-4]
   21394:	b	213a8 <ftello64@plt+0xfee8>
   21398:	ldr	r0, [fp, #-8]
   2139c:	ldr	r1, [fp, #-20]	; 0xffffffec
   213a0:	bl	1dccc <ftello64@plt+0xc80c>
   213a4:	str	r0, [fp, #-4]
   213a8:	ldr	r0, [fp, #-4]
   213ac:	mov	sp, fp
   213b0:	pop	{fp, pc}
   213b4:	svcvc	0x00ffffff
   213b8:	andhi	r0, r0, r0
   213bc:			; <UNDEFINED> instruction: 0xffff8000
   213c0:	push	{fp, lr}
   213c4:	mov	fp, sp
   213c8:	sub	sp, sp, #8
   213cc:	str	r0, [sp, #4]
   213d0:	ldr	r0, [sp, #4]
   213d4:	movw	r1, #0
   213d8:	movw	r2, #3
   213dc:	bl	21d08 <ftello64@plt+0x10848>
   213e0:	mov	sp, fp
   213e4:	pop	{fp, pc}
   213e8:	push	{r4, sl, fp, lr}
   213ec:	add	fp, sp, #8
   213f0:	sub	sp, sp, #16
   213f4:	str	r0, [sp, #8]
   213f8:	str	r1, [sp, #12]
   213fc:	str	r2, [sp, #4]
   21400:	ldr	r0, [sp, #8]
   21404:	ldr	r1, [sp, #12]
   21408:	ldr	r2, [sp, #4]
   2140c:	rsb	r3, r2, #32
   21410:	lsr	ip, r0, r3
   21414:	orr	ip, ip, r1, lsl r2
   21418:	sub	lr, r2, #32
   2141c:	cmp	lr, #0
   21420:	lslpl	ip, r0, lr
   21424:	lsl	r4, r0, r2
   21428:	cmp	lr, #0
   2142c:	movwpl	r4, #0
   21430:	rsb	r2, r2, #64	; 0x40
   21434:	lsr	lr, r1, r2
   21438:	cmp	r3, #0
   2143c:	movwpl	lr, #0
   21440:	lsr	r0, r0, r2
   21444:	rsb	r2, r2, #32
   21448:	orr	r0, r0, r1, lsl r2
   2144c:	cmp	r3, #0
   21450:	lsrpl	r0, r1, r3
   21454:	orr	r0, r4, r0
   21458:	orr	r1, ip, lr
   2145c:	sub	sp, fp, #8
   21460:	pop	{r4, sl, fp, pc}
   21464:	push	{r4, sl, fp, lr}
   21468:	add	fp, sp, #8
   2146c:	sub	sp, sp, #16
   21470:	str	r0, [sp, #8]
   21474:	str	r1, [sp, #12]
   21478:	str	r2, [sp, #4]
   2147c:	ldr	r0, [sp, #8]
   21480:	ldr	r1, [sp, #12]
   21484:	ldr	r2, [sp, #4]
   21488:	lsr	r3, r1, r2
   2148c:	sub	ip, r2, #32
   21490:	cmp	ip, #0
   21494:	movwpl	r3, #0
   21498:	lsr	lr, r0, r2
   2149c:	rsb	r4, r2, #32
   214a0:	orr	lr, lr, r1, lsl r4
   214a4:	cmp	ip, #0
   214a8:	lsrpl	lr, r1, ip
   214ac:	rsb	r2, r2, #64	; 0x40
   214b0:	rsb	ip, r2, #32
   214b4:	lsr	ip, r0, ip
   214b8:	orr	r1, ip, r1, lsl r2
   214bc:	cmp	r4, #0
   214c0:	lslpl	r1, r0, r4
   214c4:	lsl	r0, r0, r2
   214c8:	cmp	r4, #0
   214cc:	movwpl	r0, #0
   214d0:	orr	r0, lr, r0
   214d4:	orr	r1, r3, r1
   214d8:	sub	sp, fp, #8
   214dc:	pop	{r4, sl, fp, pc}
   214e0:	sub	sp, sp, #8
   214e4:	str	r0, [sp, #4]
   214e8:	str	r1, [sp]
   214ec:	ldr	r0, [sp, #4]
   214f0:	ldr	r1, [sp]
   214f4:	lsl	r0, r0, r1
   214f8:	ldr	r1, [sp, #4]
   214fc:	ldr	r2, [sp]
   21500:	movw	r3, #32
   21504:	sub	r2, r3, r2
   21508:	lsr	r1, r1, r2
   2150c:	orr	r0, r0, r1
   21510:	add	sp, sp, #8
   21514:	bx	lr
   21518:	sub	sp, sp, #8
   2151c:	str	r0, [sp, #4]
   21520:	str	r1, [sp]
   21524:	ldr	r0, [sp, #4]
   21528:	ldr	r1, [sp]
   2152c:	lsr	r0, r0, r1
   21530:	ldr	r1, [sp, #4]
   21534:	ldr	r2, [sp]
   21538:	movw	r3, #32
   2153c:	sub	r2, r3, r2
   21540:	lsl	r1, r1, r2
   21544:	orr	r0, r0, r1
   21548:	add	sp, sp, #8
   2154c:	bx	lr
   21550:	sub	sp, sp, #8
   21554:	str	r0, [sp, #4]
   21558:	str	r1, [sp]
   2155c:	ldr	r0, [sp, #4]
   21560:	ldr	r1, [sp]
   21564:	lsl	r0, r0, r1
   21568:	ldr	r1, [sp, #4]
   2156c:	ldr	r2, [sp]
   21570:	movw	r3, #32
   21574:	sub	r2, r3, r2
   21578:	lsr	r1, r1, r2
   2157c:	orr	r0, r0, r1
   21580:	add	sp, sp, #8
   21584:	bx	lr
   21588:	sub	sp, sp, #8
   2158c:	str	r0, [sp, #4]
   21590:	str	r1, [sp]
   21594:	ldr	r0, [sp, #4]
   21598:	ldr	r1, [sp]
   2159c:	lsr	r0, r0, r1
   215a0:	ldr	r1, [sp, #4]
   215a4:	ldr	r2, [sp]
   215a8:	movw	r3, #32
   215ac:	sub	r2, r3, r2
   215b0:	lsl	r1, r1, r2
   215b4:	orr	r0, r0, r1
   215b8:	add	sp, sp, #8
   215bc:	bx	lr
   215c0:	sub	sp, sp, #8
   215c4:	strh	r0, [sp, #6]
   215c8:	str	r1, [sp]
   215cc:	ldrh	r0, [sp, #6]
   215d0:	ldr	r1, [sp]
   215d4:	lsl	r0, r0, r1
   215d8:	ldrh	r1, [sp, #6]
   215dc:	ldr	r2, [sp]
   215e0:	movw	r3, #16
   215e4:	sub	r2, r3, r2
   215e8:	lsr	r1, r1, r2
   215ec:	orr	r0, r0, r1
   215f0:	movw	r1, #65535	; 0xffff
   215f4:	and	r0, r0, r1
   215f8:	uxth	r0, r0
   215fc:	add	sp, sp, #8
   21600:	bx	lr
   21604:	sub	sp, sp, #8
   21608:	strh	r0, [sp, #6]
   2160c:	str	r1, [sp]
   21610:	ldrh	r0, [sp, #6]
   21614:	ldr	r1, [sp]
   21618:	lsr	r0, r0, r1
   2161c:	ldrh	r1, [sp, #6]
   21620:	ldr	r2, [sp]
   21624:	movw	r3, #16
   21628:	sub	r2, r3, r2
   2162c:	lsl	r1, r1, r2
   21630:	orr	r0, r0, r1
   21634:	movw	r1, #65535	; 0xffff
   21638:	and	r0, r0, r1
   2163c:	uxth	r0, r0
   21640:	add	sp, sp, #8
   21644:	bx	lr
   21648:	sub	sp, sp, #8
   2164c:	strb	r0, [sp, #7]
   21650:	str	r1, [sp]
   21654:	ldrb	r0, [sp, #7]
   21658:	ldr	r1, [sp]
   2165c:	lsl	r0, r0, r1
   21660:	ldrb	r1, [sp, #7]
   21664:	ldr	r2, [sp]
   21668:	movw	r3, #8
   2166c:	sub	r2, r3, r2
   21670:	lsr	r1, r1, r2
   21674:	orr	r0, r0, r1
   21678:	and	r0, r0, #255	; 0xff
   2167c:	and	r0, r0, #255	; 0xff
   21680:	add	sp, sp, #8
   21684:	bx	lr
   21688:	sub	sp, sp, #8
   2168c:	strb	r0, [sp, #7]
   21690:	str	r1, [sp]
   21694:	ldrb	r0, [sp, #7]
   21698:	ldr	r1, [sp]
   2169c:	lsr	r0, r0, r1
   216a0:	ldrb	r1, [sp, #7]
   216a4:	ldr	r2, [sp]
   216a8:	movw	r3, #8
   216ac:	sub	r2, r3, r2
   216b0:	lsl	r1, r1, r2
   216b4:	orr	r0, r0, r1
   216b8:	and	r0, r0, #255	; 0xff
   216bc:	and	r0, r0, #255	; 0xff
   216c0:	add	sp, sp, #8
   216c4:	bx	lr
   216c8:	sub	sp, sp, #12
   216cc:	str	r0, [sp, #4]
   216d0:	ldr	r0, [sp, #4]
   216d4:	sub	r1, r0, #48	; 0x30
   216d8:	cmp	r1, #10
   216dc:	str	r0, [sp]
   216e0:	bcc	21710 <ftello64@plt+0x10250>
   216e4:	b	216e8 <ftello64@plt+0x10228>
   216e8:	ldr	r0, [sp]
   216ec:	sub	r1, r0, #65	; 0x41
   216f0:	cmp	r1, #26
   216f4:	bcc	21710 <ftello64@plt+0x10250>
   216f8:	b	216fc <ftello64@plt+0x1023c>
   216fc:	ldr	r0, [sp]
   21700:	sub	r1, r0, #97	; 0x61
   21704:	cmp	r1, #25
   21708:	bhi	21720 <ftello64@plt+0x10260>
   2170c:	b	21710 <ftello64@plt+0x10250>
   21710:	movw	r0, #1
   21714:	and	r0, r0, #1
   21718:	strb	r0, [sp, #11]
   2171c:	b	2172c <ftello64@plt+0x1026c>
   21720:	movw	r0, #0
   21724:	and	r0, r0, #1
   21728:	strb	r0, [sp, #11]
   2172c:	ldrb	r0, [sp, #11]
   21730:	and	r0, r0, #1
   21734:	add	sp, sp, #12
   21738:	bx	lr
   2173c:	sub	sp, sp, #12
   21740:	str	r0, [sp, #4]
   21744:	ldr	r0, [sp, #4]
   21748:	sub	r1, r0, #65	; 0x41
   2174c:	cmp	r1, #26
   21750:	str	r0, [sp]
   21754:	bcc	21770 <ftello64@plt+0x102b0>
   21758:	b	2175c <ftello64@plt+0x1029c>
   2175c:	ldr	r0, [sp]
   21760:	sub	r1, r0, #97	; 0x61
   21764:	cmp	r1, #25
   21768:	bhi	21780 <ftello64@plt+0x102c0>
   2176c:	b	21770 <ftello64@plt+0x102b0>
   21770:	movw	r0, #1
   21774:	and	r0, r0, #1
   21778:	strb	r0, [sp, #11]
   2177c:	b	2178c <ftello64@plt+0x102cc>
   21780:	movw	r0, #0
   21784:	and	r0, r0, #1
   21788:	strb	r0, [sp, #11]
   2178c:	ldrb	r0, [sp, #11]
   21790:	and	r0, r0, #1
   21794:	add	sp, sp, #12
   21798:	bx	lr
   2179c:	sub	sp, sp, #8
   217a0:	str	r0, [sp]
   217a4:	ldr	r0, [sp]
   217a8:	cmp	r0, #127	; 0x7f
   217ac:	bhi	217c4 <ftello64@plt+0x10304>
   217b0:	b	217b4 <ftello64@plt+0x102f4>
   217b4:	movw	r0, #1
   217b8:	and	r0, r0, #1
   217bc:	strb	r0, [sp, #7]
   217c0:	b	217d0 <ftello64@plt+0x10310>
   217c4:	movw	r0, #0
   217c8:	and	r0, r0, #1
   217cc:	strb	r0, [sp, #7]
   217d0:	ldrb	r0, [sp, #7]
   217d4:	and	r0, r0, #1
   217d8:	add	sp, sp, #8
   217dc:	bx	lr
   217e0:	sub	sp, sp, #8
   217e4:	str	r0, [sp, #4]
   217e8:	ldr	r0, [sp, #4]
   217ec:	cmp	r0, #32
   217f0:	movw	r0, #1
   217f4:	str	r0, [sp]
   217f8:	beq	21810 <ftello64@plt+0x10350>
   217fc:	ldr	r0, [sp, #4]
   21800:	cmp	r0, #9
   21804:	movw	r0, #0
   21808:	moveq	r0, #1
   2180c:	str	r0, [sp]
   21810:	ldr	r0, [sp]
   21814:	and	r0, r0, #1
   21818:	add	sp, sp, #8
   2181c:	bx	lr
   21820:	sub	sp, sp, #12
   21824:	str	r0, [sp, #4]
   21828:	ldr	r0, [sp, #4]
   2182c:	cmp	r0, #32
   21830:	str	r0, [sp]
   21834:	bcc	2184c <ftello64@plt+0x1038c>
   21838:	b	2183c <ftello64@plt+0x1037c>
   2183c:	ldr	r0, [sp]
   21840:	cmp	r0, #127	; 0x7f
   21844:	bne	2185c <ftello64@plt+0x1039c>
   21848:	b	2184c <ftello64@plt+0x1038c>
   2184c:	movw	r0, #1
   21850:	and	r0, r0, #1
   21854:	strb	r0, [sp, #11]
   21858:	b	21868 <ftello64@plt+0x103a8>
   2185c:	movw	r0, #0
   21860:	and	r0, r0, #1
   21864:	strb	r0, [sp, #11]
   21868:	ldrb	r0, [sp, #11]
   2186c:	and	r0, r0, #1
   21870:	add	sp, sp, #12
   21874:	bx	lr
   21878:	sub	sp, sp, #8
   2187c:	str	r0, [sp]
   21880:	ldr	r0, [sp]
   21884:	sub	r0, r0, #48	; 0x30
   21888:	cmp	r0, #9
   2188c:	bhi	218a4 <ftello64@plt+0x103e4>
   21890:	b	21894 <ftello64@plt+0x103d4>
   21894:	movw	r0, #1
   21898:	and	r0, r0, #1
   2189c:	strb	r0, [sp, #7]
   218a0:	b	218b0 <ftello64@plt+0x103f0>
   218a4:	movw	r0, #0
   218a8:	and	r0, r0, #1
   218ac:	strb	r0, [sp, #7]
   218b0:	ldrb	r0, [sp, #7]
   218b4:	and	r0, r0, #1
   218b8:	add	sp, sp, #8
   218bc:	bx	lr
   218c0:	sub	sp, sp, #8
   218c4:	str	r0, [sp]
   218c8:	ldr	r0, [sp]
   218cc:	sub	r0, r0, #33	; 0x21
   218d0:	cmp	r0, #93	; 0x5d
   218d4:	bhi	218ec <ftello64@plt+0x1042c>
   218d8:	b	218dc <ftello64@plt+0x1041c>
   218dc:	movw	r0, #1
   218e0:	and	r0, r0, #1
   218e4:	strb	r0, [sp, #7]
   218e8:	b	218f8 <ftello64@plt+0x10438>
   218ec:	movw	r0, #0
   218f0:	and	r0, r0, #1
   218f4:	strb	r0, [sp, #7]
   218f8:	ldrb	r0, [sp, #7]
   218fc:	and	r0, r0, #1
   21900:	add	sp, sp, #8
   21904:	bx	lr
   21908:	sub	sp, sp, #8
   2190c:	str	r0, [sp]
   21910:	ldr	r0, [sp]
   21914:	sub	r0, r0, #97	; 0x61
   21918:	cmp	r0, #25
   2191c:	bhi	21934 <ftello64@plt+0x10474>
   21920:	b	21924 <ftello64@plt+0x10464>
   21924:	movw	r0, #1
   21928:	and	r0, r0, #1
   2192c:	strb	r0, [sp, #7]
   21930:	b	21940 <ftello64@plt+0x10480>
   21934:	movw	r0, #0
   21938:	and	r0, r0, #1
   2193c:	strb	r0, [sp, #7]
   21940:	ldrb	r0, [sp, #7]
   21944:	and	r0, r0, #1
   21948:	add	sp, sp, #8
   2194c:	bx	lr
   21950:	sub	sp, sp, #8
   21954:	str	r0, [sp]
   21958:	ldr	r0, [sp]
   2195c:	sub	r0, r0, #32
   21960:	cmp	r0, #94	; 0x5e
   21964:	bhi	2197c <ftello64@plt+0x104bc>
   21968:	b	2196c <ftello64@plt+0x104ac>
   2196c:	movw	r0, #1
   21970:	and	r0, r0, #1
   21974:	strb	r0, [sp, #7]
   21978:	b	21988 <ftello64@plt+0x104c8>
   2197c:	movw	r0, #0
   21980:	and	r0, r0, #1
   21984:	strb	r0, [sp, #7]
   21988:	ldrb	r0, [sp, #7]
   2198c:	and	r0, r0, #1
   21990:	add	sp, sp, #8
   21994:	bx	lr
   21998:	sub	sp, sp, #12
   2199c:	str	r0, [sp, #4]
   219a0:	ldr	r0, [sp, #4]
   219a4:	sub	r0, r0, #33	; 0x21
   219a8:	cmp	r0, #93	; 0x5d
   219ac:	str	r0, [sp]
   219b0:	bhi	21b4c <ftello64@plt+0x1068c>
   219b4:	add	r0, pc, #8
   219b8:	ldr	r1, [sp]
   219bc:	ldr	r0, [r0, r1, lsl #2]
   219c0:	mov	pc, r0
   219c4:	andeq	r1, r2, ip, lsr fp
   219c8:	andeq	r1, r2, ip, lsr fp
   219cc:	andeq	r1, r2, ip, lsr fp
   219d0:	andeq	r1, r2, ip, lsr fp
   219d4:	andeq	r1, r2, ip, lsr fp
   219d8:	andeq	r1, r2, ip, lsr fp
   219dc:	andeq	r1, r2, ip, lsr fp
   219e0:	andeq	r1, r2, ip, lsr fp
   219e4:	andeq	r1, r2, ip, lsr fp
   219e8:	andeq	r1, r2, ip, lsr fp
   219ec:	andeq	r1, r2, ip, lsr fp
   219f0:	andeq	r1, r2, ip, lsr fp
   219f4:	andeq	r1, r2, ip, lsr fp
   219f8:	andeq	r1, r2, ip, lsr fp
   219fc:	andeq	r1, r2, ip, lsr fp
   21a00:	andeq	r1, r2, ip, asr #22
   21a04:	andeq	r1, r2, ip, asr #22
   21a08:	andeq	r1, r2, ip, asr #22
   21a0c:	andeq	r1, r2, ip, asr #22
   21a10:	andeq	r1, r2, ip, asr #22
   21a14:	andeq	r1, r2, ip, asr #22
   21a18:	andeq	r1, r2, ip, asr #22
   21a1c:	andeq	r1, r2, ip, asr #22
   21a20:	andeq	r1, r2, ip, asr #22
   21a24:	andeq	r1, r2, ip, asr #22
   21a28:	andeq	r1, r2, ip, lsr fp
   21a2c:	andeq	r1, r2, ip, lsr fp
   21a30:	andeq	r1, r2, ip, lsr fp
   21a34:	andeq	r1, r2, ip, lsr fp
   21a38:	andeq	r1, r2, ip, lsr fp
   21a3c:	andeq	r1, r2, ip, lsr fp
   21a40:	andeq	r1, r2, ip, lsr fp
   21a44:	andeq	r1, r2, ip, asr #22
   21a48:	andeq	r1, r2, ip, asr #22
   21a4c:	andeq	r1, r2, ip, asr #22
   21a50:	andeq	r1, r2, ip, asr #22
   21a54:	andeq	r1, r2, ip, asr #22
   21a58:	andeq	r1, r2, ip, asr #22
   21a5c:	andeq	r1, r2, ip, asr #22
   21a60:	andeq	r1, r2, ip, asr #22
   21a64:	andeq	r1, r2, ip, asr #22
   21a68:	andeq	r1, r2, ip, asr #22
   21a6c:	andeq	r1, r2, ip, asr #22
   21a70:	andeq	r1, r2, ip, asr #22
   21a74:	andeq	r1, r2, ip, asr #22
   21a78:	andeq	r1, r2, ip, asr #22
   21a7c:	andeq	r1, r2, ip, asr #22
   21a80:	andeq	r1, r2, ip, asr #22
   21a84:	andeq	r1, r2, ip, asr #22
   21a88:	andeq	r1, r2, ip, asr #22
   21a8c:	andeq	r1, r2, ip, asr #22
   21a90:	andeq	r1, r2, ip, asr #22
   21a94:	andeq	r1, r2, ip, asr #22
   21a98:	andeq	r1, r2, ip, asr #22
   21a9c:	andeq	r1, r2, ip, asr #22
   21aa0:	andeq	r1, r2, ip, asr #22
   21aa4:	andeq	r1, r2, ip, asr #22
   21aa8:	andeq	r1, r2, ip, asr #22
   21aac:	andeq	r1, r2, ip, lsr fp
   21ab0:	andeq	r1, r2, ip, lsr fp
   21ab4:	andeq	r1, r2, ip, lsr fp
   21ab8:	andeq	r1, r2, ip, lsr fp
   21abc:	andeq	r1, r2, ip, lsr fp
   21ac0:	andeq	r1, r2, ip, lsr fp
   21ac4:	andeq	r1, r2, ip, asr #22
   21ac8:	andeq	r1, r2, ip, asr #22
   21acc:	andeq	r1, r2, ip, asr #22
   21ad0:	andeq	r1, r2, ip, asr #22
   21ad4:	andeq	r1, r2, ip, asr #22
   21ad8:	andeq	r1, r2, ip, asr #22
   21adc:	andeq	r1, r2, ip, asr #22
   21ae0:	andeq	r1, r2, ip, asr #22
   21ae4:	andeq	r1, r2, ip, asr #22
   21ae8:	andeq	r1, r2, ip, asr #22
   21aec:	andeq	r1, r2, ip, asr #22
   21af0:	andeq	r1, r2, ip, asr #22
   21af4:	andeq	r1, r2, ip, asr #22
   21af8:	andeq	r1, r2, ip, asr #22
   21afc:	andeq	r1, r2, ip, asr #22
   21b00:	andeq	r1, r2, ip, asr #22
   21b04:	andeq	r1, r2, ip, asr #22
   21b08:	andeq	r1, r2, ip, asr #22
   21b0c:	andeq	r1, r2, ip, asr #22
   21b10:	andeq	r1, r2, ip, asr #22
   21b14:	andeq	r1, r2, ip, asr #22
   21b18:	andeq	r1, r2, ip, asr #22
   21b1c:	andeq	r1, r2, ip, asr #22
   21b20:	andeq	r1, r2, ip, asr #22
   21b24:	andeq	r1, r2, ip, asr #22
   21b28:	andeq	r1, r2, ip, asr #22
   21b2c:	andeq	r1, r2, ip, lsr fp
   21b30:	andeq	r1, r2, ip, lsr fp
   21b34:	andeq	r1, r2, ip, lsr fp
   21b38:	andeq	r1, r2, ip, lsr fp
   21b3c:	movw	r0, #1
   21b40:	and	r0, r0, #1
   21b44:	strb	r0, [sp, #11]
   21b48:	b	21b58 <ftello64@plt+0x10698>
   21b4c:	movw	r0, #0
   21b50:	and	r0, r0, #1
   21b54:	strb	r0, [sp, #11]
   21b58:	ldrb	r0, [sp, #11]
   21b5c:	and	r0, r0, #1
   21b60:	add	sp, sp, #12
   21b64:	bx	lr
   21b68:	sub	sp, sp, #12
   21b6c:	str	r0, [sp, #4]
   21b70:	ldr	r0, [sp, #4]
   21b74:	sub	r1, r0, #9
   21b78:	cmp	r1, #5
   21b7c:	str	r0, [sp]
   21b80:	bcc	21b98 <ftello64@plt+0x106d8>
   21b84:	b	21b88 <ftello64@plt+0x106c8>
   21b88:	ldr	r0, [sp]
   21b8c:	cmp	r0, #32
   21b90:	bne	21ba8 <ftello64@plt+0x106e8>
   21b94:	b	21b98 <ftello64@plt+0x106d8>
   21b98:	movw	r0, #1
   21b9c:	and	r0, r0, #1
   21ba0:	strb	r0, [sp, #11]
   21ba4:	b	21bb4 <ftello64@plt+0x106f4>
   21ba8:	movw	r0, #0
   21bac:	and	r0, r0, #1
   21bb0:	strb	r0, [sp, #11]
   21bb4:	ldrb	r0, [sp, #11]
   21bb8:	and	r0, r0, #1
   21bbc:	add	sp, sp, #12
   21bc0:	bx	lr
   21bc4:	sub	sp, sp, #8
   21bc8:	str	r0, [sp]
   21bcc:	ldr	r0, [sp]
   21bd0:	sub	r0, r0, #65	; 0x41
   21bd4:	cmp	r0, #25
   21bd8:	bhi	21bf0 <ftello64@plt+0x10730>
   21bdc:	b	21be0 <ftello64@plt+0x10720>
   21be0:	movw	r0, #1
   21be4:	and	r0, r0, #1
   21be8:	strb	r0, [sp, #7]
   21bec:	b	21bfc <ftello64@plt+0x1073c>
   21bf0:	movw	r0, #0
   21bf4:	and	r0, r0, #1
   21bf8:	strb	r0, [sp, #7]
   21bfc:	ldrb	r0, [sp, #7]
   21c00:	and	r0, r0, #1
   21c04:	add	sp, sp, #8
   21c08:	bx	lr
   21c0c:	sub	sp, sp, #12
   21c10:	str	r0, [sp, #4]
   21c14:	ldr	r0, [sp, #4]
   21c18:	sub	r1, r0, #48	; 0x30
   21c1c:	cmp	r1, #10
   21c20:	str	r0, [sp]
   21c24:	bcc	21c54 <ftello64@plt+0x10794>
   21c28:	b	21c2c <ftello64@plt+0x1076c>
   21c2c:	ldr	r0, [sp]
   21c30:	sub	r1, r0, #65	; 0x41
   21c34:	cmp	r1, #6
   21c38:	bcc	21c54 <ftello64@plt+0x10794>
   21c3c:	b	21c40 <ftello64@plt+0x10780>
   21c40:	ldr	r0, [sp]
   21c44:	sub	r1, r0, #97	; 0x61
   21c48:	cmp	r1, #5
   21c4c:	bhi	21c64 <ftello64@plt+0x107a4>
   21c50:	b	21c54 <ftello64@plt+0x10794>
   21c54:	movw	r0, #1
   21c58:	and	r0, r0, #1
   21c5c:	strb	r0, [sp, #11]
   21c60:	b	21c70 <ftello64@plt+0x107b0>
   21c64:	movw	r0, #0
   21c68:	and	r0, r0, #1
   21c6c:	strb	r0, [sp, #11]
   21c70:	ldrb	r0, [sp, #11]
   21c74:	and	r0, r0, #1
   21c78:	add	sp, sp, #12
   21c7c:	bx	lr
   21c80:	sub	sp, sp, #8
   21c84:	str	r0, [sp]
   21c88:	ldr	r0, [sp]
   21c8c:	sub	r0, r0, #65	; 0x41
   21c90:	cmp	r0, #25
   21c94:	bhi	21cb0 <ftello64@plt+0x107f0>
   21c98:	b	21c9c <ftello64@plt+0x107dc>
   21c9c:	ldr	r0, [sp]
   21ca0:	sub	r0, r0, #65	; 0x41
   21ca4:	add	r0, r0, #97	; 0x61
   21ca8:	str	r0, [sp, #4]
   21cac:	b	21cb8 <ftello64@plt+0x107f8>
   21cb0:	ldr	r0, [sp]
   21cb4:	str	r0, [sp, #4]
   21cb8:	ldr	r0, [sp, #4]
   21cbc:	add	sp, sp, #8
   21cc0:	bx	lr
   21cc4:	sub	sp, sp, #8
   21cc8:	str	r0, [sp]
   21ccc:	ldr	r0, [sp]
   21cd0:	sub	r0, r0, #97	; 0x61
   21cd4:	cmp	r0, #25
   21cd8:	bhi	21cf4 <ftello64@plt+0x10834>
   21cdc:	b	21ce0 <ftello64@plt+0x10820>
   21ce0:	ldr	r0, [sp]
   21ce4:	sub	r0, r0, #97	; 0x61
   21ce8:	add	r0, r0, #65	; 0x41
   21cec:	str	r0, [sp, #4]
   21cf0:	b	21cfc <ftello64@plt+0x1083c>
   21cf4:	ldr	r0, [sp]
   21cf8:	str	r0, [sp, #4]
   21cfc:	ldr	r0, [sp, #4]
   21d00:	add	sp, sp, #8
   21d04:	bx	lr
   21d08:	sub	sp, sp, #8
   21d0c:	push	{fp, lr}
   21d10:	mov	fp, sp
   21d14:	sub	sp, sp, #48	; 0x30
   21d18:	str	r3, [fp, #12]
   21d1c:	str	r2, [fp, #8]
   21d20:	str	r0, [fp, #-4]
   21d24:	str	r1, [fp, #-8]
   21d28:	mvn	r0, #0
   21d2c:	str	r0, [fp, #-16]
   21d30:	add	r0, fp, #8
   21d34:	str	r0, [fp, #-12]
   21d38:	ldr	r0, [fp, #-8]
   21d3c:	cmp	r0, #0
   21d40:	str	r0, [sp, #12]
   21d44:	beq	21d60 <ftello64@plt+0x108a0>
   21d48:	b	21d4c <ftello64@plt+0x1088c>
   21d4c:	movw	r0, #1030	; 0x406
   21d50:	ldr	r1, [sp, #12]
   21d54:	cmp	r1, r0
   21d58:	beq	21d88 <ftello64@plt+0x108c8>
   21d5c:	b	21db0 <ftello64@plt+0x108f0>
   21d60:	ldr	r0, [fp, #-12]
   21d64:	add	r1, r0, #4
   21d68:	str	r1, [fp, #-12]
   21d6c:	ldr	r0, [r0]
   21d70:	str	r0, [fp, #-20]	; 0xffffffec
   21d74:	ldr	r0, [fp, #-4]
   21d78:	ldr	r1, [fp, #-20]	; 0xffffffec
   21d7c:	bl	21f5c <ftello64@plt+0x10a9c>
   21d80:	str	r0, [fp, #-16]
   21d84:	b	21f3c <ftello64@plt+0x10a7c>
   21d88:	ldr	r0, [fp, #-12]
   21d8c:	add	r1, r0, #4
   21d90:	str	r1, [fp, #-12]
   21d94:	ldr	r0, [r0]
   21d98:	str	r0, [sp, #24]
   21d9c:	ldr	r0, [fp, #-4]
   21da0:	ldr	r1, [sp, #24]
   21da4:	bl	21f90 <ftello64@plt+0x10ad0>
   21da8:	str	r0, [fp, #-16]
   21dac:	b	21f3c <ftello64@plt+0x10a7c>
   21db0:	ldr	r0, [fp, #-8]
   21db4:	cmp	r0, #0
   21db8:	str	r0, [sp, #8]
   21dbc:	beq	21ee4 <ftello64@plt+0x10a24>
   21dc0:	b	21dc4 <ftello64@plt+0x10904>
   21dc4:	ldr	r0, [sp, #8]
   21dc8:	cmp	r0, #1
   21dcc:	beq	21ed0 <ftello64@plt+0x10a10>
   21dd0:	b	21dd4 <ftello64@plt+0x10914>
   21dd4:	ldr	r0, [sp, #8]
   21dd8:	cmp	r0, #2
   21ddc:	beq	21ee4 <ftello64@plt+0x10a24>
   21de0:	b	21de4 <ftello64@plt+0x10924>
   21de4:	ldr	r0, [sp, #8]
   21de8:	cmp	r0, #3
   21dec:	beq	21ed0 <ftello64@plt+0x10a10>
   21df0:	b	21df4 <ftello64@plt+0x10934>
   21df4:	ldr	r0, [sp, #8]
   21df8:	cmp	r0, #4
   21dfc:	beq	21ee4 <ftello64@plt+0x10a24>
   21e00:	b	21e04 <ftello64@plt+0x10944>
   21e04:	ldr	r0, [sp, #8]
   21e08:	cmp	r0, #8
   21e0c:	beq	21ee4 <ftello64@plt+0x10a24>
   21e10:	b	21e14 <ftello64@plt+0x10954>
   21e14:	ldr	r0, [sp, #8]
   21e18:	cmp	r0, #9
   21e1c:	beq	21ed0 <ftello64@plt+0x10a10>
   21e20:	b	21e24 <ftello64@plt+0x10964>
   21e24:	ldr	r0, [sp, #8]
   21e28:	cmp	r0, #10
   21e2c:	beq	21ee4 <ftello64@plt+0x10a24>
   21e30:	b	21e34 <ftello64@plt+0x10974>
   21e34:	ldr	r0, [sp, #8]
   21e38:	cmp	r0, #11
   21e3c:	beq	21ed0 <ftello64@plt+0x10a10>
   21e40:	b	21e44 <ftello64@plt+0x10984>
   21e44:	ldr	r0, [sp, #8]
   21e48:	cmp	r0, #1024	; 0x400
   21e4c:	beq	21ee4 <ftello64@plt+0x10a24>
   21e50:	b	21e54 <ftello64@plt+0x10994>
   21e54:	movw	r0, #1025	; 0x401
   21e58:	ldr	r1, [sp, #8]
   21e5c:	cmp	r1, r0
   21e60:	beq	21ed0 <ftello64@plt+0x10a10>
   21e64:	b	21e68 <ftello64@plt+0x109a8>
   21e68:	movw	r0, #1026	; 0x402
   21e6c:	ldr	r1, [sp, #8]
   21e70:	cmp	r1, r0
   21e74:	beq	21ee4 <ftello64@plt+0x10a24>
   21e78:	b	21e7c <ftello64@plt+0x109bc>
   21e7c:	movw	r0, #1030	; 0x406
   21e80:	ldr	r1, [sp, #8]
   21e84:	sub	r0, r1, r0
   21e88:	cmp	r0, #2
   21e8c:	bcc	21ee4 <ftello64@plt+0x10a24>
   21e90:	b	21e94 <ftello64@plt+0x109d4>
   21e94:	movw	r0, #1032	; 0x408
   21e98:	ldr	r1, [sp, #8]
   21e9c:	cmp	r1, r0
   21ea0:	beq	21ed0 <ftello64@plt+0x10a10>
   21ea4:	b	21ea8 <ftello64@plt+0x109e8>
   21ea8:	movw	r0, #1033	; 0x409
   21eac:	ldr	r1, [sp, #8]
   21eb0:	cmp	r1, r0
   21eb4:	beq	21ee4 <ftello64@plt+0x10a24>
   21eb8:	b	21ebc <ftello64@plt+0x109fc>
   21ebc:	movw	r0, #1034	; 0x40a
   21ec0:	ldr	r1, [sp, #8]
   21ec4:	cmp	r1, r0
   21ec8:	bne	21f10 <ftello64@plt+0x10a50>
   21ecc:	b	21ed0 <ftello64@plt+0x10a10>
   21ed0:	ldr	r0, [fp, #-4]
   21ed4:	ldr	r1, [fp, #-8]
   21ed8:	bl	1140c <fcntl64@plt>
   21edc:	str	r0, [fp, #-16]
   21ee0:	b	21f38 <ftello64@plt+0x10a78>
   21ee4:	ldr	r0, [fp, #-12]
   21ee8:	add	r1, r0, #4
   21eec:	str	r1, [fp, #-12]
   21ef0:	ldr	r0, [r0]
   21ef4:	str	r0, [sp, #20]
   21ef8:	ldr	r0, [fp, #-4]
   21efc:	ldr	r1, [fp, #-8]
   21f00:	ldr	r2, [sp, #20]
   21f04:	bl	1140c <fcntl64@plt>
   21f08:	str	r0, [fp, #-16]
   21f0c:	b	21f38 <ftello64@plt+0x10a78>
   21f10:	ldr	r0, [fp, #-12]
   21f14:	add	r1, r0, #4
   21f18:	str	r1, [fp, #-12]
   21f1c:	ldr	r0, [r0]
   21f20:	str	r0, [sp, #16]
   21f24:	ldr	r0, [fp, #-4]
   21f28:	ldr	r1, [fp, #-8]
   21f2c:	ldr	r2, [sp, #16]
   21f30:	bl	1140c <fcntl64@plt>
   21f34:	str	r0, [fp, #-16]
   21f38:	b	21f3c <ftello64@plt+0x10a7c>
   21f3c:	sub	r0, fp, #12
   21f40:	ldr	r1, [fp, #-16]
   21f44:	str	r0, [sp, #4]
   21f48:	mov	r0, r1
   21f4c:	mov	sp, fp
   21f50:	pop	{fp, lr}
   21f54:	add	sp, sp, #8
   21f58:	bx	lr
   21f5c:	push	{fp, lr}
   21f60:	mov	fp, sp
   21f64:	sub	sp, sp, #16
   21f68:	str	r0, [fp, #-4]
   21f6c:	str	r1, [sp, #8]
   21f70:	ldr	r0, [fp, #-4]
   21f74:	ldr	r2, [sp, #8]
   21f78:	movw	r1, #0
   21f7c:	bl	1140c <fcntl64@plt>
   21f80:	str	r0, [sp, #4]
   21f84:	ldr	r0, [sp, #4]
   21f88:	mov	sp, fp
   21f8c:	pop	{fp, pc}
   21f90:	push	{fp, lr}
   21f94:	mov	fp, sp
   21f98:	sub	sp, sp, #32
   21f9c:	str	r0, [fp, #-4]
   21fa0:	str	r1, [fp, #-8]
   21fa4:	movw	r0, #17108	; 0x42d4
   21fa8:	movt	r0, #3
   21fac:	ldr	r0, [r0]
   21fb0:	movw	r1, #0
   21fb4:	cmp	r1, r0
   21fb8:	bgt	22038 <ftello64@plt+0x10b78>
   21fbc:	ldr	r0, [fp, #-4]
   21fc0:	ldr	r2, [fp, #-8]
   21fc4:	movw	r1, #1030	; 0x406
   21fc8:	bl	1140c <fcntl64@plt>
   21fcc:	str	r0, [fp, #-12]
   21fd0:	ldr	r0, [fp, #-12]
   21fd4:	movw	r1, #0
   21fd8:	cmp	r1, r0
   21fdc:	ble	21ff0 <ftello64@plt+0x10b30>
   21fe0:	bl	113ac <__errno_location@plt>
   21fe4:	ldr	r0, [r0]
   21fe8:	cmp	r0, #22
   21fec:	beq	22004 <ftello64@plt+0x10b44>
   21ff0:	movw	r0, #17108	; 0x42d4
   21ff4:	movt	r0, #3
   21ff8:	movw	r1, #1
   21ffc:	str	r1, [r0]
   22000:	b	22034 <ftello64@plt+0x10b74>
   22004:	ldr	r0, [fp, #-4]
   22008:	ldr	r1, [fp, #-8]
   2200c:	bl	21f5c <ftello64@plt+0x10a9c>
   22010:	str	r0, [fp, #-12]
   22014:	ldr	r0, [fp, #-12]
   22018:	cmp	r0, #0
   2201c:	blt	22030 <ftello64@plt+0x10b70>
   22020:	movw	r0, #17108	; 0x42d4
   22024:	movt	r0, #3
   22028:	mvn	r1, #0
   2202c:	str	r1, [r0]
   22030:	b	22034 <ftello64@plt+0x10b74>
   22034:	b	22048 <ftello64@plt+0x10b88>
   22038:	ldr	r0, [fp, #-4]
   2203c:	ldr	r1, [fp, #-8]
   22040:	bl	21f5c <ftello64@plt+0x10a9c>
   22044:	str	r0, [fp, #-12]
   22048:	ldr	r0, [fp, #-12]
   2204c:	movw	r1, #0
   22050:	cmp	r1, r0
   22054:	bgt	220dc <ftello64@plt+0x10c1c>
   22058:	movw	r0, #17108	; 0x42d4
   2205c:	movt	r0, #3
   22060:	ldr	r0, [r0]
   22064:	cmn	r0, #1
   22068:	bne	220dc <ftello64@plt+0x10c1c>
   2206c:	ldr	r0, [fp, #-12]
   22070:	movw	r1, #1
   22074:	bl	1140c <fcntl64@plt>
   22078:	str	r0, [sp, #16]
   2207c:	ldr	r0, [sp, #16]
   22080:	cmp	r0, #0
   22084:	blt	220a4 <ftello64@plt+0x10be4>
   22088:	ldr	r0, [fp, #-12]
   2208c:	ldr	r1, [sp, #16]
   22090:	orr	r2, r1, #1
   22094:	movw	r1, #2
   22098:	bl	1140c <fcntl64@plt>
   2209c:	cmn	r0, #1
   220a0:	bne	220d8 <ftello64@plt+0x10c18>
   220a4:	bl	113ac <__errno_location@plt>
   220a8:	ldr	r0, [r0]
   220ac:	str	r0, [sp, #12]
   220b0:	ldr	r0, [fp, #-12]
   220b4:	bl	114a8 <close@plt>
   220b8:	ldr	r1, [sp, #12]
   220bc:	str	r0, [sp, #8]
   220c0:	str	r1, [sp, #4]
   220c4:	bl	113ac <__errno_location@plt>
   220c8:	ldr	r1, [sp, #4]
   220cc:	str	r1, [r0]
   220d0:	mvn	r0, #0
   220d4:	str	r0, [fp, #-12]
   220d8:	b	220dc <ftello64@plt+0x10c1c>
   220dc:	ldr	r0, [fp, #-12]
   220e0:	mov	sp, fp
   220e4:	pop	{fp, pc}
   220e8:	push	{r4, r5, fp, lr}
   220ec:	add	fp, sp, #8
   220f0:	sub	sp, sp, #272	; 0x110
   220f4:	add	r1, sp, #7
   220f8:	str	r0, [fp, #-16]
   220fc:	ldr	r0, [fp, #-16]
   22100:	movw	r2, #257	; 0x101
   22104:	bl	22184 <ftello64@plt+0x10cc4>
   22108:	cmp	r0, #0
   2210c:	beq	22120 <ftello64@plt+0x10c60>
   22110:	movw	r0, #0
   22114:	and	r0, r0, #1
   22118:	strb	r0, [fp, #-9]
   2211c:	b	22174 <ftello64@plt+0x10cb4>
   22120:	add	r0, sp, #7
   22124:	movw	r1, #12870	; 0x3246
   22128:	movt	r1, #2
   2212c:	bl	111d8 <strcmp@plt>
   22130:	cmp	r0, #0
   22134:	movw	r0, #1
   22138:	str	r0, [sp]
   2213c:	beq	22160 <ftello64@plt+0x10ca0>
   22140:	add	r0, sp, #7
   22144:	movw	r1, #12872	; 0x3248
   22148:	movt	r1, #2
   2214c:	bl	111d8 <strcmp@plt>
   22150:	cmp	r0, #0
   22154:	movw	r0, #0
   22158:	moveq	r0, #1
   2215c:	str	r0, [sp]
   22160:	ldr	r0, [sp]
   22164:	mvn	r1, #0
   22168:	eor	r0, r0, r1
   2216c:	and	r0, r0, #1
   22170:	strb	r0, [fp, #-9]
   22174:	ldrb	r0, [fp, #-9]
   22178:	and	r0, r0, #1
   2217c:	sub	sp, fp, #8
   22180:	pop	{r4, r5, fp, pc}
   22184:	push	{fp, lr}
   22188:	mov	fp, sp
   2218c:	sub	sp, sp, #16
   22190:	str	r0, [fp, #-4]
   22194:	str	r1, [sp, #8]
   22198:	str	r2, [sp, #4]
   2219c:	ldr	r0, [fp, #-4]
   221a0:	ldr	r1, [sp, #8]
   221a4:	ldr	r2, [sp, #4]
   221a8:	bl	221b4 <ftello64@plt+0x10cf4>
   221ac:	mov	sp, fp
   221b0:	pop	{fp, pc}
   221b4:	push	{fp, lr}
   221b8:	mov	fp, sp
   221bc:	sub	sp, sp, #24
   221c0:	str	r0, [fp, #-8]
   221c4:	str	r1, [sp, #12]
   221c8:	str	r2, [sp, #8]
   221cc:	ldr	r0, [fp, #-8]
   221d0:	bl	222b4 <ftello64@plt+0x10df4>
   221d4:	str	r0, [sp, #4]
   221d8:	ldr	r0, [sp, #4]
   221dc:	movw	r1, #0
   221e0:	cmp	r0, r1
   221e4:	bne	2220c <ftello64@plt+0x10d4c>
   221e8:	ldr	r0, [sp, #8]
   221ec:	cmp	r0, #0
   221f0:	bls	22200 <ftello64@plt+0x10d40>
   221f4:	ldr	r0, [sp, #12]
   221f8:	movw	r1, #0
   221fc:	strb	r1, [r0]
   22200:	movw	r0, #22
   22204:	str	r0, [fp, #-4]
   22208:	b	22288 <ftello64@plt+0x10dc8>
   2220c:	ldr	r0, [sp, #4]
   22210:	bl	11388 <strlen@plt>
   22214:	str	r0, [sp]
   22218:	ldr	r0, [sp]
   2221c:	ldr	r1, [sp, #8]
   22220:	cmp	r0, r1
   22224:	bcs	22248 <ftello64@plt+0x10d88>
   22228:	ldr	r0, [sp, #12]
   2222c:	ldr	r1, [sp, #4]
   22230:	ldr	r2, [sp]
   22234:	add	r2, r2, #1
   22238:	bl	1122c <memcpy@plt>
   2223c:	movw	r0, #0
   22240:	str	r0, [fp, #-4]
   22244:	b	22288 <ftello64@plt+0x10dc8>
   22248:	ldr	r0, [sp, #8]
   2224c:	cmp	r0, #0
   22250:	bls	22280 <ftello64@plt+0x10dc0>
   22254:	ldr	r0, [sp, #12]
   22258:	ldr	r1, [sp, #4]
   2225c:	ldr	r2, [sp, #8]
   22260:	sub	r2, r2, #1
   22264:	bl	1122c <memcpy@plt>
   22268:	ldr	r0, [sp, #12]
   2226c:	ldr	r1, [sp, #8]
   22270:	sub	r1, r1, #1
   22274:	add	r0, r0, r1
   22278:	movw	r1, #0
   2227c:	strb	r1, [r0]
   22280:	movw	r0, #34	; 0x22
   22284:	str	r0, [fp, #-4]
   22288:	ldr	r0, [fp, #-4]
   2228c:	mov	sp, fp
   22290:	pop	{fp, pc}
   22294:	push	{fp, lr}
   22298:	mov	fp, sp
   2229c:	sub	sp, sp, #8
   222a0:	str	r0, [sp, #4]
   222a4:	ldr	r0, [sp, #4]
   222a8:	bl	222b4 <ftello64@plt+0x10df4>
   222ac:	mov	sp, fp
   222b0:	pop	{fp, pc}
   222b4:	push	{fp, lr}
   222b8:	mov	fp, sp
   222bc:	sub	sp, sp, #8
   222c0:	str	r0, [sp, #4]
   222c4:	ldr	r0, [sp, #4]
   222c8:	movw	r1, #0
   222cc:	bl	11418 <setlocale@plt>
   222d0:	str	r0, [sp]
   222d4:	ldr	r0, [sp]
   222d8:	mov	sp, fp
   222dc:	pop	{fp, pc}
   222e0:	cmp	r3, #0
   222e4:	cmpeq	r2, #0
   222e8:	bne	2230c <ftello64@plt+0x10e4c>
   222ec:	cmp	r1, #0
   222f0:	movlt	r1, #-2147483648	; 0x80000000
   222f4:	movlt	r0, #0
   222f8:	blt	22308 <ftello64@plt+0x10e48>
   222fc:	cmpeq	r0, #0
   22300:	mvnne	r1, #-2147483648	; 0x80000000
   22304:	mvnne	r0, #0
   22308:	b	223f0 <ftello64@plt+0x10f30>
   2230c:	sub	sp, sp, #8
   22310:	push	{sp, lr}
   22314:	cmp	r1, #0
   22318:	blt	22338 <ftello64@plt+0x10e78>
   2231c:	cmp	r3, #0
   22320:	blt	2236c <ftello64@plt+0x10eac>
   22324:	bl	22400 <ftello64@plt+0x10f40>
   22328:	ldr	lr, [sp, #4]
   2232c:	add	sp, sp, #8
   22330:	pop	{r2, r3}
   22334:	bx	lr
   22338:	rsbs	r0, r0, #0
   2233c:	sbc	r1, r1, r1, lsl #1
   22340:	cmp	r3, #0
   22344:	blt	22390 <ftello64@plt+0x10ed0>
   22348:	bl	22400 <ftello64@plt+0x10f40>
   2234c:	ldr	lr, [sp, #4]
   22350:	add	sp, sp, #8
   22354:	pop	{r2, r3}
   22358:	rsbs	r0, r0, #0
   2235c:	sbc	r1, r1, r1, lsl #1
   22360:	rsbs	r2, r2, #0
   22364:	sbc	r3, r3, r3, lsl #1
   22368:	bx	lr
   2236c:	rsbs	r2, r2, #0
   22370:	sbc	r3, r3, r3, lsl #1
   22374:	bl	22400 <ftello64@plt+0x10f40>
   22378:	ldr	lr, [sp, #4]
   2237c:	add	sp, sp, #8
   22380:	pop	{r2, r3}
   22384:	rsbs	r0, r0, #0
   22388:	sbc	r1, r1, r1, lsl #1
   2238c:	bx	lr
   22390:	rsbs	r2, r2, #0
   22394:	sbc	r3, r3, r3, lsl #1
   22398:	bl	22400 <ftello64@plt+0x10f40>
   2239c:	ldr	lr, [sp, #4]
   223a0:	add	sp, sp, #8
   223a4:	pop	{r2, r3}
   223a8:	rsbs	r2, r2, #0
   223ac:	sbc	r3, r3, r3, lsl #1
   223b0:	bx	lr
   223b4:	cmp	r3, #0
   223b8:	cmpeq	r2, #0
   223bc:	bne	223d4 <ftello64@plt+0x10f14>
   223c0:	cmp	r1, #0
   223c4:	cmpeq	r0, #0
   223c8:	mvnne	r1, #0
   223cc:	mvnne	r0, #0
   223d0:	b	223f0 <ftello64@plt+0x10f30>
   223d4:	sub	sp, sp, #8
   223d8:	push	{sp, lr}
   223dc:	bl	22400 <ftello64@plt+0x10f40>
   223e0:	ldr	lr, [sp, #4]
   223e4:	add	sp, sp, #8
   223e8:	pop	{r2, r3}
   223ec:	bx	lr
   223f0:	push	{r1, lr}
   223f4:	mov	r0, #8
   223f8:	bl	111cc <raise@plt>
   223fc:	pop	{r1, pc}
   22400:	cmp	r1, r3
   22404:	cmpeq	r0, r2
   22408:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2240c:	mov	r4, r0
   22410:	movcc	r0, #0
   22414:	mov	r5, r1
   22418:	ldr	lr, [sp, #36]	; 0x24
   2241c:	movcc	r1, r0
   22420:	bcc	2251c <ftello64@plt+0x1105c>
   22424:	cmp	r3, #0
   22428:	clzeq	ip, r2
   2242c:	clzne	ip, r3
   22430:	addeq	ip, ip, #32
   22434:	cmp	r5, #0
   22438:	clzeq	r1, r4
   2243c:	addeq	r1, r1, #32
   22440:	clzne	r1, r5
   22444:	sub	ip, ip, r1
   22448:	sub	sl, ip, #32
   2244c:	lsl	r9, r3, ip
   22450:	rsb	fp, ip, #32
   22454:	orr	r9, r9, r2, lsl sl
   22458:	orr	r9, r9, r2, lsr fp
   2245c:	lsl	r8, r2, ip
   22460:	cmp	r5, r9
   22464:	cmpeq	r4, r8
   22468:	movcc	r0, #0
   2246c:	movcc	r1, r0
   22470:	bcc	2248c <ftello64@plt+0x10fcc>
   22474:	mov	r0, #1
   22478:	subs	r4, r4, r8
   2247c:	lsl	r1, r0, sl
   22480:	orr	r1, r1, r0, lsr fp
   22484:	lsl	r0, r0, ip
   22488:	sbc	r5, r5, r9
   2248c:	cmp	ip, #0
   22490:	beq	2251c <ftello64@plt+0x1105c>
   22494:	lsr	r6, r8, #1
   22498:	orr	r6, r6, r9, lsl #31
   2249c:	lsr	r7, r9, #1
   224a0:	mov	r2, ip
   224a4:	b	224c8 <ftello64@plt+0x11008>
   224a8:	subs	r3, r4, r6
   224ac:	sbc	r8, r5, r7
   224b0:	adds	r3, r3, r3
   224b4:	adc	r8, r8, r8
   224b8:	adds	r4, r3, #1
   224bc:	adc	r5, r8, #0
   224c0:	subs	r2, r2, #1
   224c4:	beq	224e4 <ftello64@plt+0x11024>
   224c8:	cmp	r5, r7
   224cc:	cmpeq	r4, r6
   224d0:	bcs	224a8 <ftello64@plt+0x10fe8>
   224d4:	adds	r4, r4, r4
   224d8:	adc	r5, r5, r5
   224dc:	subs	r2, r2, #1
   224e0:	bne	224c8 <ftello64@plt+0x11008>
   224e4:	lsr	r3, r4, ip
   224e8:	orr	r3, r3, r5, lsl fp
   224ec:	lsr	r2, r5, ip
   224f0:	orr	r3, r3, r5, lsr sl
   224f4:	adds	r0, r0, r4
   224f8:	mov	r4, r3
   224fc:	lsl	r3, r2, ip
   22500:	orr	r3, r3, r4, lsl sl
   22504:	lsl	ip, r4, ip
   22508:	orr	r3, r3, r4, lsr fp
   2250c:	adc	r1, r1, r5
   22510:	subs	r0, r0, ip
   22514:	mov	r5, r2
   22518:	sbc	r1, r1, r3
   2251c:	cmp	lr, #0
   22520:	strdne	r4, [lr]
   22524:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22528:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2252c:	mov	r7, r0
   22530:	ldr	r6, [pc, #72]	; 22580 <ftello64@plt+0x110c0>
   22534:	ldr	r5, [pc, #72]	; 22584 <ftello64@plt+0x110c4>
   22538:	add	r6, pc, r6
   2253c:	add	r5, pc, r5
   22540:	sub	r6, r6, r5
   22544:	mov	r8, r1
   22548:	mov	r9, r2
   2254c:	bl	11188 <fdopen@plt-0x20>
   22550:	asrs	r6, r6, #2
   22554:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   22558:	mov	r4, #0
   2255c:	add	r4, r4, #1
   22560:	ldr	r3, [r5], #4
   22564:	mov	r2, r9
   22568:	mov	r1, r8
   2256c:	mov	r0, r7
   22570:	blx	r3
   22574:	cmp	r6, r4
   22578:	bne	2255c <ftello64@plt+0x1109c>
   2257c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   22580:	andeq	r1, r1, ip, asr #19
   22584:	andeq	r1, r1, r4, asr #19
   22588:	bx	lr
   2258c:	ldr	r3, [pc, #12]	; 225a0 <ftello64@plt+0x110e0>
   22590:	mov	r1, #0
   22594:	add	r3, pc, r3
   22598:	ldr	r2, [r3]
   2259c:	b	113b8 <__cxa_atexit@plt>
   225a0:	andeq	r1, r1, r4, lsl #23
   225a4:	mov	r2, r1
   225a8:	mov	r1, r0
   225ac:	mov	r0, #3
   225b0:	b	112b0 <__fxstat64@plt>

Disassembly of section .fini:

000225b4 <.fini>:
   225b4:	push	{r3, lr}
   225b8:	pop	{r3, pc}
