// Seed: 2661593601
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_20;
  assign id_15 = id_15;
  assign module_1.type_17 = 0;
  assign id_13 = -1;
  id_21(
      -1
  );
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input uwire id_2,
    input tri0 id_3,
    input tri id_4,
    input tri id_5,
    input tri0 id_6,
    input supply0 id_7,
    input uwire id_8,
    input supply0 id_9
);
  assign id_11 = (id_6);
  wire id_12;
  assign id_11.id_2 = -1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
  tri1 id_13, id_14;
  wire id_15, id_16;
endmodule
