module write_mem( clk, mem_out_data );

input clk;
output [7:0] mem_out_data;

reg [7:0] mem_addr = 8'b00000000;
reg [7:0] mem_data;
reg [7:0] mem_out_data;

	s_memory memory_inst(
	.address(mem_addr),
	.clock(clk),
	.data(mem_data),
	.wren(1'b1),
	.q()
	);

always@(posedge clk)
begin
	if(mem_addr <= 8'b11111110) begin
		mem_data <= mem_addr + 1;
		mem_addr <= mem_addr + 1;
	end
end

endmodule
	