---
layout: default
title: å¿œç”¨ç·¨ ç¬¬9ç« ã€€PLLã¨ã‚¯ãƒ­ãƒƒã‚¯è¨­è¨ˆ 
---

---

# â° å¿œç”¨ç·¨ ç¬¬9ç« ï¼šPLLã¨ã‚¯ãƒ­ãƒƒã‚¯è¨­è¨ˆã€€
**Applied Chapter 9: PLL and Clock Design**

---

## ğŸ“˜ æ¦‚è¦ï½œOverview

ã‚¯ãƒ­ãƒƒã‚¯ã¯ã™ã¹ã¦ã®åŒæœŸå‹•ä½œã®åŸºæº–ã§ã‚ã‚Šã€LSIè¨­è¨ˆã«ãŠã„ã¦æœ€ã‚‚é‡è¦ãªä¿¡å·ã®ã²ã¨ã¤ã§ã™ã€‚  
Clock is the foundation of all synchronous operations and one of the most critical signals in LSI design.

ãã®ä¸­ã§ã‚‚ã€**PLLï¼ˆPhase-Locked Loopï¼‰** ã¯é«˜ç²¾åº¦ãªã‚¯ãƒ­ãƒƒã‚¯ã‚’ç”Ÿæˆãƒ»æ•´å½¢ã™ã‚‹ä¸­å¿ƒçš„ãªæ§‹æˆè¦ç´ ã§ã™ã€‚  
Among them, **PLL (Phase-Locked Loop)** plays a central role in generating and refining high-precision clocks.

æœ¬ç« ã§ã¯ã€PLLã®å‹•ä½œåŸç†ã‹ã‚‰ã‚¹ã‚­ãƒ¥ãƒ¼ãƒ»ã‚¸ãƒƒã‚¿å¯¾ç­–ã€ã‚¯ãƒ­ãƒƒã‚¯ãƒ„ãƒªãƒ¼è¨­è¨ˆã¾ã§ã‚’ç¶²ç¾…ã—ã¾ã™ã€‚  
This chapter covers everything from the basic principles of PLLs to skew/jitter handling and clock tree design.

---

## ğŸ“‚ ã‚»ã‚¯ã‚·ãƒ§ãƒ³æ§‹æˆï½œSection Structure

| ãƒ•ã‚¡ã‚¤ãƒ«åï½œFile | å†…å®¹ï½œDescription |
|------------------|--------------------------|
| [`pll_basics.md`](pll_basics.md) | **PLLã®åŸºæœ¬æ§‹é€ ã¨å‹•ä½œåŸç†**<br>Structure and operation of PLL, including VCO, PFD, loop filter |
| [`clock_tree_design.md`](clock_tree_design.md) | **ã‚¯ãƒ­ãƒƒã‚¯ãƒ„ãƒªãƒ¼è¨­è¨ˆã¨é…å»¶æœ€å°åŒ–**<br>CTS techniques to minimize skew and delay |
| [`jitter_and_skew.md`](jitter_and_skew.md) | **ã‚¸ãƒƒã‚¿ã¨ã‚¹ã‚­ãƒ¥ãƒ¼ã®ç†è§£ã¨å¯¾ç­–**<br>Definition, causes, and mitigation of jitter and skew |

---

## ğŸ¯ å¯¾è±¡èª­è€…ï½œTarget Audience

- åˆã‚ã¦ã‚¯ãƒ­ãƒƒã‚¯è¨­è¨ˆã‚„ã‚¿ã‚¤ãƒŸãƒ³ã‚°è¨­è¨ˆã‚’å­¦ã¶å­¦ç”Ÿãƒ»è‹¥æ‰‹æŠ€è¡“è€…  
  Students and junior engineers new to clock/timing design  
- PLLã‚„CTSã®åŸºç¤çŸ¥è­˜ã‚’æ•´ç†ã—ãŸã„è¨­è¨ˆè€…  
  Designers looking to review PLL and CTS basics  
- ã‚¸ãƒƒã‚¿ãƒ»ã‚¹ã‚­ãƒ¥ãƒ¼ã®ç‰©ç†çš„æ„å‘³ã‚’å­¦ã³ãŸã„æ•™è‚²è€…  
  Educators exploring physical implications of jitter and skew  

---

## ğŸ”— é–¢é€£ç« ï½œRelated Chapters

- [åŸºç¤ç·¨ ç¬¬5ç«  SoCè¨­è¨ˆãƒ•ãƒ­ãƒ¼ã¨EDA](../chapter5_soc_design_flow/README.md)  
  â†³ ã‚¯ãƒ­ãƒƒã‚¯ãƒ„ãƒªãƒ¼æ§‹ç¯‰ã¨STAã¨ã®æ¥ç¶š  
  â†³ Clock tree construction and STA integration  
- [åŸºç¤ç·¨ ç¬¬6ç«  ãƒ†ã‚¹ãƒˆã¨ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸](../chapter6_test_and_package/README.md)  
  â†³ æ³¢å½¢å“è³ªã€ã‚¿ã‚¤ãƒŸãƒ³ã‚°æ¤œè¨¼ã¨ã®é–¢é€£  
  â†³ Signal integrity and timing test connections  

---

## ğŸ‘¤ è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ï½œAuthor & License

| é …ç›®ï½œItem | å†…å®¹ï½œDetails |
|------------|----------------------------|
| **è‘—è€…ï½œAuthor** | ä¸‰æº çœŸä¸€ï¼ˆShinichi Samizoï¼‰ |
| **GitHub** | [Samizo-AITL](https://github.com/Samizo-AITL) |
| **Email** | [shin3t72@gmail.com](mailto:shin3t72@gmail.com) |
| **ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ï½œLicense** | MIT Licenseï¼ˆå†é…å¸ƒãƒ»æ”¹å¤‰è‡ªç”±ï¼‰<br>Redistribution and modification allowed |

---

## ğŸ”™ æˆ»ã‚‹ï½œBack to Top
**ğŸ  [Edusemi-v4x ãƒˆãƒƒãƒ—ã¸æˆ»ã‚‹ï½œBack to Edusemi-v4x Top](../README.md)**
