
Exemplo-Bot-ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000742c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040742c  0040742c  0001742c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d8  20000000  00407434  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000004d8  200009d8  00407e0c  000209d8  2**2
                  ALLOC
  4 .stack        00003000  20000eb0  004082e4  000209d8  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000209d8  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020a02  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001911a  00000000  00000000  00020a5b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003430  00000000  00000000  00039b75  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000d08  00000000  00000000  0003cfa5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000d10  00000000  00000000  0003dcad  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00016566  00000000  00000000  0003e9bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000ec5b  00000000  00000000  00054f23  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0005ab0e  00000000  00000000  00063b7e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002d34  00000000  00000000  000be68c  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00007034  00000000  00000000  000c13c0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	b0 3e 00 20 b9 12 40 00 b5 12 40 00 b5 12 40 00     .>. ..@...@...@.
  400010:	b5 12 40 00 b5 12 40 00 b5 12 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	b5 12 40 00 b5 12 40 00 00 00 00 00 b5 12 40 00     ..@...@.......@.
  40003c:	b5 12 40 00 b5 12 40 00 b5 12 40 00 b5 12 40 00     ..@...@...@...@.
  40004c:	b5 12 40 00 b5 12 40 00 b5 12 40 00 b5 12 40 00     ..@...@...@...@.
  40005c:	b5 12 40 00 b5 12 40 00 b5 12 40 00 00 00 00 00     ..@...@...@.....
  40006c:	3d 11 40 00 51 11 40 00 65 11 40 00 b5 12 40 00     =.@.Q.@.e.@...@.
  40007c:	b5 12 40 00 00 00 00 00 00 00 00 00 b5 12 40 00     ..@...........@.
  40008c:	b5 12 40 00 b5 12 40 00 b5 12 40 00 b5 12 40 00     ..@...@...@...@.
  40009c:	f5 16 40 00 b5 12 40 00 b5 12 40 00 b5 12 40 00     ..@...@...@...@.
  4000ac:	b5 12 40 00 b5 12 40 00 b5 12 40 00 b5 12 40 00     ..@...@...@...@.
  4000bc:	b5 12 40 00 b5 12 40 00 b5 12 40 00 b5 12 40 00     ..@...@...@...@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200009d8 	.word	0x200009d8
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00407434 	.word	0x00407434

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	00407434 	.word	0x00407434
  40012c:	200009dc 	.word	0x200009dc
  400130:	00407434 	.word	0x00407434
  400134:	00000000 	.word	0x00000000

00400138 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400138:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  40013c:	b980      	cbnz	r0, 400160 <_read+0x28>
  40013e:	460c      	mov	r4, r1
  400140:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400142:	2a00      	cmp	r2, #0
  400144:	dd0f      	ble.n	400166 <_read+0x2e>
  400146:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400148:	4e08      	ldr	r6, [pc, #32]	; (40016c <_read+0x34>)
  40014a:	4d09      	ldr	r5, [pc, #36]	; (400170 <_read+0x38>)
  40014c:	6830      	ldr	r0, [r6, #0]
  40014e:	4621      	mov	r1, r4
  400150:	682b      	ldr	r3, [r5, #0]
  400152:	4798      	blx	r3
		ptr++;
  400154:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400156:	42bc      	cmp	r4, r7
  400158:	d1f8      	bne.n	40014c <_read+0x14>
		nChars++;
	}
	return nChars;
}
  40015a:	4640      	mov	r0, r8
  40015c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400160:	f04f 38ff 	mov.w	r8, #4294967295
  400164:	e7f9      	b.n	40015a <_read+0x22>
	for (; len > 0; --len) {
  400166:	4680      	mov	r8, r0
  400168:	e7f7      	b.n	40015a <_read+0x22>
  40016a:	bf00      	nop
  40016c:	20000e6c 	.word	0x20000e6c
  400170:	20000e64 	.word	0x20000e64

00400174 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  400174:	b4f0      	push	{r4, r5, r6, r7}
  400176:	b082      	sub	sp, #8
	volatile uint32_t ul_delay;
	uint32_t i;

#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  400178:	f1c0 0011 	rsb	r0, r0, #17
#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  40017c:	2810      	cmp	r0, #16
  40017e:	bf28      	it	cs
  400180:	2010      	movcs	r0, #16
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  400182:	2800      	cmp	r0, #0
  400184:	bf08      	it	eq
  400186:	2001      	moveq	r0, #1
{
  400188:	2100      	movs	r1, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40018a:	4d10      	ldr	r5, [pc, #64]	; (4001cc <aat31xx_set_backlight+0x58>)
  40018c:	f44f 5600 	mov.w	r6, #8192	; 0x2000
  400190:	4637      	mov	r7, r6

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
		ul_delay = DELAY_PULSE;
  400192:	2418      	movs	r4, #24
  400194:	636f      	str	r7, [r5, #52]	; 0x34
  400196:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  400198:	9b01      	ldr	r3, [sp, #4]
  40019a:	1e5a      	subs	r2, r3, #1
  40019c:	9201      	str	r2, [sp, #4]
  40019e:	2b00      	cmp	r3, #0
  4001a0:	d1fa      	bne.n	400198 <aat31xx_set_backlight+0x24>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4001a2:	632e      	str	r6, [r5, #48]	; 0x30
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);

		ul_delay = DELAY_PULSE;
  4001a4:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  4001a6:	9b01      	ldr	r3, [sp, #4]
  4001a8:	1e5a      	subs	r2, r3, #1
  4001aa:	9201      	str	r2, [sp, #4]
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d1fa      	bne.n	4001a6 <aat31xx_set_backlight+0x32>
	for (i = 0; i < ul_level; i++) {
  4001b0:	3101      	adds	r1, #1
  4001b2:	4281      	cmp	r1, r0
  4001b4:	d3ee      	bcc.n	400194 <aat31xx_set_backlight+0x20>
		}
	}

	ul_delay = DELAY_ENABLE;
  4001b6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4001ba:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  4001bc:	9b01      	ldr	r3, [sp, #4]
  4001be:	1e5a      	subs	r2, r3, #1
  4001c0:	9201      	str	r2, [sp, #4]
  4001c2:	2b00      	cmp	r3, #0
  4001c4:	d1fa      	bne.n	4001bc <aat31xx_set_backlight+0x48>
	}
}
  4001c6:	b002      	add	sp, #8
  4001c8:	bcf0      	pop	{r4, r5, r6, r7}
  4001ca:	4770      	bx	lr
  4001cc:	400e1200 	.word	0x400e1200

004001d0 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  4001d0:	b082      	sub	sp, #8
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4001d2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4001d6:	4b06      	ldr	r3, [pc, #24]	; (4001f0 <aat31xx_disable_backlight+0x20>)
  4001d8:	635a      	str	r2, [r3, #52]	; 0x34
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);

	ul_delay = DELAY_DISABLE;
  4001da:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4001de:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  4001e0:	9b01      	ldr	r3, [sp, #4]
  4001e2:	1e5a      	subs	r2, r3, #1
  4001e4:	9201      	str	r2, [sp, #4]
  4001e6:	2b00      	cmp	r3, #0
  4001e8:	d1fa      	bne.n	4001e0 <aat31xx_disable_backlight+0x10>
	}
}
  4001ea:	b002      	add	sp, #8
  4001ec:	4770      	bx	lr
  4001ee:	bf00      	nop
  4001f0:	400e1200 	.word	0x400e1200

004001f4 <smc_set_setup_timing>:
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
  4001f4:	0109      	lsls	r1, r1, #4
  4001f6:	5042      	str	r2, [r0, r1]
  4001f8:	4770      	bx	lr

004001fa <smc_set_pulse_timing>:
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
  4001fa:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  4001fe:	604a      	str	r2, [r1, #4]
  400200:	4770      	bx	lr

00400202 <smc_set_cycle_timing>:
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
  400202:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400206:	608a      	str	r2, [r1, #8]
  400208:	4770      	bx	lr

0040020a <smc_set_mode>:
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
  40020a:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  40020e:	60ca      	str	r2, [r1, #12]
  400210:	4770      	bx	lr
	...

00400214 <ili93xx_write_ram_prepare>:
/**
 * \brief Prepare to write GRAM data for ili93xx.
 */
static void ili93xx_write_ram_prepare(void)
{
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400214:	4b0b      	ldr	r3, [pc, #44]	; (400244 <ili93xx_write_ram_prepare+0x30>)
  400216:	781b      	ldrb	r3, [r3, #0]
  400218:	2b01      	cmp	r3, #1
  40021a:	d002      	beq.n	400222 <ili93xx_write_ram_prepare+0xe>
		/** Write Data to GRAM (R22h) */
		LCD_IR(0);
		LCD_IR(ILI9325_GRAM_DATA_REG);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40021c:	2b02      	cmp	r3, #2
  40021e:	d007      	beq.n	400230 <ili93xx_write_ram_prepare+0x1c>
  400220:	4770      	bx	lr
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400222:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400226:	2200      	movs	r2, #0
  400228:	701a      	strb	r2, [r3, #0]
  40022a:	2222      	movs	r2, #34	; 0x22
  40022c:	701a      	strb	r2, [r3, #0]
  40022e:	4770      	bx	lr
  400230:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400234:	222c      	movs	r2, #44	; 0x2c
  400236:	701a      	strb	r2, [r3, #0]
  400238:	2200      	movs	r2, #0
  40023a:	701a      	strb	r2, [r3, #0]
  40023c:	223c      	movs	r2, #60	; 0x3c
  40023e:	701a      	strb	r2, [r3, #0]
		/** memory write command (R2Ch)*/
		LCD_IR(ILI9341_CMD_MEMORY_WRITE);
		LCD_IR(0);
		LCD_IR(ILI9341_CMD_WRITE_MEMORY_CONTINUE);
	}
}
  400240:	e7ee      	b.n	400220 <ili93xx_write_ram_prepare+0xc>
  400242:	bf00      	nop
  400244:	200009f4 	.word	0x200009f4

00400248 <ili93xx_write_ram>:
 *
 * \param ul_color 24-bits RGB color.
 */
static void ili93xx_write_ram(ili93xx_color_t ul_color)
{
	LCD_WD((ul_color >> 16) & 0xFF);
  400248:	f3c0 4207 	ubfx	r2, r0, #16, #8
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  40024c:	4b03      	ldr	r3, [pc, #12]	; (40025c <ili93xx_write_ram+0x14>)
  40024e:	701a      	strb	r2, [r3, #0]
	LCD_WD((ul_color >> 8) & 0xFF);
  400250:	f3c0 2207 	ubfx	r2, r0, #8, #8
  400254:	701a      	strb	r2, [r3, #0]
	LCD_WD(ul_color & 0xFF);
  400256:	b2c0      	uxtb	r0, r0
  400258:	7018      	strb	r0, [r3, #0]
  40025a:	4770      	bx	lr
  40025c:	61000002 	.word	0x61000002

00400260 <ili93xx_write_ram_buffer>:
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
  400260:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400264:	4607      	mov	r7, r0
  400266:	4688      	mov	r8, r1
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400268:	f031 0907 	bics.w	r9, r1, #7
  40026c:	d023      	beq.n	4002b6 <ili93xx_write_ram_buffer+0x56>
  40026e:	4604      	mov	r4, r0
  400270:	2600      	movs	r6, #0
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  400272:	4d12      	ldr	r5, [pc, #72]	; (4002bc <ili93xx_write_ram_buffer+0x5c>)
  400274:	6820      	ldr	r0, [r4, #0]
  400276:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 1]);
  400278:	6860      	ldr	r0, [r4, #4]
  40027a:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 2]);
  40027c:	68a0      	ldr	r0, [r4, #8]
  40027e:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 3]);
  400280:	68e0      	ldr	r0, [r4, #12]
  400282:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
  400284:	6920      	ldr	r0, [r4, #16]
  400286:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
  400288:	6960      	ldr	r0, [r4, #20]
  40028a:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
  40028c:	69a0      	ldr	r0, [r4, #24]
  40028e:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
  400290:	69e0      	ldr	r0, [r4, #28]
  400292:	47a8      	blx	r5
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400294:	3608      	adds	r6, #8
  400296:	3420      	adds	r4, #32
  400298:	454e      	cmp	r6, r9
  40029a:	d3eb      	bcc.n	400274 <ili93xx_write_ram_buffer+0x14>
	}
	for (; ul_addr < ul_size; ul_addr++) {
  40029c:	4546      	cmp	r6, r8
  40029e:	d208      	bcs.n	4002b2 <ili93xx_write_ram_buffer+0x52>
  4002a0:	eb07 0786 	add.w	r7, r7, r6, lsl #2
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  4002a4:	4d05      	ldr	r5, [pc, #20]	; (4002bc <ili93xx_write_ram_buffer+0x5c>)
  4002a6:	f857 0b04 	ldr.w	r0, [r7], #4
  4002aa:	47a8      	blx	r5
	for (; ul_addr < ul_size; ul_addr++) {
  4002ac:	3601      	adds	r6, #1
  4002ae:	45b0      	cmp	r8, r6
  4002b0:	d1f9      	bne.n	4002a6 <ili93xx_write_ram_buffer+0x46>
  4002b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  4002b6:	464e      	mov	r6, r9
  4002b8:	e7f0      	b.n	40029c <ili93xx_write_ram_buffer+0x3c>
  4002ba:	bf00      	nop
  4002bc:	00400249 	.word	0x00400249

004002c0 <ili93xx_write_register_word>:
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4002c0:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4002c4:	2200      	movs	r2, #0
  4002c6:	701a      	strb	r2, [r3, #0]
  4002c8:	7018      	strb	r0, [r3, #0]
 */
static void ili93xx_write_register_word(uint8_t uc_reg, uint16_t us_data)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	LCD_WD((us_data >> 8) & 0xFF);
  4002ca:	0a0a      	lsrs	r2, r1, #8
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  4002cc:	3302      	adds	r3, #2
  4002ce:	701a      	strb	r2, [r3, #0]
	LCD_WD(us_data & 0xFF);
  4002d0:	b2c9      	uxtb	r1, r1
  4002d2:	7019      	strb	r1, [r3, #0]
  4002d4:	4770      	bx	lr
	...

004002d8 <ili93xx_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  4002d8:	b410      	push	{r4}
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4002da:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4002de:	2400      	movs	r4, #0
  4002e0:	701c      	strb	r4, [r3, #0]
  4002e2:	7018      	strb	r0, [r3, #0]
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  4002e4:	b14a      	cbz	r2, 4002fa <ili93xx_write_register+0x22>
  4002e6:	1e4b      	subs	r3, r1, #1
  4002e8:	1e50      	subs	r0, r2, #1
  4002ea:	fa51 f180 	uxtab	r1, r1, r0
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  4002ee:	4804      	ldr	r0, [pc, #16]	; (400300 <ili93xx_write_register+0x28>)
		LCD_WD(p_data[i]);
  4002f0:	f813 2f01 	ldrb.w	r2, [r3, #1]!
  4002f4:	7002      	strb	r2, [r0, #0]
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  4002f6:	428b      	cmp	r3, r1
  4002f8:	d1fa      	bne.n	4002f0 <ili93xx_write_register+0x18>
	}
}
  4002fa:	bc10      	pop	{r4}
  4002fc:	4770      	bx	lr
  4002fe:	bf00      	nop
  400300:	61000002 	.word	0x61000002

00400304 <ili93xx_delay>:

/**
 * \brief Delay function.
 */
static void ili93xx_delay(uint32_t ul_ms)
{
  400304:	b082      	sub	sp, #8
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  400306:	2300      	movs	r3, #0
  400308:	9301      	str	r3, [sp, #4]
  40030a:	9b01      	ldr	r3, [sp, #4]
  40030c:	4298      	cmp	r0, r3
  40030e:	d911      	bls.n	400334 <ili93xx_delay+0x30>
		for (i = 0; i < 100000; i++) {
  400310:	2100      	movs	r1, #0
  400312:	4a09      	ldr	r2, [pc, #36]	; (400338 <ili93xx_delay+0x34>)
  400314:	9101      	str	r1, [sp, #4]
  400316:	9b01      	ldr	r3, [sp, #4]
  400318:	4293      	cmp	r3, r2
  40031a:	d805      	bhi.n	400328 <ili93xx_delay+0x24>
  40031c:	9b01      	ldr	r3, [sp, #4]
  40031e:	3301      	adds	r3, #1
  400320:	9301      	str	r3, [sp, #4]
  400322:	9b01      	ldr	r3, [sp, #4]
  400324:	4293      	cmp	r3, r2
  400326:	d9f9      	bls.n	40031c <ili93xx_delay+0x18>
	for (i = 0; i < ul_ms; i++) {
  400328:	9b01      	ldr	r3, [sp, #4]
  40032a:	3301      	adds	r3, #1
  40032c:	9301      	str	r3, [sp, #4]
  40032e:	9b01      	ldr	r3, [sp, #4]
  400330:	4283      	cmp	r3, r0
  400332:	d3ef      	bcc.n	400314 <ili93xx_delay+0x10>
		}
	}
}
  400334:	b002      	add	sp, #8
  400336:	4770      	bx	lr
  400338:	0001869f 	.word	0x0001869f

0040033c <ili93xx_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili93xx_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  40033c:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= g_ul_lcd_x_length) {
  40033e:	4c15      	ldr	r4, [pc, #84]	; (400394 <ili93xx_check_box_coordinates+0x58>)
  400340:	6824      	ldr	r4, [r4, #0]
  400342:	6805      	ldr	r5, [r0, #0]
  400344:	42a5      	cmp	r5, r4
		*p_ul_x1 = g_ul_lcd_x_length - 1;
  400346:	bf24      	itt	cs
  400348:	f104 35ff 	addcs.w	r5, r4, #4294967295
  40034c:	6005      	strcs	r5, [r0, #0]
	}

	if (*p_ul_x2 >= g_ul_lcd_x_length) {
  40034e:	6815      	ldr	r5, [r2, #0]
  400350:	42ac      	cmp	r4, r5
		*p_ul_x2 = g_ul_lcd_x_length - 1;
  400352:	bf9c      	itt	ls
  400354:	f104 34ff 	addls.w	r4, r4, #4294967295
  400358:	6014      	strls	r4, [r2, #0]
	}

	if (*p_ul_y1 >= g_ul_lcd_y_length) {
  40035a:	4c0f      	ldr	r4, [pc, #60]	; (400398 <ili93xx_check_box_coordinates+0x5c>)
  40035c:	6824      	ldr	r4, [r4, #0]
  40035e:	680d      	ldr	r5, [r1, #0]
  400360:	42a5      	cmp	r5, r4
		*p_ul_y1 = g_ul_lcd_y_length - 1;
  400362:	bf24      	itt	cs
  400364:	f104 35ff 	addcs.w	r5, r4, #4294967295
  400368:	600d      	strcs	r5, [r1, #0]
	}

	if (*p_ul_y2 >= g_ul_lcd_y_length) {
  40036a:	681d      	ldr	r5, [r3, #0]
  40036c:	42ac      	cmp	r4, r5
		*p_ul_y2 = g_ul_lcd_y_length - 1;
  40036e:	bf9c      	itt	ls
  400370:	f104 34ff 	addls.w	r4, r4, #4294967295
  400374:	601c      	strls	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  400376:	6804      	ldr	r4, [r0, #0]
  400378:	6815      	ldr	r5, [r2, #0]
  40037a:	42ac      	cmp	r4, r5
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  40037c:	bf84      	itt	hi
  40037e:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = dw;
  400380:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  400382:	680a      	ldr	r2, [r1, #0]
  400384:	6818      	ldr	r0, [r3, #0]
  400386:	4282      	cmp	r2, r0
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  400388:	bf84      	itt	hi
  40038a:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = dw;
  40038c:	601a      	strhi	r2, [r3, #0]
	}
}
  40038e:	bc30      	pop	{r4, r5}
  400390:	4770      	bx	lr
  400392:	bf00      	nop
  400394:	2000000c 	.word	0x2000000c
  400398:	20000010 	.word	0x20000010

0040039c <ili93xx_device_type_identify>:
 *        ILI9341 device ID locates in Read ID4 (RD3h) register.
 *
 * \return 0 if secceed in identifying device; otherwise fails.
 */
uint8_t ili93xx_device_type_identify(void)
{
  40039c:	b082      	sub	sp, #8
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40039e:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4003a2:	2200      	movs	r2, #0
  4003a4:	701a      	strb	r2, [r3, #0]
  4003a6:	22d3      	movs	r2, #211	; 0xd3
  4003a8:	701a      	strb	r2, [r3, #0]
																lcd_data;
}

static inline uint8_t LCD_RD(void)
{
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  4003aa:	491a      	ldr	r1, [pc, #104]	; (400414 <ili93xx_device_type_identify+0x78>)
  4003ac:	780b      	ldrb	r3, [r1, #0]
		p_data[i] = LCD_RD();
  4003ae:	f88d 3000 	strb.w	r3, [sp]
  4003b2:	780b      	ldrb	r3, [r1, #0]
  4003b4:	f88d 3001 	strb.w	r3, [sp, #1]
  4003b8:	780b      	ldrb	r3, [r1, #0]
  4003ba:	b2da      	uxtb	r2, r3
  4003bc:	f88d 2002 	strb.w	r2, [sp, #2]
  4003c0:	780b      	ldrb	r3, [r1, #0]
  4003c2:	b2db      	uxtb	r3, r3
  4003c4:	f88d 3003 	strb.w	r3, [sp, #3]
	uint8_t paratable[6];
	uint16_t chipid;

	/** Read ID4 (RD4h) register to get device code for ILI9341*/
	ili93xx_read_register(ILI9341_CMD_READ_ID4, paratable, 4);
	chipid = ((uint16_t)paratable[2] << 8) + paratable[3];
  4003c8:	eb03 2302 	add.w	r3, r3, r2, lsl #8

	if (chipid == ILI9341_DEVICE_CODE) {
  4003cc:	b29b      	uxth	r3, r3
  4003ce:	f249 3241 	movw	r2, #37697	; 0x9341
  4003d2:	4293      	cmp	r3, r2
  4003d4:	d014      	beq.n	400400 <ili93xx_device_type_identify+0x64>
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4003d6:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4003da:	2200      	movs	r2, #0
  4003dc:	701a      	strb	r2, [r3, #0]
  4003de:	701a      	strb	r2, [r3, #0]
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  4003e0:	490c      	ldr	r1, [pc, #48]	; (400414 <ili93xx_device_type_identify+0x78>)
  4003e2:	780b      	ldrb	r3, [r1, #0]
  4003e4:	b2da      	uxtb	r2, r3
		p_data[i] = LCD_RD();
  4003e6:	f88d 2000 	strb.w	r2, [sp]
  4003ea:	780b      	ldrb	r3, [r1, #0]
		return 0;
	}

	/** Driver Code Read (R00h) for ILI9325*/
	ili93xx_read_register(ILI9325_DEVICE_CODE_REG, paratable, 2);
	chipid = ((uint16_t)paratable[0] << 8) + paratable[1];
  4003ec:	eb03 2302 	add.w	r3, r3, r2, lsl #8
	if (chipid == ILI9325_DEVICE_CODE) {
  4003f0:	b29b      	uxth	r3, r3
  4003f2:	f249 3225 	movw	r2, #37669	; 0x9325
  4003f6:	4293      	cmp	r3, r2
  4003f8:	d007      	beq.n	40040a <ili93xx_device_type_identify+0x6e>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
		return 0;
	}

	return 1;
  4003fa:	2001      	movs	r0, #1
}
  4003fc:	b002      	add	sp, #8
  4003fe:	4770      	bx	lr
		g_uc_device_type = DEVICE_TYPE_ILI9341;
  400400:	2202      	movs	r2, #2
  400402:	4b05      	ldr	r3, [pc, #20]	; (400418 <ili93xx_device_type_identify+0x7c>)
  400404:	701a      	strb	r2, [r3, #0]
		return 0;
  400406:	2000      	movs	r0, #0
  400408:	e7f8      	b.n	4003fc <ili93xx_device_type_identify+0x60>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
  40040a:	2201      	movs	r2, #1
  40040c:	4b02      	ldr	r3, [pc, #8]	; (400418 <ili93xx_device_type_identify+0x7c>)
  40040e:	701a      	strb	r2, [r3, #0]
		return 0;
  400410:	2000      	movs	r0, #0
  400412:	e7f3      	b.n	4003fc <ili93xx_device_type_identify+0x60>
  400414:	61000002 	.word	0x61000002
  400418:	200009f4 	.word	0x200009f4

0040041c <ili93xx_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili93xx_display_on(void)
{
  40041c:	b508      	push	{r3, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40041e:	4b09      	ldr	r3, [pc, #36]	; (400444 <ili93xx_display_on+0x28>)
  400420:	781b      	ldrb	r3, [r3, #0]
  400422:	2b01      	cmp	r3, #1
  400424:	d002      	beq.n	40042c <ili93xx_display_on+0x10>
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
				ILI9325_DISP_CTRL1_BASEE |
				ILI9325_DISP_CTRL1_GON |
				ILI9325_DISP_CTRL1_DTE |
				ILI9325_DISP_CTRL1_D(0x03));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400426:	2b02      	cmp	r3, #2
  400428:	d006      	beq.n	400438 <ili93xx_display_on+0x1c>
  40042a:	bd08      	pop	{r3, pc}
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
  40042c:	f240 1133 	movw	r1, #307	; 0x133
  400430:	2007      	movs	r0, #7
  400432:	4b05      	ldr	r3, [pc, #20]	; (400448 <ili93xx_display_on+0x2c>)
  400434:	4798      	blx	r3
  400436:	bd08      	pop	{r3, pc}
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, NULL, 0);
  400438:	2200      	movs	r2, #0
  40043a:	4611      	mov	r1, r2
  40043c:	2029      	movs	r0, #41	; 0x29
  40043e:	4b03      	ldr	r3, [pc, #12]	; (40044c <ili93xx_display_on+0x30>)
  400440:	4798      	blx	r3
	}
}
  400442:	e7f2      	b.n	40042a <ili93xx_display_on+0xe>
  400444:	200009f4 	.word	0x200009f4
  400448:	004002c1 	.word	0x004002c1
  40044c:	004002d9 	.word	0x004002d9

00400450 <ili93xx_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
  400450:	4a04      	ldr	r2, [pc, #16]	; (400464 <ili93xx_set_foreground_color+0x14>)
  400452:	1f13      	subs	r3, r2, #4
  400454:	f502 726f 	add.w	r2, r2, #956	; 0x3bc
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = ul_color;
  400458:	f843 0f04 	str.w	r0, [r3, #4]!
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  40045c:	4293      	cmp	r3, r2
  40045e:	d1fb      	bne.n	400458 <ili93xx_set_foreground_color+0x8>
	}
}
  400460:	4770      	bx	lr
  400462:	bf00      	nop
  400464:	200009f8 	.word	0x200009f8

00400468 <ili93xx_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili93xx_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  400468:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40046c:	b082      	sub	sp, #8
  40046e:	460c      	mov	r4, r1
  400470:	4617      	mov	r7, r2
  400472:	461e      	mov	r6, r3
	Assert(ul_x <= (g_ul_lcd_x_length - 1));
	Assert(ul_y <= (g_ul_lcd_y_length - 1));
	Assert(ul_width <= (g_ul_lcd_x_length - ul_x));
	Assert(ul_height <= (g_ul_lcd_y_length - ul_y));
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400474:	4b23      	ldr	r3, [pc, #140]	; (400504 <ili93xx_set_window+0x9c>)
  400476:	781b      	ldrb	r3, [r3, #0]
  400478:	2b01      	cmp	r3, #1
  40047a:	d004      	beq.n	400486 <ili93xx_set_window+0x1e>
				(uint16_t)ul_y);

		/** Set Vertical Address End Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
				(uint16_t)(ul_y + ul_height - 1));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40047c:	2b02      	cmp	r3, #2
  40047e:	d017      	beq.n	4004b0 <ili93xx_set_window+0x48>
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
				       paratable, 4);
	}
}
  400480:	b002      	add	sp, #8
  400482:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_START,
  400486:	b285      	uxth	r5, r0
  400488:	4629      	mov	r1, r5
  40048a:	2050      	movs	r0, #80	; 0x50
  40048c:	f8df 807c 	ldr.w	r8, [pc, #124]	; 40050c <ili93xx_set_window+0xa4>
  400490:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_END,
  400492:	1e78      	subs	r0, r7, #1
  400494:	4428      	add	r0, r5
  400496:	b281      	uxth	r1, r0
  400498:	2051      	movs	r0, #81	; 0x51
  40049a:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_START,
  40049c:	b2a4      	uxth	r4, r4
  40049e:	4621      	mov	r1, r4
  4004a0:	2052      	movs	r0, #82	; 0x52
  4004a2:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
  4004a4:	3e01      	subs	r6, #1
  4004a6:	4434      	add	r4, r6
  4004a8:	b2a1      	uxth	r1, r4
  4004aa:	2053      	movs	r0, #83	; 0x53
  4004ac:	47c0      	blx	r8
  4004ae:	e7e7      	b.n	400480 <ili93xx_set_window+0x18>
		paratable[0] = (ul_x >> 8) & 0xFF;
  4004b0:	0a03      	lsrs	r3, r0, #8
  4004b2:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_x & 0xFF;
  4004b6:	b2c2      	uxtb	r2, r0
  4004b8:	f88d 2005 	strb.w	r2, [sp, #5]
		paratable[2] = ((ul_x + ul_width - 1) >> 8) & 0xFF;
  4004bc:	1e7b      	subs	r3, r7, #1
  4004be:	4418      	add	r0, r3
  4004c0:	0a00      	lsrs	r0, r0, #8
  4004c2:	f88d 0006 	strb.w	r0, [sp, #6]
		paratable[3] = (ul_x + ul_width - 1) & 0xFF;
  4004c6:	461f      	mov	r7, r3
  4004c8:	4417      	add	r7, r2
  4004ca:	f88d 7007 	strb.w	r7, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_COLUMN_ADDRESS_SET,
  4004ce:	2204      	movs	r2, #4
  4004d0:	eb0d 0102 	add.w	r1, sp, r2
  4004d4:	202a      	movs	r0, #42	; 0x2a
  4004d6:	4d0c      	ldr	r5, [pc, #48]	; (400508 <ili93xx_set_window+0xa0>)
  4004d8:	47a8      	blx	r5
		paratable[0] = (ul_y >> 8) & 0xFF;
  4004da:	0a23      	lsrs	r3, r4, #8
  4004dc:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_y & 0xFF;
  4004e0:	b2e2      	uxtb	r2, r4
  4004e2:	f88d 2005 	strb.w	r2, [sp, #5]
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
  4004e6:	1e73      	subs	r3, r6, #1
  4004e8:	441c      	add	r4, r3
  4004ea:	0a24      	lsrs	r4, r4, #8
  4004ec:	f88d 4006 	strb.w	r4, [sp, #6]
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
  4004f0:	461e      	mov	r6, r3
  4004f2:	4416      	add	r6, r2
  4004f4:	f88d 6007 	strb.w	r6, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
  4004f8:	2204      	movs	r2, #4
  4004fa:	eb0d 0102 	add.w	r1, sp, r2
  4004fe:	202b      	movs	r0, #43	; 0x2b
  400500:	47a8      	blx	r5
}
  400502:	e7bd      	b.n	400480 <ili93xx_set_window+0x18>
  400504:	200009f4 	.word	0x200009f4
  400508:	004002d9 	.word	0x004002d9
  40050c:	004002c1 	.word	0x004002c1

00400510 <ili93xx_set_cursor_position>:
 *
 * \param us_x X coordinate of upper-left corner on LCD.
 * \param us_y Y coordinate of upper-left corner on LCD.
 */
void ili93xx_set_cursor_position(uint16_t us_x, uint16_t us_y)
{
  400510:	b538      	push	{r3, r4, r5, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400512:	4b07      	ldr	r3, [pc, #28]	; (400530 <ili93xx_set_cursor_position+0x20>)
  400514:	781b      	ldrb	r3, [r3, #0]
  400516:	2b01      	cmp	r3, #1
  400518:	d000      	beq.n	40051c <ili93xx_set_cursor_position+0xc>
  40051a:	bd38      	pop	{r3, r4, r5, pc}
  40051c:	460c      	mov	r4, r1
  40051e:	4601      	mov	r1, r0
		/** GRAM Horizontal/Vertical Address Set (R20h, R21h) */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_GRAM_ADDR_SET, us_x);
  400520:	2020      	movs	r0, #32
  400522:	4d04      	ldr	r5, [pc, #16]	; (400534 <ili93xx_set_cursor_position+0x24>)
  400524:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_VERTICAL_GRAM_ADDR_SET, us_y);
  400526:	4621      	mov	r1, r4
  400528:	2021      	movs	r0, #33	; 0x21
  40052a:	47a8      	blx	r5
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
		/** There is no corresponding operation for ILI9341. */
	}
}
  40052c:	e7f5      	b.n	40051a <ili93xx_set_cursor_position+0xa>
  40052e:	bf00      	nop
  400530:	200009f4 	.word	0x200009f4
  400534:	004002c1 	.word	0x004002c1

00400538 <ili93xx_init>:
{
  400538:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40053c:	b083      	sub	sp, #12
  40053e:	4606      	mov	r6, r0
	if (ili93xx_device_type_identify() != 0) {
  400540:	4bac      	ldr	r3, [pc, #688]	; (4007f4 <ili93xx_init+0x2bc>)
  400542:	4798      	blx	r3
  400544:	2800      	cmp	r0, #0
  400546:	f040 8152 	bne.w	4007ee <ili93xx_init+0x2b6>
	g_ul_lcd_x_length = ILI93XX_LCD_WIDTH;
  40054a:	22f0      	movs	r2, #240	; 0xf0
  40054c:	4baa      	ldr	r3, [pc, #680]	; (4007f8 <ili93xx_init+0x2c0>)
  40054e:	601a      	str	r2, [r3, #0]
	g_ul_lcd_y_length = ILI93XX_LCD_HEIGHT;
  400550:	f44f 72a0 	mov.w	r2, #320	; 0x140
  400554:	4ba9      	ldr	r3, [pc, #676]	; (4007fc <ili93xx_init+0x2c4>)
  400556:	601a      	str	r2, [r3, #0]
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400558:	4ba9      	ldr	r3, [pc, #676]	; (400800 <ili93xx_init+0x2c8>)
  40055a:	781b      	ldrb	r3, [r3, #0]
  40055c:	2b01      	cmp	r3, #1
  40055e:	d006      	beq.n	40056e <ili93xx_init+0x36>
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400560:	2b02      	cmp	r3, #2
  400562:	f000 80b5 	beq.w	4006d0 <ili93xx_init+0x198>
		return 1;
  400566:	2001      	movs	r0, #1
}
  400568:	b003      	add	sp, #12
  40056a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		ili93xx_write_register_word(ILI9325_DISP_CTRL1, ILI9325_DISP_CTRL1_GON |
  40056e:	2133      	movs	r1, #51	; 0x33
  400570:	2007      	movs	r0, #7
  400572:	4ca4      	ldr	r4, [pc, #656]	; (400804 <ili93xx_init+0x2cc>)
  400574:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  400576:	2100      	movs	r1, #0
  400578:	2010      	movs	r0, #16
  40057a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_START_OSC_CTRL,
  40057c:	2101      	movs	r1, #1
  40057e:	2000      	movs	r0, #0
  400580:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL1,
  400582:	f44f 7180 	mov.w	r1, #256	; 0x100
  400586:	2001      	movs	r0, #1
  400588:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_LCD_DRIVING_CTRL,
  40058a:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  40058e:	2002      	movs	r0, #2
  400590:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RESIZE_CTRL, 0x0000);
  400592:	2100      	movs	r1, #0
  400594:	2004      	movs	r0, #4
  400596:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL2,
  400598:	f240 2107 	movw	r1, #519	; 0x207
  40059c:	2008      	movs	r0, #8
  40059e:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL3, 0x0000);
  4005a0:	2100      	movs	r1, #0
  4005a2:	2009      	movs	r0, #9
  4005a4:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL4, 0x0000);
  4005a6:	2100      	movs	r1, #0
  4005a8:	200a      	movs	r0, #10
  4005aa:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL1,
  4005ac:	2100      	movs	r1, #0
  4005ae:	200c      	movs	r0, #12
  4005b0:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_FRAME_MAKER_POS, 0x0000);
  4005b2:	2100      	movs	r1, #0
  4005b4:	200d      	movs	r0, #13
  4005b6:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL2,
  4005b8:	2100      	movs	r1, #0
  4005ba:	200f      	movs	r0, #15
  4005bc:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  4005be:	2100      	movs	r1, #0
  4005c0:	2010      	movs	r0, #16
  4005c2:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL2, 0x0000);
  4005c4:	2100      	movs	r1, #0
  4005c6:	2011      	movs	r0, #17
  4005c8:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL3, 0x0000);
  4005ca:	2100      	movs	r1, #0
  4005cc:	2012      	movs	r0, #18
  4005ce:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL4, 0x0000);
  4005d0:	2100      	movs	r1, #0
  4005d2:	2013      	movs	r0, #19
  4005d4:	47a0      	blx	r4
		ili93xx_delay(200);
  4005d6:	20c8      	movs	r0, #200	; 0xc8
  4005d8:	4d8b      	ldr	r5, [pc, #556]	; (400808 <ili93xx_init+0x2d0>)
  4005da:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL1,
  4005dc:	f241 2190 	movw	r1, #4752	; 0x1290
  4005e0:	2010      	movs	r0, #16
  4005e2:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL2,
  4005e4:	f240 2127 	movw	r1, #551	; 0x227
  4005e8:	2011      	movs	r0, #17
  4005ea:	47a0      	blx	r4
		ili93xx_delay(50);
  4005ec:	2032      	movs	r0, #50	; 0x32
  4005ee:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL3,
  4005f0:	211b      	movs	r1, #27
  4005f2:	2012      	movs	r0, #18
  4005f4:	47a0      	blx	r4
		ili93xx_delay(50);
  4005f6:	2032      	movs	r0, #50	; 0x32
  4005f8:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL4,
  4005fa:	f44f 5188 	mov.w	r1, #4352	; 0x1100
  4005fe:	2013      	movs	r0, #19
  400600:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL7,
  400602:	2119      	movs	r1, #25
  400604:	2029      	movs	r0, #41	; 0x29
  400606:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_FRAME_RATE_AND_COLOR_CTRL,
  400608:	210d      	movs	r1, #13
  40060a:	202b      	movs	r0, #43	; 0x2b
  40060c:	47a0      	blx	r4
		ili93xx_delay(50);
  40060e:	2032      	movs	r0, #50	; 0x32
  400610:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_GAMMA_CTL1, 0x0000);
  400612:	2100      	movs	r1, #0
  400614:	2030      	movs	r0, #48	; 0x30
  400616:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL2,
  400618:	f44f 7101 	mov.w	r1, #516	; 0x204
  40061c:	2031      	movs	r0, #49	; 0x31
  40061e:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL3,
  400620:	f44f 7100 	mov.w	r1, #512	; 0x200
  400624:	2032      	movs	r0, #50	; 0x32
  400626:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL4,
  400628:	2107      	movs	r1, #7
  40062a:	2035      	movs	r0, #53	; 0x35
  40062c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL5,
  40062e:	f241 4104 	movw	r1, #5124	; 0x1404
  400632:	2036      	movs	r0, #54	; 0x36
  400634:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL6,
  400636:	f240 7105 	movw	r1, #1797	; 0x705
  40063a:	2037      	movs	r0, #55	; 0x37
  40063c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL7,
  40063e:	f240 3105 	movw	r1, #773	; 0x305
  400642:	2038      	movs	r0, #56	; 0x38
  400644:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL8,
  400646:	f240 7107 	movw	r1, #1799	; 0x707
  40064a:	2039      	movs	r0, #57	; 0x39
  40064c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL9,
  40064e:	f240 7101 	movw	r1, #1793	; 0x701
  400652:	203c      	movs	r0, #60	; 0x3c
  400654:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL10,
  400656:	210e      	movs	r1, #14
  400658:	203d      	movs	r0, #61	; 0x3d
  40065a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_ENTRY_MODE,
  40065c:	f24d 0110 	movw	r1, #53264	; 0xd010
  400660:	2003      	movs	r0, #3
  400662:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL2,
  400664:	f44f 4127 	mov.w	r1, #42752	; 0xa700
  400668:	2060      	movs	r0, #96	; 0x60
  40066a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_BASE_IMG_DISP_CTRL,
  40066c:	2101      	movs	r1, #1
  40066e:	2061      	movs	r0, #97	; 0x61
  400670:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_VERTICAL_SCROLL_CTRL,
  400672:	2100      	movs	r1, #0
  400674:	206a      	movs	r0, #106	; 0x6a
  400676:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_DISP_POS,
  400678:	2100      	movs	r1, #0
  40067a:	2080      	movs	r0, #128	; 0x80
  40067c:	47a0      	blx	r4
		ili93xx_write_register_word(
  40067e:	2100      	movs	r1, #0
  400680:	2081      	movs	r0, #129	; 0x81
  400682:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_AREA_END_LINE,
  400684:	2100      	movs	r1, #0
  400686:	2082      	movs	r0, #130	; 0x82
  400688:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_DISP_POS,
  40068a:	2100      	movs	r1, #0
  40068c:	2083      	movs	r0, #131	; 0x83
  40068e:	47a0      	blx	r4
		ili93xx_write_register_word(
  400690:	2100      	movs	r1, #0
  400692:	2084      	movs	r0, #132	; 0x84
  400694:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_AREA_END_LINE,
  400696:	2100      	movs	r1, #0
  400698:	2085      	movs	r0, #133	; 0x85
  40069a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL1,
  40069c:	2110      	movs	r1, #16
  40069e:	2090      	movs	r0, #144	; 0x90
  4006a0:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL2,
  4006a2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  4006a6:	2092      	movs	r0, #146	; 0x92
  4006a8:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL4,
  4006aa:	f44f 7188 	mov.w	r1, #272	; 0x110
  4006ae:	2095      	movs	r0, #149	; 0x95
  4006b0:	47a0      	blx	r4
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  4006b2:	6873      	ldr	r3, [r6, #4]
  4006b4:	6832      	ldr	r2, [r6, #0]
  4006b6:	2100      	movs	r1, #0
  4006b8:	4608      	mov	r0, r1
  4006ba:	4c54      	ldr	r4, [pc, #336]	; (40080c <ili93xx_init+0x2d4>)
  4006bc:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  4006be:	68b0      	ldr	r0, [r6, #8]
  4006c0:	4b53      	ldr	r3, [pc, #332]	; (400810 <ili93xx_init+0x2d8>)
  4006c2:	4798      	blx	r3
		ili93xx_set_cursor_position(0, 0);
  4006c4:	2100      	movs	r1, #0
  4006c6:	4608      	mov	r0, r1
  4006c8:	4b52      	ldr	r3, [pc, #328]	; (400814 <ili93xx_init+0x2dc>)
  4006ca:	4798      	blx	r3
	return 0;
  4006cc:	2000      	movs	r0, #0
  4006ce:	e74b      	b.n	400568 <ili93xx_init+0x30>
		paratable[0] = 0x39;
  4006d0:	2339      	movs	r3, #57	; 0x39
  4006d2:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x2C;
  4006d6:	232c      	movs	r3, #44	; 0x2c
  4006d8:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x00;
  4006dc:	2400      	movs	r4, #0
  4006de:	f88d 4002 	strb.w	r4, [sp, #2]
		paratable[3] = 0x34;
  4006e2:	2334      	movs	r3, #52	; 0x34
  4006e4:	f88d 3003 	strb.w	r3, [sp, #3]
		paratable[4] = 0x02;
  4006e8:	2702      	movs	r7, #2
  4006ea:	f88d 7004 	strb.w	r7, [sp, #4]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_A, paratable, 5);
  4006ee:	2205      	movs	r2, #5
  4006f0:	4669      	mov	r1, sp
  4006f2:	20cb      	movs	r0, #203	; 0xcb
  4006f4:	4d48      	ldr	r5, [pc, #288]	; (400818 <ili93xx_init+0x2e0>)
  4006f6:	47a8      	blx	r5
		paratable[0] = 0;
  4006f8:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0xAA;
  4006fc:	23aa      	movs	r3, #170	; 0xaa
  4006fe:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0xB0;
  400702:	23b0      	movs	r3, #176	; 0xb0
  400704:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_B, paratable, 3);
  400708:	2203      	movs	r2, #3
  40070a:	4669      	mov	r1, sp
  40070c:	20cf      	movs	r0, #207	; 0xcf
  40070e:	47a8      	blx	r5
		paratable[0] = 0x30;
  400710:	2330      	movs	r3, #48	; 0x30
  400712:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PUMP_RATIO_CONTROL,
  400716:	2201      	movs	r2, #1
  400718:	4669      	mov	r1, sp
  40071a:	20f7      	movs	r0, #247	; 0xf7
  40071c:	47a8      	blx	r5
		paratable[0] = 0x25;
  40071e:	2325      	movs	r3, #37	; 0x25
  400720:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_1, paratable, 1);
  400724:	2201      	movs	r2, #1
  400726:	4669      	mov	r1, sp
  400728:	20c0      	movs	r0, #192	; 0xc0
  40072a:	47a8      	blx	r5
		paratable[0] = 0x11;
  40072c:	f04f 0911 	mov.w	r9, #17
  400730:	f88d 9000 	strb.w	r9, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_2, paratable, 1);
  400734:	2201      	movs	r2, #1
  400736:	4669      	mov	r1, sp
  400738:	20c1      	movs	r0, #193	; 0xc1
  40073a:	47a8      	blx	r5
		paratable[0] = 0x5C;
  40073c:	235c      	movs	r3, #92	; 0x5c
  40073e:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x4C;
  400742:	234c      	movs	r3, #76	; 0x4c
  400744:	f88d 3001 	strb.w	r3, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_1, paratable, 2);
  400748:	463a      	mov	r2, r7
  40074a:	4669      	mov	r1, sp
  40074c:	20c5      	movs	r0, #197	; 0xc5
  40074e:	47a8      	blx	r5
		paratable[0] = 0x94;
  400750:	2394      	movs	r3, #148	; 0x94
  400752:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_2, paratable, 1);
  400756:	2201      	movs	r2, #1
  400758:	4669      	mov	r1, sp
  40075a:	20c7      	movs	r0, #199	; 0xc7
  40075c:	47a8      	blx	r5
		paratable[0] = 0x85;
  40075e:	2385      	movs	r3, #133	; 0x85
  400760:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x01;
  400764:	f04f 0801 	mov.w	r8, #1
  400768:	f88d 8001 	strb.w	r8, [sp, #1]
		paratable[2] = 0x78;
  40076c:	2378      	movs	r3, #120	; 0x78
  40076e:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_A, paratable, 3);
  400772:	2203      	movs	r2, #3
  400774:	4669      	mov	r1, sp
  400776:	20e8      	movs	r0, #232	; 0xe8
  400778:	47a8      	blx	r5
		paratable[0] = 0x00;
  40077a:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0x00;
  40077e:	f88d 4001 	strb.w	r4, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_B, paratable, 2);
  400782:	463a      	mov	r2, r7
  400784:	4669      	mov	r1, sp
  400786:	20ea      	movs	r0, #234	; 0xea
  400788:	47a8      	blx	r5
		paratable[0] = ILI9341_CMD_MEMORY_ACCESS_CONTROL_MX |
  40078a:	2348      	movs	r3, #72	; 0x48
  40078c:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_MEMORY_ACCESS_CONTROL,
  400790:	4642      	mov	r2, r8
  400792:	4669      	mov	r1, sp
  400794:	2036      	movs	r0, #54	; 0x36
  400796:	47a8      	blx	r5
		paratable[0] = 0x06;
  400798:	2306      	movs	r3, #6
  40079a:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PIXEL_FORMAT_SET, paratable, 1);
  40079e:	4642      	mov	r2, r8
  4007a0:	4669      	mov	r1, sp
  4007a2:	203a      	movs	r0, #58	; 0x3a
  4007a4:	47a8      	blx	r5
		paratable[0] = 0x02;
  4007a6:	f88d 7000 	strb.w	r7, [sp]
		paratable[1] = 0x82;
  4007aa:	2382      	movs	r3, #130	; 0x82
  4007ac:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x27;
  4007b0:	2327      	movs	r3, #39	; 0x27
  4007b2:	f88d 3002 	strb.w	r3, [sp, #2]
		paratable[3] = 0x00;
  4007b6:	f88d 4003 	strb.w	r4, [sp, #3]
		ili93xx_write_register(ILI9341_CMD_DISPLAY_FUNCTION_CTL, paratable, 4);
  4007ba:	2204      	movs	r2, #4
  4007bc:	4669      	mov	r1, sp
  4007be:	20b6      	movs	r0, #182	; 0xb6
  4007c0:	47a8      	blx	r5
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  4007c2:	6873      	ldr	r3, [r6, #4]
  4007c4:	6832      	ldr	r2, [r6, #0]
  4007c6:	4621      	mov	r1, r4
  4007c8:	4620      	mov	r0, r4
  4007ca:	4f10      	ldr	r7, [pc, #64]	; (40080c <ili93xx_init+0x2d4>)
  4007cc:	47b8      	blx	r7
		ili93xx_set_foreground_color(p_opt->foreground_color);
  4007ce:	68b0      	ldr	r0, [r6, #8]
  4007d0:	4b0f      	ldr	r3, [pc, #60]	; (400810 <ili93xx_init+0x2d8>)
  4007d2:	4798      	blx	r3
		ili93xx_write_register(ILI9341_CMD_SLEEP_OUT, paratable, 0);
  4007d4:	4622      	mov	r2, r4
  4007d6:	4669      	mov	r1, sp
  4007d8:	4648      	mov	r0, r9
  4007da:	47a8      	blx	r5
		ili93xx_delay(10);
  4007dc:	200a      	movs	r0, #10
  4007de:	4b0a      	ldr	r3, [pc, #40]	; (400808 <ili93xx_init+0x2d0>)
  4007e0:	4798      	blx	r3
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
  4007e2:	4622      	mov	r2, r4
  4007e4:	4669      	mov	r1, sp
  4007e6:	2029      	movs	r0, #41	; 0x29
  4007e8:	47a8      	blx	r5
	return 0;
  4007ea:	4620      	mov	r0, r4
  4007ec:	e6bc      	b.n	400568 <ili93xx_init+0x30>
		return 1;
  4007ee:	2001      	movs	r0, #1
  4007f0:	e6ba      	b.n	400568 <ili93xx_init+0x30>
  4007f2:	bf00      	nop
  4007f4:	0040039d 	.word	0x0040039d
  4007f8:	2000000c 	.word	0x2000000c
  4007fc:	20000010 	.word	0x20000010
  400800:	200009f4 	.word	0x200009f4
  400804:	004002c1 	.word	0x004002c1
  400808:	00400305 	.word	0x00400305
  40080c:	00400469 	.word	0x00400469
  400810:	00400451 	.word	0x00400451
  400814:	00400511 	.word	0x00400511
  400818:	004002d9 	.word	0x004002d9

0040081c <ili93xx_draw_pixel>:
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
  40081c:	4b16      	ldr	r3, [pc, #88]	; (400878 <ili93xx_draw_pixel+0x5c>)
  40081e:	681b      	ldr	r3, [r3, #0]
  400820:	4283      	cmp	r3, r0
  400822:	d924      	bls.n	40086e <ili93xx_draw_pixel+0x52>
  400824:	4b15      	ldr	r3, [pc, #84]	; (40087c <ili93xx_draw_pixel+0x60>)
  400826:	681b      	ldr	r3, [r3, #0]
  400828:	428b      	cmp	r3, r1
  40082a:	d922      	bls.n	400872 <ili93xx_draw_pixel+0x56>
{
  40082c:	b510      	push	{r4, lr}
		return 1;
	}

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40082e:	4b14      	ldr	r3, [pc, #80]	; (400880 <ili93xx_draw_pixel+0x64>)
  400830:	781b      	ldrb	r3, [r3, #0]
  400832:	2b01      	cmp	r3, #1
  400834:	d003      	beq.n	40083e <ili93xx_draw_pixel+0x22>
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400836:	2b02      	cmp	r3, #2
  400838:	d00d      	beq.n	400856 <ili93xx_draw_pixel+0x3a>
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	}

	return 0;
  40083a:	2000      	movs	r0, #0
}
  40083c:	bd10      	pop	{r4, pc}
		ili93xx_set_cursor_position(ul_x, ul_y);
  40083e:	b289      	uxth	r1, r1
  400840:	b280      	uxth	r0, r0
  400842:	4b10      	ldr	r3, [pc, #64]	; (400884 <ili93xx_draw_pixel+0x68>)
  400844:	4798      	blx	r3
		ili93xx_write_ram_prepare();
  400846:	4b10      	ldr	r3, [pc, #64]	; (400888 <ili93xx_draw_pixel+0x6c>)
  400848:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  40084a:	4b10      	ldr	r3, [pc, #64]	; (40088c <ili93xx_draw_pixel+0x70>)
  40084c:	6818      	ldr	r0, [r3, #0]
  40084e:	4b10      	ldr	r3, [pc, #64]	; (400890 <ili93xx_draw_pixel+0x74>)
  400850:	4798      	blx	r3
	return 0;
  400852:	2000      	movs	r0, #0
  400854:	bd10      	pop	{r4, pc}
		ili93xx_set_window(ul_x, ul_y, 0, 0);
  400856:	2300      	movs	r3, #0
  400858:	461a      	mov	r2, r3
  40085a:	4c0e      	ldr	r4, [pc, #56]	; (400894 <ili93xx_draw_pixel+0x78>)
  40085c:	47a0      	blx	r4
		ili93xx_write_ram_prepare();
  40085e:	4b0a      	ldr	r3, [pc, #40]	; (400888 <ili93xx_draw_pixel+0x6c>)
  400860:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  400862:	4b0a      	ldr	r3, [pc, #40]	; (40088c <ili93xx_draw_pixel+0x70>)
  400864:	6818      	ldr	r0, [r3, #0]
  400866:	4b0a      	ldr	r3, [pc, #40]	; (400890 <ili93xx_draw_pixel+0x74>)
  400868:	4798      	blx	r3
	return 0;
  40086a:	2000      	movs	r0, #0
  40086c:	bd10      	pop	{r4, pc}
		return 1;
  40086e:	2001      	movs	r0, #1
  400870:	4770      	bx	lr
  400872:	2001      	movs	r0, #1
  400874:	4770      	bx	lr
  400876:	bf00      	nop
  400878:	2000000c 	.word	0x2000000c
  40087c:	20000010 	.word	0x20000010
  400880:	200009f4 	.word	0x200009f4
  400884:	00400511 	.word	0x00400511
  400888:	00400215 	.word	0x00400215
  40088c:	200009f8 	.word	0x200009f8
  400890:	00400249 	.word	0x00400249
  400894:	00400469 	.word	0x00400469

00400898 <ili93xx_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili93xx_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  400898:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40089c:	b084      	sub	sp, #16
  40089e:	9003      	str	r0, [sp, #12]
  4008a0:	9102      	str	r1, [sp, #8]
  4008a2:	9201      	str	r2, [sp, #4]
  4008a4:	aa04      	add	r2, sp, #16
  4008a6:	f842 3d10 	str.w	r3, [r2, #-16]!
	uint32_t size, blocks;

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  4008aa:	4613      	mov	r3, r2
  4008ac:	aa01      	add	r2, sp, #4
  4008ae:	a902      	add	r1, sp, #8
  4008b0:	a803      	add	r0, sp, #12
  4008b2:	4c22      	ldr	r4, [pc, #136]	; (40093c <ili93xx_draw_filled_rectangle+0xa4>)
  4008b4:	47a0      	blx	r4

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  4008b6:	9803      	ldr	r0, [sp, #12]
  4008b8:	9902      	ldr	r1, [sp, #8]
  4008ba:	9b00      	ldr	r3, [sp, #0]
  4008bc:	3301      	adds	r3, #1
  4008be:	9a01      	ldr	r2, [sp, #4]
  4008c0:	3201      	adds	r2, #1
  4008c2:	1a5b      	subs	r3, r3, r1
  4008c4:	1a12      	subs	r2, r2, r0
  4008c6:	4c1e      	ldr	r4, [pc, #120]	; (400940 <ili93xx_draw_filled_rectangle+0xa8>)
  4008c8:	47a0      	blx	r4
			(ul_y2 - ul_y1) + 1);

	/** Set cursor */
	ili93xx_set_cursor_position(ul_x1, ul_y1);
  4008ca:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  4008ce:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  4008d2:	4b1c      	ldr	r3, [pc, #112]	; (400944 <ili93xx_draw_filled_rectangle+0xac>)
  4008d4:	4798      	blx	r3

	/** Prepare to write in Graphic RAM */
	ili93xx_write_ram_prepare();
  4008d6:	4b1c      	ldr	r3, [pc, #112]	; (400948 <ili93xx_draw_filled_rectangle+0xb0>)
  4008d8:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  4008da:	9a03      	ldr	r2, [sp, #12]
  4008dc:	9b01      	ldr	r3, [sp, #4]
  4008de:	1a9a      	subs	r2, r3, r2
  4008e0:	9b00      	ldr	r3, [sp, #0]
  4008e2:	f103 0801 	add.w	r8, r3, #1
  4008e6:	9b02      	ldr	r3, [sp, #8]
  4008e8:	eba8 0803 	sub.w	r8, r8, r3
  4008ec:	fb02 8808 	mla	r8, r2, r8, r8

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  4008f0:	4b16      	ldr	r3, [pc, #88]	; (40094c <ili93xx_draw_filled_rectangle+0xb4>)
  4008f2:	fba3 2308 	umull	r2, r3, r3, r8
  4008f6:	09db      	lsrs	r3, r3, #7
	while (blocks--) {
  4008f8:	b153      	cbz	r3, 400910 <ili93xx_draw_filled_rectangle+0x78>
  4008fa:	1e5c      	subs	r4, r3, #1
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
  4008fc:	4f14      	ldr	r7, [pc, #80]	; (400950 <ili93xx_draw_filled_rectangle+0xb8>)
  4008fe:	26f0      	movs	r6, #240	; 0xf0
  400900:	4d14      	ldr	r5, [pc, #80]	; (400954 <ili93xx_draw_filled_rectangle+0xbc>)
  400902:	4631      	mov	r1, r6
  400904:	4638      	mov	r0, r7
  400906:	47a8      	blx	r5
	while (blocks--) {
  400908:	3c01      	subs	r4, #1
  40090a:	f1b4 3fff 	cmp.w	r4, #4294967295
  40090e:	d1f8      	bne.n	400902 <ili93xx_draw_filled_rectangle+0x6a>
								LCD_DATA_CACHE_SIZE);
	}

	/** Send remaining pixels */
	ili93xx_write_ram_buffer(g_ul_pixel_cache,
  400910:	490e      	ldr	r1, [pc, #56]	; (40094c <ili93xx_draw_filled_rectangle+0xb4>)
  400912:	fba1 3108 	umull	r3, r1, r1, r8
  400916:	09c9      	lsrs	r1, r1, #7
  400918:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
  40091c:	eba8 1101 	sub.w	r1, r8, r1, lsl #4
  400920:	480b      	ldr	r0, [pc, #44]	; (400950 <ili93xx_draw_filled_rectangle+0xb8>)
  400922:	4b0c      	ldr	r3, [pc, #48]	; (400954 <ili93xx_draw_filled_rectangle+0xbc>)
  400924:	4798      	blx	r3
					size % LCD_DATA_CACHE_SIZE);

	/** Reset the refresh window area */
	ili93xx_set_window(0, 0, g_ul_lcd_x_length, g_ul_lcd_y_length);
  400926:	4b0c      	ldr	r3, [pc, #48]	; (400958 <ili93xx_draw_filled_rectangle+0xc0>)
  400928:	681b      	ldr	r3, [r3, #0]
  40092a:	4a0c      	ldr	r2, [pc, #48]	; (40095c <ili93xx_draw_filled_rectangle+0xc4>)
  40092c:	6812      	ldr	r2, [r2, #0]
  40092e:	2100      	movs	r1, #0
  400930:	4608      	mov	r0, r1
  400932:	4c03      	ldr	r4, [pc, #12]	; (400940 <ili93xx_draw_filled_rectangle+0xa8>)
  400934:	47a0      	blx	r4
}
  400936:	b004      	add	sp, #16
  400938:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40093c:	0040033d 	.word	0x0040033d
  400940:	00400469 	.word	0x00400469
  400944:	00400511 	.word	0x00400511
  400948:	00400215 	.word	0x00400215
  40094c:	88888889 	.word	0x88888889
  400950:	200009f8 	.word	0x200009f8
  400954:	00400261 	.word	0x00400261
  400958:	20000010 	.word	0x20000010
  40095c:	2000000c 	.word	0x2000000c

00400960 <ili93xx_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  400960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400964:	b085      	sub	sp, #20
  400966:	9003      	str	r0, [sp, #12]
  400968:	9202      	str	r2, [sp, #8]
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  40096a:	7813      	ldrb	r3, [r2, #0]
  40096c:	2b00      	cmp	r3, #0
  40096e:	d048      	beq.n	400a02 <ili93xx_draw_string+0xa2>
  400970:	468b      	mov	fp, r1
  400972:	9001      	str	r0, [sp, #4]
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400974:	f8df 8094 	ldr.w	r8, [pc, #148]	; 400a0c <ili93xx_draw_string+0xac>
  400978:	e033      	b.n	4009e2 <ili93xx_draw_string+0x82>
		/** If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
			ul_y += gfont.height + 2;
  40097a:	f10b 0b10 	add.w	fp, fp, #16
			ul_x = xorg;
  40097e:	9b03      	ldr	r3, [sp, #12]
  400980:	9301      	str	r3, [sp, #4]
  400982:	e029      	b.n	4009d8 <ili93xx_draw_string+0x78>
  400984:	3c01      	subs	r4, #1
		for (row = 0; row < 8; row++) {
  400986:	f1b4 3fff 	cmp.w	r4, #4294967295
  40098a:	d009      	beq.n	4009a0 <ili93xx_draw_string+0x40>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  40098c:	782b      	ldrb	r3, [r5, #0]
  40098e:	4123      	asrs	r3, r4
  400990:	f013 0f01 	tst.w	r3, #1
  400994:	d0f6      	beq.n	400984 <ili93xx_draw_string+0x24>
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400996:	ebaa 0104 	sub.w	r1, sl, r4
  40099a:	4630      	mov	r0, r6
  40099c:	47c0      	blx	r8
  40099e:	e7f1      	b.n	400984 <ili93xx_draw_string+0x24>
		for (row = 0; row < 8; row++) {
  4009a0:	2407      	movs	r4, #7
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  4009a2:	f10b 090f 	add.w	r9, fp, #15
  4009a6:	e002      	b.n	4009ae <ili93xx_draw_string+0x4e>
  4009a8:	3c01      	subs	r4, #1
		for (row = 0; row < 6; row++) {
  4009aa:	2c01      	cmp	r4, #1
  4009ac:	d009      	beq.n	4009c2 <ili93xx_draw_string+0x62>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  4009ae:	787b      	ldrb	r3, [r7, #1]
  4009b0:	4123      	asrs	r3, r4
  4009b2:	f013 0f01 	tst.w	r3, #1
  4009b6:	d0f7      	beq.n	4009a8 <ili93xx_draw_string+0x48>
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  4009b8:	eba9 0104 	sub.w	r1, r9, r4
  4009bc:	4630      	mov	r0, r6
  4009be:	47c0      	blx	r8
  4009c0:	e7f2      	b.n	4009a8 <ili93xx_draw_string+0x48>
  4009c2:	3502      	adds	r5, #2
  4009c4:	3601      	adds	r6, #1
	for (col = 0; col < 10; col++) {
  4009c6:	9b00      	ldr	r3, [sp, #0]
  4009c8:	42b3      	cmp	r3, r6
  4009ca:	d002      	beq.n	4009d2 <ili93xx_draw_string+0x72>
	offset = ((uint32_t)uc_c - 0x20) * 20;
  4009cc:	2407      	movs	r4, #7
  4009ce:	462f      	mov	r7, r5
  4009d0:	e7dc      	b.n	40098c <ili93xx_draw_string+0x2c>
			/**
			 * Draw the character and place cursor right after (font
			 * width + 2)
			 */
			ili93xx_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  4009d2:	9b01      	ldr	r3, [sp, #4]
  4009d4:	330c      	adds	r3, #12
  4009d6:	9301      	str	r3, [sp, #4]
	while (*p_str != 0) {
  4009d8:	9a02      	ldr	r2, [sp, #8]
  4009da:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  4009de:	9202      	str	r2, [sp, #8]
  4009e0:	b17b      	cbz	r3, 400a02 <ili93xx_draw_string+0xa2>
		if (*p_str == '\n') {
  4009e2:	2b0a      	cmp	r3, #10
  4009e4:	d0c9      	beq.n	40097a <ili93xx_draw_string+0x1a>
	offset = ((uint32_t)uc_c - 0x20) * 20;
  4009e6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4009ea:	4d07      	ldr	r5, [pc, #28]	; (400a08 <ili93xx_draw_string+0xa8>)
  4009ec:	eb05 0383 	add.w	r3, r5, r3, lsl #2
  4009f0:	f5a3 7520 	sub.w	r5, r3, #640	; 0x280
  4009f4:	9e01      	ldr	r6, [sp, #4]
  4009f6:	4633      	mov	r3, r6
  4009f8:	330a      	adds	r3, #10
  4009fa:	9300      	str	r3, [sp, #0]
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  4009fc:	f10b 0a07 	add.w	sl, fp, #7
  400a00:	e7e4      	b.n	4009cc <ili93xx_draw_string+0x6c>
		}

		p_str++;
	}
}
  400a02:	b005      	add	sp, #20
  400a04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400a08:	004069f0 	.word	0x004069f0
  400a0c:	0040081d 	.word	0x0040081d

00400a10 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
  400a10:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
  400a12:	2401      	movs	r4, #1
  400a14:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
  400a16:	2400      	movs	r4, #0
  400a18:	6044      	str	r4, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
  400a1a:	f240 2502 	movw	r5, #514	; 0x202
  400a1e:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
  400a22:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
  400a26:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  400a2a:	6845      	ldr	r5, [r0, #4]
	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
  400a2c:	0052      	lsls	r2, r2, #1
  400a2e:	fbb1 f2f2 	udiv	r2, r1, r2
  400a32:	3a01      	subs	r2, #1
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  400a34:	0212      	lsls	r2, r2, #8
  400a36:	b292      	uxth	r2, r2
  400a38:	432b      	orrs	r3, r5
  400a3a:	431a      	orrs	r2, r3
  400a3c:	6042      	str	r2, [r0, #4]
	return 0;
}
  400a3e:	4620      	mov	r0, r4
  400a40:	bc30      	pop	{r4, r5}
  400a42:	4770      	bx	lr

00400a44 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
  400a44:	6843      	ldr	r3, [r0, #4]
  400a46:	01d2      	lsls	r2, r2, #7
  400a48:	b2d2      	uxtb	r2, r2
  400a4a:	4319      	orrs	r1, r3
  400a4c:	430a      	orrs	r2, r1
  400a4e:	6042      	str	r2, [r0, #4]
  400a50:	4770      	bx	lr

00400a52 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
  400a52:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  400a54:	6844      	ldr	r4, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
  400a56:	0609      	lsls	r1, r1, #24
  400a58:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  400a5c:	4321      	orrs	r1, r4
  400a5e:	430a      	orrs	r2, r1
  400a60:	0719      	lsls	r1, r3, #28
  400a62:	f001 5140 	and.w	r1, r1, #805306368	; 0x30000000
  400a66:	4311      	orrs	r1, r2
  400a68:	6041      	str	r1, [r0, #4]
}
  400a6a:	bc10      	pop	{r4}
  400a6c:	4770      	bx	lr

00400a6e <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
  400a6e:	2302      	movs	r3, #2
  400a70:	6003      	str	r3, [r0, #0]
  400a72:	4770      	bx	lr

00400a74 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
  400a74:	2301      	movs	r3, #1
  400a76:	fa03 f101 	lsl.w	r1, r3, r1
  400a7a:	6101      	str	r1, [r0, #16]
  400a7c:	4770      	bx	lr

00400a7e <adc_get_latest_value>:
 *
 * \return ADC latest value.
 */
uint32_t adc_get_latest_value(const Adc *p_adc)
{
	return p_adc->ADC_LCDR;
  400a7e:	6a00      	ldr	r0, [r0, #32]
}
  400a80:	4770      	bx	lr

00400a82 <adc_enable_interrupt>:
 * \param p_adc Pointer to an ADC instance.
 * \param ul_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source)
{
	p_adc->ADC_IER = ul_source;
  400a82:	6241      	str	r1, [r0, #36]	; 0x24
  400a84:	4770      	bx	lr

00400a86 <adc_get_status>:
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
	return p_adc->ADC_ISR;
  400a86:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
  400a88:	4770      	bx	lr

00400a8a <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400a8a:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400a8c:	0189      	lsls	r1, r1, #6
  400a8e:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400a90:	2402      	movs	r4, #2
  400a92:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400a94:	f04f 31ff 	mov.w	r1, #4294967295
  400a98:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400a9a:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400a9c:	605a      	str	r2, [r3, #4]
}
  400a9e:	bc10      	pop	{r4}
  400aa0:	4770      	bx	lr

00400aa2 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400aa2:	0189      	lsls	r1, r1, #6
  400aa4:	2305      	movs	r3, #5
  400aa6:	5043      	str	r3, [r0, r1]
  400aa8:	4770      	bx	lr

00400aaa <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400aaa:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400aae:	61ca      	str	r2, [r1, #28]
  400ab0:	4770      	bx	lr

00400ab2 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400ab2:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400ab6:	624a      	str	r2, [r1, #36]	; 0x24
  400ab8:	4770      	bx	lr

00400aba <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400aba:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400abe:	6a08      	ldr	r0, [r1, #32]
}
  400ac0:	4770      	bx	lr

00400ac2 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400ac2:	b4f0      	push	{r4, r5, r6, r7}
  400ac4:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400ac6:	2402      	movs	r4, #2
  400ac8:	9401      	str	r4, [sp, #4]
  400aca:	2408      	movs	r4, #8
  400acc:	9402      	str	r4, [sp, #8]
  400ace:	2420      	movs	r4, #32
  400ad0:	9403      	str	r4, [sp, #12]
  400ad2:	2480      	movs	r4, #128	; 0x80
  400ad4:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400ad6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400ad8:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400ada:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400adc:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400ae0:	d814      	bhi.n	400b0c <tc_find_mck_divisor+0x4a>
  400ae2:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400ae4:	42a0      	cmp	r0, r4
  400ae6:	d217      	bcs.n	400b18 <tc_find_mck_divisor+0x56>
  400ae8:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400aea:	af01      	add	r7, sp, #4
  400aec:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  400af0:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400af4:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  400af6:	4284      	cmp	r4, r0
  400af8:	d30a      	bcc.n	400b10 <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  400afa:	4286      	cmp	r6, r0
  400afc:	d90d      	bls.n	400b1a <tc_find_mck_divisor+0x58>
			ul_index++) {
  400afe:	3501      	adds	r5, #1
	for (ul_index = 0;
  400b00:	2d05      	cmp	r5, #5
  400b02:	d1f3      	bne.n	400aec <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400b04:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400b06:	b006      	add	sp, #24
  400b08:	bcf0      	pop	{r4, r5, r6, r7}
  400b0a:	4770      	bx	lr
			return 0;
  400b0c:	2000      	movs	r0, #0
  400b0e:	e7fa      	b.n	400b06 <tc_find_mck_divisor+0x44>
  400b10:	2000      	movs	r0, #0
  400b12:	e7f8      	b.n	400b06 <tc_find_mck_divisor+0x44>
	return 1;
  400b14:	2001      	movs	r0, #1
  400b16:	e7f6      	b.n	400b06 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  400b18:	2500      	movs	r5, #0
	if (p_uldiv) {
  400b1a:	b12a      	cbz	r2, 400b28 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  400b1c:	a906      	add	r1, sp, #24
  400b1e:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400b22:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400b26:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  400b28:	2b00      	cmp	r3, #0
  400b2a:	d0f3      	beq.n	400b14 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  400b2c:	601d      	str	r5, [r3, #0]
	return 1;
  400b2e:	2001      	movs	r0, #1
  400b30:	e7e9      	b.n	400b06 <tc_find_mck_divisor+0x44>

00400b32 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400b32:	6943      	ldr	r3, [r0, #20]
  400b34:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400b38:	bf1d      	ittte	ne
  400b3a:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  400b3e:	61c1      	strne	r1, [r0, #28]
	return 0;
  400b40:	2000      	movne	r0, #0
		return 1;
  400b42:	2001      	moveq	r0, #1
}
  400b44:	4770      	bx	lr

00400b46 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400b46:	6943      	ldr	r3, [r0, #20]
  400b48:	f013 0f01 	tst.w	r3, #1
  400b4c:	d005      	beq.n	400b5a <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400b4e:	6983      	ldr	r3, [r0, #24]
  400b50:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400b54:	600b      	str	r3, [r1, #0]

	return 0;
  400b56:	2000      	movs	r0, #0
  400b58:	4770      	bx	lr
		return 1;
  400b5a:	2001      	movs	r0, #1
}
  400b5c:	4770      	bx	lr
	...

00400b60 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400b60:	3801      	subs	r0, #1
  400b62:	2802      	cmp	r0, #2
  400b64:	d815      	bhi.n	400b92 <_write+0x32>
{
  400b66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400b6a:	460e      	mov	r6, r1
  400b6c:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400b6e:	b19a      	cbz	r2, 400b98 <_write+0x38>
  400b70:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400b72:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400bac <_write+0x4c>
  400b76:	4f0c      	ldr	r7, [pc, #48]	; (400ba8 <_write+0x48>)
  400b78:	f8d8 0000 	ldr.w	r0, [r8]
  400b7c:	f815 1b01 	ldrb.w	r1, [r5], #1
  400b80:	683b      	ldr	r3, [r7, #0]
  400b82:	4798      	blx	r3
  400b84:	2800      	cmp	r0, #0
  400b86:	db0a      	blt.n	400b9e <_write+0x3e>
  400b88:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  400b8a:	3c01      	subs	r4, #1
  400b8c:	d1f4      	bne.n	400b78 <_write+0x18>
  400b8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400b92:	f04f 30ff 	mov.w	r0, #4294967295
  400b96:	4770      	bx	lr
	for (; len != 0; --len) {
  400b98:	4610      	mov	r0, r2
  400b9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  400b9e:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400ba2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400ba6:	bf00      	nop
  400ba8:	20000e68 	.word	0x20000e68
  400bac:	20000e6c 	.word	0x20000e6c

00400bb0 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400bb0:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400bb2:	23ac      	movs	r3, #172	; 0xac
  400bb4:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400bb6:	680b      	ldr	r3, [r1, #0]
  400bb8:	684a      	ldr	r2, [r1, #4]
  400bba:	fbb3 f3f2 	udiv	r3, r3, r2
  400bbe:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400bc0:	1e5c      	subs	r4, r3, #1
  400bc2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  400bc6:	4294      	cmp	r4, r2
  400bc8:	d80b      	bhi.n	400be2 <uart_init+0x32>
		return 1;

	p_uart->UART_BRGR = cd;
  400bca:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400bcc:	688b      	ldr	r3, [r1, #8]
  400bce:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  400bd0:	f240 2302 	movw	r3, #514	; 0x202
  400bd4:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400bd8:	2350      	movs	r3, #80	; 0x50
  400bda:	6003      	str	r3, [r0, #0]

	return 0;
  400bdc:	2000      	movs	r0, #0
}
  400bde:	bc10      	pop	{r4}
  400be0:	4770      	bx	lr
		return 1;
  400be2:	2001      	movs	r0, #1
  400be4:	e7fb      	b.n	400bde <uart_init+0x2e>

00400be6 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400be6:	6943      	ldr	r3, [r0, #20]
  400be8:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400bec:	bf1a      	itte	ne
  400bee:	61c1      	strne	r1, [r0, #28]
	return 0;
  400bf0:	2000      	movne	r0, #0
		return 1;
  400bf2:	2001      	moveq	r0, #1
}
  400bf4:	4770      	bx	lr

00400bf6 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400bf6:	6943      	ldr	r3, [r0, #20]
  400bf8:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400bfc:	bf1d      	ittte	ne
  400bfe:	6983      	ldrne	r3, [r0, #24]
  400c00:	700b      	strbne	r3, [r1, #0]
	return 0;
  400c02:	2000      	movne	r0, #0
		return 1;
  400c04:	2001      	moveq	r0, #1
}
  400c06:	4770      	bx	lr

00400c08 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400c08:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400c0a:	480e      	ldr	r0, [pc, #56]	; (400c44 <sysclk_init+0x3c>)
  400c0c:	4b0e      	ldr	r3, [pc, #56]	; (400c48 <sysclk_init+0x40>)
  400c0e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400c10:	213e      	movs	r1, #62	; 0x3e
  400c12:	2000      	movs	r0, #0
  400c14:	4b0d      	ldr	r3, [pc, #52]	; (400c4c <sysclk_init+0x44>)
  400c16:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400c18:	4c0d      	ldr	r4, [pc, #52]	; (400c50 <sysclk_init+0x48>)
  400c1a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400c1c:	2800      	cmp	r0, #0
  400c1e:	d0fc      	beq.n	400c1a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400c20:	4b0c      	ldr	r3, [pc, #48]	; (400c54 <sysclk_init+0x4c>)
  400c22:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400c24:	4a0c      	ldr	r2, [pc, #48]	; (400c58 <sysclk_init+0x50>)
  400c26:	4b0d      	ldr	r3, [pc, #52]	; (400c5c <sysclk_init+0x54>)
  400c28:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400c2a:	4c0d      	ldr	r4, [pc, #52]	; (400c60 <sysclk_init+0x58>)
  400c2c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400c2e:	2800      	cmp	r0, #0
  400c30:	d0fc      	beq.n	400c2c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400c32:	2010      	movs	r0, #16
  400c34:	4b0b      	ldr	r3, [pc, #44]	; (400c64 <sysclk_init+0x5c>)
  400c36:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400c38:	4b0b      	ldr	r3, [pc, #44]	; (400c68 <sysclk_init+0x60>)
  400c3a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400c3c:	4801      	ldr	r0, [pc, #4]	; (400c44 <sysclk_init+0x3c>)
  400c3e:	4b02      	ldr	r3, [pc, #8]	; (400c48 <sysclk_init+0x40>)
  400c40:	4798      	blx	r3
  400c42:	bd10      	pop	{r4, pc}
  400c44:	07270e00 	.word	0x07270e00
  400c48:	00401475 	.word	0x00401475
  400c4c:	004011dd 	.word	0x004011dd
  400c50:	00401231 	.word	0x00401231
  400c54:	00401241 	.word	0x00401241
  400c58:	20133f01 	.word	0x20133f01
  400c5c:	400e0400 	.word	0x400e0400
  400c60:	00401251 	.word	0x00401251
  400c64:	00401179 	.word	0x00401179
  400c68:	00401365 	.word	0x00401365

00400c6c <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400c6c:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400c6e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400c72:	4b46      	ldr	r3, [pc, #280]	; (400d8c <board_init+0x120>)
  400c74:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400c76:	200b      	movs	r0, #11
  400c78:	4c45      	ldr	r4, [pc, #276]	; (400d90 <board_init+0x124>)
  400c7a:	47a0      	blx	r4
  400c7c:	200c      	movs	r0, #12
  400c7e:	47a0      	blx	r4
  400c80:	200d      	movs	r0, #13
  400c82:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400c84:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400c88:	2013      	movs	r0, #19
  400c8a:	4c42      	ldr	r4, [pc, #264]	; (400d94 <board_init+0x128>)
  400c8c:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  400c8e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400c92:	2014      	movs	r0, #20
  400c94:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400c96:	4940      	ldr	r1, [pc, #256]	; (400d98 <board_init+0x12c>)
  400c98:	2023      	movs	r0, #35	; 0x23
  400c9a:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400c9c:	493f      	ldr	r1, [pc, #252]	; (400d9c <board_init+0x130>)
  400c9e:	204c      	movs	r0, #76	; 0x4c
  400ca0:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  400ca2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400ca6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400caa:	483d      	ldr	r0, [pc, #244]	; (400da0 <board_init+0x134>)
  400cac:	4b3d      	ldr	r3, [pc, #244]	; (400da4 <board_init+0x138>)
  400cae:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  400cb0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400cb4:	2000      	movs	r0, #0
  400cb6:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  400cb8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400cbc:	2008      	movs	r0, #8
  400cbe:	47a0      	blx	r4

	/* PWMH0 configuration */
	gpio_configure_pin(PIN_PWMC_PWMH0_TRIG, PIN_PWMC_PWMH0_TRIG_FLAG);
  400cc0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400cc4:	2052      	movs	r0, #82	; 0x52
  400cc6:	47a0      	blx	r4
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#ifdef CONF_BOARD_SPI
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400cc8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400ccc:	200c      	movs	r0, #12
  400cce:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400cd0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400cd4:	200d      	movs	r0, #13
  400cd6:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400cd8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400cdc:	200e      	movs	r0, #14
  400cde:	47a0      	blx	r4
	 * Hence a different PIN should be selected using the CONF_BOARD_SPI_NPCS_GPIO and
	 * CONF_BOARD_SPI_NPCS_FLAGS macros.
	 */

#  ifdef CONF_BOARD_SPI_NPCS0
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400ce0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400ce4:	200b      	movs	r0, #11
  400ce6:	47a0      	blx	r4
#  endif
#endif /* CONF_BOARD_SPI */

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART1_RXD_IDX, PIN_USART1_RXD_FLAGS);
  400ce8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400cec:	2015      	movs	r0, #21
  400cee:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART1_TXD_IDX, PIN_USART1_TXD_FLAGS);
  400cf0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400cf4:	2016      	movs	r0, #22
  400cf6:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART1_SCK_IDX, PIN_USART1_SCK_FLAGS);
#endif

#ifdef CONF_BOARD_ADM3312_EN
	/* Configure ADM33312 enable pin */
	gpio_configure_pin(PIN_USART1_EN_IDX, PIN_USART1_EN_FLAGS);
  400cf8:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400cfc:	2017      	movs	r0, #23
  400cfe:	47a0      	blx	r4
	gpio_set_pin_low(PIN_USART1_EN_IDX);
  400d00:	2017      	movs	r0, #23
  400d02:	4b29      	ldr	r3, [pc, #164]	; (400da8 <board_init+0x13c>)
  400d04:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  400d06:	4d29      	ldr	r5, [pc, #164]	; (400dac <board_init+0x140>)
  400d08:	4629      	mov	r1, r5
  400d0a:	2040      	movs	r0, #64	; 0x40
  400d0c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  400d0e:	4629      	mov	r1, r5
  400d10:	2041      	movs	r0, #65	; 0x41
  400d12:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  400d14:	4629      	mov	r1, r5
  400d16:	2042      	movs	r0, #66	; 0x42
  400d18:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  400d1a:	4629      	mov	r1, r5
  400d1c:	2043      	movs	r0, #67	; 0x43
  400d1e:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  400d20:	4629      	mov	r1, r5
  400d22:	2044      	movs	r0, #68	; 0x44
  400d24:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  400d26:	4629      	mov	r1, r5
  400d28:	2045      	movs	r0, #69	; 0x45
  400d2a:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  400d2c:	4629      	mov	r1, r5
  400d2e:	2046      	movs	r0, #70	; 0x46
  400d30:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  400d32:	4629      	mov	r1, r5
  400d34:	2047      	movs	r0, #71	; 0x47
  400d36:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  400d38:	4629      	mov	r1, r5
  400d3a:	204b      	movs	r0, #75	; 0x4b
  400d3c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  400d3e:	4629      	mov	r1, r5
  400d40:	2048      	movs	r0, #72	; 0x48
  400d42:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  400d44:	4629      	mov	r1, r5
  400d46:	204f      	movs	r0, #79	; 0x4f
  400d48:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  400d4a:	4629      	mov	r1, r5
  400d4c:	2053      	movs	r0, #83	; 0x53
  400d4e:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  400d50:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400d54:	204d      	movs	r0, #77	; 0x4d
  400d56:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_ADS7843
	/* Configure Touchscreen SPI pins */
	gpio_configure_pin(BOARD_ADS7843_IRQ_GPIO,BOARD_ADS7843_IRQ_FLAGS);
  400d58:	f105 5500 	add.w	r5, r5, #536870912	; 0x20000000
  400d5c:	4629      	mov	r1, r5
  400d5e:	2010      	movs	r0, #16
  400d60:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ADS7843_BUSY_GPIO, BOARD_ADS7843_BUSY_FLAGS);
  400d62:	4629      	mov	r1, r5
  400d64:	2011      	movs	r0, #17
  400d66:	47a0      	blx	r4
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400d68:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d6c:	200c      	movs	r0, #12
  400d6e:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400d70:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d74:	200d      	movs	r0, #13
  400d76:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400d78:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d7c:	200e      	movs	r0, #14
  400d7e:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400d80:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d84:	200b      	movs	r0, #11
  400d86:	47a0      	blx	r4
  400d88:	bd38      	pop	{r3, r4, r5, pc}
  400d8a:	bf00      	nop
  400d8c:	400e1450 	.word	0x400e1450
  400d90:	00401261 	.word	0x00401261
  400d94:	00400edd 	.word	0x00400edd
  400d98:	28000079 	.word	0x28000079
  400d9c:	28000059 	.word	0x28000059
  400da0:	400e0e00 	.word	0x400e0e00
  400da4:	00400ffd 	.word	0x00400ffd
  400da8:	00400ea1 	.word	0x00400ea1
  400dac:	08000001 	.word	0x08000001

00400db0 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400db0:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400db2:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400db6:	d039      	beq.n	400e2c <pio_set_peripheral+0x7c>
  400db8:	d813      	bhi.n	400de2 <pio_set_peripheral+0x32>
  400dba:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400dbe:	d025      	beq.n	400e0c <pio_set_peripheral+0x5c>
  400dc0:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400dc4:	d10a      	bne.n	400ddc <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400dc6:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400dc8:	4313      	orrs	r3, r2
  400dca:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400dcc:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400dce:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400dd0:	400b      	ands	r3, r1
  400dd2:	ea23 0302 	bic.w	r3, r3, r2
  400dd6:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400dd8:	6042      	str	r2, [r0, #4]
  400dda:	4770      	bx	lr
	switch (ul_type) {
  400ddc:	2900      	cmp	r1, #0
  400dde:	d1fb      	bne.n	400dd8 <pio_set_peripheral+0x28>
  400de0:	4770      	bx	lr
  400de2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400de6:	d020      	beq.n	400e2a <pio_set_peripheral+0x7a>
  400de8:	d809      	bhi.n	400dfe <pio_set_peripheral+0x4e>
  400dea:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400dee:	d1f3      	bne.n	400dd8 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400df0:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400df2:	4313      	orrs	r3, r2
  400df4:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400df6:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400df8:	4313      	orrs	r3, r2
  400dfa:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400dfc:	e7ec      	b.n	400dd8 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400dfe:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400e02:	d012      	beq.n	400e2a <pio_set_peripheral+0x7a>
  400e04:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400e08:	d00f      	beq.n	400e2a <pio_set_peripheral+0x7a>
  400e0a:	e7e5      	b.n	400dd8 <pio_set_peripheral+0x28>
{
  400e0c:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400e0e:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400e10:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400e12:	43d3      	mvns	r3, r2
  400e14:	4021      	ands	r1, r4
  400e16:	461c      	mov	r4, r3
  400e18:	4019      	ands	r1, r3
  400e1a:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400e1c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400e1e:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400e20:	400b      	ands	r3, r1
  400e22:	4023      	ands	r3, r4
  400e24:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400e26:	6042      	str	r2, [r0, #4]
}
  400e28:	bc10      	pop	{r4}
  400e2a:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400e2c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400e2e:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400e30:	400b      	ands	r3, r1
  400e32:	ea23 0302 	bic.w	r3, r3, r2
  400e36:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400e38:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400e3a:	4313      	orrs	r3, r2
  400e3c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400e3e:	e7cb      	b.n	400dd8 <pio_set_peripheral+0x28>

00400e40 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400e40:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400e42:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400e46:	bf14      	ite	ne
  400e48:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400e4a:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400e4c:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400e50:	bf14      	ite	ne
  400e52:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
  400e54:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
  400e56:	f012 0f02 	tst.w	r2, #2
  400e5a:	d107      	bne.n	400e6c <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400e5c:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400e60:	bf18      	it	ne
  400e62:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
  400e66:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400e68:	6001      	str	r1, [r0, #0]
  400e6a:	4770      	bx	lr
		p_pio->PIO_IFSCDR = ul_mask;
  400e6c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400e70:	e7f9      	b.n	400e66 <pio_set_input+0x26>

00400e72 <pio_set_output>:
{
  400e72:	b410      	push	{r4}
  400e74:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400e76:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400e78:	b944      	cbnz	r4, 400e8c <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
  400e7a:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400e7c:	b143      	cbz	r3, 400e90 <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
  400e7e:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400e80:	b942      	cbnz	r2, 400e94 <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
  400e82:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400e84:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400e86:	6001      	str	r1, [r0, #0]
}
  400e88:	bc10      	pop	{r4}
  400e8a:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400e8c:	6641      	str	r1, [r0, #100]	; 0x64
  400e8e:	e7f5      	b.n	400e7c <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400e90:	6541      	str	r1, [r0, #84]	; 0x54
  400e92:	e7f5      	b.n	400e80 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400e94:	6301      	str	r1, [r0, #48]	; 0x30
  400e96:	e7f5      	b.n	400e84 <pio_set_output+0x12>

00400e98 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400e98:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400e9a:	4770      	bx	lr

00400e9c <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400e9c:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400e9e:	4770      	bx	lr

00400ea0 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400ea0:	0943      	lsrs	r3, r0, #5
  400ea2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400ea6:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400eaa:	025b      	lsls	r3, r3, #9
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  400eac:	f000 001f 	and.w	r0, r0, #31
  400eb0:	2201      	movs	r2, #1
  400eb2:	fa02 f000 	lsl.w	r0, r2, r0
  400eb6:	6358      	str	r0, [r3, #52]	; 0x34
  400eb8:	4770      	bx	lr

00400eba <pio_toggle_pin>:
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400eba:	0943      	lsrs	r3, r0, #5
  400ebc:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400ec0:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400ec4:	025b      	lsls	r3, r3, #9
	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  400ec6:	6b99      	ldr	r1, [r3, #56]	; 0x38
  400ec8:	f000 021f 	and.w	r2, r0, #31
  400ecc:	2001      	movs	r0, #1
  400ece:	4090      	lsls	r0, r2
  400ed0:	4201      	tst	r1, r0
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  400ed2:	bf14      	ite	ne
  400ed4:	6358      	strne	r0, [r3, #52]	; 0x34
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  400ed6:	6318      	streq	r0, [r3, #48]	; 0x30
  400ed8:	4770      	bx	lr
	...

00400edc <pio_configure_pin>:
{
  400edc:	b570      	push	{r4, r5, r6, lr}
  400ede:	b082      	sub	sp, #8
  400ee0:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400ee2:	0943      	lsrs	r3, r0, #5
  400ee4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400ee8:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400eec:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  400eee:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400ef2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400ef6:	d053      	beq.n	400fa0 <pio_configure_pin+0xc4>
  400ef8:	d80a      	bhi.n	400f10 <pio_configure_pin+0x34>
  400efa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400efe:	d02d      	beq.n	400f5c <pio_configure_pin+0x80>
  400f00:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400f04:	d03b      	beq.n	400f7e <pio_configure_pin+0xa2>
  400f06:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400f0a:	d015      	beq.n	400f38 <pio_configure_pin+0x5c>
		return 0;
  400f0c:	2000      	movs	r0, #0
  400f0e:	e023      	b.n	400f58 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
  400f10:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400f14:	d055      	beq.n	400fc2 <pio_configure_pin+0xe6>
  400f16:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400f1a:	d052      	beq.n	400fc2 <pio_configure_pin+0xe6>
  400f1c:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400f20:	d1f4      	bne.n	400f0c <pio_configure_pin+0x30>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400f22:	f000 011f 	and.w	r1, r0, #31
  400f26:	2601      	movs	r6, #1
  400f28:	462a      	mov	r2, r5
  400f2a:	fa06 f101 	lsl.w	r1, r6, r1
  400f2e:	4620      	mov	r0, r4
  400f30:	4b2f      	ldr	r3, [pc, #188]	; (400ff0 <pio_configure_pin+0x114>)
  400f32:	4798      	blx	r3
	return 1;
  400f34:	4630      	mov	r0, r6
		break;
  400f36:	e00f      	b.n	400f58 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400f38:	f000 001f 	and.w	r0, r0, #31
  400f3c:	2601      	movs	r6, #1
  400f3e:	4086      	lsls	r6, r0
  400f40:	4632      	mov	r2, r6
  400f42:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400f46:	4620      	mov	r0, r4
  400f48:	4b2a      	ldr	r3, [pc, #168]	; (400ff4 <pio_configure_pin+0x118>)
  400f4a:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400f4c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400f50:	bf14      	ite	ne
  400f52:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400f54:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400f56:	2001      	movs	r0, #1
}
  400f58:	b002      	add	sp, #8
  400f5a:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400f5c:	f000 001f 	and.w	r0, r0, #31
  400f60:	2601      	movs	r6, #1
  400f62:	4086      	lsls	r6, r0
  400f64:	4632      	mov	r2, r6
  400f66:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400f6a:	4620      	mov	r0, r4
  400f6c:	4b21      	ldr	r3, [pc, #132]	; (400ff4 <pio_configure_pin+0x118>)
  400f6e:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400f70:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400f74:	bf14      	ite	ne
  400f76:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400f78:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400f7a:	2001      	movs	r0, #1
  400f7c:	e7ec      	b.n	400f58 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400f7e:	f000 001f 	and.w	r0, r0, #31
  400f82:	2601      	movs	r6, #1
  400f84:	4086      	lsls	r6, r0
  400f86:	4632      	mov	r2, r6
  400f88:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400f8c:	4620      	mov	r0, r4
  400f8e:	4b19      	ldr	r3, [pc, #100]	; (400ff4 <pio_configure_pin+0x118>)
  400f90:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400f92:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400f96:	bf14      	ite	ne
  400f98:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400f9a:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400f9c:	2001      	movs	r0, #1
  400f9e:	e7db      	b.n	400f58 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400fa0:	f000 001f 	and.w	r0, r0, #31
  400fa4:	2601      	movs	r6, #1
  400fa6:	4086      	lsls	r6, r0
  400fa8:	4632      	mov	r2, r6
  400faa:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400fae:	4620      	mov	r0, r4
  400fb0:	4b10      	ldr	r3, [pc, #64]	; (400ff4 <pio_configure_pin+0x118>)
  400fb2:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400fb4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400fb8:	bf14      	ite	ne
  400fba:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400fbc:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400fbe:	2001      	movs	r0, #1
  400fc0:	e7ca      	b.n	400f58 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400fc2:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400fc6:	f000 011f 	and.w	r1, r0, #31
  400fca:	2601      	movs	r6, #1
  400fcc:	ea05 0306 	and.w	r3, r5, r6
  400fd0:	9300      	str	r3, [sp, #0]
  400fd2:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400fd6:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400fda:	bf14      	ite	ne
  400fdc:	2200      	movne	r2, #0
  400fde:	2201      	moveq	r2, #1
  400fe0:	fa06 f101 	lsl.w	r1, r6, r1
  400fe4:	4620      	mov	r0, r4
  400fe6:	4c04      	ldr	r4, [pc, #16]	; (400ff8 <pio_configure_pin+0x11c>)
  400fe8:	47a0      	blx	r4
	return 1;
  400fea:	4630      	mov	r0, r6
		break;
  400fec:	e7b4      	b.n	400f58 <pio_configure_pin+0x7c>
  400fee:	bf00      	nop
  400ff0:	00400e41 	.word	0x00400e41
  400ff4:	00400db1 	.word	0x00400db1
  400ff8:	00400e73 	.word	0x00400e73

00400ffc <pio_configure_pin_group>:
{
  400ffc:	b570      	push	{r4, r5, r6, lr}
  400ffe:	b082      	sub	sp, #8
  401000:	4605      	mov	r5, r0
  401002:	460e      	mov	r6, r1
  401004:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
  401006:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  40100a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40100e:	d03d      	beq.n	40108c <pio_configure_pin_group+0x90>
  401010:	d80a      	bhi.n	401028 <pio_configure_pin_group+0x2c>
  401012:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401016:	d021      	beq.n	40105c <pio_configure_pin_group+0x60>
  401018:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40101c:	d02a      	beq.n	401074 <pio_configure_pin_group+0x78>
  40101e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401022:	d00e      	beq.n	401042 <pio_configure_pin_group+0x46>
		return 0;
  401024:	2000      	movs	r0, #0
  401026:	e017      	b.n	401058 <pio_configure_pin_group+0x5c>
	switch (ul_flags & PIO_TYPE_Msk) {
  401028:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40102c:	d03a      	beq.n	4010a4 <pio_configure_pin_group+0xa8>
  40102e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401032:	d037      	beq.n	4010a4 <pio_configure_pin_group+0xa8>
  401034:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401038:	d1f4      	bne.n	401024 <pio_configure_pin_group+0x28>
		pio_set_input(p_pio, ul_mask, ul_flags);
  40103a:	4b23      	ldr	r3, [pc, #140]	; (4010c8 <pio_configure_pin_group+0xcc>)
  40103c:	4798      	blx	r3
	return 1;
  40103e:	2001      	movs	r0, #1
		break;
  401040:	e00a      	b.n	401058 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  401042:	460a      	mov	r2, r1
  401044:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401048:	4b20      	ldr	r3, [pc, #128]	; (4010cc <pio_configure_pin_group+0xd0>)
  40104a:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40104c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401050:	bf14      	ite	ne
  401052:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  401054:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  401056:	2001      	movs	r0, #1
}
  401058:	b002      	add	sp, #8
  40105a:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  40105c:	460a      	mov	r2, r1
  40105e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401062:	4b1a      	ldr	r3, [pc, #104]	; (4010cc <pio_configure_pin_group+0xd0>)
  401064:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401066:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  40106a:	bf14      	ite	ne
  40106c:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  40106e:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  401070:	2001      	movs	r0, #1
  401072:	e7f1      	b.n	401058 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  401074:	460a      	mov	r2, r1
  401076:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40107a:	4b14      	ldr	r3, [pc, #80]	; (4010cc <pio_configure_pin_group+0xd0>)
  40107c:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40107e:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401082:	bf14      	ite	ne
  401084:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  401086:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  401088:	2001      	movs	r0, #1
  40108a:	e7e5      	b.n	401058 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  40108c:	460a      	mov	r2, r1
  40108e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401092:	4b0e      	ldr	r3, [pc, #56]	; (4010cc <pio_configure_pin_group+0xd0>)
  401094:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401096:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  40109a:	bf14      	ite	ne
  40109c:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  40109e:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  4010a0:	2001      	movs	r0, #1
  4010a2:	e7d9      	b.n	401058 <pio_configure_pin_group+0x5c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4010a4:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
  4010a8:	f004 0301 	and.w	r3, r4, #1
  4010ac:	9300      	str	r3, [sp, #0]
  4010ae:	f3c4 0380 	ubfx	r3, r4, #2, #1
  4010b2:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4010b6:	bf14      	ite	ne
  4010b8:	2200      	movne	r2, #0
  4010ba:	2201      	moveq	r2, #1
  4010bc:	4631      	mov	r1, r6
  4010be:	4628      	mov	r0, r5
  4010c0:	4c03      	ldr	r4, [pc, #12]	; (4010d0 <pio_configure_pin_group+0xd4>)
  4010c2:	47a0      	blx	r4
	return 1;
  4010c4:	2001      	movs	r0, #1
		break;
  4010c6:	e7c7      	b.n	401058 <pio_configure_pin_group+0x5c>
  4010c8:	00400e41 	.word	0x00400e41
  4010cc:	00400db1 	.word	0x00400db1
  4010d0:	00400e73 	.word	0x00400e73

004010d4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4010d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4010d8:	4681      	mov	r9, r0
  4010da:	460f      	mov	r7, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4010dc:	4b12      	ldr	r3, [pc, #72]	; (401128 <pio_handler_process+0x54>)
  4010de:	4798      	blx	r3
  4010e0:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4010e2:	4648      	mov	r0, r9
  4010e4:	4b11      	ldr	r3, [pc, #68]	; (40112c <pio_handler_process+0x58>)
  4010e6:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4010e8:	4005      	ands	r5, r0
  4010ea:	d013      	beq.n	401114 <pio_handler_process+0x40>
  4010ec:	4c10      	ldr	r4, [pc, #64]	; (401130 <pio_handler_process+0x5c>)
  4010ee:	f104 0660 	add.w	r6, r4, #96	; 0x60
  4010f2:	e003      	b.n	4010fc <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4010f4:	42b4      	cmp	r4, r6
  4010f6:	d00d      	beq.n	401114 <pio_handler_process+0x40>
  4010f8:	3410      	adds	r4, #16
		while (status != 0) {
  4010fa:	b15d      	cbz	r5, 401114 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  4010fc:	6820      	ldr	r0, [r4, #0]
  4010fe:	42b8      	cmp	r0, r7
  401100:	d1f8      	bne.n	4010f4 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401102:	6861      	ldr	r1, [r4, #4]
  401104:	4229      	tst	r1, r5
  401106:	d0f5      	beq.n	4010f4 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401108:	68e3      	ldr	r3, [r4, #12]
  40110a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  40110c:	6863      	ldr	r3, [r4, #4]
  40110e:	ea25 0503 	bic.w	r5, r5, r3
  401112:	e7ef      	b.n	4010f4 <pio_handler_process+0x20>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  401114:	4b07      	ldr	r3, [pc, #28]	; (401134 <pio_handler_process+0x60>)
  401116:	681b      	ldr	r3, [r3, #0]
  401118:	b123      	cbz	r3, 401124 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  40111a:	4b07      	ldr	r3, [pc, #28]	; (401138 <pio_handler_process+0x64>)
  40111c:	681b      	ldr	r3, [r3, #0]
  40111e:	b10b      	cbz	r3, 401124 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  401120:	4648      	mov	r0, r9
  401122:	4798      	blx	r3
  401124:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401128:	00400e99 	.word	0x00400e99
  40112c:	00400e9d 	.word	0x00400e9d
  401130:	20000db8 	.word	0x20000db8
  401134:	20000e70 	.word	0x20000e70
  401138:	20000e28 	.word	0x20000e28

0040113c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40113c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40113e:	210b      	movs	r1, #11
  401140:	4801      	ldr	r0, [pc, #4]	; (401148 <PIOA_Handler+0xc>)
  401142:	4b02      	ldr	r3, [pc, #8]	; (40114c <PIOA_Handler+0x10>)
  401144:	4798      	blx	r3
  401146:	bd08      	pop	{r3, pc}
  401148:	400e0e00 	.word	0x400e0e00
  40114c:	004010d5 	.word	0x004010d5

00401150 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401150:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  401152:	210c      	movs	r1, #12
  401154:	4801      	ldr	r0, [pc, #4]	; (40115c <PIOB_Handler+0xc>)
  401156:	4b02      	ldr	r3, [pc, #8]	; (401160 <PIOB_Handler+0x10>)
  401158:	4798      	blx	r3
  40115a:	bd08      	pop	{r3, pc}
  40115c:	400e1000 	.word	0x400e1000
  401160:	004010d5 	.word	0x004010d5

00401164 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401164:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  401166:	210d      	movs	r1, #13
  401168:	4801      	ldr	r0, [pc, #4]	; (401170 <PIOC_Handler+0xc>)
  40116a:	4b02      	ldr	r3, [pc, #8]	; (401174 <PIOC_Handler+0x10>)
  40116c:	4798      	blx	r3
  40116e:	bd08      	pop	{r3, pc}
  401170:	400e1200 	.word	0x400e1200
  401174:	004010d5 	.word	0x004010d5

00401178 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401178:	4a17      	ldr	r2, [pc, #92]	; (4011d8 <pmc_switch_mck_to_pllack+0x60>)
  40117a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40117c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401180:	4318      	orrs	r0, r3
  401182:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401184:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401186:	f013 0f08 	tst.w	r3, #8
  40118a:	d10a      	bne.n	4011a2 <pmc_switch_mck_to_pllack+0x2a>
  40118c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401190:	4911      	ldr	r1, [pc, #68]	; (4011d8 <pmc_switch_mck_to_pllack+0x60>)
  401192:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401194:	f012 0f08 	tst.w	r2, #8
  401198:	d103      	bne.n	4011a2 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40119a:	3b01      	subs	r3, #1
  40119c:	d1f9      	bne.n	401192 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  40119e:	2001      	movs	r0, #1
  4011a0:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4011a2:	4a0d      	ldr	r2, [pc, #52]	; (4011d8 <pmc_switch_mck_to_pllack+0x60>)
  4011a4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4011a6:	f023 0303 	bic.w	r3, r3, #3
  4011aa:	f043 0302 	orr.w	r3, r3, #2
  4011ae:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4011b0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011b2:	f013 0f08 	tst.w	r3, #8
  4011b6:	d10a      	bne.n	4011ce <pmc_switch_mck_to_pllack+0x56>
  4011b8:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4011bc:	4906      	ldr	r1, [pc, #24]	; (4011d8 <pmc_switch_mck_to_pllack+0x60>)
  4011be:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4011c0:	f012 0f08 	tst.w	r2, #8
  4011c4:	d105      	bne.n	4011d2 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4011c6:	3b01      	subs	r3, #1
  4011c8:	d1f9      	bne.n	4011be <pmc_switch_mck_to_pllack+0x46>
			return 1;
  4011ca:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4011cc:	4770      	bx	lr
	return 0;
  4011ce:	2000      	movs	r0, #0
  4011d0:	4770      	bx	lr
  4011d2:	2000      	movs	r0, #0
  4011d4:	4770      	bx	lr
  4011d6:	bf00      	nop
  4011d8:	400e0400 	.word	0x400e0400

004011dc <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4011dc:	b9c8      	cbnz	r0, 401212 <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4011de:	4a11      	ldr	r2, [pc, #68]	; (401224 <pmc_switch_mainck_to_xtal+0x48>)
  4011e0:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4011e2:	0209      	lsls	r1, r1, #8
  4011e4:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4011e6:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4011ea:	f023 0303 	bic.w	r3, r3, #3
  4011ee:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4011f2:	f043 0301 	orr.w	r3, r3, #1
  4011f6:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4011f8:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4011fa:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011fc:	f013 0f01 	tst.w	r3, #1
  401200:	d0fb      	beq.n	4011fa <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401202:	4a08      	ldr	r2, [pc, #32]	; (401224 <pmc_switch_mainck_to_xtal+0x48>)
  401204:	6a13      	ldr	r3, [r2, #32]
  401206:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  40120a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40120e:	6213      	str	r3, [r2, #32]
  401210:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401212:	4904      	ldr	r1, [pc, #16]	; (401224 <pmc_switch_mainck_to_xtal+0x48>)
  401214:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401216:	4a04      	ldr	r2, [pc, #16]	; (401228 <pmc_switch_mainck_to_xtal+0x4c>)
  401218:	401a      	ands	r2, r3
  40121a:	4b04      	ldr	r3, [pc, #16]	; (40122c <pmc_switch_mainck_to_xtal+0x50>)
  40121c:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40121e:	620b      	str	r3, [r1, #32]
  401220:	4770      	bx	lr
  401222:	bf00      	nop
  401224:	400e0400 	.word	0x400e0400
  401228:	fec8fffc 	.word	0xfec8fffc
  40122c:	01370002 	.word	0x01370002

00401230 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401230:	4b02      	ldr	r3, [pc, #8]	; (40123c <pmc_osc_is_ready_mainck+0xc>)
  401232:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401234:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401238:	4770      	bx	lr
  40123a:	bf00      	nop
  40123c:	400e0400 	.word	0x400e0400

00401240 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401240:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401244:	4b01      	ldr	r3, [pc, #4]	; (40124c <pmc_disable_pllack+0xc>)
  401246:	629a      	str	r2, [r3, #40]	; 0x28
  401248:	4770      	bx	lr
  40124a:	bf00      	nop
  40124c:	400e0400 	.word	0x400e0400

00401250 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401250:	4b02      	ldr	r3, [pc, #8]	; (40125c <pmc_is_locked_pllack+0xc>)
  401252:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401254:	f000 0002 	and.w	r0, r0, #2
  401258:	4770      	bx	lr
  40125a:	bf00      	nop
  40125c:	400e0400 	.word	0x400e0400

00401260 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401260:	2822      	cmp	r0, #34	; 0x22
  401262:	d81e      	bhi.n	4012a2 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401264:	281f      	cmp	r0, #31
  401266:	d80c      	bhi.n	401282 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401268:	4b11      	ldr	r3, [pc, #68]	; (4012b0 <pmc_enable_periph_clk+0x50>)
  40126a:	699a      	ldr	r2, [r3, #24]
  40126c:	2301      	movs	r3, #1
  40126e:	4083      	lsls	r3, r0
  401270:	4393      	bics	r3, r2
  401272:	d018      	beq.n	4012a6 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401274:	2301      	movs	r3, #1
  401276:	fa03 f000 	lsl.w	r0, r3, r0
  40127a:	4b0d      	ldr	r3, [pc, #52]	; (4012b0 <pmc_enable_periph_clk+0x50>)
  40127c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40127e:	2000      	movs	r0, #0
  401280:	4770      	bx	lr
		ul_id -= 32;
  401282:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401284:	4b0a      	ldr	r3, [pc, #40]	; (4012b0 <pmc_enable_periph_clk+0x50>)
  401286:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40128a:	2301      	movs	r3, #1
  40128c:	4083      	lsls	r3, r0
  40128e:	4393      	bics	r3, r2
  401290:	d00b      	beq.n	4012aa <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  401292:	2301      	movs	r3, #1
  401294:	fa03 f000 	lsl.w	r0, r3, r0
  401298:	4b05      	ldr	r3, [pc, #20]	; (4012b0 <pmc_enable_periph_clk+0x50>)
  40129a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  40129e:	2000      	movs	r0, #0
  4012a0:	4770      	bx	lr
		return 1;
  4012a2:	2001      	movs	r0, #1
  4012a4:	4770      	bx	lr
	return 0;
  4012a6:	2000      	movs	r0, #0
  4012a8:	4770      	bx	lr
  4012aa:	2000      	movs	r0, #0
}
  4012ac:	4770      	bx	lr
  4012ae:	bf00      	nop
  4012b0:	400e0400 	.word	0x400e0400

004012b4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4012b4:	e7fe      	b.n	4012b4 <Dummy_Handler>
	...

004012b8 <Reset_Handler>:
{
  4012b8:	b508      	push	{r3, lr}
	if (pSrc > pDest) {
  4012ba:	4b21      	ldr	r3, [pc, #132]	; (401340 <Reset_Handler+0x88>)
  4012bc:	4a21      	ldr	r2, [pc, #132]	; (401344 <Reset_Handler+0x8c>)
  4012be:	429a      	cmp	r2, r3
  4012c0:	d928      	bls.n	401314 <Reset_Handler+0x5c>
		for (; pDest < &_erelocate;) {
  4012c2:	4b21      	ldr	r3, [pc, #132]	; (401348 <Reset_Handler+0x90>)
  4012c4:	4a1e      	ldr	r2, [pc, #120]	; (401340 <Reset_Handler+0x88>)
  4012c6:	429a      	cmp	r2, r3
  4012c8:	d20c      	bcs.n	4012e4 <Reset_Handler+0x2c>
  4012ca:	3b01      	subs	r3, #1
  4012cc:	1a9b      	subs	r3, r3, r2
  4012ce:	f023 0303 	bic.w	r3, r3, #3
  4012d2:	3304      	adds	r3, #4
  4012d4:	4413      	add	r3, r2
  4012d6:	491b      	ldr	r1, [pc, #108]	; (401344 <Reset_Handler+0x8c>)
			*pDest++ = *pSrc++;
  4012d8:	f851 0b04 	ldr.w	r0, [r1], #4
  4012dc:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  4012e0:	429a      	cmp	r2, r3
  4012e2:	d1f9      	bne.n	4012d8 <Reset_Handler+0x20>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  4012e4:	bf00      	nop
	for (pDest = &_szero; pDest < &_ezero;) {
  4012e6:	4b19      	ldr	r3, [pc, #100]	; (40134c <Reset_Handler+0x94>)
  4012e8:	4a19      	ldr	r2, [pc, #100]	; (401350 <Reset_Handler+0x98>)
  4012ea:	429a      	cmp	r2, r3
  4012ec:	d20a      	bcs.n	401304 <Reset_Handler+0x4c>
  4012ee:	3b01      	subs	r3, #1
  4012f0:	1a9b      	subs	r3, r3, r2
  4012f2:	f023 0303 	bic.w	r3, r3, #3
  4012f6:	3304      	adds	r3, #4
  4012f8:	4413      	add	r3, r2
		*pDest++ = 0;
  4012fa:	2100      	movs	r1, #0
  4012fc:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  401300:	429a      	cmp	r2, r3
  401302:	d1fb      	bne.n	4012fc <Reset_Handler+0x44>
	SCB->VTOR = ((uint32_t) pSrc);
  401304:	4b13      	ldr	r3, [pc, #76]	; (401354 <Reset_Handler+0x9c>)
  401306:	4a14      	ldr	r2, [pc, #80]	; (401358 <Reset_Handler+0xa0>)
  401308:	609a      	str	r2, [r3, #8]
	__libc_init_array();
  40130a:	4b14      	ldr	r3, [pc, #80]	; (40135c <Reset_Handler+0xa4>)
  40130c:	4798      	blx	r3
	main();
  40130e:	4b14      	ldr	r3, [pc, #80]	; (401360 <Reset_Handler+0xa8>)
  401310:	4798      	blx	r3
  401312:	e7fe      	b.n	401312 <Reset_Handler+0x5a>
	} else if (pSrc < pDest) {
  401314:	4b0a      	ldr	r3, [pc, #40]	; (401340 <Reset_Handler+0x88>)
  401316:	4a0b      	ldr	r2, [pc, #44]	; (401344 <Reset_Handler+0x8c>)
  401318:	429a      	cmp	r2, r3
  40131a:	d2e3      	bcs.n	4012e4 <Reset_Handler+0x2c>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  40131c:	4b0a      	ldr	r3, [pc, #40]	; (401348 <Reset_Handler+0x90>)
  40131e:	4808      	ldr	r0, [pc, #32]	; (401340 <Reset_Handler+0x88>)
  401320:	1a18      	subs	r0, r3, r0
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  401322:	4611      	mov	r1, r2
  401324:	3a04      	subs	r2, #4
  401326:	4402      	add	r2, r0
		for (;nb_bytes;nb_bytes -= 4) {
  401328:	2800      	cmp	r0, #0
  40132a:	d0db      	beq.n	4012e4 <Reset_Handler+0x2c>
  40132c:	f1c1 0104 	rsb	r1, r1, #4
			*pDest-- = *pSrc--;
  401330:	f852 0904 	ldr.w	r0, [r2], #-4
  401334:	f843 0d04 	str.w	r0, [r3, #-4]!
		for (;nb_bytes;nb_bytes -= 4) {
  401338:	42ca      	cmn	r2, r1
  40133a:	d1f9      	bne.n	401330 <Reset_Handler+0x78>
  40133c:	e7d2      	b.n	4012e4 <Reset_Handler+0x2c>
  40133e:	bf00      	nop
  401340:	20000000 	.word	0x20000000
  401344:	00407434 	.word	0x00407434
  401348:	200009d8 	.word	0x200009d8
  40134c:	20000eb0 	.word	0x20000eb0
  401350:	200009d8 	.word	0x200009d8
  401354:	e000ed00 	.word	0xe000ed00
  401358:	00400000 	.word	0x00400000
  40135c:	00401a29 	.word	0x00401a29
  401360:	004018c5 	.word	0x004018c5

00401364 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  401364:	4b3c      	ldr	r3, [pc, #240]	; (401458 <SystemCoreClockUpdate+0xf4>)
  401366:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401368:	f003 0303 	and.w	r3, r3, #3
  40136c:	2b03      	cmp	r3, #3
  40136e:	d80e      	bhi.n	40138e <SystemCoreClockUpdate+0x2a>
  401370:	e8df f003 	tbb	[pc, r3]
  401374:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  401378:	4b38      	ldr	r3, [pc, #224]	; (40145c <SystemCoreClockUpdate+0xf8>)
  40137a:	695b      	ldr	r3, [r3, #20]
  40137c:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401380:	bf14      	ite	ne
  401382:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401386:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40138a:	4b35      	ldr	r3, [pc, #212]	; (401460 <SystemCoreClockUpdate+0xfc>)
  40138c:	601a      	str	r2, [r3, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  40138e:	4b32      	ldr	r3, [pc, #200]	; (401458 <SystemCoreClockUpdate+0xf4>)
  401390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401392:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401396:	2b70      	cmp	r3, #112	; 0x70
  401398:	d055      	beq.n	401446 <SystemCoreClockUpdate+0xe2>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40139a:	4b2f      	ldr	r3, [pc, #188]	; (401458 <SystemCoreClockUpdate+0xf4>)
  40139c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
		SystemCoreClock >>=
  40139e:	4930      	ldr	r1, [pc, #192]	; (401460 <SystemCoreClockUpdate+0xfc>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4013a0:	f3c2 1202 	ubfx	r2, r2, #4, #3
		SystemCoreClock >>=
  4013a4:	680b      	ldr	r3, [r1, #0]
  4013a6:	40d3      	lsrs	r3, r2
  4013a8:	600b      	str	r3, [r1, #0]
  4013aa:	4770      	bx	lr
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4013ac:	4b2a      	ldr	r3, [pc, #168]	; (401458 <SystemCoreClockUpdate+0xf4>)
  4013ae:	6a1b      	ldr	r3, [r3, #32]
  4013b0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4013b4:	d003      	beq.n	4013be <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL;
  4013b6:	4a2b      	ldr	r2, [pc, #172]	; (401464 <SystemCoreClockUpdate+0x100>)
  4013b8:	4b29      	ldr	r3, [pc, #164]	; (401460 <SystemCoreClockUpdate+0xfc>)
  4013ba:	601a      	str	r2, [r3, #0]
  4013bc:	e7e7      	b.n	40138e <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4013be:	4a2a      	ldr	r2, [pc, #168]	; (401468 <SystemCoreClockUpdate+0x104>)
  4013c0:	4b27      	ldr	r3, [pc, #156]	; (401460 <SystemCoreClockUpdate+0xfc>)
  4013c2:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4013c4:	4b24      	ldr	r3, [pc, #144]	; (401458 <SystemCoreClockUpdate+0xf4>)
  4013c6:	6a1b      	ldr	r3, [r3, #32]
  4013c8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013cc:	2b10      	cmp	r3, #16
  4013ce:	d005      	beq.n	4013dc <SystemCoreClockUpdate+0x78>
  4013d0:	2b20      	cmp	r3, #32
  4013d2:	d1dc      	bne.n	40138e <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4013d4:	4a23      	ldr	r2, [pc, #140]	; (401464 <SystemCoreClockUpdate+0x100>)
  4013d6:	4b22      	ldr	r3, [pc, #136]	; (401460 <SystemCoreClockUpdate+0xfc>)
  4013d8:	601a      	str	r2, [r3, #0]
			break;
  4013da:	e7d8      	b.n	40138e <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4013dc:	4a23      	ldr	r2, [pc, #140]	; (40146c <SystemCoreClockUpdate+0x108>)
  4013de:	4b20      	ldr	r3, [pc, #128]	; (401460 <SystemCoreClockUpdate+0xfc>)
  4013e0:	601a      	str	r2, [r3, #0]
			break;
  4013e2:	e7d4      	b.n	40138e <SystemCoreClockUpdate+0x2a>
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4013e4:	4b1c      	ldr	r3, [pc, #112]	; (401458 <SystemCoreClockUpdate+0xf4>)
  4013e6:	6a1b      	ldr	r3, [r3, #32]
  4013e8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4013ec:	d018      	beq.n	401420 <SystemCoreClockUpdate+0xbc>
				SystemCoreClock = CHIP_FREQ_XTAL;
  4013ee:	4a1d      	ldr	r2, [pc, #116]	; (401464 <SystemCoreClockUpdate+0x100>)
  4013f0:	4b1b      	ldr	r3, [pc, #108]	; (401460 <SystemCoreClockUpdate+0xfc>)
  4013f2:	601a      	str	r2, [r3, #0]
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  4013f4:	4b18      	ldr	r3, [pc, #96]	; (401458 <SystemCoreClockUpdate+0xf4>)
  4013f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013f8:	f003 0303 	and.w	r3, r3, #3
  4013fc:	2b02      	cmp	r3, #2
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  4013fe:	4a16      	ldr	r2, [pc, #88]	; (401458 <SystemCoreClockUpdate+0xf4>)
  401400:	bf07      	ittee	eq
  401402:	6a91      	ldreq	r1, [r2, #40]	; 0x28
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  401404:	6a92      	ldreq	r2, [r2, #40]	; 0x28
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  401406:	6ad1      	ldrne	r1, [r2, #44]	; 0x2c
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  401408:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  40140a:	4815      	ldr	r0, [pc, #84]	; (401460 <SystemCoreClockUpdate+0xfc>)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  40140c:	f3c1 410a 	ubfx	r1, r1, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  401410:	6803      	ldr	r3, [r0, #0]
  401412:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_DIVB_Pos));
  401416:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  401418:	fbb3 f3f2 	udiv	r3, r3, r2
  40141c:	6003      	str	r3, [r0, #0]
  40141e:	e7b6      	b.n	40138e <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401420:	4a11      	ldr	r2, [pc, #68]	; (401468 <SystemCoreClockUpdate+0x104>)
  401422:	4b0f      	ldr	r3, [pc, #60]	; (401460 <SystemCoreClockUpdate+0xfc>)
  401424:	601a      	str	r2, [r3, #0]
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  401426:	4b0c      	ldr	r3, [pc, #48]	; (401458 <SystemCoreClockUpdate+0xf4>)
  401428:	6a1b      	ldr	r3, [r3, #32]
  40142a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40142e:	2b10      	cmp	r3, #16
  401430:	d005      	beq.n	40143e <SystemCoreClockUpdate+0xda>
  401432:	2b20      	cmp	r3, #32
  401434:	d1de      	bne.n	4013f4 <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  401436:	4a0b      	ldr	r2, [pc, #44]	; (401464 <SystemCoreClockUpdate+0x100>)
  401438:	4b09      	ldr	r3, [pc, #36]	; (401460 <SystemCoreClockUpdate+0xfc>)
  40143a:	601a      	str	r2, [r3, #0]
					break;
  40143c:	e7da      	b.n	4013f4 <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  40143e:	4a0b      	ldr	r2, [pc, #44]	; (40146c <SystemCoreClockUpdate+0x108>)
  401440:	4b07      	ldr	r3, [pc, #28]	; (401460 <SystemCoreClockUpdate+0xfc>)
  401442:	601a      	str	r2, [r3, #0]
					break;
  401444:	e7d6      	b.n	4013f4 <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  401446:	4a06      	ldr	r2, [pc, #24]	; (401460 <SystemCoreClockUpdate+0xfc>)
  401448:	6813      	ldr	r3, [r2, #0]
  40144a:	4909      	ldr	r1, [pc, #36]	; (401470 <SystemCoreClockUpdate+0x10c>)
  40144c:	fba1 1303 	umull	r1, r3, r1, r3
  401450:	085b      	lsrs	r3, r3, #1
  401452:	6013      	str	r3, [r2, #0]
  401454:	4770      	bx	lr
  401456:	bf00      	nop
  401458:	400e0400 	.word	0x400e0400
  40145c:	400e1410 	.word	0x400e1410
  401460:	20000014 	.word	0x20000014
  401464:	00b71b00 	.word	0x00b71b00
  401468:	003d0900 	.word	0x003d0900
  40146c:	007a1200 	.word	0x007a1200
  401470:	aaaaaaab 	.word	0xaaaaaaab

00401474 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  401474:	4b1a      	ldr	r3, [pc, #104]	; (4014e0 <system_init_flash+0x6c>)
  401476:	4298      	cmp	r0, r3
  401478:	d914      	bls.n	4014a4 <system_init_flash+0x30>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  40147a:	4b1a      	ldr	r3, [pc, #104]	; (4014e4 <system_init_flash+0x70>)
  40147c:	4298      	cmp	r0, r3
  40147e:	d919      	bls.n	4014b4 <system_init_flash+0x40>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  401480:	4b19      	ldr	r3, [pc, #100]	; (4014e8 <system_init_flash+0x74>)
  401482:	4298      	cmp	r0, r3
  401484:	d91d      	bls.n	4014c2 <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  401486:	4b19      	ldr	r3, [pc, #100]	; (4014ec <system_init_flash+0x78>)
  401488:	4298      	cmp	r0, r3
  40148a:	d921      	bls.n	4014d0 <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  40148c:	4b18      	ldr	r3, [pc, #96]	; (4014f0 <system_init_flash+0x7c>)
  40148e:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401490:	bf94      	ite	ls
  401492:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401496:	4b17      	ldrhi	r3, [pc, #92]	; (4014f4 <system_init_flash+0x80>)
  401498:	4a17      	ldr	r2, [pc, #92]	; (4014f8 <system_init_flash+0x84>)
  40149a:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40149c:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4014a0:	6013      	str	r3, [r2, #0]
  4014a2:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4014a4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  4014a8:	4a13      	ldr	r2, [pc, #76]	; (4014f8 <system_init_flash+0x84>)
  4014aa:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4014ac:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4014b0:	6013      	str	r3, [r2, #0]
  4014b2:	4770      	bx	lr
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4014b4:	4b11      	ldr	r3, [pc, #68]	; (4014fc <system_init_flash+0x88>)
  4014b6:	4a10      	ldr	r2, [pc, #64]	; (4014f8 <system_init_flash+0x84>)
  4014b8:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4014ba:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4014be:	6013      	str	r3, [r2, #0]
  4014c0:	4770      	bx	lr
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4014c2:	4b0f      	ldr	r3, [pc, #60]	; (401500 <system_init_flash+0x8c>)
  4014c4:	4a0c      	ldr	r2, [pc, #48]	; (4014f8 <system_init_flash+0x84>)
  4014c6:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4014c8:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4014cc:	6013      	str	r3, [r2, #0]
  4014ce:	4770      	bx	lr
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4014d0:	4b0c      	ldr	r3, [pc, #48]	; (401504 <system_init_flash+0x90>)
  4014d2:	4a09      	ldr	r2, [pc, #36]	; (4014f8 <system_init_flash+0x84>)
  4014d4:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4014d6:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4014da:	6013      	str	r3, [r2, #0]
  4014dc:	4770      	bx	lr
  4014de:	bf00      	nop
  4014e0:	01312cff 	.word	0x01312cff
  4014e4:	026259ff 	.word	0x026259ff
  4014e8:	039386ff 	.word	0x039386ff
  4014ec:	04c4b3ff 	.word	0x04c4b3ff
  4014f0:	05f5e0ff 	.word	0x05f5e0ff
  4014f4:	04000500 	.word	0x04000500
  4014f8:	400e0a00 	.word	0x400e0a00
  4014fc:	04000100 	.word	0x04000100
  401500:	04000200 	.word	0x04000200
  401504:	04000300 	.word	0x04000300

00401508 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401508:	4b0a      	ldr	r3, [pc, #40]	; (401534 <_sbrk+0x2c>)
  40150a:	681b      	ldr	r3, [r3, #0]
  40150c:	b153      	cbz	r3, 401524 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  40150e:	4b09      	ldr	r3, [pc, #36]	; (401534 <_sbrk+0x2c>)
  401510:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401512:	181a      	adds	r2, r3, r0
  401514:	4908      	ldr	r1, [pc, #32]	; (401538 <_sbrk+0x30>)
  401516:	4291      	cmp	r1, r2
  401518:	db08      	blt.n	40152c <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  40151a:	4610      	mov	r0, r2
  40151c:	4a05      	ldr	r2, [pc, #20]	; (401534 <_sbrk+0x2c>)
  40151e:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401520:	4618      	mov	r0, r3
  401522:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401524:	4a05      	ldr	r2, [pc, #20]	; (40153c <_sbrk+0x34>)
  401526:	4b03      	ldr	r3, [pc, #12]	; (401534 <_sbrk+0x2c>)
  401528:	601a      	str	r2, [r3, #0]
  40152a:	e7f0      	b.n	40150e <_sbrk+0x6>
		return (caddr_t) -1;	
  40152c:	f04f 30ff 	mov.w	r0, #4294967295
}
  401530:	4770      	bx	lr
  401532:	bf00      	nop
  401534:	20000e2c 	.word	0x20000e2c
  401538:	20027ffc 	.word	0x20027ffc
  40153c:	20003eb0 	.word	0x20003eb0

00401540 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401540:	f04f 30ff 	mov.w	r0, #4294967295
  401544:	4770      	bx	lr

00401546 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401546:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  40154a:	604b      	str	r3, [r1, #4]

	return 0;
}
  40154c:	2000      	movs	r0, #0
  40154e:	4770      	bx	lr

00401550 <_lseek>:
}

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401550:	2000      	movs	r0, #0
  401552:	4770      	bx	lr

00401554 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401554:	b5f0      	push	{r4, r5, r6, r7, lr}
  401556:	b083      	sub	sp, #12
  401558:	4605      	mov	r5, r0
  40155a:	460c      	mov	r4, r1
	uint32_t val = 0;
  40155c:	2300      	movs	r3, #0
  40155e:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401560:	4b18      	ldr	r3, [pc, #96]	; (4015c4 <usart_serial_getchar+0x70>)
  401562:	4298      	cmp	r0, r3
  401564:	d00a      	beq.n	40157c <usart_serial_getchar+0x28>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401566:	4b18      	ldr	r3, [pc, #96]	; (4015c8 <usart_serial_getchar+0x74>)
  401568:	4298      	cmp	r0, r3
  40156a:	d00f      	beq.n	40158c <usart_serial_getchar+0x38>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40156c:	4b17      	ldr	r3, [pc, #92]	; (4015cc <usart_serial_getchar+0x78>)
  40156e:	4298      	cmp	r0, r3
  401570:	d014      	beq.n	40159c <usart_serial_getchar+0x48>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401572:	4b17      	ldr	r3, [pc, #92]	; (4015d0 <usart_serial_getchar+0x7c>)
  401574:	429d      	cmp	r5, r3
  401576:	d01b      	beq.n	4015b0 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401578:	b003      	add	sp, #12
  40157a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  40157c:	461f      	mov	r7, r3
  40157e:	4e15      	ldr	r6, [pc, #84]	; (4015d4 <usart_serial_getchar+0x80>)
  401580:	4621      	mov	r1, r4
  401582:	4638      	mov	r0, r7
  401584:	47b0      	blx	r6
  401586:	2800      	cmp	r0, #0
  401588:	d1fa      	bne.n	401580 <usart_serial_getchar+0x2c>
  40158a:	e7f2      	b.n	401572 <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  40158c:	461e      	mov	r6, r3
  40158e:	4d11      	ldr	r5, [pc, #68]	; (4015d4 <usart_serial_getchar+0x80>)
  401590:	4621      	mov	r1, r4
  401592:	4630      	mov	r0, r6
  401594:	47a8      	blx	r5
  401596:	2800      	cmp	r0, #0
  401598:	d1fa      	bne.n	401590 <usart_serial_getchar+0x3c>
  40159a:	e7ed      	b.n	401578 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  40159c:	461e      	mov	r6, r3
  40159e:	4d0e      	ldr	r5, [pc, #56]	; (4015d8 <usart_serial_getchar+0x84>)
  4015a0:	a901      	add	r1, sp, #4
  4015a2:	4630      	mov	r0, r6
  4015a4:	47a8      	blx	r5
  4015a6:	2800      	cmp	r0, #0
  4015a8:	d1fa      	bne.n	4015a0 <usart_serial_getchar+0x4c>
		*data = (uint8_t)(val & 0xFF);
  4015aa:	9b01      	ldr	r3, [sp, #4]
  4015ac:	7023      	strb	r3, [r4, #0]
  4015ae:	e7e3      	b.n	401578 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  4015b0:	461e      	mov	r6, r3
  4015b2:	4d09      	ldr	r5, [pc, #36]	; (4015d8 <usart_serial_getchar+0x84>)
  4015b4:	a901      	add	r1, sp, #4
  4015b6:	4630      	mov	r0, r6
  4015b8:	47a8      	blx	r5
  4015ba:	2800      	cmp	r0, #0
  4015bc:	d1fa      	bne.n	4015b4 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
  4015be:	9b01      	ldr	r3, [sp, #4]
  4015c0:	7023      	strb	r3, [r4, #0]
}
  4015c2:	e7d9      	b.n	401578 <usart_serial_getchar+0x24>
  4015c4:	400e0600 	.word	0x400e0600
  4015c8:	400e0800 	.word	0x400e0800
  4015cc:	40024000 	.word	0x40024000
  4015d0:	40028000 	.word	0x40028000
  4015d4:	00400bf7 	.word	0x00400bf7
  4015d8:	00400b47 	.word	0x00400b47

004015dc <usart_serial_putchar>:
{
  4015dc:	b570      	push	{r4, r5, r6, lr}
  4015de:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  4015e0:	4b18      	ldr	r3, [pc, #96]	; (401644 <usart_serial_putchar+0x68>)
  4015e2:	4298      	cmp	r0, r3
  4015e4:	d00a      	beq.n	4015fc <usart_serial_putchar+0x20>
	if (UART1 == (Uart*)p_usart) {
  4015e6:	4b18      	ldr	r3, [pc, #96]	; (401648 <usart_serial_putchar+0x6c>)
  4015e8:	4298      	cmp	r0, r3
  4015ea:	d010      	beq.n	40160e <usart_serial_putchar+0x32>
	if (USART0 == p_usart) {
  4015ec:	4b17      	ldr	r3, [pc, #92]	; (40164c <usart_serial_putchar+0x70>)
  4015ee:	4298      	cmp	r0, r3
  4015f0:	d016      	beq.n	401620 <usart_serial_putchar+0x44>
	if (USART1 == p_usart) {
  4015f2:	4b17      	ldr	r3, [pc, #92]	; (401650 <usart_serial_putchar+0x74>)
  4015f4:	4298      	cmp	r0, r3
  4015f6:	d01c      	beq.n	401632 <usart_serial_putchar+0x56>
	return 0;
  4015f8:	2000      	movs	r0, #0
}
  4015fa:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4015fc:	461e      	mov	r6, r3
  4015fe:	4d15      	ldr	r5, [pc, #84]	; (401654 <usart_serial_putchar+0x78>)
  401600:	4621      	mov	r1, r4
  401602:	4630      	mov	r0, r6
  401604:	47a8      	blx	r5
  401606:	2800      	cmp	r0, #0
  401608:	d1fa      	bne.n	401600 <usart_serial_putchar+0x24>
		return 1;
  40160a:	2001      	movs	r0, #1
  40160c:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40160e:	461e      	mov	r6, r3
  401610:	4d10      	ldr	r5, [pc, #64]	; (401654 <usart_serial_putchar+0x78>)
  401612:	4621      	mov	r1, r4
  401614:	4630      	mov	r0, r6
  401616:	47a8      	blx	r5
  401618:	2800      	cmp	r0, #0
  40161a:	d1fa      	bne.n	401612 <usart_serial_putchar+0x36>
		return 1;
  40161c:	2001      	movs	r0, #1
  40161e:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  401620:	461e      	mov	r6, r3
  401622:	4d0d      	ldr	r5, [pc, #52]	; (401658 <usart_serial_putchar+0x7c>)
  401624:	4621      	mov	r1, r4
  401626:	4630      	mov	r0, r6
  401628:	47a8      	blx	r5
  40162a:	2800      	cmp	r0, #0
  40162c:	d1fa      	bne.n	401624 <usart_serial_putchar+0x48>
		return 1;
  40162e:	2001      	movs	r0, #1
  401630:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  401632:	461e      	mov	r6, r3
  401634:	4d08      	ldr	r5, [pc, #32]	; (401658 <usart_serial_putchar+0x7c>)
  401636:	4621      	mov	r1, r4
  401638:	4630      	mov	r0, r6
  40163a:	47a8      	blx	r5
  40163c:	2800      	cmp	r0, #0
  40163e:	d1fa      	bne.n	401636 <usart_serial_putchar+0x5a>
		return 1;
  401640:	2001      	movs	r0, #1
  401642:	bd70      	pop	{r4, r5, r6, pc}
  401644:	400e0600 	.word	0x400e0600
  401648:	400e0800 	.word	0x400e0800
  40164c:	40024000 	.word	0x40024000
  401650:	40028000 	.word	0x40028000
  401654:	00400be7 	.word	0x00400be7
  401658:	00400b33 	.word	0x00400b33

0040165c <inicializacao_UART>:
/* HANDLERS                                                            */
/************************************************************************/

uint16_t valor;

void inicializacao_UART (){
  40165c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401660:	b084      	sub	sp, #16
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401662:	f8df 808c 	ldr.w	r8, [pc, #140]	; 4016f0 <inicializacao_UART+0x94>
  401666:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  40166a:	4c16      	ldr	r4, [pc, #88]	; (4016c4 <inicializacao_UART+0x68>)
  40166c:	6823      	ldr	r3, [r4, #0]
  40166e:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  401670:	68a3      	ldr	r3, [r4, #8]
  401672:	9303      	str	r3, [sp, #12]
  401674:	2008      	movs	r0, #8
  401676:	4f14      	ldr	r7, [pc, #80]	; (4016c8 <inicializacao_UART+0x6c>)
  401678:	47b8      	blx	r7
		uart_init((Uart*)p_usart, &uart_settings);
  40167a:	4d14      	ldr	r5, [pc, #80]	; (4016cc <inicializacao_UART+0x70>)
  40167c:	a901      	add	r1, sp, #4
  40167e:	4628      	mov	r0, r5
  401680:	4e13      	ldr	r6, [pc, #76]	; (4016d0 <inicializacao_UART+0x74>)
  401682:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  401684:	4b13      	ldr	r3, [pc, #76]	; (4016d4 <inicializacao_UART+0x78>)
  401686:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  401688:	4a13      	ldr	r2, [pc, #76]	; (4016d8 <inicializacao_UART+0x7c>)
  40168a:	4b14      	ldr	r3, [pc, #80]	; (4016dc <inicializacao_UART+0x80>)
  40168c:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40168e:	4a14      	ldr	r2, [pc, #80]	; (4016e0 <inicializacao_UART+0x84>)
  401690:	4b14      	ldr	r3, [pc, #80]	; (4016e4 <inicializacao_UART+0x88>)
  401692:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401694:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  401698:	6823      	ldr	r3, [r4, #0]
  40169a:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  40169c:	68a3      	ldr	r3, [r4, #8]
  40169e:	9303      	str	r3, [sp, #12]
  4016a0:	2008      	movs	r0, #8
  4016a2:	47b8      	blx	r7
		uart_init((Uart*)p_usart, &uart_settings);
  4016a4:	a901      	add	r1, sp, #4
  4016a6:	4628      	mov	r0, r5
  4016a8:	47b0      	blx	r6
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4016aa:	4d0f      	ldr	r5, [pc, #60]	; (4016e8 <inicializacao_UART+0x8c>)
  4016ac:	682b      	ldr	r3, [r5, #0]
  4016ae:	2100      	movs	r1, #0
  4016b0:	6898      	ldr	r0, [r3, #8]
  4016b2:	4c0e      	ldr	r4, [pc, #56]	; (4016ec <inicializacao_UART+0x90>)
  4016b4:	47a0      	blx	r4
	setbuf(stdin, NULL);
  4016b6:	682b      	ldr	r3, [r5, #0]
  4016b8:	2100      	movs	r1, #0
  4016ba:	6858      	ldr	r0, [r3, #4]
  4016bc:	47a0      	blx	r4
	};
	
	usart_serial_init(CONF_UART, &usart_options);
	
	stdio_serial_init((Usart *)CONF_UART, &usart_options);
}
  4016be:	b004      	add	sp, #16
  4016c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4016c4:	20000018 	.word	0x20000018
  4016c8:	00401261 	.word	0x00401261
  4016cc:	400e0600 	.word	0x400e0600
  4016d0:	00400bb1 	.word	0x00400bb1
  4016d4:	20000e6c 	.word	0x20000e6c
  4016d8:	004015dd 	.word	0x004015dd
  4016dc:	20000e68 	.word	0x20000e68
  4016e0:	00401555 	.word	0x00401555
  4016e4:	20000e64 	.word	0x20000e64
  4016e8:	20000028 	.word	0x20000028
  4016ec:	00401b15 	.word	0x00401b15
  4016f0:	07270e00 	.word	0x07270e00

004016f4 <TC0_Handler>:
	}
}
*/

void TC_Handler(void)
{
  4016f4:	b530      	push	{r4, r5, lr}
  4016f6:	b085      	sub	sp, #20
	tc_get_status(TC,CHANNEL); //obrigatorio, usa pra dar reset
  4016f8:	2100      	movs	r1, #0
  4016fa:	4816      	ldr	r0, [pc, #88]	; (401754 <TC0_Handler+0x60>)
  4016fc:	4b16      	ldr	r3, [pc, #88]	; (401758 <TC0_Handler+0x64>)
  4016fe:	4798      	blx	r3
	LED_Toggle(LED0_GPIO);
  401700:	2013      	movs	r0, #19
  401702:	4b16      	ldr	r3, [pc, #88]	; (40175c <TC0_Handler+0x68>)
  401704:	4798      	blx	r3
	adc_start(ADC);
  401706:	4c16      	ldr	r4, [pc, #88]	; (401760 <TC0_Handler+0x6c>)
  401708:	4620      	mov	r0, r4
  40170a:	4b16      	ldr	r3, [pc, #88]	; (401764 <TC0_Handler+0x70>)
  40170c:	4798      	blx	r3

	uint16_t result;


	if ((adc_get_status(ADC) & ADC_ISR_DRDY) == ADC_ISR_DRDY)
  40170e:	4620      	mov	r0, r4
  401710:	4b15      	ldr	r3, [pc, #84]	; (401768 <TC0_Handler+0x74>)
  401712:	4798      	blx	r3
  401714:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
  401718:	d101      	bne.n	40171e <TC0_Handler+0x2a>
		
		// Escreve uma String no LCD na posio 140, 180
		ili93xx_set_foreground_color(COLOR_GOLD);
		ili93xx_draw_string(140, 180, (uint8_t*) buffer); //uint8 = char
	}
}
  40171a:	b005      	add	sp, #20
  40171c:	bd30      	pop	{r4, r5, pc}
		result = adc_get_latest_value(ADC);
  40171e:	4620      	mov	r0, r4
  401720:	4b12      	ldr	r3, [pc, #72]	; (40176c <TC0_Handler+0x78>)
  401722:	4798      	blx	r3
		sprintf (buffer, "%d", result); //pega caracter por caracter pra printa - buffer
  401724:	b282      	uxth	r2, r0
  401726:	4912      	ldr	r1, [pc, #72]	; (401770 <TC0_Handler+0x7c>)
  401728:	a801      	add	r0, sp, #4
  40172a:	4b12      	ldr	r3, [pc, #72]	; (401774 <TC0_Handler+0x80>)
  40172c:	4798      	blx	r3
		ili93xx_set_foreground_color(COLOR_CYAN);
  40172e:	f64f 70ff 	movw	r0, #65535	; 0xffff
  401732:	4c11      	ldr	r4, [pc, #68]	; (401778 <TC0_Handler+0x84>)
  401734:	47a0      	blx	r4
		ili93xx_draw_filled_rectangle(135, 175, 240, 200);
  401736:	23c8      	movs	r3, #200	; 0xc8
  401738:	22f0      	movs	r2, #240	; 0xf0
  40173a:	21af      	movs	r1, #175	; 0xaf
  40173c:	2087      	movs	r0, #135	; 0x87
  40173e:	4d0f      	ldr	r5, [pc, #60]	; (40177c <TC0_Handler+0x88>)
  401740:	47a8      	blx	r5
		ili93xx_set_foreground_color(COLOR_GOLD);
  401742:	480f      	ldr	r0, [pc, #60]	; (401780 <TC0_Handler+0x8c>)
  401744:	47a0      	blx	r4
		ili93xx_draw_string(140, 180, (uint8_t*) buffer); //uint8 = char
  401746:	aa01      	add	r2, sp, #4
  401748:	21b4      	movs	r1, #180	; 0xb4
  40174a:	208c      	movs	r0, #140	; 0x8c
  40174c:	4b0d      	ldr	r3, [pc, #52]	; (401784 <TC0_Handler+0x90>)
  40174e:	4798      	blx	r3
}
  401750:	e7e3      	b.n	40171a <TC0_Handler+0x26>
  401752:	bf00      	nop
  401754:	40010000 	.word	0x40010000
  401758:	00400abb 	.word	0x00400abb
  40175c:	00400ebb 	.word	0x00400ebb
  401760:	40038000 	.word	0x40038000
  401764:	00400a6f 	.word	0x00400a6f
  401768:	00400a87 	.word	0x00400a87
  40176c:	00400a7f 	.word	0x00400a7f
  401770:	00407170 	.word	0x00407170
  401774:	00401cb5 	.word	0x00401cb5
  401778:	00400451 	.word	0x00400451
  40177c:	00400899 	.word	0x00400899
  401780:	00ffd700 	.word	0x00ffd700
  401784:	00400961 	.word	0x00400961

00401788 <configure_lcd>:

/************************************************************************/
/* CONFIGs                                                              */
/************************************************************************/
void configure_lcd()
{
  401788:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	/** Enable peripheral clock */
	pmc_enable_periph_clk(ID_SMC);
  40178c:	200a      	movs	r0, #10
  40178e:	4b1e      	ldr	r3, [pc, #120]	; (401808 <configure_lcd+0x80>)
  401790:	4798      	blx	r3

	/** Configure SMC interface for Lcd */
	smc_set_setup_timing(SMC, ILI93XX_LCD_CS, SMC_SETUP_NWE_SETUP(2)
  401792:	4c1e      	ldr	r4, [pc, #120]	; (40180c <configure_lcd+0x84>)
  401794:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
  401798:	2101      	movs	r1, #1
  40179a:	4620      	mov	r0, r4
  40179c:	4b1c      	ldr	r3, [pc, #112]	; (401810 <configure_lcd+0x88>)
  40179e:	4798      	blx	r3
	| SMC_SETUP_NCS_WR_SETUP(2)
	| SMC_SETUP_NRD_SETUP(2)
	| SMC_SETUP_NCS_RD_SETUP(2));
	
	smc_set_pulse_timing(SMC, ILI93XX_LCD_CS, SMC_PULSE_NWE_PULSE(4)
  4017a0:	4a1c      	ldr	r2, [pc, #112]	; (401814 <configure_lcd+0x8c>)
  4017a2:	2101      	movs	r1, #1
  4017a4:	4620      	mov	r0, r4
  4017a6:	4b1c      	ldr	r3, [pc, #112]	; (401818 <configure_lcd+0x90>)
  4017a8:	4798      	blx	r3
	| SMC_PULSE_NCS_WR_PULSE(4)
	| SMC_PULSE_NRD_PULSE(10)
	| SMC_PULSE_NCS_RD_PULSE(10));
	
	smc_set_cycle_timing(SMC, ILI93XX_LCD_CS, SMC_CYCLE_NWE_CYCLE(10)
  4017aa:	4a1c      	ldr	r2, [pc, #112]	; (40181c <configure_lcd+0x94>)
  4017ac:	2101      	movs	r1, #1
  4017ae:	4620      	mov	r0, r4
  4017b0:	4b1b      	ldr	r3, [pc, #108]	; (401820 <configure_lcd+0x98>)
  4017b2:	4798      	blx	r3
	| SMC_CYCLE_NRD_CYCLE(22));
	
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
  4017b4:	2203      	movs	r2, #3
  4017b6:	2101      	movs	r1, #1
  4017b8:	4620      	mov	r0, r4
  4017ba:	4b1a      	ldr	r3, [pc, #104]	; (401824 <configure_lcd+0x9c>)
  4017bc:	4798      	blx	r3
	| SMC_MODE_WRITE_MODE);

	/** Initialize display parameter */
	g_ili93xx_display_opt.ul_width = ILI93XX_LCD_WIDTH;
  4017be:	4d1a      	ldr	r5, [pc, #104]	; (401828 <configure_lcd+0xa0>)
  4017c0:	26f0      	movs	r6, #240	; 0xf0
  4017c2:	602e      	str	r6, [r5, #0]
	g_ili93xx_display_opt.ul_height = ILI93XX_LCD_HEIGHT;
  4017c4:	f44f 77a0 	mov.w	r7, #320	; 0x140
  4017c8:	606f      	str	r7, [r5, #4]
	g_ili93xx_display_opt.foreground_color = COLOR_BLACK;
  4017ca:	2400      	movs	r4, #0
  4017cc:	60ac      	str	r4, [r5, #8]
	g_ili93xx_display_opt.background_color = COLOR_WHITE;
  4017ce:	f06f 487f 	mvn.w	r8, #4278190080	; 0xff000000
  4017d2:	f8c5 800c 	str.w	r8, [r5, #12]

	/** Switch off backlight */
	aat31xx_disable_backlight();
  4017d6:	4b15      	ldr	r3, [pc, #84]	; (40182c <configure_lcd+0xa4>)
  4017d8:	4798      	blx	r3

	/** Initialize LCD */
	ili93xx_init(&g_ili93xx_display_opt);
  4017da:	4628      	mov	r0, r5
  4017dc:	4b14      	ldr	r3, [pc, #80]	; (401830 <configure_lcd+0xa8>)
  4017de:	4798      	blx	r3

	/** Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  4017e0:	2008      	movs	r0, #8
  4017e2:	4b14      	ldr	r3, [pc, #80]	; (401834 <configure_lcd+0xac>)
  4017e4:	4798      	blx	r3

	ili93xx_set_foreground_color(COLOR_WHITE);
  4017e6:	4640      	mov	r0, r8
  4017e8:	4b13      	ldr	r3, [pc, #76]	; (401838 <configure_lcd+0xb0>)
  4017ea:	4798      	blx	r3
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH,ILI93XX_LCD_HEIGHT);
  4017ec:	463b      	mov	r3, r7
  4017ee:	4632      	mov	r2, r6
  4017f0:	4621      	mov	r1, r4
  4017f2:	4620      	mov	r0, r4
  4017f4:	4d11      	ldr	r5, [pc, #68]	; (40183c <configure_lcd+0xb4>)
  4017f6:	47a8      	blx	r5

	/** Turn on LCD */
	ili93xx_display_on();
  4017f8:	4b11      	ldr	r3, [pc, #68]	; (401840 <configure_lcd+0xb8>)
  4017fa:	4798      	blx	r3
	ili93xx_set_cursor_position(0, 0);
  4017fc:	4621      	mov	r1, r4
  4017fe:	4620      	mov	r0, r4
  401800:	4b10      	ldr	r3, [pc, #64]	; (401844 <configure_lcd+0xbc>)
  401802:	4798      	blx	r3
  401804:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401808:	00401261 	.word	0x00401261
  40180c:	400e0000 	.word	0x400e0000
  401810:	004001f5 	.word	0x004001f5
  401814:	0a0a0404 	.word	0x0a0a0404
  401818:	004001fb 	.word	0x004001fb
  40181c:	0016000a 	.word	0x0016000a
  401820:	00400203 	.word	0x00400203
  401824:	0040020b 	.word	0x0040020b
  401828:	20000e78 	.word	0x20000e78
  40182c:	004001d1 	.word	0x004001d1
  401830:	00400539 	.word	0x00400539
  401834:	00400175 	.word	0x00400175
  401838:	00400451 	.word	0x00400451
  40183c:	00400899 	.word	0x00400899
  401840:	0040041d 	.word	0x0040041d
  401844:	00400511 	.word	0x00400511

00401848 <configure_adc>:
	NVIC_EnableIRQ( PIN_PUSHBUTTON_1_ID);
}


void configure_adc(void)
{
  401848:	b538      	push	{r3, r4, r5, lr}
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(ID_ADC);
  40184a:	201d      	movs	r0, #29
  40184c:	4b13      	ldr	r3, [pc, #76]	; (40189c <configure_adc+0x54>)
  40184e:	4798      	blx	r3
	*/
	/* Formula:
	*     Startup  Time = startup value / ADCClock
	*     Startup time = 64 / 6.4MHz = 10 us
	*/
	adc_init(ADC, sysclk_get_cpu_hz(), 6400000, STARTUP_TIME);
  401850:	4c13      	ldr	r4, [pc, #76]	; (4018a0 <configure_adc+0x58>)
  401852:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  401856:	4a13      	ldr	r2, [pc, #76]	; (4018a4 <configure_adc+0x5c>)
  401858:	4913      	ldr	r1, [pc, #76]	; (4018a8 <configure_adc+0x60>)
  40185a:	4620      	mov	r0, r4
  40185c:	4d13      	ldr	r5, [pc, #76]	; (4018ac <configure_adc+0x64>)
  40185e:	47a8      	blx	r5
	*
	*     Transfer Time = (1 * 2 + 3) / 6.4MHz = 781 ns
	*     Tracking Time = (1 + 1) / 6.4MHz = 312 ns
	*     Settling Time = 3 / 6.4MHz = 469 ns
	*/
	adc_configure_timing(ADC, TRACKING_TIME	, ADC_SETTLING_TIME_3, TRANSFER_PERIOD);
  401860:	2302      	movs	r3, #2
  401862:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
  401866:	210f      	movs	r1, #15
  401868:	4620      	mov	r0, r4
  40186a:	4d11      	ldr	r5, [pc, #68]	; (4018b0 <configure_adc+0x68>)
  40186c:	47a8      	blx	r5

	adc_configure_trigger(ADC, ADC_TRIG_SW, 0); //trigger de software, 0- free running mode
  40186e:	2200      	movs	r2, #0
  401870:	4611      	mov	r1, r2
  401872:	4620      	mov	r0, r4
  401874:	4b0f      	ldr	r3, [pc, #60]	; (4018b4 <configure_adc+0x6c>)
  401876:	4798      	blx	r3

	/* Enable channel for potentiometer. */
	adc_enable_channel(ADC, ADC_CHANNEL); //habilitanto o potenciometro
  401878:	2105      	movs	r1, #5
  40187a:	4620      	mov	r0, r4
  40187c:	4b0e      	ldr	r3, [pc, #56]	; (4018b8 <configure_adc+0x70>)
  40187e:	4798      	blx	r3
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401880:	4b0e      	ldr	r3, [pc, #56]	; (4018bc <configure_adc+0x74>)
  401882:	2250      	movs	r2, #80	; 0x50
  401884:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401888:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40188c:	601a      	str	r2, [r3, #0]
	NVIC_SetPriority(ADC_IRQn, 5);
	/* Enable ADC interrupt. */
	NVIC_EnableIRQ(ADC_IRQn);

	/* Enable ADC channel interrupt. */
	adc_enable_interrupt(ADC, ADC_IER_DRDY); //interrupcao data ready
  40188e:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  401892:	4620      	mov	r0, r4
  401894:	4b0a      	ldr	r3, [pc, #40]	; (4018c0 <configure_adc+0x78>)
  401896:	4798      	blx	r3
  401898:	bd38      	pop	{r3, r4, r5, pc}
  40189a:	bf00      	nop
  40189c:	00401261 	.word	0x00401261
  4018a0:	40038000 	.word	0x40038000
  4018a4:	0061a800 	.word	0x0061a800
  4018a8:	07270e00 	.word	0x07270e00
  4018ac:	00400a11 	.word	0x00400a11
  4018b0:	00400a53 	.word	0x00400a53
  4018b4:	00400a45 	.word	0x00400a45
  4018b8:	00400a75 	.word	0x00400a75
  4018bc:	e000e100 	.word	0xe000e100
  4018c0:	00400a83 	.word	0x00400a83

004018c4 <main>:

/************************************************************************/
/* MAIN                                                                 */
/************************************************************************/
int main(void)
{
  4018c4:	b500      	push	{lr}
  4018c6:	b085      	sub	sp, #20
	sysclk_init();
  4018c8:	4b41      	ldr	r3, [pc, #260]	; (4019d0 <main+0x10c>)
  4018ca:	4798      	blx	r3
	board_init();
  4018cc:	4b41      	ldr	r3, [pc, #260]	; (4019d4 <main+0x110>)
  4018ce:	4798      	blx	r3

	configure_lcd();
  4018d0:	4b41      	ldr	r3, [pc, #260]	; (4019d8 <main+0x114>)
  4018d2:	4798      	blx	r3
	configure_adc();
  4018d4:	4b41      	ldr	r3, [pc, #260]	; (4019dc <main+0x118>)
  4018d6:	4798      	blx	r3
	//configure_botao();


	inicializacao_UART();
  4018d8:	4b41      	ldr	r3, [pc, #260]	; (4019e0 <main+0x11c>)
  4018da:	4798      	blx	r3
	pmc_enable_periph_clk(ID_TC);
  4018dc:	2017      	movs	r0, #23
  4018de:	4b41      	ldr	r3, [pc, #260]	; (4019e4 <main+0x120>)
  4018e0:	4798      	blx	r3
	tc_find_mck_divisor( freq_desejada, ul_sysclk, &ul_div, &ul_tcclks,	BOARD_MCK);
  4018e2:	4c41      	ldr	r4, [pc, #260]	; (4019e8 <main+0x124>)
  4018e4:	9400      	str	r4, [sp, #0]
  4018e6:	ab03      	add	r3, sp, #12
  4018e8:	aa02      	add	r2, sp, #8
  4018ea:	4621      	mov	r1, r4
  4018ec:	2064      	movs	r0, #100	; 0x64
  4018ee:	4d3f      	ldr	r5, [pc, #252]	; (4019ec <main+0x128>)
  4018f0:	47a8      	blx	r5
	tc_init(TC, CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  4018f2:	4d3f      	ldr	r5, [pc, #252]	; (4019f0 <main+0x12c>)
  4018f4:	9a03      	ldr	r2, [sp, #12]
  4018f6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  4018fa:	2100      	movs	r1, #0
  4018fc:	4628      	mov	r0, r5
  4018fe:	4b3d      	ldr	r3, [pc, #244]	; (4019f4 <main+0x130>)
  401900:	4798      	blx	r3
	counts = (ul_sysclk/ul_div)/freq_desejada;
  401902:	9a02      	ldr	r2, [sp, #8]
  401904:	fbb4 f2f2 	udiv	r2, r4, r2
  401908:	4b3b      	ldr	r3, [pc, #236]	; (4019f8 <main+0x134>)
  40190a:	fba3 3202 	umull	r3, r2, r3, r2
	tc_write_rc(TC, CHANNEL, counts);
  40190e:	0952      	lsrs	r2, r2, #5
  401910:	2100      	movs	r1, #0
  401912:	4628      	mov	r0, r5
  401914:	4b39      	ldr	r3, [pc, #228]	; (4019fc <main+0x138>)
  401916:	4798      	blx	r3
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401918:	4b39      	ldr	r3, [pc, #228]	; (401a00 <main+0x13c>)
  40191a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  40191e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401922:	2140      	movs	r1, #64	; 0x40
  401924:	f883 1317 	strb.w	r1, [r3, #791]	; 0x317
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401928:	601a      	str	r2, [r3, #0]
	tc_enable_interrupt(TC,	CHANNEL, TC_IER_CPCS);
  40192a:	2210      	movs	r2, #16
  40192c:	2100      	movs	r1, #0
  40192e:	4628      	mov	r0, r5
  401930:	4b34      	ldr	r3, [pc, #208]	; (401a04 <main+0x140>)
  401932:	4798      	blx	r3
	tc_start(TC, CHANNEL);
  401934:	2100      	movs	r1, #0
  401936:	4628      	mov	r0, r5
  401938:	4b33      	ldr	r3, [pc, #204]	; (401a08 <main+0x144>)
  40193a:	4798      	blx	r3
	tc_config(100);


PIOA->PIO_PER |= LED_VERDE |LED_AZUL;
  40193c:	4b33      	ldr	r3, [pc, #204]	; (401a0c <main+0x148>)
  40193e:	681a      	ldr	r2, [r3, #0]
  401940:	f442 12c0 	orr.w	r2, r2, #1572864	; 0x180000
  401944:	601a      	str	r2, [r3, #0]
PIOA->PIO_OER |= LED_VERDE |LED_AZUL;
  401946:	691a      	ldr	r2, [r3, #16]
  401948:	f442 12c0 	orr.w	r2, r2, #1572864	; 0x180000
  40194c:	611a      	str	r2, [r3, #16]
//PIOA->PIO_CODR |= LED_VERDE |LED_AZUL;

PIOB->PIO_PER |= SEN;
  40194e:	4a30      	ldr	r2, [pc, #192]	; (401a10 <main+0x14c>)
  401950:	6811      	ldr	r1, [r2, #0]
  401952:	f041 0108 	orr.w	r1, r1, #8
  401956:	6011      	str	r1, [r2, #0]
PIOB->PIO_ODR |= SEN;
  401958:	6951      	ldr	r1, [r2, #20]
  40195a:	f041 0108 	orr.w	r1, r1, #8
  40195e:	6151      	str	r1, [r2, #20]

PIOA->PIO_PER |= analogico;
  401960:	681a      	ldr	r2, [r3, #0]
  401962:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  401966:	601a      	str	r2, [r3, #0]
PIOA->PIO_ODR |= analogico;
  401968:	695a      	ldr	r2, [r3, #20]
  40196a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40196e:	615a      	str	r2, [r3, #20]
	//Configura os PIOs de saida (LEDs)
	//pio_set_output(PIOA, PIO_PA19, LOW, DISABLE, ENABLE);
	//pio_set_output(PIOA, PIO_PA20, LOW, DISABLE, ENABLE);

	/** Draw text on the LCD */
	ili93xx_set_foreground_color(COLOR_BLACK);
  401970:	2000      	movs	r0, #0
  401972:	4b28      	ldr	r3, [pc, #160]	; (401a14 <main+0x150>)
  401974:	4798      	blx	r3
	ili93xx_draw_string(10, 20, (uint8_t *)"Aula - ADC");
  401976:	4a28      	ldr	r2, [pc, #160]	; (401a18 <main+0x154>)
  401978:	2114      	movs	r1, #20
  40197a:	200a      	movs	r0, #10
  40197c:	4b27      	ldr	r3, [pc, #156]	; (401a1c <main+0x158>)
  40197e:	4798      	blx	r3

	while (1) {
		
		
		
		while(!(PIOB->PIO_PDSR & SEN)){
  401980:	f505 2551 	add.w	r5, r5, #856064	; 0xd1000
			
		}
		
		
		while((PIOB->PIO_PDSR & SEN)){
			PIOA->PIO_CODR |= LED_AZUL;
  401984:	f104 5463 	add.w	r4, r4, #952107008	; 0x38c00000
  401988:	f504 141c 	add.w	r4, r4, #2555904	; 0x270000
			delay_s(5);
  40198c:	4e24      	ldr	r6, [pc, #144]	; (401a20 <main+0x15c>)
  40198e:	e00a      	b.n	4019a6 <main+0xe2>
			PIOA->PIO_SODR |= LED_AZUL;
  401990:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401992:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
  401996:	6323      	str	r3, [r4, #48]	; 0x30
			PIOA->PIO_CODR |= LED_VERDE;
  401998:	6b63      	ldr	r3, [r4, #52]	; 0x34
  40199a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40199e:	6363      	str	r3, [r4, #52]	; 0x34
			delay_s(5);
  4019a0:	4630      	mov	r0, r6
  4019a2:	4b20      	ldr	r3, [pc, #128]	; (401a24 <main+0x160>)
  4019a4:	4798      	blx	r3
		while(!(PIOB->PIO_PDSR & SEN)){
  4019a6:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4019a8:	f013 0f08 	tst.w	r3, #8
  4019ac:	d0f0      	beq.n	401990 <main+0xcc>
		while((PIOB->PIO_PDSR & SEN)){
  4019ae:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4019b0:	f013 0f08 	tst.w	r3, #8
  4019b4:	d0f7      	beq.n	4019a6 <main+0xe2>
			PIOA->PIO_CODR |= LED_AZUL;
  4019b6:	6b63      	ldr	r3, [r4, #52]	; 0x34
  4019b8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
  4019bc:	6363      	str	r3, [r4, #52]	; 0x34
			PIOA->PIO_SODR |= LED_VERDE;
  4019be:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4019c0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4019c4:	6323      	str	r3, [r4, #48]	; 0x30
		while((PIOB->PIO_PDSR & SEN)){
  4019c6:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4019c8:	f013 0f08 	tst.w	r3, #8
  4019cc:	d1f3      	bne.n	4019b6 <main+0xf2>
  4019ce:	e7ea      	b.n	4019a6 <main+0xe2>
  4019d0:	00400c09 	.word	0x00400c09
  4019d4:	00400c6d 	.word	0x00400c6d
  4019d8:	00401789 	.word	0x00401789
  4019dc:	00401849 	.word	0x00401849
  4019e0:	0040165d 	.word	0x0040165d
  4019e4:	00401261 	.word	0x00401261
  4019e8:	07270e00 	.word	0x07270e00
  4019ec:	00400ac3 	.word	0x00400ac3
  4019f0:	40010000 	.word	0x40010000
  4019f4:	00400a8b 	.word	0x00400a8b
  4019f8:	51eb851f 	.word	0x51eb851f
  4019fc:	00400aab 	.word	0x00400aab
  401a00:	e000e100 	.word	0xe000e100
  401a04:	00400ab3 	.word	0x00400ab3
  401a08:	00400aa3 	.word	0x00400aa3
  401a0c:	400e0e00 	.word	0x400e0e00
  401a10:	400e1000 	.word	0x400e1000
  401a14:	00400451 	.word	0x00400451
  401a18:	00407174 	.word	0x00407174
  401a1c:	00400961 	.word	0x00400961
  401a20:	028df2b7 	.word	0x028df2b7
  401a24:	20000001 	.word	0x20000001

00401a28 <__libc_init_array>:
  401a28:	b570      	push	{r4, r5, r6, lr}
  401a2a:	4e0f      	ldr	r6, [pc, #60]	; (401a68 <__libc_init_array+0x40>)
  401a2c:	4d0f      	ldr	r5, [pc, #60]	; (401a6c <__libc_init_array+0x44>)
  401a2e:	1b76      	subs	r6, r6, r5
  401a30:	10b6      	asrs	r6, r6, #2
  401a32:	bf18      	it	ne
  401a34:	2400      	movne	r4, #0
  401a36:	d005      	beq.n	401a44 <__libc_init_array+0x1c>
  401a38:	3401      	adds	r4, #1
  401a3a:	f855 3b04 	ldr.w	r3, [r5], #4
  401a3e:	4798      	blx	r3
  401a40:	42a6      	cmp	r6, r4
  401a42:	d1f9      	bne.n	401a38 <__libc_init_array+0x10>
  401a44:	4e0a      	ldr	r6, [pc, #40]	; (401a70 <__libc_init_array+0x48>)
  401a46:	4d0b      	ldr	r5, [pc, #44]	; (401a74 <__libc_init_array+0x4c>)
  401a48:	1b76      	subs	r6, r6, r5
  401a4a:	f005 fcdd 	bl	407408 <_init>
  401a4e:	10b6      	asrs	r6, r6, #2
  401a50:	bf18      	it	ne
  401a52:	2400      	movne	r4, #0
  401a54:	d006      	beq.n	401a64 <__libc_init_array+0x3c>
  401a56:	3401      	adds	r4, #1
  401a58:	f855 3b04 	ldr.w	r3, [r5], #4
  401a5c:	4798      	blx	r3
  401a5e:	42a6      	cmp	r6, r4
  401a60:	d1f9      	bne.n	401a56 <__libc_init_array+0x2e>
  401a62:	bd70      	pop	{r4, r5, r6, pc}
  401a64:	bd70      	pop	{r4, r5, r6, pc}
  401a66:	bf00      	nop
  401a68:	00407414 	.word	0x00407414
  401a6c:	00407414 	.word	0x00407414
  401a70:	0040741c 	.word	0x0040741c
  401a74:	00407414 	.word	0x00407414

00401a78 <memset>:
  401a78:	b470      	push	{r4, r5, r6}
  401a7a:	0786      	lsls	r6, r0, #30
  401a7c:	d046      	beq.n	401b0c <memset+0x94>
  401a7e:	1e54      	subs	r4, r2, #1
  401a80:	2a00      	cmp	r2, #0
  401a82:	d041      	beq.n	401b08 <memset+0x90>
  401a84:	b2ca      	uxtb	r2, r1
  401a86:	4603      	mov	r3, r0
  401a88:	e002      	b.n	401a90 <memset+0x18>
  401a8a:	f114 34ff 	adds.w	r4, r4, #4294967295
  401a8e:	d33b      	bcc.n	401b08 <memset+0x90>
  401a90:	f803 2b01 	strb.w	r2, [r3], #1
  401a94:	079d      	lsls	r5, r3, #30
  401a96:	d1f8      	bne.n	401a8a <memset+0x12>
  401a98:	2c03      	cmp	r4, #3
  401a9a:	d92e      	bls.n	401afa <memset+0x82>
  401a9c:	b2cd      	uxtb	r5, r1
  401a9e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401aa2:	2c0f      	cmp	r4, #15
  401aa4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401aa8:	d919      	bls.n	401ade <memset+0x66>
  401aaa:	f103 0210 	add.w	r2, r3, #16
  401aae:	4626      	mov	r6, r4
  401ab0:	3e10      	subs	r6, #16
  401ab2:	2e0f      	cmp	r6, #15
  401ab4:	f842 5c10 	str.w	r5, [r2, #-16]
  401ab8:	f842 5c0c 	str.w	r5, [r2, #-12]
  401abc:	f842 5c08 	str.w	r5, [r2, #-8]
  401ac0:	f842 5c04 	str.w	r5, [r2, #-4]
  401ac4:	f102 0210 	add.w	r2, r2, #16
  401ac8:	d8f2      	bhi.n	401ab0 <memset+0x38>
  401aca:	f1a4 0210 	sub.w	r2, r4, #16
  401ace:	f022 020f 	bic.w	r2, r2, #15
  401ad2:	f004 040f 	and.w	r4, r4, #15
  401ad6:	3210      	adds	r2, #16
  401ad8:	2c03      	cmp	r4, #3
  401ada:	4413      	add	r3, r2
  401adc:	d90d      	bls.n	401afa <memset+0x82>
  401ade:	461e      	mov	r6, r3
  401ae0:	4622      	mov	r2, r4
  401ae2:	3a04      	subs	r2, #4
  401ae4:	2a03      	cmp	r2, #3
  401ae6:	f846 5b04 	str.w	r5, [r6], #4
  401aea:	d8fa      	bhi.n	401ae2 <memset+0x6a>
  401aec:	1f22      	subs	r2, r4, #4
  401aee:	f022 0203 	bic.w	r2, r2, #3
  401af2:	3204      	adds	r2, #4
  401af4:	4413      	add	r3, r2
  401af6:	f004 0403 	and.w	r4, r4, #3
  401afa:	b12c      	cbz	r4, 401b08 <memset+0x90>
  401afc:	b2c9      	uxtb	r1, r1
  401afe:	441c      	add	r4, r3
  401b00:	f803 1b01 	strb.w	r1, [r3], #1
  401b04:	429c      	cmp	r4, r3
  401b06:	d1fb      	bne.n	401b00 <memset+0x88>
  401b08:	bc70      	pop	{r4, r5, r6}
  401b0a:	4770      	bx	lr
  401b0c:	4614      	mov	r4, r2
  401b0e:	4603      	mov	r3, r0
  401b10:	e7c2      	b.n	401a98 <memset+0x20>
  401b12:	bf00      	nop

00401b14 <setbuf>:
  401b14:	2900      	cmp	r1, #0
  401b16:	bf0c      	ite	eq
  401b18:	2202      	moveq	r2, #2
  401b1a:	2200      	movne	r2, #0
  401b1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401b20:	f000 b800 	b.w	401b24 <setvbuf>

00401b24 <setvbuf>:
  401b24:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401b28:	4c61      	ldr	r4, [pc, #388]	; (401cb0 <setvbuf+0x18c>)
  401b2a:	6825      	ldr	r5, [r4, #0]
  401b2c:	b083      	sub	sp, #12
  401b2e:	4604      	mov	r4, r0
  401b30:	460f      	mov	r7, r1
  401b32:	4690      	mov	r8, r2
  401b34:	461e      	mov	r6, r3
  401b36:	b115      	cbz	r5, 401b3e <setvbuf+0x1a>
  401b38:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401b3a:	2b00      	cmp	r3, #0
  401b3c:	d064      	beq.n	401c08 <setvbuf+0xe4>
  401b3e:	f1b8 0f02 	cmp.w	r8, #2
  401b42:	d006      	beq.n	401b52 <setvbuf+0x2e>
  401b44:	f1b8 0f01 	cmp.w	r8, #1
  401b48:	f200 809f 	bhi.w	401c8a <setvbuf+0x166>
  401b4c:	2e00      	cmp	r6, #0
  401b4e:	f2c0 809c 	blt.w	401c8a <setvbuf+0x166>
  401b52:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401b54:	07d8      	lsls	r0, r3, #31
  401b56:	d534      	bpl.n	401bc2 <setvbuf+0x9e>
  401b58:	4621      	mov	r1, r4
  401b5a:	4628      	mov	r0, r5
  401b5c:	f002 fbda 	bl	404314 <_fflush_r>
  401b60:	6b21      	ldr	r1, [r4, #48]	; 0x30
  401b62:	b141      	cbz	r1, 401b76 <setvbuf+0x52>
  401b64:	f104 0340 	add.w	r3, r4, #64	; 0x40
  401b68:	4299      	cmp	r1, r3
  401b6a:	d002      	beq.n	401b72 <setvbuf+0x4e>
  401b6c:	4628      	mov	r0, r5
  401b6e:	f002 fccb 	bl	404508 <_free_r>
  401b72:	2300      	movs	r3, #0
  401b74:	6323      	str	r3, [r4, #48]	; 0x30
  401b76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401b7a:	2200      	movs	r2, #0
  401b7c:	61a2      	str	r2, [r4, #24]
  401b7e:	6062      	str	r2, [r4, #4]
  401b80:	061a      	lsls	r2, r3, #24
  401b82:	d43a      	bmi.n	401bfa <setvbuf+0xd6>
  401b84:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  401b88:	f023 0303 	bic.w	r3, r3, #3
  401b8c:	f1b8 0f02 	cmp.w	r8, #2
  401b90:	81a3      	strh	r3, [r4, #12]
  401b92:	d01d      	beq.n	401bd0 <setvbuf+0xac>
  401b94:	ab01      	add	r3, sp, #4
  401b96:	466a      	mov	r2, sp
  401b98:	4621      	mov	r1, r4
  401b9a:	4628      	mov	r0, r5
  401b9c:	f002 fdda 	bl	404754 <__swhatbuf_r>
  401ba0:	89a3      	ldrh	r3, [r4, #12]
  401ba2:	4318      	orrs	r0, r3
  401ba4:	81a0      	strh	r0, [r4, #12]
  401ba6:	2e00      	cmp	r6, #0
  401ba8:	d132      	bne.n	401c10 <setvbuf+0xec>
  401baa:	9e00      	ldr	r6, [sp, #0]
  401bac:	4630      	mov	r0, r6
  401bae:	f002 fdff 	bl	4047b0 <malloc>
  401bb2:	4607      	mov	r7, r0
  401bb4:	2800      	cmp	r0, #0
  401bb6:	d06b      	beq.n	401c90 <setvbuf+0x16c>
  401bb8:	89a3      	ldrh	r3, [r4, #12]
  401bba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401bbe:	81a3      	strh	r3, [r4, #12]
  401bc0:	e028      	b.n	401c14 <setvbuf+0xf0>
  401bc2:	89a3      	ldrh	r3, [r4, #12]
  401bc4:	0599      	lsls	r1, r3, #22
  401bc6:	d4c7      	bmi.n	401b58 <setvbuf+0x34>
  401bc8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401bca:	f002 fdbf 	bl	40474c <__retarget_lock_acquire_recursive>
  401bce:	e7c3      	b.n	401b58 <setvbuf+0x34>
  401bd0:	2500      	movs	r5, #0
  401bd2:	6e61      	ldr	r1, [r4, #100]	; 0x64
  401bd4:	2600      	movs	r6, #0
  401bd6:	f104 0243 	add.w	r2, r4, #67	; 0x43
  401bda:	f043 0302 	orr.w	r3, r3, #2
  401bde:	2001      	movs	r0, #1
  401be0:	60a6      	str	r6, [r4, #8]
  401be2:	07ce      	lsls	r6, r1, #31
  401be4:	81a3      	strh	r3, [r4, #12]
  401be6:	6022      	str	r2, [r4, #0]
  401be8:	6122      	str	r2, [r4, #16]
  401bea:	6160      	str	r0, [r4, #20]
  401bec:	d401      	bmi.n	401bf2 <setvbuf+0xce>
  401bee:	0598      	lsls	r0, r3, #22
  401bf0:	d53e      	bpl.n	401c70 <setvbuf+0x14c>
  401bf2:	4628      	mov	r0, r5
  401bf4:	b003      	add	sp, #12
  401bf6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401bfa:	6921      	ldr	r1, [r4, #16]
  401bfc:	4628      	mov	r0, r5
  401bfe:	f002 fc83 	bl	404508 <_free_r>
  401c02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401c06:	e7bd      	b.n	401b84 <setvbuf+0x60>
  401c08:	4628      	mov	r0, r5
  401c0a:	f002 fbdb 	bl	4043c4 <__sinit>
  401c0e:	e796      	b.n	401b3e <setvbuf+0x1a>
  401c10:	2f00      	cmp	r7, #0
  401c12:	d0cb      	beq.n	401bac <setvbuf+0x88>
  401c14:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401c16:	2b00      	cmp	r3, #0
  401c18:	d033      	beq.n	401c82 <setvbuf+0x15e>
  401c1a:	9b00      	ldr	r3, [sp, #0]
  401c1c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  401c20:	6027      	str	r7, [r4, #0]
  401c22:	429e      	cmp	r6, r3
  401c24:	bf1c      	itt	ne
  401c26:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  401c2a:	81a2      	strhne	r2, [r4, #12]
  401c2c:	f1b8 0f01 	cmp.w	r8, #1
  401c30:	bf04      	itt	eq
  401c32:	f042 0201 	orreq.w	r2, r2, #1
  401c36:	81a2      	strheq	r2, [r4, #12]
  401c38:	b292      	uxth	r2, r2
  401c3a:	f012 0308 	ands.w	r3, r2, #8
  401c3e:	6127      	str	r7, [r4, #16]
  401c40:	6166      	str	r6, [r4, #20]
  401c42:	d00e      	beq.n	401c62 <setvbuf+0x13e>
  401c44:	07d1      	lsls	r1, r2, #31
  401c46:	d51a      	bpl.n	401c7e <setvbuf+0x15a>
  401c48:	6e65      	ldr	r5, [r4, #100]	; 0x64
  401c4a:	4276      	negs	r6, r6
  401c4c:	2300      	movs	r3, #0
  401c4e:	f015 0501 	ands.w	r5, r5, #1
  401c52:	61a6      	str	r6, [r4, #24]
  401c54:	60a3      	str	r3, [r4, #8]
  401c56:	d009      	beq.n	401c6c <setvbuf+0x148>
  401c58:	2500      	movs	r5, #0
  401c5a:	4628      	mov	r0, r5
  401c5c:	b003      	add	sp, #12
  401c5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401c62:	60a3      	str	r3, [r4, #8]
  401c64:	6e65      	ldr	r5, [r4, #100]	; 0x64
  401c66:	f015 0501 	ands.w	r5, r5, #1
  401c6a:	d1f5      	bne.n	401c58 <setvbuf+0x134>
  401c6c:	0593      	lsls	r3, r2, #22
  401c6e:	d4c0      	bmi.n	401bf2 <setvbuf+0xce>
  401c70:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401c72:	f002 fd6d 	bl	404750 <__retarget_lock_release_recursive>
  401c76:	4628      	mov	r0, r5
  401c78:	b003      	add	sp, #12
  401c7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401c7e:	60a6      	str	r6, [r4, #8]
  401c80:	e7f0      	b.n	401c64 <setvbuf+0x140>
  401c82:	4628      	mov	r0, r5
  401c84:	f002 fb9e 	bl	4043c4 <__sinit>
  401c88:	e7c7      	b.n	401c1a <setvbuf+0xf6>
  401c8a:	f04f 35ff 	mov.w	r5, #4294967295
  401c8e:	e7b0      	b.n	401bf2 <setvbuf+0xce>
  401c90:	f8dd 9000 	ldr.w	r9, [sp]
  401c94:	45b1      	cmp	r9, r6
  401c96:	d004      	beq.n	401ca2 <setvbuf+0x17e>
  401c98:	4648      	mov	r0, r9
  401c9a:	f002 fd89 	bl	4047b0 <malloc>
  401c9e:	4607      	mov	r7, r0
  401ca0:	b920      	cbnz	r0, 401cac <setvbuf+0x188>
  401ca2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401ca6:	f04f 35ff 	mov.w	r5, #4294967295
  401caa:	e792      	b.n	401bd2 <setvbuf+0xae>
  401cac:	464e      	mov	r6, r9
  401cae:	e783      	b.n	401bb8 <setvbuf+0x94>
  401cb0:	20000028 	.word	0x20000028

00401cb4 <sprintf>:
  401cb4:	b40e      	push	{r1, r2, r3}
  401cb6:	b5f0      	push	{r4, r5, r6, r7, lr}
  401cb8:	b09c      	sub	sp, #112	; 0x70
  401cba:	ab21      	add	r3, sp, #132	; 0x84
  401cbc:	490f      	ldr	r1, [pc, #60]	; (401cfc <sprintf+0x48>)
  401cbe:	f853 2b04 	ldr.w	r2, [r3], #4
  401cc2:	9301      	str	r3, [sp, #4]
  401cc4:	4605      	mov	r5, r0
  401cc6:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401cca:	6808      	ldr	r0, [r1, #0]
  401ccc:	9502      	str	r5, [sp, #8]
  401cce:	f44f 7702 	mov.w	r7, #520	; 0x208
  401cd2:	f64f 76ff 	movw	r6, #65535	; 0xffff
  401cd6:	a902      	add	r1, sp, #8
  401cd8:	9506      	str	r5, [sp, #24]
  401cda:	f8ad 7014 	strh.w	r7, [sp, #20]
  401cde:	9404      	str	r4, [sp, #16]
  401ce0:	9407      	str	r4, [sp, #28]
  401ce2:	f8ad 6016 	strh.w	r6, [sp, #22]
  401ce6:	f000 f879 	bl	401ddc <_svfprintf_r>
  401cea:	9b02      	ldr	r3, [sp, #8]
  401cec:	2200      	movs	r2, #0
  401cee:	701a      	strb	r2, [r3, #0]
  401cf0:	b01c      	add	sp, #112	; 0x70
  401cf2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401cf6:	b003      	add	sp, #12
  401cf8:	4770      	bx	lr
  401cfa:	bf00      	nop
  401cfc:	20000028 	.word	0x20000028

00401d00 <strlen>:
  401d00:	f890 f000 	pld	[r0]
  401d04:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  401d08:	f020 0107 	bic.w	r1, r0, #7
  401d0c:	f06f 0c00 	mvn.w	ip, #0
  401d10:	f010 0407 	ands.w	r4, r0, #7
  401d14:	f891 f020 	pld	[r1, #32]
  401d18:	f040 8049 	bne.w	401dae <strlen+0xae>
  401d1c:	f04f 0400 	mov.w	r4, #0
  401d20:	f06f 0007 	mvn.w	r0, #7
  401d24:	e9d1 2300 	ldrd	r2, r3, [r1]
  401d28:	f891 f040 	pld	[r1, #64]	; 0x40
  401d2c:	f100 0008 	add.w	r0, r0, #8
  401d30:	fa82 f24c 	uadd8	r2, r2, ip
  401d34:	faa4 f28c 	sel	r2, r4, ip
  401d38:	fa83 f34c 	uadd8	r3, r3, ip
  401d3c:	faa2 f38c 	sel	r3, r2, ip
  401d40:	bb4b      	cbnz	r3, 401d96 <strlen+0x96>
  401d42:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  401d46:	fa82 f24c 	uadd8	r2, r2, ip
  401d4a:	f100 0008 	add.w	r0, r0, #8
  401d4e:	faa4 f28c 	sel	r2, r4, ip
  401d52:	fa83 f34c 	uadd8	r3, r3, ip
  401d56:	faa2 f38c 	sel	r3, r2, ip
  401d5a:	b9e3      	cbnz	r3, 401d96 <strlen+0x96>
  401d5c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  401d60:	fa82 f24c 	uadd8	r2, r2, ip
  401d64:	f100 0008 	add.w	r0, r0, #8
  401d68:	faa4 f28c 	sel	r2, r4, ip
  401d6c:	fa83 f34c 	uadd8	r3, r3, ip
  401d70:	faa2 f38c 	sel	r3, r2, ip
  401d74:	b97b      	cbnz	r3, 401d96 <strlen+0x96>
  401d76:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  401d7a:	f101 0120 	add.w	r1, r1, #32
  401d7e:	fa82 f24c 	uadd8	r2, r2, ip
  401d82:	f100 0008 	add.w	r0, r0, #8
  401d86:	faa4 f28c 	sel	r2, r4, ip
  401d8a:	fa83 f34c 	uadd8	r3, r3, ip
  401d8e:	faa2 f38c 	sel	r3, r2, ip
  401d92:	2b00      	cmp	r3, #0
  401d94:	d0c6      	beq.n	401d24 <strlen+0x24>
  401d96:	2a00      	cmp	r2, #0
  401d98:	bf04      	itt	eq
  401d9a:	3004      	addeq	r0, #4
  401d9c:	461a      	moveq	r2, r3
  401d9e:	ba12      	rev	r2, r2
  401da0:	fab2 f282 	clz	r2, r2
  401da4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  401da8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  401dac:	4770      	bx	lr
  401dae:	e9d1 2300 	ldrd	r2, r3, [r1]
  401db2:	f004 0503 	and.w	r5, r4, #3
  401db6:	f1c4 0000 	rsb	r0, r4, #0
  401dba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  401dbe:	f014 0f04 	tst.w	r4, #4
  401dc2:	f891 f040 	pld	[r1, #64]	; 0x40
  401dc6:	fa0c f505 	lsl.w	r5, ip, r5
  401dca:	ea62 0205 	orn	r2, r2, r5
  401dce:	bf1c      	itt	ne
  401dd0:	ea63 0305 	ornne	r3, r3, r5
  401dd4:	4662      	movne	r2, ip
  401dd6:	f04f 0400 	mov.w	r4, #0
  401dda:	e7a9      	b.n	401d30 <strlen+0x30>

00401ddc <_svfprintf_r>:
  401ddc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401de0:	b0c3      	sub	sp, #268	; 0x10c
  401de2:	460c      	mov	r4, r1
  401de4:	910b      	str	r1, [sp, #44]	; 0x2c
  401de6:	4692      	mov	sl, r2
  401de8:	930f      	str	r3, [sp, #60]	; 0x3c
  401dea:	900c      	str	r0, [sp, #48]	; 0x30
  401dec:	f002 fc9c 	bl	404728 <_localeconv_r>
  401df0:	6803      	ldr	r3, [r0, #0]
  401df2:	931a      	str	r3, [sp, #104]	; 0x68
  401df4:	4618      	mov	r0, r3
  401df6:	f7ff ff83 	bl	401d00 <strlen>
  401dfa:	89a3      	ldrh	r3, [r4, #12]
  401dfc:	9019      	str	r0, [sp, #100]	; 0x64
  401dfe:	0619      	lsls	r1, r3, #24
  401e00:	d503      	bpl.n	401e0a <_svfprintf_r+0x2e>
  401e02:	6923      	ldr	r3, [r4, #16]
  401e04:	2b00      	cmp	r3, #0
  401e06:	f001 8003 	beq.w	402e10 <_svfprintf_r+0x1034>
  401e0a:	2300      	movs	r3, #0
  401e0c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  401e10:	9313      	str	r3, [sp, #76]	; 0x4c
  401e12:	9315      	str	r3, [sp, #84]	; 0x54
  401e14:	9314      	str	r3, [sp, #80]	; 0x50
  401e16:	9327      	str	r3, [sp, #156]	; 0x9c
  401e18:	9326      	str	r3, [sp, #152]	; 0x98
  401e1a:	9318      	str	r3, [sp, #96]	; 0x60
  401e1c:	931b      	str	r3, [sp, #108]	; 0x6c
  401e1e:	9309      	str	r3, [sp, #36]	; 0x24
  401e20:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  401e24:	46c8      	mov	r8, r9
  401e26:	9316      	str	r3, [sp, #88]	; 0x58
  401e28:	9317      	str	r3, [sp, #92]	; 0x5c
  401e2a:	f89a 3000 	ldrb.w	r3, [sl]
  401e2e:	4654      	mov	r4, sl
  401e30:	b1e3      	cbz	r3, 401e6c <_svfprintf_r+0x90>
  401e32:	2b25      	cmp	r3, #37	; 0x25
  401e34:	d102      	bne.n	401e3c <_svfprintf_r+0x60>
  401e36:	e019      	b.n	401e6c <_svfprintf_r+0x90>
  401e38:	2b25      	cmp	r3, #37	; 0x25
  401e3a:	d003      	beq.n	401e44 <_svfprintf_r+0x68>
  401e3c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401e40:	2b00      	cmp	r3, #0
  401e42:	d1f9      	bne.n	401e38 <_svfprintf_r+0x5c>
  401e44:	eba4 050a 	sub.w	r5, r4, sl
  401e48:	b185      	cbz	r5, 401e6c <_svfprintf_r+0x90>
  401e4a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401e4c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401e4e:	f8c8 a000 	str.w	sl, [r8]
  401e52:	3301      	adds	r3, #1
  401e54:	442a      	add	r2, r5
  401e56:	2b07      	cmp	r3, #7
  401e58:	f8c8 5004 	str.w	r5, [r8, #4]
  401e5c:	9227      	str	r2, [sp, #156]	; 0x9c
  401e5e:	9326      	str	r3, [sp, #152]	; 0x98
  401e60:	dc7f      	bgt.n	401f62 <_svfprintf_r+0x186>
  401e62:	f108 0808 	add.w	r8, r8, #8
  401e66:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401e68:	442b      	add	r3, r5
  401e6a:	9309      	str	r3, [sp, #36]	; 0x24
  401e6c:	7823      	ldrb	r3, [r4, #0]
  401e6e:	2b00      	cmp	r3, #0
  401e70:	d07f      	beq.n	401f72 <_svfprintf_r+0x196>
  401e72:	2300      	movs	r3, #0
  401e74:	461a      	mov	r2, r3
  401e76:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401e7a:	4619      	mov	r1, r3
  401e7c:	930d      	str	r3, [sp, #52]	; 0x34
  401e7e:	469b      	mov	fp, r3
  401e80:	f04f 30ff 	mov.w	r0, #4294967295
  401e84:	7863      	ldrb	r3, [r4, #1]
  401e86:	900a      	str	r0, [sp, #40]	; 0x28
  401e88:	f104 0a01 	add.w	sl, r4, #1
  401e8c:	f10a 0a01 	add.w	sl, sl, #1
  401e90:	f1a3 0020 	sub.w	r0, r3, #32
  401e94:	2858      	cmp	r0, #88	; 0x58
  401e96:	f200 83c1 	bhi.w	40261c <_svfprintf_r+0x840>
  401e9a:	e8df f010 	tbh	[pc, r0, lsl #1]
  401e9e:	0238      	.short	0x0238
  401ea0:	03bf03bf 	.word	0x03bf03bf
  401ea4:	03bf0240 	.word	0x03bf0240
  401ea8:	03bf03bf 	.word	0x03bf03bf
  401eac:	03bf03bf 	.word	0x03bf03bf
  401eb0:	024503bf 	.word	0x024503bf
  401eb4:	03bf0203 	.word	0x03bf0203
  401eb8:	026b005d 	.word	0x026b005d
  401ebc:	028603bf 	.word	0x028603bf
  401ec0:	039d039d 	.word	0x039d039d
  401ec4:	039d039d 	.word	0x039d039d
  401ec8:	039d039d 	.word	0x039d039d
  401ecc:	039d039d 	.word	0x039d039d
  401ed0:	03bf039d 	.word	0x03bf039d
  401ed4:	03bf03bf 	.word	0x03bf03bf
  401ed8:	03bf03bf 	.word	0x03bf03bf
  401edc:	03bf03bf 	.word	0x03bf03bf
  401ee0:	03bf03bf 	.word	0x03bf03bf
  401ee4:	033703bf 	.word	0x033703bf
  401ee8:	03bf0357 	.word	0x03bf0357
  401eec:	03bf0357 	.word	0x03bf0357
  401ef0:	03bf03bf 	.word	0x03bf03bf
  401ef4:	039803bf 	.word	0x039803bf
  401ef8:	03bf03bf 	.word	0x03bf03bf
  401efc:	03bf03ad 	.word	0x03bf03ad
  401f00:	03bf03bf 	.word	0x03bf03bf
  401f04:	03bf03bf 	.word	0x03bf03bf
  401f08:	03bf0259 	.word	0x03bf0259
  401f0c:	031e03bf 	.word	0x031e03bf
  401f10:	03bf03bf 	.word	0x03bf03bf
  401f14:	03bf03bf 	.word	0x03bf03bf
  401f18:	03bf03bf 	.word	0x03bf03bf
  401f1c:	03bf03bf 	.word	0x03bf03bf
  401f20:	03bf03bf 	.word	0x03bf03bf
  401f24:	02db02c6 	.word	0x02db02c6
  401f28:	03570357 	.word	0x03570357
  401f2c:	028b0357 	.word	0x028b0357
  401f30:	03bf02db 	.word	0x03bf02db
  401f34:	029003bf 	.word	0x029003bf
  401f38:	029d03bf 	.word	0x029d03bf
  401f3c:	02b401cc 	.word	0x02b401cc
  401f40:	03bf0208 	.word	0x03bf0208
  401f44:	03bf01e1 	.word	0x03bf01e1
  401f48:	03bf007e 	.word	0x03bf007e
  401f4c:	020d03bf 	.word	0x020d03bf
  401f50:	980d      	ldr	r0, [sp, #52]	; 0x34
  401f52:	930f      	str	r3, [sp, #60]	; 0x3c
  401f54:	4240      	negs	r0, r0
  401f56:	900d      	str	r0, [sp, #52]	; 0x34
  401f58:	f04b 0b04 	orr.w	fp, fp, #4
  401f5c:	f89a 3000 	ldrb.w	r3, [sl]
  401f60:	e794      	b.n	401e8c <_svfprintf_r+0xb0>
  401f62:	aa25      	add	r2, sp, #148	; 0x94
  401f64:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401f66:	980c      	ldr	r0, [sp, #48]	; 0x30
  401f68:	f003 fd42 	bl	4059f0 <__ssprint_r>
  401f6c:	b940      	cbnz	r0, 401f80 <_svfprintf_r+0x1a4>
  401f6e:	46c8      	mov	r8, r9
  401f70:	e779      	b.n	401e66 <_svfprintf_r+0x8a>
  401f72:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  401f74:	b123      	cbz	r3, 401f80 <_svfprintf_r+0x1a4>
  401f76:	980c      	ldr	r0, [sp, #48]	; 0x30
  401f78:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401f7a:	aa25      	add	r2, sp, #148	; 0x94
  401f7c:	f003 fd38 	bl	4059f0 <__ssprint_r>
  401f80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401f82:	899b      	ldrh	r3, [r3, #12]
  401f84:	f013 0f40 	tst.w	r3, #64	; 0x40
  401f88:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401f8a:	bf18      	it	ne
  401f8c:	f04f 33ff 	movne.w	r3, #4294967295
  401f90:	9309      	str	r3, [sp, #36]	; 0x24
  401f92:	9809      	ldr	r0, [sp, #36]	; 0x24
  401f94:	b043      	add	sp, #268	; 0x10c
  401f96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401f9a:	f01b 0f20 	tst.w	fp, #32
  401f9e:	9311      	str	r3, [sp, #68]	; 0x44
  401fa0:	f040 81dd 	bne.w	40235e <_svfprintf_r+0x582>
  401fa4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401fa6:	f01b 0f10 	tst.w	fp, #16
  401faa:	4613      	mov	r3, r2
  401fac:	f040 856e 	bne.w	402a8c <_svfprintf_r+0xcb0>
  401fb0:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401fb4:	f000 856a 	beq.w	402a8c <_svfprintf_r+0xcb0>
  401fb8:	8814      	ldrh	r4, [r2, #0]
  401fba:	3204      	adds	r2, #4
  401fbc:	2500      	movs	r5, #0
  401fbe:	2301      	movs	r3, #1
  401fc0:	920f      	str	r2, [sp, #60]	; 0x3c
  401fc2:	2700      	movs	r7, #0
  401fc4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  401fc8:	990a      	ldr	r1, [sp, #40]	; 0x28
  401fca:	1c4a      	adds	r2, r1, #1
  401fcc:	f000 8265 	beq.w	40249a <_svfprintf_r+0x6be>
  401fd0:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  401fd4:	9207      	str	r2, [sp, #28]
  401fd6:	ea54 0205 	orrs.w	r2, r4, r5
  401fda:	f040 8264 	bne.w	4024a6 <_svfprintf_r+0x6ca>
  401fde:	2900      	cmp	r1, #0
  401fe0:	f040 843c 	bne.w	40285c <_svfprintf_r+0xa80>
  401fe4:	2b00      	cmp	r3, #0
  401fe6:	f040 84d7 	bne.w	402998 <_svfprintf_r+0xbbc>
  401fea:	f01b 0301 	ands.w	r3, fp, #1
  401fee:	930e      	str	r3, [sp, #56]	; 0x38
  401ff0:	f000 8604 	beq.w	402bfc <_svfprintf_r+0xe20>
  401ff4:	ae42      	add	r6, sp, #264	; 0x108
  401ff6:	2330      	movs	r3, #48	; 0x30
  401ff8:	f806 3d41 	strb.w	r3, [r6, #-65]!
  401ffc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401ffe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402000:	4293      	cmp	r3, r2
  402002:	bfb8      	it	lt
  402004:	4613      	movlt	r3, r2
  402006:	9308      	str	r3, [sp, #32]
  402008:	2300      	movs	r3, #0
  40200a:	9312      	str	r3, [sp, #72]	; 0x48
  40200c:	b117      	cbz	r7, 402014 <_svfprintf_r+0x238>
  40200e:	9b08      	ldr	r3, [sp, #32]
  402010:	3301      	adds	r3, #1
  402012:	9308      	str	r3, [sp, #32]
  402014:	9b07      	ldr	r3, [sp, #28]
  402016:	f013 0302 	ands.w	r3, r3, #2
  40201a:	9310      	str	r3, [sp, #64]	; 0x40
  40201c:	d002      	beq.n	402024 <_svfprintf_r+0x248>
  40201e:	9b08      	ldr	r3, [sp, #32]
  402020:	3302      	adds	r3, #2
  402022:	9308      	str	r3, [sp, #32]
  402024:	9b07      	ldr	r3, [sp, #28]
  402026:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  40202a:	f040 830e 	bne.w	40264a <_svfprintf_r+0x86e>
  40202e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402030:	9a08      	ldr	r2, [sp, #32]
  402032:	eba3 0b02 	sub.w	fp, r3, r2
  402036:	f1bb 0f00 	cmp.w	fp, #0
  40203a:	f340 8306 	ble.w	40264a <_svfprintf_r+0x86e>
  40203e:	f1bb 0f10 	cmp.w	fp, #16
  402042:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402044:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402046:	dd29      	ble.n	40209c <_svfprintf_r+0x2c0>
  402048:	4643      	mov	r3, r8
  40204a:	4621      	mov	r1, r4
  40204c:	46a8      	mov	r8, r5
  40204e:	2710      	movs	r7, #16
  402050:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402052:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402054:	e006      	b.n	402064 <_svfprintf_r+0x288>
  402056:	f1ab 0b10 	sub.w	fp, fp, #16
  40205a:	f1bb 0f10 	cmp.w	fp, #16
  40205e:	f103 0308 	add.w	r3, r3, #8
  402062:	dd18      	ble.n	402096 <_svfprintf_r+0x2ba>
  402064:	3201      	adds	r2, #1
  402066:	48b7      	ldr	r0, [pc, #732]	; (402344 <_svfprintf_r+0x568>)
  402068:	9226      	str	r2, [sp, #152]	; 0x98
  40206a:	3110      	adds	r1, #16
  40206c:	2a07      	cmp	r2, #7
  40206e:	9127      	str	r1, [sp, #156]	; 0x9c
  402070:	e883 0081 	stmia.w	r3, {r0, r7}
  402074:	ddef      	ble.n	402056 <_svfprintf_r+0x27a>
  402076:	aa25      	add	r2, sp, #148	; 0x94
  402078:	4629      	mov	r1, r5
  40207a:	4620      	mov	r0, r4
  40207c:	f003 fcb8 	bl	4059f0 <__ssprint_r>
  402080:	2800      	cmp	r0, #0
  402082:	f47f af7d 	bne.w	401f80 <_svfprintf_r+0x1a4>
  402086:	f1ab 0b10 	sub.w	fp, fp, #16
  40208a:	f1bb 0f10 	cmp.w	fp, #16
  40208e:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402090:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402092:	464b      	mov	r3, r9
  402094:	dce6      	bgt.n	402064 <_svfprintf_r+0x288>
  402096:	4645      	mov	r5, r8
  402098:	460c      	mov	r4, r1
  40209a:	4698      	mov	r8, r3
  40209c:	3201      	adds	r2, #1
  40209e:	4ba9      	ldr	r3, [pc, #676]	; (402344 <_svfprintf_r+0x568>)
  4020a0:	9226      	str	r2, [sp, #152]	; 0x98
  4020a2:	445c      	add	r4, fp
  4020a4:	2a07      	cmp	r2, #7
  4020a6:	9427      	str	r4, [sp, #156]	; 0x9c
  4020a8:	e888 0808 	stmia.w	r8, {r3, fp}
  4020ac:	f300 8498 	bgt.w	4029e0 <_svfprintf_r+0xc04>
  4020b0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4020b4:	f108 0808 	add.w	r8, r8, #8
  4020b8:	b177      	cbz	r7, 4020d8 <_svfprintf_r+0x2fc>
  4020ba:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4020bc:	3301      	adds	r3, #1
  4020be:	3401      	adds	r4, #1
  4020c0:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  4020c4:	2201      	movs	r2, #1
  4020c6:	2b07      	cmp	r3, #7
  4020c8:	9427      	str	r4, [sp, #156]	; 0x9c
  4020ca:	9326      	str	r3, [sp, #152]	; 0x98
  4020cc:	e888 0006 	stmia.w	r8, {r1, r2}
  4020d0:	f300 83db 	bgt.w	40288a <_svfprintf_r+0xaae>
  4020d4:	f108 0808 	add.w	r8, r8, #8
  4020d8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4020da:	b16b      	cbz	r3, 4020f8 <_svfprintf_r+0x31c>
  4020dc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4020de:	3301      	adds	r3, #1
  4020e0:	3402      	adds	r4, #2
  4020e2:	a91e      	add	r1, sp, #120	; 0x78
  4020e4:	2202      	movs	r2, #2
  4020e6:	2b07      	cmp	r3, #7
  4020e8:	9427      	str	r4, [sp, #156]	; 0x9c
  4020ea:	9326      	str	r3, [sp, #152]	; 0x98
  4020ec:	e888 0006 	stmia.w	r8, {r1, r2}
  4020f0:	f300 83d6 	bgt.w	4028a0 <_svfprintf_r+0xac4>
  4020f4:	f108 0808 	add.w	r8, r8, #8
  4020f8:	2d80      	cmp	r5, #128	; 0x80
  4020fa:	f000 8315 	beq.w	402728 <_svfprintf_r+0x94c>
  4020fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402100:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402102:	1a9f      	subs	r7, r3, r2
  402104:	2f00      	cmp	r7, #0
  402106:	dd36      	ble.n	402176 <_svfprintf_r+0x39a>
  402108:	2f10      	cmp	r7, #16
  40210a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40210c:	4d8e      	ldr	r5, [pc, #568]	; (402348 <_svfprintf_r+0x56c>)
  40210e:	dd27      	ble.n	402160 <_svfprintf_r+0x384>
  402110:	4642      	mov	r2, r8
  402112:	4621      	mov	r1, r4
  402114:	46b0      	mov	r8, r6
  402116:	f04f 0b10 	mov.w	fp, #16
  40211a:	462e      	mov	r6, r5
  40211c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40211e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402120:	e004      	b.n	40212c <_svfprintf_r+0x350>
  402122:	3f10      	subs	r7, #16
  402124:	2f10      	cmp	r7, #16
  402126:	f102 0208 	add.w	r2, r2, #8
  40212a:	dd15      	ble.n	402158 <_svfprintf_r+0x37c>
  40212c:	3301      	adds	r3, #1
  40212e:	3110      	adds	r1, #16
  402130:	2b07      	cmp	r3, #7
  402132:	9127      	str	r1, [sp, #156]	; 0x9c
  402134:	9326      	str	r3, [sp, #152]	; 0x98
  402136:	e882 0840 	stmia.w	r2, {r6, fp}
  40213a:	ddf2      	ble.n	402122 <_svfprintf_r+0x346>
  40213c:	aa25      	add	r2, sp, #148	; 0x94
  40213e:	4629      	mov	r1, r5
  402140:	4620      	mov	r0, r4
  402142:	f003 fc55 	bl	4059f0 <__ssprint_r>
  402146:	2800      	cmp	r0, #0
  402148:	f47f af1a 	bne.w	401f80 <_svfprintf_r+0x1a4>
  40214c:	3f10      	subs	r7, #16
  40214e:	2f10      	cmp	r7, #16
  402150:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402152:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402154:	464a      	mov	r2, r9
  402156:	dce9      	bgt.n	40212c <_svfprintf_r+0x350>
  402158:	4635      	mov	r5, r6
  40215a:	460c      	mov	r4, r1
  40215c:	4646      	mov	r6, r8
  40215e:	4690      	mov	r8, r2
  402160:	3301      	adds	r3, #1
  402162:	443c      	add	r4, r7
  402164:	2b07      	cmp	r3, #7
  402166:	9427      	str	r4, [sp, #156]	; 0x9c
  402168:	9326      	str	r3, [sp, #152]	; 0x98
  40216a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40216e:	f300 8381 	bgt.w	402874 <_svfprintf_r+0xa98>
  402172:	f108 0808 	add.w	r8, r8, #8
  402176:	9b07      	ldr	r3, [sp, #28]
  402178:	05df      	lsls	r7, r3, #23
  40217a:	f100 8268 	bmi.w	40264e <_svfprintf_r+0x872>
  40217e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402180:	990e      	ldr	r1, [sp, #56]	; 0x38
  402182:	f8c8 6000 	str.w	r6, [r8]
  402186:	3301      	adds	r3, #1
  402188:	440c      	add	r4, r1
  40218a:	2b07      	cmp	r3, #7
  40218c:	9427      	str	r4, [sp, #156]	; 0x9c
  40218e:	f8c8 1004 	str.w	r1, [r8, #4]
  402192:	9326      	str	r3, [sp, #152]	; 0x98
  402194:	f300 834d 	bgt.w	402832 <_svfprintf_r+0xa56>
  402198:	f108 0808 	add.w	r8, r8, #8
  40219c:	9b07      	ldr	r3, [sp, #28]
  40219e:	075b      	lsls	r3, r3, #29
  4021a0:	d53a      	bpl.n	402218 <_svfprintf_r+0x43c>
  4021a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4021a4:	9a08      	ldr	r2, [sp, #32]
  4021a6:	1a9d      	subs	r5, r3, r2
  4021a8:	2d00      	cmp	r5, #0
  4021aa:	dd35      	ble.n	402218 <_svfprintf_r+0x43c>
  4021ac:	2d10      	cmp	r5, #16
  4021ae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4021b0:	dd20      	ble.n	4021f4 <_svfprintf_r+0x418>
  4021b2:	2610      	movs	r6, #16
  4021b4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4021b6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  4021ba:	e004      	b.n	4021c6 <_svfprintf_r+0x3ea>
  4021bc:	3d10      	subs	r5, #16
  4021be:	2d10      	cmp	r5, #16
  4021c0:	f108 0808 	add.w	r8, r8, #8
  4021c4:	dd16      	ble.n	4021f4 <_svfprintf_r+0x418>
  4021c6:	3301      	adds	r3, #1
  4021c8:	4a5e      	ldr	r2, [pc, #376]	; (402344 <_svfprintf_r+0x568>)
  4021ca:	9326      	str	r3, [sp, #152]	; 0x98
  4021cc:	3410      	adds	r4, #16
  4021ce:	2b07      	cmp	r3, #7
  4021d0:	9427      	str	r4, [sp, #156]	; 0x9c
  4021d2:	e888 0044 	stmia.w	r8, {r2, r6}
  4021d6:	ddf1      	ble.n	4021bc <_svfprintf_r+0x3e0>
  4021d8:	aa25      	add	r2, sp, #148	; 0x94
  4021da:	4659      	mov	r1, fp
  4021dc:	4638      	mov	r0, r7
  4021de:	f003 fc07 	bl	4059f0 <__ssprint_r>
  4021e2:	2800      	cmp	r0, #0
  4021e4:	f47f aecc 	bne.w	401f80 <_svfprintf_r+0x1a4>
  4021e8:	3d10      	subs	r5, #16
  4021ea:	2d10      	cmp	r5, #16
  4021ec:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4021ee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4021f0:	46c8      	mov	r8, r9
  4021f2:	dce8      	bgt.n	4021c6 <_svfprintf_r+0x3ea>
  4021f4:	3301      	adds	r3, #1
  4021f6:	4a53      	ldr	r2, [pc, #332]	; (402344 <_svfprintf_r+0x568>)
  4021f8:	9326      	str	r3, [sp, #152]	; 0x98
  4021fa:	442c      	add	r4, r5
  4021fc:	2b07      	cmp	r3, #7
  4021fe:	9427      	str	r4, [sp, #156]	; 0x9c
  402200:	e888 0024 	stmia.w	r8, {r2, r5}
  402204:	dd08      	ble.n	402218 <_svfprintf_r+0x43c>
  402206:	aa25      	add	r2, sp, #148	; 0x94
  402208:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40220a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40220c:	f003 fbf0 	bl	4059f0 <__ssprint_r>
  402210:	2800      	cmp	r0, #0
  402212:	f47f aeb5 	bne.w	401f80 <_svfprintf_r+0x1a4>
  402216:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402218:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40221a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40221c:	9908      	ldr	r1, [sp, #32]
  40221e:	428a      	cmp	r2, r1
  402220:	bfac      	ite	ge
  402222:	189b      	addge	r3, r3, r2
  402224:	185b      	addlt	r3, r3, r1
  402226:	9309      	str	r3, [sp, #36]	; 0x24
  402228:	2c00      	cmp	r4, #0
  40222a:	f040 830d 	bne.w	402848 <_svfprintf_r+0xa6c>
  40222e:	2300      	movs	r3, #0
  402230:	9326      	str	r3, [sp, #152]	; 0x98
  402232:	46c8      	mov	r8, r9
  402234:	e5f9      	b.n	401e2a <_svfprintf_r+0x4e>
  402236:	9311      	str	r3, [sp, #68]	; 0x44
  402238:	f01b 0320 	ands.w	r3, fp, #32
  40223c:	f040 81e3 	bne.w	402606 <_svfprintf_r+0x82a>
  402240:	f01b 0210 	ands.w	r2, fp, #16
  402244:	f040 842e 	bne.w	402aa4 <_svfprintf_r+0xcc8>
  402248:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  40224c:	f000 842a 	beq.w	402aa4 <_svfprintf_r+0xcc8>
  402250:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402252:	4613      	mov	r3, r2
  402254:	460a      	mov	r2, r1
  402256:	3204      	adds	r2, #4
  402258:	880c      	ldrh	r4, [r1, #0]
  40225a:	920f      	str	r2, [sp, #60]	; 0x3c
  40225c:	2500      	movs	r5, #0
  40225e:	e6b0      	b.n	401fc2 <_svfprintf_r+0x1e6>
  402260:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402262:	9311      	str	r3, [sp, #68]	; 0x44
  402264:	6816      	ldr	r6, [r2, #0]
  402266:	2400      	movs	r4, #0
  402268:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  40226c:	1d15      	adds	r5, r2, #4
  40226e:	2e00      	cmp	r6, #0
  402270:	f000 86a7 	beq.w	402fc2 <_svfprintf_r+0x11e6>
  402274:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402276:	1c53      	adds	r3, r2, #1
  402278:	f000 8609 	beq.w	402e8e <_svfprintf_r+0x10b2>
  40227c:	4621      	mov	r1, r4
  40227e:	4630      	mov	r0, r6
  402280:	f002 fd66 	bl	404d50 <memchr>
  402284:	2800      	cmp	r0, #0
  402286:	f000 86e1 	beq.w	40304c <_svfprintf_r+0x1270>
  40228a:	1b83      	subs	r3, r0, r6
  40228c:	930e      	str	r3, [sp, #56]	; 0x38
  40228e:	940a      	str	r4, [sp, #40]	; 0x28
  402290:	950f      	str	r5, [sp, #60]	; 0x3c
  402292:	f8cd b01c 	str.w	fp, [sp, #28]
  402296:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40229a:	9308      	str	r3, [sp, #32]
  40229c:	9412      	str	r4, [sp, #72]	; 0x48
  40229e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4022a2:	e6b3      	b.n	40200c <_svfprintf_r+0x230>
  4022a4:	f89a 3000 	ldrb.w	r3, [sl]
  4022a8:	2201      	movs	r2, #1
  4022aa:	212b      	movs	r1, #43	; 0x2b
  4022ac:	e5ee      	b.n	401e8c <_svfprintf_r+0xb0>
  4022ae:	f04b 0b20 	orr.w	fp, fp, #32
  4022b2:	f89a 3000 	ldrb.w	r3, [sl]
  4022b6:	e5e9      	b.n	401e8c <_svfprintf_r+0xb0>
  4022b8:	9311      	str	r3, [sp, #68]	; 0x44
  4022ba:	2a00      	cmp	r2, #0
  4022bc:	f040 8795 	bne.w	4031ea <_svfprintf_r+0x140e>
  4022c0:	4b22      	ldr	r3, [pc, #136]	; (40234c <_svfprintf_r+0x570>)
  4022c2:	9318      	str	r3, [sp, #96]	; 0x60
  4022c4:	f01b 0f20 	tst.w	fp, #32
  4022c8:	f040 8111 	bne.w	4024ee <_svfprintf_r+0x712>
  4022cc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4022ce:	f01b 0f10 	tst.w	fp, #16
  4022d2:	4613      	mov	r3, r2
  4022d4:	f040 83e1 	bne.w	402a9a <_svfprintf_r+0xcbe>
  4022d8:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4022dc:	f000 83dd 	beq.w	402a9a <_svfprintf_r+0xcbe>
  4022e0:	3304      	adds	r3, #4
  4022e2:	8814      	ldrh	r4, [r2, #0]
  4022e4:	930f      	str	r3, [sp, #60]	; 0x3c
  4022e6:	2500      	movs	r5, #0
  4022e8:	f01b 0f01 	tst.w	fp, #1
  4022ec:	f000 810c 	beq.w	402508 <_svfprintf_r+0x72c>
  4022f0:	ea54 0305 	orrs.w	r3, r4, r5
  4022f4:	f000 8108 	beq.w	402508 <_svfprintf_r+0x72c>
  4022f8:	2330      	movs	r3, #48	; 0x30
  4022fa:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  4022fe:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  402302:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  402306:	f04b 0b02 	orr.w	fp, fp, #2
  40230a:	2302      	movs	r3, #2
  40230c:	e659      	b.n	401fc2 <_svfprintf_r+0x1e6>
  40230e:	f89a 3000 	ldrb.w	r3, [sl]
  402312:	2900      	cmp	r1, #0
  402314:	f47f adba 	bne.w	401e8c <_svfprintf_r+0xb0>
  402318:	2201      	movs	r2, #1
  40231a:	2120      	movs	r1, #32
  40231c:	e5b6      	b.n	401e8c <_svfprintf_r+0xb0>
  40231e:	f04b 0b01 	orr.w	fp, fp, #1
  402322:	f89a 3000 	ldrb.w	r3, [sl]
  402326:	e5b1      	b.n	401e8c <_svfprintf_r+0xb0>
  402328:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40232a:	6823      	ldr	r3, [r4, #0]
  40232c:	930d      	str	r3, [sp, #52]	; 0x34
  40232e:	4618      	mov	r0, r3
  402330:	2800      	cmp	r0, #0
  402332:	4623      	mov	r3, r4
  402334:	f103 0304 	add.w	r3, r3, #4
  402338:	f6ff ae0a 	blt.w	401f50 <_svfprintf_r+0x174>
  40233c:	930f      	str	r3, [sp, #60]	; 0x3c
  40233e:	f89a 3000 	ldrb.w	r3, [sl]
  402342:	e5a3      	b.n	401e8c <_svfprintf_r+0xb0>
  402344:	004071c8 	.word	0x004071c8
  402348:	004071d8 	.word	0x004071d8
  40234c:	004071a8 	.word	0x004071a8
  402350:	f04b 0b10 	orr.w	fp, fp, #16
  402354:	f01b 0f20 	tst.w	fp, #32
  402358:	9311      	str	r3, [sp, #68]	; 0x44
  40235a:	f43f ae23 	beq.w	401fa4 <_svfprintf_r+0x1c8>
  40235e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402360:	3507      	adds	r5, #7
  402362:	f025 0307 	bic.w	r3, r5, #7
  402366:	f103 0208 	add.w	r2, r3, #8
  40236a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40236e:	920f      	str	r2, [sp, #60]	; 0x3c
  402370:	2301      	movs	r3, #1
  402372:	e626      	b.n	401fc2 <_svfprintf_r+0x1e6>
  402374:	f89a 3000 	ldrb.w	r3, [sl]
  402378:	2b2a      	cmp	r3, #42	; 0x2a
  40237a:	f10a 0401 	add.w	r4, sl, #1
  40237e:	f000 8727 	beq.w	4031d0 <_svfprintf_r+0x13f4>
  402382:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402386:	2809      	cmp	r0, #9
  402388:	46a2      	mov	sl, r4
  40238a:	f200 86ad 	bhi.w	4030e8 <_svfprintf_r+0x130c>
  40238e:	2300      	movs	r3, #0
  402390:	461c      	mov	r4, r3
  402392:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402396:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40239a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40239e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4023a2:	2809      	cmp	r0, #9
  4023a4:	d9f5      	bls.n	402392 <_svfprintf_r+0x5b6>
  4023a6:	940a      	str	r4, [sp, #40]	; 0x28
  4023a8:	e572      	b.n	401e90 <_svfprintf_r+0xb4>
  4023aa:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  4023ae:	f89a 3000 	ldrb.w	r3, [sl]
  4023b2:	e56b      	b.n	401e8c <_svfprintf_r+0xb0>
  4023b4:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  4023b8:	f89a 3000 	ldrb.w	r3, [sl]
  4023bc:	e566      	b.n	401e8c <_svfprintf_r+0xb0>
  4023be:	f89a 3000 	ldrb.w	r3, [sl]
  4023c2:	2b6c      	cmp	r3, #108	; 0x6c
  4023c4:	bf03      	ittte	eq
  4023c6:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  4023ca:	f04b 0b20 	orreq.w	fp, fp, #32
  4023ce:	f10a 0a01 	addeq.w	sl, sl, #1
  4023d2:	f04b 0b10 	orrne.w	fp, fp, #16
  4023d6:	e559      	b.n	401e8c <_svfprintf_r+0xb0>
  4023d8:	2a00      	cmp	r2, #0
  4023da:	f040 8711 	bne.w	403200 <_svfprintf_r+0x1424>
  4023de:	f01b 0f20 	tst.w	fp, #32
  4023e2:	f040 84f9 	bne.w	402dd8 <_svfprintf_r+0xffc>
  4023e6:	f01b 0f10 	tst.w	fp, #16
  4023ea:	f040 84ac 	bne.w	402d46 <_svfprintf_r+0xf6a>
  4023ee:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4023f2:	f000 84a8 	beq.w	402d46 <_svfprintf_r+0xf6a>
  4023f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4023f8:	6813      	ldr	r3, [r2, #0]
  4023fa:	3204      	adds	r2, #4
  4023fc:	920f      	str	r2, [sp, #60]	; 0x3c
  4023fe:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  402402:	801a      	strh	r2, [r3, #0]
  402404:	e511      	b.n	401e2a <_svfprintf_r+0x4e>
  402406:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402408:	4bb3      	ldr	r3, [pc, #716]	; (4026d8 <_svfprintf_r+0x8fc>)
  40240a:	680c      	ldr	r4, [r1, #0]
  40240c:	9318      	str	r3, [sp, #96]	; 0x60
  40240e:	2230      	movs	r2, #48	; 0x30
  402410:	2378      	movs	r3, #120	; 0x78
  402412:	3104      	adds	r1, #4
  402414:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  402418:	9311      	str	r3, [sp, #68]	; 0x44
  40241a:	f04b 0b02 	orr.w	fp, fp, #2
  40241e:	910f      	str	r1, [sp, #60]	; 0x3c
  402420:	2500      	movs	r5, #0
  402422:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  402426:	2302      	movs	r3, #2
  402428:	e5cb      	b.n	401fc2 <_svfprintf_r+0x1e6>
  40242a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40242c:	9311      	str	r3, [sp, #68]	; 0x44
  40242e:	680a      	ldr	r2, [r1, #0]
  402430:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402434:	2300      	movs	r3, #0
  402436:	460a      	mov	r2, r1
  402438:	461f      	mov	r7, r3
  40243a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40243e:	3204      	adds	r2, #4
  402440:	2301      	movs	r3, #1
  402442:	9308      	str	r3, [sp, #32]
  402444:	f8cd b01c 	str.w	fp, [sp, #28]
  402448:	970a      	str	r7, [sp, #40]	; 0x28
  40244a:	9712      	str	r7, [sp, #72]	; 0x48
  40244c:	920f      	str	r2, [sp, #60]	; 0x3c
  40244e:	930e      	str	r3, [sp, #56]	; 0x38
  402450:	ae28      	add	r6, sp, #160	; 0xa0
  402452:	e5df      	b.n	402014 <_svfprintf_r+0x238>
  402454:	9311      	str	r3, [sp, #68]	; 0x44
  402456:	2a00      	cmp	r2, #0
  402458:	f040 86ea 	bne.w	403230 <_svfprintf_r+0x1454>
  40245c:	f01b 0f20 	tst.w	fp, #32
  402460:	d15d      	bne.n	40251e <_svfprintf_r+0x742>
  402462:	f01b 0f10 	tst.w	fp, #16
  402466:	f040 8308 	bne.w	402a7a <_svfprintf_r+0xc9e>
  40246a:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40246e:	f000 8304 	beq.w	402a7a <_svfprintf_r+0xc9e>
  402472:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402474:	f9b1 4000 	ldrsh.w	r4, [r1]
  402478:	3104      	adds	r1, #4
  40247a:	17e5      	asrs	r5, r4, #31
  40247c:	4622      	mov	r2, r4
  40247e:	462b      	mov	r3, r5
  402480:	910f      	str	r1, [sp, #60]	; 0x3c
  402482:	2a00      	cmp	r2, #0
  402484:	f173 0300 	sbcs.w	r3, r3, #0
  402488:	db58      	blt.n	40253c <_svfprintf_r+0x760>
  40248a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40248c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402490:	1c4a      	adds	r2, r1, #1
  402492:	f04f 0301 	mov.w	r3, #1
  402496:	f47f ad9b 	bne.w	401fd0 <_svfprintf_r+0x1f4>
  40249a:	ea54 0205 	orrs.w	r2, r4, r5
  40249e:	f000 81df 	beq.w	402860 <_svfprintf_r+0xa84>
  4024a2:	f8cd b01c 	str.w	fp, [sp, #28]
  4024a6:	2b01      	cmp	r3, #1
  4024a8:	f000 827b 	beq.w	4029a2 <_svfprintf_r+0xbc6>
  4024ac:	2b02      	cmp	r3, #2
  4024ae:	f040 8206 	bne.w	4028be <_svfprintf_r+0xae2>
  4024b2:	9818      	ldr	r0, [sp, #96]	; 0x60
  4024b4:	464e      	mov	r6, r9
  4024b6:	0923      	lsrs	r3, r4, #4
  4024b8:	f004 010f 	and.w	r1, r4, #15
  4024bc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  4024c0:	092a      	lsrs	r2, r5, #4
  4024c2:	461c      	mov	r4, r3
  4024c4:	4615      	mov	r5, r2
  4024c6:	5c43      	ldrb	r3, [r0, r1]
  4024c8:	f806 3d01 	strb.w	r3, [r6, #-1]!
  4024cc:	ea54 0305 	orrs.w	r3, r4, r5
  4024d0:	d1f1      	bne.n	4024b6 <_svfprintf_r+0x6da>
  4024d2:	eba9 0306 	sub.w	r3, r9, r6
  4024d6:	930e      	str	r3, [sp, #56]	; 0x38
  4024d8:	e590      	b.n	401ffc <_svfprintf_r+0x220>
  4024da:	9311      	str	r3, [sp, #68]	; 0x44
  4024dc:	2a00      	cmp	r2, #0
  4024de:	f040 86a3 	bne.w	403228 <_svfprintf_r+0x144c>
  4024e2:	4b7e      	ldr	r3, [pc, #504]	; (4026dc <_svfprintf_r+0x900>)
  4024e4:	9318      	str	r3, [sp, #96]	; 0x60
  4024e6:	f01b 0f20 	tst.w	fp, #32
  4024ea:	f43f aeef 	beq.w	4022cc <_svfprintf_r+0x4f0>
  4024ee:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4024f0:	3507      	adds	r5, #7
  4024f2:	f025 0307 	bic.w	r3, r5, #7
  4024f6:	f103 0208 	add.w	r2, r3, #8
  4024fa:	f01b 0f01 	tst.w	fp, #1
  4024fe:	920f      	str	r2, [sp, #60]	; 0x3c
  402500:	e9d3 4500 	ldrd	r4, r5, [r3]
  402504:	f47f aef4 	bne.w	4022f0 <_svfprintf_r+0x514>
  402508:	2302      	movs	r3, #2
  40250a:	e55a      	b.n	401fc2 <_svfprintf_r+0x1e6>
  40250c:	9311      	str	r3, [sp, #68]	; 0x44
  40250e:	2a00      	cmp	r2, #0
  402510:	f040 8686 	bne.w	403220 <_svfprintf_r+0x1444>
  402514:	f04b 0b10 	orr.w	fp, fp, #16
  402518:	f01b 0f20 	tst.w	fp, #32
  40251c:	d0a1      	beq.n	402462 <_svfprintf_r+0x686>
  40251e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402520:	3507      	adds	r5, #7
  402522:	f025 0507 	bic.w	r5, r5, #7
  402526:	e9d5 2300 	ldrd	r2, r3, [r5]
  40252a:	2a00      	cmp	r2, #0
  40252c:	f105 0108 	add.w	r1, r5, #8
  402530:	461d      	mov	r5, r3
  402532:	f173 0300 	sbcs.w	r3, r3, #0
  402536:	910f      	str	r1, [sp, #60]	; 0x3c
  402538:	4614      	mov	r4, r2
  40253a:	daa6      	bge.n	40248a <_svfprintf_r+0x6ae>
  40253c:	272d      	movs	r7, #45	; 0x2d
  40253e:	4264      	negs	r4, r4
  402540:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402544:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402548:	2301      	movs	r3, #1
  40254a:	e53d      	b.n	401fc8 <_svfprintf_r+0x1ec>
  40254c:	9311      	str	r3, [sp, #68]	; 0x44
  40254e:	2a00      	cmp	r2, #0
  402550:	f040 8662 	bne.w	403218 <_svfprintf_r+0x143c>
  402554:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402556:	3507      	adds	r5, #7
  402558:	f025 0307 	bic.w	r3, r5, #7
  40255c:	f103 0208 	add.w	r2, r3, #8
  402560:	920f      	str	r2, [sp, #60]	; 0x3c
  402562:	681a      	ldr	r2, [r3, #0]
  402564:	9215      	str	r2, [sp, #84]	; 0x54
  402566:	685b      	ldr	r3, [r3, #4]
  402568:	9314      	str	r3, [sp, #80]	; 0x50
  40256a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40256c:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40256e:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  402572:	4628      	mov	r0, r5
  402574:	4621      	mov	r1, r4
  402576:	f04f 32ff 	mov.w	r2, #4294967295
  40257a:	4b59      	ldr	r3, [pc, #356]	; (4026e0 <_svfprintf_r+0x904>)
  40257c:	f004 f872 	bl	406664 <__aeabi_dcmpun>
  402580:	2800      	cmp	r0, #0
  402582:	f040 834a 	bne.w	402c1a <_svfprintf_r+0xe3e>
  402586:	4628      	mov	r0, r5
  402588:	4621      	mov	r1, r4
  40258a:	f04f 32ff 	mov.w	r2, #4294967295
  40258e:	4b54      	ldr	r3, [pc, #336]	; (4026e0 <_svfprintf_r+0x904>)
  402590:	f004 f84a 	bl	406628 <__aeabi_dcmple>
  402594:	2800      	cmp	r0, #0
  402596:	f040 8340 	bne.w	402c1a <_svfprintf_r+0xe3e>
  40259a:	a815      	add	r0, sp, #84	; 0x54
  40259c:	c80d      	ldmia	r0, {r0, r2, r3}
  40259e:	9914      	ldr	r1, [sp, #80]	; 0x50
  4025a0:	f004 f838 	bl	406614 <__aeabi_dcmplt>
  4025a4:	2800      	cmp	r0, #0
  4025a6:	f040 8530 	bne.w	40300a <_svfprintf_r+0x122e>
  4025aa:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4025ae:	4e4d      	ldr	r6, [pc, #308]	; (4026e4 <_svfprintf_r+0x908>)
  4025b0:	4b4d      	ldr	r3, [pc, #308]	; (4026e8 <_svfprintf_r+0x90c>)
  4025b2:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  4025b6:	9007      	str	r0, [sp, #28]
  4025b8:	9811      	ldr	r0, [sp, #68]	; 0x44
  4025ba:	2203      	movs	r2, #3
  4025bc:	2100      	movs	r1, #0
  4025be:	9208      	str	r2, [sp, #32]
  4025c0:	910a      	str	r1, [sp, #40]	; 0x28
  4025c2:	2847      	cmp	r0, #71	; 0x47
  4025c4:	bfd8      	it	le
  4025c6:	461e      	movle	r6, r3
  4025c8:	920e      	str	r2, [sp, #56]	; 0x38
  4025ca:	9112      	str	r1, [sp, #72]	; 0x48
  4025cc:	e51e      	b.n	40200c <_svfprintf_r+0x230>
  4025ce:	f04b 0b08 	orr.w	fp, fp, #8
  4025d2:	f89a 3000 	ldrb.w	r3, [sl]
  4025d6:	e459      	b.n	401e8c <_svfprintf_r+0xb0>
  4025d8:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4025dc:	2300      	movs	r3, #0
  4025de:	461c      	mov	r4, r3
  4025e0:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4025e4:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4025e8:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4025ec:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4025f0:	2809      	cmp	r0, #9
  4025f2:	d9f5      	bls.n	4025e0 <_svfprintf_r+0x804>
  4025f4:	940d      	str	r4, [sp, #52]	; 0x34
  4025f6:	e44b      	b.n	401e90 <_svfprintf_r+0xb4>
  4025f8:	f04b 0b10 	orr.w	fp, fp, #16
  4025fc:	9311      	str	r3, [sp, #68]	; 0x44
  4025fe:	f01b 0320 	ands.w	r3, fp, #32
  402602:	f43f ae1d 	beq.w	402240 <_svfprintf_r+0x464>
  402606:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402608:	3507      	adds	r5, #7
  40260a:	f025 0307 	bic.w	r3, r5, #7
  40260e:	f103 0208 	add.w	r2, r3, #8
  402612:	e9d3 4500 	ldrd	r4, r5, [r3]
  402616:	920f      	str	r2, [sp, #60]	; 0x3c
  402618:	2300      	movs	r3, #0
  40261a:	e4d2      	b.n	401fc2 <_svfprintf_r+0x1e6>
  40261c:	9311      	str	r3, [sp, #68]	; 0x44
  40261e:	2a00      	cmp	r2, #0
  402620:	f040 85e7 	bne.w	4031f2 <_svfprintf_r+0x1416>
  402624:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402626:	2a00      	cmp	r2, #0
  402628:	f43f aca3 	beq.w	401f72 <_svfprintf_r+0x196>
  40262c:	2300      	movs	r3, #0
  40262e:	2101      	movs	r1, #1
  402630:	461f      	mov	r7, r3
  402632:	9108      	str	r1, [sp, #32]
  402634:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402638:	f8cd b01c 	str.w	fp, [sp, #28]
  40263c:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402640:	930a      	str	r3, [sp, #40]	; 0x28
  402642:	9312      	str	r3, [sp, #72]	; 0x48
  402644:	910e      	str	r1, [sp, #56]	; 0x38
  402646:	ae28      	add	r6, sp, #160	; 0xa0
  402648:	e4e4      	b.n	402014 <_svfprintf_r+0x238>
  40264a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40264c:	e534      	b.n	4020b8 <_svfprintf_r+0x2dc>
  40264e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402650:	2b65      	cmp	r3, #101	; 0x65
  402652:	f340 80a7 	ble.w	4027a4 <_svfprintf_r+0x9c8>
  402656:	a815      	add	r0, sp, #84	; 0x54
  402658:	c80d      	ldmia	r0, {r0, r2, r3}
  40265a:	9914      	ldr	r1, [sp, #80]	; 0x50
  40265c:	f003 ffd0 	bl	406600 <__aeabi_dcmpeq>
  402660:	2800      	cmp	r0, #0
  402662:	f000 8150 	beq.w	402906 <_svfprintf_r+0xb2a>
  402666:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402668:	4a20      	ldr	r2, [pc, #128]	; (4026ec <_svfprintf_r+0x910>)
  40266a:	f8c8 2000 	str.w	r2, [r8]
  40266e:	3301      	adds	r3, #1
  402670:	3401      	adds	r4, #1
  402672:	2201      	movs	r2, #1
  402674:	2b07      	cmp	r3, #7
  402676:	9427      	str	r4, [sp, #156]	; 0x9c
  402678:	9326      	str	r3, [sp, #152]	; 0x98
  40267a:	f8c8 2004 	str.w	r2, [r8, #4]
  40267e:	f300 836a 	bgt.w	402d56 <_svfprintf_r+0xf7a>
  402682:	f108 0808 	add.w	r8, r8, #8
  402686:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402688:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40268a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40268c:	4293      	cmp	r3, r2
  40268e:	db03      	blt.n	402698 <_svfprintf_r+0x8bc>
  402690:	9b07      	ldr	r3, [sp, #28]
  402692:	07dd      	lsls	r5, r3, #31
  402694:	f57f ad82 	bpl.w	40219c <_svfprintf_r+0x3c0>
  402698:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40269a:	9919      	ldr	r1, [sp, #100]	; 0x64
  40269c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40269e:	f8c8 2000 	str.w	r2, [r8]
  4026a2:	3301      	adds	r3, #1
  4026a4:	440c      	add	r4, r1
  4026a6:	2b07      	cmp	r3, #7
  4026a8:	f8c8 1004 	str.w	r1, [r8, #4]
  4026ac:	9427      	str	r4, [sp, #156]	; 0x9c
  4026ae:	9326      	str	r3, [sp, #152]	; 0x98
  4026b0:	f300 839e 	bgt.w	402df0 <_svfprintf_r+0x1014>
  4026b4:	f108 0808 	add.w	r8, r8, #8
  4026b8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4026ba:	1e5e      	subs	r6, r3, #1
  4026bc:	2e00      	cmp	r6, #0
  4026be:	f77f ad6d 	ble.w	40219c <_svfprintf_r+0x3c0>
  4026c2:	2e10      	cmp	r6, #16
  4026c4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4026c6:	4d0a      	ldr	r5, [pc, #40]	; (4026f0 <_svfprintf_r+0x914>)
  4026c8:	f340 81f5 	ble.w	402ab6 <_svfprintf_r+0xcda>
  4026cc:	4622      	mov	r2, r4
  4026ce:	2710      	movs	r7, #16
  4026d0:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4026d4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4026d6:	e013      	b.n	402700 <_svfprintf_r+0x924>
  4026d8:	004071a8 	.word	0x004071a8
  4026dc:	00407194 	.word	0x00407194
  4026e0:	7fefffff 	.word	0x7fefffff
  4026e4:	00407188 	.word	0x00407188
  4026e8:	00407184 	.word	0x00407184
  4026ec:	004071c4 	.word	0x004071c4
  4026f0:	004071d8 	.word	0x004071d8
  4026f4:	f108 0808 	add.w	r8, r8, #8
  4026f8:	3e10      	subs	r6, #16
  4026fa:	2e10      	cmp	r6, #16
  4026fc:	f340 81da 	ble.w	402ab4 <_svfprintf_r+0xcd8>
  402700:	3301      	adds	r3, #1
  402702:	3210      	adds	r2, #16
  402704:	2b07      	cmp	r3, #7
  402706:	9227      	str	r2, [sp, #156]	; 0x9c
  402708:	9326      	str	r3, [sp, #152]	; 0x98
  40270a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40270e:	ddf1      	ble.n	4026f4 <_svfprintf_r+0x918>
  402710:	aa25      	add	r2, sp, #148	; 0x94
  402712:	4621      	mov	r1, r4
  402714:	4658      	mov	r0, fp
  402716:	f003 f96b 	bl	4059f0 <__ssprint_r>
  40271a:	2800      	cmp	r0, #0
  40271c:	f47f ac30 	bne.w	401f80 <_svfprintf_r+0x1a4>
  402720:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402722:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402724:	46c8      	mov	r8, r9
  402726:	e7e7      	b.n	4026f8 <_svfprintf_r+0x91c>
  402728:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40272a:	9a08      	ldr	r2, [sp, #32]
  40272c:	1a9f      	subs	r7, r3, r2
  40272e:	2f00      	cmp	r7, #0
  402730:	f77f ace5 	ble.w	4020fe <_svfprintf_r+0x322>
  402734:	2f10      	cmp	r7, #16
  402736:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402738:	4db6      	ldr	r5, [pc, #728]	; (402a14 <_svfprintf_r+0xc38>)
  40273a:	dd27      	ble.n	40278c <_svfprintf_r+0x9b0>
  40273c:	4642      	mov	r2, r8
  40273e:	4621      	mov	r1, r4
  402740:	46b0      	mov	r8, r6
  402742:	f04f 0b10 	mov.w	fp, #16
  402746:	462e      	mov	r6, r5
  402748:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40274a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40274c:	e004      	b.n	402758 <_svfprintf_r+0x97c>
  40274e:	3f10      	subs	r7, #16
  402750:	2f10      	cmp	r7, #16
  402752:	f102 0208 	add.w	r2, r2, #8
  402756:	dd15      	ble.n	402784 <_svfprintf_r+0x9a8>
  402758:	3301      	adds	r3, #1
  40275a:	3110      	adds	r1, #16
  40275c:	2b07      	cmp	r3, #7
  40275e:	9127      	str	r1, [sp, #156]	; 0x9c
  402760:	9326      	str	r3, [sp, #152]	; 0x98
  402762:	e882 0840 	stmia.w	r2, {r6, fp}
  402766:	ddf2      	ble.n	40274e <_svfprintf_r+0x972>
  402768:	aa25      	add	r2, sp, #148	; 0x94
  40276a:	4629      	mov	r1, r5
  40276c:	4620      	mov	r0, r4
  40276e:	f003 f93f 	bl	4059f0 <__ssprint_r>
  402772:	2800      	cmp	r0, #0
  402774:	f47f ac04 	bne.w	401f80 <_svfprintf_r+0x1a4>
  402778:	3f10      	subs	r7, #16
  40277a:	2f10      	cmp	r7, #16
  40277c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40277e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402780:	464a      	mov	r2, r9
  402782:	dce9      	bgt.n	402758 <_svfprintf_r+0x97c>
  402784:	4635      	mov	r5, r6
  402786:	460c      	mov	r4, r1
  402788:	4646      	mov	r6, r8
  40278a:	4690      	mov	r8, r2
  40278c:	3301      	adds	r3, #1
  40278e:	443c      	add	r4, r7
  402790:	2b07      	cmp	r3, #7
  402792:	9427      	str	r4, [sp, #156]	; 0x9c
  402794:	9326      	str	r3, [sp, #152]	; 0x98
  402796:	e888 00a0 	stmia.w	r8, {r5, r7}
  40279a:	f300 8232 	bgt.w	402c02 <_svfprintf_r+0xe26>
  40279e:	f108 0808 	add.w	r8, r8, #8
  4027a2:	e4ac      	b.n	4020fe <_svfprintf_r+0x322>
  4027a4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4027a6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4027a8:	2b01      	cmp	r3, #1
  4027aa:	f340 81fe 	ble.w	402baa <_svfprintf_r+0xdce>
  4027ae:	3701      	adds	r7, #1
  4027b0:	3401      	adds	r4, #1
  4027b2:	2301      	movs	r3, #1
  4027b4:	2f07      	cmp	r7, #7
  4027b6:	9427      	str	r4, [sp, #156]	; 0x9c
  4027b8:	9726      	str	r7, [sp, #152]	; 0x98
  4027ba:	f8c8 6000 	str.w	r6, [r8]
  4027be:	f8c8 3004 	str.w	r3, [r8, #4]
  4027c2:	f300 8203 	bgt.w	402bcc <_svfprintf_r+0xdf0>
  4027c6:	f108 0808 	add.w	r8, r8, #8
  4027ca:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4027cc:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  4027ce:	f8c8 3000 	str.w	r3, [r8]
  4027d2:	3701      	adds	r7, #1
  4027d4:	4414      	add	r4, r2
  4027d6:	2f07      	cmp	r7, #7
  4027d8:	9427      	str	r4, [sp, #156]	; 0x9c
  4027da:	9726      	str	r7, [sp, #152]	; 0x98
  4027dc:	f8c8 2004 	str.w	r2, [r8, #4]
  4027e0:	f300 8200 	bgt.w	402be4 <_svfprintf_r+0xe08>
  4027e4:	f108 0808 	add.w	r8, r8, #8
  4027e8:	a815      	add	r0, sp, #84	; 0x54
  4027ea:	c80d      	ldmia	r0, {r0, r2, r3}
  4027ec:	9914      	ldr	r1, [sp, #80]	; 0x50
  4027ee:	f003 ff07 	bl	406600 <__aeabi_dcmpeq>
  4027f2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4027f4:	2800      	cmp	r0, #0
  4027f6:	f040 8101 	bne.w	4029fc <_svfprintf_r+0xc20>
  4027fa:	3b01      	subs	r3, #1
  4027fc:	3701      	adds	r7, #1
  4027fe:	3601      	adds	r6, #1
  402800:	441c      	add	r4, r3
  402802:	2f07      	cmp	r7, #7
  402804:	9726      	str	r7, [sp, #152]	; 0x98
  402806:	9427      	str	r4, [sp, #156]	; 0x9c
  402808:	f8c8 6000 	str.w	r6, [r8]
  40280c:	f8c8 3004 	str.w	r3, [r8, #4]
  402810:	f300 8127 	bgt.w	402a62 <_svfprintf_r+0xc86>
  402814:	f108 0808 	add.w	r8, r8, #8
  402818:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  40281a:	f8c8 2004 	str.w	r2, [r8, #4]
  40281e:	3701      	adds	r7, #1
  402820:	4414      	add	r4, r2
  402822:	ab21      	add	r3, sp, #132	; 0x84
  402824:	2f07      	cmp	r7, #7
  402826:	9427      	str	r4, [sp, #156]	; 0x9c
  402828:	9726      	str	r7, [sp, #152]	; 0x98
  40282a:	f8c8 3000 	str.w	r3, [r8]
  40282e:	f77f acb3 	ble.w	402198 <_svfprintf_r+0x3bc>
  402832:	aa25      	add	r2, sp, #148	; 0x94
  402834:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402836:	980c      	ldr	r0, [sp, #48]	; 0x30
  402838:	f003 f8da 	bl	4059f0 <__ssprint_r>
  40283c:	2800      	cmp	r0, #0
  40283e:	f47f ab9f 	bne.w	401f80 <_svfprintf_r+0x1a4>
  402842:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402844:	46c8      	mov	r8, r9
  402846:	e4a9      	b.n	40219c <_svfprintf_r+0x3c0>
  402848:	aa25      	add	r2, sp, #148	; 0x94
  40284a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40284c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40284e:	f003 f8cf 	bl	4059f0 <__ssprint_r>
  402852:	2800      	cmp	r0, #0
  402854:	f43f aceb 	beq.w	40222e <_svfprintf_r+0x452>
  402858:	f7ff bb92 	b.w	401f80 <_svfprintf_r+0x1a4>
  40285c:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402860:	2b01      	cmp	r3, #1
  402862:	f000 8134 	beq.w	402ace <_svfprintf_r+0xcf2>
  402866:	2b02      	cmp	r3, #2
  402868:	d125      	bne.n	4028b6 <_svfprintf_r+0xada>
  40286a:	f8cd b01c 	str.w	fp, [sp, #28]
  40286e:	2400      	movs	r4, #0
  402870:	2500      	movs	r5, #0
  402872:	e61e      	b.n	4024b2 <_svfprintf_r+0x6d6>
  402874:	aa25      	add	r2, sp, #148	; 0x94
  402876:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402878:	980c      	ldr	r0, [sp, #48]	; 0x30
  40287a:	f003 f8b9 	bl	4059f0 <__ssprint_r>
  40287e:	2800      	cmp	r0, #0
  402880:	f47f ab7e 	bne.w	401f80 <_svfprintf_r+0x1a4>
  402884:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402886:	46c8      	mov	r8, r9
  402888:	e475      	b.n	402176 <_svfprintf_r+0x39a>
  40288a:	aa25      	add	r2, sp, #148	; 0x94
  40288c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40288e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402890:	f003 f8ae 	bl	4059f0 <__ssprint_r>
  402894:	2800      	cmp	r0, #0
  402896:	f47f ab73 	bne.w	401f80 <_svfprintf_r+0x1a4>
  40289a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40289c:	46c8      	mov	r8, r9
  40289e:	e41b      	b.n	4020d8 <_svfprintf_r+0x2fc>
  4028a0:	aa25      	add	r2, sp, #148	; 0x94
  4028a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4028a4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4028a6:	f003 f8a3 	bl	4059f0 <__ssprint_r>
  4028aa:	2800      	cmp	r0, #0
  4028ac:	f47f ab68 	bne.w	401f80 <_svfprintf_r+0x1a4>
  4028b0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4028b2:	46c8      	mov	r8, r9
  4028b4:	e420      	b.n	4020f8 <_svfprintf_r+0x31c>
  4028b6:	f8cd b01c 	str.w	fp, [sp, #28]
  4028ba:	2400      	movs	r4, #0
  4028bc:	2500      	movs	r5, #0
  4028be:	4649      	mov	r1, r9
  4028c0:	e000      	b.n	4028c4 <_svfprintf_r+0xae8>
  4028c2:	4631      	mov	r1, r6
  4028c4:	08e2      	lsrs	r2, r4, #3
  4028c6:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  4028ca:	08e8      	lsrs	r0, r5, #3
  4028cc:	f004 0307 	and.w	r3, r4, #7
  4028d0:	4605      	mov	r5, r0
  4028d2:	4614      	mov	r4, r2
  4028d4:	3330      	adds	r3, #48	; 0x30
  4028d6:	ea54 0205 	orrs.w	r2, r4, r5
  4028da:	f801 3c01 	strb.w	r3, [r1, #-1]
  4028de:	f101 36ff 	add.w	r6, r1, #4294967295
  4028e2:	d1ee      	bne.n	4028c2 <_svfprintf_r+0xae6>
  4028e4:	9a07      	ldr	r2, [sp, #28]
  4028e6:	07d2      	lsls	r2, r2, #31
  4028e8:	f57f adf3 	bpl.w	4024d2 <_svfprintf_r+0x6f6>
  4028ec:	2b30      	cmp	r3, #48	; 0x30
  4028ee:	f43f adf0 	beq.w	4024d2 <_svfprintf_r+0x6f6>
  4028f2:	3902      	subs	r1, #2
  4028f4:	2330      	movs	r3, #48	; 0x30
  4028f6:	f806 3c01 	strb.w	r3, [r6, #-1]
  4028fa:	eba9 0301 	sub.w	r3, r9, r1
  4028fe:	930e      	str	r3, [sp, #56]	; 0x38
  402900:	460e      	mov	r6, r1
  402902:	f7ff bb7b 	b.w	401ffc <_svfprintf_r+0x220>
  402906:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402908:	2900      	cmp	r1, #0
  40290a:	f340 822e 	ble.w	402d6a <_svfprintf_r+0xf8e>
  40290e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402910:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402912:	4293      	cmp	r3, r2
  402914:	bfa8      	it	ge
  402916:	4613      	movge	r3, r2
  402918:	2b00      	cmp	r3, #0
  40291a:	461f      	mov	r7, r3
  40291c:	dd0d      	ble.n	40293a <_svfprintf_r+0xb5e>
  40291e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402920:	f8c8 6000 	str.w	r6, [r8]
  402924:	3301      	adds	r3, #1
  402926:	443c      	add	r4, r7
  402928:	2b07      	cmp	r3, #7
  40292a:	9427      	str	r4, [sp, #156]	; 0x9c
  40292c:	f8c8 7004 	str.w	r7, [r8, #4]
  402930:	9326      	str	r3, [sp, #152]	; 0x98
  402932:	f300 831f 	bgt.w	402f74 <_svfprintf_r+0x1198>
  402936:	f108 0808 	add.w	r8, r8, #8
  40293a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40293c:	2f00      	cmp	r7, #0
  40293e:	bfa8      	it	ge
  402940:	1bdb      	subge	r3, r3, r7
  402942:	2b00      	cmp	r3, #0
  402944:	461f      	mov	r7, r3
  402946:	f340 80d6 	ble.w	402af6 <_svfprintf_r+0xd1a>
  40294a:	2f10      	cmp	r7, #16
  40294c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40294e:	4d31      	ldr	r5, [pc, #196]	; (402a14 <_svfprintf_r+0xc38>)
  402950:	f340 81ed 	ble.w	402d2e <_svfprintf_r+0xf52>
  402954:	4642      	mov	r2, r8
  402956:	4621      	mov	r1, r4
  402958:	46b0      	mov	r8, r6
  40295a:	f04f 0b10 	mov.w	fp, #16
  40295e:	462e      	mov	r6, r5
  402960:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402962:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402964:	e004      	b.n	402970 <_svfprintf_r+0xb94>
  402966:	3208      	adds	r2, #8
  402968:	3f10      	subs	r7, #16
  40296a:	2f10      	cmp	r7, #16
  40296c:	f340 81db 	ble.w	402d26 <_svfprintf_r+0xf4a>
  402970:	3301      	adds	r3, #1
  402972:	3110      	adds	r1, #16
  402974:	2b07      	cmp	r3, #7
  402976:	9127      	str	r1, [sp, #156]	; 0x9c
  402978:	9326      	str	r3, [sp, #152]	; 0x98
  40297a:	e882 0840 	stmia.w	r2, {r6, fp}
  40297e:	ddf2      	ble.n	402966 <_svfprintf_r+0xb8a>
  402980:	aa25      	add	r2, sp, #148	; 0x94
  402982:	4629      	mov	r1, r5
  402984:	4620      	mov	r0, r4
  402986:	f003 f833 	bl	4059f0 <__ssprint_r>
  40298a:	2800      	cmp	r0, #0
  40298c:	f47f aaf8 	bne.w	401f80 <_svfprintf_r+0x1a4>
  402990:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402992:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402994:	464a      	mov	r2, r9
  402996:	e7e7      	b.n	402968 <_svfprintf_r+0xb8c>
  402998:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40299a:	930e      	str	r3, [sp, #56]	; 0x38
  40299c:	464e      	mov	r6, r9
  40299e:	f7ff bb2d 	b.w	401ffc <_svfprintf_r+0x220>
  4029a2:	2d00      	cmp	r5, #0
  4029a4:	bf08      	it	eq
  4029a6:	2c0a      	cmpeq	r4, #10
  4029a8:	f0c0 808f 	bcc.w	402aca <_svfprintf_r+0xcee>
  4029ac:	464e      	mov	r6, r9
  4029ae:	4620      	mov	r0, r4
  4029b0:	4629      	mov	r1, r5
  4029b2:	220a      	movs	r2, #10
  4029b4:	2300      	movs	r3, #0
  4029b6:	f003 fe93 	bl	4066e0 <__aeabi_uldivmod>
  4029ba:	3230      	adds	r2, #48	; 0x30
  4029bc:	f806 2d01 	strb.w	r2, [r6, #-1]!
  4029c0:	4620      	mov	r0, r4
  4029c2:	4629      	mov	r1, r5
  4029c4:	2300      	movs	r3, #0
  4029c6:	220a      	movs	r2, #10
  4029c8:	f003 fe8a 	bl	4066e0 <__aeabi_uldivmod>
  4029cc:	4604      	mov	r4, r0
  4029ce:	460d      	mov	r5, r1
  4029d0:	ea54 0305 	orrs.w	r3, r4, r5
  4029d4:	d1eb      	bne.n	4029ae <_svfprintf_r+0xbd2>
  4029d6:	eba9 0306 	sub.w	r3, r9, r6
  4029da:	930e      	str	r3, [sp, #56]	; 0x38
  4029dc:	f7ff bb0e 	b.w	401ffc <_svfprintf_r+0x220>
  4029e0:	aa25      	add	r2, sp, #148	; 0x94
  4029e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4029e4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4029e6:	f003 f803 	bl	4059f0 <__ssprint_r>
  4029ea:	2800      	cmp	r0, #0
  4029ec:	f47f aac8 	bne.w	401f80 <_svfprintf_r+0x1a4>
  4029f0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4029f4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4029f6:	46c8      	mov	r8, r9
  4029f8:	f7ff bb5e 	b.w	4020b8 <_svfprintf_r+0x2dc>
  4029fc:	1e5e      	subs	r6, r3, #1
  4029fe:	2e00      	cmp	r6, #0
  402a00:	f77f af0a 	ble.w	402818 <_svfprintf_r+0xa3c>
  402a04:	2e10      	cmp	r6, #16
  402a06:	4d03      	ldr	r5, [pc, #12]	; (402a14 <_svfprintf_r+0xc38>)
  402a08:	dd22      	ble.n	402a50 <_svfprintf_r+0xc74>
  402a0a:	4622      	mov	r2, r4
  402a0c:	f04f 0b10 	mov.w	fp, #16
  402a10:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402a12:	e006      	b.n	402a22 <_svfprintf_r+0xc46>
  402a14:	004071d8 	.word	0x004071d8
  402a18:	3e10      	subs	r6, #16
  402a1a:	2e10      	cmp	r6, #16
  402a1c:	f108 0808 	add.w	r8, r8, #8
  402a20:	dd15      	ble.n	402a4e <_svfprintf_r+0xc72>
  402a22:	3701      	adds	r7, #1
  402a24:	3210      	adds	r2, #16
  402a26:	2f07      	cmp	r7, #7
  402a28:	9227      	str	r2, [sp, #156]	; 0x9c
  402a2a:	9726      	str	r7, [sp, #152]	; 0x98
  402a2c:	e888 0820 	stmia.w	r8, {r5, fp}
  402a30:	ddf2      	ble.n	402a18 <_svfprintf_r+0xc3c>
  402a32:	aa25      	add	r2, sp, #148	; 0x94
  402a34:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a36:	4620      	mov	r0, r4
  402a38:	f002 ffda 	bl	4059f0 <__ssprint_r>
  402a3c:	2800      	cmp	r0, #0
  402a3e:	f47f aa9f 	bne.w	401f80 <_svfprintf_r+0x1a4>
  402a42:	3e10      	subs	r6, #16
  402a44:	2e10      	cmp	r6, #16
  402a46:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402a48:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402a4a:	46c8      	mov	r8, r9
  402a4c:	dce9      	bgt.n	402a22 <_svfprintf_r+0xc46>
  402a4e:	4614      	mov	r4, r2
  402a50:	3701      	adds	r7, #1
  402a52:	4434      	add	r4, r6
  402a54:	2f07      	cmp	r7, #7
  402a56:	9427      	str	r4, [sp, #156]	; 0x9c
  402a58:	9726      	str	r7, [sp, #152]	; 0x98
  402a5a:	e888 0060 	stmia.w	r8, {r5, r6}
  402a5e:	f77f aed9 	ble.w	402814 <_svfprintf_r+0xa38>
  402a62:	aa25      	add	r2, sp, #148	; 0x94
  402a64:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a66:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a68:	f002 ffc2 	bl	4059f0 <__ssprint_r>
  402a6c:	2800      	cmp	r0, #0
  402a6e:	f47f aa87 	bne.w	401f80 <_svfprintf_r+0x1a4>
  402a72:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402a74:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402a76:	46c8      	mov	r8, r9
  402a78:	e6ce      	b.n	402818 <_svfprintf_r+0xa3c>
  402a7a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402a7c:	6814      	ldr	r4, [r2, #0]
  402a7e:	4613      	mov	r3, r2
  402a80:	3304      	adds	r3, #4
  402a82:	17e5      	asrs	r5, r4, #31
  402a84:	930f      	str	r3, [sp, #60]	; 0x3c
  402a86:	4622      	mov	r2, r4
  402a88:	462b      	mov	r3, r5
  402a8a:	e4fa      	b.n	402482 <_svfprintf_r+0x6a6>
  402a8c:	3204      	adds	r2, #4
  402a8e:	681c      	ldr	r4, [r3, #0]
  402a90:	920f      	str	r2, [sp, #60]	; 0x3c
  402a92:	2301      	movs	r3, #1
  402a94:	2500      	movs	r5, #0
  402a96:	f7ff ba94 	b.w	401fc2 <_svfprintf_r+0x1e6>
  402a9a:	681c      	ldr	r4, [r3, #0]
  402a9c:	3304      	adds	r3, #4
  402a9e:	930f      	str	r3, [sp, #60]	; 0x3c
  402aa0:	2500      	movs	r5, #0
  402aa2:	e421      	b.n	4022e8 <_svfprintf_r+0x50c>
  402aa4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402aa6:	460a      	mov	r2, r1
  402aa8:	3204      	adds	r2, #4
  402aaa:	680c      	ldr	r4, [r1, #0]
  402aac:	920f      	str	r2, [sp, #60]	; 0x3c
  402aae:	2500      	movs	r5, #0
  402ab0:	f7ff ba87 	b.w	401fc2 <_svfprintf_r+0x1e6>
  402ab4:	4614      	mov	r4, r2
  402ab6:	3301      	adds	r3, #1
  402ab8:	4434      	add	r4, r6
  402aba:	2b07      	cmp	r3, #7
  402abc:	9427      	str	r4, [sp, #156]	; 0x9c
  402abe:	9326      	str	r3, [sp, #152]	; 0x98
  402ac0:	e888 0060 	stmia.w	r8, {r5, r6}
  402ac4:	f77f ab68 	ble.w	402198 <_svfprintf_r+0x3bc>
  402ac8:	e6b3      	b.n	402832 <_svfprintf_r+0xa56>
  402aca:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402ace:	f8cd b01c 	str.w	fp, [sp, #28]
  402ad2:	ae42      	add	r6, sp, #264	; 0x108
  402ad4:	3430      	adds	r4, #48	; 0x30
  402ad6:	2301      	movs	r3, #1
  402ad8:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402adc:	930e      	str	r3, [sp, #56]	; 0x38
  402ade:	f7ff ba8d 	b.w	401ffc <_svfprintf_r+0x220>
  402ae2:	aa25      	add	r2, sp, #148	; 0x94
  402ae4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ae6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ae8:	f002 ff82 	bl	4059f0 <__ssprint_r>
  402aec:	2800      	cmp	r0, #0
  402aee:	f47f aa47 	bne.w	401f80 <_svfprintf_r+0x1a4>
  402af2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402af4:	46c8      	mov	r8, r9
  402af6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402af8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402afa:	429a      	cmp	r2, r3
  402afc:	db44      	blt.n	402b88 <_svfprintf_r+0xdac>
  402afe:	9b07      	ldr	r3, [sp, #28]
  402b00:	07d9      	lsls	r1, r3, #31
  402b02:	d441      	bmi.n	402b88 <_svfprintf_r+0xdac>
  402b04:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402b06:	9812      	ldr	r0, [sp, #72]	; 0x48
  402b08:	1a9a      	subs	r2, r3, r2
  402b0a:	1a1d      	subs	r5, r3, r0
  402b0c:	4295      	cmp	r5, r2
  402b0e:	bfa8      	it	ge
  402b10:	4615      	movge	r5, r2
  402b12:	2d00      	cmp	r5, #0
  402b14:	dd0e      	ble.n	402b34 <_svfprintf_r+0xd58>
  402b16:	9926      	ldr	r1, [sp, #152]	; 0x98
  402b18:	f8c8 5004 	str.w	r5, [r8, #4]
  402b1c:	3101      	adds	r1, #1
  402b1e:	4406      	add	r6, r0
  402b20:	442c      	add	r4, r5
  402b22:	2907      	cmp	r1, #7
  402b24:	f8c8 6000 	str.w	r6, [r8]
  402b28:	9427      	str	r4, [sp, #156]	; 0x9c
  402b2a:	9126      	str	r1, [sp, #152]	; 0x98
  402b2c:	f300 823b 	bgt.w	402fa6 <_svfprintf_r+0x11ca>
  402b30:	f108 0808 	add.w	r8, r8, #8
  402b34:	2d00      	cmp	r5, #0
  402b36:	bfac      	ite	ge
  402b38:	1b56      	subge	r6, r2, r5
  402b3a:	4616      	movlt	r6, r2
  402b3c:	2e00      	cmp	r6, #0
  402b3e:	f77f ab2d 	ble.w	40219c <_svfprintf_r+0x3c0>
  402b42:	2e10      	cmp	r6, #16
  402b44:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b46:	4db0      	ldr	r5, [pc, #704]	; (402e08 <_svfprintf_r+0x102c>)
  402b48:	ddb5      	ble.n	402ab6 <_svfprintf_r+0xcda>
  402b4a:	4622      	mov	r2, r4
  402b4c:	2710      	movs	r7, #16
  402b4e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402b52:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402b54:	e004      	b.n	402b60 <_svfprintf_r+0xd84>
  402b56:	f108 0808 	add.w	r8, r8, #8
  402b5a:	3e10      	subs	r6, #16
  402b5c:	2e10      	cmp	r6, #16
  402b5e:	dda9      	ble.n	402ab4 <_svfprintf_r+0xcd8>
  402b60:	3301      	adds	r3, #1
  402b62:	3210      	adds	r2, #16
  402b64:	2b07      	cmp	r3, #7
  402b66:	9227      	str	r2, [sp, #156]	; 0x9c
  402b68:	9326      	str	r3, [sp, #152]	; 0x98
  402b6a:	e888 00a0 	stmia.w	r8, {r5, r7}
  402b6e:	ddf2      	ble.n	402b56 <_svfprintf_r+0xd7a>
  402b70:	aa25      	add	r2, sp, #148	; 0x94
  402b72:	4621      	mov	r1, r4
  402b74:	4658      	mov	r0, fp
  402b76:	f002 ff3b 	bl	4059f0 <__ssprint_r>
  402b7a:	2800      	cmp	r0, #0
  402b7c:	f47f aa00 	bne.w	401f80 <_svfprintf_r+0x1a4>
  402b80:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402b82:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b84:	46c8      	mov	r8, r9
  402b86:	e7e8      	b.n	402b5a <_svfprintf_r+0xd7e>
  402b88:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b8a:	9819      	ldr	r0, [sp, #100]	; 0x64
  402b8c:	991a      	ldr	r1, [sp, #104]	; 0x68
  402b8e:	f8c8 1000 	str.w	r1, [r8]
  402b92:	3301      	adds	r3, #1
  402b94:	4404      	add	r4, r0
  402b96:	2b07      	cmp	r3, #7
  402b98:	9427      	str	r4, [sp, #156]	; 0x9c
  402b9a:	f8c8 0004 	str.w	r0, [r8, #4]
  402b9e:	9326      	str	r3, [sp, #152]	; 0x98
  402ba0:	f300 81f5 	bgt.w	402f8e <_svfprintf_r+0x11b2>
  402ba4:	f108 0808 	add.w	r8, r8, #8
  402ba8:	e7ac      	b.n	402b04 <_svfprintf_r+0xd28>
  402baa:	9b07      	ldr	r3, [sp, #28]
  402bac:	07da      	lsls	r2, r3, #31
  402bae:	f53f adfe 	bmi.w	4027ae <_svfprintf_r+0x9d2>
  402bb2:	3701      	adds	r7, #1
  402bb4:	3401      	adds	r4, #1
  402bb6:	2301      	movs	r3, #1
  402bb8:	2f07      	cmp	r7, #7
  402bba:	9427      	str	r4, [sp, #156]	; 0x9c
  402bbc:	9726      	str	r7, [sp, #152]	; 0x98
  402bbe:	f8c8 6000 	str.w	r6, [r8]
  402bc2:	f8c8 3004 	str.w	r3, [r8, #4]
  402bc6:	f77f ae25 	ble.w	402814 <_svfprintf_r+0xa38>
  402bca:	e74a      	b.n	402a62 <_svfprintf_r+0xc86>
  402bcc:	aa25      	add	r2, sp, #148	; 0x94
  402bce:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402bd0:	980c      	ldr	r0, [sp, #48]	; 0x30
  402bd2:	f002 ff0d 	bl	4059f0 <__ssprint_r>
  402bd6:	2800      	cmp	r0, #0
  402bd8:	f47f a9d2 	bne.w	401f80 <_svfprintf_r+0x1a4>
  402bdc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402bde:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402be0:	46c8      	mov	r8, r9
  402be2:	e5f2      	b.n	4027ca <_svfprintf_r+0x9ee>
  402be4:	aa25      	add	r2, sp, #148	; 0x94
  402be6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402be8:	980c      	ldr	r0, [sp, #48]	; 0x30
  402bea:	f002 ff01 	bl	4059f0 <__ssprint_r>
  402bee:	2800      	cmp	r0, #0
  402bf0:	f47f a9c6 	bne.w	401f80 <_svfprintf_r+0x1a4>
  402bf4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402bf6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402bf8:	46c8      	mov	r8, r9
  402bfa:	e5f5      	b.n	4027e8 <_svfprintf_r+0xa0c>
  402bfc:	464e      	mov	r6, r9
  402bfe:	f7ff b9fd 	b.w	401ffc <_svfprintf_r+0x220>
  402c02:	aa25      	add	r2, sp, #148	; 0x94
  402c04:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c06:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c08:	f002 fef2 	bl	4059f0 <__ssprint_r>
  402c0c:	2800      	cmp	r0, #0
  402c0e:	f47f a9b7 	bne.w	401f80 <_svfprintf_r+0x1a4>
  402c12:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c14:	46c8      	mov	r8, r9
  402c16:	f7ff ba72 	b.w	4020fe <_svfprintf_r+0x322>
  402c1a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  402c1c:	4622      	mov	r2, r4
  402c1e:	4620      	mov	r0, r4
  402c20:	9c14      	ldr	r4, [sp, #80]	; 0x50
  402c22:	4623      	mov	r3, r4
  402c24:	4621      	mov	r1, r4
  402c26:	f003 fd1d 	bl	406664 <__aeabi_dcmpun>
  402c2a:	2800      	cmp	r0, #0
  402c2c:	f040 8286 	bne.w	40313c <_svfprintf_r+0x1360>
  402c30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402c32:	3301      	adds	r3, #1
  402c34:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402c36:	f023 0320 	bic.w	r3, r3, #32
  402c3a:	930e      	str	r3, [sp, #56]	; 0x38
  402c3c:	f000 81e2 	beq.w	403004 <_svfprintf_r+0x1228>
  402c40:	2b47      	cmp	r3, #71	; 0x47
  402c42:	f000 811e 	beq.w	402e82 <_svfprintf_r+0x10a6>
  402c46:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  402c4a:	9307      	str	r3, [sp, #28]
  402c4c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402c4e:	1e1f      	subs	r7, r3, #0
  402c50:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402c52:	9308      	str	r3, [sp, #32]
  402c54:	bfbb      	ittet	lt
  402c56:	463b      	movlt	r3, r7
  402c58:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  402c5c:	2300      	movge	r3, #0
  402c5e:	232d      	movlt	r3, #45	; 0x2d
  402c60:	9310      	str	r3, [sp, #64]	; 0x40
  402c62:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402c64:	2b66      	cmp	r3, #102	; 0x66
  402c66:	f000 81bb 	beq.w	402fe0 <_svfprintf_r+0x1204>
  402c6a:	2b46      	cmp	r3, #70	; 0x46
  402c6c:	f000 80df 	beq.w	402e2e <_svfprintf_r+0x1052>
  402c70:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402c72:	9a08      	ldr	r2, [sp, #32]
  402c74:	2b45      	cmp	r3, #69	; 0x45
  402c76:	bf0c      	ite	eq
  402c78:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  402c7a:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  402c7c:	a823      	add	r0, sp, #140	; 0x8c
  402c7e:	a920      	add	r1, sp, #128	; 0x80
  402c80:	bf08      	it	eq
  402c82:	1c5d      	addeq	r5, r3, #1
  402c84:	9004      	str	r0, [sp, #16]
  402c86:	9103      	str	r1, [sp, #12]
  402c88:	a81f      	add	r0, sp, #124	; 0x7c
  402c8a:	2102      	movs	r1, #2
  402c8c:	463b      	mov	r3, r7
  402c8e:	9002      	str	r0, [sp, #8]
  402c90:	9501      	str	r5, [sp, #4]
  402c92:	9100      	str	r1, [sp, #0]
  402c94:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c96:	f000 fb73 	bl	403380 <_dtoa_r>
  402c9a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402c9c:	2b67      	cmp	r3, #103	; 0x67
  402c9e:	4606      	mov	r6, r0
  402ca0:	f040 81e0 	bne.w	403064 <_svfprintf_r+0x1288>
  402ca4:	f01b 0f01 	tst.w	fp, #1
  402ca8:	f000 8246 	beq.w	403138 <_svfprintf_r+0x135c>
  402cac:	1974      	adds	r4, r6, r5
  402cae:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402cb0:	9808      	ldr	r0, [sp, #32]
  402cb2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402cb4:	4639      	mov	r1, r7
  402cb6:	f003 fca3 	bl	406600 <__aeabi_dcmpeq>
  402cba:	2800      	cmp	r0, #0
  402cbc:	f040 8165 	bne.w	402f8a <_svfprintf_r+0x11ae>
  402cc0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402cc2:	42a3      	cmp	r3, r4
  402cc4:	d206      	bcs.n	402cd4 <_svfprintf_r+0xef8>
  402cc6:	2130      	movs	r1, #48	; 0x30
  402cc8:	1c5a      	adds	r2, r3, #1
  402cca:	9223      	str	r2, [sp, #140]	; 0x8c
  402ccc:	7019      	strb	r1, [r3, #0]
  402cce:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402cd0:	429c      	cmp	r4, r3
  402cd2:	d8f9      	bhi.n	402cc8 <_svfprintf_r+0xeec>
  402cd4:	1b9b      	subs	r3, r3, r6
  402cd6:	9313      	str	r3, [sp, #76]	; 0x4c
  402cd8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402cda:	2b47      	cmp	r3, #71	; 0x47
  402cdc:	f000 80e9 	beq.w	402eb2 <_svfprintf_r+0x10d6>
  402ce0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402ce2:	2b65      	cmp	r3, #101	; 0x65
  402ce4:	f340 81cd 	ble.w	403082 <_svfprintf_r+0x12a6>
  402ce8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402cea:	2b66      	cmp	r3, #102	; 0x66
  402cec:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402cee:	9312      	str	r3, [sp, #72]	; 0x48
  402cf0:	f000 819e 	beq.w	403030 <_svfprintf_r+0x1254>
  402cf4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402cf6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402cf8:	4619      	mov	r1, r3
  402cfa:	4291      	cmp	r1, r2
  402cfc:	f300 818a 	bgt.w	403014 <_svfprintf_r+0x1238>
  402d00:	f01b 0f01 	tst.w	fp, #1
  402d04:	f040 8213 	bne.w	40312e <_svfprintf_r+0x1352>
  402d08:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402d0c:	9308      	str	r3, [sp, #32]
  402d0e:	2367      	movs	r3, #103	; 0x67
  402d10:	920e      	str	r2, [sp, #56]	; 0x38
  402d12:	9311      	str	r3, [sp, #68]	; 0x44
  402d14:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402d16:	2b00      	cmp	r3, #0
  402d18:	f040 80c4 	bne.w	402ea4 <_svfprintf_r+0x10c8>
  402d1c:	930a      	str	r3, [sp, #40]	; 0x28
  402d1e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402d22:	f7ff b973 	b.w	40200c <_svfprintf_r+0x230>
  402d26:	4635      	mov	r5, r6
  402d28:	460c      	mov	r4, r1
  402d2a:	4646      	mov	r6, r8
  402d2c:	4690      	mov	r8, r2
  402d2e:	3301      	adds	r3, #1
  402d30:	443c      	add	r4, r7
  402d32:	2b07      	cmp	r3, #7
  402d34:	9427      	str	r4, [sp, #156]	; 0x9c
  402d36:	9326      	str	r3, [sp, #152]	; 0x98
  402d38:	e888 00a0 	stmia.w	r8, {r5, r7}
  402d3c:	f73f aed1 	bgt.w	402ae2 <_svfprintf_r+0xd06>
  402d40:	f108 0808 	add.w	r8, r8, #8
  402d44:	e6d7      	b.n	402af6 <_svfprintf_r+0xd1a>
  402d46:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402d48:	6813      	ldr	r3, [r2, #0]
  402d4a:	3204      	adds	r2, #4
  402d4c:	920f      	str	r2, [sp, #60]	; 0x3c
  402d4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402d50:	601a      	str	r2, [r3, #0]
  402d52:	f7ff b86a 	b.w	401e2a <_svfprintf_r+0x4e>
  402d56:	aa25      	add	r2, sp, #148	; 0x94
  402d58:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d5a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d5c:	f002 fe48 	bl	4059f0 <__ssprint_r>
  402d60:	2800      	cmp	r0, #0
  402d62:	f47f a90d 	bne.w	401f80 <_svfprintf_r+0x1a4>
  402d66:	46c8      	mov	r8, r9
  402d68:	e48d      	b.n	402686 <_svfprintf_r+0x8aa>
  402d6a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d6c:	4a27      	ldr	r2, [pc, #156]	; (402e0c <_svfprintf_r+0x1030>)
  402d6e:	f8c8 2000 	str.w	r2, [r8]
  402d72:	3301      	adds	r3, #1
  402d74:	3401      	adds	r4, #1
  402d76:	2201      	movs	r2, #1
  402d78:	2b07      	cmp	r3, #7
  402d7a:	9427      	str	r4, [sp, #156]	; 0x9c
  402d7c:	9326      	str	r3, [sp, #152]	; 0x98
  402d7e:	f8c8 2004 	str.w	r2, [r8, #4]
  402d82:	dc72      	bgt.n	402e6a <_svfprintf_r+0x108e>
  402d84:	f108 0808 	add.w	r8, r8, #8
  402d88:	b929      	cbnz	r1, 402d96 <_svfprintf_r+0xfba>
  402d8a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402d8c:	b91b      	cbnz	r3, 402d96 <_svfprintf_r+0xfba>
  402d8e:	9b07      	ldr	r3, [sp, #28]
  402d90:	07d8      	lsls	r0, r3, #31
  402d92:	f57f aa03 	bpl.w	40219c <_svfprintf_r+0x3c0>
  402d96:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d98:	9819      	ldr	r0, [sp, #100]	; 0x64
  402d9a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402d9c:	f8c8 2000 	str.w	r2, [r8]
  402da0:	3301      	adds	r3, #1
  402da2:	4602      	mov	r2, r0
  402da4:	4422      	add	r2, r4
  402da6:	2b07      	cmp	r3, #7
  402da8:	9227      	str	r2, [sp, #156]	; 0x9c
  402daa:	f8c8 0004 	str.w	r0, [r8, #4]
  402dae:	9326      	str	r3, [sp, #152]	; 0x98
  402db0:	f300 818d 	bgt.w	4030ce <_svfprintf_r+0x12f2>
  402db4:	f108 0808 	add.w	r8, r8, #8
  402db8:	2900      	cmp	r1, #0
  402dba:	f2c0 8165 	blt.w	403088 <_svfprintf_r+0x12ac>
  402dbe:	9913      	ldr	r1, [sp, #76]	; 0x4c
  402dc0:	f8c8 6000 	str.w	r6, [r8]
  402dc4:	3301      	adds	r3, #1
  402dc6:	188c      	adds	r4, r1, r2
  402dc8:	2b07      	cmp	r3, #7
  402dca:	9427      	str	r4, [sp, #156]	; 0x9c
  402dcc:	9326      	str	r3, [sp, #152]	; 0x98
  402dce:	f8c8 1004 	str.w	r1, [r8, #4]
  402dd2:	f77f a9e1 	ble.w	402198 <_svfprintf_r+0x3bc>
  402dd6:	e52c      	b.n	402832 <_svfprintf_r+0xa56>
  402dd8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402dda:	9909      	ldr	r1, [sp, #36]	; 0x24
  402ddc:	6813      	ldr	r3, [r2, #0]
  402dde:	17cd      	asrs	r5, r1, #31
  402de0:	4608      	mov	r0, r1
  402de2:	3204      	adds	r2, #4
  402de4:	4629      	mov	r1, r5
  402de6:	920f      	str	r2, [sp, #60]	; 0x3c
  402de8:	e9c3 0100 	strd	r0, r1, [r3]
  402dec:	f7ff b81d 	b.w	401e2a <_svfprintf_r+0x4e>
  402df0:	aa25      	add	r2, sp, #148	; 0x94
  402df2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402df4:	980c      	ldr	r0, [sp, #48]	; 0x30
  402df6:	f002 fdfb 	bl	4059f0 <__ssprint_r>
  402dfa:	2800      	cmp	r0, #0
  402dfc:	f47f a8c0 	bne.w	401f80 <_svfprintf_r+0x1a4>
  402e00:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e02:	46c8      	mov	r8, r9
  402e04:	e458      	b.n	4026b8 <_svfprintf_r+0x8dc>
  402e06:	bf00      	nop
  402e08:	004071d8 	.word	0x004071d8
  402e0c:	004071c4 	.word	0x004071c4
  402e10:	2140      	movs	r1, #64	; 0x40
  402e12:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e14:	f001 fcd4 	bl	4047c0 <_malloc_r>
  402e18:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402e1a:	6010      	str	r0, [r2, #0]
  402e1c:	6110      	str	r0, [r2, #16]
  402e1e:	2800      	cmp	r0, #0
  402e20:	f000 81f2 	beq.w	403208 <_svfprintf_r+0x142c>
  402e24:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402e26:	2340      	movs	r3, #64	; 0x40
  402e28:	6153      	str	r3, [r2, #20]
  402e2a:	f7fe bfee 	b.w	401e0a <_svfprintf_r+0x2e>
  402e2e:	a823      	add	r0, sp, #140	; 0x8c
  402e30:	a920      	add	r1, sp, #128	; 0x80
  402e32:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  402e34:	9004      	str	r0, [sp, #16]
  402e36:	9103      	str	r1, [sp, #12]
  402e38:	a81f      	add	r0, sp, #124	; 0x7c
  402e3a:	2103      	movs	r1, #3
  402e3c:	9002      	str	r0, [sp, #8]
  402e3e:	9a08      	ldr	r2, [sp, #32]
  402e40:	9401      	str	r4, [sp, #4]
  402e42:	463b      	mov	r3, r7
  402e44:	9100      	str	r1, [sp, #0]
  402e46:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e48:	f000 fa9a 	bl	403380 <_dtoa_r>
  402e4c:	4625      	mov	r5, r4
  402e4e:	4606      	mov	r6, r0
  402e50:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402e52:	2b46      	cmp	r3, #70	; 0x46
  402e54:	eb06 0405 	add.w	r4, r6, r5
  402e58:	f47f af29 	bne.w	402cae <_svfprintf_r+0xed2>
  402e5c:	7833      	ldrb	r3, [r6, #0]
  402e5e:	2b30      	cmp	r3, #48	; 0x30
  402e60:	f000 8178 	beq.w	403154 <_svfprintf_r+0x1378>
  402e64:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  402e66:	442c      	add	r4, r5
  402e68:	e721      	b.n	402cae <_svfprintf_r+0xed2>
  402e6a:	aa25      	add	r2, sp, #148	; 0x94
  402e6c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e6e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e70:	f002 fdbe 	bl	4059f0 <__ssprint_r>
  402e74:	2800      	cmp	r0, #0
  402e76:	f47f a883 	bne.w	401f80 <_svfprintf_r+0x1a4>
  402e7a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402e7c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e7e:	46c8      	mov	r8, r9
  402e80:	e782      	b.n	402d88 <_svfprintf_r+0xfac>
  402e82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402e84:	2b00      	cmp	r3, #0
  402e86:	bf08      	it	eq
  402e88:	2301      	moveq	r3, #1
  402e8a:	930a      	str	r3, [sp, #40]	; 0x28
  402e8c:	e6db      	b.n	402c46 <_svfprintf_r+0xe6a>
  402e8e:	4630      	mov	r0, r6
  402e90:	940a      	str	r4, [sp, #40]	; 0x28
  402e92:	f7fe ff35 	bl	401d00 <strlen>
  402e96:	950f      	str	r5, [sp, #60]	; 0x3c
  402e98:	900e      	str	r0, [sp, #56]	; 0x38
  402e9a:	f8cd b01c 	str.w	fp, [sp, #28]
  402e9e:	4603      	mov	r3, r0
  402ea0:	f7ff b9f9 	b.w	402296 <_svfprintf_r+0x4ba>
  402ea4:	272d      	movs	r7, #45	; 0x2d
  402ea6:	2300      	movs	r3, #0
  402ea8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402eac:	930a      	str	r3, [sp, #40]	; 0x28
  402eae:	f7ff b8ae 	b.w	40200e <_svfprintf_r+0x232>
  402eb2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402eb4:	9312      	str	r3, [sp, #72]	; 0x48
  402eb6:	461a      	mov	r2, r3
  402eb8:	3303      	adds	r3, #3
  402eba:	db04      	blt.n	402ec6 <_svfprintf_r+0x10ea>
  402ebc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402ebe:	4619      	mov	r1, r3
  402ec0:	4291      	cmp	r1, r2
  402ec2:	f6bf af17 	bge.w	402cf4 <_svfprintf_r+0xf18>
  402ec6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402ec8:	3b02      	subs	r3, #2
  402eca:	9311      	str	r3, [sp, #68]	; 0x44
  402ecc:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  402ed0:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  402ed4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402ed6:	3b01      	subs	r3, #1
  402ed8:	2b00      	cmp	r3, #0
  402eda:	931f      	str	r3, [sp, #124]	; 0x7c
  402edc:	bfbd      	ittte	lt
  402ede:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  402ee0:	f1c3 0301 	rsblt	r3, r3, #1
  402ee4:	222d      	movlt	r2, #45	; 0x2d
  402ee6:	222b      	movge	r2, #43	; 0x2b
  402ee8:	2b09      	cmp	r3, #9
  402eea:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  402eee:	f340 8116 	ble.w	40311e <_svfprintf_r+0x1342>
  402ef2:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  402ef6:	4620      	mov	r0, r4
  402ef8:	4dab      	ldr	r5, [pc, #684]	; (4031a8 <_svfprintf_r+0x13cc>)
  402efa:	e000      	b.n	402efe <_svfprintf_r+0x1122>
  402efc:	4610      	mov	r0, r2
  402efe:	fb85 1203 	smull	r1, r2, r5, r3
  402f02:	17d9      	asrs	r1, r3, #31
  402f04:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  402f08:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  402f0c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  402f10:	3230      	adds	r2, #48	; 0x30
  402f12:	2909      	cmp	r1, #9
  402f14:	f800 2c01 	strb.w	r2, [r0, #-1]
  402f18:	460b      	mov	r3, r1
  402f1a:	f100 32ff 	add.w	r2, r0, #4294967295
  402f1e:	dced      	bgt.n	402efc <_svfprintf_r+0x1120>
  402f20:	3330      	adds	r3, #48	; 0x30
  402f22:	3802      	subs	r0, #2
  402f24:	b2d9      	uxtb	r1, r3
  402f26:	4284      	cmp	r4, r0
  402f28:	f802 1c01 	strb.w	r1, [r2, #-1]
  402f2c:	f240 8165 	bls.w	4031fa <_svfprintf_r+0x141e>
  402f30:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  402f34:	4613      	mov	r3, r2
  402f36:	e001      	b.n	402f3c <_svfprintf_r+0x1160>
  402f38:	f813 1b01 	ldrb.w	r1, [r3], #1
  402f3c:	f800 1b01 	strb.w	r1, [r0], #1
  402f40:	42a3      	cmp	r3, r4
  402f42:	d1f9      	bne.n	402f38 <_svfprintf_r+0x115c>
  402f44:	3301      	adds	r3, #1
  402f46:	1a9b      	subs	r3, r3, r2
  402f48:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  402f4c:	4413      	add	r3, r2
  402f4e:	aa21      	add	r2, sp, #132	; 0x84
  402f50:	1a9b      	subs	r3, r3, r2
  402f52:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402f54:	931b      	str	r3, [sp, #108]	; 0x6c
  402f56:	2a01      	cmp	r2, #1
  402f58:	4413      	add	r3, r2
  402f5a:	930e      	str	r3, [sp, #56]	; 0x38
  402f5c:	f340 8119 	ble.w	403192 <_svfprintf_r+0x13b6>
  402f60:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402f62:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402f64:	4413      	add	r3, r2
  402f66:	930e      	str	r3, [sp, #56]	; 0x38
  402f68:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402f6c:	9308      	str	r3, [sp, #32]
  402f6e:	2300      	movs	r3, #0
  402f70:	9312      	str	r3, [sp, #72]	; 0x48
  402f72:	e6cf      	b.n	402d14 <_svfprintf_r+0xf38>
  402f74:	aa25      	add	r2, sp, #148	; 0x94
  402f76:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f78:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f7a:	f002 fd39 	bl	4059f0 <__ssprint_r>
  402f7e:	2800      	cmp	r0, #0
  402f80:	f47e affe 	bne.w	401f80 <_svfprintf_r+0x1a4>
  402f84:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f86:	46c8      	mov	r8, r9
  402f88:	e4d7      	b.n	40293a <_svfprintf_r+0xb5e>
  402f8a:	4623      	mov	r3, r4
  402f8c:	e6a2      	b.n	402cd4 <_svfprintf_r+0xef8>
  402f8e:	aa25      	add	r2, sp, #148	; 0x94
  402f90:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f92:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f94:	f002 fd2c 	bl	4059f0 <__ssprint_r>
  402f98:	2800      	cmp	r0, #0
  402f9a:	f47e aff1 	bne.w	401f80 <_svfprintf_r+0x1a4>
  402f9e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402fa0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402fa2:	46c8      	mov	r8, r9
  402fa4:	e5ae      	b.n	402b04 <_svfprintf_r+0xd28>
  402fa6:	aa25      	add	r2, sp, #148	; 0x94
  402fa8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402faa:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fac:	f002 fd20 	bl	4059f0 <__ssprint_r>
  402fb0:	2800      	cmp	r0, #0
  402fb2:	f47e afe5 	bne.w	401f80 <_svfprintf_r+0x1a4>
  402fb6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402fb8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402fba:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402fbc:	1a9a      	subs	r2, r3, r2
  402fbe:	46c8      	mov	r8, r9
  402fc0:	e5b8      	b.n	402b34 <_svfprintf_r+0xd58>
  402fc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402fc4:	9612      	str	r6, [sp, #72]	; 0x48
  402fc6:	2b06      	cmp	r3, #6
  402fc8:	bf28      	it	cs
  402fca:	2306      	movcs	r3, #6
  402fcc:	960a      	str	r6, [sp, #40]	; 0x28
  402fce:	4637      	mov	r7, r6
  402fd0:	9308      	str	r3, [sp, #32]
  402fd2:	950f      	str	r5, [sp, #60]	; 0x3c
  402fd4:	f8cd b01c 	str.w	fp, [sp, #28]
  402fd8:	930e      	str	r3, [sp, #56]	; 0x38
  402fda:	4e74      	ldr	r6, [pc, #464]	; (4031ac <_svfprintf_r+0x13d0>)
  402fdc:	f7ff b816 	b.w	40200c <_svfprintf_r+0x230>
  402fe0:	a823      	add	r0, sp, #140	; 0x8c
  402fe2:	a920      	add	r1, sp, #128	; 0x80
  402fe4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402fe6:	9004      	str	r0, [sp, #16]
  402fe8:	9103      	str	r1, [sp, #12]
  402fea:	a81f      	add	r0, sp, #124	; 0x7c
  402fec:	2103      	movs	r1, #3
  402fee:	9002      	str	r0, [sp, #8]
  402ff0:	9a08      	ldr	r2, [sp, #32]
  402ff2:	9501      	str	r5, [sp, #4]
  402ff4:	463b      	mov	r3, r7
  402ff6:	9100      	str	r1, [sp, #0]
  402ff8:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ffa:	f000 f9c1 	bl	403380 <_dtoa_r>
  402ffe:	4606      	mov	r6, r0
  403000:	1944      	adds	r4, r0, r5
  403002:	e72b      	b.n	402e5c <_svfprintf_r+0x1080>
  403004:	2306      	movs	r3, #6
  403006:	930a      	str	r3, [sp, #40]	; 0x28
  403008:	e61d      	b.n	402c46 <_svfprintf_r+0xe6a>
  40300a:	272d      	movs	r7, #45	; 0x2d
  40300c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403010:	f7ff bacd 	b.w	4025ae <_svfprintf_r+0x7d2>
  403014:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403016:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403018:	4413      	add	r3, r2
  40301a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40301c:	930e      	str	r3, [sp, #56]	; 0x38
  40301e:	2a00      	cmp	r2, #0
  403020:	f340 80b0 	ble.w	403184 <_svfprintf_r+0x13a8>
  403024:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403028:	9308      	str	r3, [sp, #32]
  40302a:	2367      	movs	r3, #103	; 0x67
  40302c:	9311      	str	r3, [sp, #68]	; 0x44
  40302e:	e671      	b.n	402d14 <_svfprintf_r+0xf38>
  403030:	2b00      	cmp	r3, #0
  403032:	f340 80c3 	ble.w	4031bc <_svfprintf_r+0x13e0>
  403036:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403038:	2a00      	cmp	r2, #0
  40303a:	f040 8099 	bne.w	403170 <_svfprintf_r+0x1394>
  40303e:	f01b 0f01 	tst.w	fp, #1
  403042:	f040 8095 	bne.w	403170 <_svfprintf_r+0x1394>
  403046:	9308      	str	r3, [sp, #32]
  403048:	930e      	str	r3, [sp, #56]	; 0x38
  40304a:	e663      	b.n	402d14 <_svfprintf_r+0xf38>
  40304c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40304e:	9308      	str	r3, [sp, #32]
  403050:	930e      	str	r3, [sp, #56]	; 0x38
  403052:	900a      	str	r0, [sp, #40]	; 0x28
  403054:	950f      	str	r5, [sp, #60]	; 0x3c
  403056:	f8cd b01c 	str.w	fp, [sp, #28]
  40305a:	9012      	str	r0, [sp, #72]	; 0x48
  40305c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403060:	f7fe bfd4 	b.w	40200c <_svfprintf_r+0x230>
  403064:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403066:	2b47      	cmp	r3, #71	; 0x47
  403068:	f47f ae20 	bne.w	402cac <_svfprintf_r+0xed0>
  40306c:	f01b 0f01 	tst.w	fp, #1
  403070:	f47f aeee 	bne.w	402e50 <_svfprintf_r+0x1074>
  403074:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403076:	1b9b      	subs	r3, r3, r6
  403078:	9313      	str	r3, [sp, #76]	; 0x4c
  40307a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40307c:	2b47      	cmp	r3, #71	; 0x47
  40307e:	f43f af18 	beq.w	402eb2 <_svfprintf_r+0x10d6>
  403082:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403084:	9312      	str	r3, [sp, #72]	; 0x48
  403086:	e721      	b.n	402ecc <_svfprintf_r+0x10f0>
  403088:	424f      	negs	r7, r1
  40308a:	3110      	adds	r1, #16
  40308c:	4d48      	ldr	r5, [pc, #288]	; (4031b0 <_svfprintf_r+0x13d4>)
  40308e:	da2f      	bge.n	4030f0 <_svfprintf_r+0x1314>
  403090:	2410      	movs	r4, #16
  403092:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403096:	e004      	b.n	4030a2 <_svfprintf_r+0x12c6>
  403098:	f108 0808 	add.w	r8, r8, #8
  40309c:	3f10      	subs	r7, #16
  40309e:	2f10      	cmp	r7, #16
  4030a0:	dd26      	ble.n	4030f0 <_svfprintf_r+0x1314>
  4030a2:	3301      	adds	r3, #1
  4030a4:	3210      	adds	r2, #16
  4030a6:	2b07      	cmp	r3, #7
  4030a8:	9227      	str	r2, [sp, #156]	; 0x9c
  4030aa:	9326      	str	r3, [sp, #152]	; 0x98
  4030ac:	f8c8 5000 	str.w	r5, [r8]
  4030b0:	f8c8 4004 	str.w	r4, [r8, #4]
  4030b4:	ddf0      	ble.n	403098 <_svfprintf_r+0x12bc>
  4030b6:	aa25      	add	r2, sp, #148	; 0x94
  4030b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030ba:	4658      	mov	r0, fp
  4030bc:	f002 fc98 	bl	4059f0 <__ssprint_r>
  4030c0:	2800      	cmp	r0, #0
  4030c2:	f47e af5d 	bne.w	401f80 <_svfprintf_r+0x1a4>
  4030c6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4030c8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4030ca:	46c8      	mov	r8, r9
  4030cc:	e7e6      	b.n	40309c <_svfprintf_r+0x12c0>
  4030ce:	aa25      	add	r2, sp, #148	; 0x94
  4030d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030d2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030d4:	f002 fc8c 	bl	4059f0 <__ssprint_r>
  4030d8:	2800      	cmp	r0, #0
  4030da:	f47e af51 	bne.w	401f80 <_svfprintf_r+0x1a4>
  4030de:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4030e0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4030e2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4030e4:	46c8      	mov	r8, r9
  4030e6:	e667      	b.n	402db8 <_svfprintf_r+0xfdc>
  4030e8:	2000      	movs	r0, #0
  4030ea:	900a      	str	r0, [sp, #40]	; 0x28
  4030ec:	f7fe bed0 	b.w	401e90 <_svfprintf_r+0xb4>
  4030f0:	3301      	adds	r3, #1
  4030f2:	443a      	add	r2, r7
  4030f4:	2b07      	cmp	r3, #7
  4030f6:	e888 00a0 	stmia.w	r8, {r5, r7}
  4030fa:	9227      	str	r2, [sp, #156]	; 0x9c
  4030fc:	9326      	str	r3, [sp, #152]	; 0x98
  4030fe:	f108 0808 	add.w	r8, r8, #8
  403102:	f77f ae5c 	ble.w	402dbe <_svfprintf_r+0xfe2>
  403106:	aa25      	add	r2, sp, #148	; 0x94
  403108:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40310a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40310c:	f002 fc70 	bl	4059f0 <__ssprint_r>
  403110:	2800      	cmp	r0, #0
  403112:	f47e af35 	bne.w	401f80 <_svfprintf_r+0x1a4>
  403116:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403118:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40311a:	46c8      	mov	r8, r9
  40311c:	e64f      	b.n	402dbe <_svfprintf_r+0xfe2>
  40311e:	3330      	adds	r3, #48	; 0x30
  403120:	2230      	movs	r2, #48	; 0x30
  403122:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  403126:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  40312a:	ab22      	add	r3, sp, #136	; 0x88
  40312c:	e70f      	b.n	402f4e <_svfprintf_r+0x1172>
  40312e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403130:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403132:	4413      	add	r3, r2
  403134:	930e      	str	r3, [sp, #56]	; 0x38
  403136:	e775      	b.n	403024 <_svfprintf_r+0x1248>
  403138:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40313a:	e5cb      	b.n	402cd4 <_svfprintf_r+0xef8>
  40313c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40313e:	4e1d      	ldr	r6, [pc, #116]	; (4031b4 <_svfprintf_r+0x13d8>)
  403140:	2b00      	cmp	r3, #0
  403142:	bfb6      	itet	lt
  403144:	272d      	movlt	r7, #45	; 0x2d
  403146:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  40314a:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  40314e:	4b1a      	ldr	r3, [pc, #104]	; (4031b8 <_svfprintf_r+0x13dc>)
  403150:	f7ff ba2f 	b.w	4025b2 <_svfprintf_r+0x7d6>
  403154:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403156:	9808      	ldr	r0, [sp, #32]
  403158:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40315a:	4639      	mov	r1, r7
  40315c:	f003 fa50 	bl	406600 <__aeabi_dcmpeq>
  403160:	2800      	cmp	r0, #0
  403162:	f47f ae7f 	bne.w	402e64 <_svfprintf_r+0x1088>
  403166:	f1c5 0501 	rsb	r5, r5, #1
  40316a:	951f      	str	r5, [sp, #124]	; 0x7c
  40316c:	442c      	add	r4, r5
  40316e:	e59e      	b.n	402cae <_svfprintf_r+0xed2>
  403170:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403172:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403174:	4413      	add	r3, r2
  403176:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403178:	441a      	add	r2, r3
  40317a:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40317e:	920e      	str	r2, [sp, #56]	; 0x38
  403180:	9308      	str	r3, [sp, #32]
  403182:	e5c7      	b.n	402d14 <_svfprintf_r+0xf38>
  403184:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403186:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403188:	f1c3 0301 	rsb	r3, r3, #1
  40318c:	441a      	add	r2, r3
  40318e:	4613      	mov	r3, r2
  403190:	e7d0      	b.n	403134 <_svfprintf_r+0x1358>
  403192:	f01b 0301 	ands.w	r3, fp, #1
  403196:	9312      	str	r3, [sp, #72]	; 0x48
  403198:	f47f aee2 	bne.w	402f60 <_svfprintf_r+0x1184>
  40319c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40319e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4031a2:	9308      	str	r3, [sp, #32]
  4031a4:	e5b6      	b.n	402d14 <_svfprintf_r+0xf38>
  4031a6:	bf00      	nop
  4031a8:	66666667 	.word	0x66666667
  4031ac:	004071bc 	.word	0x004071bc
  4031b0:	004071d8 	.word	0x004071d8
  4031b4:	00407190 	.word	0x00407190
  4031b8:	0040718c 	.word	0x0040718c
  4031bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4031be:	b913      	cbnz	r3, 4031c6 <_svfprintf_r+0x13ea>
  4031c0:	f01b 0f01 	tst.w	fp, #1
  4031c4:	d002      	beq.n	4031cc <_svfprintf_r+0x13f0>
  4031c6:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4031c8:	3301      	adds	r3, #1
  4031ca:	e7d4      	b.n	403176 <_svfprintf_r+0x139a>
  4031cc:	2301      	movs	r3, #1
  4031ce:	e73a      	b.n	403046 <_svfprintf_r+0x126a>
  4031d0:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4031d2:	f89a 3001 	ldrb.w	r3, [sl, #1]
  4031d6:	6828      	ldr	r0, [r5, #0]
  4031d8:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  4031dc:	900a      	str	r0, [sp, #40]	; 0x28
  4031de:	4628      	mov	r0, r5
  4031e0:	3004      	adds	r0, #4
  4031e2:	46a2      	mov	sl, r4
  4031e4:	900f      	str	r0, [sp, #60]	; 0x3c
  4031e6:	f7fe be51 	b.w	401e8c <_svfprintf_r+0xb0>
  4031ea:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4031ee:	f7ff b867 	b.w	4022c0 <_svfprintf_r+0x4e4>
  4031f2:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4031f6:	f7ff ba15 	b.w	402624 <_svfprintf_r+0x848>
  4031fa:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  4031fe:	e6a6      	b.n	402f4e <_svfprintf_r+0x1172>
  403200:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403204:	f7ff b8eb 	b.w	4023de <_svfprintf_r+0x602>
  403208:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40320a:	230c      	movs	r3, #12
  40320c:	6013      	str	r3, [r2, #0]
  40320e:	f04f 33ff 	mov.w	r3, #4294967295
  403212:	9309      	str	r3, [sp, #36]	; 0x24
  403214:	f7fe bebd 	b.w	401f92 <_svfprintf_r+0x1b6>
  403218:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40321c:	f7ff b99a 	b.w	402554 <_svfprintf_r+0x778>
  403220:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403224:	f7ff b976 	b.w	402514 <_svfprintf_r+0x738>
  403228:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40322c:	f7ff b959 	b.w	4024e2 <_svfprintf_r+0x706>
  403230:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403234:	f7ff b912 	b.w	40245c <_svfprintf_r+0x680>

00403238 <register_fini>:
  403238:	4b02      	ldr	r3, [pc, #8]	; (403244 <register_fini+0xc>)
  40323a:	b113      	cbz	r3, 403242 <register_fini+0xa>
  40323c:	4802      	ldr	r0, [pc, #8]	; (403248 <register_fini+0x10>)
  40323e:	f000 b805 	b.w	40324c <atexit>
  403242:	4770      	bx	lr
  403244:	00000000 	.word	0x00000000
  403248:	00404435 	.word	0x00404435

0040324c <atexit>:
  40324c:	2300      	movs	r3, #0
  40324e:	4601      	mov	r1, r0
  403250:	461a      	mov	r2, r3
  403252:	4618      	mov	r0, r3
  403254:	f002 bc6e 	b.w	405b34 <__register_exitproc>

00403258 <quorem>:
  403258:	6902      	ldr	r2, [r0, #16]
  40325a:	690b      	ldr	r3, [r1, #16]
  40325c:	4293      	cmp	r3, r2
  40325e:	f300 808d 	bgt.w	40337c <quorem+0x124>
  403262:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403266:	f103 38ff 	add.w	r8, r3, #4294967295
  40326a:	f101 0714 	add.w	r7, r1, #20
  40326e:	f100 0b14 	add.w	fp, r0, #20
  403272:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  403276:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  40327a:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40327e:	b083      	sub	sp, #12
  403280:	3201      	adds	r2, #1
  403282:	fbb3 f9f2 	udiv	r9, r3, r2
  403286:	eb0b 0304 	add.w	r3, fp, r4
  40328a:	9400      	str	r4, [sp, #0]
  40328c:	eb07 0a04 	add.w	sl, r7, r4
  403290:	9301      	str	r3, [sp, #4]
  403292:	f1b9 0f00 	cmp.w	r9, #0
  403296:	d039      	beq.n	40330c <quorem+0xb4>
  403298:	2500      	movs	r5, #0
  40329a:	462e      	mov	r6, r5
  40329c:	46bc      	mov	ip, r7
  40329e:	46de      	mov	lr, fp
  4032a0:	f85c 4b04 	ldr.w	r4, [ip], #4
  4032a4:	f8de 3000 	ldr.w	r3, [lr]
  4032a8:	b2a2      	uxth	r2, r4
  4032aa:	fb09 5502 	mla	r5, r9, r2, r5
  4032ae:	0c22      	lsrs	r2, r4, #16
  4032b0:	0c2c      	lsrs	r4, r5, #16
  4032b2:	fb09 4202 	mla	r2, r9, r2, r4
  4032b6:	b2ad      	uxth	r5, r5
  4032b8:	1b75      	subs	r5, r6, r5
  4032ba:	b296      	uxth	r6, r2
  4032bc:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  4032c0:	fa15 f383 	uxtah	r3, r5, r3
  4032c4:	eb06 4623 	add.w	r6, r6, r3, asr #16
  4032c8:	b29b      	uxth	r3, r3
  4032ca:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  4032ce:	45e2      	cmp	sl, ip
  4032d0:	ea4f 4512 	mov.w	r5, r2, lsr #16
  4032d4:	f84e 3b04 	str.w	r3, [lr], #4
  4032d8:	ea4f 4626 	mov.w	r6, r6, asr #16
  4032dc:	d2e0      	bcs.n	4032a0 <quorem+0x48>
  4032de:	9b00      	ldr	r3, [sp, #0]
  4032e0:	f85b 3003 	ldr.w	r3, [fp, r3]
  4032e4:	b993      	cbnz	r3, 40330c <quorem+0xb4>
  4032e6:	9c01      	ldr	r4, [sp, #4]
  4032e8:	1f23      	subs	r3, r4, #4
  4032ea:	459b      	cmp	fp, r3
  4032ec:	d20c      	bcs.n	403308 <quorem+0xb0>
  4032ee:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4032f2:	b94b      	cbnz	r3, 403308 <quorem+0xb0>
  4032f4:	f1a4 0308 	sub.w	r3, r4, #8
  4032f8:	e002      	b.n	403300 <quorem+0xa8>
  4032fa:	681a      	ldr	r2, [r3, #0]
  4032fc:	3b04      	subs	r3, #4
  4032fe:	b91a      	cbnz	r2, 403308 <quorem+0xb0>
  403300:	459b      	cmp	fp, r3
  403302:	f108 38ff 	add.w	r8, r8, #4294967295
  403306:	d3f8      	bcc.n	4032fa <quorem+0xa2>
  403308:	f8c0 8010 	str.w	r8, [r0, #16]
  40330c:	4604      	mov	r4, r0
  40330e:	f002 f877 	bl	405400 <__mcmp>
  403312:	2800      	cmp	r0, #0
  403314:	db2e      	blt.n	403374 <quorem+0x11c>
  403316:	f109 0901 	add.w	r9, r9, #1
  40331a:	465d      	mov	r5, fp
  40331c:	2300      	movs	r3, #0
  40331e:	f857 1b04 	ldr.w	r1, [r7], #4
  403322:	6828      	ldr	r0, [r5, #0]
  403324:	b28a      	uxth	r2, r1
  403326:	1a9a      	subs	r2, r3, r2
  403328:	0c0b      	lsrs	r3, r1, #16
  40332a:	fa12 f280 	uxtah	r2, r2, r0
  40332e:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  403332:	eb03 4322 	add.w	r3, r3, r2, asr #16
  403336:	b292      	uxth	r2, r2
  403338:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40333c:	45ba      	cmp	sl, r7
  40333e:	f845 2b04 	str.w	r2, [r5], #4
  403342:	ea4f 4323 	mov.w	r3, r3, asr #16
  403346:	d2ea      	bcs.n	40331e <quorem+0xc6>
  403348:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  40334c:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  403350:	b982      	cbnz	r2, 403374 <quorem+0x11c>
  403352:	1f1a      	subs	r2, r3, #4
  403354:	4593      	cmp	fp, r2
  403356:	d20b      	bcs.n	403370 <quorem+0x118>
  403358:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40335c:	b942      	cbnz	r2, 403370 <quorem+0x118>
  40335e:	3b08      	subs	r3, #8
  403360:	e002      	b.n	403368 <quorem+0x110>
  403362:	681a      	ldr	r2, [r3, #0]
  403364:	3b04      	subs	r3, #4
  403366:	b91a      	cbnz	r2, 403370 <quorem+0x118>
  403368:	459b      	cmp	fp, r3
  40336a:	f108 38ff 	add.w	r8, r8, #4294967295
  40336e:	d3f8      	bcc.n	403362 <quorem+0x10a>
  403370:	f8c4 8010 	str.w	r8, [r4, #16]
  403374:	4648      	mov	r0, r9
  403376:	b003      	add	sp, #12
  403378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40337c:	2000      	movs	r0, #0
  40337e:	4770      	bx	lr

00403380 <_dtoa_r>:
  403380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403384:	6c01      	ldr	r1, [r0, #64]	; 0x40
  403386:	b09b      	sub	sp, #108	; 0x6c
  403388:	4604      	mov	r4, r0
  40338a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  40338c:	4692      	mov	sl, r2
  40338e:	469b      	mov	fp, r3
  403390:	b141      	cbz	r1, 4033a4 <_dtoa_r+0x24>
  403392:	6c42      	ldr	r2, [r0, #68]	; 0x44
  403394:	604a      	str	r2, [r1, #4]
  403396:	2301      	movs	r3, #1
  403398:	4093      	lsls	r3, r2
  40339a:	608b      	str	r3, [r1, #8]
  40339c:	f001 fe58 	bl	405050 <_Bfree>
  4033a0:	2300      	movs	r3, #0
  4033a2:	6423      	str	r3, [r4, #64]	; 0x40
  4033a4:	f1bb 0f00 	cmp.w	fp, #0
  4033a8:	465d      	mov	r5, fp
  4033aa:	db35      	blt.n	403418 <_dtoa_r+0x98>
  4033ac:	2300      	movs	r3, #0
  4033ae:	6033      	str	r3, [r6, #0]
  4033b0:	4b9d      	ldr	r3, [pc, #628]	; (403628 <_dtoa_r+0x2a8>)
  4033b2:	43ab      	bics	r3, r5
  4033b4:	d015      	beq.n	4033e2 <_dtoa_r+0x62>
  4033b6:	4650      	mov	r0, sl
  4033b8:	4659      	mov	r1, fp
  4033ba:	2200      	movs	r2, #0
  4033bc:	2300      	movs	r3, #0
  4033be:	f003 f91f 	bl	406600 <__aeabi_dcmpeq>
  4033c2:	4680      	mov	r8, r0
  4033c4:	2800      	cmp	r0, #0
  4033c6:	d02d      	beq.n	403424 <_dtoa_r+0xa4>
  4033c8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4033ca:	2301      	movs	r3, #1
  4033cc:	6013      	str	r3, [r2, #0]
  4033ce:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4033d0:	2b00      	cmp	r3, #0
  4033d2:	f000 80bd 	beq.w	403550 <_dtoa_r+0x1d0>
  4033d6:	4895      	ldr	r0, [pc, #596]	; (40362c <_dtoa_r+0x2ac>)
  4033d8:	6018      	str	r0, [r3, #0]
  4033da:	3801      	subs	r0, #1
  4033dc:	b01b      	add	sp, #108	; 0x6c
  4033de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033e2:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4033e4:	f242 730f 	movw	r3, #9999	; 0x270f
  4033e8:	6013      	str	r3, [r2, #0]
  4033ea:	f1ba 0f00 	cmp.w	sl, #0
  4033ee:	d10d      	bne.n	40340c <_dtoa_r+0x8c>
  4033f0:	f3c5 0513 	ubfx	r5, r5, #0, #20
  4033f4:	b955      	cbnz	r5, 40340c <_dtoa_r+0x8c>
  4033f6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4033f8:	488d      	ldr	r0, [pc, #564]	; (403630 <_dtoa_r+0x2b0>)
  4033fa:	2b00      	cmp	r3, #0
  4033fc:	d0ee      	beq.n	4033dc <_dtoa_r+0x5c>
  4033fe:	f100 0308 	add.w	r3, r0, #8
  403402:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  403404:	6013      	str	r3, [r2, #0]
  403406:	b01b      	add	sp, #108	; 0x6c
  403408:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40340c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40340e:	4889      	ldr	r0, [pc, #548]	; (403634 <_dtoa_r+0x2b4>)
  403410:	2b00      	cmp	r3, #0
  403412:	d0e3      	beq.n	4033dc <_dtoa_r+0x5c>
  403414:	1cc3      	adds	r3, r0, #3
  403416:	e7f4      	b.n	403402 <_dtoa_r+0x82>
  403418:	2301      	movs	r3, #1
  40341a:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  40341e:	6033      	str	r3, [r6, #0]
  403420:	46ab      	mov	fp, r5
  403422:	e7c5      	b.n	4033b0 <_dtoa_r+0x30>
  403424:	aa18      	add	r2, sp, #96	; 0x60
  403426:	ab19      	add	r3, sp, #100	; 0x64
  403428:	9201      	str	r2, [sp, #4]
  40342a:	9300      	str	r3, [sp, #0]
  40342c:	4652      	mov	r2, sl
  40342e:	465b      	mov	r3, fp
  403430:	4620      	mov	r0, r4
  403432:	f002 f885 	bl	405540 <__d2b>
  403436:	0d2b      	lsrs	r3, r5, #20
  403438:	4681      	mov	r9, r0
  40343a:	d071      	beq.n	403520 <_dtoa_r+0x1a0>
  40343c:	f3cb 0213 	ubfx	r2, fp, #0, #20
  403440:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  403444:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403446:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  40344a:	4650      	mov	r0, sl
  40344c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403450:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403454:	2200      	movs	r2, #0
  403456:	4b78      	ldr	r3, [pc, #480]	; (403638 <_dtoa_r+0x2b8>)
  403458:	f002 fcb6 	bl	405dc8 <__aeabi_dsub>
  40345c:	a36c      	add	r3, pc, #432	; (adr r3, 403610 <_dtoa_r+0x290>)
  40345e:	e9d3 2300 	ldrd	r2, r3, [r3]
  403462:	f002 fe65 	bl	406130 <__aeabi_dmul>
  403466:	a36c      	add	r3, pc, #432	; (adr r3, 403618 <_dtoa_r+0x298>)
  403468:	e9d3 2300 	ldrd	r2, r3, [r3]
  40346c:	f002 fcae 	bl	405dcc <__adddf3>
  403470:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403474:	4630      	mov	r0, r6
  403476:	f002 fdf5 	bl	406064 <__aeabi_i2d>
  40347a:	a369      	add	r3, pc, #420	; (adr r3, 403620 <_dtoa_r+0x2a0>)
  40347c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403480:	f002 fe56 	bl	406130 <__aeabi_dmul>
  403484:	4602      	mov	r2, r0
  403486:	460b      	mov	r3, r1
  403488:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40348c:	f002 fc9e 	bl	405dcc <__adddf3>
  403490:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403494:	f003 f8fc 	bl	406690 <__aeabi_d2iz>
  403498:	2200      	movs	r2, #0
  40349a:	9002      	str	r0, [sp, #8]
  40349c:	2300      	movs	r3, #0
  40349e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4034a2:	f003 f8b7 	bl	406614 <__aeabi_dcmplt>
  4034a6:	2800      	cmp	r0, #0
  4034a8:	f040 8173 	bne.w	403792 <_dtoa_r+0x412>
  4034ac:	9d02      	ldr	r5, [sp, #8]
  4034ae:	2d16      	cmp	r5, #22
  4034b0:	f200 815d 	bhi.w	40376e <_dtoa_r+0x3ee>
  4034b4:	4b61      	ldr	r3, [pc, #388]	; (40363c <_dtoa_r+0x2bc>)
  4034b6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  4034ba:	e9d3 0100 	ldrd	r0, r1, [r3]
  4034be:	4652      	mov	r2, sl
  4034c0:	465b      	mov	r3, fp
  4034c2:	f003 f8c5 	bl	406650 <__aeabi_dcmpgt>
  4034c6:	2800      	cmp	r0, #0
  4034c8:	f000 81c5 	beq.w	403856 <_dtoa_r+0x4d6>
  4034cc:	1e6b      	subs	r3, r5, #1
  4034ce:	9302      	str	r3, [sp, #8]
  4034d0:	2300      	movs	r3, #0
  4034d2:	930e      	str	r3, [sp, #56]	; 0x38
  4034d4:	1bbf      	subs	r7, r7, r6
  4034d6:	1e7b      	subs	r3, r7, #1
  4034d8:	9306      	str	r3, [sp, #24]
  4034da:	f100 8154 	bmi.w	403786 <_dtoa_r+0x406>
  4034de:	2300      	movs	r3, #0
  4034e0:	9308      	str	r3, [sp, #32]
  4034e2:	9b02      	ldr	r3, [sp, #8]
  4034e4:	2b00      	cmp	r3, #0
  4034e6:	f2c0 8145 	blt.w	403774 <_dtoa_r+0x3f4>
  4034ea:	9a06      	ldr	r2, [sp, #24]
  4034ec:	930d      	str	r3, [sp, #52]	; 0x34
  4034ee:	4611      	mov	r1, r2
  4034f0:	4419      	add	r1, r3
  4034f2:	2300      	movs	r3, #0
  4034f4:	9106      	str	r1, [sp, #24]
  4034f6:	930c      	str	r3, [sp, #48]	; 0x30
  4034f8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4034fa:	2b09      	cmp	r3, #9
  4034fc:	d82a      	bhi.n	403554 <_dtoa_r+0x1d4>
  4034fe:	2b05      	cmp	r3, #5
  403500:	f340 865b 	ble.w	4041ba <_dtoa_r+0xe3a>
  403504:	3b04      	subs	r3, #4
  403506:	9324      	str	r3, [sp, #144]	; 0x90
  403508:	2500      	movs	r5, #0
  40350a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40350c:	3b02      	subs	r3, #2
  40350e:	2b03      	cmp	r3, #3
  403510:	f200 8642 	bhi.w	404198 <_dtoa_r+0xe18>
  403514:	e8df f013 	tbh	[pc, r3, lsl #1]
  403518:	02c903d4 	.word	0x02c903d4
  40351c:	046103df 	.word	0x046103df
  403520:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403522:	9e19      	ldr	r6, [sp, #100]	; 0x64
  403524:	443e      	add	r6, r7
  403526:	f206 4332 	addw	r3, r6, #1074	; 0x432
  40352a:	2b20      	cmp	r3, #32
  40352c:	f340 818e 	ble.w	40384c <_dtoa_r+0x4cc>
  403530:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  403534:	f206 4012 	addw	r0, r6, #1042	; 0x412
  403538:	409d      	lsls	r5, r3
  40353a:	fa2a f000 	lsr.w	r0, sl, r0
  40353e:	4328      	orrs	r0, r5
  403540:	f002 fd80 	bl	406044 <__aeabi_ui2d>
  403544:	2301      	movs	r3, #1
  403546:	3e01      	subs	r6, #1
  403548:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40354c:	9314      	str	r3, [sp, #80]	; 0x50
  40354e:	e781      	b.n	403454 <_dtoa_r+0xd4>
  403550:	483b      	ldr	r0, [pc, #236]	; (403640 <_dtoa_r+0x2c0>)
  403552:	e743      	b.n	4033dc <_dtoa_r+0x5c>
  403554:	2100      	movs	r1, #0
  403556:	6461      	str	r1, [r4, #68]	; 0x44
  403558:	4620      	mov	r0, r4
  40355a:	9125      	str	r1, [sp, #148]	; 0x94
  40355c:	f001 fd52 	bl	405004 <_Balloc>
  403560:	f04f 33ff 	mov.w	r3, #4294967295
  403564:	930a      	str	r3, [sp, #40]	; 0x28
  403566:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403568:	930f      	str	r3, [sp, #60]	; 0x3c
  40356a:	2301      	movs	r3, #1
  40356c:	9004      	str	r0, [sp, #16]
  40356e:	6420      	str	r0, [r4, #64]	; 0x40
  403570:	9224      	str	r2, [sp, #144]	; 0x90
  403572:	930b      	str	r3, [sp, #44]	; 0x2c
  403574:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403576:	2b00      	cmp	r3, #0
  403578:	f2c0 80d9 	blt.w	40372e <_dtoa_r+0x3ae>
  40357c:	9a02      	ldr	r2, [sp, #8]
  40357e:	2a0e      	cmp	r2, #14
  403580:	f300 80d5 	bgt.w	40372e <_dtoa_r+0x3ae>
  403584:	4b2d      	ldr	r3, [pc, #180]	; (40363c <_dtoa_r+0x2bc>)
  403586:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40358a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40358e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  403592:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403594:	2b00      	cmp	r3, #0
  403596:	f2c0 83ba 	blt.w	403d0e <_dtoa_r+0x98e>
  40359a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  40359e:	4650      	mov	r0, sl
  4035a0:	462a      	mov	r2, r5
  4035a2:	4633      	mov	r3, r6
  4035a4:	4659      	mov	r1, fp
  4035a6:	f002 feed 	bl	406384 <__aeabi_ddiv>
  4035aa:	f003 f871 	bl	406690 <__aeabi_d2iz>
  4035ae:	4680      	mov	r8, r0
  4035b0:	f002 fd58 	bl	406064 <__aeabi_i2d>
  4035b4:	462a      	mov	r2, r5
  4035b6:	4633      	mov	r3, r6
  4035b8:	f002 fdba 	bl	406130 <__aeabi_dmul>
  4035bc:	460b      	mov	r3, r1
  4035be:	4602      	mov	r2, r0
  4035c0:	4659      	mov	r1, fp
  4035c2:	4650      	mov	r0, sl
  4035c4:	f002 fc00 	bl	405dc8 <__aeabi_dsub>
  4035c8:	9d04      	ldr	r5, [sp, #16]
  4035ca:	f108 0330 	add.w	r3, r8, #48	; 0x30
  4035ce:	702b      	strb	r3, [r5, #0]
  4035d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4035d2:	2b01      	cmp	r3, #1
  4035d4:	4606      	mov	r6, r0
  4035d6:	460f      	mov	r7, r1
  4035d8:	f105 0501 	add.w	r5, r5, #1
  4035dc:	d068      	beq.n	4036b0 <_dtoa_r+0x330>
  4035de:	2200      	movs	r2, #0
  4035e0:	4b18      	ldr	r3, [pc, #96]	; (403644 <_dtoa_r+0x2c4>)
  4035e2:	f002 fda5 	bl	406130 <__aeabi_dmul>
  4035e6:	2200      	movs	r2, #0
  4035e8:	2300      	movs	r3, #0
  4035ea:	4606      	mov	r6, r0
  4035ec:	460f      	mov	r7, r1
  4035ee:	f003 f807 	bl	406600 <__aeabi_dcmpeq>
  4035f2:	2800      	cmp	r0, #0
  4035f4:	f040 8088 	bne.w	403708 <_dtoa_r+0x388>
  4035f8:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  4035fc:	f04f 0a00 	mov.w	sl, #0
  403600:	f8df b040 	ldr.w	fp, [pc, #64]	; 403644 <_dtoa_r+0x2c4>
  403604:	940c      	str	r4, [sp, #48]	; 0x30
  403606:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40360a:	e028      	b.n	40365e <_dtoa_r+0x2de>
  40360c:	f3af 8000 	nop.w
  403610:	636f4361 	.word	0x636f4361
  403614:	3fd287a7 	.word	0x3fd287a7
  403618:	8b60c8b3 	.word	0x8b60c8b3
  40361c:	3fc68a28 	.word	0x3fc68a28
  403620:	509f79fb 	.word	0x509f79fb
  403624:	3fd34413 	.word	0x3fd34413
  403628:	7ff00000 	.word	0x7ff00000
  40362c:	004071c5 	.word	0x004071c5
  403630:	004071e8 	.word	0x004071e8
  403634:	004071f4 	.word	0x004071f4
  403638:	3ff80000 	.word	0x3ff80000
  40363c:	00407230 	.word	0x00407230
  403640:	004071c4 	.word	0x004071c4
  403644:	40240000 	.word	0x40240000
  403648:	f002 fd72 	bl	406130 <__aeabi_dmul>
  40364c:	2200      	movs	r2, #0
  40364e:	2300      	movs	r3, #0
  403650:	4606      	mov	r6, r0
  403652:	460f      	mov	r7, r1
  403654:	f002 ffd4 	bl	406600 <__aeabi_dcmpeq>
  403658:	2800      	cmp	r0, #0
  40365a:	f040 83c1 	bne.w	403de0 <_dtoa_r+0xa60>
  40365e:	4642      	mov	r2, r8
  403660:	464b      	mov	r3, r9
  403662:	4630      	mov	r0, r6
  403664:	4639      	mov	r1, r7
  403666:	f002 fe8d 	bl	406384 <__aeabi_ddiv>
  40366a:	f003 f811 	bl	406690 <__aeabi_d2iz>
  40366e:	4604      	mov	r4, r0
  403670:	f002 fcf8 	bl	406064 <__aeabi_i2d>
  403674:	4642      	mov	r2, r8
  403676:	464b      	mov	r3, r9
  403678:	f002 fd5a 	bl	406130 <__aeabi_dmul>
  40367c:	4602      	mov	r2, r0
  40367e:	460b      	mov	r3, r1
  403680:	4630      	mov	r0, r6
  403682:	4639      	mov	r1, r7
  403684:	f002 fba0 	bl	405dc8 <__aeabi_dsub>
  403688:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40368c:	9e04      	ldr	r6, [sp, #16]
  40368e:	f805 eb01 	strb.w	lr, [r5], #1
  403692:	eba5 0e06 	sub.w	lr, r5, r6
  403696:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  403698:	45b6      	cmp	lr, r6
  40369a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40369e:	4652      	mov	r2, sl
  4036a0:	465b      	mov	r3, fp
  4036a2:	d1d1      	bne.n	403648 <_dtoa_r+0x2c8>
  4036a4:	46a0      	mov	r8, r4
  4036a6:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4036aa:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4036ac:	4606      	mov	r6, r0
  4036ae:	460f      	mov	r7, r1
  4036b0:	4632      	mov	r2, r6
  4036b2:	463b      	mov	r3, r7
  4036b4:	4630      	mov	r0, r6
  4036b6:	4639      	mov	r1, r7
  4036b8:	f002 fb88 	bl	405dcc <__adddf3>
  4036bc:	4606      	mov	r6, r0
  4036be:	460f      	mov	r7, r1
  4036c0:	4602      	mov	r2, r0
  4036c2:	460b      	mov	r3, r1
  4036c4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4036c8:	f002 ffa4 	bl	406614 <__aeabi_dcmplt>
  4036cc:	b948      	cbnz	r0, 4036e2 <_dtoa_r+0x362>
  4036ce:	4632      	mov	r2, r6
  4036d0:	463b      	mov	r3, r7
  4036d2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4036d6:	f002 ff93 	bl	406600 <__aeabi_dcmpeq>
  4036da:	b1a8      	cbz	r0, 403708 <_dtoa_r+0x388>
  4036dc:	f018 0f01 	tst.w	r8, #1
  4036e0:	d012      	beq.n	403708 <_dtoa_r+0x388>
  4036e2:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4036e6:	9a04      	ldr	r2, [sp, #16]
  4036e8:	1e6b      	subs	r3, r5, #1
  4036ea:	e004      	b.n	4036f6 <_dtoa_r+0x376>
  4036ec:	429a      	cmp	r2, r3
  4036ee:	f000 8401 	beq.w	403ef4 <_dtoa_r+0xb74>
  4036f2:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  4036f6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4036fa:	f103 0501 	add.w	r5, r3, #1
  4036fe:	d0f5      	beq.n	4036ec <_dtoa_r+0x36c>
  403700:	f108 0801 	add.w	r8, r8, #1
  403704:	f883 8000 	strb.w	r8, [r3]
  403708:	4649      	mov	r1, r9
  40370a:	4620      	mov	r0, r4
  40370c:	f001 fca0 	bl	405050 <_Bfree>
  403710:	2200      	movs	r2, #0
  403712:	9b02      	ldr	r3, [sp, #8]
  403714:	702a      	strb	r2, [r5, #0]
  403716:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403718:	3301      	adds	r3, #1
  40371a:	6013      	str	r3, [r2, #0]
  40371c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40371e:	2b00      	cmp	r3, #0
  403720:	f000 839e 	beq.w	403e60 <_dtoa_r+0xae0>
  403724:	9804      	ldr	r0, [sp, #16]
  403726:	601d      	str	r5, [r3, #0]
  403728:	b01b      	add	sp, #108	; 0x6c
  40372a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40372e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403730:	2a00      	cmp	r2, #0
  403732:	d03e      	beq.n	4037b2 <_dtoa_r+0x432>
  403734:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403736:	2a01      	cmp	r2, #1
  403738:	f340 8311 	ble.w	403d5e <_dtoa_r+0x9de>
  40373c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40373e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403740:	1e5f      	subs	r7, r3, #1
  403742:	42ba      	cmp	r2, r7
  403744:	f2c0 838f 	blt.w	403e66 <_dtoa_r+0xae6>
  403748:	1bd7      	subs	r7, r2, r7
  40374a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40374c:	2b00      	cmp	r3, #0
  40374e:	f2c0 848b 	blt.w	404068 <_dtoa_r+0xce8>
  403752:	9d08      	ldr	r5, [sp, #32]
  403754:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403756:	9a08      	ldr	r2, [sp, #32]
  403758:	441a      	add	r2, r3
  40375a:	9208      	str	r2, [sp, #32]
  40375c:	9a06      	ldr	r2, [sp, #24]
  40375e:	2101      	movs	r1, #1
  403760:	441a      	add	r2, r3
  403762:	4620      	mov	r0, r4
  403764:	9206      	str	r2, [sp, #24]
  403766:	f001 fd0d 	bl	405184 <__i2b>
  40376a:	4606      	mov	r6, r0
  40376c:	e024      	b.n	4037b8 <_dtoa_r+0x438>
  40376e:	2301      	movs	r3, #1
  403770:	930e      	str	r3, [sp, #56]	; 0x38
  403772:	e6af      	b.n	4034d4 <_dtoa_r+0x154>
  403774:	9a08      	ldr	r2, [sp, #32]
  403776:	9b02      	ldr	r3, [sp, #8]
  403778:	1ad2      	subs	r2, r2, r3
  40377a:	425b      	negs	r3, r3
  40377c:	930c      	str	r3, [sp, #48]	; 0x30
  40377e:	2300      	movs	r3, #0
  403780:	9208      	str	r2, [sp, #32]
  403782:	930d      	str	r3, [sp, #52]	; 0x34
  403784:	e6b8      	b.n	4034f8 <_dtoa_r+0x178>
  403786:	f1c7 0301 	rsb	r3, r7, #1
  40378a:	9308      	str	r3, [sp, #32]
  40378c:	2300      	movs	r3, #0
  40378e:	9306      	str	r3, [sp, #24]
  403790:	e6a7      	b.n	4034e2 <_dtoa_r+0x162>
  403792:	9d02      	ldr	r5, [sp, #8]
  403794:	4628      	mov	r0, r5
  403796:	f002 fc65 	bl	406064 <__aeabi_i2d>
  40379a:	4602      	mov	r2, r0
  40379c:	460b      	mov	r3, r1
  40379e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4037a2:	f002 ff2d 	bl	406600 <__aeabi_dcmpeq>
  4037a6:	2800      	cmp	r0, #0
  4037a8:	f47f ae80 	bne.w	4034ac <_dtoa_r+0x12c>
  4037ac:	1e6b      	subs	r3, r5, #1
  4037ae:	9302      	str	r3, [sp, #8]
  4037b0:	e67c      	b.n	4034ac <_dtoa_r+0x12c>
  4037b2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4037b4:	9d08      	ldr	r5, [sp, #32]
  4037b6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  4037b8:	2d00      	cmp	r5, #0
  4037ba:	dd0c      	ble.n	4037d6 <_dtoa_r+0x456>
  4037bc:	9906      	ldr	r1, [sp, #24]
  4037be:	2900      	cmp	r1, #0
  4037c0:	460b      	mov	r3, r1
  4037c2:	dd08      	ble.n	4037d6 <_dtoa_r+0x456>
  4037c4:	42a9      	cmp	r1, r5
  4037c6:	9a08      	ldr	r2, [sp, #32]
  4037c8:	bfa8      	it	ge
  4037ca:	462b      	movge	r3, r5
  4037cc:	1ad2      	subs	r2, r2, r3
  4037ce:	1aed      	subs	r5, r5, r3
  4037d0:	1acb      	subs	r3, r1, r3
  4037d2:	9208      	str	r2, [sp, #32]
  4037d4:	9306      	str	r3, [sp, #24]
  4037d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4037d8:	b1d3      	cbz	r3, 403810 <_dtoa_r+0x490>
  4037da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4037dc:	2b00      	cmp	r3, #0
  4037de:	f000 82b7 	beq.w	403d50 <_dtoa_r+0x9d0>
  4037e2:	2f00      	cmp	r7, #0
  4037e4:	dd10      	ble.n	403808 <_dtoa_r+0x488>
  4037e6:	4631      	mov	r1, r6
  4037e8:	463a      	mov	r2, r7
  4037ea:	4620      	mov	r0, r4
  4037ec:	f001 fd66 	bl	4052bc <__pow5mult>
  4037f0:	464a      	mov	r2, r9
  4037f2:	4601      	mov	r1, r0
  4037f4:	4606      	mov	r6, r0
  4037f6:	4620      	mov	r0, r4
  4037f8:	f001 fcce 	bl	405198 <__multiply>
  4037fc:	4649      	mov	r1, r9
  4037fe:	4680      	mov	r8, r0
  403800:	4620      	mov	r0, r4
  403802:	f001 fc25 	bl	405050 <_Bfree>
  403806:	46c1      	mov	r9, r8
  403808:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40380a:	1bda      	subs	r2, r3, r7
  40380c:	f040 82a1 	bne.w	403d52 <_dtoa_r+0x9d2>
  403810:	2101      	movs	r1, #1
  403812:	4620      	mov	r0, r4
  403814:	f001 fcb6 	bl	405184 <__i2b>
  403818:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40381a:	2b00      	cmp	r3, #0
  40381c:	4680      	mov	r8, r0
  40381e:	dd1c      	ble.n	40385a <_dtoa_r+0x4da>
  403820:	4601      	mov	r1, r0
  403822:	461a      	mov	r2, r3
  403824:	4620      	mov	r0, r4
  403826:	f001 fd49 	bl	4052bc <__pow5mult>
  40382a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40382c:	2b01      	cmp	r3, #1
  40382e:	4680      	mov	r8, r0
  403830:	f340 8254 	ble.w	403cdc <_dtoa_r+0x95c>
  403834:	2300      	movs	r3, #0
  403836:	930c      	str	r3, [sp, #48]	; 0x30
  403838:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40383c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403840:	6918      	ldr	r0, [r3, #16]
  403842:	f001 fc4f 	bl	4050e4 <__hi0bits>
  403846:	f1c0 0020 	rsb	r0, r0, #32
  40384a:	e010      	b.n	40386e <_dtoa_r+0x4ee>
  40384c:	f1c3 0520 	rsb	r5, r3, #32
  403850:	fa0a f005 	lsl.w	r0, sl, r5
  403854:	e674      	b.n	403540 <_dtoa_r+0x1c0>
  403856:	900e      	str	r0, [sp, #56]	; 0x38
  403858:	e63c      	b.n	4034d4 <_dtoa_r+0x154>
  40385a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40385c:	2b01      	cmp	r3, #1
  40385e:	f340 8287 	ble.w	403d70 <_dtoa_r+0x9f0>
  403862:	2300      	movs	r3, #0
  403864:	930c      	str	r3, [sp, #48]	; 0x30
  403866:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403868:	2001      	movs	r0, #1
  40386a:	2b00      	cmp	r3, #0
  40386c:	d1e4      	bne.n	403838 <_dtoa_r+0x4b8>
  40386e:	9a06      	ldr	r2, [sp, #24]
  403870:	4410      	add	r0, r2
  403872:	f010 001f 	ands.w	r0, r0, #31
  403876:	f000 80a1 	beq.w	4039bc <_dtoa_r+0x63c>
  40387a:	f1c0 0320 	rsb	r3, r0, #32
  40387e:	2b04      	cmp	r3, #4
  403880:	f340 849e 	ble.w	4041c0 <_dtoa_r+0xe40>
  403884:	9b08      	ldr	r3, [sp, #32]
  403886:	f1c0 001c 	rsb	r0, r0, #28
  40388a:	4403      	add	r3, r0
  40388c:	9308      	str	r3, [sp, #32]
  40388e:	4613      	mov	r3, r2
  403890:	4403      	add	r3, r0
  403892:	4405      	add	r5, r0
  403894:	9306      	str	r3, [sp, #24]
  403896:	9b08      	ldr	r3, [sp, #32]
  403898:	2b00      	cmp	r3, #0
  40389a:	dd05      	ble.n	4038a8 <_dtoa_r+0x528>
  40389c:	4649      	mov	r1, r9
  40389e:	461a      	mov	r2, r3
  4038a0:	4620      	mov	r0, r4
  4038a2:	f001 fd5b 	bl	40535c <__lshift>
  4038a6:	4681      	mov	r9, r0
  4038a8:	9b06      	ldr	r3, [sp, #24]
  4038aa:	2b00      	cmp	r3, #0
  4038ac:	dd05      	ble.n	4038ba <_dtoa_r+0x53a>
  4038ae:	4641      	mov	r1, r8
  4038b0:	461a      	mov	r2, r3
  4038b2:	4620      	mov	r0, r4
  4038b4:	f001 fd52 	bl	40535c <__lshift>
  4038b8:	4680      	mov	r8, r0
  4038ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4038bc:	2b00      	cmp	r3, #0
  4038be:	f040 8086 	bne.w	4039ce <_dtoa_r+0x64e>
  4038c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4038c4:	2b00      	cmp	r3, #0
  4038c6:	f340 8266 	ble.w	403d96 <_dtoa_r+0xa16>
  4038ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4038cc:	2b00      	cmp	r3, #0
  4038ce:	f000 8098 	beq.w	403a02 <_dtoa_r+0x682>
  4038d2:	2d00      	cmp	r5, #0
  4038d4:	dd05      	ble.n	4038e2 <_dtoa_r+0x562>
  4038d6:	4631      	mov	r1, r6
  4038d8:	462a      	mov	r2, r5
  4038da:	4620      	mov	r0, r4
  4038dc:	f001 fd3e 	bl	40535c <__lshift>
  4038e0:	4606      	mov	r6, r0
  4038e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4038e4:	2b00      	cmp	r3, #0
  4038e6:	f040 8337 	bne.w	403f58 <_dtoa_r+0xbd8>
  4038ea:	9606      	str	r6, [sp, #24]
  4038ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4038ee:	9a04      	ldr	r2, [sp, #16]
  4038f0:	f8dd b018 	ldr.w	fp, [sp, #24]
  4038f4:	3b01      	subs	r3, #1
  4038f6:	18d3      	adds	r3, r2, r3
  4038f8:	930b      	str	r3, [sp, #44]	; 0x2c
  4038fa:	f00a 0301 	and.w	r3, sl, #1
  4038fe:	930c      	str	r3, [sp, #48]	; 0x30
  403900:	4617      	mov	r7, r2
  403902:	46c2      	mov	sl, r8
  403904:	4651      	mov	r1, sl
  403906:	4648      	mov	r0, r9
  403908:	f7ff fca6 	bl	403258 <quorem>
  40390c:	4631      	mov	r1, r6
  40390e:	4605      	mov	r5, r0
  403910:	4648      	mov	r0, r9
  403912:	f001 fd75 	bl	405400 <__mcmp>
  403916:	465a      	mov	r2, fp
  403918:	900a      	str	r0, [sp, #40]	; 0x28
  40391a:	4651      	mov	r1, sl
  40391c:	4620      	mov	r0, r4
  40391e:	f001 fd8b 	bl	405438 <__mdiff>
  403922:	68c2      	ldr	r2, [r0, #12]
  403924:	4680      	mov	r8, r0
  403926:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40392a:	2a00      	cmp	r2, #0
  40392c:	f040 822b 	bne.w	403d86 <_dtoa_r+0xa06>
  403930:	4601      	mov	r1, r0
  403932:	4648      	mov	r0, r9
  403934:	9308      	str	r3, [sp, #32]
  403936:	f001 fd63 	bl	405400 <__mcmp>
  40393a:	4641      	mov	r1, r8
  40393c:	9006      	str	r0, [sp, #24]
  40393e:	4620      	mov	r0, r4
  403940:	f001 fb86 	bl	405050 <_Bfree>
  403944:	9a06      	ldr	r2, [sp, #24]
  403946:	9b08      	ldr	r3, [sp, #32]
  403948:	b932      	cbnz	r2, 403958 <_dtoa_r+0x5d8>
  40394a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40394c:	b921      	cbnz	r1, 403958 <_dtoa_r+0x5d8>
  40394e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403950:	2a00      	cmp	r2, #0
  403952:	f000 83ef 	beq.w	404134 <_dtoa_r+0xdb4>
  403956:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403958:	990a      	ldr	r1, [sp, #40]	; 0x28
  40395a:	2900      	cmp	r1, #0
  40395c:	f2c0 829f 	blt.w	403e9e <_dtoa_r+0xb1e>
  403960:	d105      	bne.n	40396e <_dtoa_r+0x5ee>
  403962:	9924      	ldr	r1, [sp, #144]	; 0x90
  403964:	b919      	cbnz	r1, 40396e <_dtoa_r+0x5ee>
  403966:	990c      	ldr	r1, [sp, #48]	; 0x30
  403968:	2900      	cmp	r1, #0
  40396a:	f000 8298 	beq.w	403e9e <_dtoa_r+0xb1e>
  40396e:	2a00      	cmp	r2, #0
  403970:	f300 8306 	bgt.w	403f80 <_dtoa_r+0xc00>
  403974:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403976:	703b      	strb	r3, [r7, #0]
  403978:	f107 0801 	add.w	r8, r7, #1
  40397c:	4297      	cmp	r7, r2
  40397e:	4645      	mov	r5, r8
  403980:	f000 830c 	beq.w	403f9c <_dtoa_r+0xc1c>
  403984:	4649      	mov	r1, r9
  403986:	2300      	movs	r3, #0
  403988:	220a      	movs	r2, #10
  40398a:	4620      	mov	r0, r4
  40398c:	f001 fb6a 	bl	405064 <__multadd>
  403990:	455e      	cmp	r6, fp
  403992:	4681      	mov	r9, r0
  403994:	4631      	mov	r1, r6
  403996:	f04f 0300 	mov.w	r3, #0
  40399a:	f04f 020a 	mov.w	r2, #10
  40399e:	4620      	mov	r0, r4
  4039a0:	f000 81eb 	beq.w	403d7a <_dtoa_r+0x9fa>
  4039a4:	f001 fb5e 	bl	405064 <__multadd>
  4039a8:	4659      	mov	r1, fp
  4039aa:	4606      	mov	r6, r0
  4039ac:	2300      	movs	r3, #0
  4039ae:	220a      	movs	r2, #10
  4039b0:	4620      	mov	r0, r4
  4039b2:	f001 fb57 	bl	405064 <__multadd>
  4039b6:	4647      	mov	r7, r8
  4039b8:	4683      	mov	fp, r0
  4039ba:	e7a3      	b.n	403904 <_dtoa_r+0x584>
  4039bc:	201c      	movs	r0, #28
  4039be:	9b08      	ldr	r3, [sp, #32]
  4039c0:	4403      	add	r3, r0
  4039c2:	9308      	str	r3, [sp, #32]
  4039c4:	9b06      	ldr	r3, [sp, #24]
  4039c6:	4403      	add	r3, r0
  4039c8:	4405      	add	r5, r0
  4039ca:	9306      	str	r3, [sp, #24]
  4039cc:	e763      	b.n	403896 <_dtoa_r+0x516>
  4039ce:	4641      	mov	r1, r8
  4039d0:	4648      	mov	r0, r9
  4039d2:	f001 fd15 	bl	405400 <__mcmp>
  4039d6:	2800      	cmp	r0, #0
  4039d8:	f6bf af73 	bge.w	4038c2 <_dtoa_r+0x542>
  4039dc:	9f02      	ldr	r7, [sp, #8]
  4039de:	4649      	mov	r1, r9
  4039e0:	2300      	movs	r3, #0
  4039e2:	220a      	movs	r2, #10
  4039e4:	4620      	mov	r0, r4
  4039e6:	3f01      	subs	r7, #1
  4039e8:	9702      	str	r7, [sp, #8]
  4039ea:	f001 fb3b 	bl	405064 <__multadd>
  4039ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4039f0:	4681      	mov	r9, r0
  4039f2:	2b00      	cmp	r3, #0
  4039f4:	f040 83b6 	bne.w	404164 <_dtoa_r+0xde4>
  4039f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4039fa:	2b00      	cmp	r3, #0
  4039fc:	f340 83bf 	ble.w	40417e <_dtoa_r+0xdfe>
  403a00:	930a      	str	r3, [sp, #40]	; 0x28
  403a02:	f8dd b010 	ldr.w	fp, [sp, #16]
  403a06:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403a08:	465d      	mov	r5, fp
  403a0a:	e002      	b.n	403a12 <_dtoa_r+0x692>
  403a0c:	f001 fb2a 	bl	405064 <__multadd>
  403a10:	4681      	mov	r9, r0
  403a12:	4641      	mov	r1, r8
  403a14:	4648      	mov	r0, r9
  403a16:	f7ff fc1f 	bl	403258 <quorem>
  403a1a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  403a1e:	f805 ab01 	strb.w	sl, [r5], #1
  403a22:	eba5 030b 	sub.w	r3, r5, fp
  403a26:	42bb      	cmp	r3, r7
  403a28:	f04f 020a 	mov.w	r2, #10
  403a2c:	f04f 0300 	mov.w	r3, #0
  403a30:	4649      	mov	r1, r9
  403a32:	4620      	mov	r0, r4
  403a34:	dbea      	blt.n	403a0c <_dtoa_r+0x68c>
  403a36:	9b04      	ldr	r3, [sp, #16]
  403a38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403a3a:	2a01      	cmp	r2, #1
  403a3c:	bfac      	ite	ge
  403a3e:	189b      	addge	r3, r3, r2
  403a40:	3301      	addlt	r3, #1
  403a42:	461d      	mov	r5, r3
  403a44:	f04f 0b00 	mov.w	fp, #0
  403a48:	4649      	mov	r1, r9
  403a4a:	2201      	movs	r2, #1
  403a4c:	4620      	mov	r0, r4
  403a4e:	f001 fc85 	bl	40535c <__lshift>
  403a52:	4641      	mov	r1, r8
  403a54:	4681      	mov	r9, r0
  403a56:	f001 fcd3 	bl	405400 <__mcmp>
  403a5a:	2800      	cmp	r0, #0
  403a5c:	f340 823d 	ble.w	403eda <_dtoa_r+0xb5a>
  403a60:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  403a64:	9904      	ldr	r1, [sp, #16]
  403a66:	1e6b      	subs	r3, r5, #1
  403a68:	e004      	b.n	403a74 <_dtoa_r+0x6f4>
  403a6a:	428b      	cmp	r3, r1
  403a6c:	f000 81ae 	beq.w	403dcc <_dtoa_r+0xa4c>
  403a70:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  403a74:	2a39      	cmp	r2, #57	; 0x39
  403a76:	f103 0501 	add.w	r5, r3, #1
  403a7a:	d0f6      	beq.n	403a6a <_dtoa_r+0x6ea>
  403a7c:	3201      	adds	r2, #1
  403a7e:	701a      	strb	r2, [r3, #0]
  403a80:	4641      	mov	r1, r8
  403a82:	4620      	mov	r0, r4
  403a84:	f001 fae4 	bl	405050 <_Bfree>
  403a88:	2e00      	cmp	r6, #0
  403a8a:	f43f ae3d 	beq.w	403708 <_dtoa_r+0x388>
  403a8e:	f1bb 0f00 	cmp.w	fp, #0
  403a92:	d005      	beq.n	403aa0 <_dtoa_r+0x720>
  403a94:	45b3      	cmp	fp, r6
  403a96:	d003      	beq.n	403aa0 <_dtoa_r+0x720>
  403a98:	4659      	mov	r1, fp
  403a9a:	4620      	mov	r0, r4
  403a9c:	f001 fad8 	bl	405050 <_Bfree>
  403aa0:	4631      	mov	r1, r6
  403aa2:	4620      	mov	r0, r4
  403aa4:	f001 fad4 	bl	405050 <_Bfree>
  403aa8:	e62e      	b.n	403708 <_dtoa_r+0x388>
  403aaa:	2300      	movs	r3, #0
  403aac:	930b      	str	r3, [sp, #44]	; 0x2c
  403aae:	9b02      	ldr	r3, [sp, #8]
  403ab0:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403ab2:	4413      	add	r3, r2
  403ab4:	930f      	str	r3, [sp, #60]	; 0x3c
  403ab6:	3301      	adds	r3, #1
  403ab8:	2b01      	cmp	r3, #1
  403aba:	461f      	mov	r7, r3
  403abc:	461e      	mov	r6, r3
  403abe:	930a      	str	r3, [sp, #40]	; 0x28
  403ac0:	bfb8      	it	lt
  403ac2:	2701      	movlt	r7, #1
  403ac4:	2100      	movs	r1, #0
  403ac6:	2f17      	cmp	r7, #23
  403ac8:	6461      	str	r1, [r4, #68]	; 0x44
  403aca:	d90a      	bls.n	403ae2 <_dtoa_r+0x762>
  403acc:	2201      	movs	r2, #1
  403ace:	2304      	movs	r3, #4
  403ad0:	005b      	lsls	r3, r3, #1
  403ad2:	f103 0014 	add.w	r0, r3, #20
  403ad6:	4287      	cmp	r7, r0
  403ad8:	4611      	mov	r1, r2
  403ada:	f102 0201 	add.w	r2, r2, #1
  403ade:	d2f7      	bcs.n	403ad0 <_dtoa_r+0x750>
  403ae0:	6461      	str	r1, [r4, #68]	; 0x44
  403ae2:	4620      	mov	r0, r4
  403ae4:	f001 fa8e 	bl	405004 <_Balloc>
  403ae8:	2e0e      	cmp	r6, #14
  403aea:	9004      	str	r0, [sp, #16]
  403aec:	6420      	str	r0, [r4, #64]	; 0x40
  403aee:	f63f ad41 	bhi.w	403574 <_dtoa_r+0x1f4>
  403af2:	2d00      	cmp	r5, #0
  403af4:	f43f ad3e 	beq.w	403574 <_dtoa_r+0x1f4>
  403af8:	9902      	ldr	r1, [sp, #8]
  403afa:	2900      	cmp	r1, #0
  403afc:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  403b00:	f340 8202 	ble.w	403f08 <_dtoa_r+0xb88>
  403b04:	4bb8      	ldr	r3, [pc, #736]	; (403de8 <_dtoa_r+0xa68>)
  403b06:	f001 020f 	and.w	r2, r1, #15
  403b0a:	110d      	asrs	r5, r1, #4
  403b0c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403b10:	06e9      	lsls	r1, r5, #27
  403b12:	e9d3 6700 	ldrd	r6, r7, [r3]
  403b16:	f140 81ae 	bpl.w	403e76 <_dtoa_r+0xaf6>
  403b1a:	4bb4      	ldr	r3, [pc, #720]	; (403dec <_dtoa_r+0xa6c>)
  403b1c:	4650      	mov	r0, sl
  403b1e:	4659      	mov	r1, fp
  403b20:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403b24:	f002 fc2e 	bl	406384 <__aeabi_ddiv>
  403b28:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  403b2c:	f005 050f 	and.w	r5, r5, #15
  403b30:	f04f 0a03 	mov.w	sl, #3
  403b34:	b18d      	cbz	r5, 403b5a <_dtoa_r+0x7da>
  403b36:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 403dec <_dtoa_r+0xa6c>
  403b3a:	07ea      	lsls	r2, r5, #31
  403b3c:	d509      	bpl.n	403b52 <_dtoa_r+0x7d2>
  403b3e:	4630      	mov	r0, r6
  403b40:	4639      	mov	r1, r7
  403b42:	e9d8 2300 	ldrd	r2, r3, [r8]
  403b46:	f002 faf3 	bl	406130 <__aeabi_dmul>
  403b4a:	f10a 0a01 	add.w	sl, sl, #1
  403b4e:	4606      	mov	r6, r0
  403b50:	460f      	mov	r7, r1
  403b52:	106d      	asrs	r5, r5, #1
  403b54:	f108 0808 	add.w	r8, r8, #8
  403b58:	d1ef      	bne.n	403b3a <_dtoa_r+0x7ba>
  403b5a:	463b      	mov	r3, r7
  403b5c:	4632      	mov	r2, r6
  403b5e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  403b62:	f002 fc0f 	bl	406384 <__aeabi_ddiv>
  403b66:	4607      	mov	r7, r0
  403b68:	4688      	mov	r8, r1
  403b6a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403b6c:	b143      	cbz	r3, 403b80 <_dtoa_r+0x800>
  403b6e:	2200      	movs	r2, #0
  403b70:	4b9f      	ldr	r3, [pc, #636]	; (403df0 <_dtoa_r+0xa70>)
  403b72:	4638      	mov	r0, r7
  403b74:	4641      	mov	r1, r8
  403b76:	f002 fd4d 	bl	406614 <__aeabi_dcmplt>
  403b7a:	2800      	cmp	r0, #0
  403b7c:	f040 8286 	bne.w	40408c <_dtoa_r+0xd0c>
  403b80:	4650      	mov	r0, sl
  403b82:	f002 fa6f 	bl	406064 <__aeabi_i2d>
  403b86:	463a      	mov	r2, r7
  403b88:	4643      	mov	r3, r8
  403b8a:	f002 fad1 	bl	406130 <__aeabi_dmul>
  403b8e:	4b99      	ldr	r3, [pc, #612]	; (403df4 <_dtoa_r+0xa74>)
  403b90:	2200      	movs	r2, #0
  403b92:	f002 f91b 	bl	405dcc <__adddf3>
  403b96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403b98:	4605      	mov	r5, r0
  403b9a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403b9e:	2b00      	cmp	r3, #0
  403ba0:	f000 813e 	beq.w	403e20 <_dtoa_r+0xaa0>
  403ba4:	9b02      	ldr	r3, [sp, #8]
  403ba6:	9315      	str	r3, [sp, #84]	; 0x54
  403ba8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403baa:	9312      	str	r3, [sp, #72]	; 0x48
  403bac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403bae:	2b00      	cmp	r3, #0
  403bb0:	f000 81fa 	beq.w	403fa8 <_dtoa_r+0xc28>
  403bb4:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403bb6:	4b8c      	ldr	r3, [pc, #560]	; (403de8 <_dtoa_r+0xa68>)
  403bb8:	498f      	ldr	r1, [pc, #572]	; (403df8 <_dtoa_r+0xa78>)
  403bba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403bbe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  403bc2:	2000      	movs	r0, #0
  403bc4:	f002 fbde 	bl	406384 <__aeabi_ddiv>
  403bc8:	462a      	mov	r2, r5
  403bca:	4633      	mov	r3, r6
  403bcc:	f002 f8fc 	bl	405dc8 <__aeabi_dsub>
  403bd0:	4682      	mov	sl, r0
  403bd2:	468b      	mov	fp, r1
  403bd4:	4638      	mov	r0, r7
  403bd6:	4641      	mov	r1, r8
  403bd8:	f002 fd5a 	bl	406690 <__aeabi_d2iz>
  403bdc:	4605      	mov	r5, r0
  403bde:	f002 fa41 	bl	406064 <__aeabi_i2d>
  403be2:	4602      	mov	r2, r0
  403be4:	460b      	mov	r3, r1
  403be6:	4638      	mov	r0, r7
  403be8:	4641      	mov	r1, r8
  403bea:	f002 f8ed 	bl	405dc8 <__aeabi_dsub>
  403bee:	3530      	adds	r5, #48	; 0x30
  403bf0:	fa5f f885 	uxtb.w	r8, r5
  403bf4:	9d04      	ldr	r5, [sp, #16]
  403bf6:	4606      	mov	r6, r0
  403bf8:	460f      	mov	r7, r1
  403bfa:	f885 8000 	strb.w	r8, [r5]
  403bfe:	4602      	mov	r2, r0
  403c00:	460b      	mov	r3, r1
  403c02:	4650      	mov	r0, sl
  403c04:	4659      	mov	r1, fp
  403c06:	3501      	adds	r5, #1
  403c08:	f002 fd22 	bl	406650 <__aeabi_dcmpgt>
  403c0c:	2800      	cmp	r0, #0
  403c0e:	d154      	bne.n	403cba <_dtoa_r+0x93a>
  403c10:	4632      	mov	r2, r6
  403c12:	463b      	mov	r3, r7
  403c14:	2000      	movs	r0, #0
  403c16:	4976      	ldr	r1, [pc, #472]	; (403df0 <_dtoa_r+0xa70>)
  403c18:	f002 f8d6 	bl	405dc8 <__aeabi_dsub>
  403c1c:	4602      	mov	r2, r0
  403c1e:	460b      	mov	r3, r1
  403c20:	4650      	mov	r0, sl
  403c22:	4659      	mov	r1, fp
  403c24:	f002 fd14 	bl	406650 <__aeabi_dcmpgt>
  403c28:	2800      	cmp	r0, #0
  403c2a:	f040 8270 	bne.w	40410e <_dtoa_r+0xd8e>
  403c2e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403c30:	2a01      	cmp	r2, #1
  403c32:	f000 8111 	beq.w	403e58 <_dtoa_r+0xad8>
  403c36:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403c38:	9a04      	ldr	r2, [sp, #16]
  403c3a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  403c3e:	4413      	add	r3, r2
  403c40:	4699      	mov	r9, r3
  403c42:	e00d      	b.n	403c60 <_dtoa_r+0x8e0>
  403c44:	2000      	movs	r0, #0
  403c46:	496a      	ldr	r1, [pc, #424]	; (403df0 <_dtoa_r+0xa70>)
  403c48:	f002 f8be 	bl	405dc8 <__aeabi_dsub>
  403c4c:	4652      	mov	r2, sl
  403c4e:	465b      	mov	r3, fp
  403c50:	f002 fce0 	bl	406614 <__aeabi_dcmplt>
  403c54:	2800      	cmp	r0, #0
  403c56:	f040 8258 	bne.w	40410a <_dtoa_r+0xd8a>
  403c5a:	454d      	cmp	r5, r9
  403c5c:	f000 80fa 	beq.w	403e54 <_dtoa_r+0xad4>
  403c60:	4650      	mov	r0, sl
  403c62:	4659      	mov	r1, fp
  403c64:	2200      	movs	r2, #0
  403c66:	4b65      	ldr	r3, [pc, #404]	; (403dfc <_dtoa_r+0xa7c>)
  403c68:	f002 fa62 	bl	406130 <__aeabi_dmul>
  403c6c:	2200      	movs	r2, #0
  403c6e:	4b63      	ldr	r3, [pc, #396]	; (403dfc <_dtoa_r+0xa7c>)
  403c70:	4682      	mov	sl, r0
  403c72:	468b      	mov	fp, r1
  403c74:	4630      	mov	r0, r6
  403c76:	4639      	mov	r1, r7
  403c78:	f002 fa5a 	bl	406130 <__aeabi_dmul>
  403c7c:	460f      	mov	r7, r1
  403c7e:	4606      	mov	r6, r0
  403c80:	f002 fd06 	bl	406690 <__aeabi_d2iz>
  403c84:	4680      	mov	r8, r0
  403c86:	f002 f9ed 	bl	406064 <__aeabi_i2d>
  403c8a:	4602      	mov	r2, r0
  403c8c:	460b      	mov	r3, r1
  403c8e:	4630      	mov	r0, r6
  403c90:	4639      	mov	r1, r7
  403c92:	f002 f899 	bl	405dc8 <__aeabi_dsub>
  403c96:	f108 0830 	add.w	r8, r8, #48	; 0x30
  403c9a:	fa5f f888 	uxtb.w	r8, r8
  403c9e:	4652      	mov	r2, sl
  403ca0:	465b      	mov	r3, fp
  403ca2:	f805 8b01 	strb.w	r8, [r5], #1
  403ca6:	4606      	mov	r6, r0
  403ca8:	460f      	mov	r7, r1
  403caa:	f002 fcb3 	bl	406614 <__aeabi_dcmplt>
  403cae:	4632      	mov	r2, r6
  403cb0:	463b      	mov	r3, r7
  403cb2:	2800      	cmp	r0, #0
  403cb4:	d0c6      	beq.n	403c44 <_dtoa_r+0x8c4>
  403cb6:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403cba:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403cbc:	9302      	str	r3, [sp, #8]
  403cbe:	e523      	b.n	403708 <_dtoa_r+0x388>
  403cc0:	2300      	movs	r3, #0
  403cc2:	930b      	str	r3, [sp, #44]	; 0x2c
  403cc4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403cc6:	2b00      	cmp	r3, #0
  403cc8:	f340 80dc 	ble.w	403e84 <_dtoa_r+0xb04>
  403ccc:	461f      	mov	r7, r3
  403cce:	461e      	mov	r6, r3
  403cd0:	930f      	str	r3, [sp, #60]	; 0x3c
  403cd2:	930a      	str	r3, [sp, #40]	; 0x28
  403cd4:	e6f6      	b.n	403ac4 <_dtoa_r+0x744>
  403cd6:	2301      	movs	r3, #1
  403cd8:	930b      	str	r3, [sp, #44]	; 0x2c
  403cda:	e7f3      	b.n	403cc4 <_dtoa_r+0x944>
  403cdc:	f1ba 0f00 	cmp.w	sl, #0
  403ce0:	f47f ada8 	bne.w	403834 <_dtoa_r+0x4b4>
  403ce4:	f3cb 0313 	ubfx	r3, fp, #0, #20
  403ce8:	2b00      	cmp	r3, #0
  403cea:	f47f adba 	bne.w	403862 <_dtoa_r+0x4e2>
  403cee:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  403cf2:	0d3f      	lsrs	r7, r7, #20
  403cf4:	053f      	lsls	r7, r7, #20
  403cf6:	2f00      	cmp	r7, #0
  403cf8:	f000 820d 	beq.w	404116 <_dtoa_r+0xd96>
  403cfc:	9b08      	ldr	r3, [sp, #32]
  403cfe:	3301      	adds	r3, #1
  403d00:	9308      	str	r3, [sp, #32]
  403d02:	9b06      	ldr	r3, [sp, #24]
  403d04:	3301      	adds	r3, #1
  403d06:	9306      	str	r3, [sp, #24]
  403d08:	2301      	movs	r3, #1
  403d0a:	930c      	str	r3, [sp, #48]	; 0x30
  403d0c:	e5ab      	b.n	403866 <_dtoa_r+0x4e6>
  403d0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d10:	2b00      	cmp	r3, #0
  403d12:	f73f ac42 	bgt.w	40359a <_dtoa_r+0x21a>
  403d16:	f040 8221 	bne.w	40415c <_dtoa_r+0xddc>
  403d1a:	2200      	movs	r2, #0
  403d1c:	4b38      	ldr	r3, [pc, #224]	; (403e00 <_dtoa_r+0xa80>)
  403d1e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403d22:	f002 fa05 	bl	406130 <__aeabi_dmul>
  403d26:	4652      	mov	r2, sl
  403d28:	465b      	mov	r3, fp
  403d2a:	f002 fc87 	bl	40663c <__aeabi_dcmpge>
  403d2e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  403d32:	4646      	mov	r6, r8
  403d34:	2800      	cmp	r0, #0
  403d36:	d041      	beq.n	403dbc <_dtoa_r+0xa3c>
  403d38:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403d3a:	9d04      	ldr	r5, [sp, #16]
  403d3c:	43db      	mvns	r3, r3
  403d3e:	9302      	str	r3, [sp, #8]
  403d40:	4641      	mov	r1, r8
  403d42:	4620      	mov	r0, r4
  403d44:	f001 f984 	bl	405050 <_Bfree>
  403d48:	2e00      	cmp	r6, #0
  403d4a:	f43f acdd 	beq.w	403708 <_dtoa_r+0x388>
  403d4e:	e6a7      	b.n	403aa0 <_dtoa_r+0x720>
  403d50:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403d52:	4649      	mov	r1, r9
  403d54:	4620      	mov	r0, r4
  403d56:	f001 fab1 	bl	4052bc <__pow5mult>
  403d5a:	4681      	mov	r9, r0
  403d5c:	e558      	b.n	403810 <_dtoa_r+0x490>
  403d5e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  403d60:	2a00      	cmp	r2, #0
  403d62:	f000 8187 	beq.w	404074 <_dtoa_r+0xcf4>
  403d66:	f203 4333 	addw	r3, r3, #1075	; 0x433
  403d6a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403d6c:	9d08      	ldr	r5, [sp, #32]
  403d6e:	e4f2      	b.n	403756 <_dtoa_r+0x3d6>
  403d70:	f1ba 0f00 	cmp.w	sl, #0
  403d74:	f47f ad75 	bne.w	403862 <_dtoa_r+0x4e2>
  403d78:	e7b4      	b.n	403ce4 <_dtoa_r+0x964>
  403d7a:	f001 f973 	bl	405064 <__multadd>
  403d7e:	4647      	mov	r7, r8
  403d80:	4606      	mov	r6, r0
  403d82:	4683      	mov	fp, r0
  403d84:	e5be      	b.n	403904 <_dtoa_r+0x584>
  403d86:	4601      	mov	r1, r0
  403d88:	4620      	mov	r0, r4
  403d8a:	9306      	str	r3, [sp, #24]
  403d8c:	f001 f960 	bl	405050 <_Bfree>
  403d90:	2201      	movs	r2, #1
  403d92:	9b06      	ldr	r3, [sp, #24]
  403d94:	e5e0      	b.n	403958 <_dtoa_r+0x5d8>
  403d96:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403d98:	2b02      	cmp	r3, #2
  403d9a:	f77f ad96 	ble.w	4038ca <_dtoa_r+0x54a>
  403d9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403da0:	2b00      	cmp	r3, #0
  403da2:	d1c9      	bne.n	403d38 <_dtoa_r+0x9b8>
  403da4:	4641      	mov	r1, r8
  403da6:	2205      	movs	r2, #5
  403da8:	4620      	mov	r0, r4
  403daa:	f001 f95b 	bl	405064 <__multadd>
  403dae:	4601      	mov	r1, r0
  403db0:	4680      	mov	r8, r0
  403db2:	4648      	mov	r0, r9
  403db4:	f001 fb24 	bl	405400 <__mcmp>
  403db8:	2800      	cmp	r0, #0
  403dba:	ddbd      	ble.n	403d38 <_dtoa_r+0x9b8>
  403dbc:	9a02      	ldr	r2, [sp, #8]
  403dbe:	9904      	ldr	r1, [sp, #16]
  403dc0:	2331      	movs	r3, #49	; 0x31
  403dc2:	3201      	adds	r2, #1
  403dc4:	9202      	str	r2, [sp, #8]
  403dc6:	700b      	strb	r3, [r1, #0]
  403dc8:	1c4d      	adds	r5, r1, #1
  403dca:	e7b9      	b.n	403d40 <_dtoa_r+0x9c0>
  403dcc:	9a02      	ldr	r2, [sp, #8]
  403dce:	3201      	adds	r2, #1
  403dd0:	9202      	str	r2, [sp, #8]
  403dd2:	9a04      	ldr	r2, [sp, #16]
  403dd4:	2331      	movs	r3, #49	; 0x31
  403dd6:	7013      	strb	r3, [r2, #0]
  403dd8:	e652      	b.n	403a80 <_dtoa_r+0x700>
  403dda:	2301      	movs	r3, #1
  403ddc:	930b      	str	r3, [sp, #44]	; 0x2c
  403dde:	e666      	b.n	403aae <_dtoa_r+0x72e>
  403de0:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403de4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403de6:	e48f      	b.n	403708 <_dtoa_r+0x388>
  403de8:	00407230 	.word	0x00407230
  403dec:	00407208 	.word	0x00407208
  403df0:	3ff00000 	.word	0x3ff00000
  403df4:	401c0000 	.word	0x401c0000
  403df8:	3fe00000 	.word	0x3fe00000
  403dfc:	40240000 	.word	0x40240000
  403e00:	40140000 	.word	0x40140000
  403e04:	4650      	mov	r0, sl
  403e06:	f002 f92d 	bl	406064 <__aeabi_i2d>
  403e0a:	463a      	mov	r2, r7
  403e0c:	4643      	mov	r3, r8
  403e0e:	f002 f98f 	bl	406130 <__aeabi_dmul>
  403e12:	2200      	movs	r2, #0
  403e14:	4bc1      	ldr	r3, [pc, #772]	; (40411c <_dtoa_r+0xd9c>)
  403e16:	f001 ffd9 	bl	405dcc <__adddf3>
  403e1a:	4605      	mov	r5, r0
  403e1c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403e20:	4641      	mov	r1, r8
  403e22:	2200      	movs	r2, #0
  403e24:	4bbe      	ldr	r3, [pc, #760]	; (404120 <_dtoa_r+0xda0>)
  403e26:	4638      	mov	r0, r7
  403e28:	f001 ffce 	bl	405dc8 <__aeabi_dsub>
  403e2c:	462a      	mov	r2, r5
  403e2e:	4633      	mov	r3, r6
  403e30:	4682      	mov	sl, r0
  403e32:	468b      	mov	fp, r1
  403e34:	f002 fc0c 	bl	406650 <__aeabi_dcmpgt>
  403e38:	4680      	mov	r8, r0
  403e3a:	2800      	cmp	r0, #0
  403e3c:	f040 8110 	bne.w	404060 <_dtoa_r+0xce0>
  403e40:	462a      	mov	r2, r5
  403e42:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  403e46:	4650      	mov	r0, sl
  403e48:	4659      	mov	r1, fp
  403e4a:	f002 fbe3 	bl	406614 <__aeabi_dcmplt>
  403e4e:	b118      	cbz	r0, 403e58 <_dtoa_r+0xad8>
  403e50:	4646      	mov	r6, r8
  403e52:	e771      	b.n	403d38 <_dtoa_r+0x9b8>
  403e54:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403e58:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  403e5c:	f7ff bb8a 	b.w	403574 <_dtoa_r+0x1f4>
  403e60:	9804      	ldr	r0, [sp, #16]
  403e62:	f7ff babb 	b.w	4033dc <_dtoa_r+0x5c>
  403e66:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403e68:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403e6a:	970c      	str	r7, [sp, #48]	; 0x30
  403e6c:	1afb      	subs	r3, r7, r3
  403e6e:	441a      	add	r2, r3
  403e70:	920d      	str	r2, [sp, #52]	; 0x34
  403e72:	2700      	movs	r7, #0
  403e74:	e469      	b.n	40374a <_dtoa_r+0x3ca>
  403e76:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  403e7a:	f04f 0a02 	mov.w	sl, #2
  403e7e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  403e82:	e657      	b.n	403b34 <_dtoa_r+0x7b4>
  403e84:	2100      	movs	r1, #0
  403e86:	2301      	movs	r3, #1
  403e88:	6461      	str	r1, [r4, #68]	; 0x44
  403e8a:	4620      	mov	r0, r4
  403e8c:	9325      	str	r3, [sp, #148]	; 0x94
  403e8e:	f001 f8b9 	bl	405004 <_Balloc>
  403e92:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403e94:	9004      	str	r0, [sp, #16]
  403e96:	6420      	str	r0, [r4, #64]	; 0x40
  403e98:	930a      	str	r3, [sp, #40]	; 0x28
  403e9a:	930f      	str	r3, [sp, #60]	; 0x3c
  403e9c:	e629      	b.n	403af2 <_dtoa_r+0x772>
  403e9e:	2a00      	cmp	r2, #0
  403ea0:	46d0      	mov	r8, sl
  403ea2:	f8cd b018 	str.w	fp, [sp, #24]
  403ea6:	469a      	mov	sl, r3
  403ea8:	dd11      	ble.n	403ece <_dtoa_r+0xb4e>
  403eaa:	4649      	mov	r1, r9
  403eac:	2201      	movs	r2, #1
  403eae:	4620      	mov	r0, r4
  403eb0:	f001 fa54 	bl	40535c <__lshift>
  403eb4:	4641      	mov	r1, r8
  403eb6:	4681      	mov	r9, r0
  403eb8:	f001 faa2 	bl	405400 <__mcmp>
  403ebc:	2800      	cmp	r0, #0
  403ebe:	f340 8146 	ble.w	40414e <_dtoa_r+0xdce>
  403ec2:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  403ec6:	f000 8106 	beq.w	4040d6 <_dtoa_r+0xd56>
  403eca:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  403ece:	46b3      	mov	fp, r6
  403ed0:	f887 a000 	strb.w	sl, [r7]
  403ed4:	1c7d      	adds	r5, r7, #1
  403ed6:	9e06      	ldr	r6, [sp, #24]
  403ed8:	e5d2      	b.n	403a80 <_dtoa_r+0x700>
  403eda:	d104      	bne.n	403ee6 <_dtoa_r+0xb66>
  403edc:	f01a 0f01 	tst.w	sl, #1
  403ee0:	d001      	beq.n	403ee6 <_dtoa_r+0xb66>
  403ee2:	e5bd      	b.n	403a60 <_dtoa_r+0x6e0>
  403ee4:	4615      	mov	r5, r2
  403ee6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  403eea:	2b30      	cmp	r3, #48	; 0x30
  403eec:	f105 32ff 	add.w	r2, r5, #4294967295
  403ef0:	d0f8      	beq.n	403ee4 <_dtoa_r+0xb64>
  403ef2:	e5c5      	b.n	403a80 <_dtoa_r+0x700>
  403ef4:	9904      	ldr	r1, [sp, #16]
  403ef6:	2230      	movs	r2, #48	; 0x30
  403ef8:	700a      	strb	r2, [r1, #0]
  403efa:	9a02      	ldr	r2, [sp, #8]
  403efc:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403f00:	3201      	adds	r2, #1
  403f02:	9202      	str	r2, [sp, #8]
  403f04:	f7ff bbfc 	b.w	403700 <_dtoa_r+0x380>
  403f08:	f000 80bb 	beq.w	404082 <_dtoa_r+0xd02>
  403f0c:	9b02      	ldr	r3, [sp, #8]
  403f0e:	425d      	negs	r5, r3
  403f10:	4b84      	ldr	r3, [pc, #528]	; (404124 <_dtoa_r+0xda4>)
  403f12:	f005 020f 	and.w	r2, r5, #15
  403f16:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
  403f1e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  403f22:	f002 f905 	bl	406130 <__aeabi_dmul>
  403f26:	112d      	asrs	r5, r5, #4
  403f28:	4607      	mov	r7, r0
  403f2a:	4688      	mov	r8, r1
  403f2c:	f000 812c 	beq.w	404188 <_dtoa_r+0xe08>
  403f30:	4e7d      	ldr	r6, [pc, #500]	; (404128 <_dtoa_r+0xda8>)
  403f32:	f04f 0a02 	mov.w	sl, #2
  403f36:	07eb      	lsls	r3, r5, #31
  403f38:	d509      	bpl.n	403f4e <_dtoa_r+0xbce>
  403f3a:	4638      	mov	r0, r7
  403f3c:	4641      	mov	r1, r8
  403f3e:	e9d6 2300 	ldrd	r2, r3, [r6]
  403f42:	f002 f8f5 	bl	406130 <__aeabi_dmul>
  403f46:	f10a 0a01 	add.w	sl, sl, #1
  403f4a:	4607      	mov	r7, r0
  403f4c:	4688      	mov	r8, r1
  403f4e:	106d      	asrs	r5, r5, #1
  403f50:	f106 0608 	add.w	r6, r6, #8
  403f54:	d1ef      	bne.n	403f36 <_dtoa_r+0xbb6>
  403f56:	e608      	b.n	403b6a <_dtoa_r+0x7ea>
  403f58:	6871      	ldr	r1, [r6, #4]
  403f5a:	4620      	mov	r0, r4
  403f5c:	f001 f852 	bl	405004 <_Balloc>
  403f60:	6933      	ldr	r3, [r6, #16]
  403f62:	3302      	adds	r3, #2
  403f64:	009a      	lsls	r2, r3, #2
  403f66:	4605      	mov	r5, r0
  403f68:	f106 010c 	add.w	r1, r6, #12
  403f6c:	300c      	adds	r0, #12
  403f6e:	f000 ff3f 	bl	404df0 <memcpy>
  403f72:	4629      	mov	r1, r5
  403f74:	2201      	movs	r2, #1
  403f76:	4620      	mov	r0, r4
  403f78:	f001 f9f0 	bl	40535c <__lshift>
  403f7c:	9006      	str	r0, [sp, #24]
  403f7e:	e4b5      	b.n	4038ec <_dtoa_r+0x56c>
  403f80:	2b39      	cmp	r3, #57	; 0x39
  403f82:	f8cd b018 	str.w	fp, [sp, #24]
  403f86:	46d0      	mov	r8, sl
  403f88:	f000 80a5 	beq.w	4040d6 <_dtoa_r+0xd56>
  403f8c:	f103 0a01 	add.w	sl, r3, #1
  403f90:	46b3      	mov	fp, r6
  403f92:	f887 a000 	strb.w	sl, [r7]
  403f96:	1c7d      	adds	r5, r7, #1
  403f98:	9e06      	ldr	r6, [sp, #24]
  403f9a:	e571      	b.n	403a80 <_dtoa_r+0x700>
  403f9c:	465a      	mov	r2, fp
  403f9e:	46d0      	mov	r8, sl
  403fa0:	46b3      	mov	fp, r6
  403fa2:	469a      	mov	sl, r3
  403fa4:	4616      	mov	r6, r2
  403fa6:	e54f      	b.n	403a48 <_dtoa_r+0x6c8>
  403fa8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403faa:	495e      	ldr	r1, [pc, #376]	; (404124 <_dtoa_r+0xda4>)
  403fac:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  403fb0:	462a      	mov	r2, r5
  403fb2:	4633      	mov	r3, r6
  403fb4:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  403fb8:	f002 f8ba 	bl	406130 <__aeabi_dmul>
  403fbc:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  403fc0:	4638      	mov	r0, r7
  403fc2:	4641      	mov	r1, r8
  403fc4:	f002 fb64 	bl	406690 <__aeabi_d2iz>
  403fc8:	4605      	mov	r5, r0
  403fca:	f002 f84b 	bl	406064 <__aeabi_i2d>
  403fce:	460b      	mov	r3, r1
  403fd0:	4602      	mov	r2, r0
  403fd2:	4641      	mov	r1, r8
  403fd4:	4638      	mov	r0, r7
  403fd6:	f001 fef7 	bl	405dc8 <__aeabi_dsub>
  403fda:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403fdc:	460f      	mov	r7, r1
  403fde:	9904      	ldr	r1, [sp, #16]
  403fe0:	3530      	adds	r5, #48	; 0x30
  403fe2:	2b01      	cmp	r3, #1
  403fe4:	700d      	strb	r5, [r1, #0]
  403fe6:	4606      	mov	r6, r0
  403fe8:	f101 0501 	add.w	r5, r1, #1
  403fec:	d026      	beq.n	40403c <_dtoa_r+0xcbc>
  403fee:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403ff0:	9a04      	ldr	r2, [sp, #16]
  403ff2:	f8df b13c 	ldr.w	fp, [pc, #316]	; 404130 <_dtoa_r+0xdb0>
  403ff6:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  403ffa:	4413      	add	r3, r2
  403ffc:	f04f 0a00 	mov.w	sl, #0
  404000:	4699      	mov	r9, r3
  404002:	4652      	mov	r2, sl
  404004:	465b      	mov	r3, fp
  404006:	4630      	mov	r0, r6
  404008:	4639      	mov	r1, r7
  40400a:	f002 f891 	bl	406130 <__aeabi_dmul>
  40400e:	460f      	mov	r7, r1
  404010:	4606      	mov	r6, r0
  404012:	f002 fb3d 	bl	406690 <__aeabi_d2iz>
  404016:	4680      	mov	r8, r0
  404018:	f002 f824 	bl	406064 <__aeabi_i2d>
  40401c:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404020:	4602      	mov	r2, r0
  404022:	460b      	mov	r3, r1
  404024:	4630      	mov	r0, r6
  404026:	4639      	mov	r1, r7
  404028:	f001 fece 	bl	405dc8 <__aeabi_dsub>
  40402c:	f805 8b01 	strb.w	r8, [r5], #1
  404030:	454d      	cmp	r5, r9
  404032:	4606      	mov	r6, r0
  404034:	460f      	mov	r7, r1
  404036:	d1e4      	bne.n	404002 <_dtoa_r+0xc82>
  404038:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40403c:	4b3b      	ldr	r3, [pc, #236]	; (40412c <_dtoa_r+0xdac>)
  40403e:	2200      	movs	r2, #0
  404040:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  404044:	f001 fec2 	bl	405dcc <__adddf3>
  404048:	4632      	mov	r2, r6
  40404a:	463b      	mov	r3, r7
  40404c:	f002 fae2 	bl	406614 <__aeabi_dcmplt>
  404050:	2800      	cmp	r0, #0
  404052:	d046      	beq.n	4040e2 <_dtoa_r+0xd62>
  404054:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404056:	9302      	str	r3, [sp, #8]
  404058:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40405c:	f7ff bb43 	b.w	4036e6 <_dtoa_r+0x366>
  404060:	f04f 0800 	mov.w	r8, #0
  404064:	4646      	mov	r6, r8
  404066:	e6a9      	b.n	403dbc <_dtoa_r+0xa3c>
  404068:	9b08      	ldr	r3, [sp, #32]
  40406a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40406c:	1a9d      	subs	r5, r3, r2
  40406e:	2300      	movs	r3, #0
  404070:	f7ff bb71 	b.w	403756 <_dtoa_r+0x3d6>
  404074:	9b18      	ldr	r3, [sp, #96]	; 0x60
  404076:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404078:	9d08      	ldr	r5, [sp, #32]
  40407a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40407e:	f7ff bb6a 	b.w	403756 <_dtoa_r+0x3d6>
  404082:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  404086:	f04f 0a02 	mov.w	sl, #2
  40408a:	e56e      	b.n	403b6a <_dtoa_r+0x7ea>
  40408c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40408e:	2b00      	cmp	r3, #0
  404090:	f43f aeb8 	beq.w	403e04 <_dtoa_r+0xa84>
  404094:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404096:	2b00      	cmp	r3, #0
  404098:	f77f aede 	ble.w	403e58 <_dtoa_r+0xad8>
  40409c:	2200      	movs	r2, #0
  40409e:	4b24      	ldr	r3, [pc, #144]	; (404130 <_dtoa_r+0xdb0>)
  4040a0:	4638      	mov	r0, r7
  4040a2:	4641      	mov	r1, r8
  4040a4:	f002 f844 	bl	406130 <__aeabi_dmul>
  4040a8:	4607      	mov	r7, r0
  4040aa:	4688      	mov	r8, r1
  4040ac:	f10a 0001 	add.w	r0, sl, #1
  4040b0:	f001 ffd8 	bl	406064 <__aeabi_i2d>
  4040b4:	463a      	mov	r2, r7
  4040b6:	4643      	mov	r3, r8
  4040b8:	f002 f83a 	bl	406130 <__aeabi_dmul>
  4040bc:	2200      	movs	r2, #0
  4040be:	4b17      	ldr	r3, [pc, #92]	; (40411c <_dtoa_r+0xd9c>)
  4040c0:	f001 fe84 	bl	405dcc <__adddf3>
  4040c4:	9a02      	ldr	r2, [sp, #8]
  4040c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4040c8:	9312      	str	r3, [sp, #72]	; 0x48
  4040ca:	3a01      	subs	r2, #1
  4040cc:	4605      	mov	r5, r0
  4040ce:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4040d2:	9215      	str	r2, [sp, #84]	; 0x54
  4040d4:	e56a      	b.n	403bac <_dtoa_r+0x82c>
  4040d6:	2239      	movs	r2, #57	; 0x39
  4040d8:	46b3      	mov	fp, r6
  4040da:	703a      	strb	r2, [r7, #0]
  4040dc:	9e06      	ldr	r6, [sp, #24]
  4040de:	1c7d      	adds	r5, r7, #1
  4040e0:	e4c0      	b.n	403a64 <_dtoa_r+0x6e4>
  4040e2:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  4040e6:	2000      	movs	r0, #0
  4040e8:	4910      	ldr	r1, [pc, #64]	; (40412c <_dtoa_r+0xdac>)
  4040ea:	f001 fe6d 	bl	405dc8 <__aeabi_dsub>
  4040ee:	4632      	mov	r2, r6
  4040f0:	463b      	mov	r3, r7
  4040f2:	f002 faad 	bl	406650 <__aeabi_dcmpgt>
  4040f6:	b908      	cbnz	r0, 4040fc <_dtoa_r+0xd7c>
  4040f8:	e6ae      	b.n	403e58 <_dtoa_r+0xad8>
  4040fa:	4615      	mov	r5, r2
  4040fc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404100:	2b30      	cmp	r3, #48	; 0x30
  404102:	f105 32ff 	add.w	r2, r5, #4294967295
  404106:	d0f8      	beq.n	4040fa <_dtoa_r+0xd7a>
  404108:	e5d7      	b.n	403cba <_dtoa_r+0x93a>
  40410a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40410e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404110:	9302      	str	r3, [sp, #8]
  404112:	f7ff bae8 	b.w	4036e6 <_dtoa_r+0x366>
  404116:	970c      	str	r7, [sp, #48]	; 0x30
  404118:	f7ff bba5 	b.w	403866 <_dtoa_r+0x4e6>
  40411c:	401c0000 	.word	0x401c0000
  404120:	40140000 	.word	0x40140000
  404124:	00407230 	.word	0x00407230
  404128:	00407208 	.word	0x00407208
  40412c:	3fe00000 	.word	0x3fe00000
  404130:	40240000 	.word	0x40240000
  404134:	2b39      	cmp	r3, #57	; 0x39
  404136:	f8cd b018 	str.w	fp, [sp, #24]
  40413a:	46d0      	mov	r8, sl
  40413c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404140:	469a      	mov	sl, r3
  404142:	d0c8      	beq.n	4040d6 <_dtoa_r+0xd56>
  404144:	f1bb 0f00 	cmp.w	fp, #0
  404148:	f73f aebf 	bgt.w	403eca <_dtoa_r+0xb4a>
  40414c:	e6bf      	b.n	403ece <_dtoa_r+0xb4e>
  40414e:	f47f aebe 	bne.w	403ece <_dtoa_r+0xb4e>
  404152:	f01a 0f01 	tst.w	sl, #1
  404156:	f43f aeba 	beq.w	403ece <_dtoa_r+0xb4e>
  40415a:	e6b2      	b.n	403ec2 <_dtoa_r+0xb42>
  40415c:	f04f 0800 	mov.w	r8, #0
  404160:	4646      	mov	r6, r8
  404162:	e5e9      	b.n	403d38 <_dtoa_r+0x9b8>
  404164:	4631      	mov	r1, r6
  404166:	2300      	movs	r3, #0
  404168:	220a      	movs	r2, #10
  40416a:	4620      	mov	r0, r4
  40416c:	f000 ff7a 	bl	405064 <__multadd>
  404170:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404172:	2b00      	cmp	r3, #0
  404174:	4606      	mov	r6, r0
  404176:	dd0a      	ble.n	40418e <_dtoa_r+0xe0e>
  404178:	930a      	str	r3, [sp, #40]	; 0x28
  40417a:	f7ff bbaa 	b.w	4038d2 <_dtoa_r+0x552>
  40417e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404180:	2b02      	cmp	r3, #2
  404182:	dc23      	bgt.n	4041cc <_dtoa_r+0xe4c>
  404184:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404186:	e43b      	b.n	403a00 <_dtoa_r+0x680>
  404188:	f04f 0a02 	mov.w	sl, #2
  40418c:	e4ed      	b.n	403b6a <_dtoa_r+0x7ea>
  40418e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404190:	2b02      	cmp	r3, #2
  404192:	dc1b      	bgt.n	4041cc <_dtoa_r+0xe4c>
  404194:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404196:	e7ef      	b.n	404178 <_dtoa_r+0xdf8>
  404198:	2500      	movs	r5, #0
  40419a:	6465      	str	r5, [r4, #68]	; 0x44
  40419c:	4629      	mov	r1, r5
  40419e:	4620      	mov	r0, r4
  4041a0:	f000 ff30 	bl	405004 <_Balloc>
  4041a4:	f04f 33ff 	mov.w	r3, #4294967295
  4041a8:	930a      	str	r3, [sp, #40]	; 0x28
  4041aa:	930f      	str	r3, [sp, #60]	; 0x3c
  4041ac:	2301      	movs	r3, #1
  4041ae:	9004      	str	r0, [sp, #16]
  4041b0:	9525      	str	r5, [sp, #148]	; 0x94
  4041b2:	6420      	str	r0, [r4, #64]	; 0x40
  4041b4:	930b      	str	r3, [sp, #44]	; 0x2c
  4041b6:	f7ff b9dd 	b.w	403574 <_dtoa_r+0x1f4>
  4041ba:	2501      	movs	r5, #1
  4041bc:	f7ff b9a5 	b.w	40350a <_dtoa_r+0x18a>
  4041c0:	f43f ab69 	beq.w	403896 <_dtoa_r+0x516>
  4041c4:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4041c8:	f7ff bbf9 	b.w	4039be <_dtoa_r+0x63e>
  4041cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4041ce:	930a      	str	r3, [sp, #40]	; 0x28
  4041d0:	e5e5      	b.n	403d9e <_dtoa_r+0xa1e>
  4041d2:	bf00      	nop

004041d4 <__sflush_r>:
  4041d4:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4041d8:	b29a      	uxth	r2, r3
  4041da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4041de:	460d      	mov	r5, r1
  4041e0:	0711      	lsls	r1, r2, #28
  4041e2:	4680      	mov	r8, r0
  4041e4:	d43a      	bmi.n	40425c <__sflush_r+0x88>
  4041e6:	686a      	ldr	r2, [r5, #4]
  4041e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4041ec:	2a00      	cmp	r2, #0
  4041ee:	81ab      	strh	r3, [r5, #12]
  4041f0:	dd6f      	ble.n	4042d2 <__sflush_r+0xfe>
  4041f2:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4041f4:	2c00      	cmp	r4, #0
  4041f6:	d049      	beq.n	40428c <__sflush_r+0xb8>
  4041f8:	2200      	movs	r2, #0
  4041fa:	b29b      	uxth	r3, r3
  4041fc:	f8d8 6000 	ldr.w	r6, [r8]
  404200:	f8c8 2000 	str.w	r2, [r8]
  404204:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  404208:	d067      	beq.n	4042da <__sflush_r+0x106>
  40420a:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  40420c:	075f      	lsls	r7, r3, #29
  40420e:	d505      	bpl.n	40421c <__sflush_r+0x48>
  404210:	6869      	ldr	r1, [r5, #4]
  404212:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  404214:	1a52      	subs	r2, r2, r1
  404216:	b10b      	cbz	r3, 40421c <__sflush_r+0x48>
  404218:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40421a:	1ad2      	subs	r2, r2, r3
  40421c:	2300      	movs	r3, #0
  40421e:	69e9      	ldr	r1, [r5, #28]
  404220:	4640      	mov	r0, r8
  404222:	47a0      	blx	r4
  404224:	1c44      	adds	r4, r0, #1
  404226:	d03c      	beq.n	4042a2 <__sflush_r+0xce>
  404228:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40422c:	692a      	ldr	r2, [r5, #16]
  40422e:	602a      	str	r2, [r5, #0]
  404230:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  404234:	2200      	movs	r2, #0
  404236:	81ab      	strh	r3, [r5, #12]
  404238:	04db      	lsls	r3, r3, #19
  40423a:	606a      	str	r2, [r5, #4]
  40423c:	d447      	bmi.n	4042ce <__sflush_r+0xfa>
  40423e:	6b29      	ldr	r1, [r5, #48]	; 0x30
  404240:	f8c8 6000 	str.w	r6, [r8]
  404244:	b311      	cbz	r1, 40428c <__sflush_r+0xb8>
  404246:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40424a:	4299      	cmp	r1, r3
  40424c:	d002      	beq.n	404254 <__sflush_r+0x80>
  40424e:	4640      	mov	r0, r8
  404250:	f000 f95a 	bl	404508 <_free_r>
  404254:	2000      	movs	r0, #0
  404256:	6328      	str	r0, [r5, #48]	; 0x30
  404258:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40425c:	692e      	ldr	r6, [r5, #16]
  40425e:	b1ae      	cbz	r6, 40428c <__sflush_r+0xb8>
  404260:	682c      	ldr	r4, [r5, #0]
  404262:	602e      	str	r6, [r5, #0]
  404264:	0791      	lsls	r1, r2, #30
  404266:	bf0c      	ite	eq
  404268:	696b      	ldreq	r3, [r5, #20]
  40426a:	2300      	movne	r3, #0
  40426c:	1ba4      	subs	r4, r4, r6
  40426e:	60ab      	str	r3, [r5, #8]
  404270:	e00a      	b.n	404288 <__sflush_r+0xb4>
  404272:	4623      	mov	r3, r4
  404274:	4632      	mov	r2, r6
  404276:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  404278:	69e9      	ldr	r1, [r5, #28]
  40427a:	4640      	mov	r0, r8
  40427c:	47b8      	blx	r7
  40427e:	2800      	cmp	r0, #0
  404280:	eba4 0400 	sub.w	r4, r4, r0
  404284:	4406      	add	r6, r0
  404286:	dd04      	ble.n	404292 <__sflush_r+0xbe>
  404288:	2c00      	cmp	r4, #0
  40428a:	dcf2      	bgt.n	404272 <__sflush_r+0x9e>
  40428c:	2000      	movs	r0, #0
  40428e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404292:	89ab      	ldrh	r3, [r5, #12]
  404294:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404298:	81ab      	strh	r3, [r5, #12]
  40429a:	f04f 30ff 	mov.w	r0, #4294967295
  40429e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4042a2:	f8d8 4000 	ldr.w	r4, [r8]
  4042a6:	2c1d      	cmp	r4, #29
  4042a8:	d8f3      	bhi.n	404292 <__sflush_r+0xbe>
  4042aa:	4b19      	ldr	r3, [pc, #100]	; (404310 <__sflush_r+0x13c>)
  4042ac:	40e3      	lsrs	r3, r4
  4042ae:	43db      	mvns	r3, r3
  4042b0:	f013 0301 	ands.w	r3, r3, #1
  4042b4:	d1ed      	bne.n	404292 <__sflush_r+0xbe>
  4042b6:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  4042ba:	606b      	str	r3, [r5, #4]
  4042bc:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  4042c0:	6929      	ldr	r1, [r5, #16]
  4042c2:	81ab      	strh	r3, [r5, #12]
  4042c4:	04da      	lsls	r2, r3, #19
  4042c6:	6029      	str	r1, [r5, #0]
  4042c8:	d5b9      	bpl.n	40423e <__sflush_r+0x6a>
  4042ca:	2c00      	cmp	r4, #0
  4042cc:	d1b7      	bne.n	40423e <__sflush_r+0x6a>
  4042ce:	6528      	str	r0, [r5, #80]	; 0x50
  4042d0:	e7b5      	b.n	40423e <__sflush_r+0x6a>
  4042d2:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4042d4:	2a00      	cmp	r2, #0
  4042d6:	dc8c      	bgt.n	4041f2 <__sflush_r+0x1e>
  4042d8:	e7d8      	b.n	40428c <__sflush_r+0xb8>
  4042da:	2301      	movs	r3, #1
  4042dc:	69e9      	ldr	r1, [r5, #28]
  4042de:	4640      	mov	r0, r8
  4042e0:	47a0      	blx	r4
  4042e2:	1c43      	adds	r3, r0, #1
  4042e4:	4602      	mov	r2, r0
  4042e6:	d002      	beq.n	4042ee <__sflush_r+0x11a>
  4042e8:	89ab      	ldrh	r3, [r5, #12]
  4042ea:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4042ec:	e78e      	b.n	40420c <__sflush_r+0x38>
  4042ee:	f8d8 3000 	ldr.w	r3, [r8]
  4042f2:	2b00      	cmp	r3, #0
  4042f4:	d0f8      	beq.n	4042e8 <__sflush_r+0x114>
  4042f6:	2b1d      	cmp	r3, #29
  4042f8:	d001      	beq.n	4042fe <__sflush_r+0x12a>
  4042fa:	2b16      	cmp	r3, #22
  4042fc:	d102      	bne.n	404304 <__sflush_r+0x130>
  4042fe:	f8c8 6000 	str.w	r6, [r8]
  404302:	e7c3      	b.n	40428c <__sflush_r+0xb8>
  404304:	89ab      	ldrh	r3, [r5, #12]
  404306:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40430a:	81ab      	strh	r3, [r5, #12]
  40430c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404310:	20400001 	.word	0x20400001

00404314 <_fflush_r>:
  404314:	b538      	push	{r3, r4, r5, lr}
  404316:	460d      	mov	r5, r1
  404318:	4604      	mov	r4, r0
  40431a:	b108      	cbz	r0, 404320 <_fflush_r+0xc>
  40431c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40431e:	b1bb      	cbz	r3, 404350 <_fflush_r+0x3c>
  404320:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  404324:	b188      	cbz	r0, 40434a <_fflush_r+0x36>
  404326:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  404328:	07db      	lsls	r3, r3, #31
  40432a:	d401      	bmi.n	404330 <_fflush_r+0x1c>
  40432c:	0581      	lsls	r1, r0, #22
  40432e:	d517      	bpl.n	404360 <_fflush_r+0x4c>
  404330:	4620      	mov	r0, r4
  404332:	4629      	mov	r1, r5
  404334:	f7ff ff4e 	bl	4041d4 <__sflush_r>
  404338:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40433a:	07da      	lsls	r2, r3, #31
  40433c:	4604      	mov	r4, r0
  40433e:	d402      	bmi.n	404346 <_fflush_r+0x32>
  404340:	89ab      	ldrh	r3, [r5, #12]
  404342:	059b      	lsls	r3, r3, #22
  404344:	d507      	bpl.n	404356 <_fflush_r+0x42>
  404346:	4620      	mov	r0, r4
  404348:	bd38      	pop	{r3, r4, r5, pc}
  40434a:	4604      	mov	r4, r0
  40434c:	4620      	mov	r0, r4
  40434e:	bd38      	pop	{r3, r4, r5, pc}
  404350:	f000 f838 	bl	4043c4 <__sinit>
  404354:	e7e4      	b.n	404320 <_fflush_r+0xc>
  404356:	6da8      	ldr	r0, [r5, #88]	; 0x58
  404358:	f000 f9fa 	bl	404750 <__retarget_lock_release_recursive>
  40435c:	4620      	mov	r0, r4
  40435e:	bd38      	pop	{r3, r4, r5, pc}
  404360:	6da8      	ldr	r0, [r5, #88]	; 0x58
  404362:	f000 f9f3 	bl	40474c <__retarget_lock_acquire_recursive>
  404366:	e7e3      	b.n	404330 <_fflush_r+0x1c>

00404368 <_cleanup_r>:
  404368:	4901      	ldr	r1, [pc, #4]	; (404370 <_cleanup_r+0x8>)
  40436a:	f000 b9b3 	b.w	4046d4 <_fwalk_reent>
  40436e:	bf00      	nop
  404370:	00405c7d 	.word	0x00405c7d

00404374 <std.isra.0>:
  404374:	b510      	push	{r4, lr}
  404376:	2300      	movs	r3, #0
  404378:	4604      	mov	r4, r0
  40437a:	8181      	strh	r1, [r0, #12]
  40437c:	81c2      	strh	r2, [r0, #14]
  40437e:	6003      	str	r3, [r0, #0]
  404380:	6043      	str	r3, [r0, #4]
  404382:	6083      	str	r3, [r0, #8]
  404384:	6643      	str	r3, [r0, #100]	; 0x64
  404386:	6103      	str	r3, [r0, #16]
  404388:	6143      	str	r3, [r0, #20]
  40438a:	6183      	str	r3, [r0, #24]
  40438c:	4619      	mov	r1, r3
  40438e:	2208      	movs	r2, #8
  404390:	305c      	adds	r0, #92	; 0x5c
  404392:	f7fd fb71 	bl	401a78 <memset>
  404396:	4807      	ldr	r0, [pc, #28]	; (4043b4 <std.isra.0+0x40>)
  404398:	4907      	ldr	r1, [pc, #28]	; (4043b8 <std.isra.0+0x44>)
  40439a:	4a08      	ldr	r2, [pc, #32]	; (4043bc <std.isra.0+0x48>)
  40439c:	4b08      	ldr	r3, [pc, #32]	; (4043c0 <std.isra.0+0x4c>)
  40439e:	6220      	str	r0, [r4, #32]
  4043a0:	61e4      	str	r4, [r4, #28]
  4043a2:	6261      	str	r1, [r4, #36]	; 0x24
  4043a4:	62a2      	str	r2, [r4, #40]	; 0x28
  4043a6:	62e3      	str	r3, [r4, #44]	; 0x2c
  4043a8:	f104 0058 	add.w	r0, r4, #88	; 0x58
  4043ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4043b0:	f000 b9c8 	b.w	404744 <__retarget_lock_init_recursive>
  4043b4:	00405969 	.word	0x00405969
  4043b8:	0040598d 	.word	0x0040598d
  4043bc:	004059c9 	.word	0x004059c9
  4043c0:	004059e9 	.word	0x004059e9

004043c4 <__sinit>:
  4043c4:	b510      	push	{r4, lr}
  4043c6:	4604      	mov	r4, r0
  4043c8:	4812      	ldr	r0, [pc, #72]	; (404414 <__sinit+0x50>)
  4043ca:	f000 f9bf 	bl	40474c <__retarget_lock_acquire_recursive>
  4043ce:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4043d0:	b9d2      	cbnz	r2, 404408 <__sinit+0x44>
  4043d2:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  4043d6:	4810      	ldr	r0, [pc, #64]	; (404418 <__sinit+0x54>)
  4043d8:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  4043dc:	2103      	movs	r1, #3
  4043de:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  4043e2:	63e0      	str	r0, [r4, #60]	; 0x3c
  4043e4:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  4043e8:	6860      	ldr	r0, [r4, #4]
  4043ea:	2104      	movs	r1, #4
  4043ec:	f7ff ffc2 	bl	404374 <std.isra.0>
  4043f0:	2201      	movs	r2, #1
  4043f2:	2109      	movs	r1, #9
  4043f4:	68a0      	ldr	r0, [r4, #8]
  4043f6:	f7ff ffbd 	bl	404374 <std.isra.0>
  4043fa:	2202      	movs	r2, #2
  4043fc:	2112      	movs	r1, #18
  4043fe:	68e0      	ldr	r0, [r4, #12]
  404400:	f7ff ffb8 	bl	404374 <std.isra.0>
  404404:	2301      	movs	r3, #1
  404406:	63a3      	str	r3, [r4, #56]	; 0x38
  404408:	4802      	ldr	r0, [pc, #8]	; (404414 <__sinit+0x50>)
  40440a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40440e:	f000 b99f 	b.w	404750 <__retarget_lock_release_recursive>
  404412:	bf00      	nop
  404414:	20000e94 	.word	0x20000e94
  404418:	00404369 	.word	0x00404369

0040441c <__sfp_lock_acquire>:
  40441c:	4801      	ldr	r0, [pc, #4]	; (404424 <__sfp_lock_acquire+0x8>)
  40441e:	f000 b995 	b.w	40474c <__retarget_lock_acquire_recursive>
  404422:	bf00      	nop
  404424:	20000ea8 	.word	0x20000ea8

00404428 <__sfp_lock_release>:
  404428:	4801      	ldr	r0, [pc, #4]	; (404430 <__sfp_lock_release+0x8>)
  40442a:	f000 b991 	b.w	404750 <__retarget_lock_release_recursive>
  40442e:	bf00      	nop
  404430:	20000ea8 	.word	0x20000ea8

00404434 <__libc_fini_array>:
  404434:	b538      	push	{r3, r4, r5, lr}
  404436:	4c0a      	ldr	r4, [pc, #40]	; (404460 <__libc_fini_array+0x2c>)
  404438:	4d0a      	ldr	r5, [pc, #40]	; (404464 <__libc_fini_array+0x30>)
  40443a:	1b64      	subs	r4, r4, r5
  40443c:	10a4      	asrs	r4, r4, #2
  40443e:	d00a      	beq.n	404456 <__libc_fini_array+0x22>
  404440:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  404444:	3b01      	subs	r3, #1
  404446:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40444a:	3c01      	subs	r4, #1
  40444c:	f855 3904 	ldr.w	r3, [r5], #-4
  404450:	4798      	blx	r3
  404452:	2c00      	cmp	r4, #0
  404454:	d1f9      	bne.n	40444a <__libc_fini_array+0x16>
  404456:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40445a:	f002 bfdf 	b.w	40741c <_fini>
  40445e:	bf00      	nop
  404460:	0040742c 	.word	0x0040742c
  404464:	00407428 	.word	0x00407428

00404468 <_malloc_trim_r>:
  404468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40446a:	4f24      	ldr	r7, [pc, #144]	; (4044fc <_malloc_trim_r+0x94>)
  40446c:	460c      	mov	r4, r1
  40446e:	4606      	mov	r6, r0
  404470:	f000 fdbc 	bl	404fec <__malloc_lock>
  404474:	68bb      	ldr	r3, [r7, #8]
  404476:	685d      	ldr	r5, [r3, #4]
  404478:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  40447c:	310f      	adds	r1, #15
  40447e:	f025 0503 	bic.w	r5, r5, #3
  404482:	4429      	add	r1, r5
  404484:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  404488:	f021 010f 	bic.w	r1, r1, #15
  40448c:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  404490:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  404494:	db07      	blt.n	4044a6 <_malloc_trim_r+0x3e>
  404496:	2100      	movs	r1, #0
  404498:	4630      	mov	r0, r6
  40449a:	f001 fa53 	bl	405944 <_sbrk_r>
  40449e:	68bb      	ldr	r3, [r7, #8]
  4044a0:	442b      	add	r3, r5
  4044a2:	4298      	cmp	r0, r3
  4044a4:	d004      	beq.n	4044b0 <_malloc_trim_r+0x48>
  4044a6:	4630      	mov	r0, r6
  4044a8:	f000 fda6 	bl	404ff8 <__malloc_unlock>
  4044ac:	2000      	movs	r0, #0
  4044ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4044b0:	4261      	negs	r1, r4
  4044b2:	4630      	mov	r0, r6
  4044b4:	f001 fa46 	bl	405944 <_sbrk_r>
  4044b8:	3001      	adds	r0, #1
  4044ba:	d00d      	beq.n	4044d8 <_malloc_trim_r+0x70>
  4044bc:	4b10      	ldr	r3, [pc, #64]	; (404500 <_malloc_trim_r+0x98>)
  4044be:	68ba      	ldr	r2, [r7, #8]
  4044c0:	6819      	ldr	r1, [r3, #0]
  4044c2:	1b2d      	subs	r5, r5, r4
  4044c4:	f045 0501 	orr.w	r5, r5, #1
  4044c8:	4630      	mov	r0, r6
  4044ca:	1b09      	subs	r1, r1, r4
  4044cc:	6055      	str	r5, [r2, #4]
  4044ce:	6019      	str	r1, [r3, #0]
  4044d0:	f000 fd92 	bl	404ff8 <__malloc_unlock>
  4044d4:	2001      	movs	r0, #1
  4044d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4044d8:	2100      	movs	r1, #0
  4044da:	4630      	mov	r0, r6
  4044dc:	f001 fa32 	bl	405944 <_sbrk_r>
  4044e0:	68ba      	ldr	r2, [r7, #8]
  4044e2:	1a83      	subs	r3, r0, r2
  4044e4:	2b0f      	cmp	r3, #15
  4044e6:	ddde      	ble.n	4044a6 <_malloc_trim_r+0x3e>
  4044e8:	4c06      	ldr	r4, [pc, #24]	; (404504 <_malloc_trim_r+0x9c>)
  4044ea:	4905      	ldr	r1, [pc, #20]	; (404500 <_malloc_trim_r+0x98>)
  4044ec:	6824      	ldr	r4, [r4, #0]
  4044ee:	f043 0301 	orr.w	r3, r3, #1
  4044f2:	1b00      	subs	r0, r0, r4
  4044f4:	6053      	str	r3, [r2, #4]
  4044f6:	6008      	str	r0, [r1, #0]
  4044f8:	e7d5      	b.n	4044a6 <_malloc_trim_r+0x3e>
  4044fa:	bf00      	nop
  4044fc:	200005c8 	.word	0x200005c8
  404500:	20000e30 	.word	0x20000e30
  404504:	200009d0 	.word	0x200009d0

00404508 <_free_r>:
  404508:	2900      	cmp	r1, #0
  40450a:	d044      	beq.n	404596 <_free_r+0x8e>
  40450c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404510:	460d      	mov	r5, r1
  404512:	4680      	mov	r8, r0
  404514:	f000 fd6a 	bl	404fec <__malloc_lock>
  404518:	f855 7c04 	ldr.w	r7, [r5, #-4]
  40451c:	4969      	ldr	r1, [pc, #420]	; (4046c4 <_free_r+0x1bc>)
  40451e:	f027 0301 	bic.w	r3, r7, #1
  404522:	f1a5 0408 	sub.w	r4, r5, #8
  404526:	18e2      	adds	r2, r4, r3
  404528:	688e      	ldr	r6, [r1, #8]
  40452a:	6850      	ldr	r0, [r2, #4]
  40452c:	42b2      	cmp	r2, r6
  40452e:	f020 0003 	bic.w	r0, r0, #3
  404532:	d05e      	beq.n	4045f2 <_free_r+0xea>
  404534:	07fe      	lsls	r6, r7, #31
  404536:	6050      	str	r0, [r2, #4]
  404538:	d40b      	bmi.n	404552 <_free_r+0x4a>
  40453a:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40453e:	1be4      	subs	r4, r4, r7
  404540:	f101 0e08 	add.w	lr, r1, #8
  404544:	68a5      	ldr	r5, [r4, #8]
  404546:	4575      	cmp	r5, lr
  404548:	443b      	add	r3, r7
  40454a:	d06d      	beq.n	404628 <_free_r+0x120>
  40454c:	68e7      	ldr	r7, [r4, #12]
  40454e:	60ef      	str	r7, [r5, #12]
  404550:	60bd      	str	r5, [r7, #8]
  404552:	1815      	adds	r5, r2, r0
  404554:	686d      	ldr	r5, [r5, #4]
  404556:	07ed      	lsls	r5, r5, #31
  404558:	d53e      	bpl.n	4045d8 <_free_r+0xd0>
  40455a:	f043 0201 	orr.w	r2, r3, #1
  40455e:	6062      	str	r2, [r4, #4]
  404560:	50e3      	str	r3, [r4, r3]
  404562:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404566:	d217      	bcs.n	404598 <_free_r+0x90>
  404568:	08db      	lsrs	r3, r3, #3
  40456a:	1c58      	adds	r0, r3, #1
  40456c:	109a      	asrs	r2, r3, #2
  40456e:	684d      	ldr	r5, [r1, #4]
  404570:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  404574:	60a7      	str	r7, [r4, #8]
  404576:	2301      	movs	r3, #1
  404578:	4093      	lsls	r3, r2
  40457a:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40457e:	432b      	orrs	r3, r5
  404580:	3a08      	subs	r2, #8
  404582:	60e2      	str	r2, [r4, #12]
  404584:	604b      	str	r3, [r1, #4]
  404586:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40458a:	60fc      	str	r4, [r7, #12]
  40458c:	4640      	mov	r0, r8
  40458e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404592:	f000 bd31 	b.w	404ff8 <__malloc_unlock>
  404596:	4770      	bx	lr
  404598:	0a5a      	lsrs	r2, r3, #9
  40459a:	2a04      	cmp	r2, #4
  40459c:	d852      	bhi.n	404644 <_free_r+0x13c>
  40459e:	099a      	lsrs	r2, r3, #6
  4045a0:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4045a4:	00ff      	lsls	r7, r7, #3
  4045a6:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4045aa:	19c8      	adds	r0, r1, r7
  4045ac:	59ca      	ldr	r2, [r1, r7]
  4045ae:	3808      	subs	r0, #8
  4045b0:	4290      	cmp	r0, r2
  4045b2:	d04f      	beq.n	404654 <_free_r+0x14c>
  4045b4:	6851      	ldr	r1, [r2, #4]
  4045b6:	f021 0103 	bic.w	r1, r1, #3
  4045ba:	428b      	cmp	r3, r1
  4045bc:	d232      	bcs.n	404624 <_free_r+0x11c>
  4045be:	6892      	ldr	r2, [r2, #8]
  4045c0:	4290      	cmp	r0, r2
  4045c2:	d1f7      	bne.n	4045b4 <_free_r+0xac>
  4045c4:	68c3      	ldr	r3, [r0, #12]
  4045c6:	60a0      	str	r0, [r4, #8]
  4045c8:	60e3      	str	r3, [r4, #12]
  4045ca:	609c      	str	r4, [r3, #8]
  4045cc:	60c4      	str	r4, [r0, #12]
  4045ce:	4640      	mov	r0, r8
  4045d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4045d4:	f000 bd10 	b.w	404ff8 <__malloc_unlock>
  4045d8:	6895      	ldr	r5, [r2, #8]
  4045da:	4f3b      	ldr	r7, [pc, #236]	; (4046c8 <_free_r+0x1c0>)
  4045dc:	42bd      	cmp	r5, r7
  4045de:	4403      	add	r3, r0
  4045e0:	d040      	beq.n	404664 <_free_r+0x15c>
  4045e2:	68d0      	ldr	r0, [r2, #12]
  4045e4:	60e8      	str	r0, [r5, #12]
  4045e6:	f043 0201 	orr.w	r2, r3, #1
  4045ea:	6085      	str	r5, [r0, #8]
  4045ec:	6062      	str	r2, [r4, #4]
  4045ee:	50e3      	str	r3, [r4, r3]
  4045f0:	e7b7      	b.n	404562 <_free_r+0x5a>
  4045f2:	07ff      	lsls	r7, r7, #31
  4045f4:	4403      	add	r3, r0
  4045f6:	d407      	bmi.n	404608 <_free_r+0x100>
  4045f8:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4045fc:	1aa4      	subs	r4, r4, r2
  4045fe:	4413      	add	r3, r2
  404600:	68a0      	ldr	r0, [r4, #8]
  404602:	68e2      	ldr	r2, [r4, #12]
  404604:	60c2      	str	r2, [r0, #12]
  404606:	6090      	str	r0, [r2, #8]
  404608:	4a30      	ldr	r2, [pc, #192]	; (4046cc <_free_r+0x1c4>)
  40460a:	6812      	ldr	r2, [r2, #0]
  40460c:	f043 0001 	orr.w	r0, r3, #1
  404610:	4293      	cmp	r3, r2
  404612:	6060      	str	r0, [r4, #4]
  404614:	608c      	str	r4, [r1, #8]
  404616:	d3b9      	bcc.n	40458c <_free_r+0x84>
  404618:	4b2d      	ldr	r3, [pc, #180]	; (4046d0 <_free_r+0x1c8>)
  40461a:	4640      	mov	r0, r8
  40461c:	6819      	ldr	r1, [r3, #0]
  40461e:	f7ff ff23 	bl	404468 <_malloc_trim_r>
  404622:	e7b3      	b.n	40458c <_free_r+0x84>
  404624:	4610      	mov	r0, r2
  404626:	e7cd      	b.n	4045c4 <_free_r+0xbc>
  404628:	1811      	adds	r1, r2, r0
  40462a:	6849      	ldr	r1, [r1, #4]
  40462c:	07c9      	lsls	r1, r1, #31
  40462e:	d444      	bmi.n	4046ba <_free_r+0x1b2>
  404630:	6891      	ldr	r1, [r2, #8]
  404632:	68d2      	ldr	r2, [r2, #12]
  404634:	60ca      	str	r2, [r1, #12]
  404636:	4403      	add	r3, r0
  404638:	f043 0001 	orr.w	r0, r3, #1
  40463c:	6091      	str	r1, [r2, #8]
  40463e:	6060      	str	r0, [r4, #4]
  404640:	50e3      	str	r3, [r4, r3]
  404642:	e7a3      	b.n	40458c <_free_r+0x84>
  404644:	2a14      	cmp	r2, #20
  404646:	d816      	bhi.n	404676 <_free_r+0x16e>
  404648:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  40464c:	00ff      	lsls	r7, r7, #3
  40464e:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  404652:	e7aa      	b.n	4045aa <_free_r+0xa2>
  404654:	10aa      	asrs	r2, r5, #2
  404656:	2301      	movs	r3, #1
  404658:	684d      	ldr	r5, [r1, #4]
  40465a:	4093      	lsls	r3, r2
  40465c:	432b      	orrs	r3, r5
  40465e:	604b      	str	r3, [r1, #4]
  404660:	4603      	mov	r3, r0
  404662:	e7b0      	b.n	4045c6 <_free_r+0xbe>
  404664:	f043 0201 	orr.w	r2, r3, #1
  404668:	614c      	str	r4, [r1, #20]
  40466a:	610c      	str	r4, [r1, #16]
  40466c:	60e5      	str	r5, [r4, #12]
  40466e:	60a5      	str	r5, [r4, #8]
  404670:	6062      	str	r2, [r4, #4]
  404672:	50e3      	str	r3, [r4, r3]
  404674:	e78a      	b.n	40458c <_free_r+0x84>
  404676:	2a54      	cmp	r2, #84	; 0x54
  404678:	d806      	bhi.n	404688 <_free_r+0x180>
  40467a:	0b1a      	lsrs	r2, r3, #12
  40467c:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  404680:	00ff      	lsls	r7, r7, #3
  404682:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  404686:	e790      	b.n	4045aa <_free_r+0xa2>
  404688:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40468c:	d806      	bhi.n	40469c <_free_r+0x194>
  40468e:	0bda      	lsrs	r2, r3, #15
  404690:	f102 0778 	add.w	r7, r2, #120	; 0x78
  404694:	00ff      	lsls	r7, r7, #3
  404696:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40469a:	e786      	b.n	4045aa <_free_r+0xa2>
  40469c:	f240 5054 	movw	r0, #1364	; 0x554
  4046a0:	4282      	cmp	r2, r0
  4046a2:	d806      	bhi.n	4046b2 <_free_r+0x1aa>
  4046a4:	0c9a      	lsrs	r2, r3, #18
  4046a6:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4046aa:	00ff      	lsls	r7, r7, #3
  4046ac:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4046b0:	e77b      	b.n	4045aa <_free_r+0xa2>
  4046b2:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4046b6:	257e      	movs	r5, #126	; 0x7e
  4046b8:	e777      	b.n	4045aa <_free_r+0xa2>
  4046ba:	f043 0101 	orr.w	r1, r3, #1
  4046be:	6061      	str	r1, [r4, #4]
  4046c0:	6013      	str	r3, [r2, #0]
  4046c2:	e763      	b.n	40458c <_free_r+0x84>
  4046c4:	200005c8 	.word	0x200005c8
  4046c8:	200005d0 	.word	0x200005d0
  4046cc:	200009d4 	.word	0x200009d4
  4046d0:	20000e60 	.word	0x20000e60

004046d4 <_fwalk_reent>:
  4046d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4046d8:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4046dc:	d01f      	beq.n	40471e <_fwalk_reent+0x4a>
  4046de:	4688      	mov	r8, r1
  4046e0:	4606      	mov	r6, r0
  4046e2:	f04f 0900 	mov.w	r9, #0
  4046e6:	687d      	ldr	r5, [r7, #4]
  4046e8:	68bc      	ldr	r4, [r7, #8]
  4046ea:	3d01      	subs	r5, #1
  4046ec:	d411      	bmi.n	404712 <_fwalk_reent+0x3e>
  4046ee:	89a3      	ldrh	r3, [r4, #12]
  4046f0:	2b01      	cmp	r3, #1
  4046f2:	f105 35ff 	add.w	r5, r5, #4294967295
  4046f6:	d908      	bls.n	40470a <_fwalk_reent+0x36>
  4046f8:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4046fc:	3301      	adds	r3, #1
  4046fe:	4621      	mov	r1, r4
  404700:	4630      	mov	r0, r6
  404702:	d002      	beq.n	40470a <_fwalk_reent+0x36>
  404704:	47c0      	blx	r8
  404706:	ea49 0900 	orr.w	r9, r9, r0
  40470a:	1c6b      	adds	r3, r5, #1
  40470c:	f104 0468 	add.w	r4, r4, #104	; 0x68
  404710:	d1ed      	bne.n	4046ee <_fwalk_reent+0x1a>
  404712:	683f      	ldr	r7, [r7, #0]
  404714:	2f00      	cmp	r7, #0
  404716:	d1e6      	bne.n	4046e6 <_fwalk_reent+0x12>
  404718:	4648      	mov	r0, r9
  40471a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40471e:	46b9      	mov	r9, r7
  404720:	4648      	mov	r0, r9
  404722:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404726:	bf00      	nop

00404728 <_localeconv_r>:
  404728:	4a04      	ldr	r2, [pc, #16]	; (40473c <_localeconv_r+0x14>)
  40472a:	4b05      	ldr	r3, [pc, #20]	; (404740 <_localeconv_r+0x18>)
  40472c:	6812      	ldr	r2, [r2, #0]
  40472e:	6b50      	ldr	r0, [r2, #52]	; 0x34
  404730:	2800      	cmp	r0, #0
  404732:	bf08      	it	eq
  404734:	4618      	moveq	r0, r3
  404736:	30f0      	adds	r0, #240	; 0xf0
  404738:	4770      	bx	lr
  40473a:	bf00      	nop
  40473c:	20000028 	.word	0x20000028
  404740:	2000045c 	.word	0x2000045c

00404744 <__retarget_lock_init_recursive>:
  404744:	4770      	bx	lr
  404746:	bf00      	nop

00404748 <__retarget_lock_close_recursive>:
  404748:	4770      	bx	lr
  40474a:	bf00      	nop

0040474c <__retarget_lock_acquire_recursive>:
  40474c:	4770      	bx	lr
  40474e:	bf00      	nop

00404750 <__retarget_lock_release_recursive>:
  404750:	4770      	bx	lr
  404752:	bf00      	nop

00404754 <__swhatbuf_r>:
  404754:	b570      	push	{r4, r5, r6, lr}
  404756:	460c      	mov	r4, r1
  404758:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40475c:	2900      	cmp	r1, #0
  40475e:	b090      	sub	sp, #64	; 0x40
  404760:	4615      	mov	r5, r2
  404762:	461e      	mov	r6, r3
  404764:	db14      	blt.n	404790 <__swhatbuf_r+0x3c>
  404766:	aa01      	add	r2, sp, #4
  404768:	f001 faea 	bl	405d40 <_fstat_r>
  40476c:	2800      	cmp	r0, #0
  40476e:	db0f      	blt.n	404790 <__swhatbuf_r+0x3c>
  404770:	9a02      	ldr	r2, [sp, #8]
  404772:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  404776:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40477a:	fab2 f282 	clz	r2, r2
  40477e:	0952      	lsrs	r2, r2, #5
  404780:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404784:	f44f 6000 	mov.w	r0, #2048	; 0x800
  404788:	6032      	str	r2, [r6, #0]
  40478a:	602b      	str	r3, [r5, #0]
  40478c:	b010      	add	sp, #64	; 0x40
  40478e:	bd70      	pop	{r4, r5, r6, pc}
  404790:	89a2      	ldrh	r2, [r4, #12]
  404792:	2300      	movs	r3, #0
  404794:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  404798:	6033      	str	r3, [r6, #0]
  40479a:	d004      	beq.n	4047a6 <__swhatbuf_r+0x52>
  40479c:	2240      	movs	r2, #64	; 0x40
  40479e:	4618      	mov	r0, r3
  4047a0:	602a      	str	r2, [r5, #0]
  4047a2:	b010      	add	sp, #64	; 0x40
  4047a4:	bd70      	pop	{r4, r5, r6, pc}
  4047a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4047aa:	602b      	str	r3, [r5, #0]
  4047ac:	b010      	add	sp, #64	; 0x40
  4047ae:	bd70      	pop	{r4, r5, r6, pc}

004047b0 <malloc>:
  4047b0:	4b02      	ldr	r3, [pc, #8]	; (4047bc <malloc+0xc>)
  4047b2:	4601      	mov	r1, r0
  4047b4:	6818      	ldr	r0, [r3, #0]
  4047b6:	f000 b803 	b.w	4047c0 <_malloc_r>
  4047ba:	bf00      	nop
  4047bc:	20000028 	.word	0x20000028

004047c0 <_malloc_r>:
  4047c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4047c4:	f101 060b 	add.w	r6, r1, #11
  4047c8:	2e16      	cmp	r6, #22
  4047ca:	b083      	sub	sp, #12
  4047cc:	4605      	mov	r5, r0
  4047ce:	f240 809e 	bls.w	40490e <_malloc_r+0x14e>
  4047d2:	f036 0607 	bics.w	r6, r6, #7
  4047d6:	f100 80bd 	bmi.w	404954 <_malloc_r+0x194>
  4047da:	42b1      	cmp	r1, r6
  4047dc:	f200 80ba 	bhi.w	404954 <_malloc_r+0x194>
  4047e0:	f000 fc04 	bl	404fec <__malloc_lock>
  4047e4:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4047e8:	f0c0 8293 	bcc.w	404d12 <_malloc_r+0x552>
  4047ec:	0a73      	lsrs	r3, r6, #9
  4047ee:	f000 80b8 	beq.w	404962 <_malloc_r+0x1a2>
  4047f2:	2b04      	cmp	r3, #4
  4047f4:	f200 8179 	bhi.w	404aea <_malloc_r+0x32a>
  4047f8:	09b3      	lsrs	r3, r6, #6
  4047fa:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4047fe:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  404802:	00c3      	lsls	r3, r0, #3
  404804:	4fbf      	ldr	r7, [pc, #764]	; (404b04 <_malloc_r+0x344>)
  404806:	443b      	add	r3, r7
  404808:	f1a3 0108 	sub.w	r1, r3, #8
  40480c:	685c      	ldr	r4, [r3, #4]
  40480e:	42a1      	cmp	r1, r4
  404810:	d106      	bne.n	404820 <_malloc_r+0x60>
  404812:	e00c      	b.n	40482e <_malloc_r+0x6e>
  404814:	2a00      	cmp	r2, #0
  404816:	f280 80aa 	bge.w	40496e <_malloc_r+0x1ae>
  40481a:	68e4      	ldr	r4, [r4, #12]
  40481c:	42a1      	cmp	r1, r4
  40481e:	d006      	beq.n	40482e <_malloc_r+0x6e>
  404820:	6863      	ldr	r3, [r4, #4]
  404822:	f023 0303 	bic.w	r3, r3, #3
  404826:	1b9a      	subs	r2, r3, r6
  404828:	2a0f      	cmp	r2, #15
  40482a:	ddf3      	ble.n	404814 <_malloc_r+0x54>
  40482c:	4670      	mov	r0, lr
  40482e:	693c      	ldr	r4, [r7, #16]
  404830:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404b18 <_malloc_r+0x358>
  404834:	4574      	cmp	r4, lr
  404836:	f000 81ab 	beq.w	404b90 <_malloc_r+0x3d0>
  40483a:	6863      	ldr	r3, [r4, #4]
  40483c:	f023 0303 	bic.w	r3, r3, #3
  404840:	1b9a      	subs	r2, r3, r6
  404842:	2a0f      	cmp	r2, #15
  404844:	f300 8190 	bgt.w	404b68 <_malloc_r+0x3a8>
  404848:	2a00      	cmp	r2, #0
  40484a:	f8c7 e014 	str.w	lr, [r7, #20]
  40484e:	f8c7 e010 	str.w	lr, [r7, #16]
  404852:	f280 809d 	bge.w	404990 <_malloc_r+0x1d0>
  404856:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40485a:	f080 8161 	bcs.w	404b20 <_malloc_r+0x360>
  40485e:	08db      	lsrs	r3, r3, #3
  404860:	f103 0c01 	add.w	ip, r3, #1
  404864:	1099      	asrs	r1, r3, #2
  404866:	687a      	ldr	r2, [r7, #4]
  404868:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  40486c:	f8c4 8008 	str.w	r8, [r4, #8]
  404870:	2301      	movs	r3, #1
  404872:	408b      	lsls	r3, r1
  404874:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  404878:	4313      	orrs	r3, r2
  40487a:	3908      	subs	r1, #8
  40487c:	60e1      	str	r1, [r4, #12]
  40487e:	607b      	str	r3, [r7, #4]
  404880:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404884:	f8c8 400c 	str.w	r4, [r8, #12]
  404888:	1082      	asrs	r2, r0, #2
  40488a:	2401      	movs	r4, #1
  40488c:	4094      	lsls	r4, r2
  40488e:	429c      	cmp	r4, r3
  404890:	f200 808b 	bhi.w	4049aa <_malloc_r+0x1ea>
  404894:	421c      	tst	r4, r3
  404896:	d106      	bne.n	4048a6 <_malloc_r+0xe6>
  404898:	f020 0003 	bic.w	r0, r0, #3
  40489c:	0064      	lsls	r4, r4, #1
  40489e:	421c      	tst	r4, r3
  4048a0:	f100 0004 	add.w	r0, r0, #4
  4048a4:	d0fa      	beq.n	40489c <_malloc_r+0xdc>
  4048a6:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4048aa:	46cc      	mov	ip, r9
  4048ac:	4680      	mov	r8, r0
  4048ae:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4048b2:	459c      	cmp	ip, r3
  4048b4:	d107      	bne.n	4048c6 <_malloc_r+0x106>
  4048b6:	e16d      	b.n	404b94 <_malloc_r+0x3d4>
  4048b8:	2a00      	cmp	r2, #0
  4048ba:	f280 817b 	bge.w	404bb4 <_malloc_r+0x3f4>
  4048be:	68db      	ldr	r3, [r3, #12]
  4048c0:	459c      	cmp	ip, r3
  4048c2:	f000 8167 	beq.w	404b94 <_malloc_r+0x3d4>
  4048c6:	6859      	ldr	r1, [r3, #4]
  4048c8:	f021 0103 	bic.w	r1, r1, #3
  4048cc:	1b8a      	subs	r2, r1, r6
  4048ce:	2a0f      	cmp	r2, #15
  4048d0:	ddf2      	ble.n	4048b8 <_malloc_r+0xf8>
  4048d2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4048d6:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4048da:	9300      	str	r3, [sp, #0]
  4048dc:	199c      	adds	r4, r3, r6
  4048de:	4628      	mov	r0, r5
  4048e0:	f046 0601 	orr.w	r6, r6, #1
  4048e4:	f042 0501 	orr.w	r5, r2, #1
  4048e8:	605e      	str	r6, [r3, #4]
  4048ea:	f8c8 c00c 	str.w	ip, [r8, #12]
  4048ee:	f8cc 8008 	str.w	r8, [ip, #8]
  4048f2:	617c      	str	r4, [r7, #20]
  4048f4:	613c      	str	r4, [r7, #16]
  4048f6:	f8c4 e00c 	str.w	lr, [r4, #12]
  4048fa:	f8c4 e008 	str.w	lr, [r4, #8]
  4048fe:	6065      	str	r5, [r4, #4]
  404900:	505a      	str	r2, [r3, r1]
  404902:	f000 fb79 	bl	404ff8 <__malloc_unlock>
  404906:	9b00      	ldr	r3, [sp, #0]
  404908:	f103 0408 	add.w	r4, r3, #8
  40490c:	e01e      	b.n	40494c <_malloc_r+0x18c>
  40490e:	2910      	cmp	r1, #16
  404910:	d820      	bhi.n	404954 <_malloc_r+0x194>
  404912:	f000 fb6b 	bl	404fec <__malloc_lock>
  404916:	2610      	movs	r6, #16
  404918:	2318      	movs	r3, #24
  40491a:	2002      	movs	r0, #2
  40491c:	4f79      	ldr	r7, [pc, #484]	; (404b04 <_malloc_r+0x344>)
  40491e:	443b      	add	r3, r7
  404920:	f1a3 0208 	sub.w	r2, r3, #8
  404924:	685c      	ldr	r4, [r3, #4]
  404926:	4294      	cmp	r4, r2
  404928:	f000 813d 	beq.w	404ba6 <_malloc_r+0x3e6>
  40492c:	6863      	ldr	r3, [r4, #4]
  40492e:	68e1      	ldr	r1, [r4, #12]
  404930:	68a6      	ldr	r6, [r4, #8]
  404932:	f023 0303 	bic.w	r3, r3, #3
  404936:	4423      	add	r3, r4
  404938:	4628      	mov	r0, r5
  40493a:	685a      	ldr	r2, [r3, #4]
  40493c:	60f1      	str	r1, [r6, #12]
  40493e:	f042 0201 	orr.w	r2, r2, #1
  404942:	608e      	str	r6, [r1, #8]
  404944:	605a      	str	r2, [r3, #4]
  404946:	f000 fb57 	bl	404ff8 <__malloc_unlock>
  40494a:	3408      	adds	r4, #8
  40494c:	4620      	mov	r0, r4
  40494e:	b003      	add	sp, #12
  404950:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404954:	2400      	movs	r4, #0
  404956:	230c      	movs	r3, #12
  404958:	4620      	mov	r0, r4
  40495a:	602b      	str	r3, [r5, #0]
  40495c:	b003      	add	sp, #12
  40495e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404962:	2040      	movs	r0, #64	; 0x40
  404964:	f44f 7300 	mov.w	r3, #512	; 0x200
  404968:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  40496c:	e74a      	b.n	404804 <_malloc_r+0x44>
  40496e:	4423      	add	r3, r4
  404970:	68e1      	ldr	r1, [r4, #12]
  404972:	685a      	ldr	r2, [r3, #4]
  404974:	68a6      	ldr	r6, [r4, #8]
  404976:	f042 0201 	orr.w	r2, r2, #1
  40497a:	60f1      	str	r1, [r6, #12]
  40497c:	4628      	mov	r0, r5
  40497e:	608e      	str	r6, [r1, #8]
  404980:	605a      	str	r2, [r3, #4]
  404982:	f000 fb39 	bl	404ff8 <__malloc_unlock>
  404986:	3408      	adds	r4, #8
  404988:	4620      	mov	r0, r4
  40498a:	b003      	add	sp, #12
  40498c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404990:	4423      	add	r3, r4
  404992:	4628      	mov	r0, r5
  404994:	685a      	ldr	r2, [r3, #4]
  404996:	f042 0201 	orr.w	r2, r2, #1
  40499a:	605a      	str	r2, [r3, #4]
  40499c:	f000 fb2c 	bl	404ff8 <__malloc_unlock>
  4049a0:	3408      	adds	r4, #8
  4049a2:	4620      	mov	r0, r4
  4049a4:	b003      	add	sp, #12
  4049a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4049aa:	68bc      	ldr	r4, [r7, #8]
  4049ac:	6863      	ldr	r3, [r4, #4]
  4049ae:	f023 0803 	bic.w	r8, r3, #3
  4049b2:	45b0      	cmp	r8, r6
  4049b4:	d304      	bcc.n	4049c0 <_malloc_r+0x200>
  4049b6:	eba8 0306 	sub.w	r3, r8, r6
  4049ba:	2b0f      	cmp	r3, #15
  4049bc:	f300 8085 	bgt.w	404aca <_malloc_r+0x30a>
  4049c0:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404b1c <_malloc_r+0x35c>
  4049c4:	4b50      	ldr	r3, [pc, #320]	; (404b08 <_malloc_r+0x348>)
  4049c6:	f8d9 2000 	ldr.w	r2, [r9]
  4049ca:	681b      	ldr	r3, [r3, #0]
  4049cc:	3201      	adds	r2, #1
  4049ce:	4433      	add	r3, r6
  4049d0:	eb04 0a08 	add.w	sl, r4, r8
  4049d4:	f000 8155 	beq.w	404c82 <_malloc_r+0x4c2>
  4049d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4049dc:	330f      	adds	r3, #15
  4049de:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4049e2:	f02b 0b0f 	bic.w	fp, fp, #15
  4049e6:	4659      	mov	r1, fp
  4049e8:	4628      	mov	r0, r5
  4049ea:	f000 ffab 	bl	405944 <_sbrk_r>
  4049ee:	1c41      	adds	r1, r0, #1
  4049f0:	4602      	mov	r2, r0
  4049f2:	f000 80fc 	beq.w	404bee <_malloc_r+0x42e>
  4049f6:	4582      	cmp	sl, r0
  4049f8:	f200 80f7 	bhi.w	404bea <_malloc_r+0x42a>
  4049fc:	4b43      	ldr	r3, [pc, #268]	; (404b0c <_malloc_r+0x34c>)
  4049fe:	6819      	ldr	r1, [r3, #0]
  404a00:	4459      	add	r1, fp
  404a02:	6019      	str	r1, [r3, #0]
  404a04:	f000 814d 	beq.w	404ca2 <_malloc_r+0x4e2>
  404a08:	f8d9 0000 	ldr.w	r0, [r9]
  404a0c:	3001      	adds	r0, #1
  404a0e:	bf1b      	ittet	ne
  404a10:	eba2 0a0a 	subne.w	sl, r2, sl
  404a14:	4451      	addne	r1, sl
  404a16:	f8c9 2000 	streq.w	r2, [r9]
  404a1a:	6019      	strne	r1, [r3, #0]
  404a1c:	f012 0107 	ands.w	r1, r2, #7
  404a20:	f000 8115 	beq.w	404c4e <_malloc_r+0x48e>
  404a24:	f1c1 0008 	rsb	r0, r1, #8
  404a28:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404a2c:	4402      	add	r2, r0
  404a2e:	3108      	adds	r1, #8
  404a30:	eb02 090b 	add.w	r9, r2, fp
  404a34:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404a38:	eba1 0909 	sub.w	r9, r1, r9
  404a3c:	4649      	mov	r1, r9
  404a3e:	4628      	mov	r0, r5
  404a40:	9301      	str	r3, [sp, #4]
  404a42:	9200      	str	r2, [sp, #0]
  404a44:	f000 ff7e 	bl	405944 <_sbrk_r>
  404a48:	1c43      	adds	r3, r0, #1
  404a4a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404a4e:	f000 8143 	beq.w	404cd8 <_malloc_r+0x518>
  404a52:	1a80      	subs	r0, r0, r2
  404a54:	4448      	add	r0, r9
  404a56:	f040 0001 	orr.w	r0, r0, #1
  404a5a:	6819      	ldr	r1, [r3, #0]
  404a5c:	60ba      	str	r2, [r7, #8]
  404a5e:	4449      	add	r1, r9
  404a60:	42bc      	cmp	r4, r7
  404a62:	6050      	str	r0, [r2, #4]
  404a64:	6019      	str	r1, [r3, #0]
  404a66:	d017      	beq.n	404a98 <_malloc_r+0x2d8>
  404a68:	f1b8 0f0f 	cmp.w	r8, #15
  404a6c:	f240 80fb 	bls.w	404c66 <_malloc_r+0x4a6>
  404a70:	6860      	ldr	r0, [r4, #4]
  404a72:	f1a8 020c 	sub.w	r2, r8, #12
  404a76:	f022 0207 	bic.w	r2, r2, #7
  404a7a:	eb04 0e02 	add.w	lr, r4, r2
  404a7e:	f000 0001 	and.w	r0, r0, #1
  404a82:	f04f 0c05 	mov.w	ip, #5
  404a86:	4310      	orrs	r0, r2
  404a88:	2a0f      	cmp	r2, #15
  404a8a:	6060      	str	r0, [r4, #4]
  404a8c:	f8ce c004 	str.w	ip, [lr, #4]
  404a90:	f8ce c008 	str.w	ip, [lr, #8]
  404a94:	f200 8117 	bhi.w	404cc6 <_malloc_r+0x506>
  404a98:	4b1d      	ldr	r3, [pc, #116]	; (404b10 <_malloc_r+0x350>)
  404a9a:	68bc      	ldr	r4, [r7, #8]
  404a9c:	681a      	ldr	r2, [r3, #0]
  404a9e:	4291      	cmp	r1, r2
  404aa0:	bf88      	it	hi
  404aa2:	6019      	strhi	r1, [r3, #0]
  404aa4:	4b1b      	ldr	r3, [pc, #108]	; (404b14 <_malloc_r+0x354>)
  404aa6:	681a      	ldr	r2, [r3, #0]
  404aa8:	4291      	cmp	r1, r2
  404aaa:	6862      	ldr	r2, [r4, #4]
  404aac:	bf88      	it	hi
  404aae:	6019      	strhi	r1, [r3, #0]
  404ab0:	f022 0203 	bic.w	r2, r2, #3
  404ab4:	4296      	cmp	r6, r2
  404ab6:	eba2 0306 	sub.w	r3, r2, r6
  404aba:	d801      	bhi.n	404ac0 <_malloc_r+0x300>
  404abc:	2b0f      	cmp	r3, #15
  404abe:	dc04      	bgt.n	404aca <_malloc_r+0x30a>
  404ac0:	4628      	mov	r0, r5
  404ac2:	f000 fa99 	bl	404ff8 <__malloc_unlock>
  404ac6:	2400      	movs	r4, #0
  404ac8:	e740      	b.n	40494c <_malloc_r+0x18c>
  404aca:	19a2      	adds	r2, r4, r6
  404acc:	f043 0301 	orr.w	r3, r3, #1
  404ad0:	f046 0601 	orr.w	r6, r6, #1
  404ad4:	6066      	str	r6, [r4, #4]
  404ad6:	4628      	mov	r0, r5
  404ad8:	60ba      	str	r2, [r7, #8]
  404ada:	6053      	str	r3, [r2, #4]
  404adc:	f000 fa8c 	bl	404ff8 <__malloc_unlock>
  404ae0:	3408      	adds	r4, #8
  404ae2:	4620      	mov	r0, r4
  404ae4:	b003      	add	sp, #12
  404ae6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404aea:	2b14      	cmp	r3, #20
  404aec:	d971      	bls.n	404bd2 <_malloc_r+0x412>
  404aee:	2b54      	cmp	r3, #84	; 0x54
  404af0:	f200 80a3 	bhi.w	404c3a <_malloc_r+0x47a>
  404af4:	0b33      	lsrs	r3, r6, #12
  404af6:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404afa:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404afe:	00c3      	lsls	r3, r0, #3
  404b00:	e680      	b.n	404804 <_malloc_r+0x44>
  404b02:	bf00      	nop
  404b04:	200005c8 	.word	0x200005c8
  404b08:	20000e60 	.word	0x20000e60
  404b0c:	20000e30 	.word	0x20000e30
  404b10:	20000e58 	.word	0x20000e58
  404b14:	20000e5c 	.word	0x20000e5c
  404b18:	200005d0 	.word	0x200005d0
  404b1c:	200009d0 	.word	0x200009d0
  404b20:	0a5a      	lsrs	r2, r3, #9
  404b22:	2a04      	cmp	r2, #4
  404b24:	d95b      	bls.n	404bde <_malloc_r+0x41e>
  404b26:	2a14      	cmp	r2, #20
  404b28:	f200 80ae 	bhi.w	404c88 <_malloc_r+0x4c8>
  404b2c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404b30:	00c9      	lsls	r1, r1, #3
  404b32:	325b      	adds	r2, #91	; 0x5b
  404b34:	eb07 0c01 	add.w	ip, r7, r1
  404b38:	5879      	ldr	r1, [r7, r1]
  404b3a:	f1ac 0c08 	sub.w	ip, ip, #8
  404b3e:	458c      	cmp	ip, r1
  404b40:	f000 8088 	beq.w	404c54 <_malloc_r+0x494>
  404b44:	684a      	ldr	r2, [r1, #4]
  404b46:	f022 0203 	bic.w	r2, r2, #3
  404b4a:	4293      	cmp	r3, r2
  404b4c:	d273      	bcs.n	404c36 <_malloc_r+0x476>
  404b4e:	6889      	ldr	r1, [r1, #8]
  404b50:	458c      	cmp	ip, r1
  404b52:	d1f7      	bne.n	404b44 <_malloc_r+0x384>
  404b54:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404b58:	687b      	ldr	r3, [r7, #4]
  404b5a:	60e2      	str	r2, [r4, #12]
  404b5c:	f8c4 c008 	str.w	ip, [r4, #8]
  404b60:	6094      	str	r4, [r2, #8]
  404b62:	f8cc 400c 	str.w	r4, [ip, #12]
  404b66:	e68f      	b.n	404888 <_malloc_r+0xc8>
  404b68:	19a1      	adds	r1, r4, r6
  404b6a:	f046 0c01 	orr.w	ip, r6, #1
  404b6e:	f042 0601 	orr.w	r6, r2, #1
  404b72:	f8c4 c004 	str.w	ip, [r4, #4]
  404b76:	4628      	mov	r0, r5
  404b78:	6179      	str	r1, [r7, #20]
  404b7a:	6139      	str	r1, [r7, #16]
  404b7c:	f8c1 e00c 	str.w	lr, [r1, #12]
  404b80:	f8c1 e008 	str.w	lr, [r1, #8]
  404b84:	604e      	str	r6, [r1, #4]
  404b86:	50e2      	str	r2, [r4, r3]
  404b88:	f000 fa36 	bl	404ff8 <__malloc_unlock>
  404b8c:	3408      	adds	r4, #8
  404b8e:	e6dd      	b.n	40494c <_malloc_r+0x18c>
  404b90:	687b      	ldr	r3, [r7, #4]
  404b92:	e679      	b.n	404888 <_malloc_r+0xc8>
  404b94:	f108 0801 	add.w	r8, r8, #1
  404b98:	f018 0f03 	tst.w	r8, #3
  404b9c:	f10c 0c08 	add.w	ip, ip, #8
  404ba0:	f47f ae85 	bne.w	4048ae <_malloc_r+0xee>
  404ba4:	e02d      	b.n	404c02 <_malloc_r+0x442>
  404ba6:	68dc      	ldr	r4, [r3, #12]
  404ba8:	42a3      	cmp	r3, r4
  404baa:	bf08      	it	eq
  404bac:	3002      	addeq	r0, #2
  404bae:	f43f ae3e 	beq.w	40482e <_malloc_r+0x6e>
  404bb2:	e6bb      	b.n	40492c <_malloc_r+0x16c>
  404bb4:	4419      	add	r1, r3
  404bb6:	461c      	mov	r4, r3
  404bb8:	684a      	ldr	r2, [r1, #4]
  404bba:	68db      	ldr	r3, [r3, #12]
  404bbc:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404bc0:	f042 0201 	orr.w	r2, r2, #1
  404bc4:	604a      	str	r2, [r1, #4]
  404bc6:	4628      	mov	r0, r5
  404bc8:	60f3      	str	r3, [r6, #12]
  404bca:	609e      	str	r6, [r3, #8]
  404bcc:	f000 fa14 	bl	404ff8 <__malloc_unlock>
  404bd0:	e6bc      	b.n	40494c <_malloc_r+0x18c>
  404bd2:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404bd6:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404bda:	00c3      	lsls	r3, r0, #3
  404bdc:	e612      	b.n	404804 <_malloc_r+0x44>
  404bde:	099a      	lsrs	r2, r3, #6
  404be0:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404be4:	00c9      	lsls	r1, r1, #3
  404be6:	3238      	adds	r2, #56	; 0x38
  404be8:	e7a4      	b.n	404b34 <_malloc_r+0x374>
  404bea:	42bc      	cmp	r4, r7
  404bec:	d054      	beq.n	404c98 <_malloc_r+0x4d8>
  404bee:	68bc      	ldr	r4, [r7, #8]
  404bf0:	6862      	ldr	r2, [r4, #4]
  404bf2:	f022 0203 	bic.w	r2, r2, #3
  404bf6:	e75d      	b.n	404ab4 <_malloc_r+0x2f4>
  404bf8:	f859 3908 	ldr.w	r3, [r9], #-8
  404bfc:	4599      	cmp	r9, r3
  404bfe:	f040 8086 	bne.w	404d0e <_malloc_r+0x54e>
  404c02:	f010 0f03 	tst.w	r0, #3
  404c06:	f100 30ff 	add.w	r0, r0, #4294967295
  404c0a:	d1f5      	bne.n	404bf8 <_malloc_r+0x438>
  404c0c:	687b      	ldr	r3, [r7, #4]
  404c0e:	ea23 0304 	bic.w	r3, r3, r4
  404c12:	607b      	str	r3, [r7, #4]
  404c14:	0064      	lsls	r4, r4, #1
  404c16:	429c      	cmp	r4, r3
  404c18:	f63f aec7 	bhi.w	4049aa <_malloc_r+0x1ea>
  404c1c:	2c00      	cmp	r4, #0
  404c1e:	f43f aec4 	beq.w	4049aa <_malloc_r+0x1ea>
  404c22:	421c      	tst	r4, r3
  404c24:	4640      	mov	r0, r8
  404c26:	f47f ae3e 	bne.w	4048a6 <_malloc_r+0xe6>
  404c2a:	0064      	lsls	r4, r4, #1
  404c2c:	421c      	tst	r4, r3
  404c2e:	f100 0004 	add.w	r0, r0, #4
  404c32:	d0fa      	beq.n	404c2a <_malloc_r+0x46a>
  404c34:	e637      	b.n	4048a6 <_malloc_r+0xe6>
  404c36:	468c      	mov	ip, r1
  404c38:	e78c      	b.n	404b54 <_malloc_r+0x394>
  404c3a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404c3e:	d815      	bhi.n	404c6c <_malloc_r+0x4ac>
  404c40:	0bf3      	lsrs	r3, r6, #15
  404c42:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404c46:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404c4a:	00c3      	lsls	r3, r0, #3
  404c4c:	e5da      	b.n	404804 <_malloc_r+0x44>
  404c4e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404c52:	e6ed      	b.n	404a30 <_malloc_r+0x270>
  404c54:	687b      	ldr	r3, [r7, #4]
  404c56:	1092      	asrs	r2, r2, #2
  404c58:	2101      	movs	r1, #1
  404c5a:	fa01 f202 	lsl.w	r2, r1, r2
  404c5e:	4313      	orrs	r3, r2
  404c60:	607b      	str	r3, [r7, #4]
  404c62:	4662      	mov	r2, ip
  404c64:	e779      	b.n	404b5a <_malloc_r+0x39a>
  404c66:	2301      	movs	r3, #1
  404c68:	6053      	str	r3, [r2, #4]
  404c6a:	e729      	b.n	404ac0 <_malloc_r+0x300>
  404c6c:	f240 5254 	movw	r2, #1364	; 0x554
  404c70:	4293      	cmp	r3, r2
  404c72:	d822      	bhi.n	404cba <_malloc_r+0x4fa>
  404c74:	0cb3      	lsrs	r3, r6, #18
  404c76:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404c7a:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404c7e:	00c3      	lsls	r3, r0, #3
  404c80:	e5c0      	b.n	404804 <_malloc_r+0x44>
  404c82:	f103 0b10 	add.w	fp, r3, #16
  404c86:	e6ae      	b.n	4049e6 <_malloc_r+0x226>
  404c88:	2a54      	cmp	r2, #84	; 0x54
  404c8a:	d829      	bhi.n	404ce0 <_malloc_r+0x520>
  404c8c:	0b1a      	lsrs	r2, r3, #12
  404c8e:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404c92:	00c9      	lsls	r1, r1, #3
  404c94:	326e      	adds	r2, #110	; 0x6e
  404c96:	e74d      	b.n	404b34 <_malloc_r+0x374>
  404c98:	4b20      	ldr	r3, [pc, #128]	; (404d1c <_malloc_r+0x55c>)
  404c9a:	6819      	ldr	r1, [r3, #0]
  404c9c:	4459      	add	r1, fp
  404c9e:	6019      	str	r1, [r3, #0]
  404ca0:	e6b2      	b.n	404a08 <_malloc_r+0x248>
  404ca2:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404ca6:	2800      	cmp	r0, #0
  404ca8:	f47f aeae 	bne.w	404a08 <_malloc_r+0x248>
  404cac:	eb08 030b 	add.w	r3, r8, fp
  404cb0:	68ba      	ldr	r2, [r7, #8]
  404cb2:	f043 0301 	orr.w	r3, r3, #1
  404cb6:	6053      	str	r3, [r2, #4]
  404cb8:	e6ee      	b.n	404a98 <_malloc_r+0x2d8>
  404cba:	207f      	movs	r0, #127	; 0x7f
  404cbc:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404cc0:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404cc4:	e59e      	b.n	404804 <_malloc_r+0x44>
  404cc6:	f104 0108 	add.w	r1, r4, #8
  404cca:	4628      	mov	r0, r5
  404ccc:	9300      	str	r3, [sp, #0]
  404cce:	f7ff fc1b 	bl	404508 <_free_r>
  404cd2:	9b00      	ldr	r3, [sp, #0]
  404cd4:	6819      	ldr	r1, [r3, #0]
  404cd6:	e6df      	b.n	404a98 <_malloc_r+0x2d8>
  404cd8:	2001      	movs	r0, #1
  404cda:	f04f 0900 	mov.w	r9, #0
  404cde:	e6bc      	b.n	404a5a <_malloc_r+0x29a>
  404ce0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404ce4:	d805      	bhi.n	404cf2 <_malloc_r+0x532>
  404ce6:	0bda      	lsrs	r2, r3, #15
  404ce8:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404cec:	00c9      	lsls	r1, r1, #3
  404cee:	3277      	adds	r2, #119	; 0x77
  404cf0:	e720      	b.n	404b34 <_malloc_r+0x374>
  404cf2:	f240 5154 	movw	r1, #1364	; 0x554
  404cf6:	428a      	cmp	r2, r1
  404cf8:	d805      	bhi.n	404d06 <_malloc_r+0x546>
  404cfa:	0c9a      	lsrs	r2, r3, #18
  404cfc:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404d00:	00c9      	lsls	r1, r1, #3
  404d02:	327c      	adds	r2, #124	; 0x7c
  404d04:	e716      	b.n	404b34 <_malloc_r+0x374>
  404d06:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404d0a:	227e      	movs	r2, #126	; 0x7e
  404d0c:	e712      	b.n	404b34 <_malloc_r+0x374>
  404d0e:	687b      	ldr	r3, [r7, #4]
  404d10:	e780      	b.n	404c14 <_malloc_r+0x454>
  404d12:	08f0      	lsrs	r0, r6, #3
  404d14:	f106 0308 	add.w	r3, r6, #8
  404d18:	e600      	b.n	40491c <_malloc_r+0x15c>
  404d1a:	bf00      	nop
  404d1c:	20000e30 	.word	0x20000e30

00404d20 <__ascii_mbtowc>:
  404d20:	b082      	sub	sp, #8
  404d22:	b149      	cbz	r1, 404d38 <__ascii_mbtowc+0x18>
  404d24:	b15a      	cbz	r2, 404d3e <__ascii_mbtowc+0x1e>
  404d26:	b16b      	cbz	r3, 404d44 <__ascii_mbtowc+0x24>
  404d28:	7813      	ldrb	r3, [r2, #0]
  404d2a:	600b      	str	r3, [r1, #0]
  404d2c:	7812      	ldrb	r2, [r2, #0]
  404d2e:	1c10      	adds	r0, r2, #0
  404d30:	bf18      	it	ne
  404d32:	2001      	movne	r0, #1
  404d34:	b002      	add	sp, #8
  404d36:	4770      	bx	lr
  404d38:	a901      	add	r1, sp, #4
  404d3a:	2a00      	cmp	r2, #0
  404d3c:	d1f3      	bne.n	404d26 <__ascii_mbtowc+0x6>
  404d3e:	4610      	mov	r0, r2
  404d40:	b002      	add	sp, #8
  404d42:	4770      	bx	lr
  404d44:	f06f 0001 	mvn.w	r0, #1
  404d48:	e7f4      	b.n	404d34 <__ascii_mbtowc+0x14>
  404d4a:	bf00      	nop
  404d4c:	0000      	movs	r0, r0
	...

00404d50 <memchr>:
  404d50:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404d54:	2a10      	cmp	r2, #16
  404d56:	db2b      	blt.n	404db0 <memchr+0x60>
  404d58:	f010 0f07 	tst.w	r0, #7
  404d5c:	d008      	beq.n	404d70 <memchr+0x20>
  404d5e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404d62:	3a01      	subs	r2, #1
  404d64:	428b      	cmp	r3, r1
  404d66:	d02d      	beq.n	404dc4 <memchr+0x74>
  404d68:	f010 0f07 	tst.w	r0, #7
  404d6c:	b342      	cbz	r2, 404dc0 <memchr+0x70>
  404d6e:	d1f6      	bne.n	404d5e <memchr+0xe>
  404d70:	b4f0      	push	{r4, r5, r6, r7}
  404d72:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404d76:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  404d7a:	f022 0407 	bic.w	r4, r2, #7
  404d7e:	f07f 0700 	mvns.w	r7, #0
  404d82:	2300      	movs	r3, #0
  404d84:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404d88:	3c08      	subs	r4, #8
  404d8a:	ea85 0501 	eor.w	r5, r5, r1
  404d8e:	ea86 0601 	eor.w	r6, r6, r1
  404d92:	fa85 f547 	uadd8	r5, r5, r7
  404d96:	faa3 f587 	sel	r5, r3, r7
  404d9a:	fa86 f647 	uadd8	r6, r6, r7
  404d9e:	faa5 f687 	sel	r6, r5, r7
  404da2:	b98e      	cbnz	r6, 404dc8 <memchr+0x78>
  404da4:	d1ee      	bne.n	404d84 <memchr+0x34>
  404da6:	bcf0      	pop	{r4, r5, r6, r7}
  404da8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404dac:	f002 0207 	and.w	r2, r2, #7
  404db0:	b132      	cbz	r2, 404dc0 <memchr+0x70>
  404db2:	f810 3b01 	ldrb.w	r3, [r0], #1
  404db6:	3a01      	subs	r2, #1
  404db8:	ea83 0301 	eor.w	r3, r3, r1
  404dbc:	b113      	cbz	r3, 404dc4 <memchr+0x74>
  404dbe:	d1f8      	bne.n	404db2 <memchr+0x62>
  404dc0:	2000      	movs	r0, #0
  404dc2:	4770      	bx	lr
  404dc4:	3801      	subs	r0, #1
  404dc6:	4770      	bx	lr
  404dc8:	2d00      	cmp	r5, #0
  404dca:	bf06      	itte	eq
  404dcc:	4635      	moveq	r5, r6
  404dce:	3803      	subeq	r0, #3
  404dd0:	3807      	subne	r0, #7
  404dd2:	f015 0f01 	tst.w	r5, #1
  404dd6:	d107      	bne.n	404de8 <memchr+0x98>
  404dd8:	3001      	adds	r0, #1
  404dda:	f415 7f80 	tst.w	r5, #256	; 0x100
  404dde:	bf02      	ittt	eq
  404de0:	3001      	addeq	r0, #1
  404de2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404de6:	3001      	addeq	r0, #1
  404de8:	bcf0      	pop	{r4, r5, r6, r7}
  404dea:	3801      	subs	r0, #1
  404dec:	4770      	bx	lr
  404dee:	bf00      	nop

00404df0 <memcpy>:
  404df0:	4684      	mov	ip, r0
  404df2:	ea41 0300 	orr.w	r3, r1, r0
  404df6:	f013 0303 	ands.w	r3, r3, #3
  404dfa:	d16d      	bne.n	404ed8 <memcpy+0xe8>
  404dfc:	3a40      	subs	r2, #64	; 0x40
  404dfe:	d341      	bcc.n	404e84 <memcpy+0x94>
  404e00:	f851 3b04 	ldr.w	r3, [r1], #4
  404e04:	f840 3b04 	str.w	r3, [r0], #4
  404e08:	f851 3b04 	ldr.w	r3, [r1], #4
  404e0c:	f840 3b04 	str.w	r3, [r0], #4
  404e10:	f851 3b04 	ldr.w	r3, [r1], #4
  404e14:	f840 3b04 	str.w	r3, [r0], #4
  404e18:	f851 3b04 	ldr.w	r3, [r1], #4
  404e1c:	f840 3b04 	str.w	r3, [r0], #4
  404e20:	f851 3b04 	ldr.w	r3, [r1], #4
  404e24:	f840 3b04 	str.w	r3, [r0], #4
  404e28:	f851 3b04 	ldr.w	r3, [r1], #4
  404e2c:	f840 3b04 	str.w	r3, [r0], #4
  404e30:	f851 3b04 	ldr.w	r3, [r1], #4
  404e34:	f840 3b04 	str.w	r3, [r0], #4
  404e38:	f851 3b04 	ldr.w	r3, [r1], #4
  404e3c:	f840 3b04 	str.w	r3, [r0], #4
  404e40:	f851 3b04 	ldr.w	r3, [r1], #4
  404e44:	f840 3b04 	str.w	r3, [r0], #4
  404e48:	f851 3b04 	ldr.w	r3, [r1], #4
  404e4c:	f840 3b04 	str.w	r3, [r0], #4
  404e50:	f851 3b04 	ldr.w	r3, [r1], #4
  404e54:	f840 3b04 	str.w	r3, [r0], #4
  404e58:	f851 3b04 	ldr.w	r3, [r1], #4
  404e5c:	f840 3b04 	str.w	r3, [r0], #4
  404e60:	f851 3b04 	ldr.w	r3, [r1], #4
  404e64:	f840 3b04 	str.w	r3, [r0], #4
  404e68:	f851 3b04 	ldr.w	r3, [r1], #4
  404e6c:	f840 3b04 	str.w	r3, [r0], #4
  404e70:	f851 3b04 	ldr.w	r3, [r1], #4
  404e74:	f840 3b04 	str.w	r3, [r0], #4
  404e78:	f851 3b04 	ldr.w	r3, [r1], #4
  404e7c:	f840 3b04 	str.w	r3, [r0], #4
  404e80:	3a40      	subs	r2, #64	; 0x40
  404e82:	d2bd      	bcs.n	404e00 <memcpy+0x10>
  404e84:	3230      	adds	r2, #48	; 0x30
  404e86:	d311      	bcc.n	404eac <memcpy+0xbc>
  404e88:	f851 3b04 	ldr.w	r3, [r1], #4
  404e8c:	f840 3b04 	str.w	r3, [r0], #4
  404e90:	f851 3b04 	ldr.w	r3, [r1], #4
  404e94:	f840 3b04 	str.w	r3, [r0], #4
  404e98:	f851 3b04 	ldr.w	r3, [r1], #4
  404e9c:	f840 3b04 	str.w	r3, [r0], #4
  404ea0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ea4:	f840 3b04 	str.w	r3, [r0], #4
  404ea8:	3a10      	subs	r2, #16
  404eaa:	d2ed      	bcs.n	404e88 <memcpy+0x98>
  404eac:	320c      	adds	r2, #12
  404eae:	d305      	bcc.n	404ebc <memcpy+0xcc>
  404eb0:	f851 3b04 	ldr.w	r3, [r1], #4
  404eb4:	f840 3b04 	str.w	r3, [r0], #4
  404eb8:	3a04      	subs	r2, #4
  404eba:	d2f9      	bcs.n	404eb0 <memcpy+0xc0>
  404ebc:	3204      	adds	r2, #4
  404ebe:	d008      	beq.n	404ed2 <memcpy+0xe2>
  404ec0:	07d2      	lsls	r2, r2, #31
  404ec2:	bf1c      	itt	ne
  404ec4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404ec8:	f800 3b01 	strbne.w	r3, [r0], #1
  404ecc:	d301      	bcc.n	404ed2 <memcpy+0xe2>
  404ece:	880b      	ldrh	r3, [r1, #0]
  404ed0:	8003      	strh	r3, [r0, #0]
  404ed2:	4660      	mov	r0, ip
  404ed4:	4770      	bx	lr
  404ed6:	bf00      	nop
  404ed8:	2a08      	cmp	r2, #8
  404eda:	d313      	bcc.n	404f04 <memcpy+0x114>
  404edc:	078b      	lsls	r3, r1, #30
  404ede:	d08d      	beq.n	404dfc <memcpy+0xc>
  404ee0:	f010 0303 	ands.w	r3, r0, #3
  404ee4:	d08a      	beq.n	404dfc <memcpy+0xc>
  404ee6:	f1c3 0304 	rsb	r3, r3, #4
  404eea:	1ad2      	subs	r2, r2, r3
  404eec:	07db      	lsls	r3, r3, #31
  404eee:	bf1c      	itt	ne
  404ef0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404ef4:	f800 3b01 	strbne.w	r3, [r0], #1
  404ef8:	d380      	bcc.n	404dfc <memcpy+0xc>
  404efa:	f831 3b02 	ldrh.w	r3, [r1], #2
  404efe:	f820 3b02 	strh.w	r3, [r0], #2
  404f02:	e77b      	b.n	404dfc <memcpy+0xc>
  404f04:	3a04      	subs	r2, #4
  404f06:	d3d9      	bcc.n	404ebc <memcpy+0xcc>
  404f08:	3a01      	subs	r2, #1
  404f0a:	f811 3b01 	ldrb.w	r3, [r1], #1
  404f0e:	f800 3b01 	strb.w	r3, [r0], #1
  404f12:	d2f9      	bcs.n	404f08 <memcpy+0x118>
  404f14:	780b      	ldrb	r3, [r1, #0]
  404f16:	7003      	strb	r3, [r0, #0]
  404f18:	784b      	ldrb	r3, [r1, #1]
  404f1a:	7043      	strb	r3, [r0, #1]
  404f1c:	788b      	ldrb	r3, [r1, #2]
  404f1e:	7083      	strb	r3, [r0, #2]
  404f20:	4660      	mov	r0, ip
  404f22:	4770      	bx	lr

00404f24 <memmove>:
  404f24:	4288      	cmp	r0, r1
  404f26:	b5f0      	push	{r4, r5, r6, r7, lr}
  404f28:	d90d      	bls.n	404f46 <memmove+0x22>
  404f2a:	188b      	adds	r3, r1, r2
  404f2c:	4298      	cmp	r0, r3
  404f2e:	d20a      	bcs.n	404f46 <memmove+0x22>
  404f30:	1884      	adds	r4, r0, r2
  404f32:	2a00      	cmp	r2, #0
  404f34:	d051      	beq.n	404fda <memmove+0xb6>
  404f36:	4622      	mov	r2, r4
  404f38:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  404f3c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  404f40:	4299      	cmp	r1, r3
  404f42:	d1f9      	bne.n	404f38 <memmove+0x14>
  404f44:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404f46:	2a0f      	cmp	r2, #15
  404f48:	d948      	bls.n	404fdc <memmove+0xb8>
  404f4a:	ea41 0300 	orr.w	r3, r1, r0
  404f4e:	079b      	lsls	r3, r3, #30
  404f50:	d146      	bne.n	404fe0 <memmove+0xbc>
  404f52:	f100 0410 	add.w	r4, r0, #16
  404f56:	f101 0310 	add.w	r3, r1, #16
  404f5a:	4615      	mov	r5, r2
  404f5c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  404f60:	f844 6c10 	str.w	r6, [r4, #-16]
  404f64:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  404f68:	f844 6c0c 	str.w	r6, [r4, #-12]
  404f6c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  404f70:	f844 6c08 	str.w	r6, [r4, #-8]
  404f74:	3d10      	subs	r5, #16
  404f76:	f853 6c04 	ldr.w	r6, [r3, #-4]
  404f7a:	f844 6c04 	str.w	r6, [r4, #-4]
  404f7e:	2d0f      	cmp	r5, #15
  404f80:	f103 0310 	add.w	r3, r3, #16
  404f84:	f104 0410 	add.w	r4, r4, #16
  404f88:	d8e8      	bhi.n	404f5c <memmove+0x38>
  404f8a:	f1a2 0310 	sub.w	r3, r2, #16
  404f8e:	f023 030f 	bic.w	r3, r3, #15
  404f92:	f002 0e0f 	and.w	lr, r2, #15
  404f96:	3310      	adds	r3, #16
  404f98:	f1be 0f03 	cmp.w	lr, #3
  404f9c:	4419      	add	r1, r3
  404f9e:	4403      	add	r3, r0
  404fa0:	d921      	bls.n	404fe6 <memmove+0xc2>
  404fa2:	1f1e      	subs	r6, r3, #4
  404fa4:	460d      	mov	r5, r1
  404fa6:	4674      	mov	r4, lr
  404fa8:	3c04      	subs	r4, #4
  404faa:	f855 7b04 	ldr.w	r7, [r5], #4
  404fae:	f846 7f04 	str.w	r7, [r6, #4]!
  404fb2:	2c03      	cmp	r4, #3
  404fb4:	d8f8      	bhi.n	404fa8 <memmove+0x84>
  404fb6:	f1ae 0404 	sub.w	r4, lr, #4
  404fba:	f024 0403 	bic.w	r4, r4, #3
  404fbe:	3404      	adds	r4, #4
  404fc0:	4421      	add	r1, r4
  404fc2:	4423      	add	r3, r4
  404fc4:	f002 0203 	and.w	r2, r2, #3
  404fc8:	b162      	cbz	r2, 404fe4 <memmove+0xc0>
  404fca:	3b01      	subs	r3, #1
  404fcc:	440a      	add	r2, r1
  404fce:	f811 4b01 	ldrb.w	r4, [r1], #1
  404fd2:	f803 4f01 	strb.w	r4, [r3, #1]!
  404fd6:	428a      	cmp	r2, r1
  404fd8:	d1f9      	bne.n	404fce <memmove+0xaa>
  404fda:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404fdc:	4603      	mov	r3, r0
  404fde:	e7f3      	b.n	404fc8 <memmove+0xa4>
  404fe0:	4603      	mov	r3, r0
  404fe2:	e7f2      	b.n	404fca <memmove+0xa6>
  404fe4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404fe6:	4672      	mov	r2, lr
  404fe8:	e7ee      	b.n	404fc8 <memmove+0xa4>
  404fea:	bf00      	nop

00404fec <__malloc_lock>:
  404fec:	4801      	ldr	r0, [pc, #4]	; (404ff4 <__malloc_lock+0x8>)
  404fee:	f7ff bbad 	b.w	40474c <__retarget_lock_acquire_recursive>
  404ff2:	bf00      	nop
  404ff4:	20000e98 	.word	0x20000e98

00404ff8 <__malloc_unlock>:
  404ff8:	4801      	ldr	r0, [pc, #4]	; (405000 <__malloc_unlock+0x8>)
  404ffa:	f7ff bba9 	b.w	404750 <__retarget_lock_release_recursive>
  404ffe:	bf00      	nop
  405000:	20000e98 	.word	0x20000e98

00405004 <_Balloc>:
  405004:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  405006:	b570      	push	{r4, r5, r6, lr}
  405008:	4605      	mov	r5, r0
  40500a:	460c      	mov	r4, r1
  40500c:	b14b      	cbz	r3, 405022 <_Balloc+0x1e>
  40500e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  405012:	b180      	cbz	r0, 405036 <_Balloc+0x32>
  405014:	6802      	ldr	r2, [r0, #0]
  405016:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  40501a:	2300      	movs	r3, #0
  40501c:	6103      	str	r3, [r0, #16]
  40501e:	60c3      	str	r3, [r0, #12]
  405020:	bd70      	pop	{r4, r5, r6, pc}
  405022:	2221      	movs	r2, #33	; 0x21
  405024:	2104      	movs	r1, #4
  405026:	f000 fde7 	bl	405bf8 <_calloc_r>
  40502a:	64e8      	str	r0, [r5, #76]	; 0x4c
  40502c:	4603      	mov	r3, r0
  40502e:	2800      	cmp	r0, #0
  405030:	d1ed      	bne.n	40500e <_Balloc+0xa>
  405032:	2000      	movs	r0, #0
  405034:	bd70      	pop	{r4, r5, r6, pc}
  405036:	2101      	movs	r1, #1
  405038:	fa01 f604 	lsl.w	r6, r1, r4
  40503c:	1d72      	adds	r2, r6, #5
  40503e:	4628      	mov	r0, r5
  405040:	0092      	lsls	r2, r2, #2
  405042:	f000 fdd9 	bl	405bf8 <_calloc_r>
  405046:	2800      	cmp	r0, #0
  405048:	d0f3      	beq.n	405032 <_Balloc+0x2e>
  40504a:	6044      	str	r4, [r0, #4]
  40504c:	6086      	str	r6, [r0, #8]
  40504e:	e7e4      	b.n	40501a <_Balloc+0x16>

00405050 <_Bfree>:
  405050:	b131      	cbz	r1, 405060 <_Bfree+0x10>
  405052:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  405054:	684a      	ldr	r2, [r1, #4]
  405056:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40505a:	6008      	str	r0, [r1, #0]
  40505c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  405060:	4770      	bx	lr
  405062:	bf00      	nop

00405064 <__multadd>:
  405064:	b5f0      	push	{r4, r5, r6, r7, lr}
  405066:	690c      	ldr	r4, [r1, #16]
  405068:	b083      	sub	sp, #12
  40506a:	460d      	mov	r5, r1
  40506c:	4606      	mov	r6, r0
  40506e:	f101 0e14 	add.w	lr, r1, #20
  405072:	2700      	movs	r7, #0
  405074:	f8de 0000 	ldr.w	r0, [lr]
  405078:	b281      	uxth	r1, r0
  40507a:	fb02 3301 	mla	r3, r2, r1, r3
  40507e:	0c01      	lsrs	r1, r0, #16
  405080:	0c18      	lsrs	r0, r3, #16
  405082:	fb02 0101 	mla	r1, r2, r1, r0
  405086:	b29b      	uxth	r3, r3
  405088:	3701      	adds	r7, #1
  40508a:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  40508e:	42bc      	cmp	r4, r7
  405090:	f84e 3b04 	str.w	r3, [lr], #4
  405094:	ea4f 4311 	mov.w	r3, r1, lsr #16
  405098:	dcec      	bgt.n	405074 <__multadd+0x10>
  40509a:	b13b      	cbz	r3, 4050ac <__multadd+0x48>
  40509c:	68aa      	ldr	r2, [r5, #8]
  40509e:	4294      	cmp	r4, r2
  4050a0:	da07      	bge.n	4050b2 <__multadd+0x4e>
  4050a2:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  4050a6:	3401      	adds	r4, #1
  4050a8:	6153      	str	r3, [r2, #20]
  4050aa:	612c      	str	r4, [r5, #16]
  4050ac:	4628      	mov	r0, r5
  4050ae:	b003      	add	sp, #12
  4050b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4050b2:	6869      	ldr	r1, [r5, #4]
  4050b4:	9301      	str	r3, [sp, #4]
  4050b6:	3101      	adds	r1, #1
  4050b8:	4630      	mov	r0, r6
  4050ba:	f7ff ffa3 	bl	405004 <_Balloc>
  4050be:	692a      	ldr	r2, [r5, #16]
  4050c0:	3202      	adds	r2, #2
  4050c2:	f105 010c 	add.w	r1, r5, #12
  4050c6:	4607      	mov	r7, r0
  4050c8:	0092      	lsls	r2, r2, #2
  4050ca:	300c      	adds	r0, #12
  4050cc:	f7ff fe90 	bl	404df0 <memcpy>
  4050d0:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  4050d2:	6869      	ldr	r1, [r5, #4]
  4050d4:	9b01      	ldr	r3, [sp, #4]
  4050d6:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  4050da:	6028      	str	r0, [r5, #0]
  4050dc:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  4050e0:	463d      	mov	r5, r7
  4050e2:	e7de      	b.n	4050a2 <__multadd+0x3e>

004050e4 <__hi0bits>:
  4050e4:	0c02      	lsrs	r2, r0, #16
  4050e6:	0412      	lsls	r2, r2, #16
  4050e8:	4603      	mov	r3, r0
  4050ea:	b9b2      	cbnz	r2, 40511a <__hi0bits+0x36>
  4050ec:	0403      	lsls	r3, r0, #16
  4050ee:	2010      	movs	r0, #16
  4050f0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  4050f4:	bf04      	itt	eq
  4050f6:	021b      	lsleq	r3, r3, #8
  4050f8:	3008      	addeq	r0, #8
  4050fa:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  4050fe:	bf04      	itt	eq
  405100:	011b      	lsleq	r3, r3, #4
  405102:	3004      	addeq	r0, #4
  405104:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  405108:	bf04      	itt	eq
  40510a:	009b      	lsleq	r3, r3, #2
  40510c:	3002      	addeq	r0, #2
  40510e:	2b00      	cmp	r3, #0
  405110:	db02      	blt.n	405118 <__hi0bits+0x34>
  405112:	005b      	lsls	r3, r3, #1
  405114:	d403      	bmi.n	40511e <__hi0bits+0x3a>
  405116:	2020      	movs	r0, #32
  405118:	4770      	bx	lr
  40511a:	2000      	movs	r0, #0
  40511c:	e7e8      	b.n	4050f0 <__hi0bits+0xc>
  40511e:	3001      	adds	r0, #1
  405120:	4770      	bx	lr
  405122:	bf00      	nop

00405124 <__lo0bits>:
  405124:	6803      	ldr	r3, [r0, #0]
  405126:	f013 0207 	ands.w	r2, r3, #7
  40512a:	4601      	mov	r1, r0
  40512c:	d007      	beq.n	40513e <__lo0bits+0x1a>
  40512e:	07da      	lsls	r2, r3, #31
  405130:	d421      	bmi.n	405176 <__lo0bits+0x52>
  405132:	0798      	lsls	r0, r3, #30
  405134:	d421      	bmi.n	40517a <__lo0bits+0x56>
  405136:	089b      	lsrs	r3, r3, #2
  405138:	600b      	str	r3, [r1, #0]
  40513a:	2002      	movs	r0, #2
  40513c:	4770      	bx	lr
  40513e:	b298      	uxth	r0, r3
  405140:	b198      	cbz	r0, 40516a <__lo0bits+0x46>
  405142:	4610      	mov	r0, r2
  405144:	f013 0fff 	tst.w	r3, #255	; 0xff
  405148:	bf04      	itt	eq
  40514a:	0a1b      	lsreq	r3, r3, #8
  40514c:	3008      	addeq	r0, #8
  40514e:	071a      	lsls	r2, r3, #28
  405150:	bf04      	itt	eq
  405152:	091b      	lsreq	r3, r3, #4
  405154:	3004      	addeq	r0, #4
  405156:	079a      	lsls	r2, r3, #30
  405158:	bf04      	itt	eq
  40515a:	089b      	lsreq	r3, r3, #2
  40515c:	3002      	addeq	r0, #2
  40515e:	07da      	lsls	r2, r3, #31
  405160:	d407      	bmi.n	405172 <__lo0bits+0x4e>
  405162:	085b      	lsrs	r3, r3, #1
  405164:	d104      	bne.n	405170 <__lo0bits+0x4c>
  405166:	2020      	movs	r0, #32
  405168:	4770      	bx	lr
  40516a:	0c1b      	lsrs	r3, r3, #16
  40516c:	2010      	movs	r0, #16
  40516e:	e7e9      	b.n	405144 <__lo0bits+0x20>
  405170:	3001      	adds	r0, #1
  405172:	600b      	str	r3, [r1, #0]
  405174:	4770      	bx	lr
  405176:	2000      	movs	r0, #0
  405178:	4770      	bx	lr
  40517a:	085b      	lsrs	r3, r3, #1
  40517c:	600b      	str	r3, [r1, #0]
  40517e:	2001      	movs	r0, #1
  405180:	4770      	bx	lr
  405182:	bf00      	nop

00405184 <__i2b>:
  405184:	b510      	push	{r4, lr}
  405186:	460c      	mov	r4, r1
  405188:	2101      	movs	r1, #1
  40518a:	f7ff ff3b 	bl	405004 <_Balloc>
  40518e:	2201      	movs	r2, #1
  405190:	6144      	str	r4, [r0, #20]
  405192:	6102      	str	r2, [r0, #16]
  405194:	bd10      	pop	{r4, pc}
  405196:	bf00      	nop

00405198 <__multiply>:
  405198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40519c:	690c      	ldr	r4, [r1, #16]
  40519e:	6915      	ldr	r5, [r2, #16]
  4051a0:	42ac      	cmp	r4, r5
  4051a2:	b083      	sub	sp, #12
  4051a4:	468b      	mov	fp, r1
  4051a6:	4616      	mov	r6, r2
  4051a8:	da04      	bge.n	4051b4 <__multiply+0x1c>
  4051aa:	4622      	mov	r2, r4
  4051ac:	46b3      	mov	fp, r6
  4051ae:	462c      	mov	r4, r5
  4051b0:	460e      	mov	r6, r1
  4051b2:	4615      	mov	r5, r2
  4051b4:	f8db 3008 	ldr.w	r3, [fp, #8]
  4051b8:	f8db 1004 	ldr.w	r1, [fp, #4]
  4051bc:	eb04 0805 	add.w	r8, r4, r5
  4051c0:	4598      	cmp	r8, r3
  4051c2:	bfc8      	it	gt
  4051c4:	3101      	addgt	r1, #1
  4051c6:	f7ff ff1d 	bl	405004 <_Balloc>
  4051ca:	f100 0914 	add.w	r9, r0, #20
  4051ce:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  4051d2:	45d1      	cmp	r9, sl
  4051d4:	9000      	str	r0, [sp, #0]
  4051d6:	d205      	bcs.n	4051e4 <__multiply+0x4c>
  4051d8:	464b      	mov	r3, r9
  4051da:	2100      	movs	r1, #0
  4051dc:	f843 1b04 	str.w	r1, [r3], #4
  4051e0:	459a      	cmp	sl, r3
  4051e2:	d8fb      	bhi.n	4051dc <__multiply+0x44>
  4051e4:	f106 0c14 	add.w	ip, r6, #20
  4051e8:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  4051ec:	f10b 0b14 	add.w	fp, fp, #20
  4051f0:	459c      	cmp	ip, r3
  4051f2:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  4051f6:	d24c      	bcs.n	405292 <__multiply+0xfa>
  4051f8:	f8cd a004 	str.w	sl, [sp, #4]
  4051fc:	469a      	mov	sl, r3
  4051fe:	f8dc 5000 	ldr.w	r5, [ip]
  405202:	b2af      	uxth	r7, r5
  405204:	b1ef      	cbz	r7, 405242 <__multiply+0xaa>
  405206:	2100      	movs	r1, #0
  405208:	464d      	mov	r5, r9
  40520a:	465e      	mov	r6, fp
  40520c:	460c      	mov	r4, r1
  40520e:	f856 2b04 	ldr.w	r2, [r6], #4
  405212:	6828      	ldr	r0, [r5, #0]
  405214:	b293      	uxth	r3, r2
  405216:	b281      	uxth	r1, r0
  405218:	fb07 1303 	mla	r3, r7, r3, r1
  40521c:	0c12      	lsrs	r2, r2, #16
  40521e:	0c01      	lsrs	r1, r0, #16
  405220:	4423      	add	r3, r4
  405222:	fb07 1102 	mla	r1, r7, r2, r1
  405226:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  40522a:	b29b      	uxth	r3, r3
  40522c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  405230:	45b6      	cmp	lr, r6
  405232:	f845 3b04 	str.w	r3, [r5], #4
  405236:	ea4f 4411 	mov.w	r4, r1, lsr #16
  40523a:	d8e8      	bhi.n	40520e <__multiply+0x76>
  40523c:	602c      	str	r4, [r5, #0]
  40523e:	f8dc 5000 	ldr.w	r5, [ip]
  405242:	0c2d      	lsrs	r5, r5, #16
  405244:	d01d      	beq.n	405282 <__multiply+0xea>
  405246:	f8d9 3000 	ldr.w	r3, [r9]
  40524a:	4648      	mov	r0, r9
  40524c:	461c      	mov	r4, r3
  40524e:	4659      	mov	r1, fp
  405250:	2200      	movs	r2, #0
  405252:	880e      	ldrh	r6, [r1, #0]
  405254:	0c24      	lsrs	r4, r4, #16
  405256:	fb05 4406 	mla	r4, r5, r6, r4
  40525a:	4422      	add	r2, r4
  40525c:	b29b      	uxth	r3, r3
  40525e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  405262:	f840 3b04 	str.w	r3, [r0], #4
  405266:	f851 3b04 	ldr.w	r3, [r1], #4
  40526a:	6804      	ldr	r4, [r0, #0]
  40526c:	0c1b      	lsrs	r3, r3, #16
  40526e:	b2a6      	uxth	r6, r4
  405270:	fb05 6303 	mla	r3, r5, r3, r6
  405274:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  405278:	458e      	cmp	lr, r1
  40527a:	ea4f 4213 	mov.w	r2, r3, lsr #16
  40527e:	d8e8      	bhi.n	405252 <__multiply+0xba>
  405280:	6003      	str	r3, [r0, #0]
  405282:	f10c 0c04 	add.w	ip, ip, #4
  405286:	45e2      	cmp	sl, ip
  405288:	f109 0904 	add.w	r9, r9, #4
  40528c:	d8b7      	bhi.n	4051fe <__multiply+0x66>
  40528e:	f8dd a004 	ldr.w	sl, [sp, #4]
  405292:	f1b8 0f00 	cmp.w	r8, #0
  405296:	dd0b      	ble.n	4052b0 <__multiply+0x118>
  405298:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  40529c:	f1aa 0a04 	sub.w	sl, sl, #4
  4052a0:	b11b      	cbz	r3, 4052aa <__multiply+0x112>
  4052a2:	e005      	b.n	4052b0 <__multiply+0x118>
  4052a4:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  4052a8:	b913      	cbnz	r3, 4052b0 <__multiply+0x118>
  4052aa:	f1b8 0801 	subs.w	r8, r8, #1
  4052ae:	d1f9      	bne.n	4052a4 <__multiply+0x10c>
  4052b0:	9800      	ldr	r0, [sp, #0]
  4052b2:	f8c0 8010 	str.w	r8, [r0, #16]
  4052b6:	b003      	add	sp, #12
  4052b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004052bc <__pow5mult>:
  4052bc:	f012 0303 	ands.w	r3, r2, #3
  4052c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4052c4:	4614      	mov	r4, r2
  4052c6:	4607      	mov	r7, r0
  4052c8:	d12e      	bne.n	405328 <__pow5mult+0x6c>
  4052ca:	460d      	mov	r5, r1
  4052cc:	10a4      	asrs	r4, r4, #2
  4052ce:	d01c      	beq.n	40530a <__pow5mult+0x4e>
  4052d0:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  4052d2:	b396      	cbz	r6, 40533a <__pow5mult+0x7e>
  4052d4:	07e3      	lsls	r3, r4, #31
  4052d6:	f04f 0800 	mov.w	r8, #0
  4052da:	d406      	bmi.n	4052ea <__pow5mult+0x2e>
  4052dc:	1064      	asrs	r4, r4, #1
  4052de:	d014      	beq.n	40530a <__pow5mult+0x4e>
  4052e0:	6830      	ldr	r0, [r6, #0]
  4052e2:	b1a8      	cbz	r0, 405310 <__pow5mult+0x54>
  4052e4:	4606      	mov	r6, r0
  4052e6:	07e3      	lsls	r3, r4, #31
  4052e8:	d5f8      	bpl.n	4052dc <__pow5mult+0x20>
  4052ea:	4632      	mov	r2, r6
  4052ec:	4629      	mov	r1, r5
  4052ee:	4638      	mov	r0, r7
  4052f0:	f7ff ff52 	bl	405198 <__multiply>
  4052f4:	b1b5      	cbz	r5, 405324 <__pow5mult+0x68>
  4052f6:	686a      	ldr	r2, [r5, #4]
  4052f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4052fa:	1064      	asrs	r4, r4, #1
  4052fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405300:	6029      	str	r1, [r5, #0]
  405302:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  405306:	4605      	mov	r5, r0
  405308:	d1ea      	bne.n	4052e0 <__pow5mult+0x24>
  40530a:	4628      	mov	r0, r5
  40530c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405310:	4632      	mov	r2, r6
  405312:	4631      	mov	r1, r6
  405314:	4638      	mov	r0, r7
  405316:	f7ff ff3f 	bl	405198 <__multiply>
  40531a:	6030      	str	r0, [r6, #0]
  40531c:	f8c0 8000 	str.w	r8, [r0]
  405320:	4606      	mov	r6, r0
  405322:	e7e0      	b.n	4052e6 <__pow5mult+0x2a>
  405324:	4605      	mov	r5, r0
  405326:	e7d9      	b.n	4052dc <__pow5mult+0x20>
  405328:	1e5a      	subs	r2, r3, #1
  40532a:	4d0b      	ldr	r5, [pc, #44]	; (405358 <__pow5mult+0x9c>)
  40532c:	2300      	movs	r3, #0
  40532e:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  405332:	f7ff fe97 	bl	405064 <__multadd>
  405336:	4605      	mov	r5, r0
  405338:	e7c8      	b.n	4052cc <__pow5mult+0x10>
  40533a:	2101      	movs	r1, #1
  40533c:	4638      	mov	r0, r7
  40533e:	f7ff fe61 	bl	405004 <_Balloc>
  405342:	f240 2171 	movw	r1, #625	; 0x271
  405346:	2201      	movs	r2, #1
  405348:	2300      	movs	r3, #0
  40534a:	6141      	str	r1, [r0, #20]
  40534c:	6102      	str	r2, [r0, #16]
  40534e:	4606      	mov	r6, r0
  405350:	64b8      	str	r0, [r7, #72]	; 0x48
  405352:	6003      	str	r3, [r0, #0]
  405354:	e7be      	b.n	4052d4 <__pow5mult+0x18>
  405356:	bf00      	nop
  405358:	004072f8 	.word	0x004072f8

0040535c <__lshift>:
  40535c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405360:	4691      	mov	r9, r2
  405362:	690a      	ldr	r2, [r1, #16]
  405364:	688b      	ldr	r3, [r1, #8]
  405366:	ea4f 1469 	mov.w	r4, r9, asr #5
  40536a:	eb04 0802 	add.w	r8, r4, r2
  40536e:	f108 0501 	add.w	r5, r8, #1
  405372:	429d      	cmp	r5, r3
  405374:	460e      	mov	r6, r1
  405376:	4607      	mov	r7, r0
  405378:	6849      	ldr	r1, [r1, #4]
  40537a:	dd04      	ble.n	405386 <__lshift+0x2a>
  40537c:	005b      	lsls	r3, r3, #1
  40537e:	429d      	cmp	r5, r3
  405380:	f101 0101 	add.w	r1, r1, #1
  405384:	dcfa      	bgt.n	40537c <__lshift+0x20>
  405386:	4638      	mov	r0, r7
  405388:	f7ff fe3c 	bl	405004 <_Balloc>
  40538c:	2c00      	cmp	r4, #0
  40538e:	f100 0314 	add.w	r3, r0, #20
  405392:	dd06      	ble.n	4053a2 <__lshift+0x46>
  405394:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  405398:	2100      	movs	r1, #0
  40539a:	f843 1b04 	str.w	r1, [r3], #4
  40539e:	429a      	cmp	r2, r3
  4053a0:	d1fb      	bne.n	40539a <__lshift+0x3e>
  4053a2:	6934      	ldr	r4, [r6, #16]
  4053a4:	f106 0114 	add.w	r1, r6, #20
  4053a8:	f019 091f 	ands.w	r9, r9, #31
  4053ac:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  4053b0:	d01d      	beq.n	4053ee <__lshift+0x92>
  4053b2:	f1c9 0c20 	rsb	ip, r9, #32
  4053b6:	2200      	movs	r2, #0
  4053b8:	680c      	ldr	r4, [r1, #0]
  4053ba:	fa04 f409 	lsl.w	r4, r4, r9
  4053be:	4314      	orrs	r4, r2
  4053c0:	f843 4b04 	str.w	r4, [r3], #4
  4053c4:	f851 2b04 	ldr.w	r2, [r1], #4
  4053c8:	458e      	cmp	lr, r1
  4053ca:	fa22 f20c 	lsr.w	r2, r2, ip
  4053ce:	d8f3      	bhi.n	4053b8 <__lshift+0x5c>
  4053d0:	601a      	str	r2, [r3, #0]
  4053d2:	b10a      	cbz	r2, 4053d8 <__lshift+0x7c>
  4053d4:	f108 0502 	add.w	r5, r8, #2
  4053d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4053da:	6872      	ldr	r2, [r6, #4]
  4053dc:	3d01      	subs	r5, #1
  4053de:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4053e2:	6105      	str	r5, [r0, #16]
  4053e4:	6031      	str	r1, [r6, #0]
  4053e6:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4053ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4053ee:	3b04      	subs	r3, #4
  4053f0:	f851 2b04 	ldr.w	r2, [r1], #4
  4053f4:	f843 2f04 	str.w	r2, [r3, #4]!
  4053f8:	458e      	cmp	lr, r1
  4053fa:	d8f9      	bhi.n	4053f0 <__lshift+0x94>
  4053fc:	e7ec      	b.n	4053d8 <__lshift+0x7c>
  4053fe:	bf00      	nop

00405400 <__mcmp>:
  405400:	b430      	push	{r4, r5}
  405402:	690b      	ldr	r3, [r1, #16]
  405404:	4605      	mov	r5, r0
  405406:	6900      	ldr	r0, [r0, #16]
  405408:	1ac0      	subs	r0, r0, r3
  40540a:	d10f      	bne.n	40542c <__mcmp+0x2c>
  40540c:	009b      	lsls	r3, r3, #2
  40540e:	3514      	adds	r5, #20
  405410:	3114      	adds	r1, #20
  405412:	4419      	add	r1, r3
  405414:	442b      	add	r3, r5
  405416:	e001      	b.n	40541c <__mcmp+0x1c>
  405418:	429d      	cmp	r5, r3
  40541a:	d207      	bcs.n	40542c <__mcmp+0x2c>
  40541c:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  405420:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  405424:	4294      	cmp	r4, r2
  405426:	d0f7      	beq.n	405418 <__mcmp+0x18>
  405428:	d302      	bcc.n	405430 <__mcmp+0x30>
  40542a:	2001      	movs	r0, #1
  40542c:	bc30      	pop	{r4, r5}
  40542e:	4770      	bx	lr
  405430:	f04f 30ff 	mov.w	r0, #4294967295
  405434:	e7fa      	b.n	40542c <__mcmp+0x2c>
  405436:	bf00      	nop

00405438 <__mdiff>:
  405438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40543c:	690f      	ldr	r7, [r1, #16]
  40543e:	460e      	mov	r6, r1
  405440:	6911      	ldr	r1, [r2, #16]
  405442:	1a7f      	subs	r7, r7, r1
  405444:	2f00      	cmp	r7, #0
  405446:	4690      	mov	r8, r2
  405448:	d117      	bne.n	40547a <__mdiff+0x42>
  40544a:	0089      	lsls	r1, r1, #2
  40544c:	f106 0514 	add.w	r5, r6, #20
  405450:	f102 0e14 	add.w	lr, r2, #20
  405454:	186b      	adds	r3, r5, r1
  405456:	4471      	add	r1, lr
  405458:	e001      	b.n	40545e <__mdiff+0x26>
  40545a:	429d      	cmp	r5, r3
  40545c:	d25c      	bcs.n	405518 <__mdiff+0xe0>
  40545e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  405462:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  405466:	42a2      	cmp	r2, r4
  405468:	d0f7      	beq.n	40545a <__mdiff+0x22>
  40546a:	d25e      	bcs.n	40552a <__mdiff+0xf2>
  40546c:	4633      	mov	r3, r6
  40546e:	462c      	mov	r4, r5
  405470:	4646      	mov	r6, r8
  405472:	4675      	mov	r5, lr
  405474:	4698      	mov	r8, r3
  405476:	2701      	movs	r7, #1
  405478:	e005      	b.n	405486 <__mdiff+0x4e>
  40547a:	db58      	blt.n	40552e <__mdiff+0xf6>
  40547c:	f106 0514 	add.w	r5, r6, #20
  405480:	f108 0414 	add.w	r4, r8, #20
  405484:	2700      	movs	r7, #0
  405486:	6871      	ldr	r1, [r6, #4]
  405488:	f7ff fdbc 	bl	405004 <_Balloc>
  40548c:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405490:	6936      	ldr	r6, [r6, #16]
  405492:	60c7      	str	r7, [r0, #12]
  405494:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  405498:	46a6      	mov	lr, r4
  40549a:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  40549e:	f100 0414 	add.w	r4, r0, #20
  4054a2:	2300      	movs	r3, #0
  4054a4:	f85e 1b04 	ldr.w	r1, [lr], #4
  4054a8:	f855 8b04 	ldr.w	r8, [r5], #4
  4054ac:	b28a      	uxth	r2, r1
  4054ae:	fa13 f388 	uxtah	r3, r3, r8
  4054b2:	0c09      	lsrs	r1, r1, #16
  4054b4:	1a9a      	subs	r2, r3, r2
  4054b6:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  4054ba:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4054be:	b292      	uxth	r2, r2
  4054c0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4054c4:	45f4      	cmp	ip, lr
  4054c6:	f844 2b04 	str.w	r2, [r4], #4
  4054ca:	ea4f 4323 	mov.w	r3, r3, asr #16
  4054ce:	d8e9      	bhi.n	4054a4 <__mdiff+0x6c>
  4054d0:	42af      	cmp	r7, r5
  4054d2:	d917      	bls.n	405504 <__mdiff+0xcc>
  4054d4:	46a4      	mov	ip, r4
  4054d6:	46ae      	mov	lr, r5
  4054d8:	f85e 2b04 	ldr.w	r2, [lr], #4
  4054dc:	fa13 f382 	uxtah	r3, r3, r2
  4054e0:	1419      	asrs	r1, r3, #16
  4054e2:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  4054e6:	b29b      	uxth	r3, r3
  4054e8:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  4054ec:	4577      	cmp	r7, lr
  4054ee:	f84c 2b04 	str.w	r2, [ip], #4
  4054f2:	ea4f 4321 	mov.w	r3, r1, asr #16
  4054f6:	d8ef      	bhi.n	4054d8 <__mdiff+0xa0>
  4054f8:	43ed      	mvns	r5, r5
  4054fa:	442f      	add	r7, r5
  4054fc:	f027 0703 	bic.w	r7, r7, #3
  405500:	3704      	adds	r7, #4
  405502:	443c      	add	r4, r7
  405504:	3c04      	subs	r4, #4
  405506:	b922      	cbnz	r2, 405512 <__mdiff+0xda>
  405508:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  40550c:	3e01      	subs	r6, #1
  40550e:	2b00      	cmp	r3, #0
  405510:	d0fa      	beq.n	405508 <__mdiff+0xd0>
  405512:	6106      	str	r6, [r0, #16]
  405514:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405518:	2100      	movs	r1, #0
  40551a:	f7ff fd73 	bl	405004 <_Balloc>
  40551e:	2201      	movs	r2, #1
  405520:	2300      	movs	r3, #0
  405522:	6102      	str	r2, [r0, #16]
  405524:	6143      	str	r3, [r0, #20]
  405526:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40552a:	4674      	mov	r4, lr
  40552c:	e7ab      	b.n	405486 <__mdiff+0x4e>
  40552e:	4633      	mov	r3, r6
  405530:	f106 0414 	add.w	r4, r6, #20
  405534:	f102 0514 	add.w	r5, r2, #20
  405538:	4616      	mov	r6, r2
  40553a:	2701      	movs	r7, #1
  40553c:	4698      	mov	r8, r3
  40553e:	e7a2      	b.n	405486 <__mdiff+0x4e>

00405540 <__d2b>:
  405540:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405544:	b082      	sub	sp, #8
  405546:	2101      	movs	r1, #1
  405548:	461c      	mov	r4, r3
  40554a:	f3c3 570a 	ubfx	r7, r3, #20, #11
  40554e:	4615      	mov	r5, r2
  405550:	9e08      	ldr	r6, [sp, #32]
  405552:	f7ff fd57 	bl	405004 <_Balloc>
  405556:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40555a:	4680      	mov	r8, r0
  40555c:	b10f      	cbz	r7, 405562 <__d2b+0x22>
  40555e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  405562:	9401      	str	r4, [sp, #4]
  405564:	b31d      	cbz	r5, 4055ae <__d2b+0x6e>
  405566:	a802      	add	r0, sp, #8
  405568:	f840 5d08 	str.w	r5, [r0, #-8]!
  40556c:	f7ff fdda 	bl	405124 <__lo0bits>
  405570:	2800      	cmp	r0, #0
  405572:	d134      	bne.n	4055de <__d2b+0x9e>
  405574:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405578:	f8c8 2014 	str.w	r2, [r8, #20]
  40557c:	2b00      	cmp	r3, #0
  40557e:	bf0c      	ite	eq
  405580:	2101      	moveq	r1, #1
  405582:	2102      	movne	r1, #2
  405584:	f8c8 3018 	str.w	r3, [r8, #24]
  405588:	f8c8 1010 	str.w	r1, [r8, #16]
  40558c:	b9df      	cbnz	r7, 4055c6 <__d2b+0x86>
  40558e:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  405592:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  405596:	6030      	str	r0, [r6, #0]
  405598:	6918      	ldr	r0, [r3, #16]
  40559a:	f7ff fda3 	bl	4050e4 <__hi0bits>
  40559e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4055a0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  4055a4:	6018      	str	r0, [r3, #0]
  4055a6:	4640      	mov	r0, r8
  4055a8:	b002      	add	sp, #8
  4055aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4055ae:	a801      	add	r0, sp, #4
  4055b0:	f7ff fdb8 	bl	405124 <__lo0bits>
  4055b4:	9b01      	ldr	r3, [sp, #4]
  4055b6:	f8c8 3014 	str.w	r3, [r8, #20]
  4055ba:	2101      	movs	r1, #1
  4055bc:	3020      	adds	r0, #32
  4055be:	f8c8 1010 	str.w	r1, [r8, #16]
  4055c2:	2f00      	cmp	r7, #0
  4055c4:	d0e3      	beq.n	40558e <__d2b+0x4e>
  4055c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4055c8:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4055cc:	4407      	add	r7, r0
  4055ce:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4055d2:	6037      	str	r7, [r6, #0]
  4055d4:	6018      	str	r0, [r3, #0]
  4055d6:	4640      	mov	r0, r8
  4055d8:	b002      	add	sp, #8
  4055da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4055de:	e89d 000a 	ldmia.w	sp, {r1, r3}
  4055e2:	f1c0 0220 	rsb	r2, r0, #32
  4055e6:	fa03 f202 	lsl.w	r2, r3, r2
  4055ea:	430a      	orrs	r2, r1
  4055ec:	40c3      	lsrs	r3, r0
  4055ee:	9301      	str	r3, [sp, #4]
  4055f0:	f8c8 2014 	str.w	r2, [r8, #20]
  4055f4:	e7c2      	b.n	40557c <__d2b+0x3c>
  4055f6:	bf00      	nop

004055f8 <_realloc_r>:
  4055f8:	2900      	cmp	r1, #0
  4055fa:	f000 8095 	beq.w	405728 <_realloc_r+0x130>
  4055fe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405602:	460d      	mov	r5, r1
  405604:	4616      	mov	r6, r2
  405606:	b083      	sub	sp, #12
  405608:	4680      	mov	r8, r0
  40560a:	f106 070b 	add.w	r7, r6, #11
  40560e:	f7ff fced 	bl	404fec <__malloc_lock>
  405612:	f855 ec04 	ldr.w	lr, [r5, #-4]
  405616:	2f16      	cmp	r7, #22
  405618:	f02e 0403 	bic.w	r4, lr, #3
  40561c:	f1a5 0908 	sub.w	r9, r5, #8
  405620:	d83c      	bhi.n	40569c <_realloc_r+0xa4>
  405622:	2210      	movs	r2, #16
  405624:	4617      	mov	r7, r2
  405626:	42be      	cmp	r6, r7
  405628:	d83d      	bhi.n	4056a6 <_realloc_r+0xae>
  40562a:	4294      	cmp	r4, r2
  40562c:	da43      	bge.n	4056b6 <_realloc_r+0xbe>
  40562e:	4bc4      	ldr	r3, [pc, #784]	; (405940 <_realloc_r+0x348>)
  405630:	6899      	ldr	r1, [r3, #8]
  405632:	eb09 0004 	add.w	r0, r9, r4
  405636:	4288      	cmp	r0, r1
  405638:	f000 80b4 	beq.w	4057a4 <_realloc_r+0x1ac>
  40563c:	6843      	ldr	r3, [r0, #4]
  40563e:	f023 0101 	bic.w	r1, r3, #1
  405642:	4401      	add	r1, r0
  405644:	6849      	ldr	r1, [r1, #4]
  405646:	07c9      	lsls	r1, r1, #31
  405648:	d54c      	bpl.n	4056e4 <_realloc_r+0xec>
  40564a:	f01e 0f01 	tst.w	lr, #1
  40564e:	f000 809b 	beq.w	405788 <_realloc_r+0x190>
  405652:	4631      	mov	r1, r6
  405654:	4640      	mov	r0, r8
  405656:	f7ff f8b3 	bl	4047c0 <_malloc_r>
  40565a:	4606      	mov	r6, r0
  40565c:	2800      	cmp	r0, #0
  40565e:	d03a      	beq.n	4056d6 <_realloc_r+0xde>
  405660:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405664:	f023 0301 	bic.w	r3, r3, #1
  405668:	444b      	add	r3, r9
  40566a:	f1a0 0208 	sub.w	r2, r0, #8
  40566e:	429a      	cmp	r2, r3
  405670:	f000 8121 	beq.w	4058b6 <_realloc_r+0x2be>
  405674:	1f22      	subs	r2, r4, #4
  405676:	2a24      	cmp	r2, #36	; 0x24
  405678:	f200 8107 	bhi.w	40588a <_realloc_r+0x292>
  40567c:	2a13      	cmp	r2, #19
  40567e:	f200 80db 	bhi.w	405838 <_realloc_r+0x240>
  405682:	4603      	mov	r3, r0
  405684:	462a      	mov	r2, r5
  405686:	6811      	ldr	r1, [r2, #0]
  405688:	6019      	str	r1, [r3, #0]
  40568a:	6851      	ldr	r1, [r2, #4]
  40568c:	6059      	str	r1, [r3, #4]
  40568e:	6892      	ldr	r2, [r2, #8]
  405690:	609a      	str	r2, [r3, #8]
  405692:	4629      	mov	r1, r5
  405694:	4640      	mov	r0, r8
  405696:	f7fe ff37 	bl	404508 <_free_r>
  40569a:	e01c      	b.n	4056d6 <_realloc_r+0xde>
  40569c:	f027 0707 	bic.w	r7, r7, #7
  4056a0:	2f00      	cmp	r7, #0
  4056a2:	463a      	mov	r2, r7
  4056a4:	dabf      	bge.n	405626 <_realloc_r+0x2e>
  4056a6:	2600      	movs	r6, #0
  4056a8:	230c      	movs	r3, #12
  4056aa:	4630      	mov	r0, r6
  4056ac:	f8c8 3000 	str.w	r3, [r8]
  4056b0:	b003      	add	sp, #12
  4056b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4056b6:	462e      	mov	r6, r5
  4056b8:	1be3      	subs	r3, r4, r7
  4056ba:	2b0f      	cmp	r3, #15
  4056bc:	d81e      	bhi.n	4056fc <_realloc_r+0x104>
  4056be:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4056c2:	f003 0301 	and.w	r3, r3, #1
  4056c6:	4323      	orrs	r3, r4
  4056c8:	444c      	add	r4, r9
  4056ca:	f8c9 3004 	str.w	r3, [r9, #4]
  4056ce:	6863      	ldr	r3, [r4, #4]
  4056d0:	f043 0301 	orr.w	r3, r3, #1
  4056d4:	6063      	str	r3, [r4, #4]
  4056d6:	4640      	mov	r0, r8
  4056d8:	f7ff fc8e 	bl	404ff8 <__malloc_unlock>
  4056dc:	4630      	mov	r0, r6
  4056de:	b003      	add	sp, #12
  4056e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4056e4:	f023 0303 	bic.w	r3, r3, #3
  4056e8:	18e1      	adds	r1, r4, r3
  4056ea:	4291      	cmp	r1, r2
  4056ec:	db1f      	blt.n	40572e <_realloc_r+0x136>
  4056ee:	68c3      	ldr	r3, [r0, #12]
  4056f0:	6882      	ldr	r2, [r0, #8]
  4056f2:	462e      	mov	r6, r5
  4056f4:	60d3      	str	r3, [r2, #12]
  4056f6:	460c      	mov	r4, r1
  4056f8:	609a      	str	r2, [r3, #8]
  4056fa:	e7dd      	b.n	4056b8 <_realloc_r+0xc0>
  4056fc:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405700:	eb09 0107 	add.w	r1, r9, r7
  405704:	f002 0201 	and.w	r2, r2, #1
  405708:	444c      	add	r4, r9
  40570a:	f043 0301 	orr.w	r3, r3, #1
  40570e:	4317      	orrs	r7, r2
  405710:	f8c9 7004 	str.w	r7, [r9, #4]
  405714:	604b      	str	r3, [r1, #4]
  405716:	6863      	ldr	r3, [r4, #4]
  405718:	f043 0301 	orr.w	r3, r3, #1
  40571c:	3108      	adds	r1, #8
  40571e:	6063      	str	r3, [r4, #4]
  405720:	4640      	mov	r0, r8
  405722:	f7fe fef1 	bl	404508 <_free_r>
  405726:	e7d6      	b.n	4056d6 <_realloc_r+0xde>
  405728:	4611      	mov	r1, r2
  40572a:	f7ff b849 	b.w	4047c0 <_malloc_r>
  40572e:	f01e 0f01 	tst.w	lr, #1
  405732:	d18e      	bne.n	405652 <_realloc_r+0x5a>
  405734:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405738:	eba9 0a01 	sub.w	sl, r9, r1
  40573c:	f8da 1004 	ldr.w	r1, [sl, #4]
  405740:	f021 0103 	bic.w	r1, r1, #3
  405744:	440b      	add	r3, r1
  405746:	4423      	add	r3, r4
  405748:	4293      	cmp	r3, r2
  40574a:	db25      	blt.n	405798 <_realloc_r+0x1a0>
  40574c:	68c2      	ldr	r2, [r0, #12]
  40574e:	6881      	ldr	r1, [r0, #8]
  405750:	4656      	mov	r6, sl
  405752:	60ca      	str	r2, [r1, #12]
  405754:	6091      	str	r1, [r2, #8]
  405756:	f8da 100c 	ldr.w	r1, [sl, #12]
  40575a:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40575e:	1f22      	subs	r2, r4, #4
  405760:	2a24      	cmp	r2, #36	; 0x24
  405762:	60c1      	str	r1, [r0, #12]
  405764:	6088      	str	r0, [r1, #8]
  405766:	f200 8094 	bhi.w	405892 <_realloc_r+0x29a>
  40576a:	2a13      	cmp	r2, #19
  40576c:	d96f      	bls.n	40584e <_realloc_r+0x256>
  40576e:	6829      	ldr	r1, [r5, #0]
  405770:	f8ca 1008 	str.w	r1, [sl, #8]
  405774:	6869      	ldr	r1, [r5, #4]
  405776:	f8ca 100c 	str.w	r1, [sl, #12]
  40577a:	2a1b      	cmp	r2, #27
  40577c:	f200 80a2 	bhi.w	4058c4 <_realloc_r+0x2cc>
  405780:	3508      	adds	r5, #8
  405782:	f10a 0210 	add.w	r2, sl, #16
  405786:	e063      	b.n	405850 <_realloc_r+0x258>
  405788:	f855 3c08 	ldr.w	r3, [r5, #-8]
  40578c:	eba9 0a03 	sub.w	sl, r9, r3
  405790:	f8da 1004 	ldr.w	r1, [sl, #4]
  405794:	f021 0103 	bic.w	r1, r1, #3
  405798:	1863      	adds	r3, r4, r1
  40579a:	4293      	cmp	r3, r2
  40579c:	f6ff af59 	blt.w	405652 <_realloc_r+0x5a>
  4057a0:	4656      	mov	r6, sl
  4057a2:	e7d8      	b.n	405756 <_realloc_r+0x15e>
  4057a4:	6841      	ldr	r1, [r0, #4]
  4057a6:	f021 0b03 	bic.w	fp, r1, #3
  4057aa:	44a3      	add	fp, r4
  4057ac:	f107 0010 	add.w	r0, r7, #16
  4057b0:	4583      	cmp	fp, r0
  4057b2:	da56      	bge.n	405862 <_realloc_r+0x26a>
  4057b4:	f01e 0f01 	tst.w	lr, #1
  4057b8:	f47f af4b 	bne.w	405652 <_realloc_r+0x5a>
  4057bc:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4057c0:	eba9 0a01 	sub.w	sl, r9, r1
  4057c4:	f8da 1004 	ldr.w	r1, [sl, #4]
  4057c8:	f021 0103 	bic.w	r1, r1, #3
  4057cc:	448b      	add	fp, r1
  4057ce:	4558      	cmp	r0, fp
  4057d0:	dce2      	bgt.n	405798 <_realloc_r+0x1a0>
  4057d2:	4656      	mov	r6, sl
  4057d4:	f8da 100c 	ldr.w	r1, [sl, #12]
  4057d8:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4057dc:	1f22      	subs	r2, r4, #4
  4057de:	2a24      	cmp	r2, #36	; 0x24
  4057e0:	60c1      	str	r1, [r0, #12]
  4057e2:	6088      	str	r0, [r1, #8]
  4057e4:	f200 808f 	bhi.w	405906 <_realloc_r+0x30e>
  4057e8:	2a13      	cmp	r2, #19
  4057ea:	f240 808a 	bls.w	405902 <_realloc_r+0x30a>
  4057ee:	6829      	ldr	r1, [r5, #0]
  4057f0:	f8ca 1008 	str.w	r1, [sl, #8]
  4057f4:	6869      	ldr	r1, [r5, #4]
  4057f6:	f8ca 100c 	str.w	r1, [sl, #12]
  4057fa:	2a1b      	cmp	r2, #27
  4057fc:	f200 808a 	bhi.w	405914 <_realloc_r+0x31c>
  405800:	3508      	adds	r5, #8
  405802:	f10a 0210 	add.w	r2, sl, #16
  405806:	6829      	ldr	r1, [r5, #0]
  405808:	6011      	str	r1, [r2, #0]
  40580a:	6869      	ldr	r1, [r5, #4]
  40580c:	6051      	str	r1, [r2, #4]
  40580e:	68a9      	ldr	r1, [r5, #8]
  405810:	6091      	str	r1, [r2, #8]
  405812:	eb0a 0107 	add.w	r1, sl, r7
  405816:	ebab 0207 	sub.w	r2, fp, r7
  40581a:	f042 0201 	orr.w	r2, r2, #1
  40581e:	6099      	str	r1, [r3, #8]
  405820:	604a      	str	r2, [r1, #4]
  405822:	f8da 3004 	ldr.w	r3, [sl, #4]
  405826:	f003 0301 	and.w	r3, r3, #1
  40582a:	431f      	orrs	r7, r3
  40582c:	4640      	mov	r0, r8
  40582e:	f8ca 7004 	str.w	r7, [sl, #4]
  405832:	f7ff fbe1 	bl	404ff8 <__malloc_unlock>
  405836:	e751      	b.n	4056dc <_realloc_r+0xe4>
  405838:	682b      	ldr	r3, [r5, #0]
  40583a:	6003      	str	r3, [r0, #0]
  40583c:	686b      	ldr	r3, [r5, #4]
  40583e:	6043      	str	r3, [r0, #4]
  405840:	2a1b      	cmp	r2, #27
  405842:	d82d      	bhi.n	4058a0 <_realloc_r+0x2a8>
  405844:	f100 0308 	add.w	r3, r0, #8
  405848:	f105 0208 	add.w	r2, r5, #8
  40584c:	e71b      	b.n	405686 <_realloc_r+0x8e>
  40584e:	4632      	mov	r2, r6
  405850:	6829      	ldr	r1, [r5, #0]
  405852:	6011      	str	r1, [r2, #0]
  405854:	6869      	ldr	r1, [r5, #4]
  405856:	6051      	str	r1, [r2, #4]
  405858:	68a9      	ldr	r1, [r5, #8]
  40585a:	6091      	str	r1, [r2, #8]
  40585c:	461c      	mov	r4, r3
  40585e:	46d1      	mov	r9, sl
  405860:	e72a      	b.n	4056b8 <_realloc_r+0xc0>
  405862:	eb09 0107 	add.w	r1, r9, r7
  405866:	ebab 0b07 	sub.w	fp, fp, r7
  40586a:	f04b 0201 	orr.w	r2, fp, #1
  40586e:	6099      	str	r1, [r3, #8]
  405870:	604a      	str	r2, [r1, #4]
  405872:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405876:	f003 0301 	and.w	r3, r3, #1
  40587a:	431f      	orrs	r7, r3
  40587c:	4640      	mov	r0, r8
  40587e:	f845 7c04 	str.w	r7, [r5, #-4]
  405882:	f7ff fbb9 	bl	404ff8 <__malloc_unlock>
  405886:	462e      	mov	r6, r5
  405888:	e728      	b.n	4056dc <_realloc_r+0xe4>
  40588a:	4629      	mov	r1, r5
  40588c:	f7ff fb4a 	bl	404f24 <memmove>
  405890:	e6ff      	b.n	405692 <_realloc_r+0x9a>
  405892:	4629      	mov	r1, r5
  405894:	4630      	mov	r0, r6
  405896:	461c      	mov	r4, r3
  405898:	46d1      	mov	r9, sl
  40589a:	f7ff fb43 	bl	404f24 <memmove>
  40589e:	e70b      	b.n	4056b8 <_realloc_r+0xc0>
  4058a0:	68ab      	ldr	r3, [r5, #8]
  4058a2:	6083      	str	r3, [r0, #8]
  4058a4:	68eb      	ldr	r3, [r5, #12]
  4058a6:	60c3      	str	r3, [r0, #12]
  4058a8:	2a24      	cmp	r2, #36	; 0x24
  4058aa:	d017      	beq.n	4058dc <_realloc_r+0x2e4>
  4058ac:	f100 0310 	add.w	r3, r0, #16
  4058b0:	f105 0210 	add.w	r2, r5, #16
  4058b4:	e6e7      	b.n	405686 <_realloc_r+0x8e>
  4058b6:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4058ba:	f023 0303 	bic.w	r3, r3, #3
  4058be:	441c      	add	r4, r3
  4058c0:	462e      	mov	r6, r5
  4058c2:	e6f9      	b.n	4056b8 <_realloc_r+0xc0>
  4058c4:	68a9      	ldr	r1, [r5, #8]
  4058c6:	f8ca 1010 	str.w	r1, [sl, #16]
  4058ca:	68e9      	ldr	r1, [r5, #12]
  4058cc:	f8ca 1014 	str.w	r1, [sl, #20]
  4058d0:	2a24      	cmp	r2, #36	; 0x24
  4058d2:	d00c      	beq.n	4058ee <_realloc_r+0x2f6>
  4058d4:	3510      	adds	r5, #16
  4058d6:	f10a 0218 	add.w	r2, sl, #24
  4058da:	e7b9      	b.n	405850 <_realloc_r+0x258>
  4058dc:	692b      	ldr	r3, [r5, #16]
  4058de:	6103      	str	r3, [r0, #16]
  4058e0:	696b      	ldr	r3, [r5, #20]
  4058e2:	6143      	str	r3, [r0, #20]
  4058e4:	f105 0218 	add.w	r2, r5, #24
  4058e8:	f100 0318 	add.w	r3, r0, #24
  4058ec:	e6cb      	b.n	405686 <_realloc_r+0x8e>
  4058ee:	692a      	ldr	r2, [r5, #16]
  4058f0:	f8ca 2018 	str.w	r2, [sl, #24]
  4058f4:	696a      	ldr	r2, [r5, #20]
  4058f6:	f8ca 201c 	str.w	r2, [sl, #28]
  4058fa:	3518      	adds	r5, #24
  4058fc:	f10a 0220 	add.w	r2, sl, #32
  405900:	e7a6      	b.n	405850 <_realloc_r+0x258>
  405902:	4632      	mov	r2, r6
  405904:	e77f      	b.n	405806 <_realloc_r+0x20e>
  405906:	4629      	mov	r1, r5
  405908:	4630      	mov	r0, r6
  40590a:	9301      	str	r3, [sp, #4]
  40590c:	f7ff fb0a 	bl	404f24 <memmove>
  405910:	9b01      	ldr	r3, [sp, #4]
  405912:	e77e      	b.n	405812 <_realloc_r+0x21a>
  405914:	68a9      	ldr	r1, [r5, #8]
  405916:	f8ca 1010 	str.w	r1, [sl, #16]
  40591a:	68e9      	ldr	r1, [r5, #12]
  40591c:	f8ca 1014 	str.w	r1, [sl, #20]
  405920:	2a24      	cmp	r2, #36	; 0x24
  405922:	d003      	beq.n	40592c <_realloc_r+0x334>
  405924:	3510      	adds	r5, #16
  405926:	f10a 0218 	add.w	r2, sl, #24
  40592a:	e76c      	b.n	405806 <_realloc_r+0x20e>
  40592c:	692a      	ldr	r2, [r5, #16]
  40592e:	f8ca 2018 	str.w	r2, [sl, #24]
  405932:	696a      	ldr	r2, [r5, #20]
  405934:	f8ca 201c 	str.w	r2, [sl, #28]
  405938:	3518      	adds	r5, #24
  40593a:	f10a 0220 	add.w	r2, sl, #32
  40593e:	e762      	b.n	405806 <_realloc_r+0x20e>
  405940:	200005c8 	.word	0x200005c8

00405944 <_sbrk_r>:
  405944:	b538      	push	{r3, r4, r5, lr}
  405946:	4c07      	ldr	r4, [pc, #28]	; (405964 <_sbrk_r+0x20>)
  405948:	2300      	movs	r3, #0
  40594a:	4605      	mov	r5, r0
  40594c:	4608      	mov	r0, r1
  40594e:	6023      	str	r3, [r4, #0]
  405950:	f7fb fdda 	bl	401508 <_sbrk>
  405954:	1c43      	adds	r3, r0, #1
  405956:	d000      	beq.n	40595a <_sbrk_r+0x16>
  405958:	bd38      	pop	{r3, r4, r5, pc}
  40595a:	6823      	ldr	r3, [r4, #0]
  40595c:	2b00      	cmp	r3, #0
  40595e:	d0fb      	beq.n	405958 <_sbrk_r+0x14>
  405960:	602b      	str	r3, [r5, #0]
  405962:	bd38      	pop	{r3, r4, r5, pc}
  405964:	20000eac 	.word	0x20000eac

00405968 <__sread>:
  405968:	b510      	push	{r4, lr}
  40596a:	460c      	mov	r4, r1
  40596c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405970:	f000 fa10 	bl	405d94 <_read_r>
  405974:	2800      	cmp	r0, #0
  405976:	db03      	blt.n	405980 <__sread+0x18>
  405978:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40597a:	4403      	add	r3, r0
  40597c:	6523      	str	r3, [r4, #80]	; 0x50
  40597e:	bd10      	pop	{r4, pc}
  405980:	89a3      	ldrh	r3, [r4, #12]
  405982:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  405986:	81a3      	strh	r3, [r4, #12]
  405988:	bd10      	pop	{r4, pc}
  40598a:	bf00      	nop

0040598c <__swrite>:
  40598c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405990:	4616      	mov	r6, r2
  405992:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  405996:	461f      	mov	r7, r3
  405998:	05d3      	lsls	r3, r2, #23
  40599a:	460c      	mov	r4, r1
  40599c:	4605      	mov	r5, r0
  40599e:	d507      	bpl.n	4059b0 <__swrite+0x24>
  4059a0:	2200      	movs	r2, #0
  4059a2:	2302      	movs	r3, #2
  4059a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4059a8:	f000 f9de 	bl	405d68 <_lseek_r>
  4059ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4059b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4059b4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4059b8:	81a2      	strh	r2, [r4, #12]
  4059ba:	463b      	mov	r3, r7
  4059bc:	4632      	mov	r2, r6
  4059be:	4628      	mov	r0, r5
  4059c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4059c4:	f000 b8a0 	b.w	405b08 <_write_r>

004059c8 <__sseek>:
  4059c8:	b510      	push	{r4, lr}
  4059ca:	460c      	mov	r4, r1
  4059cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4059d0:	f000 f9ca 	bl	405d68 <_lseek_r>
  4059d4:	89a3      	ldrh	r3, [r4, #12]
  4059d6:	1c42      	adds	r2, r0, #1
  4059d8:	bf0e      	itee	eq
  4059da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4059de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4059e2:	6520      	strne	r0, [r4, #80]	; 0x50
  4059e4:	81a3      	strh	r3, [r4, #12]
  4059e6:	bd10      	pop	{r4, pc}

004059e8 <__sclose>:
  4059e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4059ec:	f000 b934 	b.w	405c58 <_close_r>

004059f0 <__ssprint_r>:
  4059f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4059f4:	6893      	ldr	r3, [r2, #8]
  4059f6:	b083      	sub	sp, #12
  4059f8:	4690      	mov	r8, r2
  4059fa:	2b00      	cmp	r3, #0
  4059fc:	d070      	beq.n	405ae0 <__ssprint_r+0xf0>
  4059fe:	4682      	mov	sl, r0
  405a00:	460c      	mov	r4, r1
  405a02:	6817      	ldr	r7, [r2, #0]
  405a04:	688d      	ldr	r5, [r1, #8]
  405a06:	6808      	ldr	r0, [r1, #0]
  405a08:	e042      	b.n	405a90 <__ssprint_r+0xa0>
  405a0a:	89a3      	ldrh	r3, [r4, #12]
  405a0c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  405a10:	d02e      	beq.n	405a70 <__ssprint_r+0x80>
  405a12:	6965      	ldr	r5, [r4, #20]
  405a14:	6921      	ldr	r1, [r4, #16]
  405a16:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  405a1a:	eba0 0b01 	sub.w	fp, r0, r1
  405a1e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  405a22:	f10b 0001 	add.w	r0, fp, #1
  405a26:	106d      	asrs	r5, r5, #1
  405a28:	4430      	add	r0, r6
  405a2a:	42a8      	cmp	r0, r5
  405a2c:	462a      	mov	r2, r5
  405a2e:	bf84      	itt	hi
  405a30:	4605      	movhi	r5, r0
  405a32:	462a      	movhi	r2, r5
  405a34:	055b      	lsls	r3, r3, #21
  405a36:	d538      	bpl.n	405aaa <__ssprint_r+0xba>
  405a38:	4611      	mov	r1, r2
  405a3a:	4650      	mov	r0, sl
  405a3c:	f7fe fec0 	bl	4047c0 <_malloc_r>
  405a40:	2800      	cmp	r0, #0
  405a42:	d03c      	beq.n	405abe <__ssprint_r+0xce>
  405a44:	465a      	mov	r2, fp
  405a46:	6921      	ldr	r1, [r4, #16]
  405a48:	9001      	str	r0, [sp, #4]
  405a4a:	f7ff f9d1 	bl	404df0 <memcpy>
  405a4e:	89a2      	ldrh	r2, [r4, #12]
  405a50:	9b01      	ldr	r3, [sp, #4]
  405a52:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  405a56:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  405a5a:	81a2      	strh	r2, [r4, #12]
  405a5c:	eba5 020b 	sub.w	r2, r5, fp
  405a60:	eb03 000b 	add.w	r0, r3, fp
  405a64:	6165      	str	r5, [r4, #20]
  405a66:	6123      	str	r3, [r4, #16]
  405a68:	6020      	str	r0, [r4, #0]
  405a6a:	60a2      	str	r2, [r4, #8]
  405a6c:	4635      	mov	r5, r6
  405a6e:	46b3      	mov	fp, r6
  405a70:	465a      	mov	r2, fp
  405a72:	4649      	mov	r1, r9
  405a74:	f7ff fa56 	bl	404f24 <memmove>
  405a78:	f8d8 3008 	ldr.w	r3, [r8, #8]
  405a7c:	68a2      	ldr	r2, [r4, #8]
  405a7e:	6820      	ldr	r0, [r4, #0]
  405a80:	1b55      	subs	r5, r2, r5
  405a82:	4458      	add	r0, fp
  405a84:	1b9e      	subs	r6, r3, r6
  405a86:	60a5      	str	r5, [r4, #8]
  405a88:	6020      	str	r0, [r4, #0]
  405a8a:	f8c8 6008 	str.w	r6, [r8, #8]
  405a8e:	b33e      	cbz	r6, 405ae0 <__ssprint_r+0xf0>
  405a90:	687e      	ldr	r6, [r7, #4]
  405a92:	463b      	mov	r3, r7
  405a94:	3708      	adds	r7, #8
  405a96:	2e00      	cmp	r6, #0
  405a98:	d0fa      	beq.n	405a90 <__ssprint_r+0xa0>
  405a9a:	42ae      	cmp	r6, r5
  405a9c:	f8d3 9000 	ldr.w	r9, [r3]
  405aa0:	46ab      	mov	fp, r5
  405aa2:	d2b2      	bcs.n	405a0a <__ssprint_r+0x1a>
  405aa4:	4635      	mov	r5, r6
  405aa6:	46b3      	mov	fp, r6
  405aa8:	e7e2      	b.n	405a70 <__ssprint_r+0x80>
  405aaa:	4650      	mov	r0, sl
  405aac:	f7ff fda4 	bl	4055f8 <_realloc_r>
  405ab0:	4603      	mov	r3, r0
  405ab2:	2800      	cmp	r0, #0
  405ab4:	d1d2      	bne.n	405a5c <__ssprint_r+0x6c>
  405ab6:	6921      	ldr	r1, [r4, #16]
  405ab8:	4650      	mov	r0, sl
  405aba:	f7fe fd25 	bl	404508 <_free_r>
  405abe:	230c      	movs	r3, #12
  405ac0:	f8ca 3000 	str.w	r3, [sl]
  405ac4:	89a3      	ldrh	r3, [r4, #12]
  405ac6:	2200      	movs	r2, #0
  405ac8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405acc:	f04f 30ff 	mov.w	r0, #4294967295
  405ad0:	81a3      	strh	r3, [r4, #12]
  405ad2:	f8c8 2008 	str.w	r2, [r8, #8]
  405ad6:	f8c8 2004 	str.w	r2, [r8, #4]
  405ada:	b003      	add	sp, #12
  405adc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405ae0:	2000      	movs	r0, #0
  405ae2:	f8c8 0004 	str.w	r0, [r8, #4]
  405ae6:	b003      	add	sp, #12
  405ae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405aec <__ascii_wctomb>:
  405aec:	b121      	cbz	r1, 405af8 <__ascii_wctomb+0xc>
  405aee:	2aff      	cmp	r2, #255	; 0xff
  405af0:	d804      	bhi.n	405afc <__ascii_wctomb+0x10>
  405af2:	700a      	strb	r2, [r1, #0]
  405af4:	2001      	movs	r0, #1
  405af6:	4770      	bx	lr
  405af8:	4608      	mov	r0, r1
  405afa:	4770      	bx	lr
  405afc:	238a      	movs	r3, #138	; 0x8a
  405afe:	6003      	str	r3, [r0, #0]
  405b00:	f04f 30ff 	mov.w	r0, #4294967295
  405b04:	4770      	bx	lr
  405b06:	bf00      	nop

00405b08 <_write_r>:
  405b08:	b570      	push	{r4, r5, r6, lr}
  405b0a:	460d      	mov	r5, r1
  405b0c:	4c08      	ldr	r4, [pc, #32]	; (405b30 <_write_r+0x28>)
  405b0e:	4611      	mov	r1, r2
  405b10:	4606      	mov	r6, r0
  405b12:	461a      	mov	r2, r3
  405b14:	4628      	mov	r0, r5
  405b16:	2300      	movs	r3, #0
  405b18:	6023      	str	r3, [r4, #0]
  405b1a:	f7fb f821 	bl	400b60 <_write>
  405b1e:	1c43      	adds	r3, r0, #1
  405b20:	d000      	beq.n	405b24 <_write_r+0x1c>
  405b22:	bd70      	pop	{r4, r5, r6, pc}
  405b24:	6823      	ldr	r3, [r4, #0]
  405b26:	2b00      	cmp	r3, #0
  405b28:	d0fb      	beq.n	405b22 <_write_r+0x1a>
  405b2a:	6033      	str	r3, [r6, #0]
  405b2c:	bd70      	pop	{r4, r5, r6, pc}
  405b2e:	bf00      	nop
  405b30:	20000eac 	.word	0x20000eac

00405b34 <__register_exitproc>:
  405b34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405b38:	4d2c      	ldr	r5, [pc, #176]	; (405bec <__register_exitproc+0xb8>)
  405b3a:	4606      	mov	r6, r0
  405b3c:	6828      	ldr	r0, [r5, #0]
  405b3e:	4698      	mov	r8, r3
  405b40:	460f      	mov	r7, r1
  405b42:	4691      	mov	r9, r2
  405b44:	f7fe fe02 	bl	40474c <__retarget_lock_acquire_recursive>
  405b48:	4b29      	ldr	r3, [pc, #164]	; (405bf0 <__register_exitproc+0xbc>)
  405b4a:	681c      	ldr	r4, [r3, #0]
  405b4c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  405b50:	2b00      	cmp	r3, #0
  405b52:	d03e      	beq.n	405bd2 <__register_exitproc+0x9e>
  405b54:	685a      	ldr	r2, [r3, #4]
  405b56:	2a1f      	cmp	r2, #31
  405b58:	dc1c      	bgt.n	405b94 <__register_exitproc+0x60>
  405b5a:	f102 0e01 	add.w	lr, r2, #1
  405b5e:	b176      	cbz	r6, 405b7e <__register_exitproc+0x4a>
  405b60:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405b64:	2401      	movs	r4, #1
  405b66:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  405b6a:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  405b6e:	4094      	lsls	r4, r2
  405b70:	4320      	orrs	r0, r4
  405b72:	2e02      	cmp	r6, #2
  405b74:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  405b78:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  405b7c:	d023      	beq.n	405bc6 <__register_exitproc+0x92>
  405b7e:	3202      	adds	r2, #2
  405b80:	f8c3 e004 	str.w	lr, [r3, #4]
  405b84:	6828      	ldr	r0, [r5, #0]
  405b86:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  405b8a:	f7fe fde1 	bl	404750 <__retarget_lock_release_recursive>
  405b8e:	2000      	movs	r0, #0
  405b90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405b94:	4b17      	ldr	r3, [pc, #92]	; (405bf4 <__register_exitproc+0xc0>)
  405b96:	b30b      	cbz	r3, 405bdc <__register_exitproc+0xa8>
  405b98:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405b9c:	f7fe fe08 	bl	4047b0 <malloc>
  405ba0:	4603      	mov	r3, r0
  405ba2:	b1d8      	cbz	r0, 405bdc <__register_exitproc+0xa8>
  405ba4:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  405ba8:	6002      	str	r2, [r0, #0]
  405baa:	2100      	movs	r1, #0
  405bac:	6041      	str	r1, [r0, #4]
  405bae:	460a      	mov	r2, r1
  405bb0:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  405bb4:	f04f 0e01 	mov.w	lr, #1
  405bb8:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  405bbc:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  405bc0:	2e00      	cmp	r6, #0
  405bc2:	d0dc      	beq.n	405b7e <__register_exitproc+0x4a>
  405bc4:	e7cc      	b.n	405b60 <__register_exitproc+0x2c>
  405bc6:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  405bca:	430c      	orrs	r4, r1
  405bcc:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  405bd0:	e7d5      	b.n	405b7e <__register_exitproc+0x4a>
  405bd2:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  405bd6:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  405bda:	e7bb      	b.n	405b54 <__register_exitproc+0x20>
  405bdc:	6828      	ldr	r0, [r5, #0]
  405bde:	f7fe fdb7 	bl	404750 <__retarget_lock_release_recursive>
  405be2:	f04f 30ff 	mov.w	r0, #4294967295
  405be6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405bea:	bf00      	nop
  405bec:	20000458 	.word	0x20000458
  405bf0:	00407180 	.word	0x00407180
  405bf4:	004047b1 	.word	0x004047b1

00405bf8 <_calloc_r>:
  405bf8:	b510      	push	{r4, lr}
  405bfa:	fb02 f101 	mul.w	r1, r2, r1
  405bfe:	f7fe fddf 	bl	4047c0 <_malloc_r>
  405c02:	4604      	mov	r4, r0
  405c04:	b1d8      	cbz	r0, 405c3e <_calloc_r+0x46>
  405c06:	f850 2c04 	ldr.w	r2, [r0, #-4]
  405c0a:	f022 0203 	bic.w	r2, r2, #3
  405c0e:	3a04      	subs	r2, #4
  405c10:	2a24      	cmp	r2, #36	; 0x24
  405c12:	d818      	bhi.n	405c46 <_calloc_r+0x4e>
  405c14:	2a13      	cmp	r2, #19
  405c16:	d914      	bls.n	405c42 <_calloc_r+0x4a>
  405c18:	2300      	movs	r3, #0
  405c1a:	2a1b      	cmp	r2, #27
  405c1c:	6003      	str	r3, [r0, #0]
  405c1e:	6043      	str	r3, [r0, #4]
  405c20:	d916      	bls.n	405c50 <_calloc_r+0x58>
  405c22:	2a24      	cmp	r2, #36	; 0x24
  405c24:	6083      	str	r3, [r0, #8]
  405c26:	60c3      	str	r3, [r0, #12]
  405c28:	bf11      	iteee	ne
  405c2a:	f100 0210 	addne.w	r2, r0, #16
  405c2e:	6103      	streq	r3, [r0, #16]
  405c30:	6143      	streq	r3, [r0, #20]
  405c32:	f100 0218 	addeq.w	r2, r0, #24
  405c36:	2300      	movs	r3, #0
  405c38:	6013      	str	r3, [r2, #0]
  405c3a:	6053      	str	r3, [r2, #4]
  405c3c:	6093      	str	r3, [r2, #8]
  405c3e:	4620      	mov	r0, r4
  405c40:	bd10      	pop	{r4, pc}
  405c42:	4602      	mov	r2, r0
  405c44:	e7f7      	b.n	405c36 <_calloc_r+0x3e>
  405c46:	2100      	movs	r1, #0
  405c48:	f7fb ff16 	bl	401a78 <memset>
  405c4c:	4620      	mov	r0, r4
  405c4e:	bd10      	pop	{r4, pc}
  405c50:	f100 0208 	add.w	r2, r0, #8
  405c54:	e7ef      	b.n	405c36 <_calloc_r+0x3e>
  405c56:	bf00      	nop

00405c58 <_close_r>:
  405c58:	b538      	push	{r3, r4, r5, lr}
  405c5a:	4c07      	ldr	r4, [pc, #28]	; (405c78 <_close_r+0x20>)
  405c5c:	2300      	movs	r3, #0
  405c5e:	4605      	mov	r5, r0
  405c60:	4608      	mov	r0, r1
  405c62:	6023      	str	r3, [r4, #0]
  405c64:	f7fb fc6c 	bl	401540 <_close>
  405c68:	1c43      	adds	r3, r0, #1
  405c6a:	d000      	beq.n	405c6e <_close_r+0x16>
  405c6c:	bd38      	pop	{r3, r4, r5, pc}
  405c6e:	6823      	ldr	r3, [r4, #0]
  405c70:	2b00      	cmp	r3, #0
  405c72:	d0fb      	beq.n	405c6c <_close_r+0x14>
  405c74:	602b      	str	r3, [r5, #0]
  405c76:	bd38      	pop	{r3, r4, r5, pc}
  405c78:	20000eac 	.word	0x20000eac

00405c7c <_fclose_r>:
  405c7c:	b570      	push	{r4, r5, r6, lr}
  405c7e:	b159      	cbz	r1, 405c98 <_fclose_r+0x1c>
  405c80:	4605      	mov	r5, r0
  405c82:	460c      	mov	r4, r1
  405c84:	b110      	cbz	r0, 405c8c <_fclose_r+0x10>
  405c86:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405c88:	2b00      	cmp	r3, #0
  405c8a:	d03c      	beq.n	405d06 <_fclose_r+0x8a>
  405c8c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405c8e:	07d8      	lsls	r0, r3, #31
  405c90:	d505      	bpl.n	405c9e <_fclose_r+0x22>
  405c92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405c96:	b92b      	cbnz	r3, 405ca4 <_fclose_r+0x28>
  405c98:	2600      	movs	r6, #0
  405c9a:	4630      	mov	r0, r6
  405c9c:	bd70      	pop	{r4, r5, r6, pc}
  405c9e:	89a3      	ldrh	r3, [r4, #12]
  405ca0:	0599      	lsls	r1, r3, #22
  405ca2:	d53c      	bpl.n	405d1e <_fclose_r+0xa2>
  405ca4:	4621      	mov	r1, r4
  405ca6:	4628      	mov	r0, r5
  405ca8:	f7fe fa94 	bl	4041d4 <__sflush_r>
  405cac:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  405cae:	4606      	mov	r6, r0
  405cb0:	b133      	cbz	r3, 405cc0 <_fclose_r+0x44>
  405cb2:	69e1      	ldr	r1, [r4, #28]
  405cb4:	4628      	mov	r0, r5
  405cb6:	4798      	blx	r3
  405cb8:	2800      	cmp	r0, #0
  405cba:	bfb8      	it	lt
  405cbc:	f04f 36ff 	movlt.w	r6, #4294967295
  405cc0:	89a3      	ldrh	r3, [r4, #12]
  405cc2:	061a      	lsls	r2, r3, #24
  405cc4:	d422      	bmi.n	405d0c <_fclose_r+0x90>
  405cc6:	6b21      	ldr	r1, [r4, #48]	; 0x30
  405cc8:	b141      	cbz	r1, 405cdc <_fclose_r+0x60>
  405cca:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405cce:	4299      	cmp	r1, r3
  405cd0:	d002      	beq.n	405cd8 <_fclose_r+0x5c>
  405cd2:	4628      	mov	r0, r5
  405cd4:	f7fe fc18 	bl	404508 <_free_r>
  405cd8:	2300      	movs	r3, #0
  405cda:	6323      	str	r3, [r4, #48]	; 0x30
  405cdc:	6c61      	ldr	r1, [r4, #68]	; 0x44
  405cde:	b121      	cbz	r1, 405cea <_fclose_r+0x6e>
  405ce0:	4628      	mov	r0, r5
  405ce2:	f7fe fc11 	bl	404508 <_free_r>
  405ce6:	2300      	movs	r3, #0
  405ce8:	6463      	str	r3, [r4, #68]	; 0x44
  405cea:	f7fe fb97 	bl	40441c <__sfp_lock_acquire>
  405cee:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405cf0:	2200      	movs	r2, #0
  405cf2:	07db      	lsls	r3, r3, #31
  405cf4:	81a2      	strh	r2, [r4, #12]
  405cf6:	d50e      	bpl.n	405d16 <_fclose_r+0x9a>
  405cf8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405cfa:	f7fe fd25 	bl	404748 <__retarget_lock_close_recursive>
  405cfe:	f7fe fb93 	bl	404428 <__sfp_lock_release>
  405d02:	4630      	mov	r0, r6
  405d04:	bd70      	pop	{r4, r5, r6, pc}
  405d06:	f7fe fb5d 	bl	4043c4 <__sinit>
  405d0a:	e7bf      	b.n	405c8c <_fclose_r+0x10>
  405d0c:	6921      	ldr	r1, [r4, #16]
  405d0e:	4628      	mov	r0, r5
  405d10:	f7fe fbfa 	bl	404508 <_free_r>
  405d14:	e7d7      	b.n	405cc6 <_fclose_r+0x4a>
  405d16:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405d18:	f7fe fd1a 	bl	404750 <__retarget_lock_release_recursive>
  405d1c:	e7ec      	b.n	405cf8 <_fclose_r+0x7c>
  405d1e:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405d20:	f7fe fd14 	bl	40474c <__retarget_lock_acquire_recursive>
  405d24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405d28:	2b00      	cmp	r3, #0
  405d2a:	d1bb      	bne.n	405ca4 <_fclose_r+0x28>
  405d2c:	6e66      	ldr	r6, [r4, #100]	; 0x64
  405d2e:	f016 0601 	ands.w	r6, r6, #1
  405d32:	d1b1      	bne.n	405c98 <_fclose_r+0x1c>
  405d34:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405d36:	f7fe fd0b 	bl	404750 <__retarget_lock_release_recursive>
  405d3a:	4630      	mov	r0, r6
  405d3c:	bd70      	pop	{r4, r5, r6, pc}
  405d3e:	bf00      	nop

00405d40 <_fstat_r>:
  405d40:	b538      	push	{r3, r4, r5, lr}
  405d42:	460b      	mov	r3, r1
  405d44:	4c07      	ldr	r4, [pc, #28]	; (405d64 <_fstat_r+0x24>)
  405d46:	4605      	mov	r5, r0
  405d48:	4611      	mov	r1, r2
  405d4a:	4618      	mov	r0, r3
  405d4c:	2300      	movs	r3, #0
  405d4e:	6023      	str	r3, [r4, #0]
  405d50:	f7fb fbf9 	bl	401546 <_fstat>
  405d54:	1c43      	adds	r3, r0, #1
  405d56:	d000      	beq.n	405d5a <_fstat_r+0x1a>
  405d58:	bd38      	pop	{r3, r4, r5, pc}
  405d5a:	6823      	ldr	r3, [r4, #0]
  405d5c:	2b00      	cmp	r3, #0
  405d5e:	d0fb      	beq.n	405d58 <_fstat_r+0x18>
  405d60:	602b      	str	r3, [r5, #0]
  405d62:	bd38      	pop	{r3, r4, r5, pc}
  405d64:	20000eac 	.word	0x20000eac

00405d68 <_lseek_r>:
  405d68:	b570      	push	{r4, r5, r6, lr}
  405d6a:	460d      	mov	r5, r1
  405d6c:	4c08      	ldr	r4, [pc, #32]	; (405d90 <_lseek_r+0x28>)
  405d6e:	4611      	mov	r1, r2
  405d70:	4606      	mov	r6, r0
  405d72:	461a      	mov	r2, r3
  405d74:	4628      	mov	r0, r5
  405d76:	2300      	movs	r3, #0
  405d78:	6023      	str	r3, [r4, #0]
  405d7a:	f7fb fbe9 	bl	401550 <_lseek>
  405d7e:	1c43      	adds	r3, r0, #1
  405d80:	d000      	beq.n	405d84 <_lseek_r+0x1c>
  405d82:	bd70      	pop	{r4, r5, r6, pc}
  405d84:	6823      	ldr	r3, [r4, #0]
  405d86:	2b00      	cmp	r3, #0
  405d88:	d0fb      	beq.n	405d82 <_lseek_r+0x1a>
  405d8a:	6033      	str	r3, [r6, #0]
  405d8c:	bd70      	pop	{r4, r5, r6, pc}
  405d8e:	bf00      	nop
  405d90:	20000eac 	.word	0x20000eac

00405d94 <_read_r>:
  405d94:	b570      	push	{r4, r5, r6, lr}
  405d96:	460d      	mov	r5, r1
  405d98:	4c08      	ldr	r4, [pc, #32]	; (405dbc <_read_r+0x28>)
  405d9a:	4611      	mov	r1, r2
  405d9c:	4606      	mov	r6, r0
  405d9e:	461a      	mov	r2, r3
  405da0:	4628      	mov	r0, r5
  405da2:	2300      	movs	r3, #0
  405da4:	6023      	str	r3, [r4, #0]
  405da6:	f7fa f9c7 	bl	400138 <_read>
  405daa:	1c43      	adds	r3, r0, #1
  405dac:	d000      	beq.n	405db0 <_read_r+0x1c>
  405dae:	bd70      	pop	{r4, r5, r6, pc}
  405db0:	6823      	ldr	r3, [r4, #0]
  405db2:	2b00      	cmp	r3, #0
  405db4:	d0fb      	beq.n	405dae <_read_r+0x1a>
  405db6:	6033      	str	r3, [r6, #0]
  405db8:	bd70      	pop	{r4, r5, r6, pc}
  405dba:	bf00      	nop
  405dbc:	20000eac 	.word	0x20000eac

00405dc0 <__aeabi_drsub>:
  405dc0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  405dc4:	e002      	b.n	405dcc <__adddf3>
  405dc6:	bf00      	nop

00405dc8 <__aeabi_dsub>:
  405dc8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00405dcc <__adddf3>:
  405dcc:	b530      	push	{r4, r5, lr}
  405dce:	ea4f 0441 	mov.w	r4, r1, lsl #1
  405dd2:	ea4f 0543 	mov.w	r5, r3, lsl #1
  405dd6:	ea94 0f05 	teq	r4, r5
  405dda:	bf08      	it	eq
  405ddc:	ea90 0f02 	teqeq	r0, r2
  405de0:	bf1f      	itttt	ne
  405de2:	ea54 0c00 	orrsne.w	ip, r4, r0
  405de6:	ea55 0c02 	orrsne.w	ip, r5, r2
  405dea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  405dee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405df2:	f000 80e2 	beq.w	405fba <__adddf3+0x1ee>
  405df6:	ea4f 5454 	mov.w	r4, r4, lsr #21
  405dfa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  405dfe:	bfb8      	it	lt
  405e00:	426d      	neglt	r5, r5
  405e02:	dd0c      	ble.n	405e1e <__adddf3+0x52>
  405e04:	442c      	add	r4, r5
  405e06:	ea80 0202 	eor.w	r2, r0, r2
  405e0a:	ea81 0303 	eor.w	r3, r1, r3
  405e0e:	ea82 0000 	eor.w	r0, r2, r0
  405e12:	ea83 0101 	eor.w	r1, r3, r1
  405e16:	ea80 0202 	eor.w	r2, r0, r2
  405e1a:	ea81 0303 	eor.w	r3, r1, r3
  405e1e:	2d36      	cmp	r5, #54	; 0x36
  405e20:	bf88      	it	hi
  405e22:	bd30      	pophi	{r4, r5, pc}
  405e24:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405e28:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405e2c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  405e30:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  405e34:	d002      	beq.n	405e3c <__adddf3+0x70>
  405e36:	4240      	negs	r0, r0
  405e38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405e3c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  405e40:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405e44:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  405e48:	d002      	beq.n	405e50 <__adddf3+0x84>
  405e4a:	4252      	negs	r2, r2
  405e4c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  405e50:	ea94 0f05 	teq	r4, r5
  405e54:	f000 80a7 	beq.w	405fa6 <__adddf3+0x1da>
  405e58:	f1a4 0401 	sub.w	r4, r4, #1
  405e5c:	f1d5 0e20 	rsbs	lr, r5, #32
  405e60:	db0d      	blt.n	405e7e <__adddf3+0xb2>
  405e62:	fa02 fc0e 	lsl.w	ip, r2, lr
  405e66:	fa22 f205 	lsr.w	r2, r2, r5
  405e6a:	1880      	adds	r0, r0, r2
  405e6c:	f141 0100 	adc.w	r1, r1, #0
  405e70:	fa03 f20e 	lsl.w	r2, r3, lr
  405e74:	1880      	adds	r0, r0, r2
  405e76:	fa43 f305 	asr.w	r3, r3, r5
  405e7a:	4159      	adcs	r1, r3
  405e7c:	e00e      	b.n	405e9c <__adddf3+0xd0>
  405e7e:	f1a5 0520 	sub.w	r5, r5, #32
  405e82:	f10e 0e20 	add.w	lr, lr, #32
  405e86:	2a01      	cmp	r2, #1
  405e88:	fa03 fc0e 	lsl.w	ip, r3, lr
  405e8c:	bf28      	it	cs
  405e8e:	f04c 0c02 	orrcs.w	ip, ip, #2
  405e92:	fa43 f305 	asr.w	r3, r3, r5
  405e96:	18c0      	adds	r0, r0, r3
  405e98:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  405e9c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405ea0:	d507      	bpl.n	405eb2 <__adddf3+0xe6>
  405ea2:	f04f 0e00 	mov.w	lr, #0
  405ea6:	f1dc 0c00 	rsbs	ip, ip, #0
  405eaa:	eb7e 0000 	sbcs.w	r0, lr, r0
  405eae:	eb6e 0101 	sbc.w	r1, lr, r1
  405eb2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  405eb6:	d31b      	bcc.n	405ef0 <__adddf3+0x124>
  405eb8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  405ebc:	d30c      	bcc.n	405ed8 <__adddf3+0x10c>
  405ebe:	0849      	lsrs	r1, r1, #1
  405ec0:	ea5f 0030 	movs.w	r0, r0, rrx
  405ec4:	ea4f 0c3c 	mov.w	ip, ip, rrx
  405ec8:	f104 0401 	add.w	r4, r4, #1
  405ecc:	ea4f 5244 	mov.w	r2, r4, lsl #21
  405ed0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  405ed4:	f080 809a 	bcs.w	40600c <__adddf3+0x240>
  405ed8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  405edc:	bf08      	it	eq
  405ede:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405ee2:	f150 0000 	adcs.w	r0, r0, #0
  405ee6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405eea:	ea41 0105 	orr.w	r1, r1, r5
  405eee:	bd30      	pop	{r4, r5, pc}
  405ef0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  405ef4:	4140      	adcs	r0, r0
  405ef6:	eb41 0101 	adc.w	r1, r1, r1
  405efa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405efe:	f1a4 0401 	sub.w	r4, r4, #1
  405f02:	d1e9      	bne.n	405ed8 <__adddf3+0x10c>
  405f04:	f091 0f00 	teq	r1, #0
  405f08:	bf04      	itt	eq
  405f0a:	4601      	moveq	r1, r0
  405f0c:	2000      	moveq	r0, #0
  405f0e:	fab1 f381 	clz	r3, r1
  405f12:	bf08      	it	eq
  405f14:	3320      	addeq	r3, #32
  405f16:	f1a3 030b 	sub.w	r3, r3, #11
  405f1a:	f1b3 0220 	subs.w	r2, r3, #32
  405f1e:	da0c      	bge.n	405f3a <__adddf3+0x16e>
  405f20:	320c      	adds	r2, #12
  405f22:	dd08      	ble.n	405f36 <__adddf3+0x16a>
  405f24:	f102 0c14 	add.w	ip, r2, #20
  405f28:	f1c2 020c 	rsb	r2, r2, #12
  405f2c:	fa01 f00c 	lsl.w	r0, r1, ip
  405f30:	fa21 f102 	lsr.w	r1, r1, r2
  405f34:	e00c      	b.n	405f50 <__adddf3+0x184>
  405f36:	f102 0214 	add.w	r2, r2, #20
  405f3a:	bfd8      	it	le
  405f3c:	f1c2 0c20 	rsble	ip, r2, #32
  405f40:	fa01 f102 	lsl.w	r1, r1, r2
  405f44:	fa20 fc0c 	lsr.w	ip, r0, ip
  405f48:	bfdc      	itt	le
  405f4a:	ea41 010c 	orrle.w	r1, r1, ip
  405f4e:	4090      	lslle	r0, r2
  405f50:	1ae4      	subs	r4, r4, r3
  405f52:	bfa2      	ittt	ge
  405f54:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  405f58:	4329      	orrge	r1, r5
  405f5a:	bd30      	popge	{r4, r5, pc}
  405f5c:	ea6f 0404 	mvn.w	r4, r4
  405f60:	3c1f      	subs	r4, #31
  405f62:	da1c      	bge.n	405f9e <__adddf3+0x1d2>
  405f64:	340c      	adds	r4, #12
  405f66:	dc0e      	bgt.n	405f86 <__adddf3+0x1ba>
  405f68:	f104 0414 	add.w	r4, r4, #20
  405f6c:	f1c4 0220 	rsb	r2, r4, #32
  405f70:	fa20 f004 	lsr.w	r0, r0, r4
  405f74:	fa01 f302 	lsl.w	r3, r1, r2
  405f78:	ea40 0003 	orr.w	r0, r0, r3
  405f7c:	fa21 f304 	lsr.w	r3, r1, r4
  405f80:	ea45 0103 	orr.w	r1, r5, r3
  405f84:	bd30      	pop	{r4, r5, pc}
  405f86:	f1c4 040c 	rsb	r4, r4, #12
  405f8a:	f1c4 0220 	rsb	r2, r4, #32
  405f8e:	fa20 f002 	lsr.w	r0, r0, r2
  405f92:	fa01 f304 	lsl.w	r3, r1, r4
  405f96:	ea40 0003 	orr.w	r0, r0, r3
  405f9a:	4629      	mov	r1, r5
  405f9c:	bd30      	pop	{r4, r5, pc}
  405f9e:	fa21 f004 	lsr.w	r0, r1, r4
  405fa2:	4629      	mov	r1, r5
  405fa4:	bd30      	pop	{r4, r5, pc}
  405fa6:	f094 0f00 	teq	r4, #0
  405faa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  405fae:	bf06      	itte	eq
  405fb0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  405fb4:	3401      	addeq	r4, #1
  405fb6:	3d01      	subne	r5, #1
  405fb8:	e74e      	b.n	405e58 <__adddf3+0x8c>
  405fba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405fbe:	bf18      	it	ne
  405fc0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405fc4:	d029      	beq.n	40601a <__adddf3+0x24e>
  405fc6:	ea94 0f05 	teq	r4, r5
  405fca:	bf08      	it	eq
  405fcc:	ea90 0f02 	teqeq	r0, r2
  405fd0:	d005      	beq.n	405fde <__adddf3+0x212>
  405fd2:	ea54 0c00 	orrs.w	ip, r4, r0
  405fd6:	bf04      	itt	eq
  405fd8:	4619      	moveq	r1, r3
  405fda:	4610      	moveq	r0, r2
  405fdc:	bd30      	pop	{r4, r5, pc}
  405fde:	ea91 0f03 	teq	r1, r3
  405fe2:	bf1e      	ittt	ne
  405fe4:	2100      	movne	r1, #0
  405fe6:	2000      	movne	r0, #0
  405fe8:	bd30      	popne	{r4, r5, pc}
  405fea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  405fee:	d105      	bne.n	405ffc <__adddf3+0x230>
  405ff0:	0040      	lsls	r0, r0, #1
  405ff2:	4149      	adcs	r1, r1
  405ff4:	bf28      	it	cs
  405ff6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  405ffa:	bd30      	pop	{r4, r5, pc}
  405ffc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  406000:	bf3c      	itt	cc
  406002:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  406006:	bd30      	popcc	{r4, r5, pc}
  406008:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40600c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  406010:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406014:	f04f 0000 	mov.w	r0, #0
  406018:	bd30      	pop	{r4, r5, pc}
  40601a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40601e:	bf1a      	itte	ne
  406020:	4619      	movne	r1, r3
  406022:	4610      	movne	r0, r2
  406024:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  406028:	bf1c      	itt	ne
  40602a:	460b      	movne	r3, r1
  40602c:	4602      	movne	r2, r0
  40602e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406032:	bf06      	itte	eq
  406034:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  406038:	ea91 0f03 	teqeq	r1, r3
  40603c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  406040:	bd30      	pop	{r4, r5, pc}
  406042:	bf00      	nop

00406044 <__aeabi_ui2d>:
  406044:	f090 0f00 	teq	r0, #0
  406048:	bf04      	itt	eq
  40604a:	2100      	moveq	r1, #0
  40604c:	4770      	bxeq	lr
  40604e:	b530      	push	{r4, r5, lr}
  406050:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406054:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406058:	f04f 0500 	mov.w	r5, #0
  40605c:	f04f 0100 	mov.w	r1, #0
  406060:	e750      	b.n	405f04 <__adddf3+0x138>
  406062:	bf00      	nop

00406064 <__aeabi_i2d>:
  406064:	f090 0f00 	teq	r0, #0
  406068:	bf04      	itt	eq
  40606a:	2100      	moveq	r1, #0
  40606c:	4770      	bxeq	lr
  40606e:	b530      	push	{r4, r5, lr}
  406070:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406074:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406078:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40607c:	bf48      	it	mi
  40607e:	4240      	negmi	r0, r0
  406080:	f04f 0100 	mov.w	r1, #0
  406084:	e73e      	b.n	405f04 <__adddf3+0x138>
  406086:	bf00      	nop

00406088 <__aeabi_f2d>:
  406088:	0042      	lsls	r2, r0, #1
  40608a:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40608e:	ea4f 0131 	mov.w	r1, r1, rrx
  406092:	ea4f 7002 	mov.w	r0, r2, lsl #28
  406096:	bf1f      	itttt	ne
  406098:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40609c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4060a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4060a4:	4770      	bxne	lr
  4060a6:	f092 0f00 	teq	r2, #0
  4060aa:	bf14      	ite	ne
  4060ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4060b0:	4770      	bxeq	lr
  4060b2:	b530      	push	{r4, r5, lr}
  4060b4:	f44f 7460 	mov.w	r4, #896	; 0x380
  4060b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4060bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4060c0:	e720      	b.n	405f04 <__adddf3+0x138>
  4060c2:	bf00      	nop

004060c4 <__aeabi_ul2d>:
  4060c4:	ea50 0201 	orrs.w	r2, r0, r1
  4060c8:	bf08      	it	eq
  4060ca:	4770      	bxeq	lr
  4060cc:	b530      	push	{r4, r5, lr}
  4060ce:	f04f 0500 	mov.w	r5, #0
  4060d2:	e00a      	b.n	4060ea <__aeabi_l2d+0x16>

004060d4 <__aeabi_l2d>:
  4060d4:	ea50 0201 	orrs.w	r2, r0, r1
  4060d8:	bf08      	it	eq
  4060da:	4770      	bxeq	lr
  4060dc:	b530      	push	{r4, r5, lr}
  4060de:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4060e2:	d502      	bpl.n	4060ea <__aeabi_l2d+0x16>
  4060e4:	4240      	negs	r0, r0
  4060e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4060ea:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4060ee:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4060f2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4060f6:	f43f aedc 	beq.w	405eb2 <__adddf3+0xe6>
  4060fa:	f04f 0203 	mov.w	r2, #3
  4060fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  406102:	bf18      	it	ne
  406104:	3203      	addne	r2, #3
  406106:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40610a:	bf18      	it	ne
  40610c:	3203      	addne	r2, #3
  40610e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  406112:	f1c2 0320 	rsb	r3, r2, #32
  406116:	fa00 fc03 	lsl.w	ip, r0, r3
  40611a:	fa20 f002 	lsr.w	r0, r0, r2
  40611e:	fa01 fe03 	lsl.w	lr, r1, r3
  406122:	ea40 000e 	orr.w	r0, r0, lr
  406126:	fa21 f102 	lsr.w	r1, r1, r2
  40612a:	4414      	add	r4, r2
  40612c:	e6c1      	b.n	405eb2 <__adddf3+0xe6>
  40612e:	bf00      	nop

00406130 <__aeabi_dmul>:
  406130:	b570      	push	{r4, r5, r6, lr}
  406132:	f04f 0cff 	mov.w	ip, #255	; 0xff
  406136:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40613a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40613e:	bf1d      	ittte	ne
  406140:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  406144:	ea94 0f0c 	teqne	r4, ip
  406148:	ea95 0f0c 	teqne	r5, ip
  40614c:	f000 f8de 	bleq	40630c <__aeabi_dmul+0x1dc>
  406150:	442c      	add	r4, r5
  406152:	ea81 0603 	eor.w	r6, r1, r3
  406156:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40615a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40615e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  406162:	bf18      	it	ne
  406164:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  406168:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40616c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  406170:	d038      	beq.n	4061e4 <__aeabi_dmul+0xb4>
  406172:	fba0 ce02 	umull	ip, lr, r0, r2
  406176:	f04f 0500 	mov.w	r5, #0
  40617a:	fbe1 e502 	umlal	lr, r5, r1, r2
  40617e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  406182:	fbe0 e503 	umlal	lr, r5, r0, r3
  406186:	f04f 0600 	mov.w	r6, #0
  40618a:	fbe1 5603 	umlal	r5, r6, r1, r3
  40618e:	f09c 0f00 	teq	ip, #0
  406192:	bf18      	it	ne
  406194:	f04e 0e01 	orrne.w	lr, lr, #1
  406198:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40619c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4061a0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4061a4:	d204      	bcs.n	4061b0 <__aeabi_dmul+0x80>
  4061a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4061aa:	416d      	adcs	r5, r5
  4061ac:	eb46 0606 	adc.w	r6, r6, r6
  4061b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4061b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4061b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4061bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4061c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4061c4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4061c8:	bf88      	it	hi
  4061ca:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4061ce:	d81e      	bhi.n	40620e <__aeabi_dmul+0xde>
  4061d0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4061d4:	bf08      	it	eq
  4061d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4061da:	f150 0000 	adcs.w	r0, r0, #0
  4061de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4061e2:	bd70      	pop	{r4, r5, r6, pc}
  4061e4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4061e8:	ea46 0101 	orr.w	r1, r6, r1
  4061ec:	ea40 0002 	orr.w	r0, r0, r2
  4061f0:	ea81 0103 	eor.w	r1, r1, r3
  4061f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4061f8:	bfc2      	ittt	gt
  4061fa:	ebd4 050c 	rsbsgt	r5, r4, ip
  4061fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  406202:	bd70      	popgt	{r4, r5, r6, pc}
  406204:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406208:	f04f 0e00 	mov.w	lr, #0
  40620c:	3c01      	subs	r4, #1
  40620e:	f300 80ab 	bgt.w	406368 <__aeabi_dmul+0x238>
  406212:	f114 0f36 	cmn.w	r4, #54	; 0x36
  406216:	bfde      	ittt	le
  406218:	2000      	movle	r0, #0
  40621a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40621e:	bd70      	pople	{r4, r5, r6, pc}
  406220:	f1c4 0400 	rsb	r4, r4, #0
  406224:	3c20      	subs	r4, #32
  406226:	da35      	bge.n	406294 <__aeabi_dmul+0x164>
  406228:	340c      	adds	r4, #12
  40622a:	dc1b      	bgt.n	406264 <__aeabi_dmul+0x134>
  40622c:	f104 0414 	add.w	r4, r4, #20
  406230:	f1c4 0520 	rsb	r5, r4, #32
  406234:	fa00 f305 	lsl.w	r3, r0, r5
  406238:	fa20 f004 	lsr.w	r0, r0, r4
  40623c:	fa01 f205 	lsl.w	r2, r1, r5
  406240:	ea40 0002 	orr.w	r0, r0, r2
  406244:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  406248:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40624c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406250:	fa21 f604 	lsr.w	r6, r1, r4
  406254:	eb42 0106 	adc.w	r1, r2, r6
  406258:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40625c:	bf08      	it	eq
  40625e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406262:	bd70      	pop	{r4, r5, r6, pc}
  406264:	f1c4 040c 	rsb	r4, r4, #12
  406268:	f1c4 0520 	rsb	r5, r4, #32
  40626c:	fa00 f304 	lsl.w	r3, r0, r4
  406270:	fa20 f005 	lsr.w	r0, r0, r5
  406274:	fa01 f204 	lsl.w	r2, r1, r4
  406278:	ea40 0002 	orr.w	r0, r0, r2
  40627c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406280:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406284:	f141 0100 	adc.w	r1, r1, #0
  406288:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40628c:	bf08      	it	eq
  40628e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406292:	bd70      	pop	{r4, r5, r6, pc}
  406294:	f1c4 0520 	rsb	r5, r4, #32
  406298:	fa00 f205 	lsl.w	r2, r0, r5
  40629c:	ea4e 0e02 	orr.w	lr, lr, r2
  4062a0:	fa20 f304 	lsr.w	r3, r0, r4
  4062a4:	fa01 f205 	lsl.w	r2, r1, r5
  4062a8:	ea43 0302 	orr.w	r3, r3, r2
  4062ac:	fa21 f004 	lsr.w	r0, r1, r4
  4062b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4062b4:	fa21 f204 	lsr.w	r2, r1, r4
  4062b8:	ea20 0002 	bic.w	r0, r0, r2
  4062bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4062c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4062c4:	bf08      	it	eq
  4062c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4062ca:	bd70      	pop	{r4, r5, r6, pc}
  4062cc:	f094 0f00 	teq	r4, #0
  4062d0:	d10f      	bne.n	4062f2 <__aeabi_dmul+0x1c2>
  4062d2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4062d6:	0040      	lsls	r0, r0, #1
  4062d8:	eb41 0101 	adc.w	r1, r1, r1
  4062dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4062e0:	bf08      	it	eq
  4062e2:	3c01      	subeq	r4, #1
  4062e4:	d0f7      	beq.n	4062d6 <__aeabi_dmul+0x1a6>
  4062e6:	ea41 0106 	orr.w	r1, r1, r6
  4062ea:	f095 0f00 	teq	r5, #0
  4062ee:	bf18      	it	ne
  4062f0:	4770      	bxne	lr
  4062f2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4062f6:	0052      	lsls	r2, r2, #1
  4062f8:	eb43 0303 	adc.w	r3, r3, r3
  4062fc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  406300:	bf08      	it	eq
  406302:	3d01      	subeq	r5, #1
  406304:	d0f7      	beq.n	4062f6 <__aeabi_dmul+0x1c6>
  406306:	ea43 0306 	orr.w	r3, r3, r6
  40630a:	4770      	bx	lr
  40630c:	ea94 0f0c 	teq	r4, ip
  406310:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  406314:	bf18      	it	ne
  406316:	ea95 0f0c 	teqne	r5, ip
  40631a:	d00c      	beq.n	406336 <__aeabi_dmul+0x206>
  40631c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406320:	bf18      	it	ne
  406322:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406326:	d1d1      	bne.n	4062cc <__aeabi_dmul+0x19c>
  406328:	ea81 0103 	eor.w	r1, r1, r3
  40632c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406330:	f04f 0000 	mov.w	r0, #0
  406334:	bd70      	pop	{r4, r5, r6, pc}
  406336:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40633a:	bf06      	itte	eq
  40633c:	4610      	moveq	r0, r2
  40633e:	4619      	moveq	r1, r3
  406340:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406344:	d019      	beq.n	40637a <__aeabi_dmul+0x24a>
  406346:	ea94 0f0c 	teq	r4, ip
  40634a:	d102      	bne.n	406352 <__aeabi_dmul+0x222>
  40634c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  406350:	d113      	bne.n	40637a <__aeabi_dmul+0x24a>
  406352:	ea95 0f0c 	teq	r5, ip
  406356:	d105      	bne.n	406364 <__aeabi_dmul+0x234>
  406358:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40635c:	bf1c      	itt	ne
  40635e:	4610      	movne	r0, r2
  406360:	4619      	movne	r1, r3
  406362:	d10a      	bne.n	40637a <__aeabi_dmul+0x24a>
  406364:	ea81 0103 	eor.w	r1, r1, r3
  406368:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40636c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406370:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406374:	f04f 0000 	mov.w	r0, #0
  406378:	bd70      	pop	{r4, r5, r6, pc}
  40637a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40637e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  406382:	bd70      	pop	{r4, r5, r6, pc}

00406384 <__aeabi_ddiv>:
  406384:	b570      	push	{r4, r5, r6, lr}
  406386:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40638a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40638e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406392:	bf1d      	ittte	ne
  406394:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  406398:	ea94 0f0c 	teqne	r4, ip
  40639c:	ea95 0f0c 	teqne	r5, ip
  4063a0:	f000 f8a7 	bleq	4064f2 <__aeabi_ddiv+0x16e>
  4063a4:	eba4 0405 	sub.w	r4, r4, r5
  4063a8:	ea81 0e03 	eor.w	lr, r1, r3
  4063ac:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4063b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4063b4:	f000 8088 	beq.w	4064c8 <__aeabi_ddiv+0x144>
  4063b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4063bc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4063c0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4063c4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4063c8:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4063cc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4063d0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4063d4:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4063d8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4063dc:	429d      	cmp	r5, r3
  4063de:	bf08      	it	eq
  4063e0:	4296      	cmpeq	r6, r2
  4063e2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4063e6:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4063ea:	d202      	bcs.n	4063f2 <__aeabi_ddiv+0x6e>
  4063ec:	085b      	lsrs	r3, r3, #1
  4063ee:	ea4f 0232 	mov.w	r2, r2, rrx
  4063f2:	1ab6      	subs	r6, r6, r2
  4063f4:	eb65 0503 	sbc.w	r5, r5, r3
  4063f8:	085b      	lsrs	r3, r3, #1
  4063fa:	ea4f 0232 	mov.w	r2, r2, rrx
  4063fe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  406402:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  406406:	ebb6 0e02 	subs.w	lr, r6, r2
  40640a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40640e:	bf22      	ittt	cs
  406410:	1ab6      	subcs	r6, r6, r2
  406412:	4675      	movcs	r5, lr
  406414:	ea40 000c 	orrcs.w	r0, r0, ip
  406418:	085b      	lsrs	r3, r3, #1
  40641a:	ea4f 0232 	mov.w	r2, r2, rrx
  40641e:	ebb6 0e02 	subs.w	lr, r6, r2
  406422:	eb75 0e03 	sbcs.w	lr, r5, r3
  406426:	bf22      	ittt	cs
  406428:	1ab6      	subcs	r6, r6, r2
  40642a:	4675      	movcs	r5, lr
  40642c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  406430:	085b      	lsrs	r3, r3, #1
  406432:	ea4f 0232 	mov.w	r2, r2, rrx
  406436:	ebb6 0e02 	subs.w	lr, r6, r2
  40643a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40643e:	bf22      	ittt	cs
  406440:	1ab6      	subcs	r6, r6, r2
  406442:	4675      	movcs	r5, lr
  406444:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  406448:	085b      	lsrs	r3, r3, #1
  40644a:	ea4f 0232 	mov.w	r2, r2, rrx
  40644e:	ebb6 0e02 	subs.w	lr, r6, r2
  406452:	eb75 0e03 	sbcs.w	lr, r5, r3
  406456:	bf22      	ittt	cs
  406458:	1ab6      	subcs	r6, r6, r2
  40645a:	4675      	movcs	r5, lr
  40645c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  406460:	ea55 0e06 	orrs.w	lr, r5, r6
  406464:	d018      	beq.n	406498 <__aeabi_ddiv+0x114>
  406466:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40646a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40646e:	ea4f 1606 	mov.w	r6, r6, lsl #4
  406472:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  406476:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40647a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40647e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  406482:	d1c0      	bne.n	406406 <__aeabi_ddiv+0x82>
  406484:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406488:	d10b      	bne.n	4064a2 <__aeabi_ddiv+0x11e>
  40648a:	ea41 0100 	orr.w	r1, r1, r0
  40648e:	f04f 0000 	mov.w	r0, #0
  406492:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  406496:	e7b6      	b.n	406406 <__aeabi_ddiv+0x82>
  406498:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40649c:	bf04      	itt	eq
  40649e:	4301      	orreq	r1, r0
  4064a0:	2000      	moveq	r0, #0
  4064a2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4064a6:	bf88      	it	hi
  4064a8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4064ac:	f63f aeaf 	bhi.w	40620e <__aeabi_dmul+0xde>
  4064b0:	ebb5 0c03 	subs.w	ip, r5, r3
  4064b4:	bf04      	itt	eq
  4064b6:	ebb6 0c02 	subseq.w	ip, r6, r2
  4064ba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4064be:	f150 0000 	adcs.w	r0, r0, #0
  4064c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4064c6:	bd70      	pop	{r4, r5, r6, pc}
  4064c8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4064cc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4064d0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4064d4:	bfc2      	ittt	gt
  4064d6:	ebd4 050c 	rsbsgt	r5, r4, ip
  4064da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4064de:	bd70      	popgt	{r4, r5, r6, pc}
  4064e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4064e4:	f04f 0e00 	mov.w	lr, #0
  4064e8:	3c01      	subs	r4, #1
  4064ea:	e690      	b.n	40620e <__aeabi_dmul+0xde>
  4064ec:	ea45 0e06 	orr.w	lr, r5, r6
  4064f0:	e68d      	b.n	40620e <__aeabi_dmul+0xde>
  4064f2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4064f6:	ea94 0f0c 	teq	r4, ip
  4064fa:	bf08      	it	eq
  4064fc:	ea95 0f0c 	teqeq	r5, ip
  406500:	f43f af3b 	beq.w	40637a <__aeabi_dmul+0x24a>
  406504:	ea94 0f0c 	teq	r4, ip
  406508:	d10a      	bne.n	406520 <__aeabi_ddiv+0x19c>
  40650a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40650e:	f47f af34 	bne.w	40637a <__aeabi_dmul+0x24a>
  406512:	ea95 0f0c 	teq	r5, ip
  406516:	f47f af25 	bne.w	406364 <__aeabi_dmul+0x234>
  40651a:	4610      	mov	r0, r2
  40651c:	4619      	mov	r1, r3
  40651e:	e72c      	b.n	40637a <__aeabi_dmul+0x24a>
  406520:	ea95 0f0c 	teq	r5, ip
  406524:	d106      	bne.n	406534 <__aeabi_ddiv+0x1b0>
  406526:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40652a:	f43f aefd 	beq.w	406328 <__aeabi_dmul+0x1f8>
  40652e:	4610      	mov	r0, r2
  406530:	4619      	mov	r1, r3
  406532:	e722      	b.n	40637a <__aeabi_dmul+0x24a>
  406534:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406538:	bf18      	it	ne
  40653a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40653e:	f47f aec5 	bne.w	4062cc <__aeabi_dmul+0x19c>
  406542:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  406546:	f47f af0d 	bne.w	406364 <__aeabi_dmul+0x234>
  40654a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40654e:	f47f aeeb 	bne.w	406328 <__aeabi_dmul+0x1f8>
  406552:	e712      	b.n	40637a <__aeabi_dmul+0x24a>

00406554 <__gedf2>:
  406554:	f04f 3cff 	mov.w	ip, #4294967295
  406558:	e006      	b.n	406568 <__cmpdf2+0x4>
  40655a:	bf00      	nop

0040655c <__ledf2>:
  40655c:	f04f 0c01 	mov.w	ip, #1
  406560:	e002      	b.n	406568 <__cmpdf2+0x4>
  406562:	bf00      	nop

00406564 <__cmpdf2>:
  406564:	f04f 0c01 	mov.w	ip, #1
  406568:	f84d cd04 	str.w	ip, [sp, #-4]!
  40656c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406570:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406574:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406578:	bf18      	it	ne
  40657a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40657e:	d01b      	beq.n	4065b8 <__cmpdf2+0x54>
  406580:	b001      	add	sp, #4
  406582:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  406586:	bf0c      	ite	eq
  406588:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40658c:	ea91 0f03 	teqne	r1, r3
  406590:	bf02      	ittt	eq
  406592:	ea90 0f02 	teqeq	r0, r2
  406596:	2000      	moveq	r0, #0
  406598:	4770      	bxeq	lr
  40659a:	f110 0f00 	cmn.w	r0, #0
  40659e:	ea91 0f03 	teq	r1, r3
  4065a2:	bf58      	it	pl
  4065a4:	4299      	cmppl	r1, r3
  4065a6:	bf08      	it	eq
  4065a8:	4290      	cmpeq	r0, r2
  4065aa:	bf2c      	ite	cs
  4065ac:	17d8      	asrcs	r0, r3, #31
  4065ae:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4065b2:	f040 0001 	orr.w	r0, r0, #1
  4065b6:	4770      	bx	lr
  4065b8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4065bc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4065c0:	d102      	bne.n	4065c8 <__cmpdf2+0x64>
  4065c2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4065c6:	d107      	bne.n	4065d8 <__cmpdf2+0x74>
  4065c8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4065cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4065d0:	d1d6      	bne.n	406580 <__cmpdf2+0x1c>
  4065d2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4065d6:	d0d3      	beq.n	406580 <__cmpdf2+0x1c>
  4065d8:	f85d 0b04 	ldr.w	r0, [sp], #4
  4065dc:	4770      	bx	lr
  4065de:	bf00      	nop

004065e0 <__aeabi_cdrcmple>:
  4065e0:	4684      	mov	ip, r0
  4065e2:	4610      	mov	r0, r2
  4065e4:	4662      	mov	r2, ip
  4065e6:	468c      	mov	ip, r1
  4065e8:	4619      	mov	r1, r3
  4065ea:	4663      	mov	r3, ip
  4065ec:	e000      	b.n	4065f0 <__aeabi_cdcmpeq>
  4065ee:	bf00      	nop

004065f0 <__aeabi_cdcmpeq>:
  4065f0:	b501      	push	{r0, lr}
  4065f2:	f7ff ffb7 	bl	406564 <__cmpdf2>
  4065f6:	2800      	cmp	r0, #0
  4065f8:	bf48      	it	mi
  4065fa:	f110 0f00 	cmnmi.w	r0, #0
  4065fe:	bd01      	pop	{r0, pc}

00406600 <__aeabi_dcmpeq>:
  406600:	f84d ed08 	str.w	lr, [sp, #-8]!
  406604:	f7ff fff4 	bl	4065f0 <__aeabi_cdcmpeq>
  406608:	bf0c      	ite	eq
  40660a:	2001      	moveq	r0, #1
  40660c:	2000      	movne	r0, #0
  40660e:	f85d fb08 	ldr.w	pc, [sp], #8
  406612:	bf00      	nop

00406614 <__aeabi_dcmplt>:
  406614:	f84d ed08 	str.w	lr, [sp, #-8]!
  406618:	f7ff ffea 	bl	4065f0 <__aeabi_cdcmpeq>
  40661c:	bf34      	ite	cc
  40661e:	2001      	movcc	r0, #1
  406620:	2000      	movcs	r0, #0
  406622:	f85d fb08 	ldr.w	pc, [sp], #8
  406626:	bf00      	nop

00406628 <__aeabi_dcmple>:
  406628:	f84d ed08 	str.w	lr, [sp, #-8]!
  40662c:	f7ff ffe0 	bl	4065f0 <__aeabi_cdcmpeq>
  406630:	bf94      	ite	ls
  406632:	2001      	movls	r0, #1
  406634:	2000      	movhi	r0, #0
  406636:	f85d fb08 	ldr.w	pc, [sp], #8
  40663a:	bf00      	nop

0040663c <__aeabi_dcmpge>:
  40663c:	f84d ed08 	str.w	lr, [sp, #-8]!
  406640:	f7ff ffce 	bl	4065e0 <__aeabi_cdrcmple>
  406644:	bf94      	ite	ls
  406646:	2001      	movls	r0, #1
  406648:	2000      	movhi	r0, #0
  40664a:	f85d fb08 	ldr.w	pc, [sp], #8
  40664e:	bf00      	nop

00406650 <__aeabi_dcmpgt>:
  406650:	f84d ed08 	str.w	lr, [sp, #-8]!
  406654:	f7ff ffc4 	bl	4065e0 <__aeabi_cdrcmple>
  406658:	bf34      	ite	cc
  40665a:	2001      	movcc	r0, #1
  40665c:	2000      	movcs	r0, #0
  40665e:	f85d fb08 	ldr.w	pc, [sp], #8
  406662:	bf00      	nop

00406664 <__aeabi_dcmpun>:
  406664:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406668:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40666c:	d102      	bne.n	406674 <__aeabi_dcmpun+0x10>
  40666e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406672:	d10a      	bne.n	40668a <__aeabi_dcmpun+0x26>
  406674:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406678:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40667c:	d102      	bne.n	406684 <__aeabi_dcmpun+0x20>
  40667e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406682:	d102      	bne.n	40668a <__aeabi_dcmpun+0x26>
  406684:	f04f 0000 	mov.w	r0, #0
  406688:	4770      	bx	lr
  40668a:	f04f 0001 	mov.w	r0, #1
  40668e:	4770      	bx	lr

00406690 <__aeabi_d2iz>:
  406690:	ea4f 0241 	mov.w	r2, r1, lsl #1
  406694:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  406698:	d215      	bcs.n	4066c6 <__aeabi_d2iz+0x36>
  40669a:	d511      	bpl.n	4066c0 <__aeabi_d2iz+0x30>
  40669c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4066a0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4066a4:	d912      	bls.n	4066cc <__aeabi_d2iz+0x3c>
  4066a6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4066aa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4066ae:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4066b2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4066b6:	fa23 f002 	lsr.w	r0, r3, r2
  4066ba:	bf18      	it	ne
  4066bc:	4240      	negne	r0, r0
  4066be:	4770      	bx	lr
  4066c0:	f04f 0000 	mov.w	r0, #0
  4066c4:	4770      	bx	lr
  4066c6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4066ca:	d105      	bne.n	4066d8 <__aeabi_d2iz+0x48>
  4066cc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  4066d0:	bf08      	it	eq
  4066d2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4066d6:	4770      	bx	lr
  4066d8:	f04f 0000 	mov.w	r0, #0
  4066dc:	4770      	bx	lr
  4066de:	bf00      	nop

004066e0 <__aeabi_uldivmod>:
  4066e0:	b953      	cbnz	r3, 4066f8 <__aeabi_uldivmod+0x18>
  4066e2:	b94a      	cbnz	r2, 4066f8 <__aeabi_uldivmod+0x18>
  4066e4:	2900      	cmp	r1, #0
  4066e6:	bf08      	it	eq
  4066e8:	2800      	cmpeq	r0, #0
  4066ea:	bf1c      	itt	ne
  4066ec:	f04f 31ff 	movne.w	r1, #4294967295
  4066f0:	f04f 30ff 	movne.w	r0, #4294967295
  4066f4:	f000 b97a 	b.w	4069ec <__aeabi_idiv0>
  4066f8:	f1ad 0c08 	sub.w	ip, sp, #8
  4066fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  406700:	f000 f806 	bl	406710 <__udivmoddi4>
  406704:	f8dd e004 	ldr.w	lr, [sp, #4]
  406708:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40670c:	b004      	add	sp, #16
  40670e:	4770      	bx	lr

00406710 <__udivmoddi4>:
  406710:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406714:	468c      	mov	ip, r1
  406716:	460d      	mov	r5, r1
  406718:	4604      	mov	r4, r0
  40671a:	9e08      	ldr	r6, [sp, #32]
  40671c:	2b00      	cmp	r3, #0
  40671e:	d151      	bne.n	4067c4 <__udivmoddi4+0xb4>
  406720:	428a      	cmp	r2, r1
  406722:	4617      	mov	r7, r2
  406724:	d96d      	bls.n	406802 <__udivmoddi4+0xf2>
  406726:	fab2 fe82 	clz	lr, r2
  40672a:	f1be 0f00 	cmp.w	lr, #0
  40672e:	d00b      	beq.n	406748 <__udivmoddi4+0x38>
  406730:	f1ce 0c20 	rsb	ip, lr, #32
  406734:	fa01 f50e 	lsl.w	r5, r1, lr
  406738:	fa20 fc0c 	lsr.w	ip, r0, ip
  40673c:	fa02 f70e 	lsl.w	r7, r2, lr
  406740:	ea4c 0c05 	orr.w	ip, ip, r5
  406744:	fa00 f40e 	lsl.w	r4, r0, lr
  406748:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  40674c:	0c25      	lsrs	r5, r4, #16
  40674e:	fbbc f8fa 	udiv	r8, ip, sl
  406752:	fa1f f987 	uxth.w	r9, r7
  406756:	fb0a cc18 	mls	ip, sl, r8, ip
  40675a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40675e:	fb08 f309 	mul.w	r3, r8, r9
  406762:	42ab      	cmp	r3, r5
  406764:	d90a      	bls.n	40677c <__udivmoddi4+0x6c>
  406766:	19ed      	adds	r5, r5, r7
  406768:	f108 32ff 	add.w	r2, r8, #4294967295
  40676c:	f080 8123 	bcs.w	4069b6 <__udivmoddi4+0x2a6>
  406770:	42ab      	cmp	r3, r5
  406772:	f240 8120 	bls.w	4069b6 <__udivmoddi4+0x2a6>
  406776:	f1a8 0802 	sub.w	r8, r8, #2
  40677a:	443d      	add	r5, r7
  40677c:	1aed      	subs	r5, r5, r3
  40677e:	b2a4      	uxth	r4, r4
  406780:	fbb5 f0fa 	udiv	r0, r5, sl
  406784:	fb0a 5510 	mls	r5, sl, r0, r5
  406788:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  40678c:	fb00 f909 	mul.w	r9, r0, r9
  406790:	45a1      	cmp	r9, r4
  406792:	d909      	bls.n	4067a8 <__udivmoddi4+0x98>
  406794:	19e4      	adds	r4, r4, r7
  406796:	f100 33ff 	add.w	r3, r0, #4294967295
  40679a:	f080 810a 	bcs.w	4069b2 <__udivmoddi4+0x2a2>
  40679e:	45a1      	cmp	r9, r4
  4067a0:	f240 8107 	bls.w	4069b2 <__udivmoddi4+0x2a2>
  4067a4:	3802      	subs	r0, #2
  4067a6:	443c      	add	r4, r7
  4067a8:	eba4 0409 	sub.w	r4, r4, r9
  4067ac:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4067b0:	2100      	movs	r1, #0
  4067b2:	2e00      	cmp	r6, #0
  4067b4:	d061      	beq.n	40687a <__udivmoddi4+0x16a>
  4067b6:	fa24 f40e 	lsr.w	r4, r4, lr
  4067ba:	2300      	movs	r3, #0
  4067bc:	6034      	str	r4, [r6, #0]
  4067be:	6073      	str	r3, [r6, #4]
  4067c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4067c4:	428b      	cmp	r3, r1
  4067c6:	d907      	bls.n	4067d8 <__udivmoddi4+0xc8>
  4067c8:	2e00      	cmp	r6, #0
  4067ca:	d054      	beq.n	406876 <__udivmoddi4+0x166>
  4067cc:	2100      	movs	r1, #0
  4067ce:	e886 0021 	stmia.w	r6, {r0, r5}
  4067d2:	4608      	mov	r0, r1
  4067d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4067d8:	fab3 f183 	clz	r1, r3
  4067dc:	2900      	cmp	r1, #0
  4067de:	f040 808e 	bne.w	4068fe <__udivmoddi4+0x1ee>
  4067e2:	42ab      	cmp	r3, r5
  4067e4:	d302      	bcc.n	4067ec <__udivmoddi4+0xdc>
  4067e6:	4282      	cmp	r2, r0
  4067e8:	f200 80fa 	bhi.w	4069e0 <__udivmoddi4+0x2d0>
  4067ec:	1a84      	subs	r4, r0, r2
  4067ee:	eb65 0503 	sbc.w	r5, r5, r3
  4067f2:	2001      	movs	r0, #1
  4067f4:	46ac      	mov	ip, r5
  4067f6:	2e00      	cmp	r6, #0
  4067f8:	d03f      	beq.n	40687a <__udivmoddi4+0x16a>
  4067fa:	e886 1010 	stmia.w	r6, {r4, ip}
  4067fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406802:	b912      	cbnz	r2, 40680a <__udivmoddi4+0xfa>
  406804:	2701      	movs	r7, #1
  406806:	fbb7 f7f2 	udiv	r7, r7, r2
  40680a:	fab7 fe87 	clz	lr, r7
  40680e:	f1be 0f00 	cmp.w	lr, #0
  406812:	d134      	bne.n	40687e <__udivmoddi4+0x16e>
  406814:	1beb      	subs	r3, r5, r7
  406816:	0c3a      	lsrs	r2, r7, #16
  406818:	fa1f fc87 	uxth.w	ip, r7
  40681c:	2101      	movs	r1, #1
  40681e:	fbb3 f8f2 	udiv	r8, r3, r2
  406822:	0c25      	lsrs	r5, r4, #16
  406824:	fb02 3318 	mls	r3, r2, r8, r3
  406828:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40682c:	fb0c f308 	mul.w	r3, ip, r8
  406830:	42ab      	cmp	r3, r5
  406832:	d907      	bls.n	406844 <__udivmoddi4+0x134>
  406834:	19ed      	adds	r5, r5, r7
  406836:	f108 30ff 	add.w	r0, r8, #4294967295
  40683a:	d202      	bcs.n	406842 <__udivmoddi4+0x132>
  40683c:	42ab      	cmp	r3, r5
  40683e:	f200 80d1 	bhi.w	4069e4 <__udivmoddi4+0x2d4>
  406842:	4680      	mov	r8, r0
  406844:	1aed      	subs	r5, r5, r3
  406846:	b2a3      	uxth	r3, r4
  406848:	fbb5 f0f2 	udiv	r0, r5, r2
  40684c:	fb02 5510 	mls	r5, r2, r0, r5
  406850:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  406854:	fb0c fc00 	mul.w	ip, ip, r0
  406858:	45a4      	cmp	ip, r4
  40685a:	d907      	bls.n	40686c <__udivmoddi4+0x15c>
  40685c:	19e4      	adds	r4, r4, r7
  40685e:	f100 33ff 	add.w	r3, r0, #4294967295
  406862:	d202      	bcs.n	40686a <__udivmoddi4+0x15a>
  406864:	45a4      	cmp	ip, r4
  406866:	f200 80b8 	bhi.w	4069da <__udivmoddi4+0x2ca>
  40686a:	4618      	mov	r0, r3
  40686c:	eba4 040c 	sub.w	r4, r4, ip
  406870:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406874:	e79d      	b.n	4067b2 <__udivmoddi4+0xa2>
  406876:	4631      	mov	r1, r6
  406878:	4630      	mov	r0, r6
  40687a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40687e:	f1ce 0420 	rsb	r4, lr, #32
  406882:	fa05 f30e 	lsl.w	r3, r5, lr
  406886:	fa07 f70e 	lsl.w	r7, r7, lr
  40688a:	fa20 f804 	lsr.w	r8, r0, r4
  40688e:	0c3a      	lsrs	r2, r7, #16
  406890:	fa25 f404 	lsr.w	r4, r5, r4
  406894:	ea48 0803 	orr.w	r8, r8, r3
  406898:	fbb4 f1f2 	udiv	r1, r4, r2
  40689c:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4068a0:	fb02 4411 	mls	r4, r2, r1, r4
  4068a4:	fa1f fc87 	uxth.w	ip, r7
  4068a8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4068ac:	fb01 f30c 	mul.w	r3, r1, ip
  4068b0:	42ab      	cmp	r3, r5
  4068b2:	fa00 f40e 	lsl.w	r4, r0, lr
  4068b6:	d909      	bls.n	4068cc <__udivmoddi4+0x1bc>
  4068b8:	19ed      	adds	r5, r5, r7
  4068ba:	f101 30ff 	add.w	r0, r1, #4294967295
  4068be:	f080 808a 	bcs.w	4069d6 <__udivmoddi4+0x2c6>
  4068c2:	42ab      	cmp	r3, r5
  4068c4:	f240 8087 	bls.w	4069d6 <__udivmoddi4+0x2c6>
  4068c8:	3902      	subs	r1, #2
  4068ca:	443d      	add	r5, r7
  4068cc:	1aeb      	subs	r3, r5, r3
  4068ce:	fa1f f588 	uxth.w	r5, r8
  4068d2:	fbb3 f0f2 	udiv	r0, r3, r2
  4068d6:	fb02 3310 	mls	r3, r2, r0, r3
  4068da:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4068de:	fb00 f30c 	mul.w	r3, r0, ip
  4068e2:	42ab      	cmp	r3, r5
  4068e4:	d907      	bls.n	4068f6 <__udivmoddi4+0x1e6>
  4068e6:	19ed      	adds	r5, r5, r7
  4068e8:	f100 38ff 	add.w	r8, r0, #4294967295
  4068ec:	d26f      	bcs.n	4069ce <__udivmoddi4+0x2be>
  4068ee:	42ab      	cmp	r3, r5
  4068f0:	d96d      	bls.n	4069ce <__udivmoddi4+0x2be>
  4068f2:	3802      	subs	r0, #2
  4068f4:	443d      	add	r5, r7
  4068f6:	1aeb      	subs	r3, r5, r3
  4068f8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4068fc:	e78f      	b.n	40681e <__udivmoddi4+0x10e>
  4068fe:	f1c1 0720 	rsb	r7, r1, #32
  406902:	fa22 f807 	lsr.w	r8, r2, r7
  406906:	408b      	lsls	r3, r1
  406908:	fa05 f401 	lsl.w	r4, r5, r1
  40690c:	ea48 0303 	orr.w	r3, r8, r3
  406910:	fa20 fe07 	lsr.w	lr, r0, r7
  406914:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  406918:	40fd      	lsrs	r5, r7
  40691a:	ea4e 0e04 	orr.w	lr, lr, r4
  40691e:	fbb5 f9fc 	udiv	r9, r5, ip
  406922:	ea4f 441e 	mov.w	r4, lr, lsr #16
  406926:	fb0c 5519 	mls	r5, ip, r9, r5
  40692a:	fa1f f883 	uxth.w	r8, r3
  40692e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  406932:	fb09 f408 	mul.w	r4, r9, r8
  406936:	42ac      	cmp	r4, r5
  406938:	fa02 f201 	lsl.w	r2, r2, r1
  40693c:	fa00 fa01 	lsl.w	sl, r0, r1
  406940:	d908      	bls.n	406954 <__udivmoddi4+0x244>
  406942:	18ed      	adds	r5, r5, r3
  406944:	f109 30ff 	add.w	r0, r9, #4294967295
  406948:	d243      	bcs.n	4069d2 <__udivmoddi4+0x2c2>
  40694a:	42ac      	cmp	r4, r5
  40694c:	d941      	bls.n	4069d2 <__udivmoddi4+0x2c2>
  40694e:	f1a9 0902 	sub.w	r9, r9, #2
  406952:	441d      	add	r5, r3
  406954:	1b2d      	subs	r5, r5, r4
  406956:	fa1f fe8e 	uxth.w	lr, lr
  40695a:	fbb5 f0fc 	udiv	r0, r5, ip
  40695e:	fb0c 5510 	mls	r5, ip, r0, r5
  406962:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  406966:	fb00 f808 	mul.w	r8, r0, r8
  40696a:	45a0      	cmp	r8, r4
  40696c:	d907      	bls.n	40697e <__udivmoddi4+0x26e>
  40696e:	18e4      	adds	r4, r4, r3
  406970:	f100 35ff 	add.w	r5, r0, #4294967295
  406974:	d229      	bcs.n	4069ca <__udivmoddi4+0x2ba>
  406976:	45a0      	cmp	r8, r4
  406978:	d927      	bls.n	4069ca <__udivmoddi4+0x2ba>
  40697a:	3802      	subs	r0, #2
  40697c:	441c      	add	r4, r3
  40697e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  406982:	eba4 0408 	sub.w	r4, r4, r8
  406986:	fba0 8902 	umull	r8, r9, r0, r2
  40698a:	454c      	cmp	r4, r9
  40698c:	46c6      	mov	lr, r8
  40698e:	464d      	mov	r5, r9
  406990:	d315      	bcc.n	4069be <__udivmoddi4+0x2ae>
  406992:	d012      	beq.n	4069ba <__udivmoddi4+0x2aa>
  406994:	b156      	cbz	r6, 4069ac <__udivmoddi4+0x29c>
  406996:	ebba 030e 	subs.w	r3, sl, lr
  40699a:	eb64 0405 	sbc.w	r4, r4, r5
  40699e:	fa04 f707 	lsl.w	r7, r4, r7
  4069a2:	40cb      	lsrs	r3, r1
  4069a4:	431f      	orrs	r7, r3
  4069a6:	40cc      	lsrs	r4, r1
  4069a8:	6037      	str	r7, [r6, #0]
  4069aa:	6074      	str	r4, [r6, #4]
  4069ac:	2100      	movs	r1, #0
  4069ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4069b2:	4618      	mov	r0, r3
  4069b4:	e6f8      	b.n	4067a8 <__udivmoddi4+0x98>
  4069b6:	4690      	mov	r8, r2
  4069b8:	e6e0      	b.n	40677c <__udivmoddi4+0x6c>
  4069ba:	45c2      	cmp	sl, r8
  4069bc:	d2ea      	bcs.n	406994 <__udivmoddi4+0x284>
  4069be:	ebb8 0e02 	subs.w	lr, r8, r2
  4069c2:	eb69 0503 	sbc.w	r5, r9, r3
  4069c6:	3801      	subs	r0, #1
  4069c8:	e7e4      	b.n	406994 <__udivmoddi4+0x284>
  4069ca:	4628      	mov	r0, r5
  4069cc:	e7d7      	b.n	40697e <__udivmoddi4+0x26e>
  4069ce:	4640      	mov	r0, r8
  4069d0:	e791      	b.n	4068f6 <__udivmoddi4+0x1e6>
  4069d2:	4681      	mov	r9, r0
  4069d4:	e7be      	b.n	406954 <__udivmoddi4+0x244>
  4069d6:	4601      	mov	r1, r0
  4069d8:	e778      	b.n	4068cc <__udivmoddi4+0x1bc>
  4069da:	3802      	subs	r0, #2
  4069dc:	443c      	add	r4, r7
  4069de:	e745      	b.n	40686c <__udivmoddi4+0x15c>
  4069e0:	4608      	mov	r0, r1
  4069e2:	e708      	b.n	4067f6 <__udivmoddi4+0xe6>
  4069e4:	f1a8 0802 	sub.w	r8, r8, #2
  4069e8:	443d      	add	r5, r7
  4069ea:	e72b      	b.n	406844 <__udivmoddi4+0x134>

004069ec <__aeabi_idiv0>:
  4069ec:	4770      	bx	lr
  4069ee:	bf00      	nop

004069f0 <p_uc_charset10x14>:
	...
  406a0c:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  406a1c:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  406a2c:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  406a3c:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  406a4c:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  406a5c:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  406a6c:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  406a7c:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  406a94:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  406aa4:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  406ab4:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  406ac4:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  406ad4:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  406ae4:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  406af4:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  406b04:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  406b1c:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  406b2c:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  406b3c:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  406b4c:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  406b5c:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  406b6c:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  406b7c:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  406b8c:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  406b9c:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  406bac:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  406bbc:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  406bcc:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  406bdc:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  406bec:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  406bfc:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  406c0c:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  406c1c:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  406c2c:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  406c3c:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  406c4c:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  406c5c:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  406c6c:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  406c7c:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  406c8c:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  406c9c:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  406cac:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  406cbc:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  406ccc:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  406cdc:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  406cec:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  406cfc:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  406d0c:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  406d1c:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  406d2c:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  406d3c:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  406d4c:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  406d5c:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  406d6c:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  406d7c:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  406d8c:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  406d9c:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  406dac:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  406dbc:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  406dcc:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  406ddc:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  406dec:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  406dfc:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  406e0c:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  406e1c:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  406e2c:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  406e3c:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  406e4c:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  406e5c:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  406e6c:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  406e7c:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  406e8c:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  406e9c:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  406eac:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  406ebc:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  406ecc:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  406edc:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  406eec:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  406efc:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  406f0c:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  406f1c:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  406f2c:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  406f3c:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  406f4c:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  406f5c:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  406f6c:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  406f7c:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  406f8c:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  406f9c:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  406fac:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  406fbc:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  406fcc:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  406fdc:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  406fec:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  406ffc:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  40700c:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  40701c:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  40702c:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  40703c:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  40704c:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  40705c:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  40706c:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  40707c:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  40708c:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  40709c:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  4070ac:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  4070bc:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  4070cc:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  4070dc:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  4070ec:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  4070fc:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  40710c:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  40711c:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  40712c:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  40713c:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  40714c:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  40715c:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  40716c:	fcff fcff 6425 0000 7541 616c 2d20 4120     ....%d..Aula - A
  40717c:	4344 0000                                   DC..

00407180 <_global_impure_ptr>:
  407180:	0030 2000 4e49 0046 6e69 0066 414e 004e     0.. INF.inf.NAN.
  407190:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  4071a0:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  4071b0:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  4071c0:	296c 0000 0030 0000                         l)..0...

004071c8 <blanks.7223>:
  4071c8:	2020 2020 2020 2020 2020 2020 2020 2020                     

004071d8 <zeroes.7224>:
  4071d8:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  4071e8:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  4071f8:	0043 0000 4f50 4953 0058 0000 002e 0000     C...POSIX.......

00407208 <__mprec_bigtens>:
  407208:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  407218:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  407228:	bf3c 7f73 4fdd 7515                         <.s..O.u

00407230 <__mprec_tens>:
  407230:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  407240:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  407250:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  407260:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  407270:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  407280:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  407290:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  4072a0:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  4072b0:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  4072c0:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  4072d0:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  4072e0:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  4072f0:	9db4 79d9 7843 44ea                         ...yCx.D

004072f8 <p05.6055>:
  4072f8:	0005 0000 0019 0000 007d 0000               ........}...

00407304 <_ctype_>:
  407304:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  407314:	2020 2020 2020 2020 2020 2020 2020 2020                     
  407324:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  407334:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  407344:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  407354:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  407364:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  407374:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  407384:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00407408 <_init>:
  407408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40740a:	bf00      	nop
  40740c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40740e:	bc08      	pop	{r3}
  407410:	469e      	mov	lr, r3
  407412:	4770      	bx	lr

00407414 <__init_array_start>:
  407414:	00403239 	.word	0x00403239

00407418 <__frame_dummy_init_array_entry>:
  407418:	004000f1                                ..@.

0040741c <_fini>:
  40741c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40741e:	bf00      	nop
  407420:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407422:	bc08      	pop	{r3}
  407424:	469e      	mov	lr, r3
  407426:	4770      	bx	lr

00407428 <__fini_array_start>:
  407428:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
	...

2000000c <g_ul_lcd_x_length>:
2000000c:	00f0 0000                                   ....

20000010 <g_ul_lcd_y_length>:
20000010:	0140 0000                                   @...

20000014 <SystemCoreClock>:
20000014:	0900 003d                                   ..=.

20000018 <usart_options.8711>:
20000018:	2580 0000 00c0 0000 0800 0000 0000 0000     .%..............

20000028 <_impure_ptr>:
20000028:	0030 2000 0000 0000                         0.. ....

20000030 <impure_data>:
20000030:	0000 0000 031c 2000 0384 2000 03ec 2000     ....... ... ... 
	...
200000d8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000e8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000458 <__atexit_recursive_mutex>:
20000458:	0e88 2000                                   ... 

2000045c <__global_locale>:
2000045c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2000047c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2000049c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200004bc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200004dc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200004fc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2000051c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2000053c:	5aed 0040 4d21 0040 0000 0000 7304 0040     .Z@.!M@......s@.
2000054c:	7204 0040 71a4 0040 71a4 0040 71a4 0040     .r@..q@..q@..q@.
2000055c:	71a4 0040 71a4 0040 71a4 0040 71a4 0040     .q@..q@..q@..q@.
2000056c:	71a4 0040 71a4 0040 ffff ffff ffff ffff     .q@..q@.........
2000057c:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
200005a4:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

200005c8 <__malloc_av_>:
	...
200005d0:	05c8 2000 05c8 2000 05d0 2000 05d0 2000     ... ... ... ... 
200005e0:	05d8 2000 05d8 2000 05e0 2000 05e0 2000     ... ... ... ... 
200005f0:	05e8 2000 05e8 2000 05f0 2000 05f0 2000     ... ... ... ... 
20000600:	05f8 2000 05f8 2000 0600 2000 0600 2000     ... ... ... ... 
20000610:	0608 2000 0608 2000 0610 2000 0610 2000     ... ... ... ... 
20000620:	0618 2000 0618 2000 0620 2000 0620 2000     ... ...  ..  .. 
20000630:	0628 2000 0628 2000 0630 2000 0630 2000     (.. (.. 0.. 0.. 
20000640:	0638 2000 0638 2000 0640 2000 0640 2000     8.. 8.. @.. @.. 
20000650:	0648 2000 0648 2000 0650 2000 0650 2000     H.. H.. P.. P.. 
20000660:	0658 2000 0658 2000 0660 2000 0660 2000     X.. X.. `.. `.. 
20000670:	0668 2000 0668 2000 0670 2000 0670 2000     h.. h.. p.. p.. 
20000680:	0678 2000 0678 2000 0680 2000 0680 2000     x.. x.. ... ... 
20000690:	0688 2000 0688 2000 0690 2000 0690 2000     ... ... ... ... 
200006a0:	0698 2000 0698 2000 06a0 2000 06a0 2000     ... ... ... ... 
200006b0:	06a8 2000 06a8 2000 06b0 2000 06b0 2000     ... ... ... ... 
200006c0:	06b8 2000 06b8 2000 06c0 2000 06c0 2000     ... ... ... ... 
200006d0:	06c8 2000 06c8 2000 06d0 2000 06d0 2000     ... ... ... ... 
200006e0:	06d8 2000 06d8 2000 06e0 2000 06e0 2000     ... ... ... ... 
200006f0:	06e8 2000 06e8 2000 06f0 2000 06f0 2000     ... ... ... ... 
20000700:	06f8 2000 06f8 2000 0700 2000 0700 2000     ... ... ... ... 
20000710:	0708 2000 0708 2000 0710 2000 0710 2000     ... ... ... ... 
20000720:	0718 2000 0718 2000 0720 2000 0720 2000     ... ...  ..  .. 
20000730:	0728 2000 0728 2000 0730 2000 0730 2000     (.. (.. 0.. 0.. 
20000740:	0738 2000 0738 2000 0740 2000 0740 2000     8.. 8.. @.. @.. 
20000750:	0748 2000 0748 2000 0750 2000 0750 2000     H.. H.. P.. P.. 
20000760:	0758 2000 0758 2000 0760 2000 0760 2000     X.. X.. `.. `.. 
20000770:	0768 2000 0768 2000 0770 2000 0770 2000     h.. h.. p.. p.. 
20000780:	0778 2000 0778 2000 0780 2000 0780 2000     x.. x.. ... ... 
20000790:	0788 2000 0788 2000 0790 2000 0790 2000     ... ... ... ... 
200007a0:	0798 2000 0798 2000 07a0 2000 07a0 2000     ... ... ... ... 
200007b0:	07a8 2000 07a8 2000 07b0 2000 07b0 2000     ... ... ... ... 
200007c0:	07b8 2000 07b8 2000 07c0 2000 07c0 2000     ... ... ... ... 
200007d0:	07c8 2000 07c8 2000 07d0 2000 07d0 2000     ... ... ... ... 
200007e0:	07d8 2000 07d8 2000 07e0 2000 07e0 2000     ... ... ... ... 
200007f0:	07e8 2000 07e8 2000 07f0 2000 07f0 2000     ... ... ... ... 
20000800:	07f8 2000 07f8 2000 0800 2000 0800 2000     ... ... ... ... 
20000810:	0808 2000 0808 2000 0810 2000 0810 2000     ... ... ... ... 
20000820:	0818 2000 0818 2000 0820 2000 0820 2000     ... ...  ..  .. 
20000830:	0828 2000 0828 2000 0830 2000 0830 2000     (.. (.. 0.. 0.. 
20000840:	0838 2000 0838 2000 0840 2000 0840 2000     8.. 8.. @.. @.. 
20000850:	0848 2000 0848 2000 0850 2000 0850 2000     H.. H.. P.. P.. 
20000860:	0858 2000 0858 2000 0860 2000 0860 2000     X.. X.. `.. `.. 
20000870:	0868 2000 0868 2000 0870 2000 0870 2000     h.. h.. p.. p.. 
20000880:	0878 2000 0878 2000 0880 2000 0880 2000     x.. x.. ... ... 
20000890:	0888 2000 0888 2000 0890 2000 0890 2000     ... ... ... ... 
200008a0:	0898 2000 0898 2000 08a0 2000 08a0 2000     ... ... ... ... 
200008b0:	08a8 2000 08a8 2000 08b0 2000 08b0 2000     ... ... ... ... 
200008c0:	08b8 2000 08b8 2000 08c0 2000 08c0 2000     ... ... ... ... 
200008d0:	08c8 2000 08c8 2000 08d0 2000 08d0 2000     ... ... ... ... 
200008e0:	08d8 2000 08d8 2000 08e0 2000 08e0 2000     ... ... ... ... 
200008f0:	08e8 2000 08e8 2000 08f0 2000 08f0 2000     ... ... ... ... 
20000900:	08f8 2000 08f8 2000 0900 2000 0900 2000     ... ... ... ... 
20000910:	0908 2000 0908 2000 0910 2000 0910 2000     ... ... ... ... 
20000920:	0918 2000 0918 2000 0920 2000 0920 2000     ... ...  ..  .. 
20000930:	0928 2000 0928 2000 0930 2000 0930 2000     (.. (.. 0.. 0.. 
20000940:	0938 2000 0938 2000 0940 2000 0940 2000     8.. 8.. @.. @.. 
20000950:	0948 2000 0948 2000 0950 2000 0950 2000     H.. H.. P.. P.. 
20000960:	0958 2000 0958 2000 0960 2000 0960 2000     X.. X.. `.. `.. 
20000970:	0968 2000 0968 2000 0970 2000 0970 2000     h.. h.. p.. p.. 
20000980:	0978 2000 0978 2000 0980 2000 0980 2000     x.. x.. ... ... 
20000990:	0988 2000 0988 2000 0990 2000 0990 2000     ... ... ... ... 
200009a0:	0998 2000 0998 2000 09a0 2000 09a0 2000     ... ... ... ... 
200009b0:	09a8 2000 09a8 2000 09b0 2000 09b0 2000     ... ... ... ... 
200009c0:	09b8 2000 09b8 2000 09c0 2000 09c0 2000     ... ... ... ... 

200009d0 <__malloc_sbrk_base>:
200009d0:	ffff ffff                                   ....

200009d4 <__malloc_trim_threshold>:
200009d4:	0000 0002                                   ....
