Config Directory: ../../config/sample/
IO Directory: ../../data/sample/trial_Ref1400Base/
Parsing Config file: ../../config/sample/Model.cfg
line: SeedMemory{
In Here.
Added child: SeedMemory
line: WordLength:64(bits)
Added parameter: SeedMemory WordLength 64
line: Addressibility:64(bits)
Added parameter: SeedMemory Addressibility 64
line: AddressLength:16(bits)
Added parameter: SeedMemory AddressLength 16
line: ChannelWidth:4(addresses)
Added parameter: SeedMemory ChannelWidth 4
line: LatencyMin:40(CPUCycles)
Added parameter: SeedMemory LatencyMin 40
line: LatencyMax:100(CPUCycles)
Added parameter: SeedMemory LatencyMax 100
line: }
line: OccMemory{
In Here.
Added child: OccMemory
line: WordLength:64(bits)
Added parameter: OccMemory WordLength 64
line: Addressibility:64(bits)
Added parameter: OccMemory Addressibility 64
line: AddressLength:16(bits)
Added parameter: OccMemory AddressLength 16
line: ChannelWidth:4(addresses)
Added parameter: OccMemory ChannelWidth 4
line: LatencyMin:40(CPUCycles)
Added parameter: OccMemory LatencyMin 40
line: LatencyMax:100(CPUCycles)
Added parameter: OccMemory LatencyMax 100
line: }
line: SIMemory{
In Here.
Added child: SIMemory
line: WordLength:64(bits)
Added parameter: SIMemory WordLength 64
line: Addressibility:64(bits)
Added parameter: SIMemory Addressibility 64
line: AddressLength:16(bits)
Added parameter: SIMemory AddressLength 16
line: ChannelWidth:1(addresses)
Added parameter: SIMemory ChannelWidth 1
line: LatencyMin:40(CPUCycles)
Added parameter: SIMemory LatencyMin 40
line: LatencyMax:100(CPUCycles)
Added parameter: SIMemory LatencyMax 100
line: }
line: Core{
In Here.
Added child: Core
line: FetchStage{
In Here.
Added child: FetchStage
line: FillIdxQ{
In Here.
Added child: FillIdxQ
line: Size:8
Added parameter: FillIdxQ Size 8
line: }
line: SeedReservationStation{
In Here.
Added child: SeedReservationStation
line: EntryCount:32
Added parameter: SeedReservationStation EntryCount 32
line: EntryBaseLength:64(bits)
Added parameter: SeedReservationStation EntryBaseLength 64
line: }
line: }
line: DispatchStage{
In Here.
Added child: DispatchStage
line: DispatchScheme:0
Added parameter: DispatchStage DispatchScheme 0
line: DispatchAQ{
In Here.
Added child: DispatchAQ
line: Size:8
Added parameter: DispatchAQ Size 8
line: }
line: DispatchCQ{
In Here.
Added child: DispatchCQ
line: Size:8
Added parameter: DispatchCQ Size 8
line: }
line: DispatchGQ{
In Here.
Added child: DispatchGQ
line: Size:8
Added parameter: DispatchGQ Size 8
line: }
line: DispatchTQ{
In Here.
Added child: DispatchTQ
line: Size:8
Added parameter: DispatchTQ Size 8
line: }
line: StoreQ{
In Here.
Added child: StoreQ
line: Size:8
Added parameter: StoreQ Size 8
line: }
line: }
line: ReserveStage{
In Here.
Added child: ReserveStage
line: ComputeReservationStation{
In Here.
Added child: ComputeReservationStation
line: EntryCount:32
Added parameter: ComputeReservationStation EntryCount 32
line: }
line: LRSIdxQ{
In Here.
Added child: LRSIdxQ
line: Size:2
Added parameter: LRSIdxQ Size 2
line: }
line: LoadReservationStation{
In Here.
Added child: LoadReservationStation
line: EntryCount:32
Added parameter: LoadReservationStation EntryCount 32
line: }
line: }
line: ComputeStage{
In Here.
Added child: ComputeStage
line: SomeParameter:32
Added parameter: ComputeStage SomeParameter 32
line: }
line: LoadStage{
In Here.
Added child: LoadStage
line: SomeNewParameter:128
Added parameter: LoadStage SomeNewParameter 128
line: }
line: StoreStage{
In Here.
Added child: StoreStage
line: SomeOtherParameter:64
Added parameter: StoreStage SomeOtherParameter 64
line: }
line: Prefetcher{
In Here.
Added child: Prefetcher
line: SuffixDepth:5(basechars)
Added parameter: Prefetcher SuffixDepth 5
line: }
line: Cache{
In Here.
Added child: Cache
line: Asssociativity:4(ways)
Added parameter: Cache Asssociativity 4
line: Tag:40(bits)
Added parameter: Cache Tag 40
line: Index:20(bits)
Added parameter: Cache Index 20
line: Offset:4(bits)
Added parameter: Cache Offset 4
line: }
line: }
File opened: ../../data/sample/trial_Ref1400Base/mem/SdMEM.mem
File opened: ../../data/sample/trial_Ref1400Base/mem/OccAMEM.mem
File opened: ../../data/sample/trial_Ref1400Base/mem/OccCMEM.mem
File opened: ../../data/sample/trial_Ref1400Base/mem/OccGMEM.mem
File opened: ../../data/sample/trial_Ref1400Base/mem/OccTMEM.mem
File opened: ../../data/sample/trial_Ref1400Base/mem/SiMEM.mem
Output File: ../../data/sample/trial_Ref1400Base/OP/FetchStage.out
FetchStage Output file opened.
Output File: ../../data/sample/trial_Ref1400Base/OP/DispatchStage.out
DispatchStage Output file opened.
Output File: ../../data/sample/trial_Ref1400Base/OP/ReserveStage.out
ReserveStage Output file opened.
Output File: ../../data/sample/trial_Ref1400Base/OP/ReserveStage.out
ReserveStage Output file opened.
Output File: ../../data/sample/trial_Ref1400Base/OP/ReserveStage.out
ReserveStage Output file opened.
Output File: ../../data/sample/trial_Ref1400Base/OP/ReserveStage.out
ReserveStage Output file opened.
../../data/sample/trial_Ref1400Base/OP exists.

=======================================================
--------- Configuration and Construction Done ---------
--------------- Starting the simulator ----------------
=======================================================

===================================================================================================
New Cycle: 0
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 0
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Received read request from address: 00000000000000000000000000000000 Assigned Latency of: 64 core cycles.
FS: Sent Read Request from address: 00000000000000000000000000000000
DRAM: SdMEM Read Pending Cycles: 63
===================================================================================================
New Cycle: 1
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 1
----------------------- Fetch Stage step function --------------------------
FS: Updated Fill Index Queue.
Seed Pointer: 00000000000000000000000000000000
........................................
Queue: FillIdxQ	8
Idx	| Value
0	| 000000
1	| 000001
2	| 000010
3	| 000011
4	| 000100
5	| 000000
6	| 000000
7	| 000000
Read Pointer: 0
Write Pointer: 5
Count: 5
Full: 0
Empty: 0
..........................................
..........................................
Reservation Station: SeedRS
Idx	| Value
0	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
1	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
2	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
3	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
4	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
5	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
6	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
7	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
8	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
9	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
10	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
11	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
12	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
13	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
14	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
15	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
16	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
17	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
18	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
19	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
20	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
21	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
22	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
23	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
24	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
25	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
26	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
27	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
28	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
29	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
30	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
31	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
..........................................
DRAM: SdMEM Read Pending Cycles: 62
===================================================================================================
New Cycle: 2
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 2
----------------------- Fetch Stage step function --------------------------
FS: Updated Fill Index Queue.
Seed Pointer: 00000000000000000000000000000000
........................................
Queue: FillIdxQ	8
Idx	| Value
0	| 000000
1	| 000001
2	| 000010
3	| 000011
4	| 000100
5	| 000101
6	| 000000
7	| 000000
Read Pointer: 0
Write Pointer: 6
Count: 6
Full: 0
Empty: 0
..........................................
..........................................
Reservation Station: SeedRS
Idx	| Value
0	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
1	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
2	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
3	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
4	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
5	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
6	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
7	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
8	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
9	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
10	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
11	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
12	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
13	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
14	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
15	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
16	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
17	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
18	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
19	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
20	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
21	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
22	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
23	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
24	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
25	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
26	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
27	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
28	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
29	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
30	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
31	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
..........................................
DRAM: SdMEM Read Pending Cycles: 61
===================================================================================================
New Cycle: 3
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 3
----------------------- Fetch Stage step function --------------------------
FS: Updated Fill Index Queue.
Seed Pointer: 00000000000000000000000000000000
........................................
Queue: FillIdxQ	8
Idx	| Value
0	| 000000
1	| 000001
2	| 000010
3	| 000011
4	| 000100
5	| 000101
6	| 000110
7	| 000000
Read Pointer: 0
Write Pointer: 7
Count: 7
Full: 0
Empty: 0
..........................................
..........................................
Reservation Station: SeedRS
Idx	| Value
0	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
1	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
2	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
3	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
4	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
5	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
6	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
7	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
8	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
9	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
10	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
11	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
12	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
13	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
14	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
15	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
16	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
17	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
18	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
19	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
20	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
21	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
22	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
23	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
24	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
25	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
26	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
27	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
28	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
29	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
30	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
31	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
..........................................
DRAM: SdMEM Read Pending Cycles: 60
===================================================================================================
New Cycle: 4
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 4
----------------------- Fetch Stage step function --------------------------
FS: Updated Fill Index Queue.
Seed Pointer: 00000000000000000000000000000000
........................................
Queue: FillIdxQ	8
Idx	| Value
0	| 000000
1	| 000001
2	| 000010
3	| 000011
4	| 000100
5	| 000101
6	| 000110
7	| 000111
Read Pointer: 0
Write Pointer: 0
Count: 8
Full: 1
Empty: 0
..........................................
..........................................
Reservation Station: SeedRS
Idx	| Value
0	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
1	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
2	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
3	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
4	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
5	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
6	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
7	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
8	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
9	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
10	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
11	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
12	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
13	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
14	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
15	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
16	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
17	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
18	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
19	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
20	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
21	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
22	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
23	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
24	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
25	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
26	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
27	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
28	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
29	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
30	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
31	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
..........................................
DRAM: SdMEM Read Pending Cycles: 59
===================================================================================================
New Cycle: 5
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 5
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 58
===================================================================================================
New Cycle: 6
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 6
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 57
===================================================================================================
New Cycle: 7
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 7
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 56
===================================================================================================
New Cycle: 8
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 8
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 55
===================================================================================================
New Cycle: 9
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 9
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 54
===================================================================================================
New Cycle: 10
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 10
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 53
===================================================================================================
New Cycle: 11
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 11
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 52
===================================================================================================
New Cycle: 12
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 12
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 51
===================================================================================================
New Cycle: 13
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 13
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 50
===================================================================================================
New Cycle: 14
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 14
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 49
===================================================================================================
New Cycle: 15
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 15
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 48
===================================================================================================
New Cycle: 16
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 16
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 47
===================================================================================================
New Cycle: 17
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 17
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 46
===================================================================================================
New Cycle: 18
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 18
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 45
===================================================================================================
New Cycle: 19
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 19
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 44
===================================================================================================
New Cycle: 20
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 20
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 43
===================================================================================================
New Cycle: 21
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 21
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 42
===================================================================================================
New Cycle: 22
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 22
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 41
===================================================================================================
New Cycle: 23
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 23
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 40
===================================================================================================
New Cycle: 24
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 24
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 39
===================================================================================================
New Cycle: 25
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 25
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 38
===================================================================================================
New Cycle: 26
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 26
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 37
===================================================================================================
New Cycle: 27
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 27
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 36
===================================================================================================
New Cycle: 28
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 28
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 35
===================================================================================================
New Cycle: 29
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 29
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 34
===================================================================================================
New Cycle: 30
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 30
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 33
===================================================================================================
New Cycle: 31
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 31
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 32
===================================================================================================
New Cycle: 32
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 32
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 31
===================================================================================================
New Cycle: 33
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 33
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 30
===================================================================================================
New Cycle: 34
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 34
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 29
===================================================================================================
New Cycle: 35
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 35
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 28
===================================================================================================
New Cycle: 36
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 36
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 27
===================================================================================================
New Cycle: 37
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 37
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 26
===================================================================================================
New Cycle: 38
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 38
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 25
===================================================================================================
New Cycle: 39
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 39
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 24
===================================================================================================
New Cycle: 40
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 40
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 23
===================================================================================================
New Cycle: 41
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 41
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 22
===================================================================================================
New Cycle: 42
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 42
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 21
===================================================================================================
New Cycle: 43
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 43
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 20
===================================================================================================
New Cycle: 44
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 44
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 19
===================================================================================================
New Cycle: 45
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 45
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 18
===================================================================================================
New Cycle: 46
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 46
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 17
===================================================================================================
New Cycle: 47
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 47
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 16
===================================================================================================
New Cycle: 48
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 48
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 15
===================================================================================================
New Cycle: 49
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 49
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 14
===================================================================================================
New Cycle: 50
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 50
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 13
===================================================================================================
New Cycle: 51
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 51
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 12
===================================================================================================
New Cycle: 52
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 52
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 11
===================================================================================================
New Cycle: 53
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 53
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 10
===================================================================================================
New Cycle: 54
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 54
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 9
===================================================================================================
New Cycle: 55
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 55
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 8
===================================================================================================
New Cycle: 56
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 56
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 7
===================================================================================================
New Cycle: 57
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 57
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 6
===================================================================================================
New Cycle: 58
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 58
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 5
===================================================================================================
New Cycle: 59
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 59
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 4
===================================================================================================
New Cycle: 60
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 60
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 3
===================================================================================================
New Cycle: 61
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 61
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 2
===================================================================================================
New Cycle: 62
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 62
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 1
===================================================================================================
New Cycle: 63
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 63
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 0
DRAM: SdMEM Reading Done.
===================================================================================================
New Cycle: 64
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 64
----------------------- Fetch Stage step function --------------------------
FS: Updated SRS.
FS: Updated Seed Pointer.
Seed Pointer: 00000000000000000000000000000100
........................................
Queue: FillIdxQ	8
Idx	| Value
0	| 000000
1	| 000001
2	| 000010
3	| 000011
4	| 000100
5	| 000101
6	| 000110
7	| 000111
Read Pointer: 4
Write Pointer: 0
Count: 4
Full: 0
Empty: 0
..........................................
..........................................
Reservation Station: SeedRS
Idx	| Value
0	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000111000	00000000000000000000000000000000	00000000000000000000010101111001	0	000000		1	0
1	| 00000000000000000000000000000001	0000000000000000000000000000000000000000000000000000000000111001	00000000000000000000000000000000	00000000000000000000010101111001	0	000000		1	0
2	| 00000000000000000000000000000010	0000000000000000000000000000000000000000000000000000000000111010	00000000000000000000000000000000	00000000000000000000010101111001	0	000000		1	0
3	| 00000000000000000000000000000011	0000000000000000000000000000000000000000000000000000000000111011	00000000000000000000000000000000	00000000000000000000010101111001	0	000000		1	0
4	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
5	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
6	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
7	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
8	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
9	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
10	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
11	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
12	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
13	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
14	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
15	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
16	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
17	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
18	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
19	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
20	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
21	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
22	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
23	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
24	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
25	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
26	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
27	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
28	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
29	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
30	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
31	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
..........................................
DRAM: SdMEM Received read request from address: 00000000000000000000000000000100 Assigned Latency of: 64 core cycles.
FS: Sent Read Request from address: 00000000000000000000000000000100
DRAM: SdMEM Read Pending Cycles: 63
===================================================================================================
New Cycle: 65
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 65
Seed Address: 00000000000000000000000000000000
Seed: 0000000000000000000000000000000000000000000000000000000000111000
BP: 000000
Base: 000
DS: Queued into Dispatch <000> Queue.
........................................
Queue: DispatchAQ	8
Idx	| Value
0	| 00	00000000000000000000000000000000	00000000000000000000010101111001	000000
1	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
2	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
3	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
4	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
5	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
6	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
7	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
Read Pointer: 0
Write Pointer: 1
Count: 1
Full: 0
Empty: 0
..........................................
........................................
Queue: DispatchCQ	8
Idx	| Value
0	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
1	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
2	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
3	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
4	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
5	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
6	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
7	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
Read Pointer: 0
Write Pointer: 0
Count: 0
Full: 0
Empty: 1
..........................................
........................................
Queue: DispatchGQ	8
Idx	| Value
0	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
1	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
2	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
3	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
4	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
5	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
6	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
7	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
Read Pointer: 0
Write Pointer: 0
Count: 0
Full: 0
Empty: 1
..........................................
........................................
Queue: DispatchTQ	8
Idx	| Value
0	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
1	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
2	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
3	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
4	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
5	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
6	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
7	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
Read Pointer: 0
Write Pointer: 0
Count: 0
Full: 0
Empty: 1
..........................................
........................................
Queue: StoreQ	8
Idx	| Value
0	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
1	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
2	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
3	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
4	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
5	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
6	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
7	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
Read Pointer: 0
Write Pointer: 0
Count: 0
Full: 0
Empty: 1
..........................................
----------------------- Fetch Stage step function --------------------------
FS: Updated Fill Index Queue.
Seed Pointer: 00000000000000000000000000000100
........................................
Queue: FillIdxQ	8
Idx	| Value
0	| 001000
1	| 000001
2	| 000010
3	| 000011
4	| 000100
5	| 000101
6	| 000110
7	| 000111
Read Pointer: 4
Write Pointer: 1
Count: 5
Full: 0
Empty: 0
..........................................
..........................................
Reservation Station: SeedRS
Idx	| Value
0	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000111000	00000000000000000000000000000000	00000000000000000000010101111001	0	000011		0	0
1	| 00000000000000000000000000000001	0000000000000000000000000000000000000000000000000000000000111001	00000000000000000000000000000000	00000000000000000000010101111001	0	000000		1	0
2	| 00000000000000000000000000000010	0000000000000000000000000000000000000000000000000000000000111010	00000000000000000000000000000000	00000000000000000000010101111001	0	000000		1	0
3	| 00000000000000000000000000000011	0000000000000000000000000000000000000000000000000000000000111011	00000000000000000000000000000000	00000000000000000000010101111001	0	000000		1	0
4	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
5	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
6	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
7	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
8	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
9	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
10	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
11	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
12	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
13	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
14	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
15	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
16	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
17	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
18	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
19	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
20	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
21	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
22	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
23	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
24	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
25	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
26	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
27	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
28	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
29	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
30	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
31	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
..........................................
DRAM: SdMEM Read Pending Cycles: 62
===================================================================================================
New Cycle: 66
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 0
RS: Getting new dispatch. currentDispatch.first: 1
RS: Updated Load Reservation Station with 0 new Load Requests.
RS: Possibly updated LRS Index Queue as well.
RS: Added into Compute Reservation Station at index: 0
........................................
Queue: LRSIdxQ	2
Idx	| Value
0	| 000000
1	| 000001
Read Pointer: 0
Write Pointer: 0
Count: 2
Full: 1
Empty: 0
..........................................
..........................................
Reservation Station: LoadRS
Idx	| Value
0	| 0	00000000000000000000000000000000	000000		1	1
1	| 0	00000000000000000000000000000000	000000		1	1
2	| 0	00000000000000000000000000000000	000000		0	1
3	| 0	00000000000000000000000000000000	000000		0	1
4	| 0	00000000000000000000000000000000	000000		0	1
5	| 0	00000000000000000000000000000000	000000		0	1
6	| 0	00000000000000000000000000000000	000000		0	1
7	| 0	00000000000000000000000000000000	000000		0	1
8	| 0	00000000000000000000000000000000	000000		0	1
9	| 0	00000000000000000000000000000000	000000		0	1
10	| 0	00000000000000000000000000000000	000000		0	1
11	| 0	00000000000000000000000000000000	000000		0	1
12	| 0	00000000000000000000000000000000	000000		0	1
13	| 0	00000000000000000000000000000000	000000		0	1
14	| 0	00000000000000000000000000000000	000000		0	1
15	| 0	00000000000000000000000000000000	000000		0	1
16	| 0	00000000000000000000000000000000	000000		0	1
17	| 0	00000000000000000000000000000000	000000		0	1
18	| 0	00000000000000000000000000000000	000000		0	1
19	| 0	00000000000000000000000000000000	000000		0	1
20	| 0	00000000000000000000000000000000	000000		0	1
21	| 0	00000000000000000000000000000000	000000		0	1
22	| 0	00000000000000000000000000000000	000000		0	1
23	| 0	00000000000000000000000000000000	000000		0	1
24	| 0	00000000000000000000000000000000	000000		0	1
25	| 0	00000000000000000000000000000000	000000		0	1
26	| 0	00000000000000000000000000000000	000000		0	1
27	| 0	00000000000000000000000000000000	000000		0	1
28	| 0	00000000000000000000000000000000	000000		0	1
29	| 0	00000000000000000000000000000000	000000		0	1
30	| 0	00000000000000000000000000000000	000000		0	1
31	| 0	00000000000000000000000000000000	000000		0	1
..........................................
..........................................
Reservation Station: ComputeRS
Idx	| Value
0	| 00000000000000000000000000000001	00000000000000000000000000000000	1	00000000000000000000000101010011	1	000000		1	0
1	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
2	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
3	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
4	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
5	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
6	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
7	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
8	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
9	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
10	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
11	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
12	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
13	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
14	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
15	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
16	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
17	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
18	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
19	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
20	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
21	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
22	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
23	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
24	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
25	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
26	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
27	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
28	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
29	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
30	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
31	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
..........................................
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 66
Seed Address: 00000000000000000000000000000001
Seed: 0000000000000000000000000000000000000000000000000000000000111001
BP: 000000
Base: 001
DS: Queued into Dispatch <001> Queue.
........................................
Queue: DispatchAQ	8
Idx	| Value
0	| 00	00000000000000000000000000000000	00000000000000000000010101111001	000000
1	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
2	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
3	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
4	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
5	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
6	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
7	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
Read Pointer: 1
Write Pointer: 1
Count: 0
Full: 0
Empty: 1
..........................................
........................................
Queue: DispatchCQ	8
Idx	| Value
0	| 01	00000000000000000000000000000000	00000000000000000000010101111001	000001
1	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
2	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
3	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
4	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
5	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
6	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
7	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
Read Pointer: 0
Write Pointer: 1
Count: 1
Full: 0
Empty: 0
..........................................
........................................
Queue: DispatchGQ	8
Idx	| Value
0	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
1	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
2	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
3	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
4	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
5	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
6	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
7	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
Read Pointer: 0
Write Pointer: 0
Count: 0
Full: 0
Empty: 1
..........................................
........................................
Queue: DispatchTQ	8
Idx	| Value
0	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
1	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
2	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
3	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
4	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
5	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
6	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
7	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
Read Pointer: 0
Write Pointer: 0
Count: 0
Full: 0
Empty: 1
..........................................
........................................
Queue: StoreQ	8
Idx	| Value
0	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
1	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
2	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
3	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
4	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
5	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
6	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
7	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
Read Pointer: 0
Write Pointer: 0
Count: 0
Full: 0
Empty: 1
..........................................
----------------------- Fetch Stage step function --------------------------
FS: Updated Fill Index Queue.
Seed Pointer: 00000000000000000000000000000100
........................................
Queue: FillIdxQ	8
Idx	| Value
0	| 001000
1	| 001001
2	| 000010
3	| 000011
4	| 000100
5	| 000101
6	| 000110
7	| 000111
Read Pointer: 4
Write Pointer: 2
Count: 6
Full: 0
Empty: 0
..........................................
..........................................
Reservation Station: SeedRS
Idx	| Value
0	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000111000	00000000000000000000000000000000	00000000000000000000010101111001	0	000011		0	0
1	| 00000000000000000000000000000001	0000000000000000000000000000000000000000000000000000000000111001	00000000000000000000000000000000	00000000000000000000010101111001	0	000011		0	0
2	| 00000000000000000000000000000010	0000000000000000000000000000000000000000000000000000000000111010	00000000000000000000000000000000	00000000000000000000010101111001	0	000000		1	0
3	| 00000000000000000000000000000011	0000000000000000000000000000000000000000000000000000000000111011	00000000000000000000000000000000	00000000000000000000010101111001	0	000000		1	0
4	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
5	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
6	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
7	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
8	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
9	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
10	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
11	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
12	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
13	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
14	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
15	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
16	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
17	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
18	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
19	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
20	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
21	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
22	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
23	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
24	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
25	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
26	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
27	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
28	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
29	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
30	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
31	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
..........................................
DRAM: SdMEM Read Pending Cycles: 61
===================================================================================================
New Cycle: 67
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
CS: Write Back scheduled into FS SRS at Index: 000000 LowResult: 00000000000000000000000000000001
CS: Write Back scheduled into FS SRS at Index: 000000 HighResult: 00000000000000000000000101010100
CS: Scheduling to set Empty State in RS CRS at Index: 0
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
RS: Setting CRS to Empty state at index: 0
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 0
RS: Getting new dispatch. currentDispatch.first: 1
RS: Updated Load Reservation Station with 0 new Load Requests.
RS: Possibly updated LRS Index Queue as well.
RS: Added into Compute Reservation Station at index: 0
........................................
Queue: LRSIdxQ	2
Idx	| Value
0	| 000000
1	| 000001
Read Pointer: 0
Write Pointer: 0
Count: 2
Full: 1
Empty: 0
..........................................
..........................................
Reservation Station: LoadRS
Idx	| Value
0	| 0	00000000000000000000000000000000	000000		1	1
1	| 0	00000000000000000000000000000000	000000		1	1
2	| 0	00000000000000000000000000000000	000000		0	1
3	| 0	00000000000000000000000000000000	000000		0	1
4	| 0	00000000000000000000000000000000	000000		0	1
5	| 0	00000000000000000000000000000000	000000		0	1
6	| 0	00000000000000000000000000000000	000000		0	1
7	| 0	00000000000000000000000000000000	000000		0	1
8	| 0	00000000000000000000000000000000	000000		0	1
9	| 0	00000000000000000000000000000000	000000		0	1
10	| 0	00000000000000000000000000000000	000000		0	1
11	| 0	00000000000000000000000000000000	000000		0	1
12	| 0	00000000000000000000000000000000	000000		0	1
13	| 0	00000000000000000000000000000000	000000		0	1
14	| 0	00000000000000000000000000000000	000000		0	1
15	| 0	00000000000000000000000000000000	000000		0	1
16	| 0	00000000000000000000000000000000	000000		0	1
17	| 0	00000000000000000000000000000000	000000		0	1
18	| 0	00000000000000000000000000000000	000000		0	1
19	| 0	00000000000000000000000000000000	000000		0	1
20	| 0	00000000000000000000000000000000	000000		0	1
21	| 0	00000000000000000000000000000000	000000		0	1
22	| 0	00000000000000000000000000000000	000000		0	1
23	| 0	00000000000000000000000000000000	000000		0	1
24	| 0	00000000000000000000000000000000	000000		0	1
25	| 0	00000000000000000000000000000000	000000		0	1
26	| 0	00000000000000000000000000000000	000000		0	1
27	| 0	00000000000000000000000000000000	000000		0	1
28	| 0	00000000000000000000000000000000	000000		0	1
29	| 0	00000000000000000000000000000000	000000		0	1
30	| 0	00000000000000000000000000000000	000000		0	1
31	| 0	00000000000000000000000000000000	000000		0	1
..........................................
..........................................
Reservation Station: ComputeRS
Idx	| Value
0	| 00000000000000000000000101010100	00000000000000000000000000000000	1	00000000000000000000000101101111	1	000001		1	0
1	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
2	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
3	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
4	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
5	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
6	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
7	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
8	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
9	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
10	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
11	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
12	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
13	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
14	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
15	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
16	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
17	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
18	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
19	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
20	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
21	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
22	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
23	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
24	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
25	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
26	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
27	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
28	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
29	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
30	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
31	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
..........................................
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 67
Seed Address: 00000000000000000000000000000010
Seed: 0000000000000000000000000000000000000000000000000000000000111010
BP: 000000
Base: 010
DS: Queued into Dispatch <010> Queue.
........................................
Queue: DispatchAQ	8
Idx	| Value
0	| 00	00000000000000000000000000000000	00000000000000000000010101111001	000000
1	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
2	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
3	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
4	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
5	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
6	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
7	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
Read Pointer: 1
Write Pointer: 1
Count: 0
Full: 0
Empty: 1
..........................................
........................................
Queue: DispatchCQ	8
Idx	| Value
0	| 01	00000000000000000000000000000000	00000000000000000000010101111001	000001
1	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
2	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
3	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
4	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
5	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
6	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
7	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
Read Pointer: 1
Write Pointer: 1
Count: 0
Full: 0
Empty: 1
..........................................
........................................
Queue: DispatchGQ	8
Idx	| Value
0	| 10	00000000000000000000000000000000	00000000000000000000010101111001	000010
1	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
2	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
3	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
4	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
5	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
6	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
7	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
Read Pointer: 0
Write Pointer: 1
Count: 1
Full: 0
Empty: 0
..........................................
........................................
Queue: DispatchTQ	8
Idx	| Value
0	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
1	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
2	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
3	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
4	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
5	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
6	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
7	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
Read Pointer: 0
Write Pointer: 0
Count: 0
Full: 0
Empty: 1
..........................................
........................................
Queue: StoreQ	8
Idx	| Value
0	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
1	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
2	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
3	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
4	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
5	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
6	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
7	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
Read Pointer: 0
Write Pointer: 0
Count: 0
Full: 0
Empty: 1
..........................................
----------------------- Fetch Stage step function --------------------------
FS: Writing Back into FS SRS at Index: 0
FS: Setting Ready State in FS SRS at Index: 0
FS: Updated Fill Index Queue.
Seed Pointer: 00000000000000000000000000000100
........................................
Queue: FillIdxQ	8
Idx	| Value
0	| 001000
1	| 001001
2	| 001010
3	| 000011
4	| 000100
5	| 000101
6	| 000110
7	| 000111
Read Pointer: 4
Write Pointer: 3
Count: 7
Full: 0
Empty: 0
..........................................
..........................................
Reservation Station: SeedRS
Idx	| Value
0	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000111000	00000000000000000000000000000001	00000000000000000000000101010100	0	000011		1	0
1	| 00000000000000000000000000000001	0000000000000000000000000000000000000000000000000000000000111001	00000000000000000000000000000000	00000000000000000000010101111001	0	000011		0	0
2	| 00000000000000000000000000000010	0000000000000000000000000000000000000000000000000000000000111010	00000000000000000000000000000000	00000000000000000000010101111001	0	000011		0	0
3	| 00000000000000000000000000000011	0000000000000000000000000000000000000000000000000000000000111011	00000000000000000000000000000000	00000000000000000000010101111001	0	000000		1	0
4	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
5	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
6	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
7	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
8	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
9	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
10	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
11	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
12	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
13	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
14	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
15	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
16	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
17	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
18	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
19	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
20	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
21	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
22	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
23	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
24	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
25	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
26	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
27	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
28	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
29	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
30	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
31	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
..........................................
DRAM: SdMEM Read Pending Cycles: 60
===================================================================================================
New Cycle: 68
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
CS: Write Back scheduled into FS SRS at Index: 000001 LowResult: 00000000000000000000000101010100
CS: Write Back scheduled into FS SRS at Index: 000001 HighResult: 00000000000000000000001011000011
CS: Scheduling to set Empty State in RS CRS at Index: 0
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
RS: Setting CRS to Empty state at index: 0
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 0
RS: Getting new dispatch. currentDispatch.first: 1
RS: Updated Load Reservation Station with 0 new Load Requests.
RS: Possibly updated LRS Index Queue as well.
RS: Added into Compute Reservation Station at index: 0
........................................
Queue: LRSIdxQ	2
Idx	| Value
0	| 000000
1	| 000001
Read Pointer: 0
Write Pointer: 0
Count: 2
Full: 1
Empty: 0
..........................................
..........................................
Reservation Station: LoadRS
Idx	| Value
0	| 0	00000000000000000000000000000000	000000		1	1
1	| 0	00000000000000000000000000000000	000000		1	1
2	| 0	00000000000000000000000000000000	000000		0	1
3	| 0	00000000000000000000000000000000	000000		0	1
4	| 0	00000000000000000000000000000000	000000		0	1
5	| 0	00000000000000000000000000000000	000000		0	1
6	| 0	00000000000000000000000000000000	000000		0	1
7	| 0	00000000000000000000000000000000	000000		0	1
8	| 0	00000000000000000000000000000000	000000		0	1
9	| 0	00000000000000000000000000000000	000000		0	1
10	| 0	00000000000000000000000000000000	000000		0	1
11	| 0	00000000000000000000000000000000	000000		0	1
12	| 0	00000000000000000000000000000000	000000		0	1
13	| 0	00000000000000000000000000000000	000000		0	1
14	| 0	00000000000000000000000000000000	000000		0	1
15	| 0	00000000000000000000000000000000	000000		0	1
16	| 0	00000000000000000000000000000000	000000		0	1
17	| 0	00000000000000000000000000000000	000000		0	1
18	| 0	00000000000000000000000000000000	000000		0	1
19	| 0	00000000000000000000000000000000	000000		0	1
20	| 0	00000000000000000000000000000000	000000		0	1
21	| 0	00000000000000000000000000000000	000000		0	1
22	| 0	00000000000000000000000000000000	000000		0	1
23	| 0	00000000000000000000000000000000	000000		0	1
24	| 0	00000000000000000000000000000000	000000		0	1
25	| 0	00000000000000000000000000000000	000000		0	1
26	| 0	00000000000000000000000000000000	000000		0	1
27	| 0	00000000000000000000000000000000	000000		0	1
28	| 0	00000000000000000000000000000000	000000		0	1
29	| 0	00000000000000000000000000000000	000000		0	1
30	| 0	00000000000000000000000000000000	000000		0	1
31	| 0	00000000000000000000000000000000	000000		0	1
..........................................
..........................................
Reservation Station: ComputeRS
Idx	| Value
0	| 00000000000000000000001011000011	00000000000000000000000000000000	1	00000000000000000000000110100100	1	000010		1	0
1	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
2	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
3	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
4	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
5	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
6	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
7	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
8	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
9	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
10	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
11	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
12	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
13	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
14	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
15	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
16	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
17	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
18	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
19	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
20	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
21	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
22	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
23	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
24	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
25	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
26	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
27	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
28	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
29	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
30	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
31	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
..........................................
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 68
Seed Address: 00000000000000000000000000000000
Seed: 0000000000000000000000000000000000000000000000000000000000111000
BP: 000011
Base: 111
DS: Queued into Store Queue.
........................................
Queue: DispatchAQ	8
Idx	| Value
0	| 00	00000000000000000000000000000000	00000000000000000000010101111001	000000
1	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
2	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
3	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
4	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
5	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
6	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
7	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
Read Pointer: 1
Write Pointer: 1
Count: 0
Full: 0
Empty: 1
..........................................
........................................
Queue: DispatchCQ	8
Idx	| Value
0	| 01	00000000000000000000000000000000	00000000000000000000010101111001	000001
1	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
2	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
3	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
4	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
5	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
6	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
7	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
Read Pointer: 1
Write Pointer: 1
Count: 0
Full: 0
Empty: 1
..........................................
........................................
Queue: DispatchGQ	8
Idx	| Value
0	| 10	00000000000000000000000000000000	00000000000000000000010101111001	000010
1	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
2	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
3	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
4	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
5	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
6	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
7	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
Read Pointer: 1
Write Pointer: 1
Count: 0
Full: 0
Empty: 1
..........................................
........................................
Queue: DispatchTQ	8
Idx	| Value
0	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
1	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
2	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
3	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
4	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
5	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
6	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
7	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
Read Pointer: 0
Write Pointer: 0
Count: 0
Full: 0
Empty: 1
..........................................
........................................
Queue: StoreQ	8
Idx	| Value
0	| 00000000000000000000000000000000	0000000000000000000000000000000100000000000000000000000101010100
1	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
2	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
3	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
4	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
5	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
6	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
7	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
Read Pointer: 0
Write Pointer: 1
Count: 1
Full: 0
Empty: 0
..........................................
----------------------- Fetch Stage step function --------------------------
FS: Writing Back into FS SRS at Index: 1
FS: Setting Ready State in FS SRS at Index: 1
FS: Updated Fill Index Queue.
Seed Pointer: 00000000000000000000000000000100
........................................
Queue: FillIdxQ	8
Idx	| Value
0	| 001000
1	| 001001
2	| 001010
3	| 000000
4	| 000100
5	| 000101
6	| 000110
7	| 000111
Read Pointer: 4
Write Pointer: 4
Count: 8
Full: 1
Empty: 0
..........................................
..........................................
Reservation Station: SeedRS
Idx	| Value
0	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000111000	00000000000000000000000000000001	00000000000000000000000101010100	0	000011		1	1
1	| 00000000000000000000000000000001	0000000000000000000000000000000000000000000000000000000000111001	00000000000000000000000101010100	00000000000000000000001011000011	0	000011		1	0
2	| 00000000000000000000000000000010	0000000000000000000000000000000000000000000000000000000000111010	00000000000000000000000000000000	00000000000000000000010101111001	0	000011		0	0
3	| 00000000000000000000000000000011	0000000000000000000000000000000000000000000000000000000000111011	00000000000000000000000000000000	00000000000000000000010101111001	0	000000		1	0
4	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
5	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
6	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
7	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
8	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
9	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
10	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		1	1
11	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
12	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
13	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
14	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
15	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
16	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
17	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
18	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
19	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
20	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
21	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
22	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
23	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
24	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
25	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
26	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
27	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
28	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
29	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
30	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
31	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
..........................................
DRAM: SdMEM Read Pending Cycles: 59
===================================================================================================
New Cycle: 69
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 0
SS: nse.first: 1
DRAM: SiMEM Received write request from address: 00000000000000000000000000000000
 Write request data: 
0000000000000000000000000000000100000000000000000000000101010100
 Assigned Latency of : 64 core cycles.
SS: Sent Write Request to address: 00000000000000000000000000000000
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
CS: Write Back scheduled into FS SRS at Index: 000010 LowResult: 00000000000000000000001011000011
CS: Write Back scheduled into FS SRS at Index: 000010 HighResult: 00000000000000000000010001100111
CS: Scheduling to set Empty State in RS CRS at Index: 0
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
RS: Setting CRS to Empty state at index: 0
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 69
Seed Address: 00000000000000000000000000000001
Seed: 0000000000000000000000000000000000000000000000000000000000111001
BP: 000011
Base: 111
DS: Queued into Store Queue.
........................................
Queue: DispatchAQ	8
Idx	| Value
0	| 00	00000000000000000000000000000000	00000000000000000000010101111001	000000
1	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
2	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
3	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
4	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
5	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
6	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
7	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
Read Pointer: 1
Write Pointer: 1
Count: 0
Full: 0
Empty: 1
..........................................
........................................
Queue: DispatchCQ	8
Idx	| Value
0	| 01	00000000000000000000000000000000	00000000000000000000010101111001	000001
1	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
2	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
3	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
4	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
5	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
6	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
7	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
Read Pointer: 1
Write Pointer: 1
Count: 0
Full: 0
Empty: 1
..........................................
........................................
Queue: DispatchGQ	8
Idx	| Value
0	| 10	00000000000000000000000000000000	00000000000000000000010101111001	000010
1	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
2	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
3	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
4	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
5	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
6	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
7	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
Read Pointer: 1
Write Pointer: 1
Count: 0
Full: 0
Empty: 1
..........................................
........................................
Queue: DispatchTQ	8
Idx	| Value
0	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
1	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
2	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
3	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
4	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
5	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
6	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
7	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
Read Pointer: 0
Write Pointer: 0
Count: 0
Full: 0
Empty: 1
..........................................
........................................
Queue: StoreQ	8
Idx	| Value
0	| 00000000000000000000000000000000	0000000000000000000000000000000100000000000000000000000101010100
1	| 00000000000000000000000000000001	0000000000000000000000010101010000000000000000000000001011000011
2	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
3	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
4	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
5	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
6	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
7	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
Read Pointer: 1
Write Pointer: 2
Count: 1
Full: 0
Empty: 0
..........................................
----------------------- Fetch Stage step function --------------------------
FS: Writing Back into FS SRS at Index: 2
FS: Setting Ready State in FS SRS at Index: 2
DRAM: SdMEM Read Pending Cycles: 58
DRAM: SiMEM Write Pending Cycles: 63
===================================================================================================
New Cycle: 70
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 70
Seed Address: 00000000000000000000000000000010
Seed: 0000000000000000000000000000000000000000000000000000000000111010
BP: 000011
Base: 111
DS: Queued into Store Queue.
........................................
Queue: DispatchAQ	8
Idx	| Value
0	| 00	00000000000000000000000000000000	00000000000000000000010101111001	000000
1	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
2	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
3	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
4	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
5	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
6	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
7	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
Read Pointer: 1
Write Pointer: 1
Count: 0
Full: 0
Empty: 1
..........................................
........................................
Queue: DispatchCQ	8
Idx	| Value
0	| 01	00000000000000000000000000000000	00000000000000000000010101111001	000001
1	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
2	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
3	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
4	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
5	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
6	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
7	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
Read Pointer: 1
Write Pointer: 1
Count: 0
Full: 0
Empty: 1
..........................................
........................................
Queue: DispatchGQ	8
Idx	| Value
0	| 10	00000000000000000000000000000000	00000000000000000000010101111001	000010
1	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
2	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
3	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
4	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
5	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
6	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
7	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
Read Pointer: 1
Write Pointer: 1
Count: 0
Full: 0
Empty: 1
..........................................
........................................
Queue: DispatchTQ	8
Idx	| Value
0	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
1	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
2	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
3	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
4	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
5	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
6	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
7	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
Read Pointer: 0
Write Pointer: 0
Count: 0
Full: 0
Empty: 1
..........................................
........................................
Queue: StoreQ	8
Idx	| Value
0	| 00000000000000000000000000000000	0000000000000000000000000000000100000000000000000000000101010100
1	| 00000000000000000000000000000001	0000000000000000000000010101010000000000000000000000001011000011
2	| 00000000000000000000000000000010	0000000000000000000000101100001100000000000000000000010001100111
3	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
4	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
5	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
6	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
7	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
Read Pointer: 1
Write Pointer: 3
Count: 2
Full: 0
Empty: 0
..........................................
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 57
DRAM: SiMEM Write Pending Cycles: 62
===================================================================================================
New Cycle: 71
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 71
Seed Address: 00000000000000000000000000000011
Seed: 0000000000000000000000000000000000000000000000000000000000111011
BP: 000000
Base: 011
DS: Queued into Dispatch <011> Queue.
........................................
Queue: DispatchAQ	8
Idx	| Value
0	| 00	00000000000000000000000000000000	00000000000000000000010101111001	000000
1	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
2	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
3	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
4	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
5	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
6	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
7	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
Read Pointer: 1
Write Pointer: 1
Count: 0
Full: 0
Empty: 1
..........................................
........................................
Queue: DispatchCQ	8
Idx	| Value
0	| 01	00000000000000000000000000000000	00000000000000000000010101111001	000001
1	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
2	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
3	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
4	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
5	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
6	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
7	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
Read Pointer: 1
Write Pointer: 1
Count: 0
Full: 0
Empty: 1
..........................................
........................................
Queue: DispatchGQ	8
Idx	| Value
0	| 10	00000000000000000000000000000000	00000000000000000000010101111001	000010
1	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
2	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
3	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
4	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
5	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
6	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
7	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
Read Pointer: 1
Write Pointer: 1
Count: 0
Full: 0
Empty: 1
..........................................
........................................
Queue: DispatchTQ	8
Idx	| Value
0	| 11	00000000000000000000000000000000	00000000000000000000010101111001	000011
1	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
2	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
3	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
4	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
5	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
6	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
7	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
Read Pointer: 0
Write Pointer: 1
Count: 1
Full: 0
Empty: 0
..........................................
........................................
Queue: StoreQ	8
Idx	| Value
0	| 00000000000000000000000000000000	0000000000000000000000000000000100000000000000000000000101010100
1	| 00000000000000000000000000000001	0000000000000000000000010101010000000000000000000000001011000011
2	| 00000000000000000000000000000010	0000000000000000000000101100001100000000000000000000010001100111
3	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
4	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
5	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
6	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
7	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
Read Pointer: 1
Write Pointer: 3
Count: 2
Full: 0
Empty: 0
..........................................
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 56
DRAM: SiMEM Write Pending Cycles: 61
===================================================================================================
New Cycle: 72
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 0
RS: Getting new dispatch. currentDispatch.first: 1
RS: Updated Load Reservation Station with 0 new Load Requests.
RS: Possibly updated LRS Index Queue as well.
RS: Added into Compute Reservation Station at index: 0
........................................
Queue: LRSIdxQ	2
Idx	| Value
0	| 000000
1	| 000001
Read Pointer: 0
Write Pointer: 0
Count: 2
Full: 1
Empty: 0
..........................................
..........................................
Reservation Station: LoadRS
Idx	| Value
0	| 0	00000000000000000000000000000000	000000		1	1
1	| 0	00000000000000000000000000000000	000000		1	1
2	| 0	00000000000000000000000000000000	000000		0	1
3	| 0	00000000000000000000000000000000	000000		0	1
4	| 0	00000000000000000000000000000000	000000		0	1
5	| 0	00000000000000000000000000000000	000000		0	1
6	| 0	00000000000000000000000000000000	000000		0	1
7	| 0	00000000000000000000000000000000	000000		0	1
8	| 0	00000000000000000000000000000000	000000		0	1
9	| 0	00000000000000000000000000000000	000000		0	1
10	| 0	00000000000000000000000000000000	000000		0	1
11	| 0	00000000000000000000000000000000	000000		0	1
12	| 0	00000000000000000000000000000000	000000		0	1
13	| 0	00000000000000000000000000000000	000000		0	1
14	| 0	00000000000000000000000000000000	000000		0	1
15	| 0	00000000000000000000000000000000	000000		0	1
16	| 0	00000000000000000000000000000000	000000		0	1
17	| 0	00000000000000000000000000000000	000000		0	1
18	| 0	00000000000000000000000000000000	000000		0	1
19	| 0	00000000000000000000000000000000	000000		0	1
20	| 0	00000000000000000000000000000000	000000		0	1
21	| 0	00000000000000000000000000000000	000000		0	1
22	| 0	00000000000000000000000000000000	000000		0	1
23	| 0	00000000000000000000000000000000	000000		0	1
24	| 0	00000000000000000000000000000000	000000		0	1
25	| 0	00000000000000000000000000000000	000000		0	1
26	| 0	00000000000000000000000000000000	000000		0	1
27	| 0	00000000000000000000000000000000	000000		0	1
28	| 0	00000000000000000000000000000000	000000		0	1
29	| 0	00000000000000000000000000000000	000000		0	1
30	| 0	00000000000000000000000000000000	000000		0	1
31	| 0	00000000000000000000000000000000	000000		0	1
..........................................
..........................................
Reservation Station: ComputeRS
Idx	| Value
0	| 00000000000000000000010001100111	00000000000000000000000000000000	1	00000000000000000000000100010000	1	000011		1	0
1	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
2	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
3	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
4	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
5	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
6	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
7	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
8	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
9	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
10	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
11	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
12	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
13	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
14	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
15	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
16	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
17	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
18	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
19	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
20	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
21	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
22	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
23	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
24	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
25	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
26	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
27	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
28	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
29	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
30	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
31	| 00000000000000000000000000000000	00000000000000000000000000000000	0	00000000000000000000000000000000	0	000000		0	1
..........................................
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 72
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 55
DRAM: SiMEM Write Pending Cycles: 60
===================================================================================================
New Cycle: 73
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
CS: Write Back scheduled into FS SRS at Index: 000011 LowResult: 00000000000000000000010001100111
CS: Write Back scheduled into FS SRS at Index: 000011 HighResult: 00000000000000000000010101110111
CS: Scheduling to set Empty State in RS CRS at Index: 0
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
RS: Setting CRS to Empty state at index: 0
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 73
----------------------- Fetch Stage step function --------------------------
FS: Writing Back into FS SRS at Index: 3
FS: Setting Ready State in FS SRS at Index: 3
DRAM: SdMEM Read Pending Cycles: 54
DRAM: SiMEM Write Pending Cycles: 59
===================================================================================================
New Cycle: 74
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 74
Seed Address: 00000000000000000000000000000011
Seed: 0000000000000000000000000000000000000000000000000000000000111011
BP: 000011
Base: 111
DS: Queued into Store Queue.
........................................
Queue: DispatchAQ	8
Idx	| Value
0	| 00	00000000000000000000000000000000	00000000000000000000010101111001	000000
1	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
2	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
3	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
4	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
5	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
6	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
7	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
Read Pointer: 1
Write Pointer: 1
Count: 0
Full: 0
Empty: 1
..........................................
........................................
Queue: DispatchCQ	8
Idx	| Value
0	| 01	00000000000000000000000000000000	00000000000000000000010101111001	000001
1	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
2	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
3	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
4	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
5	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
6	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
7	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
Read Pointer: 1
Write Pointer: 1
Count: 0
Full: 0
Empty: 1
..........................................
........................................
Queue: DispatchGQ	8
Idx	| Value
0	| 10	00000000000000000000000000000000	00000000000000000000010101111001	000010
1	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
2	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
3	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
4	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
5	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
6	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
7	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
Read Pointer: 1
Write Pointer: 1
Count: 0
Full: 0
Empty: 1
..........................................
........................................
Queue: DispatchTQ	8
Idx	| Value
0	| 11	00000000000000000000000000000000	00000000000000000000010101111001	000011
1	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
2	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
3	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
4	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
5	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
6	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
7	| 00	00000000000000000000000000000000	00000000000000000000000000000000	000000
Read Pointer: 1
Write Pointer: 1
Count: 0
Full: 0
Empty: 1
..........................................
........................................
Queue: StoreQ	8
Idx	| Value
0	| 00000000000000000000000000000000	0000000000000000000000000000000100000000000000000000000101010100
1	| 00000000000000000000000000000001	0000000000000000000000010101010000000000000000000000001011000011
2	| 00000000000000000000000000000010	0000000000000000000000101100001100000000000000000000010001100111
3	| 00000000000000000000000000000011	0000000000000000000001000110011100000000000000000000010101110111
4	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
5	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
6	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
7	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000
Read Pointer: 1
Write Pointer: 4
Count: 3
Full: 0
Empty: 0
..........................................
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 53
DRAM: SiMEM Write Pending Cycles: 58
===================================================================================================
New Cycle: 75
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 75
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 52
DRAM: SiMEM Write Pending Cycles: 57
===================================================================================================
New Cycle: 76
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 76
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 51
DRAM: SiMEM Write Pending Cycles: 56
===================================================================================================
New Cycle: 77
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 77
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 50
DRAM: SiMEM Write Pending Cycles: 55
===================================================================================================
New Cycle: 78
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 78
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 49
DRAM: SiMEM Write Pending Cycles: 54
===================================================================================================
New Cycle: 79
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 79
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 48
DRAM: SiMEM Write Pending Cycles: 53
===================================================================================================
New Cycle: 80
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 80
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 47
DRAM: SiMEM Write Pending Cycles: 52
===================================================================================================
New Cycle: 81
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 81
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 46
DRAM: SiMEM Write Pending Cycles: 51
===================================================================================================
New Cycle: 82
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 82
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 45
DRAM: SiMEM Write Pending Cycles: 50
===================================================================================================
New Cycle: 83
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 83
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 44
DRAM: SiMEM Write Pending Cycles: 49
===================================================================================================
New Cycle: 84
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 84
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 43
DRAM: SiMEM Write Pending Cycles: 48
===================================================================================================
New Cycle: 85
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 85
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 42
DRAM: SiMEM Write Pending Cycles: 47
===================================================================================================
New Cycle: 86
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 86
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 41
DRAM: SiMEM Write Pending Cycles: 46
===================================================================================================
New Cycle: 87
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 87
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 40
DRAM: SiMEM Write Pending Cycles: 45
===================================================================================================
New Cycle: 88
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 88
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 39
DRAM: SiMEM Write Pending Cycles: 44
===================================================================================================
New Cycle: 89
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 89
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 38
DRAM: SiMEM Write Pending Cycles: 43
===================================================================================================
New Cycle: 90
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 90
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 37
DRAM: SiMEM Write Pending Cycles: 42
===================================================================================================
New Cycle: 91
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 91
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 36
DRAM: SiMEM Write Pending Cycles: 41
===================================================================================================
New Cycle: 92
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 92
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 35
DRAM: SiMEM Write Pending Cycles: 40
===================================================================================================
New Cycle: 93
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 93
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 34
DRAM: SiMEM Write Pending Cycles: 39
===================================================================================================
New Cycle: 94
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 94
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 33
DRAM: SiMEM Write Pending Cycles: 38
===================================================================================================
New Cycle: 95
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 95
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 32
DRAM: SiMEM Write Pending Cycles: 37
===================================================================================================
New Cycle: 96
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 96
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 31
DRAM: SiMEM Write Pending Cycles: 36
===================================================================================================
New Cycle: 97
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 97
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 30
DRAM: SiMEM Write Pending Cycles: 35
===================================================================================================
New Cycle: 98
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 98
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 29
DRAM: SiMEM Write Pending Cycles: 34
===================================================================================================
New Cycle: 99
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 99
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 28
DRAM: SiMEM Write Pending Cycles: 33
===================================================================================================
New Cycle: 100
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 100
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 27
DRAM: SiMEM Write Pending Cycles: 32
===================================================================================================
New Cycle: 101
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 101
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 26
DRAM: SiMEM Write Pending Cycles: 31
===================================================================================================
New Cycle: 102
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 102
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 25
DRAM: SiMEM Write Pending Cycles: 30
===================================================================================================
New Cycle: 103
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 103
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 24
DRAM: SiMEM Write Pending Cycles: 29
===================================================================================================
New Cycle: 104
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 104
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 23
DRAM: SiMEM Write Pending Cycles: 28
===================================================================================================
New Cycle: 105
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 105
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 22
DRAM: SiMEM Write Pending Cycles: 27
===================================================================================================
New Cycle: 106
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 106
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 21
DRAM: SiMEM Write Pending Cycles: 26
===================================================================================================
New Cycle: 107
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 107
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 20
DRAM: SiMEM Write Pending Cycles: 25
===================================================================================================
New Cycle: 108
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 108
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 19
DRAM: SiMEM Write Pending Cycles: 24
===================================================================================================
New Cycle: 109
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 109
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 18
DRAM: SiMEM Write Pending Cycles: 23
===================================================================================================
New Cycle: 110
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 110
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 17
DRAM: SiMEM Write Pending Cycles: 22
===================================================================================================
New Cycle: 111
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 111
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 16
DRAM: SiMEM Write Pending Cycles: 21
===================================================================================================
New Cycle: 112
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 112
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 15
DRAM: SiMEM Write Pending Cycles: 20
===================================================================================================
New Cycle: 113
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 113
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 14
DRAM: SiMEM Write Pending Cycles: 19
===================================================================================================
New Cycle: 114
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 114
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 13
DRAM: SiMEM Write Pending Cycles: 18
===================================================================================================
New Cycle: 115
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 115
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 12
DRAM: SiMEM Write Pending Cycles: 17
===================================================================================================
New Cycle: 116
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 116
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 11
DRAM: SiMEM Write Pending Cycles: 16
===================================================================================================
New Cycle: 117
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 117
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 10
DRAM: SiMEM Write Pending Cycles: 15
===================================================================================================
New Cycle: 118
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 118
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 9
DRAM: SiMEM Write Pending Cycles: 14
===================================================================================================
New Cycle: 119
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 119
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 8
DRAM: SiMEM Write Pending Cycles: 13
===================================================================================================
New Cycle: 120
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 120
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 7
DRAM: SiMEM Write Pending Cycles: 12
===================================================================================================
New Cycle: 121
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 121
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 6
DRAM: SiMEM Write Pending Cycles: 11
===================================================================================================
New Cycle: 122
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 122
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 5
DRAM: SiMEM Write Pending Cycles: 10
===================================================================================================
New Cycle: 123
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 123
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 4
DRAM: SiMEM Write Pending Cycles: 9
===================================================================================================
New Cycle: 124
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 124
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 3
DRAM: SiMEM Write Pending Cycles: 8
===================================================================================================
New Cycle: 125
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 125
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 2
DRAM: SiMEM Write Pending Cycles: 7
===================================================================================================
New Cycle: 126
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 126
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 1
DRAM: SiMEM Write Pending Cycles: 6
===================================================================================================
New Cycle: 127
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 127
----------------------- Fetch Stage step function --------------------------
DRAM: SdMEM Read Pending Cycles: 0
DRAM: SdMEM Reading Done.
DRAM: SiMEM Write Pending Cycles: 5
===================================================================================================
New Cycle: 128
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 128
----------------------- Fetch Stage step function --------------------------
FS: Updated SRS.
FS: Updated Seed Pointer.
Seed Pointer: 00000000000000000000000000001000
........................................
Queue: FillIdxQ	8
Idx	| Value
0	| 001000
1	| 001001
2	| 001010
3	| 000000
4	| 000100
5	| 000101
6	| 000110
7	| 000111
Read Pointer: 4
Write Pointer: 4
Count: 0
Full: 0
Empty: 1
..........................................
..........................................
Reservation Station: SeedRS
Idx	| Value
0	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000111000	00000000000000000000000000000001	00000000000000000000000101010100	0	000011		0	1
1	| 00000000000000000000000000000001	0000000000000000000000000000000000000000000000000000000000111001	00000000000000000000000101010100	00000000000000000000001011000011	0	000011		0	1
2	| 00000000000000000000000000000010	0000000000000000000000000000000000000000000000000000000000111010	00000000000000000000001011000011	00000000000000000000010001100111	0	000011		0	1
3	| 00000000000000000000000000000011	0000000000000000000000000000000000000000000000000000000000111011	00000000000000000000010001100111	00000000000000000000010101110111	0	000011		0	1
4	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
5	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
6	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
7	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
8	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
9	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
10	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
11	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
12	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
13	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
14	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
15	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
16	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
17	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
18	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
19	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
20	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
21	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
22	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
23	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
24	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
25	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
26	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
27	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
28	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
29	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
30	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
31	| 00000000000000000000000000000000	0000000000000000000000000000000000000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	0	000000		0	1
..........................................
DRAM: SiMEM Write Pending Cycles: 4
===================================================================================================
New Cycle: 129
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
Dispatch Scheme: Single Sequential 129
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 3
===================================================================================================
New Cycle: 130
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
Pop next dispatch for base: 0 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve C Stage step function --------------------------
Pop next dispatch for base: 1 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve G Stage step function --------------------------
Pop next dispatch for base: 2 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Reserve T Stage step function --------------------------
Pop next dispatch for base: 3 is Queue empty? 1
RS: Getting new dispatch. currentDispatch.first: 0
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 2
===================================================================================================
New Cycle: 131
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
----------------------- Compute C Stage step function --------------------------
----------------------- Compute G Stage step function --------------------------
----------------------- Compute T Stage step function --------------------------
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 1
===================================================================================================
New Cycle: 132
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 0
DRAM: SiMEM Writing Done.
===================================================================================================
New Cycle: 133
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 0
SS: nse.first: 1
DRAM: SiMEM Received write request from address: 00000000000000000000000000000001
 Write request data: 
0000000000000000000000010101010000000000000000000000001011000011
 Assigned Latency of : 64 core cycles.
SS: Sent Write Request to address: 00000000000000000000000000000001
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 63
===================================================================================================
New Cycle: 134
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 62
===================================================================================================
New Cycle: 135
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 61
===================================================================================================
New Cycle: 136
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 60
===================================================================================================
New Cycle: 137
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 59
===================================================================================================
New Cycle: 138
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 58
===================================================================================================
New Cycle: 139
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 57
===================================================================================================
New Cycle: 140
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 56
===================================================================================================
New Cycle: 141
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 55
===================================================================================================
New Cycle: 142
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 54
===================================================================================================
New Cycle: 143
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 53
===================================================================================================
New Cycle: 144
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 52
===================================================================================================
New Cycle: 145
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 51
===================================================================================================
New Cycle: 146
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 50
===================================================================================================
New Cycle: 147
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 49
===================================================================================================
New Cycle: 148
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 48
===================================================================================================
New Cycle: 149
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 47
===================================================================================================
New Cycle: 150
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 46
===================================================================================================
New Cycle: 151
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 45
===================================================================================================
New Cycle: 152
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 44
===================================================================================================
New Cycle: 153
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 43
===================================================================================================
New Cycle: 154
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 42
===================================================================================================
New Cycle: 155
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 41
===================================================================================================
New Cycle: 156
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 40
===================================================================================================
New Cycle: 157
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 39
===================================================================================================
New Cycle: 158
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 38
===================================================================================================
New Cycle: 159
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 37
===================================================================================================
New Cycle: 160
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 36
===================================================================================================
New Cycle: 161
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 35
===================================================================================================
New Cycle: 162
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 34
===================================================================================================
New Cycle: 163
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 33
===================================================================================================
New Cycle: 164
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 32
===================================================================================================
New Cycle: 165
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 31
===================================================================================================
New Cycle: 166
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 30
===================================================================================================
New Cycle: 167
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 29
===================================================================================================
New Cycle: 168
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 28
===================================================================================================
New Cycle: 169
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 27
===================================================================================================
New Cycle: 170
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 26
===================================================================================================
New Cycle: 171
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 25
===================================================================================================
New Cycle: 172
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 24
===================================================================================================
New Cycle: 173
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 23
===================================================================================================
New Cycle: 174
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 22
===================================================================================================
New Cycle: 175
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 21
===================================================================================================
New Cycle: 176
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 20
===================================================================================================
New Cycle: 177
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 19
===================================================================================================
New Cycle: 178
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 18
===================================================================================================
New Cycle: 179
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 17
===================================================================================================
New Cycle: 180
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 16
===================================================================================================
New Cycle: 181
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 15
===================================================================================================
New Cycle: 182
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 14
===================================================================================================
New Cycle: 183
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 13
===================================================================================================
New Cycle: 184
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 12
===================================================================================================
New Cycle: 185
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 11
===================================================================================================
New Cycle: 186
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 10
===================================================================================================
New Cycle: 187
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 9
===================================================================================================
New Cycle: 188
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 8
===================================================================================================
New Cycle: 189
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 7
===================================================================================================
New Cycle: 190
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 6
===================================================================================================
New Cycle: 191
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 5
===================================================================================================
New Cycle: 192
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 4
===================================================================================================
New Cycle: 193
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 3
===================================================================================================
New Cycle: 194
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 2
===================================================================================================
New Cycle: 195
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 1
===================================================================================================
New Cycle: 196
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 0
DRAM: SiMEM Writing Done.
===================================================================================================
New Cycle: 197
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 0
SS: nse.first: 1
DRAM: SiMEM Received write request from address: 00000000000000000000000000000010
 Write request data: 
0000000000000000000000101100001100000000000000000000010001100111
 Assigned Latency of : 64 core cycles.
SS: Sent Write Request to address: 00000000000000000000000000000010
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 63
===================================================================================================
New Cycle: 198
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 62
===================================================================================================
New Cycle: 199
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 61
===================================================================================================
New Cycle: 200
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 60
===================================================================================================
New Cycle: 201
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 59
===================================================================================================
New Cycle: 202
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 58
===================================================================================================
New Cycle: 203
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 57
===================================================================================================
New Cycle: 204
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 56
===================================================================================================
New Cycle: 205
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 55
===================================================================================================
New Cycle: 206
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 54
===================================================================================================
New Cycle: 207
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 53
===================================================================================================
New Cycle: 208
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 52
===================================================================================================
New Cycle: 209
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 51
===================================================================================================
New Cycle: 210
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 50
===================================================================================================
New Cycle: 211
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 49
===================================================================================================
New Cycle: 212
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 48
===================================================================================================
New Cycle: 213
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 47
===================================================================================================
New Cycle: 214
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 46
===================================================================================================
New Cycle: 215
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 45
===================================================================================================
New Cycle: 216
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 44
===================================================================================================
New Cycle: 217
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 43
===================================================================================================
New Cycle: 218
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 42
===================================================================================================
New Cycle: 219
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 41
===================================================================================================
New Cycle: 220
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 40
===================================================================================================
New Cycle: 221
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 39
===================================================================================================
New Cycle: 222
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 38
===================================================================================================
New Cycle: 223
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 37
===================================================================================================
New Cycle: 224
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 36
===================================================================================================
New Cycle: 225
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 35
===================================================================================================
New Cycle: 226
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 34
===================================================================================================
New Cycle: 227
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 33
===================================================================================================
New Cycle: 228
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 32
===================================================================================================
New Cycle: 229
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 31
===================================================================================================
New Cycle: 230
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 30
===================================================================================================
New Cycle: 231
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 29
===================================================================================================
New Cycle: 232
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 28
===================================================================================================
New Cycle: 233
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 27
===================================================================================================
New Cycle: 234
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 26
===================================================================================================
New Cycle: 235
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 25
===================================================================================================
New Cycle: 236
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 24
===================================================================================================
New Cycle: 237
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 23
===================================================================================================
New Cycle: 238
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 22
===================================================================================================
New Cycle: 239
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 21
===================================================================================================
New Cycle: 240
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 20
===================================================================================================
New Cycle: 241
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 19
===================================================================================================
New Cycle: 242
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 18
===================================================================================================
New Cycle: 243
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 17
===================================================================================================
New Cycle: 244
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 16
===================================================================================================
New Cycle: 245
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 15
===================================================================================================
New Cycle: 246
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 14
===================================================================================================
New Cycle: 247
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 13
===================================================================================================
New Cycle: 248
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 12
===================================================================================================
New Cycle: 249
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 11
===================================================================================================
New Cycle: 250
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 10
===================================================================================================
New Cycle: 251
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 9
===================================================================================================
New Cycle: 252
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 8
===================================================================================================
New Cycle: 253
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 7
===================================================================================================
New Cycle: 254
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 6
===================================================================================================
New Cycle: 255
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 5
===================================================================================================
New Cycle: 256
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 4
===================================================================================================
New Cycle: 257
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 3
===================================================================================================
New Cycle: 258
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 2
===================================================================================================
New Cycle: 259
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 1
===================================================================================================
New Cycle: 260
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 0
DRAM: SiMEM Writing Done.
===================================================================================================
New Cycle: 261
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 0
SS: nse.first: 1
DRAM: SiMEM Received write request from address: 00000000000000000000000000000011
 Write request data: 
0000000000000000000001000110011100000000000000000000010101110111
 Assigned Latency of : 64 core cycles.
SS: Sent Write Request to address: 00000000000000000000000000000011
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 63
===================================================================================================
New Cycle: 262
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 62
===================================================================================================
New Cycle: 263
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 61
===================================================================================================
New Cycle: 264
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 60
===================================================================================================
New Cycle: 265
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 59
===================================================================================================
New Cycle: 266
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 58
===================================================================================================
New Cycle: 267
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 57
===================================================================================================
New Cycle: 268
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 56
===================================================================================================
New Cycle: 269
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 55
===================================================================================================
New Cycle: 270
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 54
===================================================================================================
New Cycle: 271
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 53
===================================================================================================
New Cycle: 272
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 52
===================================================================================================
New Cycle: 273
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 51
===================================================================================================
New Cycle: 274
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 50
===================================================================================================
New Cycle: 275
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 49
===================================================================================================
New Cycle: 276
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 48
===================================================================================================
New Cycle: 277
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 47
===================================================================================================
New Cycle: 278
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 46
===================================================================================================
New Cycle: 279
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 45
===================================================================================================
New Cycle: 280
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 44
===================================================================================================
New Cycle: 281
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 43
===================================================================================================
New Cycle: 282
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 42
===================================================================================================
New Cycle: 283
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 41
===================================================================================================
New Cycle: 284
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 40
===================================================================================================
New Cycle: 285
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 39
===================================================================================================
New Cycle: 286
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 38
===================================================================================================
New Cycle: 287
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 37
===================================================================================================
New Cycle: 288
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 36
===================================================================================================
New Cycle: 289
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 35
===================================================================================================
New Cycle: 290
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 34
===================================================================================================
New Cycle: 291
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 33
===================================================================================================
New Cycle: 292
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 32
===================================================================================================
New Cycle: 293
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 31
===================================================================================================
New Cycle: 294
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 30
===================================================================================================
New Cycle: 295
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 29
===================================================================================================
New Cycle: 296
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 28
===================================================================================================
New Cycle: 297
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 27
===================================================================================================
New Cycle: 298
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 26
===================================================================================================
New Cycle: 299
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 25
===================================================================================================
New Cycle: 300
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 24
===================================================================================================
New Cycle: 301
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 23
===================================================================================================
New Cycle: 302
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 22
===================================================================================================
New Cycle: 303
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 21
===================================================================================================
New Cycle: 304
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 20
===================================================================================================
New Cycle: 305
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 19
===================================================================================================
New Cycle: 306
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 18
===================================================================================================
New Cycle: 307
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 17
===================================================================================================
New Cycle: 308
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 16
===================================================================================================
New Cycle: 309
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 15
===================================================================================================
New Cycle: 310
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 14
===================================================================================================
New Cycle: 311
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 13
===================================================================================================
New Cycle: 312
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 12
===================================================================================================
New Cycle: 313
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 11
===================================================================================================
New Cycle: 314
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 10
===================================================================================================
New Cycle: 315
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 9
===================================================================================================
New Cycle: 316
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 8
===================================================================================================
New Cycle: 317
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 7
===================================================================================================
New Cycle: 318
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 6
===================================================================================================
New Cycle: 319
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 5
===================================================================================================
New Cycle: 320
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 4
===================================================================================================
New Cycle: 321
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 3
===================================================================================================
New Cycle: 322
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 2
===================================================================================================
New Cycle: 323
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 1
===================================================================================================
New Cycle: 324
----------------------- Store Stage step function --------------------------
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
DRAM: SiMEM Write Pending Cycles: 0
DRAM: SiMEM Writing Done.
===================================================================================================
New Cycle: 325
----------------------- Store Stage step function --------------------------
Pop next dispatch for store: is Queue empty? 1
SS: nse.first: 0
SS: Set halted to true.
----------------------- Compute A Stage step function --------------------------
CS: Halted
----------------------- Compute C Stage step function --------------------------
CS: Halted
----------------------- Compute G Stage step function --------------------------
CS: Halted
----------------------- Compute T Stage step function --------------------------
CS: Halted
----------------------- Reserve A Stage step function --------------------------
RS: Halted
----------------------- Reserve C Stage step function --------------------------
RS: Halted
----------------------- Reserve G Stage step function --------------------------
RS: Halted
----------------------- Reserve T Stage step function --------------------------
RS: Halted
----------------------- Dispatch Stage step function --------------------------
DS: Halted
----------------------- Fetch Stage step function --------------------------
FS: Halted
File opened: ../../data/sample/trial_Ref1400Base/mem/SiMEM.mem
