// Seed: 2511302669
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_19;
  wire id_20;
  wire id_21 = id_4;
  wire id_22;
  assign id_5 = ~id_11;
  wire [-1 : 1  <  1] id_23;
  wire id_24;
  logic id_25;
  ;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    output wand id_2,
    output supply1 id_3,
    input tri id_4,
    input tri id_5,
    input supply0 id_6,
    input uwire id_7,
    output tri0 id_8,
    input tri0 id_9,
    input supply0 id_10,
    input wor id_11,
    input tri0 id_12,
    output tri id_13
);
  parameter id_15 = -1'b0 == 1;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
endmodule
