Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b3b312938bdd4f309f8872b57e64b5dd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux4x1_behav xil_defaultlib.mux4x1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "G:/CAO/mux4x1/mux4x1.srcs/sources_1/new/mux2x1.v" Line 1. Module mux2x1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/CAO/mux4x1/mux4x1.srcs/sources_1/new/mux2x1.v" Line 1. Module mux2x1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/CAO/mux4x1/mux4x1.srcs/sources_1/new/mux2x1.v" Line 1. Module mux2x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2x1
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux4x1_behav
