// Seed: 3215471517
module module_0 ();
  reg id_1;
  assign id_1 = 1;
  assign module_2.id_2 = 0;
  reg id_2, id_3;
  always id_1 <= 1'h0;
  assign id_1 = id_2;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  assign id_2 = id_2;
  wire id_3, id_4, id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    output uwire id_0,
    output wire  id_1,
    output tri1  id_2
);
  id_4 :
  assert property (@(1) 1)
  else id_2 = id_4;
  tri id_5;
  for (id_6 = 1; id_4; id_5 = id_6) if (1) wire id_7;
  module_0 modCall_1 ();
  assign id_2 = id_6;
endmodule
