// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _operator_int_div9_HH_
#define _operator_int_div9_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "lut_div9_chunk.h"

namespace ap_rtl {

struct operator_int_div9 : public sc_module {
    // Port declarations 8
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > in_r;
    sc_out< sc_lv<32> > ap_return;


    // Module declarations
    operator_int_div9(sc_module_name name);
    SC_HAS_PROCESS(operator_int_div9);

    ~operator_int_div9();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    lut_div9_chunk* grp_lut_div9_chunk_fu_86;
    lut_div9_chunk* grp_lut_div9_chunk_fu_93;
    lut_div9_chunk* grp_lut_div9_chunk_fu_99;
    lut_div9_chunk* grp_lut_div9_chunk_fu_105;
    lut_div9_chunk* grp_lut_div9_chunk_fu_111;
    lut_div9_chunk* grp_lut_div9_chunk_fu_117;
    lut_div9_chunk* grp_lut_div9_chunk_fu_123;
    lut_div9_chunk* call_ret_13_i_i_lut_div9_chunk_fu_129;
    lut_div9_chunk* call_ret_14_i_i_lut_div9_chunk_fu_135;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<2> > q_chunk_V_0_i_i_reg_407;
    sc_signal< sc_lv<2> > q_chunk_V_0_1_i_i_reg_412;
    sc_signal< sc_lv<2> > q_chunk_V_0_2_i_i_reg_417;
    sc_signal< sc_lv<2> > q_chunk_V_0_3_i_i_reg_422;
    sc_signal< sc_lv<2> > q_chunk_V_0_4_i_i_reg_427;
    sc_signal< sc_lv<2> > q_chunk_V_0_5_i_i_reg_432;
    sc_signal< sc_lv<2> > q_chunk_V_0_6_i_i_reg_437;
    sc_signal< sc_lv<4> > r_V_ret_6_i_i_reg_442;
    sc_signal< sc_lv<2> > p_Result_13_7_i_i_reg_447;
    sc_signal< sc_lv<2> > p_Result_13_8_i_i_reg_452;
    sc_signal< sc_lv<2> > p_Result_13_9_i_i_reg_457;
    sc_signal< sc_lv<2> > p_Result_13_i_i_4_reg_462;
    sc_signal< sc_lv<2> > p_Result_13_10_i_i_reg_467;
    sc_signal< sc_lv<2> > p_Result_13_11_i_i_reg_472;
    sc_signal< sc_lv<2> > p_Result_13_12_i_i_reg_477;
    sc_signal< sc_lv<2> > p_Result_13_13_i_i_reg_482;
    sc_signal< sc_lv<2> > tmp_fu_361_p1;
    sc_signal< sc_lv<2> > tmp_reg_487;
    sc_signal< sc_logic > grp_lut_div9_chunk_fu_86_ap_ready;
    sc_signal< sc_lv<2> > grp_lut_div9_chunk_fu_86_d_V;
    sc_signal< sc_lv<4> > grp_lut_div9_chunk_fu_86_r_in_V;
    sc_signal< sc_lv<2> > grp_lut_div9_chunk_fu_86_ap_return_0;
    sc_signal< sc_lv<4> > grp_lut_div9_chunk_fu_86_ap_return_1;
    sc_signal< sc_logic > grp_lut_div9_chunk_fu_93_ap_ready;
    sc_signal< sc_lv<2> > grp_lut_div9_chunk_fu_93_d_V;
    sc_signal< sc_lv<2> > grp_lut_div9_chunk_fu_93_ap_return_0;
    sc_signal< sc_lv<4> > grp_lut_div9_chunk_fu_93_ap_return_1;
    sc_signal< sc_logic > grp_lut_div9_chunk_fu_99_ap_ready;
    sc_signal< sc_lv<2> > grp_lut_div9_chunk_fu_99_d_V;
    sc_signal< sc_lv<2> > grp_lut_div9_chunk_fu_99_ap_return_0;
    sc_signal< sc_lv<4> > grp_lut_div9_chunk_fu_99_ap_return_1;
    sc_signal< sc_logic > grp_lut_div9_chunk_fu_105_ap_ready;
    sc_signal< sc_lv<2> > grp_lut_div9_chunk_fu_105_d_V;
    sc_signal< sc_lv<2> > grp_lut_div9_chunk_fu_105_ap_return_0;
    sc_signal< sc_lv<4> > grp_lut_div9_chunk_fu_105_ap_return_1;
    sc_signal< sc_logic > grp_lut_div9_chunk_fu_111_ap_ready;
    sc_signal< sc_lv<2> > grp_lut_div9_chunk_fu_111_d_V;
    sc_signal< sc_lv<2> > grp_lut_div9_chunk_fu_111_ap_return_0;
    sc_signal< sc_lv<4> > grp_lut_div9_chunk_fu_111_ap_return_1;
    sc_signal< sc_logic > grp_lut_div9_chunk_fu_117_ap_ready;
    sc_signal< sc_lv<2> > grp_lut_div9_chunk_fu_117_d_V;
    sc_signal< sc_lv<2> > grp_lut_div9_chunk_fu_117_ap_return_0;
    sc_signal< sc_lv<4> > grp_lut_div9_chunk_fu_117_ap_return_1;
    sc_signal< sc_logic > grp_lut_div9_chunk_fu_123_ap_ready;
    sc_signal< sc_lv<2> > grp_lut_div9_chunk_fu_123_d_V;
    sc_signal< sc_lv<2> > grp_lut_div9_chunk_fu_123_ap_return_0;
    sc_signal< sc_lv<4> > grp_lut_div9_chunk_fu_123_ap_return_1;
    sc_signal< sc_logic > call_ret_13_i_i_lut_div9_chunk_fu_129_ap_ready;
    sc_signal< sc_lv<2> > call_ret_13_i_i_lut_div9_chunk_fu_129_ap_return_0;
    sc_signal< sc_lv<4> > call_ret_13_i_i_lut_div9_chunk_fu_129_ap_return_1;
    sc_signal< sc_logic > call_ret_14_i_i_lut_div9_chunk_fu_135_ap_ready;
    sc_signal< sc_lv<2> > call_ret_14_i_i_lut_div9_chunk_fu_135_ap_return_0;
    sc_signal< sc_lv<4> > call_ret_14_i_i_lut_div9_chunk_fu_135_ap_return_1;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_state2;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_grp_lut_div9_chunk_fu_105_d_V();
    void thread_grp_lut_div9_chunk_fu_111_d_V();
    void thread_grp_lut_div9_chunk_fu_117_d_V();
    void thread_grp_lut_div9_chunk_fu_123_d_V();
    void thread_grp_lut_div9_chunk_fu_86_d_V();
    void thread_grp_lut_div9_chunk_fu_86_r_in_V();
    void thread_grp_lut_div9_chunk_fu_93_d_V();
    void thread_grp_lut_div9_chunk_fu_99_d_V();
    void thread_tmp_fu_361_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
