# TODO
# Design CPU architecture for phase 1.
