Analysis & Synthesis report for SoftCpu
Thu Jan 26 14:44:09 2017
Quartus II Version 8.0 Build 215 05/29/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. General Register Statistics
  9. Source assignments for lpm_counter:stage_counter
 10. Source assignments for lpm_counter:instruction_counter
 11. Source assignments for rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated
 12. Source assignments for ram8:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated
 13. Parameter Settings for User Entity Instance: lpm_counter:stage_counter
 14. Parameter Settings for User Entity Instance: lpm_counter:instruction_counter
 15. Parameter Settings for User Entity Instance: rom32:rom
 16. Parameter Settings for User Entity Instance: rom32:rom|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: ram8:ram
 18. Parameter Settings for User Entity Instance: ram8:ram|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: alu8:alu|lpm_add_sub:lpm_add_sub_component
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jan 26 14:44:09 2017    ;
; Quartus II Version                 ; 8.0 Build 215 05/29/2008 SJ Full Version ;
; Revision Name                      ; SoftCpu                                  ;
; Top-level Entity Name              ; SoftCpu                                  ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 254                                      ;
;     Total combinational functions  ; 254                                      ;
;     Dedicated logic registers      ; 69                                       ;
; Total registers                    ; 69                                       ;
; Total pins                         ; 119                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 10,240                                   ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP2C20F256C7       ;                    ;
; Top-level entity name                                        ; SoftCpu            ; SoftCpu            ;
; Family name                                                  ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation          ; 1                  ; 1                  ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Perform gate-level register retiming                         ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax       ; On                 ; On                 ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
+--------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                      ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+
; SoftCpu.tdf                      ; yes             ; User AHDL File               ; D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf                                  ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; d:/projects/quartus/80/80/quartus/libraries/megafunctions/lpm_counter.inc         ;
; rom32.inc                        ; yes             ; Other                        ; D:/Projects/Quartus/Projects/SoftCpu/lib/rom32.inc                                ;
; ram8.inc                         ; yes             ; Other                        ; D:/Projects/Quartus/Projects/SoftCpu/lib/ram8.inc                                 ;
; alu8.inc                         ; yes             ; Other                        ; D:/Projects/Quartus/Projects/SoftCpu/lib/alu8.inc                                 ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; d:/projects/quartus/80/80/quartus/libraries/megafunctions/lpm_counter.tdf         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; d:/projects/quartus/80/80/quartus/libraries/megafunctions/lpm_constant.inc        ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/projects/quartus/80/80/quartus/libraries/megafunctions/lpm_decode.inc          ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/projects/quartus/80/80/quartus/libraries/megafunctions/lpm_add_sub.inc         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; d:/projects/quartus/80/80/quartus/libraries/megafunctions/cmpconst.inc            ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; d:/projects/quartus/80/80/quartus/libraries/megafunctions/lpm_compare.inc         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; d:/projects/quartus/80/80/quartus/libraries/megafunctions/dffeea.inc              ;
; alt_synch_counter.inc            ; yes             ; Megafunction                 ; d:/projects/quartus/80/80/quartus/libraries/megafunctions/alt_synch_counter.inc   ;
; alt_synch_counter_f.inc          ; yes             ; Megafunction                 ; d:/projects/quartus/80/80/quartus/libraries/megafunctions/alt_synch_counter_f.inc ;
; alt_counter_f10ke.inc            ; yes             ; Megafunction                 ; d:/projects/quartus/80/80/quartus/libraries/megafunctions/alt_counter_f10ke.inc   ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; d:/projects/quartus/80/80/quartus/libraries/megafunctions/alt_counter_stratix.inc ;
; aglobal80.inc                    ; yes             ; Megafunction                 ; d:/projects/quartus/80/80/quartus/libraries/megafunctions/aglobal80.inc           ;
; db/cntr_r8h.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Projects/Quartus/Projects/SoftCpu/db/cntr_r8h.tdf                              ;
; db/cntr_qvh.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Projects/Quartus/Projects/SoftCpu/db/cntr_qvh.tdf                              ;
; rom32.tdf                        ; yes             ; Other                        ; D:/Projects/Quartus/Projects/SoftCpu/lib/rom32.tdf                                ;
; altsyncram.inc                   ; yes             ; Other                        ; d:/projects/quartus/80/80/quartus/libraries/megafunctions/altsyncram.inc          ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/projects/quartus/80/80/quartus/libraries/megafunctions/altsyncram.tdf          ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/projects/quartus/80/80/quartus/libraries/megafunctions/stratix_ram_block.inc   ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/projects/quartus/80/80/quartus/libraries/megafunctions/lpm_mux.inc             ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/projects/quartus/80/80/quartus/libraries/megafunctions/a_rdenreg.inc           ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/projects/quartus/80/80/quartus/libraries/megafunctions/altrom.inc              ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/projects/quartus/80/80/quartus/libraries/megafunctions/altram.inc              ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/projects/quartus/80/80/quartus/libraries/megafunctions/altdpram.inc            ;
; altqpram.inc                     ; yes             ; Megafunction                 ; d:/projects/quartus/80/80/quartus/libraries/megafunctions/altqpram.inc            ;
; db/altsyncram_1371.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Projects/Quartus/Projects/SoftCpu/db/altsyncram_1371.tdf                       ;
; ram8.tdf                         ; yes             ; Other                        ; D:/Projects/Quartus/Projects/SoftCpu/lib/ram8.tdf                                 ;
; db/altsyncram_gra1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Projects/Quartus/Projects/SoftCpu/db/altsyncram_gra1.tdf                       ;
; alu8.tdf                         ; yes             ; Other                        ; D:/Projects/Quartus/Projects/SoftCpu/lib/alu8.tdf                                 ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; d:/projects/quartus/80/80/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;
; addcore.inc                      ; yes             ; Megafunction                 ; d:/projects/quartus/80/80/quartus/libraries/megafunctions/addcore.inc             ;
; look_add.inc                     ; yes             ; Megafunction                 ; d:/projects/quartus/80/80/quartus/libraries/megafunctions/look_add.inc            ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/projects/quartus/80/80/quartus/libraries/megafunctions/bypassff.inc            ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/projects/quartus/80/80/quartus/libraries/megafunctions/altshift.inc            ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; d:/projects/quartus/80/80/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;
; alt_mercury_add_sub.inc          ; yes             ; Megafunction                 ; d:/projects/quartus/80/80/quartus/libraries/megafunctions/alt_mercury_add_sub.inc ;
; db/add_sub_g1j.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Projects/Quartus/Projects/SoftCpu/db/add_sub_g1j.tdf                           ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 254   ;
;                                             ;       ;
; Total combinational functions               ; 254   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 200   ;
;     -- 3 input functions                    ; 17    ;
;     -- <=2 input functions                  ; 37    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 234   ;
;     -- arithmetic mode                      ; 20    ;
;                                             ;       ;
; Total registers                             ; 69    ;
;     -- Dedicated logic registers            ; 69    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 119   ;
; Total memory bits                           ; 10240 ;
; Maximum fan-out node                        ; clock ;
; Maximum fan-out                             ; 109   ;
; Total fan-out                               ; 1642  ;
; Average fan-out                             ; 3.41  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                      ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                               ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------+--------------+
; |SoftCpu                                  ; 254 (202)         ; 69 (48)      ; 10240       ; 0            ; 0       ; 0         ; 119  ; 0            ; |SoftCpu                                                                          ; work         ;
;    |alu8:alu|                             ; 17 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SoftCpu|alu8:alu                                                                 ; work         ;
;       |lpm_add_sub:lpm_add_sub_component| ; 17 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SoftCpu|alu8:alu|lpm_add_sub:lpm_add_sub_component                               ; work         ;
;          |add_sub_g1j:auto_generated|     ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SoftCpu|alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated    ; work         ;
;    |lpm_counter:instruction_counter|      ; 26 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SoftCpu|lpm_counter:instruction_counter                                          ; work         ;
;       |cntr_qvh:auto_generated|           ; 26 (26)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SoftCpu|lpm_counter:instruction_counter|cntr_qvh:auto_generated                  ; work         ;
;    |lpm_counter:stage_counter|            ; 9 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SoftCpu|lpm_counter:stage_counter                                                ; work         ;
;       |cntr_r8h:auto_generated|           ; 9 (9)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SoftCpu|lpm_counter:stage_counter|cntr_r8h:auto_generated                        ; work         ;
;    |ram8:ram|                             ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SoftCpu|ram8:ram                                                                 ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SoftCpu|ram8:ram|altsyncram:altsyncram_component                                 ; work         ;
;          |altsyncram_gra1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SoftCpu|ram8:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated  ; work         ;
;    |rom32:rom|                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SoftCpu|rom32:rom                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SoftCpu|rom32:rom|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_1371:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SoftCpu|rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                           ;
+-------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+
; Name                                                                                ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF          ;
+-------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+
; ram8:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; None         ;
; rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 256          ; 32           ; --           ; --           ; 8192 ; ../rom32.mif ;
+-------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 69    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 13    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 64    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Source assignments for lpm_counter:stage_counter ;
+---------------------------+-------+------+-------+
; Assignment                ; Value ; From ; To    ;
+---------------------------+-------+------+-------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -     ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -     ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -     ;
+---------------------------+-------+------+-------+


+--------------------------------------------------------+
; Source assignments for lpm_counter:instruction_counter ;
+---------------------------+-------+------+-------------+
; Assignment                ; Value ; From ; To          ;
+---------------------------+-------+------+-------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -           ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -           ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -           ;
+---------------------------+-------+------+-------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for ram8:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_counter:stage_counter ;
+------------------------+-------------------+---------------------------+
; Parameter Name         ; Value             ; Type                      ;
+------------------------+-------------------+---------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE            ;
; LPM_WIDTH              ; 5                 ; Untyped                   ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped                   ;
; LPM_MODULUS            ; 20                ; Untyped                   ;
; LPM_AVALUE             ; UNUSED            ; Untyped                   ;
; LPM_SVALUE             ; UNUSED            ; Untyped                   ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                   ;
; DEVICE_FAMILY          ; Cyclone II        ; Untyped                   ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                   ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH        ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK        ;
; CARRY_CNT_EN           ; SMART             ; Untyped                   ;
; LABWIDE_SCLR           ; ON                ; Untyped                   ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                   ;
; CBXI_PARAMETER         ; cntr_r8h          ; Untyped                   ;
+------------------------+-------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_counter:instruction_counter ;
+------------------------+-------------------+---------------------------------+
; Parameter Name         ; Value             ; Type                            ;
+------------------------+-------------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                  ;
; LPM_WIDTH              ; 8                 ; Untyped                         ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped                         ;
; LPM_MODULUS            ; 0                 ; Untyped                         ;
; LPM_AVALUE             ; UNUSED            ; Untyped                         ;
; LPM_SVALUE             ; UNUSED            ; Untyped                         ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone II        ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                         ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH              ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK              ;
; CARRY_CNT_EN           ; SMART             ; Untyped                         ;
; LABWIDE_SCLR           ; ON                ; Untyped                         ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                         ;
; CBXI_PARAMETER         ; cntr_qvh          ; Untyped                         ;
+------------------------+-------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom32:rom ;
+-----------------+-------+------------------------------+
; Parameter Name  ; Value ; Type                         ;
+-----------------+-------+------------------------------+
; WIDTH_BYTEENA_A ; 1     ; Untyped                      ;
; WIDTH_BYTEENA_B ; 1     ; Untyped                      ;
+-----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom32:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                    ;
; WIDTH_A                            ; 32                   ; Untyped                    ;
; WIDTHAD_A                          ; 8                    ; Untyped                    ;
; NUMWORDS_A                         ; 256                  ; Untyped                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; ../rom32.mif         ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_1371      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram8:ram ;
+-----------------+-------+-----------------------------+
; Parameter Name  ; Value ; Type                        ;
+-----------------+-------+-----------------------------+
; WIDTH_BYTEENA_A ; 1     ; Untyped                     ;
; WIDTH_BYTEENA_B ; 1     ; Untyped                     ;
+-----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram8:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                   ;
; WIDTH_A                            ; 8                    ; Untyped                   ;
; WIDTHAD_A                          ; 8                    ; Untyped                   ;
; NUMWORDS_A                         ; 256                  ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 1                    ; Untyped                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_gra1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu8:alu|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+--------------------------------------------------+
; Parameter Name         ; Value       ; Type                                             ;
+------------------------+-------------+--------------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                          ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                          ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                          ;
; LPM_PIPELINE           ; 1           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                               ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                          ;
; USE_WYS                ; OFF         ; Untyped                                          ;
; STYLE                  ; FAST        ; Untyped                                          ;
; CBXI_PARAMETER         ; add_sub_g1j ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                   ;
+------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.0 Build 215 05/29/2008 SJ Full Version
    Info: Processing started: Thu Jan 26 14:44:04 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SoftCpu -c SoftCpu
Info: Found 1 design units, including 1 entities, in source file SoftCpu.tdf
    Info: Found entity 1: SoftCpu
Info: Elaborating entity "SoftCpu" for the top level hierarchy
Info: Elaborating entity "lpm_counter" for hierarchy "lpm_counter:stage_counter"
Info: Elaborated megafunction instantiation "lpm_counter:stage_counter"
Info: Instantiated megafunction "lpm_counter:stage_counter" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "5"
    Info: Parameter "LPM_MODULUS" = "20"
Info: Found 1 design units, including 1 entities, in source file db/cntr_r8h.tdf
    Info: Found entity 1: cntr_r8h
Info: Elaborating entity "cntr_r8h" for hierarchy "lpm_counter:stage_counter|cntr_r8h:auto_generated"
Info: Elaborating entity "lpm_counter" for hierarchy "lpm_counter:instruction_counter"
Info: Elaborated megafunction instantiation "lpm_counter:instruction_counter"
Info: Instantiated megafunction "lpm_counter:instruction_counter" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
Info: Found 1 design units, including 1 entities, in source file db/cntr_qvh.tdf
    Info: Found entity 1: cntr_qvh
Info: Elaborating entity "cntr_qvh" for hierarchy "lpm_counter:instruction_counter|cntr_qvh:auto_generated"
Warning: Using design file lib/rom32.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: rom32
Info: Elaborating entity "rom32" for hierarchy "rom32:rom"
Info: Elaborating entity "altsyncram" for hierarchy "rom32:rom|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "rom32:rom|altsyncram:altsyncram_component"
Info: Instantiated megafunction "rom32:rom|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "altsyncram"
    Info: Parameter "LPM_HINT" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "32"
    Info: Parameter "WIDTHAD_A" = "8"
    Info: Parameter "NUMWORDS_A" = "256"
    Info: Parameter "OUTDATA_REG_A" = "CLOCK0"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "INIT_FILE" = "../rom32.mif"
    Info: Parameter "WIDTH_BYTEENA_A" = "1"
    Info: Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info: Parameter "CLOCK_ENABLE_OUTPUT_A" = "BYPASS"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1371.tdf
    Info: Found entity 1: altsyncram_1371
Info: Elaborating entity "altsyncram_1371" for hierarchy "rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated"
Warning: Using design file lib/ram8.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: ram8
Info: Elaborating entity "ram8" for hierarchy "ram8:ram"
Info: Elaborating entity "altsyncram" for hierarchy "ram8:ram|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "ram8:ram|altsyncram:altsyncram_component"
Info: Instantiated megafunction "ram8:ram|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info: Parameter "LPM_TYPE" = "altsyncram"
    Info: Parameter "LPM_HINT" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info: Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "8"
    Info: Parameter "NUMWORDS_A" = "256"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "WIDTH_BYTEENA_A" = "1"
    Info: Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info: Parameter "CLOCK_ENABLE_OUTPUT_A" = "BYPASS"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gra1.tdf
    Info: Found entity 1: altsyncram_gra1
Info: Elaborating entity "altsyncram_gra1" for hierarchy "ram8:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated"
Warning: Using design file lib/alu8.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: alu8
Info: Elaborating entity "alu8" for hierarchy "alu8:alu"
Info: Elaborating entity "lpm_add_sub" for hierarchy "alu8:alu|lpm_add_sub:lpm_add_sub_component"
Info: Elaborated megafunction instantiation "alu8:alu|lpm_add_sub:lpm_add_sub_component"
Info: Instantiated megafunction "alu8:alu|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info: Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DIRECTION" = "UNUSED"
    Info: Parameter "LPM_PIPELINE" = "1"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_g1j.tdf
    Info: Found entity 1: add_sub_g1j
Info: Elaborating entity "add_sub_g1j" for hierarchy "alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated"
Info: Implemented 445 device resources after synthesis - the final resource count might be different
    Info: Implemented 1 input pins
    Info: Implemented 118 output pins
    Info: Implemented 286 logic cells
    Info: Implemented 40 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 226 megabytes
    Info: Processing ended: Thu Jan 26 14:44:09 2017
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


