

================================================================
== Vitis HLS Report for 'sha224Accel_Pipeline_VITIS_LOOP_12_2'
================================================================
* Date:           Tue Jul 22 20:45:21 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        sha224Accel
* Solution:       hls (Vivado IP Flow Target)
* Product family: aspartan7
* Target device:  xa7s6-cpga196-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.015 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      450|      450|  4.500 us|  4.500 us|  449|  449|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_2  |      448|      448|         2|          1|          1|   448|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%counter_1 = alloca i32 1" [sha224Accel.cpp:4]   --->   Operation 5 'alloca' 'counter_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [sha224Accel.cpp:11]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%addSize_1 = alloca i32 1" [sha224Accel.cpp:8]   --->   Operation 7 'alloca' 'addSize_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %bitstream, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%size_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %size"   --->   Operation 9 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%counter_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %counter"   --->   Operation 10 'read' 'counter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%addSize_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %addSize"   --->   Operation 11 'read' 'addSize_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.29ns)   --->   "%store_ln8 = store i1 %addSize_read, i1 %addSize_1" [sha224Accel.cpp:8]   --->   Operation 12 'store' 'store_ln8' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 13 [1/1] (1.29ns)   --->   "%store_ln11 = store i9 0, i9 %j" [sha224Accel.cpp:11]   --->   Operation 13 'store' 'store_ln11' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 14 [1/1] (1.29ns)   --->   "%store_ln4 = store i64 %counter_read, i64 %counter_1" [sha224Accel.cpp:4]   --->   Operation 14 'store' 'store_ln4' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.body" [sha224Accel.cpp:12]   --->   Operation 15 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.68>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%counter_3 = load i64 %counter_1" [sha224Accel.cpp:12]   --->   Operation 16 'load' 'counter_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%j_3 = load i9 %j" [sha224Accel.cpp:12]   --->   Operation 17 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.65ns)   --->   "%icmp_ln12 = icmp_eq  i9 %j_3, i9 448" [sha224Accel.cpp:12]   --->   Operation 18 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.65ns)   --->   "%add_ln12 = add i9 %j_3, i9 1" [sha224Accel.cpp:12]   --->   Operation 19 'add' 'add_ln12' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.body.split, void %for.end.exitStub" [sha224Accel.cpp:12]   --->   Operation 20 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i9 %j_3" [sha224Accel.cpp:12]   --->   Operation 21 'trunc' 'trunc_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [sha224Accel.cpp:4]   --->   Operation 22 'specpipeline' 'specpipeline_ln4' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln4 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 448, i64 448, i64 448" [sha224Accel.cpp:4]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln4' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [sha224Accel.cpp:12]   --->   Operation 24 'specloopname' 'specloopname_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %j_3, i32 4, i32 8" [sha224Accel.cpp:4]   --->   Operation 25 'partselect' 'lshr_ln4' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i5 %lshr_ln4" [sha224Accel.cpp:4]   --->   Operation 26 'zext' 'zext_ln4' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.92ns)   --->   "%icmp_ln13 = icmp_ult  i64 %counter_3, i64 %size_read" [sha224Accel.cpp:13]   --->   Operation 27 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln12)> <Delay = 2.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr i1 %buffer_r, i64 0, i64 %zext_ln4" [sha224Accel.cpp:14]   --->   Operation 28 'getelementptr' 'buffer_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%buffer_1_addr = getelementptr i1 %buffer_1, i64 0, i64 %zext_ln4" [sha224Accel.cpp:14]   --->   Operation 29 'getelementptr' 'buffer_1_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%buffer_2_addr = getelementptr i1 %buffer_2, i64 0, i64 %zext_ln4" [sha224Accel.cpp:14]   --->   Operation 30 'getelementptr' 'buffer_2_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%buffer_3_addr = getelementptr i1 %buffer_3, i64 0, i64 %zext_ln4" [sha224Accel.cpp:14]   --->   Operation 31 'getelementptr' 'buffer_3_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%buffer_4_addr = getelementptr i1 %buffer_4, i64 0, i64 %zext_ln4" [sha224Accel.cpp:14]   --->   Operation 32 'getelementptr' 'buffer_4_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%buffer_5_addr = getelementptr i1 %buffer_5, i64 0, i64 %zext_ln4" [sha224Accel.cpp:14]   --->   Operation 33 'getelementptr' 'buffer_5_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%buffer_6_addr = getelementptr i1 %buffer_6, i64 0, i64 %zext_ln4" [sha224Accel.cpp:14]   --->   Operation 34 'getelementptr' 'buffer_6_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%buffer_7_addr = getelementptr i1 %buffer_7, i64 0, i64 %zext_ln4" [sha224Accel.cpp:14]   --->   Operation 35 'getelementptr' 'buffer_7_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%buffer_8_addr = getelementptr i1 %buffer_8, i64 0, i64 %zext_ln4" [sha224Accel.cpp:14]   --->   Operation 36 'getelementptr' 'buffer_8_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%buffer_9_addr = getelementptr i1 %buffer_9, i64 0, i64 %zext_ln4" [sha224Accel.cpp:14]   --->   Operation 37 'getelementptr' 'buffer_9_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%buffer_10_addr = getelementptr i1 %buffer_10, i64 0, i64 %zext_ln4" [sha224Accel.cpp:14]   --->   Operation 38 'getelementptr' 'buffer_10_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%buffer_11_addr = getelementptr i1 %buffer_11, i64 0, i64 %zext_ln4" [sha224Accel.cpp:14]   --->   Operation 39 'getelementptr' 'buffer_11_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%buffer_12_addr = getelementptr i1 %buffer_12, i64 0, i64 %zext_ln4" [sha224Accel.cpp:14]   --->   Operation 40 'getelementptr' 'buffer_12_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%buffer_13_addr = getelementptr i1 %buffer_13, i64 0, i64 %zext_ln4" [sha224Accel.cpp:14]   --->   Operation 41 'getelementptr' 'buffer_13_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%buffer_14_addr = getelementptr i1 %buffer_14, i64 0, i64 %zext_ln4" [sha224Accel.cpp:14]   --->   Operation 42 'getelementptr' 'buffer_14_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%buffer_15_addr = getelementptr i1 %buffer_15, i64 0, i64 %zext_ln4" [sha224Accel.cpp:14]   --->   Operation 43 'getelementptr' 'buffer_15_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %if.else, void %if.then" [sha224Accel.cpp:13]   --->   Operation 44 'br' 'br_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.92ns)   --->   "%icmp_ln15 = icmp_eq  i64 %counter_3, i64 %size_read" [sha224Accel.cpp:15]   --->   Operation 45 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln12 & !icmp_ln13)> <Delay = 2.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %if.else12, void %if.then9" [sha224Accel.cpp:15]   --->   Operation 46 'br' 'br_ln15' <Predicate = (!icmp_ln12 & !icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.56ns)   --->   "%switch_ln18 = switch i4 %trunc_ln12, void %arrayidx.case.15, i4 0, void %arrayidx.case.0, i4 1, void %arrayidx.case.1, i4 2, void %arrayidx.case.2, i4 3, void %arrayidx.case.3, i4 4, void %arrayidx.case.4, i4 5, void %arrayidx.case.5, i4 6, void %arrayidx.case.6, i4 7, void %arrayidx.case.7, i4 8, void %arrayidx.case.8, i4 9, void %arrayidx.case.9, i4 10, void %arrayidx.case.10, i4 11, void %arrayidx.case.11, i4 12, void %arrayidx.case.12, i4 13, void %arrayidx.case.13, i4 14, void %arrayidx.case.14" [sha224Accel.cpp:18]   --->   Operation 47 'switch' 'switch_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15)> <Delay = 1.56>
ST_2 : Operation 48 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln18 = store i1 0, i5 %buffer_14_addr" [sha224Accel.cpp:18]   --->   Operation 48 'store' 'store_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 14)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx.exit" [sha224Accel.cpp:18]   --->   Operation 49 'br' 'br_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 14)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln18 = store i1 0, i5 %buffer_13_addr" [sha224Accel.cpp:18]   --->   Operation 50 'store' 'store_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 13)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx.exit" [sha224Accel.cpp:18]   --->   Operation 51 'br' 'br_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 13)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln18 = store i1 0, i5 %buffer_12_addr" [sha224Accel.cpp:18]   --->   Operation 52 'store' 'store_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 12)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx.exit" [sha224Accel.cpp:18]   --->   Operation 53 'br' 'br_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 12)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln18 = store i1 0, i5 %buffer_11_addr" [sha224Accel.cpp:18]   --->   Operation 54 'store' 'store_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 11)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx.exit" [sha224Accel.cpp:18]   --->   Operation 55 'br' 'br_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 11)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln18 = store i1 0, i5 %buffer_10_addr" [sha224Accel.cpp:18]   --->   Operation 56 'store' 'store_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 10)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx.exit" [sha224Accel.cpp:18]   --->   Operation 57 'br' 'br_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 10)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln18 = store i1 0, i5 %buffer_9_addr" [sha224Accel.cpp:18]   --->   Operation 58 'store' 'store_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 9)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx.exit" [sha224Accel.cpp:18]   --->   Operation 59 'br' 'br_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 9)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln18 = store i1 0, i5 %buffer_8_addr" [sha224Accel.cpp:18]   --->   Operation 60 'store' 'store_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 8)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx.exit" [sha224Accel.cpp:18]   --->   Operation 61 'br' 'br_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 8)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln18 = store i1 0, i5 %buffer_7_addr" [sha224Accel.cpp:18]   --->   Operation 62 'store' 'store_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 7)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx.exit" [sha224Accel.cpp:18]   --->   Operation 63 'br' 'br_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 7)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln18 = store i1 0, i5 %buffer_6_addr" [sha224Accel.cpp:18]   --->   Operation 64 'store' 'store_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 6)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx.exit" [sha224Accel.cpp:18]   --->   Operation 65 'br' 'br_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 6)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln18 = store i1 0, i5 %buffer_5_addr" [sha224Accel.cpp:18]   --->   Operation 66 'store' 'store_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 5)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx.exit" [sha224Accel.cpp:18]   --->   Operation 67 'br' 'br_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 5)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln18 = store i1 0, i5 %buffer_4_addr" [sha224Accel.cpp:18]   --->   Operation 68 'store' 'store_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 4)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx.exit" [sha224Accel.cpp:18]   --->   Operation 69 'br' 'br_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 4)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln18 = store i1 0, i5 %buffer_3_addr" [sha224Accel.cpp:18]   --->   Operation 70 'store' 'store_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 3)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx.exit" [sha224Accel.cpp:18]   --->   Operation 71 'br' 'br_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 3)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln18 = store i1 0, i5 %buffer_2_addr" [sha224Accel.cpp:18]   --->   Operation 72 'store' 'store_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 2)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx.exit" [sha224Accel.cpp:18]   --->   Operation 73 'br' 'br_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 2)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln18 = store i1 0, i5 %buffer_1_addr" [sha224Accel.cpp:18]   --->   Operation 74 'store' 'store_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 1)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx.exit" [sha224Accel.cpp:18]   --->   Operation 75 'br' 'br_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 1)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln18 = store i1 0, i5 %buffer_addr" [sha224Accel.cpp:18]   --->   Operation 76 'store' 'store_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 0)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx.exit" [sha224Accel.cpp:18]   --->   Operation 77 'br' 'br_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 0)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln18 = store i1 0, i5 %buffer_15_addr" [sha224Accel.cpp:18]   --->   Operation 78 'store' 'store_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 15)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx.exit" [sha224Accel.cpp:18]   --->   Operation 79 'br' 'br_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 15)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.56ns)   --->   "%switch_ln16 = switch i4 %trunc_ln12, void %arrayidx.case.1575, i4 0, void %arrayidx.case.060, i4 1, void %arrayidx.case.161, i4 2, void %arrayidx.case.262, i4 3, void %arrayidx.case.363, i4 4, void %arrayidx.case.464, i4 5, void %arrayidx.case.565, i4 6, void %arrayidx.case.666, i4 7, void %arrayidx.case.767, i4 8, void %arrayidx.case.868, i4 9, void %arrayidx.case.969, i4 10, void %arrayidx.case.1070, i4 11, void %arrayidx.case.1171, i4 12, void %arrayidx.case.1272, i4 13, void %arrayidx.case.1373, i4 14, void %arrayidx.case.1474" [sha224Accel.cpp:16]   --->   Operation 80 'switch' 'switch_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15)> <Delay = 1.56>
ST_2 : Operation 81 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln16 = store i1 1, i5 %buffer_14_addr" [sha224Accel.cpp:16]   --->   Operation 81 'store' 'store_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 14)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx.exit59" [sha224Accel.cpp:16]   --->   Operation 82 'br' 'br_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 14)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln16 = store i1 1, i5 %buffer_13_addr" [sha224Accel.cpp:16]   --->   Operation 83 'store' 'store_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 13)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx.exit59" [sha224Accel.cpp:16]   --->   Operation 84 'br' 'br_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 13)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln16 = store i1 1, i5 %buffer_12_addr" [sha224Accel.cpp:16]   --->   Operation 85 'store' 'store_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 12)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx.exit59" [sha224Accel.cpp:16]   --->   Operation 86 'br' 'br_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 12)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln16 = store i1 1, i5 %buffer_11_addr" [sha224Accel.cpp:16]   --->   Operation 87 'store' 'store_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 11)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx.exit59" [sha224Accel.cpp:16]   --->   Operation 88 'br' 'br_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 11)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln16 = store i1 1, i5 %buffer_10_addr" [sha224Accel.cpp:16]   --->   Operation 89 'store' 'store_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 10)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx.exit59" [sha224Accel.cpp:16]   --->   Operation 90 'br' 'br_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 10)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln16 = store i1 1, i5 %buffer_9_addr" [sha224Accel.cpp:16]   --->   Operation 91 'store' 'store_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 9)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx.exit59" [sha224Accel.cpp:16]   --->   Operation 92 'br' 'br_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 9)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln16 = store i1 1, i5 %buffer_8_addr" [sha224Accel.cpp:16]   --->   Operation 93 'store' 'store_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 8)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx.exit59" [sha224Accel.cpp:16]   --->   Operation 94 'br' 'br_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 8)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln16 = store i1 1, i5 %buffer_7_addr" [sha224Accel.cpp:16]   --->   Operation 95 'store' 'store_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 7)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx.exit59" [sha224Accel.cpp:16]   --->   Operation 96 'br' 'br_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 7)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln16 = store i1 1, i5 %buffer_6_addr" [sha224Accel.cpp:16]   --->   Operation 97 'store' 'store_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 6)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx.exit59" [sha224Accel.cpp:16]   --->   Operation 98 'br' 'br_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 6)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln16 = store i1 1, i5 %buffer_5_addr" [sha224Accel.cpp:16]   --->   Operation 99 'store' 'store_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 5)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx.exit59" [sha224Accel.cpp:16]   --->   Operation 100 'br' 'br_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 5)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln16 = store i1 1, i5 %buffer_4_addr" [sha224Accel.cpp:16]   --->   Operation 101 'store' 'store_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 4)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx.exit59" [sha224Accel.cpp:16]   --->   Operation 102 'br' 'br_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 4)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln16 = store i1 1, i5 %buffer_3_addr" [sha224Accel.cpp:16]   --->   Operation 103 'store' 'store_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 3)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx.exit59" [sha224Accel.cpp:16]   --->   Operation 104 'br' 'br_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 3)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln16 = store i1 1, i5 %buffer_2_addr" [sha224Accel.cpp:16]   --->   Operation 105 'store' 'store_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 2)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx.exit59" [sha224Accel.cpp:16]   --->   Operation 106 'br' 'br_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 2)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln16 = store i1 1, i5 %buffer_1_addr" [sha224Accel.cpp:16]   --->   Operation 107 'store' 'store_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 1)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx.exit59" [sha224Accel.cpp:16]   --->   Operation 108 'br' 'br_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 1)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln16 = store i1 1, i5 %buffer_addr" [sha224Accel.cpp:16]   --->   Operation 109 'store' 'store_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 0)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx.exit59" [sha224Accel.cpp:16]   --->   Operation 110 'br' 'br_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 0)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln16 = store i1 1, i5 %buffer_15_addr" [sha224Accel.cpp:16]   --->   Operation 111 'store' 'store_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 15)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx.exit59" [sha224Accel.cpp:16]   --->   Operation 112 'br' 'br_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 15)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (1.56ns)   --->   "%switch_ln14 = switch i4 %trunc_ln12, void %arrayidx.case.1592, i4 0, void %arrayidx.case.077, i4 1, void %arrayidx.case.178, i4 2, void %arrayidx.case.279, i4 3, void %arrayidx.case.380, i4 4, void %arrayidx.case.481, i4 5, void %arrayidx.case.582, i4 6, void %arrayidx.case.683, i4 7, void %arrayidx.case.784, i4 8, void %arrayidx.case.885, i4 9, void %arrayidx.case.986, i4 10, void %arrayidx.case.1087, i4 11, void %arrayidx.case.1188, i4 12, void %arrayidx.case.1289, i4 13, void %arrayidx.case.1390, i4 14, void %arrayidx.case.1491" [sha224Accel.cpp:14]   --->   Operation 113 'switch' 'switch_ln14' <Predicate = (!icmp_ln12 & icmp_ln13)> <Delay = 1.56>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit76" [sha224Accel.cpp:14]   --->   Operation 114 'br' 'br_ln14' <Predicate = (!icmp_ln12 & icmp_ln13 & trunc_ln12 == 14)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit76" [sha224Accel.cpp:14]   --->   Operation 115 'br' 'br_ln14' <Predicate = (!icmp_ln12 & icmp_ln13 & trunc_ln12 == 13)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit76" [sha224Accel.cpp:14]   --->   Operation 116 'br' 'br_ln14' <Predicate = (!icmp_ln12 & icmp_ln13 & trunc_ln12 == 12)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit76" [sha224Accel.cpp:14]   --->   Operation 117 'br' 'br_ln14' <Predicate = (!icmp_ln12 & icmp_ln13 & trunc_ln12 == 11)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit76" [sha224Accel.cpp:14]   --->   Operation 118 'br' 'br_ln14' <Predicate = (!icmp_ln12 & icmp_ln13 & trunc_ln12 == 10)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit76" [sha224Accel.cpp:14]   --->   Operation 119 'br' 'br_ln14' <Predicate = (!icmp_ln12 & icmp_ln13 & trunc_ln12 == 9)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit76" [sha224Accel.cpp:14]   --->   Operation 120 'br' 'br_ln14' <Predicate = (!icmp_ln12 & icmp_ln13 & trunc_ln12 == 8)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit76" [sha224Accel.cpp:14]   --->   Operation 121 'br' 'br_ln14' <Predicate = (!icmp_ln12 & icmp_ln13 & trunc_ln12 == 7)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit76" [sha224Accel.cpp:14]   --->   Operation 122 'br' 'br_ln14' <Predicate = (!icmp_ln12 & icmp_ln13 & trunc_ln12 == 6)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit76" [sha224Accel.cpp:14]   --->   Operation 123 'br' 'br_ln14' <Predicate = (!icmp_ln12 & icmp_ln13 & trunc_ln12 == 5)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit76" [sha224Accel.cpp:14]   --->   Operation 124 'br' 'br_ln14' <Predicate = (!icmp_ln12 & icmp_ln13 & trunc_ln12 == 4)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit76" [sha224Accel.cpp:14]   --->   Operation 125 'br' 'br_ln14' <Predicate = (!icmp_ln12 & icmp_ln13 & trunc_ln12 == 3)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit76" [sha224Accel.cpp:14]   --->   Operation 126 'br' 'br_ln14' <Predicate = (!icmp_ln12 & icmp_ln13 & trunc_ln12 == 2)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit76" [sha224Accel.cpp:14]   --->   Operation 127 'br' 'br_ln14' <Predicate = (!icmp_ln12 & icmp_ln13 & trunc_ln12 == 1)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit76" [sha224Accel.cpp:14]   --->   Operation 128 'br' 'br_ln14' <Predicate = (!icmp_ln12 & icmp_ln13 & trunc_ln12 == 0)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit76" [sha224Accel.cpp:14]   --->   Operation 129 'br' 'br_ln14' <Predicate = (!icmp_ln12 & icmp_ln13 & trunc_ln12 == 15)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (2.92ns)   --->   "%counter_4 = add i64 %counter_3, i64 1" [sha224Accel.cpp:12]   --->   Operation 130 'add' 'counter_4' <Predicate = (!icmp_ln12)> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (1.29ns)   --->   "%store_ln11 = store i9 %add_ln12, i9 %j" [sha224Accel.cpp:11]   --->   Operation 131 'store' 'store_ln11' <Predicate = (!icmp_ln12)> <Delay = 1.29>
ST_2 : Operation 132 [1/1] (1.29ns)   --->   "%store_ln4 = store i64 %counter_4, i64 %counter_1" [sha224Accel.cpp:4]   --->   Operation 132 'store' 'store_ln4' <Predicate = (!icmp_ln12)> <Delay = 1.29>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.body" [sha224Accel.cpp:12]   --->   Operation 133 'br' 'br_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%addSize_1_load = load i1 %addSize_1"   --->   Operation 155 'load' 'addSize_1_load' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %addSize_1_out, i1 %addSize_1_load"   --->   Operation 156 'write' 'write_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 157 'ret' 'ret_ln0' <Predicate = (icmp_ln12)> <Delay = 1.29>

State 3 <SV = 2> <Delay = 5.01>
ST_3 : Operation 134 [1/1] (1.29ns)   --->   "%store_ln8 = store i1 1, i1 %addSize_1" [sha224Accel.cpp:8]   --->   Operation 134 'store' 'store_ln8' <Predicate = (!icmp_ln13 & !icmp_ln15)> <Delay = 1.29>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 135 'br' 'br_ln0' <Predicate = (!icmp_ln13 & !icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.inc" [sha224Accel.cpp:17]   --->   Operation 136 'br' 'br_ln17' <Predicate = (!icmp_ln13 & icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] ( I:3.24ns O:3.24ns )   --->   "%bitstream_read = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %bitstream" [sha224Accel.cpp:14]   --->   Operation 137 'read' 'bitstream_read' <Predicate = (icmp_ln13)> <Delay = 3.24> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.24> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 138 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln14 = store i1 %bitstream_read, i5 %buffer_14_addr" [sha224Accel.cpp:14]   --->   Operation 138 'store' 'store_ln14' <Predicate = (icmp_ln13 & trunc_ln12 == 14)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 139 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln14 = store i1 %bitstream_read, i5 %buffer_13_addr" [sha224Accel.cpp:14]   --->   Operation 139 'store' 'store_ln14' <Predicate = (icmp_ln13 & trunc_ln12 == 13)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 140 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln14 = store i1 %bitstream_read, i5 %buffer_12_addr" [sha224Accel.cpp:14]   --->   Operation 140 'store' 'store_ln14' <Predicate = (icmp_ln13 & trunc_ln12 == 12)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 141 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln14 = store i1 %bitstream_read, i5 %buffer_11_addr" [sha224Accel.cpp:14]   --->   Operation 141 'store' 'store_ln14' <Predicate = (icmp_ln13 & trunc_ln12 == 11)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 142 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln14 = store i1 %bitstream_read, i5 %buffer_10_addr" [sha224Accel.cpp:14]   --->   Operation 142 'store' 'store_ln14' <Predicate = (icmp_ln13 & trunc_ln12 == 10)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 143 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln14 = store i1 %bitstream_read, i5 %buffer_9_addr" [sha224Accel.cpp:14]   --->   Operation 143 'store' 'store_ln14' <Predicate = (icmp_ln13 & trunc_ln12 == 9)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 144 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln14 = store i1 %bitstream_read, i5 %buffer_8_addr" [sha224Accel.cpp:14]   --->   Operation 144 'store' 'store_ln14' <Predicate = (icmp_ln13 & trunc_ln12 == 8)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 145 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln14 = store i1 %bitstream_read, i5 %buffer_7_addr" [sha224Accel.cpp:14]   --->   Operation 145 'store' 'store_ln14' <Predicate = (icmp_ln13 & trunc_ln12 == 7)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 146 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln14 = store i1 %bitstream_read, i5 %buffer_6_addr" [sha224Accel.cpp:14]   --->   Operation 146 'store' 'store_ln14' <Predicate = (icmp_ln13 & trunc_ln12 == 6)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 147 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln14 = store i1 %bitstream_read, i5 %buffer_5_addr" [sha224Accel.cpp:14]   --->   Operation 147 'store' 'store_ln14' <Predicate = (icmp_ln13 & trunc_ln12 == 5)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 148 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln14 = store i1 %bitstream_read, i5 %buffer_4_addr" [sha224Accel.cpp:14]   --->   Operation 148 'store' 'store_ln14' <Predicate = (icmp_ln13 & trunc_ln12 == 4)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 149 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln14 = store i1 %bitstream_read, i5 %buffer_3_addr" [sha224Accel.cpp:14]   --->   Operation 149 'store' 'store_ln14' <Predicate = (icmp_ln13 & trunc_ln12 == 3)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 150 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln14 = store i1 %bitstream_read, i5 %buffer_2_addr" [sha224Accel.cpp:14]   --->   Operation 150 'store' 'store_ln14' <Predicate = (icmp_ln13 & trunc_ln12 == 2)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 151 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln14 = store i1 %bitstream_read, i5 %buffer_1_addr" [sha224Accel.cpp:14]   --->   Operation 151 'store' 'store_ln14' <Predicate = (icmp_ln13 & trunc_ln12 == 1)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 152 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln14 = store i1 %bitstream_read, i5 %buffer_addr" [sha224Accel.cpp:14]   --->   Operation 152 'store' 'store_ln14' <Predicate = (icmp_ln13 & trunc_ln12 == 0)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 153 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln14 = store i1 %bitstream_read, i5 %buffer_15_addr" [sha224Accel.cpp:14]   --->   Operation 153 'store' 'store_ln14' <Predicate = (icmp_ln13 & trunc_ln12 == 15)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.inc" [sha224Accel.cpp:15]   --->   Operation 154 'br' 'br_ln15' <Predicate = (icmp_ln13)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.294ns
The critical path consists of the following:
	'alloca' operation 1 bit ('addSize', sha224Accel.cpp:8) [24]  (0.000 ns)
	'store' operation 0 bit ('store_ln8', sha224Accel.cpp:8) of variable 'addSize_read' on local variable 'addSize', sha224Accel.cpp:8 [29]  (1.294 ns)

 <State 2>: 4.689ns
The critical path consists of the following:
	'load' operation 64 bit ('counter', sha224Accel.cpp:12) on local variable 'counter', sha224Accel.cpp:4 [34]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln13', sha224Accel.cpp:13) [46]  (2.920 ns)
	'store' operation 0 bit ('store_ln18', sha224Accel.cpp:18) of constant 0 on array 'buffer_11' [79]  (1.769 ns)

 <State 3>: 5.015ns
The critical path consists of the following:
	fifo read operation ('bitstream_read', sha224Accel.cpp:14) on port 'bitstream' (sha224Accel.cpp:14) [173]  (3.246 ns)
	'store' operation 0 bit ('store_ln14', sha224Accel.cpp:14) of variable 'bitstream_read', sha224Accel.cpp:14 on array 'buffer_15' [221]  (1.769 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
