Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Wed Dec  8 16:30:30 2021
| Host         : ece05 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file ip_design_wrapper_timing_summary_routed.rpt -pb ip_design_wrapper_timing_summary_routed.pb -rpx ip_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ip_design_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      2496        
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-16  Warning   Large setup violation          292         
TIMING-18  Warning   Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -24.521    -6566.753                    292                 6104        0.011        0.000                      0                 6104        4.020        0.000                       0                  2416  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 40.500}     81.000          12.346          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -24.521    -6566.753                    292                 5135        0.011        0.000                      0                 5135        4.020        0.000                       0                  2416  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               0.428        0.000                      0                  969        0.756        0.000                      0                  969  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          292  Failing Endpoints,  Worst Slack      -24.521ns,  Total Violation    -6566.753ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -24.521ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.048ns  (logic 18.963ns (55.695%)  route 15.085ns (44.305%))
  Logic Levels:           27  (CARRY4=11 DSP48E1=4 LUT1=2 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.681     2.989    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X9Y46          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.419     3.408 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/Q
                         net (fo=10, routed)          0.868     4.276    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1_n_0
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[23]_P[14])
                                                      4.016     8.292 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13/P[14]
                         net (fo=2, routed)           0.753     9.045    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13__0[14]
    SLICE_X10Y50         LUT1 (Prop_lut1_I0_O)        0.124     9.169 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1/O
                         net (fo=13, routed)          0.816     9.985    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1_n_0
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[12]_P[15])
                                                      1.820    11.805 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24/P[15]
                         net (fo=2, routed)           1.358    13.163    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE40[1]
    SLICE_X13Y48         LUT3 (Prop_lut3_I2_O)        0.152    13.315 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_2/O
                         net (fo=2, routed)           0.826    14.141    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_2_n_0
    SLICE_X13Y48         LUT4 (Prop_lut4_I3_O)        0.332    14.473 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_5/O
                         net (fo=1, routed)           0.000    14.473    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_5_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.871 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry/CO[3]
                         net (fo=1, routed)           0.000    14.871    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.094 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry__0/O[0]
                         net (fo=2, routed)           0.929    16.022    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry__0_n_7
    SLICE_X17Y48         LUT3 (Prop_lut3_I0_O)        0.325    16.347 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3/O
                         net (fo=2, routed)           0.666    17.013    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3_n_0
    SLICE_X17Y48         LUT4 (Prop_lut4_I3_O)        0.326    17.339 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.339    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.979 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[3]
                         net (fo=3, routed)           0.959    18.938    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_4
    SLICE_X19Y30         LUT3 (Prop_lut3_I1_O)        0.306    19.244 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12/O
                         net (fo=2, routed)           0.875    20.120    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12_n_0
    SLICE_X20Y29         LUT5 (Prop_lut5_I1_O)        0.124    20.244 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_4/O
                         net (fo=2, routed)           0.415    20.659    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_4_n_0
    SLICE_X21Y29         LUT6 (Prop_lut6_I0_O)        0.124    20.783 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_8/O
                         net (fo=1, routed)           0.000    20.783    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_8_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.315 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.315    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.649 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__2/O[1]
                         net (fo=1, routed)           0.592    22.241    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[13]
    SLICE_X22Y28         LUT2 (Prop_lut2_I1_O)        0.303    22.544 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.544    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sync_reg_e_k_reg[15]_0[1]
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.124 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[2]
                         net (fo=4, routed)           0.696    23.820    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[14]
    SLICE_X22Y23         LUT2 (Prop_lut2_I1_O)        0.302    24.122 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_1/O
                         net (fo=1, routed)           0.000    24.122    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_1_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.523 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.523    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.857 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__3/O[1]
                         net (fo=160, routed)         1.210    26.067    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_B[14]_P[14])
                                                      3.835    29.902 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31/P[14]
                         net (fo=2, routed)           0.694    30.596    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31__0[14]
    SLICE_X35Y17         LUT1 (Prop_lut1_I0_O)        0.124    30.720 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1/O
                         net (fo=13, routed)          0.972    31.692    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[0]_P[18])
                                                      1.820    33.512 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25/P[18]
                         net (fo=2, routed)           1.462    34.974    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_n_87
    SLICE_X32Y30         LUT2 (Prop_lut2_I0_O)        0.124    35.098 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[14][4]_i_5/O
                         net (fo=1, routed)           0.000    35.098    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[14][4]_i_5_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.611 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.611    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][4]_i_1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.728 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.728    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][8]_i_1_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    36.043 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][12]_i_1/O[3]
                         net (fo=1, routed)           0.994    37.037    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][12]_i_1_n_4
    SLICE_X18Y38         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.497    12.689    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X18Y38         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/C
                         clock pessimism              0.230    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X18Y38         FDCE (Setup_fdce_C_D)       -0.250    12.516    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                         -37.037    
  -------------------------------------------------------------------
                         slack                                -24.521    

Slack (VIOLATED) :        -24.515ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.107ns  (logic 18.596ns (54.523%)  route 15.511ns (45.477%))
  Logic Levels:           25  (CARRY4=9 DSP48E1=4 LUT1=2 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.681     2.989    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X9Y46          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.419     3.408 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/Q
                         net (fo=10, routed)          0.868     4.276    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1_n_0
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[23]_P[14])
                                                      4.016     8.292 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13/P[14]
                         net (fo=2, routed)           0.753     9.045    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13__0[14]
    SLICE_X10Y50         LUT1 (Prop_lut1_I0_O)        0.124     9.169 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1/O
                         net (fo=13, routed)          0.816     9.985    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1_n_0
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[12]_P[15])
                                                      1.820    11.805 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24/P[15]
                         net (fo=2, routed)           1.358    13.163    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE40[1]
    SLICE_X13Y48         LUT3 (Prop_lut3_I2_O)        0.152    13.315 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_2/O
                         net (fo=2, routed)           0.826    14.141    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_2_n_0
    SLICE_X13Y48         LUT4 (Prop_lut4_I3_O)        0.332    14.473 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_5/O
                         net (fo=1, routed)           0.000    14.473    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_5_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.871 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry/CO[3]
                         net (fo=1, routed)           0.000    14.871    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.094 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry__0/O[0]
                         net (fo=2, routed)           0.929    16.022    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry__0_n_7
    SLICE_X17Y48         LUT3 (Prop_lut3_I0_O)        0.325    16.347 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3/O
                         net (fo=2, routed)           0.666    17.013    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3_n_0
    SLICE_X17Y48         LUT4 (Prop_lut4_I3_O)        0.326    17.339 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.339    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.979 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[3]
                         net (fo=3, routed)           0.959    18.938    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_4
    SLICE_X19Y30         LUT3 (Prop_lut3_I1_O)        0.306    19.244 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12/O
                         net (fo=2, routed)           0.875    20.120    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12_n_0
    SLICE_X20Y29         LUT5 (Prop_lut5_I1_O)        0.124    20.244 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_4/O
                         net (fo=2, routed)           0.415    20.659    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_4_n_0
    SLICE_X21Y29         LUT6 (Prop_lut6_I0_O)        0.124    20.783 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_8/O
                         net (fo=1, routed)           0.000    20.783    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_8_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.315 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.315    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.649 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__2/O[1]
                         net (fo=1, routed)           0.592    22.241    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[13]
    SLICE_X22Y28         LUT2 (Prop_lut2_I1_O)        0.303    22.544 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.544    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sync_reg_e_k_reg[15]_0[1]
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.124 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[2]
                         net (fo=4, routed)           0.696    23.820    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[14]
    SLICE_X22Y23         LUT2 (Prop_lut2_I1_O)        0.302    24.122 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_1/O
                         net (fo=1, routed)           0.000    24.122    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_1_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.523 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.523    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.857 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__3/O[1]
                         net (fo=160, routed)         1.210    26.067    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_B[14]_P[14])
                                                      3.835    29.902 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31/P[14]
                         net (fo=2, routed)           0.694    30.596    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31__0[14]
    SLICE_X35Y17         LUT1 (Prop_lut1_I0_O)        0.124    30.720 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1/O
                         net (fo=13, routed)          0.972    31.692    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[0]_P[15])
                                                      1.820    33.512 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25/P[15]
                         net (fo=2, routed)           1.300    34.813    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_n_90
    SLICE_X32Y29         LUT2 (Prop_lut2_I0_O)        0.124    34.937 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[14][0]_i_4/O
                         net (fo=1, routed)           0.000    34.937    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[14][0]_i_4_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.515 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][0]_i_1/O[2]
                         net (fo=1, routed)           1.581    37.096    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][0]_i_1_n_5
    SLICE_X10Y40         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.505    12.697    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X10Y40         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][2]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X10Y40         FDCE (Setup_fdce_C_D)       -0.193    12.581    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][2]
  -------------------------------------------------------------------
                         required time                         12.581    
                         arrival time                         -37.096    
  -------------------------------------------------------------------
                         slack                                -24.515    

Slack (VIOLATED) :        -24.497ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.024ns  (logic 18.971ns (55.758%)  route 15.053ns (44.242%))
  Logic Levels:           27  (CARRY4=11 DSP48E1=4 LUT1=2 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.681     2.989    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X9Y46          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.419     3.408 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/Q
                         net (fo=10, routed)          0.868     4.276    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1_n_0
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[23]_P[14])
                                                      4.016     8.292 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13/P[14]
                         net (fo=2, routed)           0.753     9.045    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13__0[14]
    SLICE_X10Y50         LUT1 (Prop_lut1_I0_O)        0.124     9.169 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1/O
                         net (fo=13, routed)          0.816     9.985    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1_n_0
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[12]_P[15])
                                                      1.820    11.805 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24/P[15]
                         net (fo=2, routed)           1.358    13.163    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE40[1]
    SLICE_X13Y48         LUT3 (Prop_lut3_I2_O)        0.152    13.315 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_2/O
                         net (fo=2, routed)           0.826    14.141    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_2_n_0
    SLICE_X13Y48         LUT4 (Prop_lut4_I3_O)        0.332    14.473 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_5/O
                         net (fo=1, routed)           0.000    14.473    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_5_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.871 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry/CO[3]
                         net (fo=1, routed)           0.000    14.871    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.094 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry__0/O[0]
                         net (fo=2, routed)           0.929    16.022    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry__0_n_7
    SLICE_X17Y48         LUT3 (Prop_lut3_I0_O)        0.325    16.347 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3/O
                         net (fo=2, routed)           0.666    17.013    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3_n_0
    SLICE_X17Y48         LUT4 (Prop_lut4_I3_O)        0.326    17.339 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.339    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.979 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[3]
                         net (fo=3, routed)           0.959    18.938    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_4
    SLICE_X19Y30         LUT3 (Prop_lut3_I1_O)        0.306    19.244 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12/O
                         net (fo=2, routed)           0.875    20.120    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12_n_0
    SLICE_X20Y29         LUT5 (Prop_lut5_I1_O)        0.124    20.244 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_4/O
                         net (fo=2, routed)           0.415    20.659    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_4_n_0
    SLICE_X21Y29         LUT6 (Prop_lut6_I0_O)        0.124    20.783 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_8/O
                         net (fo=1, routed)           0.000    20.783    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_8_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.315 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.315    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.649 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__2/O[1]
                         net (fo=1, routed)           0.592    22.241    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[13]
    SLICE_X22Y28         LUT2 (Prop_lut2_I1_O)        0.303    22.544 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.544    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sync_reg_e_k_reg[15]_0[1]
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.124 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[2]
                         net (fo=4, routed)           0.696    23.820    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[14]
    SLICE_X22Y23         LUT2 (Prop_lut2_I1_O)        0.302    24.122 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_1/O
                         net (fo=1, routed)           0.000    24.122    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_1_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.523 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.523    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.857 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__3/O[1]
                         net (fo=160, routed)         1.210    26.067    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_B[14]_P[14])
                                                      3.835    29.902 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31/P[14]
                         net (fo=2, routed)           0.694    30.596    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31__0[14]
    SLICE_X35Y17         LUT1 (Prop_lut1_I0_O)        0.124    30.720 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1/O
                         net (fo=13, routed)          0.972    31.692    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[0]_P[18])
                                                      1.820    33.512 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25/P[18]
                         net (fo=2, routed)           1.462    34.974    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_n_87
    SLICE_X32Y30         LUT2 (Prop_lut2_I0_O)        0.124    35.098 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[14][4]_i_5/O
                         net (fo=1, routed)           0.000    35.098    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[14][4]_i_5_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.611 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.611    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][4]_i_1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.728 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.728    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][8]_i_1_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.051 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][12]_i_1/O[1]
                         net (fo=1, routed)           0.962    37.013    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][12]_i_1_n_6
    SLICE_X21Y38         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.496    12.688    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X21Y38         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][13]/C
                         clock pessimism              0.230    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X21Y38         FDCE (Setup_fdce_C_D)       -0.249    12.516    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][13]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                         -37.013    
  -------------------------------------------------------------------
                         slack                                -24.497    

Slack (VIOLATED) :        -24.486ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        33.909ns  (logic 18.854ns (55.602%)  route 15.055ns (44.398%))
  Logic Levels:           26  (CARRY4=10 DSP48E1=4 LUT1=2 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.681     2.989    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X9Y46          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.419     3.408 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/Q
                         net (fo=10, routed)          0.868     4.276    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1_n_0
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[23]_P[14])
                                                      4.016     8.292 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13/P[14]
                         net (fo=2, routed)           0.753     9.045    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13__0[14]
    SLICE_X10Y50         LUT1 (Prop_lut1_I0_O)        0.124     9.169 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1/O
                         net (fo=13, routed)          0.816     9.985    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1_n_0
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[12]_P[15])
                                                      1.820    11.805 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24/P[15]
                         net (fo=2, routed)           1.358    13.163    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE40[1]
    SLICE_X13Y48         LUT3 (Prop_lut3_I2_O)        0.152    13.315 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_2/O
                         net (fo=2, routed)           0.826    14.141    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_2_n_0
    SLICE_X13Y48         LUT4 (Prop_lut4_I3_O)        0.332    14.473 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_5/O
                         net (fo=1, routed)           0.000    14.473    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_5_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.871 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry/CO[3]
                         net (fo=1, routed)           0.000    14.871    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.094 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry__0/O[0]
                         net (fo=2, routed)           0.929    16.022    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry__0_n_7
    SLICE_X17Y48         LUT3 (Prop_lut3_I0_O)        0.325    16.347 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3/O
                         net (fo=2, routed)           0.666    17.013    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3_n_0
    SLICE_X17Y48         LUT4 (Prop_lut4_I3_O)        0.326    17.339 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.339    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.979 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[3]
                         net (fo=3, routed)           0.959    18.938    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_4
    SLICE_X19Y30         LUT3 (Prop_lut3_I1_O)        0.306    19.244 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12/O
                         net (fo=2, routed)           0.875    20.120    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12_n_0
    SLICE_X20Y29         LUT5 (Prop_lut5_I1_O)        0.124    20.244 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_4/O
                         net (fo=2, routed)           0.415    20.659    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_4_n_0
    SLICE_X21Y29         LUT6 (Prop_lut6_I0_O)        0.124    20.783 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_8/O
                         net (fo=1, routed)           0.000    20.783    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_8_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.315 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.315    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.649 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__2/O[1]
                         net (fo=1, routed)           0.592    22.241    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[13]
    SLICE_X22Y28         LUT2 (Prop_lut2_I1_O)        0.303    22.544 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.544    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sync_reg_e_k_reg[15]_0[1]
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.124 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[2]
                         net (fo=4, routed)           0.696    23.820    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[14]
    SLICE_X22Y23         LUT2 (Prop_lut2_I1_O)        0.302    24.122 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_1/O
                         net (fo=1, routed)           0.000    24.122    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_1_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.523 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.523    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.857 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__3/O[1]
                         net (fo=160, routed)         1.210    26.067    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_B[14]_P[14])
                                                      3.835    29.902 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31/P[14]
                         net (fo=2, routed)           0.694    30.596    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31__0[14]
    SLICE_X35Y17         LUT1 (Prop_lut1_I0_O)        0.124    30.720 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1/O
                         net (fo=13, routed)          0.972    31.692    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[0]_P[18])
                                                      1.820    33.512 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25/P[18]
                         net (fo=2, routed)           1.462    34.974    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_n_87
    SLICE_X32Y30         LUT2 (Prop_lut2_I0_O)        0.124    35.098 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[14][4]_i_5/O
                         net (fo=1, routed)           0.000    35.098    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[14][4]_i_5_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.611 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.611    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][4]_i_1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.934 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][8]_i_1/O[1]
                         net (fo=1, routed)           0.964    36.898    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][8]_i_1_n_6
    SLICE_X23Y39         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.493    12.685    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X23Y39         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][9]/C
                         clock pessimism              0.130    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X23Y39         FDCE (Setup_fdce_C_D)       -0.249    12.412    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][9]
  -------------------------------------------------------------------
                         required time                         12.412    
                         arrival time                         -36.898    
  -------------------------------------------------------------------
                         slack                                -24.486    

Slack (VIOLATED) :        -24.473ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        33.895ns  (logic 18.846ns (55.601%)  route 15.049ns (44.399%))
  Logic Levels:           26  (CARRY4=10 DSP48E1=4 LUT1=2 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.681     2.989    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X9Y46          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.419     3.408 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/Q
                         net (fo=10, routed)          0.868     4.276    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1_n_0
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[23]_P[14])
                                                      4.016     8.292 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13/P[14]
                         net (fo=2, routed)           0.753     9.045    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13__0[14]
    SLICE_X10Y50         LUT1 (Prop_lut1_I0_O)        0.124     9.169 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1/O
                         net (fo=13, routed)          0.816     9.985    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1_n_0
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[12]_P[15])
                                                      1.820    11.805 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24/P[15]
                         net (fo=2, routed)           1.358    13.163    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE40[1]
    SLICE_X13Y48         LUT3 (Prop_lut3_I2_O)        0.152    13.315 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_2/O
                         net (fo=2, routed)           0.826    14.141    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_2_n_0
    SLICE_X13Y48         LUT4 (Prop_lut4_I3_O)        0.332    14.473 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_5/O
                         net (fo=1, routed)           0.000    14.473    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_5_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.871 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry/CO[3]
                         net (fo=1, routed)           0.000    14.871    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.094 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry__0/O[0]
                         net (fo=2, routed)           0.929    16.022    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry__0_n_7
    SLICE_X17Y48         LUT3 (Prop_lut3_I0_O)        0.325    16.347 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3/O
                         net (fo=2, routed)           0.666    17.013    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3_n_0
    SLICE_X17Y48         LUT4 (Prop_lut4_I3_O)        0.326    17.339 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.339    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.979 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[3]
                         net (fo=3, routed)           0.959    18.938    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_4
    SLICE_X19Y30         LUT3 (Prop_lut3_I1_O)        0.306    19.244 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12/O
                         net (fo=2, routed)           0.875    20.120    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12_n_0
    SLICE_X20Y29         LUT5 (Prop_lut5_I1_O)        0.124    20.244 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_4/O
                         net (fo=2, routed)           0.415    20.659    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_4_n_0
    SLICE_X21Y29         LUT6 (Prop_lut6_I0_O)        0.124    20.783 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_8/O
                         net (fo=1, routed)           0.000    20.783    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_8_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.315 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.315    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.649 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__2/O[1]
                         net (fo=1, routed)           0.592    22.241    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[13]
    SLICE_X22Y28         LUT2 (Prop_lut2_I1_O)        0.303    22.544 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.544    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sync_reg_e_k_reg[15]_0[1]
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.124 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[2]
                         net (fo=4, routed)           0.696    23.820    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[14]
    SLICE_X22Y23         LUT2 (Prop_lut2_I1_O)        0.302    24.122 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_1/O
                         net (fo=1, routed)           0.000    24.122    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_1_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.523 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.523    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.857 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__3/O[1]
                         net (fo=160, routed)         1.210    26.067    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_B[14]_P[14])
                                                      3.835    29.902 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31/P[14]
                         net (fo=2, routed)           0.694    30.596    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31__0[14]
    SLICE_X35Y17         LUT1 (Prop_lut1_I0_O)        0.124    30.720 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1/O
                         net (fo=13, routed)          0.972    31.692    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[0]_P[18])
                                                      1.820    33.512 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25/P[18]
                         net (fo=2, routed)           1.462    34.974    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_n_87
    SLICE_X32Y30         LUT2 (Prop_lut2_I0_O)        0.124    35.098 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[14][4]_i_5/O
                         net (fo=1, routed)           0.000    35.098    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[14][4]_i_5_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.611 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.611    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][4]_i_1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.926 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][8]_i_1/O[3]
                         net (fo=1, routed)           0.958    36.884    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][8]_i_1_n_4
    SLICE_X25Y39         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.493    12.685    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X25Y39         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][11]/C
                         clock pessimism              0.130    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X25Y39         FDCE (Setup_fdce_C_D)       -0.250    12.411    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][11]
  -------------------------------------------------------------------
                         required time                         12.411    
                         arrival time                         -36.884    
  -------------------------------------------------------------------
                         slack                                -24.473    

Slack (VIOLATED) :        -24.472ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.061ns  (logic 18.661ns (54.787%)  route 15.400ns (45.213%))
  Logic Levels:           25  (CARRY4=9 DSP48E1=4 LUT1=2 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.681     2.989    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X9Y46          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.419     3.408 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/Q
                         net (fo=10, routed)          0.868     4.276    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1_n_0
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[23]_P[14])
                                                      4.016     8.292 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13/P[14]
                         net (fo=2, routed)           0.753     9.045    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13__0[14]
    SLICE_X10Y50         LUT1 (Prop_lut1_I0_O)        0.124     9.169 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1/O
                         net (fo=13, routed)          0.816     9.985    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1_n_0
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[12]_P[15])
                                                      1.820    11.805 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24/P[15]
                         net (fo=2, routed)           1.358    13.163    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE40[1]
    SLICE_X13Y48         LUT3 (Prop_lut3_I2_O)        0.152    13.315 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_2/O
                         net (fo=2, routed)           0.826    14.141    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_2_n_0
    SLICE_X13Y48         LUT4 (Prop_lut4_I3_O)        0.332    14.473 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_5/O
                         net (fo=1, routed)           0.000    14.473    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_5_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.871 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry/CO[3]
                         net (fo=1, routed)           0.000    14.871    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.094 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry__0/O[0]
                         net (fo=2, routed)           0.929    16.022    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry__0_n_7
    SLICE_X17Y48         LUT3 (Prop_lut3_I0_O)        0.325    16.347 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3/O
                         net (fo=2, routed)           0.666    17.013    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3_n_0
    SLICE_X17Y48         LUT4 (Prop_lut4_I3_O)        0.326    17.339 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.339    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.979 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[3]
                         net (fo=3, routed)           0.959    18.938    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_4
    SLICE_X19Y30         LUT3 (Prop_lut3_I1_O)        0.306    19.244 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12/O
                         net (fo=2, routed)           0.875    20.120    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12_n_0
    SLICE_X20Y29         LUT5 (Prop_lut5_I1_O)        0.124    20.244 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_4/O
                         net (fo=2, routed)           0.415    20.659    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_4_n_0
    SLICE_X21Y29         LUT6 (Prop_lut6_I0_O)        0.124    20.783 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_8/O
                         net (fo=1, routed)           0.000    20.783    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_8_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.315 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.315    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.649 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__2/O[1]
                         net (fo=1, routed)           0.592    22.241    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[13]
    SLICE_X22Y28         LUT2 (Prop_lut2_I1_O)        0.303    22.544 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.544    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sync_reg_e_k_reg[15]_0[1]
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.124 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[2]
                         net (fo=4, routed)           0.696    23.820    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[14]
    SLICE_X22Y23         LUT2 (Prop_lut2_I1_O)        0.302    24.122 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_1/O
                         net (fo=1, routed)           0.000    24.122    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_1_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.523 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.523    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.857 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__3/O[1]
                         net (fo=160, routed)         1.210    26.067    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_B[14]_P[14])
                                                      3.835    29.902 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31/P[14]
                         net (fo=2, routed)           0.694    30.596    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31__0[14]
    SLICE_X35Y17         LUT1 (Prop_lut1_I0_O)        0.124    30.720 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1/O
                         net (fo=13, routed)          0.972    31.692    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[0]_P[15])
                                                      1.820    33.512 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25/P[15]
                         net (fo=2, routed)           1.300    34.813    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_n_90
    SLICE_X32Y29         LUT2 (Prop_lut2_I0_O)        0.124    34.937 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[14][0]_i_4/O
                         net (fo=1, routed)           0.000    34.937    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[14][0]_i_4_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    35.580 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][0]_i_1/O[3]
                         net (fo=1, routed)           1.470    37.050    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][0]_i_1_n_4
    SLICE_X10Y40         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.505    12.697    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X10Y40         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][3]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X10Y40         FDCE (Setup_fdce_C_D)       -0.196    12.578    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][3]
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                         -37.050    
  -------------------------------------------------------------------
                         slack                                -24.472    

Slack (VIOLATED) :        -24.464ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.004ns  (logic 18.790ns (55.258%)  route 15.214ns (44.742%))
  Logic Levels:           26  (CARRY4=10 DSP48E1=4 LUT1=2 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.681     2.989    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X9Y46          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.419     3.408 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/Q
                         net (fo=10, routed)          0.868     4.276    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1_n_0
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[23]_P[14])
                                                      4.016     8.292 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13/P[14]
                         net (fo=2, routed)           0.753     9.045    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13__0[14]
    SLICE_X10Y50         LUT1 (Prop_lut1_I0_O)        0.124     9.169 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1/O
                         net (fo=13, routed)          0.816     9.985    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1_n_0
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[12]_P[15])
                                                      1.820    11.805 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24/P[15]
                         net (fo=2, routed)           1.358    13.163    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE40[1]
    SLICE_X13Y48         LUT3 (Prop_lut3_I2_O)        0.152    13.315 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_2/O
                         net (fo=2, routed)           0.826    14.141    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_2_n_0
    SLICE_X13Y48         LUT4 (Prop_lut4_I3_O)        0.332    14.473 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_5/O
                         net (fo=1, routed)           0.000    14.473    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_5_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.871 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry/CO[3]
                         net (fo=1, routed)           0.000    14.871    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.094 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry__0/O[0]
                         net (fo=2, routed)           0.929    16.022    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry__0_n_7
    SLICE_X17Y48         LUT3 (Prop_lut3_I0_O)        0.325    16.347 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3/O
                         net (fo=2, routed)           0.666    17.013    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3_n_0
    SLICE_X17Y48         LUT4 (Prop_lut4_I3_O)        0.326    17.339 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.339    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.979 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[3]
                         net (fo=3, routed)           0.959    18.938    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_4
    SLICE_X19Y30         LUT3 (Prop_lut3_I1_O)        0.306    19.244 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12/O
                         net (fo=2, routed)           0.875    20.120    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12_n_0
    SLICE_X20Y29         LUT5 (Prop_lut5_I1_O)        0.124    20.244 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_4/O
                         net (fo=2, routed)           0.415    20.659    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_4_n_0
    SLICE_X21Y29         LUT6 (Prop_lut6_I0_O)        0.124    20.783 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_8/O
                         net (fo=1, routed)           0.000    20.783    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_8_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.315 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.315    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.649 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__2/O[1]
                         net (fo=1, routed)           0.592    22.241    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[13]
    SLICE_X22Y28         LUT2 (Prop_lut2_I1_O)        0.303    22.544 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.544    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sync_reg_e_k_reg[15]_0[1]
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.124 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[2]
                         net (fo=4, routed)           0.696    23.820    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[14]
    SLICE_X22Y23         LUT2 (Prop_lut2_I1_O)        0.302    24.122 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_1/O
                         net (fo=1, routed)           0.000    24.122    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_1_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.523 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.523    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.857 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__3/O[1]
                         net (fo=160, routed)         1.210    26.067    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_B[14]_P[14])
                                                      3.835    29.902 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31/P[14]
                         net (fo=2, routed)           0.694    30.596    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31__0[14]
    SLICE_X35Y17         LUT1 (Prop_lut1_I0_O)        0.124    30.720 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1/O
                         net (fo=13, routed)          0.972    31.692    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[0]_P[15])
                                                      1.820    33.512 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25/P[15]
                         net (fo=2, routed)           1.300    34.813    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_n_90
    SLICE_X32Y29         LUT2 (Prop_lut2_I0_O)        0.124    34.937 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[14][0]_i_4/O
                         net (fo=1, routed)           0.000    34.937    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[14][0]_i_4_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.470 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.470    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][0]_i_1_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.709 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][4]_i_1/O[2]
                         net (fo=1, routed)           1.284    36.993    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][4]_i_1_n_5
    SLICE_X19Y40         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.498    12.690    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X19Y40         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][6]/C
                         clock pessimism              0.230    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X19Y40         FDCE (Setup_fdce_C_D)       -0.238    12.529    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][6]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                         -36.993    
  -------------------------------------------------------------------
                         slack                                -24.464    

Slack (VIOLATED) :        -24.464ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.004ns  (logic 18.770ns (55.199%)  route 15.234ns (44.801%))
  Logic Levels:           26  (CARRY4=10 DSP48E1=4 LUT1=2 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.681     2.989    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X9Y46          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.419     3.408 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/Q
                         net (fo=10, routed)          0.868     4.276    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1_n_0
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[23]_P[14])
                                                      4.016     8.292 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13/P[14]
                         net (fo=2, routed)           0.753     9.045    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13__0[14]
    SLICE_X10Y50         LUT1 (Prop_lut1_I0_O)        0.124     9.169 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1/O
                         net (fo=13, routed)          0.816     9.985    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1_n_0
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[12]_P[15])
                                                      1.820    11.805 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24/P[15]
                         net (fo=2, routed)           1.358    13.163    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE40[1]
    SLICE_X13Y48         LUT3 (Prop_lut3_I2_O)        0.152    13.315 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_2/O
                         net (fo=2, routed)           0.826    14.141    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_2_n_0
    SLICE_X13Y48         LUT4 (Prop_lut4_I3_O)        0.332    14.473 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_5/O
                         net (fo=1, routed)           0.000    14.473    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_5_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.871 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry/CO[3]
                         net (fo=1, routed)           0.000    14.871    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.094 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry__0/O[0]
                         net (fo=2, routed)           0.929    16.022    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry__0_n_7
    SLICE_X17Y48         LUT3 (Prop_lut3_I0_O)        0.325    16.347 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3/O
                         net (fo=2, routed)           0.666    17.013    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3_n_0
    SLICE_X17Y48         LUT4 (Prop_lut4_I3_O)        0.326    17.339 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.339    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.979 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[3]
                         net (fo=3, routed)           0.959    18.938    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_4
    SLICE_X19Y30         LUT3 (Prop_lut3_I1_O)        0.306    19.244 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12/O
                         net (fo=2, routed)           0.875    20.120    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12_n_0
    SLICE_X20Y29         LUT5 (Prop_lut5_I1_O)        0.124    20.244 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_4/O
                         net (fo=2, routed)           0.415    20.659    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_4_n_0
    SLICE_X21Y29         LUT6 (Prop_lut6_I0_O)        0.124    20.783 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_8/O
                         net (fo=1, routed)           0.000    20.783    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_8_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.315 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.315    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.649 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__2/O[1]
                         net (fo=1, routed)           0.592    22.241    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[13]
    SLICE_X22Y28         LUT2 (Prop_lut2_I1_O)        0.303    22.544 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.544    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sync_reg_e_k_reg[15]_0[1]
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.124 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[2]
                         net (fo=4, routed)           0.696    23.820    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[14]
    SLICE_X22Y23         LUT2 (Prop_lut2_I1_O)        0.302    24.122 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_1/O
                         net (fo=1, routed)           0.000    24.122    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_1_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.523 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.523    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.857 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__3/O[1]
                         net (fo=160, routed)         1.210    26.067    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_B[14]_P[14])
                                                      3.835    29.902 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31/P[14]
                         net (fo=2, routed)           0.694    30.596    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31__0[14]
    SLICE_X35Y17         LUT1 (Prop_lut1_I0_O)        0.124    30.720 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1/O
                         net (fo=13, routed)          0.972    31.692    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[0]_P[18])
                                                      1.820    33.512 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25/P[18]
                         net (fo=2, routed)           1.462    34.974    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_n_87
    SLICE_X32Y30         LUT2 (Prop_lut2_I0_O)        0.124    35.098 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[14][4]_i_5/O
                         net (fo=1, routed)           0.000    35.098    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[14][4]_i_5_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.611 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.611    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][4]_i_1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.850 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][8]_i_1/O[2]
                         net (fo=1, routed)           1.143    36.993    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][8]_i_1_n_5
    SLICE_X19Y39         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.498    12.690    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X19Y39         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][10]/C
                         clock pessimism              0.230    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X19Y39         FDCE (Setup_fdce_C_D)       -0.238    12.529    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][10]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                         -36.993    
  -------------------------------------------------------------------
                         slack                                -24.464    

Slack (VIOLATED) :        -24.433ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        33.966ns  (logic 18.887ns (55.606%)  route 15.079ns (44.394%))
  Logic Levels:           27  (CARRY4=11 DSP48E1=4 LUT1=2 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.681     2.989    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X9Y46          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.419     3.408 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/Q
                         net (fo=10, routed)          0.868     4.276    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1_n_0
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[23]_P[14])
                                                      4.016     8.292 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13/P[14]
                         net (fo=2, routed)           0.753     9.045    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13__0[14]
    SLICE_X10Y50         LUT1 (Prop_lut1_I0_O)        0.124     9.169 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1/O
                         net (fo=13, routed)          0.816     9.985    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1_n_0
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[12]_P[15])
                                                      1.820    11.805 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24/P[15]
                         net (fo=2, routed)           1.358    13.163    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE40[1]
    SLICE_X13Y48         LUT3 (Prop_lut3_I2_O)        0.152    13.315 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_2/O
                         net (fo=2, routed)           0.826    14.141    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_2_n_0
    SLICE_X13Y48         LUT4 (Prop_lut4_I3_O)        0.332    14.473 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_5/O
                         net (fo=1, routed)           0.000    14.473    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_5_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.871 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry/CO[3]
                         net (fo=1, routed)           0.000    14.871    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.094 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry__0/O[0]
                         net (fo=2, routed)           0.929    16.022    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry__0_n_7
    SLICE_X17Y48         LUT3 (Prop_lut3_I0_O)        0.325    16.347 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3/O
                         net (fo=2, routed)           0.666    17.013    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3_n_0
    SLICE_X17Y48         LUT4 (Prop_lut4_I3_O)        0.326    17.339 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.339    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.979 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[3]
                         net (fo=3, routed)           0.959    18.938    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_4
    SLICE_X19Y30         LUT3 (Prop_lut3_I1_O)        0.306    19.244 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12/O
                         net (fo=2, routed)           0.875    20.120    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12_n_0
    SLICE_X20Y29         LUT5 (Prop_lut5_I1_O)        0.124    20.244 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_4/O
                         net (fo=2, routed)           0.415    20.659    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_4_n_0
    SLICE_X21Y29         LUT6 (Prop_lut6_I0_O)        0.124    20.783 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_8/O
                         net (fo=1, routed)           0.000    20.783    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_8_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.315 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.315    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.649 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__2/O[1]
                         net (fo=1, routed)           0.592    22.241    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[13]
    SLICE_X22Y28         LUT2 (Prop_lut2_I1_O)        0.303    22.544 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.544    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sync_reg_e_k_reg[15]_0[1]
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.124 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[2]
                         net (fo=4, routed)           0.696    23.820    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[14]
    SLICE_X22Y23         LUT2 (Prop_lut2_I1_O)        0.302    24.122 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_1/O
                         net (fo=1, routed)           0.000    24.122    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_1_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.523 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.523    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.857 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__3/O[1]
                         net (fo=160, routed)         1.210    26.067    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_B[14]_P[14])
                                                      3.835    29.902 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31/P[14]
                         net (fo=2, routed)           0.694    30.596    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31__0[14]
    SLICE_X35Y17         LUT1 (Prop_lut1_I0_O)        0.124    30.720 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1/O
                         net (fo=13, routed)          0.972    31.692    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[0]_P[18])
                                                      1.820    33.512 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25/P[18]
                         net (fo=2, routed)           1.462    34.974    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_n_87
    SLICE_X32Y30         LUT2 (Prop_lut2_I0_O)        0.124    35.098 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[14][4]_i_5/O
                         net (fo=1, routed)           0.000    35.098    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[14][4]_i_5_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.611 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.611    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][4]_i_1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.728 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.728    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][8]_i_1_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.967 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][12]_i_1/O[2]
                         net (fo=1, routed)           0.988    36.955    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][12]_i_1_n_5
    SLICE_X19Y38         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.497    12.689    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X19Y38         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][14]/C
                         clock pessimism              0.230    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X19Y38         FDCE (Setup_fdce_C_D)       -0.244    12.522    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][14]
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                         -36.955    
  -------------------------------------------------------------------
                         slack                                -24.433    

Slack (VIOLATED) :        -24.418ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        33.859ns  (logic 18.750ns (55.376%)  route 15.109ns (44.624%))
  Logic Levels:           26  (CARRY4=10 DSP48E1=4 LUT1=2 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.681     2.989    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X9Y46          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.419     3.408 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/Q
                         net (fo=10, routed)          0.868     4.276    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1_n_0
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[23]_P[14])
                                                      4.016     8.292 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13/P[14]
                         net (fo=2, routed)           0.753     9.045    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13__0[14]
    SLICE_X10Y50         LUT1 (Prop_lut1_I0_O)        0.124     9.169 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1/O
                         net (fo=13, routed)          0.816     9.985    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1_n_0
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[12]_P[15])
                                                      1.820    11.805 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24/P[15]
                         net (fo=2, routed)           1.358    13.163    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE40[1]
    SLICE_X13Y48         LUT3 (Prop_lut3_I2_O)        0.152    13.315 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_2/O
                         net (fo=2, routed)           0.826    14.141    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_2_n_0
    SLICE_X13Y48         LUT4 (Prop_lut4_I3_O)        0.332    14.473 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_5/O
                         net (fo=1, routed)           0.000    14.473    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_5_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.871 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry/CO[3]
                         net (fo=1, routed)           0.000    14.871    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.094 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry__0/O[0]
                         net (fo=2, routed)           0.929    16.022    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry__0_n_7
    SLICE_X17Y48         LUT3 (Prop_lut3_I0_O)        0.325    16.347 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3/O
                         net (fo=2, routed)           0.666    17.013    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3_n_0
    SLICE_X17Y48         LUT4 (Prop_lut4_I3_O)        0.326    17.339 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.339    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.979 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[3]
                         net (fo=3, routed)           0.959    18.938    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_4
    SLICE_X19Y30         LUT3 (Prop_lut3_I1_O)        0.306    19.244 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12/O
                         net (fo=2, routed)           0.875    20.120    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12_n_0
    SLICE_X20Y29         LUT5 (Prop_lut5_I1_O)        0.124    20.244 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_4/O
                         net (fo=2, routed)           0.415    20.659    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_4_n_0
    SLICE_X21Y29         LUT6 (Prop_lut6_I0_O)        0.124    20.783 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_8/O
                         net (fo=1, routed)           0.000    20.783    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_8_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.315 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.315    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.649 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__2/O[1]
                         net (fo=1, routed)           0.592    22.241    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[13]
    SLICE_X22Y28         LUT2 (Prop_lut2_I1_O)        0.303    22.544 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.544    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sync_reg_e_k_reg[15]_0[1]
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.124 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[2]
                         net (fo=4, routed)           0.696    23.820    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[14]
    SLICE_X22Y23         LUT2 (Prop_lut2_I1_O)        0.302    24.122 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_1/O
                         net (fo=1, routed)           0.000    24.122    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_1_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.523 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.523    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.857 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__3/O[1]
                         net (fo=160, routed)         1.210    26.067    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_B[14]_P[14])
                                                      3.835    29.902 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31/P[14]
                         net (fo=2, routed)           0.694    30.596    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31__0[14]
    SLICE_X35Y17         LUT1 (Prop_lut1_I0_O)        0.124    30.720 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1/O
                         net (fo=13, routed)          0.972    31.692    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[0]_P[18])
                                                      1.820    33.512 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25/P[18]
                         net (fo=2, routed)           1.462    34.974    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_n_87
    SLICE_X32Y30         LUT2 (Prop_lut2_I0_O)        0.124    35.098 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[14][4]_i_5/O
                         net (fo=1, routed)           0.000    35.098    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[14][4]_i_5_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.611 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.611    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][4]_i_1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.830 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][8]_i_1/O[0]
                         net (fo=1, routed)           1.019    36.848    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][8]_i_1_n_7
    SLICE_X23Y42         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.494    12.686    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X23Y42         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][8]/C
                         clock pessimism              0.130    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X23Y42         FDCE (Setup_fdce_C_D)       -0.232    12.430    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][8]
  -------------------------------------------------------------------
                         required time                         12.430    
                         arrival time                         -36.848    
  -------------------------------------------------------------------
                         slack                                -24.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.226ns (60.604%)  route 0.147ns (39.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.565     0.906    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y50         FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.128     1.034 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3_reg[9]/Q
                         net (fo=1, routed)           0.147     1.181    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3[9]
    SLICE_X11Y49         LUT6 (Prop_lut6_I2_O)        0.098     1.279 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     1.279    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X11Y49         FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.835     1.205    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y49         FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.092     1.268    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.246ns (61.200%)  route 0.156ns (38.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.567     0.908    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y49         FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.148     1.056 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q
                         net (fo=1, routed)           0.156     1.211    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[14]
    SLICE_X10Y50         LUT6 (Prop_lut6_I1_O)        0.098     1.309 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     1.309    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X10Y50         FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.834     1.204    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y50         FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.121     1.296    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_L_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.846%)  route 0.203ns (52.154%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.561     0.902    ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X22Y49         FDRE                                         r  ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_L_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_L_reg[2]/Q
                         net (fo=1, routed)           0.203     1.245    ip_design_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[23]_0[2]
    SLICE_X19Y49         LUT5 (Prop_lut5_I0_O)        0.045     1.290 r  ip_design_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[2]_i_1/O
                         net (fo=1, routed)           0.000     1.290    ip_design_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[2]
    SLICE_X19Y49         FDRE                                         r  ip_design_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.832     1.202    ip_design_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X19Y49         FDRE                                         r  ip_design_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism             -0.034     1.168    
    SLICE_X19Y49         FDRE (Hold_fdre_C_D)         0.092     1.260    ip_design_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_R_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.247ns (57.874%)  route 0.180ns (42.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.562     0.903    ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X16Y50         FDRE                                         r  ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_R_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.148     1.051 r  ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_R_reg[7]/Q
                         net (fo=1, routed)           0.180     1.230    ip_design_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[23][7]
    SLICE_X16Y49         LUT5 (Prop_lut5_I3_O)        0.099     1.329 r  ip_design_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[7]_i_1/O
                         net (fo=1, routed)           0.000     1.329    ip_design_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[7]
    SLICE_X16Y49         FDRE                                         r  ip_design_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.832     1.202    ip_design_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X16Y49         FDRE                                         r  ip_design_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X16Y49         FDRE (Hold_fdre_C_D)         0.120     1.293    ip_design_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.417%)  route 0.215ns (53.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.581     0.922    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X1Y54          FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[27]/Q
                         net (fo=1, routed)           0.215     1.277    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[27]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.322 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[27]_i_1__1/O
                         net (fo=1, routed)           0.000     1.322    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[27]_i_1__1_n_0
    SLICE_X1Y49          FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.852     1.222    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[27]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.092     1.285    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.248%)  route 0.224ns (51.752%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.561     0.902    ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X20Y49         FDRE                                         r  ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[12]/Q
                         net (fo=2, routed)           0.224     1.290    ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg_reg[23]_0[12]
    SLICE_X20Y50         LUT5 (Prop_lut5_I4_O)        0.045     1.335 r  ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.335    ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg[12]_i_1_n_0
    SLICE_X20Y50         FDRE                                         r  ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.830     1.200    ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/S_AXI_ACLK
    SLICE_X20Y50         FDRE                                         r  ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg_reg[12]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X20Y50         FDRE (Hold_fdre_C_D)         0.121     1.292    ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.916%)  route 0.210ns (62.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.561     0.902    ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/S_AXI_ACLK
    SLICE_X22Y48         FDRE                                         r  ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg_reg[6]/Q
                         net (fo=2, routed)           0.210     1.239    ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg_reg[23]_0[6]
    SLICE_X15Y49         FDRE                                         r  ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.832     1.202    ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/S_AXI_ACLK
    SLICE_X15Y49         FDRE                                         r  ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg_reg[7]/C
                         clock pessimism             -0.034     1.168    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.022     1.190    ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_L_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.275%)  route 0.215ns (62.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.559     0.900    ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/S_AXI_ACLK
    SLICE_X22Y50         FDRE                                         r  ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg_reg[6]/Q
                         net (fo=2, routed)           0.215     1.243    ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/ldata_reg[6]
    SLICE_X22Y47         FDRE                                         r  ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_L_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.829     1.199    ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X22Y47         FDRE                                         r  ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_L_reg[6]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X22Y47         FDRE (Hold_fdre_C_D)         0.019     1.189    ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_L_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.583     0.924    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y39          FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.113     1.178    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X4Y38          SRLC32E                                      r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.851     1.221    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y38          SRLC32E                                      r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.281     0.940    
    SLICE_X4Y38          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_L_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.078%)  route 0.191ns (59.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.559     0.900    ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/S_AXI_ACLK
    SLICE_X22Y50         FDRE                                         r  ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg_reg[4]/Q
                         net (fo=2, routed)           0.191     1.219    ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/ldata_reg[4]
    SLICE_X22Y47         FDRE                                         r  ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_L_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.829     1.199    ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X22Y47         FDRE                                         r  ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_L_reg[4]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X22Y47         FDRE (Hold_fdre_C_D)        -0.007     1.163    ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_L_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10   ip_design_i/nco_0/inst/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9    ip_design_i/nco_0/inst/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y40   ip_design_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y40   ip_design_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y41   ip_design_i/axi_gpio_0/U0/ip2bus_rdack_i_D1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y41   ip_design_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X13Y42   ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y40   ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y42   ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y42    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y42    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y42    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y42    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y42    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y42    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y43    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y43    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y42    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y42    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y42    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y42    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y42    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y42    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y42    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y42    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y43    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y43    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y42    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y42    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.756ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[10][15]_rep/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.897ns  (logic 0.580ns (6.519%)  route 8.317ns (93.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 12.665 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.674     2.982    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.414     4.852    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.976 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_cp_controller_cpstate[2]_i_2/O
                         net (fo=917, routed)         6.903    11.879    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X32Y75         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[10][15]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.473    12.665    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X32Y75         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[10][15]_rep/C
                         clock pessimism              0.116    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X32Y75         FDCE (Recov_fdce_C_CLR)     -0.319    12.308    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[10][15]_rep
  -------------------------------------------------------------------
                         required time                         12.308    
                         arrival time                         -11.879    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][15]_rep__0/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.726ns  (logic 0.580ns (6.647%)  route 8.146ns (93.353%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.674     2.982    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.414     4.852    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.976 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_cp_controller_cpstate[2]_i_2/O
                         net (fo=917, routed)         6.732    11.708    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X35Y4          FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][15]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.500    12.692    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X35Y4          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][15]_rep__0/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X35Y4          FDCE (Recov_fdce_C_CLR)     -0.405    12.263    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][15]_rep__0
  -------------------------------------------------------------------
                         required time                         12.263    
                         arrival time                         -11.708    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.591ns  (logic 0.580ns (6.751%)  route 8.011ns (93.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.674     2.982    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.414     4.852    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.976 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_cp_controller_cpstate[2]_i_2/O
                         net (fo=917, routed)         6.597    11.573    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X33Y73         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.475    12.667    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X33Y73         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][12]/C
                         clock pessimism              0.116    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X33Y73         FDCE (Recov_fdce_C_CLR)     -0.405    12.224    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][12]
  -------------------------------------------------------------------
                         required time                         12.224    
                         arrival time                         -11.573    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.591ns  (logic 0.580ns (6.751%)  route 8.011ns (93.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.674     2.982    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.414     4.852    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.976 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_cp_controller_cpstate[2]_i_2/O
                         net (fo=917, routed)         6.597    11.573    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X33Y73         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.475    12.667    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X33Y73         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][14]/C
                         clock pessimism              0.116    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X33Y73         FDCE (Recov_fdce_C_CLR)     -0.405    12.224    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][14]
  -------------------------------------------------------------------
                         required time                         12.224    
                         arrival time                         -11.573    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.591ns  (logic 0.580ns (6.751%)  route 8.011ns (93.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.674     2.982    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.414     4.852    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.976 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_cp_controller_cpstate[2]_i_2/O
                         net (fo=917, routed)         6.597    11.573    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X32Y73         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.475    12.667    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X32Y73         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][13]/C
                         clock pessimism              0.116    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X32Y73         FDCE (Recov_fdce_C_CLR)     -0.319    12.310    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][13]
  -------------------------------------------------------------------
                         required time                         12.310    
                         arrival time                         -11.573    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][15]_rep__0/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.591ns  (logic 0.580ns (6.751%)  route 8.011ns (93.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.674     2.982    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.414     4.852    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.976 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_cp_controller_cpstate[2]_i_2/O
                         net (fo=917, routed)         6.597    11.573    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X32Y73         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][15]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.475    12.667    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X32Y73         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][15]_rep__0/C
                         clock pessimism              0.116    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X32Y73         FDCE (Recov_fdce_C_CLR)     -0.319    12.310    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][15]_rep__0
  -------------------------------------------------------------------
                         required time                         12.310    
                         arrival time                         -11.573    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.440ns  (logic 0.580ns (6.872%)  route 7.860ns (93.128%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.674     2.982    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.414     4.852    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.976 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_cp_controller_cpstate[2]_i_2/O
                         net (fo=917, routed)         6.446    11.422    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X33Y71         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.478    12.670    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X33Y71         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][1]/C
                         clock pessimism              0.116    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X33Y71         FDCE (Recov_fdce_C_CLR)     -0.405    12.227    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][1]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                         -11.422    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.440ns  (logic 0.580ns (6.872%)  route 7.860ns (93.128%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.674     2.982    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.414     4.852    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.976 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_cp_controller_cpstate[2]_i_2/O
                         net (fo=917, routed)         6.446    11.422    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X33Y71         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.478    12.670    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X33Y71         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][4]/C
                         clock pessimism              0.116    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X33Y71         FDCE (Recov_fdce_C_CLR)     -0.405    12.227    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][4]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                         -11.422    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.435ns  (logic 0.580ns (6.876%)  route 7.855ns (93.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.674     2.982    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.414     4.852    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.976 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_cp_controller_cpstate[2]_i_2/O
                         net (fo=917, routed)         6.441    11.417    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X33Y72         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.476    12.668    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X33Y72         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][8]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.154    12.630    
    SLICE_X33Y72         FDCE (Recov_fdce_C_CLR)     -0.405    12.225    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][8]
  -------------------------------------------------------------------
                         required time                         12.225    
                         arrival time                         -11.417    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][7]_replica/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.464ns  (logic 0.580ns (6.852%)  route 7.884ns (93.148%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.674     2.982    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.414     4.852    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.976 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_cp_controller_cpstate[2]_i_2/O
                         net (fo=917, routed)         6.470    11.446    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X33Y1          FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][7]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        1.501    12.693    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X33Y1          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][7]_replica/C
                         clock pessimism              0.130    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X33Y1          FDCE (Recov_fdce_C_CLR)     -0.405    12.264    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][7]_replica
  -------------------------------------------------------------------
                         required time                         12.264    
                         arrival time                         -11.446    
  -------------------------------------------------------------------
                         slack                                  0.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.190ns (30.214%)  route 0.439ns (69.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.563     0.904    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.150     1.194    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.049     1.243 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_axi_lite_wstate[0]_i_2/O
                         net (fo=52, routed)          0.289     1.532    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset_0
    SLICE_X16Y39         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.829     1.199    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X16Y39         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[0]/C
                         clock pessimism             -0.281     0.918    
    SLICE_X16Y39         FDCE (Remov_fdce_C_CLR)     -0.141     0.777    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.190ns (30.214%)  route 0.439ns (69.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.563     0.904    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.150     1.194    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.049     1.243 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_axi_lite_wstate[0]_i_2/O
                         net (fo=52, routed)          0.289     1.532    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset_0
    SLICE_X16Y39         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.829     1.199    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X16Y39         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[1]/C
                         clock pessimism             -0.281     0.918    
    SLICE_X16Y39         FDCE (Remov_fdce_C_CLR)     -0.141     0.777    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.190ns (30.214%)  route 0.439ns (69.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.563     0.904    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.150     1.194    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.049     1.243 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_axi_lite_wstate[0]_i_2/O
                         net (fo=52, routed)          0.289     1.532    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset_0
    SLICE_X16Y39         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.829     1.199    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X16Y39         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[3]/C
                         clock pessimism             -0.281     0.918    
    SLICE_X16Y39         FDCE (Remov_fdce_C_CLR)     -0.141     0.777    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.190ns (30.214%)  route 0.439ns (69.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.563     0.904    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.150     1.194    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.049     1.243 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_axi_lite_wstate[0]_i_2/O
                         net (fo=52, routed)          0.289     1.532    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset_0
    SLICE_X16Y39         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.829     1.199    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X16Y39         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[9]/C
                         clock pessimism             -0.281     0.918    
    SLICE_X16Y39         FDCE (Remov_fdce_C_CLR)     -0.141     0.777    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/wdata_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.190ns (28.450%)  route 0.478ns (71.550%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.563     0.904    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.150     1.194    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.049     1.243 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_axi_lite_wstate[0]_i_2/O
                         net (fo=52, routed)          0.328     1.571    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset_0
    SLICE_X20Y44         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/wdata_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.830     1.200    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X20Y44         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/wdata_reg[11]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X20Y44         FDCE (Remov_fdce_C_CLR)     -0.141     0.797    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/wdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/wdata_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.190ns (28.450%)  route 0.478ns (71.550%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.563     0.904    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.150     1.194    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.049     1.243 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_axi_lite_wstate[0]_i_2/O
                         net (fo=52, routed)          0.328     1.571    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset_0
    SLICE_X20Y44         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/wdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.830     1.200    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X20Y44         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/wdata_reg[1]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X20Y44         FDCE (Remov_fdce_C_CLR)     -0.141     0.797    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/wdata_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.190ns (28.450%)  route 0.478ns (71.550%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.563     0.904    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.150     1.194    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.049     1.243 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_axi_lite_wstate[0]_i_2/O
                         net (fo=52, routed)          0.328     1.571    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset_0
    SLICE_X20Y44         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/wdata_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.830     1.200    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X20Y44         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/wdata_reg[2]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X20Y44         FDCE (Remov_fdce_C_CLR)     -0.141     0.797    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/wdata_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.190ns (28.450%)  route 0.478ns (71.550%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.563     0.904    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.150     1.194    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.049     1.243 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_axi_lite_wstate[0]_i_2/O
                         net (fo=52, routed)          0.328     1.571    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset_0
    SLICE_X20Y44         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/wdata_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.830     1.200    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X20Y44         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/wdata_reg[3]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X20Y44         FDCE (Remov_fdce_C_CLR)     -0.141     0.797    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.781ns  (arrival time - required time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.190ns (30.214%)  route 0.439ns (69.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.563     0.904    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.150     1.194    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.049     1.243 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_axi_lite_wstate[0]_i_2/O
                         net (fo=52, routed)          0.289     1.532    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset_0
    SLICE_X17Y39         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.829     1.199    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X17Y39         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[14]/C
                         clock pessimism             -0.281     0.918    
    SLICE_X17Y39         FDCE (Remov_fdce_C_CLR)     -0.166     0.752    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.781ns  (arrival time - required time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.190ns (30.214%)  route 0.439ns (69.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.563     0.904    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.150     1.194    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.049     1.243 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_axi_lite_wstate[0]_i_2/O
                         net (fo=52, routed)          0.289     1.532    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset_0
    SLICE_X17Y39         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2416, routed)        0.829     1.199    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X17Y39         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[2]/C
                         clock pessimism             -0.281     0.918    
    SLICE_X17Y39         FDCE (Remov_fdce_C_CLR)     -0.166     0.752    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.781    





