Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Apr 06 11:53:55 2022
| Host         : Eleclab86 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AHBliteTop_timing_summary_routed.rpt -rpx AHBliteTop_timing_summary_routed.rpx
| Design       : AHBliteTop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.700        0.000                      0                 4594        0.039        0.000                      0                 4594        3.000        0.000                       0                  1583  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        2.700        0.000                      0                 3753        0.039        0.000                      0                 3753        9.500        0.000                       0                  1579  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        9.773        0.000                      0                  841        1.054        0.000                      0                  841  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.700ns  (required time - arrival time)
  Source:                 cpu/u_logic/H3d3z4_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/rConflict_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.727ns  (logic 5.100ns (30.490%)  route 11.627ns (69.510%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 18.048 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.625    -2.422    cpu/u_logic/HCLK
    SLICE_X64Y83         FDPE                                         r  cpu/u_logic/H3d3z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDPE (Prop_fdpe_C_Q)         0.456    -1.966 r  cpu/u_logic/H3d3z4_reg/Q
                         net (fo=179, routed)         1.670    -0.296    cpu/u_logic/H3d3z4
    SLICE_X63Y97         LUT4 (Prop_lut4_I1_O)        0.152    -0.144 r  cpu/u_logic/HWDATA[31]_INST_0_i_28/O
                         net (fo=13, routed)          1.173     1.029    cpu/u_logic/HWDATA[31]_INST_0_i_28_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I1_O)        0.326     1.355 f  cpu/u_logic/HWDATA[30]_INST_0_i_29/O
                         net (fo=1, routed)           0.402     1.757    cpu/u_logic/HWDATA[30]_INST_0_i_29_n_0
    SLICE_X59Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.881 f  cpu/u_logic/HWDATA[30]_INST_0_i_14/O
                         net (fo=2, routed)           0.876     2.758    cpu/u_logic/HWDATA[30]_INST_0_i_14_n_0
    SLICE_X59Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.882 r  cpu/u_logic/HWDATA[30]_INST_0_i_3/O
                         net (fo=9, routed)           0.891     3.773    cpu/u_logic/HWDATA[30]_INST_0_i_3_n_0
    SLICE_X71Y84         LUT4 (Prop_lut4_I3_O)        0.120     3.893 r  cpu/u_logic/Lq03z4_i_14/O
                         net (fo=3, routed)           0.701     4.595    cpu/u_logic/Lq03z4_i_14_n_0
    SLICE_X71Y87         LUT3 (Prop_lut3_I2_O)        0.327     4.922 r  cpu/u_logic/HADDR[6]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     4.922    cpu/u_logic/HADDR[6]_INST_0_i_36_n_0
    SLICE_X71Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  cpu/u_logic/HADDR[6]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.323    cpu/u_logic/HADDR[6]_INST_0_i_21_n_0
    SLICE_X71Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.437 r  cpu/u_logic/HADDR[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.437    cpu/u_logic/HADDR[10]_INST_0_i_14_n_0
    SLICE_X71Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.551 r  cpu/u_logic/HADDR[13]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.551    cpu/u_logic/HADDR[13]_INST_0_i_15_n_0
    SLICE_X71Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.885 r  cpu/u_logic/HADDR[18]_INST_0_i_15/O[1]
                         net (fo=1, routed)           0.571     6.456    cpu/u_logic/p_1_in1_in[15]
    SLICE_X70Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     7.292 r  cpu/u_logic/HADDR[18]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.292    cpu/u_logic/HADDR[18]_INST_0_i_2_n_0
    SLICE_X70Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.409 r  cpu/u_logic/HADDR[22]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.409    cpu/u_logic/HADDR[22]_INST_0_i_2_n_0
    SLICE_X70Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.526 r  cpu/u_logic/HADDR[26]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.526    cpu/u_logic/HADDR[26]_INST_0_i_2_n_0
    SLICE_X70Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.841 r  cpu/u_logic/HADDR[28]_INST_0_i_3/O[3]
                         net (fo=4, routed)           0.871     8.712    cpu/u_logic/p_0_in52_in
    SLICE_X76Y94         LUT2 (Prop_lut2_I0_O)        0.307     9.019 r  cpu/u_logic/HADDR[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.435     9.454    cpu/u_logic/HADDR[30]_INST_0_i_2_n_0
    SLICE_X74Y95         LUT4 (Prop_lut4_I3_O)        0.116     9.570 f  cpu/u_logic/HTRANS[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.626    10.196    cpu/u_logic/HTRANS[1]_INST_0_i_9_n_0
    SLICE_X74Y96         LUT2 (Prop_lut2_I0_O)        0.328    10.524 f  cpu/u_logic/HTRANS[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.849    11.373    cpu/u_logic/HTRANS[1]_INST_0_i_5_n_0
    SLICE_X74Y85         LUT6 (Prop_lut6_I4_O)        0.124    11.497 f  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=3, routed)           0.669    12.166    RAM/HTRANS[0]
    SLICE_X77Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.290 f  RAM/rActive_i_1/O
                         net (fo=2, routed)           1.110    13.400    RAM/active
    SLICE_X76Y73         LUT6 (Prop_lut6_I5_O)        0.124    13.524 r  RAM/rConflict[3]_i_1/O
                         net (fo=4, routed)           0.781    14.305    RAM/rConflict[3]_i_1_n_0
    SLICE_X74Y69         FDRE                                         r  RAM/rConflict_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.586    18.048    RAM/clk_out1
    SLICE_X74Y69         FDRE                                         r  RAM/rConflict_reg[2]/C
                         clock pessimism             -0.430    17.618    
                         clock uncertainty           -0.089    17.530    
    SLICE_X74Y69         FDRE (Setup_fdre_C_R)       -0.524    17.006    RAM/rConflict_reg[2]
  -------------------------------------------------------------------
                         required time                         17.006    
                         arrival time                         -14.305    
  -------------------------------------------------------------------
                         slack                                  2.700    

Slack (MET) :             2.700ns  (required time - arrival time)
  Source:                 cpu/u_logic/H3d3z4_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/rConflict_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.727ns  (logic 5.100ns (30.490%)  route 11.627ns (69.510%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 18.048 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.625    -2.422    cpu/u_logic/HCLK
    SLICE_X64Y83         FDPE                                         r  cpu/u_logic/H3d3z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDPE (Prop_fdpe_C_Q)         0.456    -1.966 r  cpu/u_logic/H3d3z4_reg/Q
                         net (fo=179, routed)         1.670    -0.296    cpu/u_logic/H3d3z4
    SLICE_X63Y97         LUT4 (Prop_lut4_I1_O)        0.152    -0.144 r  cpu/u_logic/HWDATA[31]_INST_0_i_28/O
                         net (fo=13, routed)          1.173     1.029    cpu/u_logic/HWDATA[31]_INST_0_i_28_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I1_O)        0.326     1.355 f  cpu/u_logic/HWDATA[30]_INST_0_i_29/O
                         net (fo=1, routed)           0.402     1.757    cpu/u_logic/HWDATA[30]_INST_0_i_29_n_0
    SLICE_X59Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.881 f  cpu/u_logic/HWDATA[30]_INST_0_i_14/O
                         net (fo=2, routed)           0.876     2.758    cpu/u_logic/HWDATA[30]_INST_0_i_14_n_0
    SLICE_X59Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.882 r  cpu/u_logic/HWDATA[30]_INST_0_i_3/O
                         net (fo=9, routed)           0.891     3.773    cpu/u_logic/HWDATA[30]_INST_0_i_3_n_0
    SLICE_X71Y84         LUT4 (Prop_lut4_I3_O)        0.120     3.893 r  cpu/u_logic/Lq03z4_i_14/O
                         net (fo=3, routed)           0.701     4.595    cpu/u_logic/Lq03z4_i_14_n_0
    SLICE_X71Y87         LUT3 (Prop_lut3_I2_O)        0.327     4.922 r  cpu/u_logic/HADDR[6]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     4.922    cpu/u_logic/HADDR[6]_INST_0_i_36_n_0
    SLICE_X71Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  cpu/u_logic/HADDR[6]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.323    cpu/u_logic/HADDR[6]_INST_0_i_21_n_0
    SLICE_X71Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.437 r  cpu/u_logic/HADDR[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.437    cpu/u_logic/HADDR[10]_INST_0_i_14_n_0
    SLICE_X71Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.551 r  cpu/u_logic/HADDR[13]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.551    cpu/u_logic/HADDR[13]_INST_0_i_15_n_0
    SLICE_X71Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.885 r  cpu/u_logic/HADDR[18]_INST_0_i_15/O[1]
                         net (fo=1, routed)           0.571     6.456    cpu/u_logic/p_1_in1_in[15]
    SLICE_X70Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     7.292 r  cpu/u_logic/HADDR[18]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.292    cpu/u_logic/HADDR[18]_INST_0_i_2_n_0
    SLICE_X70Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.409 r  cpu/u_logic/HADDR[22]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.409    cpu/u_logic/HADDR[22]_INST_0_i_2_n_0
    SLICE_X70Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.526 r  cpu/u_logic/HADDR[26]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.526    cpu/u_logic/HADDR[26]_INST_0_i_2_n_0
    SLICE_X70Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.841 r  cpu/u_logic/HADDR[28]_INST_0_i_3/O[3]
                         net (fo=4, routed)           0.871     8.712    cpu/u_logic/p_0_in52_in
    SLICE_X76Y94         LUT2 (Prop_lut2_I0_O)        0.307     9.019 r  cpu/u_logic/HADDR[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.435     9.454    cpu/u_logic/HADDR[30]_INST_0_i_2_n_0
    SLICE_X74Y95         LUT4 (Prop_lut4_I3_O)        0.116     9.570 f  cpu/u_logic/HTRANS[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.626    10.196    cpu/u_logic/HTRANS[1]_INST_0_i_9_n_0
    SLICE_X74Y96         LUT2 (Prop_lut2_I0_O)        0.328    10.524 f  cpu/u_logic/HTRANS[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.849    11.373    cpu/u_logic/HTRANS[1]_INST_0_i_5_n_0
    SLICE_X74Y85         LUT6 (Prop_lut6_I4_O)        0.124    11.497 f  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=3, routed)           0.669    12.166    RAM/HTRANS[0]
    SLICE_X77Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.290 f  RAM/rActive_i_1/O
                         net (fo=2, routed)           1.110    13.400    RAM/active
    SLICE_X76Y73         LUT6 (Prop_lut6_I5_O)        0.124    13.524 r  RAM/rConflict[3]_i_1/O
                         net (fo=4, routed)           0.781    14.305    RAM/rConflict[3]_i_1_n_0
    SLICE_X74Y69         FDRE                                         r  RAM/rConflict_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.586    18.048    RAM/clk_out1
    SLICE_X74Y69         FDRE                                         r  RAM/rConflict_reg[3]/C
                         clock pessimism             -0.430    17.618    
                         clock uncertainty           -0.089    17.530    
    SLICE_X74Y69         FDRE (Setup_fdre_C_R)       -0.524    17.006    RAM/rConflict_reg[3]
  -------------------------------------------------------------------
                         required time                         17.006    
                         arrival time                         -14.305    
  -------------------------------------------------------------------
                         slack                                  2.700    

Slack (MET) :             2.721ns  (required time - arrival time)
  Source:                 cpu/u_logic/Wuq2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Y6o2z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.933ns  (logic 3.385ns (19.991%)  route 13.548ns (80.009%))
  Logic Levels:           14  (LUT3=5 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 17.956 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.721    -2.326    cpu/u_logic/HCLK
    SLICE_X82Y82         FDCE                                         r  cpu/u_logic/Wuq2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDCE (Prop_fdce_C_Q)         0.419    -1.907 f  cpu/u_logic/Wuq2z4_reg/Q
                         net (fo=13, routed)          1.226    -0.681    cpu/u_logic/Wuq2z4
    SLICE_X84Y75         LUT6 (Prop_lut6_I1_O)        0.299    -0.382 r  cpu/u_logic/G9w2z4_i_19/O
                         net (fo=7, routed)           0.547     0.165    cpu/u_logic/G9w2z4_i_19_n_0
    SLICE_X84Y75         LUT3 (Prop_lut3_I0_O)        0.124     0.289 r  cpu/u_logic/G9w2z4_i_18/O
                         net (fo=37, routed)          0.877     1.166    cpu/u_logic/G9w2z4_i_18_n_0
    SLICE_X80Y72         LUT3 (Prop_lut3_I2_O)        0.124     1.290 f  cpu/u_logic/G9w2z4_i_16/O
                         net (fo=37, routed)          0.991     2.280    cpu/u_logic/G9w2z4_i_16_n_0
    SLICE_X86Y73         LUT4 (Prop_lut4_I0_O)        0.119     2.399 f  cpu/u_logic/Kaf3z4_i_62/O
                         net (fo=18, routed)          0.633     3.032    cpu/u_logic/Kaf3z4_i_62_n_0
    SLICE_X89Y73         LUT5 (Prop_lut5_I3_O)        0.326     3.358 r  cpu/u_logic/Lbn2z4_i_8/O
                         net (fo=4, routed)           1.041     4.399    cpu/u_logic/Lbn2z4_i_8_n_0
    SLICE_X88Y73         LUT6 (Prop_lut6_I1_O)        0.326     4.725 r  cpu/u_logic/Owq2z4_i_8/O
                         net (fo=27, routed)          1.220     5.944    cpu/u_logic/Owq2z4_i_8_n_0
    SLICE_X80Y70         LUT3 (Prop_lut3_I0_O)        0.116     6.060 f  cpu/u_logic/Owq2z4_i_28/O
                         net (fo=4, routed)           1.286     7.347    cpu/u_logic/Owq2z4_i_28_n_0
    SLICE_X85Y75         LUT3 (Prop_lut3_I0_O)        0.356     7.703 f  cpu/u_logic/Owq2z4_i_11/O
                         net (fo=3, routed)           0.758     8.461    cpu/u_logic/Owq2z4_i_11_n_0
    SLICE_X78Y74         LUT6 (Prop_lut6_I5_O)        0.326     8.787 f  cpu/u_logic/Owq2z4_i_4/O
                         net (fo=3, routed)           0.829     9.616    cpu/u_logic/Owq2z4_i_4_n_0
    SLICE_X79Y75         LUT6 (Prop_lut6_I1_O)        0.124     9.740 f  cpu/u_logic/Owq2z4_i_3/O
                         net (fo=3, routed)           0.449    10.189    cpu/u_logic/Owq2z4_i_3_n_0
    SLICE_X79Y78         LUT6 (Prop_lut6_I2_O)        0.124    10.313 f  cpu/u_logic/Ek03z4_i_26/O
                         net (fo=1, routed)           0.791    11.104    cpu/u_logic/Ek03z4_i_26_n_0
    SLICE_X80Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.228 f  cpu/u_logic/Ek03z4_i_11/O
                         net (fo=6, routed)           0.680    11.908    cpu/u_logic/Ek03z4_i_11_n_0
    SLICE_X81Y87         LUT3 (Prop_lut3_I0_O)        0.152    12.060 f  cpu/u_logic/I113z4_i_3/O
                         net (fo=2, routed)           0.699    12.759    cpu/u_logic/I113z4_i_3_n_0
    SLICE_X76Y91         LUT5 (Prop_lut5_I1_O)        0.326    13.085 r  cpu/u_logic/I113z4_i_1/O
                         net (fo=16, routed)          1.522    14.607    cpu/u_logic/Qz0wx4
    SLICE_X62Y105        FDPE                                         r  cpu/u_logic/Y6o2z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.495    17.956    cpu/u_logic/HCLK
    SLICE_X62Y105        FDPE                                         r  cpu/u_logic/Y6o2z4_reg/C
                         clock pessimism             -0.509    17.448    
                         clock uncertainty           -0.089    17.359    
    SLICE_X62Y105        FDPE (Setup_fdpe_C_D)       -0.031    17.328    cpu/u_logic/Y6o2z4_reg
  -------------------------------------------------------------------
                         required time                         17.328    
                         arrival time                         -14.607    
  -------------------------------------------------------------------
                         slack                                  2.721    

Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 cpu/u_logic/Wuq2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Skv2z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.794ns  (logic 3.385ns (20.156%)  route 13.409ns (79.844%))
  Logic Levels:           14  (LUT3=5 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 17.956 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.721    -2.326    cpu/u_logic/HCLK
    SLICE_X82Y82         FDCE                                         r  cpu/u_logic/Wuq2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDCE (Prop_fdce_C_Q)         0.419    -1.907 f  cpu/u_logic/Wuq2z4_reg/Q
                         net (fo=13, routed)          1.226    -0.681    cpu/u_logic/Wuq2z4
    SLICE_X84Y75         LUT6 (Prop_lut6_I1_O)        0.299    -0.382 r  cpu/u_logic/G9w2z4_i_19/O
                         net (fo=7, routed)           0.547     0.165    cpu/u_logic/G9w2z4_i_19_n_0
    SLICE_X84Y75         LUT3 (Prop_lut3_I0_O)        0.124     0.289 r  cpu/u_logic/G9w2z4_i_18/O
                         net (fo=37, routed)          0.877     1.166    cpu/u_logic/G9w2z4_i_18_n_0
    SLICE_X80Y72         LUT3 (Prop_lut3_I2_O)        0.124     1.290 f  cpu/u_logic/G9w2z4_i_16/O
                         net (fo=37, routed)          0.991     2.280    cpu/u_logic/G9w2z4_i_16_n_0
    SLICE_X86Y73         LUT4 (Prop_lut4_I0_O)        0.119     2.399 f  cpu/u_logic/Kaf3z4_i_62/O
                         net (fo=18, routed)          0.633     3.032    cpu/u_logic/Kaf3z4_i_62_n_0
    SLICE_X89Y73         LUT5 (Prop_lut5_I3_O)        0.326     3.358 r  cpu/u_logic/Lbn2z4_i_8/O
                         net (fo=4, routed)           1.041     4.399    cpu/u_logic/Lbn2z4_i_8_n_0
    SLICE_X88Y73         LUT6 (Prop_lut6_I1_O)        0.326     4.725 r  cpu/u_logic/Owq2z4_i_8/O
                         net (fo=27, routed)          1.220     5.944    cpu/u_logic/Owq2z4_i_8_n_0
    SLICE_X80Y70         LUT3 (Prop_lut3_I0_O)        0.116     6.060 f  cpu/u_logic/Owq2z4_i_28/O
                         net (fo=4, routed)           1.286     7.347    cpu/u_logic/Owq2z4_i_28_n_0
    SLICE_X85Y75         LUT3 (Prop_lut3_I0_O)        0.356     7.703 f  cpu/u_logic/Owq2z4_i_11/O
                         net (fo=3, routed)           0.758     8.461    cpu/u_logic/Owq2z4_i_11_n_0
    SLICE_X78Y74         LUT6 (Prop_lut6_I5_O)        0.326     8.787 f  cpu/u_logic/Owq2z4_i_4/O
                         net (fo=3, routed)           0.829     9.616    cpu/u_logic/Owq2z4_i_4_n_0
    SLICE_X79Y75         LUT6 (Prop_lut6_I1_O)        0.124     9.740 f  cpu/u_logic/Owq2z4_i_3/O
                         net (fo=3, routed)           0.449    10.189    cpu/u_logic/Owq2z4_i_3_n_0
    SLICE_X79Y78         LUT6 (Prop_lut6_I2_O)        0.124    10.313 f  cpu/u_logic/Ek03z4_i_26/O
                         net (fo=1, routed)           0.791    11.104    cpu/u_logic/Ek03z4_i_26_n_0
    SLICE_X80Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.228 f  cpu/u_logic/Ek03z4_i_11/O
                         net (fo=6, routed)           0.680    11.908    cpu/u_logic/Ek03z4_i_11_n_0
    SLICE_X81Y87         LUT3 (Prop_lut3_I0_O)        0.152    12.060 f  cpu/u_logic/I113z4_i_3/O
                         net (fo=2, routed)           0.699    12.759    cpu/u_logic/I113z4_i_3_n_0
    SLICE_X76Y91         LUT5 (Prop_lut5_I1_O)        0.326    13.085 r  cpu/u_logic/I113z4_i_1/O
                         net (fo=16, routed)          1.383    14.468    cpu/u_logic/Qz0wx4
    SLICE_X63Y105        FDPE                                         r  cpu/u_logic/Skv2z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.495    17.956    cpu/u_logic/HCLK
    SLICE_X63Y105        FDPE                                         r  cpu/u_logic/Skv2z4_reg/C
                         clock pessimism             -0.509    17.448    
                         clock uncertainty           -0.089    17.359    
    SLICE_X63Y105        FDPE (Setup_fdpe_C_D)       -0.067    17.292    cpu/u_logic/Skv2z4_reg
  -------------------------------------------------------------------
                         required time                         17.292    
                         arrival time                         -14.468    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.854ns  (required time - arrival time)
  Source:                 cpu/u_logic/Wuq2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/O403z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.799ns  (logic 3.385ns (20.149%)  route 13.414ns (79.851%))
  Logic Levels:           14  (LUT3=5 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 17.956 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.721    -2.326    cpu/u_logic/HCLK
    SLICE_X82Y82         FDCE                                         r  cpu/u_logic/Wuq2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDCE (Prop_fdce_C_Q)         0.419    -1.907 f  cpu/u_logic/Wuq2z4_reg/Q
                         net (fo=13, routed)          1.226    -0.681    cpu/u_logic/Wuq2z4
    SLICE_X84Y75         LUT6 (Prop_lut6_I1_O)        0.299    -0.382 r  cpu/u_logic/G9w2z4_i_19/O
                         net (fo=7, routed)           0.547     0.165    cpu/u_logic/G9w2z4_i_19_n_0
    SLICE_X84Y75         LUT3 (Prop_lut3_I0_O)        0.124     0.289 r  cpu/u_logic/G9w2z4_i_18/O
                         net (fo=37, routed)          0.877     1.166    cpu/u_logic/G9w2z4_i_18_n_0
    SLICE_X80Y72         LUT3 (Prop_lut3_I2_O)        0.124     1.290 f  cpu/u_logic/G9w2z4_i_16/O
                         net (fo=37, routed)          0.991     2.280    cpu/u_logic/G9w2z4_i_16_n_0
    SLICE_X86Y73         LUT4 (Prop_lut4_I0_O)        0.119     2.399 f  cpu/u_logic/Kaf3z4_i_62/O
                         net (fo=18, routed)          0.633     3.032    cpu/u_logic/Kaf3z4_i_62_n_0
    SLICE_X89Y73         LUT5 (Prop_lut5_I3_O)        0.326     3.358 r  cpu/u_logic/Lbn2z4_i_8/O
                         net (fo=4, routed)           1.041     4.399    cpu/u_logic/Lbn2z4_i_8_n_0
    SLICE_X88Y73         LUT6 (Prop_lut6_I1_O)        0.326     4.725 r  cpu/u_logic/Owq2z4_i_8/O
                         net (fo=27, routed)          1.220     5.944    cpu/u_logic/Owq2z4_i_8_n_0
    SLICE_X80Y70         LUT3 (Prop_lut3_I0_O)        0.116     6.060 f  cpu/u_logic/Owq2z4_i_28/O
                         net (fo=4, routed)           1.286     7.347    cpu/u_logic/Owq2z4_i_28_n_0
    SLICE_X85Y75         LUT3 (Prop_lut3_I0_O)        0.356     7.703 f  cpu/u_logic/Owq2z4_i_11/O
                         net (fo=3, routed)           0.758     8.461    cpu/u_logic/Owq2z4_i_11_n_0
    SLICE_X78Y74         LUT6 (Prop_lut6_I5_O)        0.326     8.787 f  cpu/u_logic/Owq2z4_i_4/O
                         net (fo=3, routed)           0.829     9.616    cpu/u_logic/Owq2z4_i_4_n_0
    SLICE_X79Y75         LUT6 (Prop_lut6_I1_O)        0.124     9.740 f  cpu/u_logic/Owq2z4_i_3/O
                         net (fo=3, routed)           0.449    10.189    cpu/u_logic/Owq2z4_i_3_n_0
    SLICE_X79Y78         LUT6 (Prop_lut6_I2_O)        0.124    10.313 f  cpu/u_logic/Ek03z4_i_26/O
                         net (fo=1, routed)           0.791    11.104    cpu/u_logic/Ek03z4_i_26_n_0
    SLICE_X80Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.228 f  cpu/u_logic/Ek03z4_i_11/O
                         net (fo=6, routed)           0.680    11.908    cpu/u_logic/Ek03z4_i_11_n_0
    SLICE_X81Y87         LUT3 (Prop_lut3_I0_O)        0.152    12.060 f  cpu/u_logic/I113z4_i_3/O
                         net (fo=2, routed)           0.699    12.759    cpu/u_logic/I113z4_i_3_n_0
    SLICE_X76Y91         LUT5 (Prop_lut5_I1_O)        0.326    13.085 r  cpu/u_logic/I113z4_i_1/O
                         net (fo=16, routed)          1.389    14.474    cpu/u_logic/Qz0wx4
    SLICE_X62Y103        FDPE                                         r  cpu/u_logic/O403z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.495    17.956    cpu/u_logic/HCLK
    SLICE_X62Y103        FDPE                                         r  cpu/u_logic/O403z4_reg/C
                         clock pessimism             -0.509    17.448    
                         clock uncertainty           -0.089    17.359    
    SLICE_X62Y103        FDPE (Setup_fdpe_C_D)       -0.031    17.328    cpu/u_logic/O403z4_reg
  -------------------------------------------------------------------
                         required time                         17.328    
                         arrival time                         -14.474    
  -------------------------------------------------------------------
                         slack                                  2.854    

Slack (MET) :             2.862ns  (required time - arrival time)
  Source:                 cpu/u_logic/Wuq2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/If33z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.792ns  (logic 3.385ns (20.158%)  route 13.407ns (79.842%))
  Logic Levels:           14  (LUT3=5 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 17.957 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.721    -2.326    cpu/u_logic/HCLK
    SLICE_X82Y82         FDCE                                         r  cpu/u_logic/Wuq2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDCE (Prop_fdce_C_Q)         0.419    -1.907 f  cpu/u_logic/Wuq2z4_reg/Q
                         net (fo=13, routed)          1.226    -0.681    cpu/u_logic/Wuq2z4
    SLICE_X84Y75         LUT6 (Prop_lut6_I1_O)        0.299    -0.382 r  cpu/u_logic/G9w2z4_i_19/O
                         net (fo=7, routed)           0.547     0.165    cpu/u_logic/G9w2z4_i_19_n_0
    SLICE_X84Y75         LUT3 (Prop_lut3_I0_O)        0.124     0.289 r  cpu/u_logic/G9w2z4_i_18/O
                         net (fo=37, routed)          0.877     1.166    cpu/u_logic/G9w2z4_i_18_n_0
    SLICE_X80Y72         LUT3 (Prop_lut3_I2_O)        0.124     1.290 f  cpu/u_logic/G9w2z4_i_16/O
                         net (fo=37, routed)          0.991     2.280    cpu/u_logic/G9w2z4_i_16_n_0
    SLICE_X86Y73         LUT4 (Prop_lut4_I0_O)        0.119     2.399 f  cpu/u_logic/Kaf3z4_i_62/O
                         net (fo=18, routed)          0.633     3.032    cpu/u_logic/Kaf3z4_i_62_n_0
    SLICE_X89Y73         LUT5 (Prop_lut5_I3_O)        0.326     3.358 r  cpu/u_logic/Lbn2z4_i_8/O
                         net (fo=4, routed)           1.041     4.399    cpu/u_logic/Lbn2z4_i_8_n_0
    SLICE_X88Y73         LUT6 (Prop_lut6_I1_O)        0.326     4.725 r  cpu/u_logic/Owq2z4_i_8/O
                         net (fo=27, routed)          1.220     5.944    cpu/u_logic/Owq2z4_i_8_n_0
    SLICE_X80Y70         LUT3 (Prop_lut3_I0_O)        0.116     6.060 f  cpu/u_logic/Owq2z4_i_28/O
                         net (fo=4, routed)           1.286     7.347    cpu/u_logic/Owq2z4_i_28_n_0
    SLICE_X85Y75         LUT3 (Prop_lut3_I0_O)        0.356     7.703 f  cpu/u_logic/Owq2z4_i_11/O
                         net (fo=3, routed)           0.758     8.461    cpu/u_logic/Owq2z4_i_11_n_0
    SLICE_X78Y74         LUT6 (Prop_lut6_I5_O)        0.326     8.787 f  cpu/u_logic/Owq2z4_i_4/O
                         net (fo=3, routed)           0.829     9.616    cpu/u_logic/Owq2z4_i_4_n_0
    SLICE_X79Y75         LUT6 (Prop_lut6_I1_O)        0.124     9.740 f  cpu/u_logic/Owq2z4_i_3/O
                         net (fo=3, routed)           0.449    10.189    cpu/u_logic/Owq2z4_i_3_n_0
    SLICE_X79Y78         LUT6 (Prop_lut6_I2_O)        0.124    10.313 f  cpu/u_logic/Ek03z4_i_26/O
                         net (fo=1, routed)           0.791    11.104    cpu/u_logic/Ek03z4_i_26_n_0
    SLICE_X80Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.228 f  cpu/u_logic/Ek03z4_i_11/O
                         net (fo=6, routed)           0.680    11.908    cpu/u_logic/Ek03z4_i_11_n_0
    SLICE_X81Y87         LUT3 (Prop_lut3_I0_O)        0.152    12.060 f  cpu/u_logic/I113z4_i_3/O
                         net (fo=2, routed)           0.699    12.759    cpu/u_logic/I113z4_i_3_n_0
    SLICE_X76Y91         LUT5 (Prop_lut5_I1_O)        0.326    13.085 r  cpu/u_logic/I113z4_i_1/O
                         net (fo=16, routed)          1.382    14.467    cpu/u_logic/Qz0wx4
    SLICE_X62Y101        FDPE                                         r  cpu/u_logic/If33z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.496    17.957    cpu/u_logic/HCLK
    SLICE_X62Y101        FDPE                                         r  cpu/u_logic/If33z4_reg/C
                         clock pessimism             -0.509    17.449    
                         clock uncertainty           -0.089    17.360    
    SLICE_X62Y101        FDPE (Setup_fdpe_C_D)       -0.031    17.329    cpu/u_logic/If33z4_reg
  -------------------------------------------------------------------
                         required time                         17.329    
                         arrival time                         -14.467    
  -------------------------------------------------------------------
                         slack                                  2.862    

Slack (MET) :             2.906ns  (required time - arrival time)
  Source:                 cpu/u_logic/Wuq2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/J773z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.732ns  (logic 3.385ns (20.230%)  route 13.347ns (79.770%))
  Logic Levels:           14  (LUT3=5 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 17.955 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.721    -2.326    cpu/u_logic/HCLK
    SLICE_X82Y82         FDCE                                         r  cpu/u_logic/Wuq2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDCE (Prop_fdce_C_Q)         0.419    -1.907 f  cpu/u_logic/Wuq2z4_reg/Q
                         net (fo=13, routed)          1.226    -0.681    cpu/u_logic/Wuq2z4
    SLICE_X84Y75         LUT6 (Prop_lut6_I1_O)        0.299    -0.382 r  cpu/u_logic/G9w2z4_i_19/O
                         net (fo=7, routed)           0.547     0.165    cpu/u_logic/G9w2z4_i_19_n_0
    SLICE_X84Y75         LUT3 (Prop_lut3_I0_O)        0.124     0.289 r  cpu/u_logic/G9w2z4_i_18/O
                         net (fo=37, routed)          0.877     1.166    cpu/u_logic/G9w2z4_i_18_n_0
    SLICE_X80Y72         LUT3 (Prop_lut3_I2_O)        0.124     1.290 f  cpu/u_logic/G9w2z4_i_16/O
                         net (fo=37, routed)          0.991     2.280    cpu/u_logic/G9w2z4_i_16_n_0
    SLICE_X86Y73         LUT4 (Prop_lut4_I0_O)        0.119     2.399 f  cpu/u_logic/Kaf3z4_i_62/O
                         net (fo=18, routed)          0.633     3.032    cpu/u_logic/Kaf3z4_i_62_n_0
    SLICE_X89Y73         LUT5 (Prop_lut5_I3_O)        0.326     3.358 r  cpu/u_logic/Lbn2z4_i_8/O
                         net (fo=4, routed)           1.041     4.399    cpu/u_logic/Lbn2z4_i_8_n_0
    SLICE_X88Y73         LUT6 (Prop_lut6_I1_O)        0.326     4.725 r  cpu/u_logic/Owq2z4_i_8/O
                         net (fo=27, routed)          1.220     5.944    cpu/u_logic/Owq2z4_i_8_n_0
    SLICE_X80Y70         LUT3 (Prop_lut3_I0_O)        0.116     6.060 f  cpu/u_logic/Owq2z4_i_28/O
                         net (fo=4, routed)           1.286     7.347    cpu/u_logic/Owq2z4_i_28_n_0
    SLICE_X85Y75         LUT3 (Prop_lut3_I0_O)        0.356     7.703 f  cpu/u_logic/Owq2z4_i_11/O
                         net (fo=3, routed)           0.758     8.461    cpu/u_logic/Owq2z4_i_11_n_0
    SLICE_X78Y74         LUT6 (Prop_lut6_I5_O)        0.326     8.787 f  cpu/u_logic/Owq2z4_i_4/O
                         net (fo=3, routed)           0.829     9.616    cpu/u_logic/Owq2z4_i_4_n_0
    SLICE_X79Y75         LUT6 (Prop_lut6_I1_O)        0.124     9.740 f  cpu/u_logic/Owq2z4_i_3/O
                         net (fo=3, routed)           0.449    10.189    cpu/u_logic/Owq2z4_i_3_n_0
    SLICE_X79Y78         LUT6 (Prop_lut6_I2_O)        0.124    10.313 f  cpu/u_logic/Ek03z4_i_26/O
                         net (fo=1, routed)           0.791    11.104    cpu/u_logic/Ek03z4_i_26_n_0
    SLICE_X80Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.228 f  cpu/u_logic/Ek03z4_i_11/O
                         net (fo=6, routed)           0.680    11.908    cpu/u_logic/Ek03z4_i_11_n_0
    SLICE_X81Y87         LUT3 (Prop_lut3_I0_O)        0.152    12.060 f  cpu/u_logic/I113z4_i_3/O
                         net (fo=2, routed)           0.699    12.759    cpu/u_logic/I113z4_i_3_n_0
    SLICE_X76Y91         LUT5 (Prop_lut5_I1_O)        0.326    13.085 r  cpu/u_logic/I113z4_i_1/O
                         net (fo=16, routed)          1.322    14.407    cpu/u_logic/Qz0wx4
    SLICE_X60Y102        FDPE                                         r  cpu/u_logic/J773z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.494    17.955    cpu/u_logic/HCLK
    SLICE_X60Y102        FDPE                                         r  cpu/u_logic/J773z4_reg/C
                         clock pessimism             -0.509    17.447    
                         clock uncertainty           -0.089    17.358    
    SLICE_X60Y102        FDPE (Setup_fdpe_C_D)       -0.045    17.313    cpu/u_logic/J773z4_reg
  -------------------------------------------------------------------
                         required time                         17.313    
                         arrival time                         -14.407    
  -------------------------------------------------------------------
                         slack                                  2.906    

Slack (MET) :             2.918ns  (required time - arrival time)
  Source:                 cpu/u_logic/Wuq2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Ksm2z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.720ns  (logic 3.385ns (20.245%)  route 13.335ns (79.754%))
  Logic Levels:           14  (LUT3=4 LUT4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 17.954 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.721    -2.326    cpu/u_logic/HCLK
    SLICE_X82Y82         FDCE                                         r  cpu/u_logic/Wuq2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDCE (Prop_fdce_C_Q)         0.419    -1.907 f  cpu/u_logic/Wuq2z4_reg/Q
                         net (fo=13, routed)          1.226    -0.681    cpu/u_logic/Wuq2z4
    SLICE_X84Y75         LUT6 (Prop_lut6_I1_O)        0.299    -0.382 r  cpu/u_logic/G9w2z4_i_19/O
                         net (fo=7, routed)           0.547     0.165    cpu/u_logic/G9w2z4_i_19_n_0
    SLICE_X84Y75         LUT3 (Prop_lut3_I0_O)        0.124     0.289 r  cpu/u_logic/G9w2z4_i_18/O
                         net (fo=37, routed)          0.877     1.166    cpu/u_logic/G9w2z4_i_18_n_0
    SLICE_X80Y72         LUT3 (Prop_lut3_I2_O)        0.124     1.290 f  cpu/u_logic/G9w2z4_i_16/O
                         net (fo=37, routed)          0.991     2.280    cpu/u_logic/G9w2z4_i_16_n_0
    SLICE_X86Y73         LUT4 (Prop_lut4_I0_O)        0.119     2.399 f  cpu/u_logic/Kaf3z4_i_62/O
                         net (fo=18, routed)          0.633     3.032    cpu/u_logic/Kaf3z4_i_62_n_0
    SLICE_X89Y73         LUT5 (Prop_lut5_I3_O)        0.326     3.358 r  cpu/u_logic/Lbn2z4_i_8/O
                         net (fo=4, routed)           1.041     4.399    cpu/u_logic/Lbn2z4_i_8_n_0
    SLICE_X88Y73         LUT6 (Prop_lut6_I1_O)        0.326     4.725 f  cpu/u_logic/Owq2z4_i_8/O
                         net (fo=27, routed)          1.220     5.944    cpu/u_logic/Owq2z4_i_8_n_0
    SLICE_X80Y70         LUT3 (Prop_lut3_I0_O)        0.116     6.060 r  cpu/u_logic/Owq2z4_i_28/O
                         net (fo=4, routed)           1.286     7.347    cpu/u_logic/Owq2z4_i_28_n_0
    SLICE_X85Y75         LUT3 (Prop_lut3_I0_O)        0.356     7.703 r  cpu/u_logic/Owq2z4_i_11/O
                         net (fo=3, routed)           0.758     8.461    cpu/u_logic/Owq2z4_i_11_n_0
    SLICE_X78Y74         LUT6 (Prop_lut6_I5_O)        0.326     8.787 r  cpu/u_logic/Owq2z4_i_4/O
                         net (fo=3, routed)           0.659     9.445    cpu/u_logic/Owq2z4_i_4_n_0
    SLICE_X78Y75         LUT5 (Prop_lut5_I3_O)        0.124     9.569 r  cpu/u_logic/Lbn2z4_i_5/O
                         net (fo=1, routed)           0.641    10.211    cpu/u_logic/Lbn2z4_i_5_n_0
    SLICE_X78Y76         LUT5 (Prop_lut5_I4_O)        0.150    10.361 r  cpu/u_logic/Lbn2z4_i_3/O
                         net (fo=2, routed)           0.346    10.706    cpu/u_logic/Lbn2z4_i_3_n_0
    SLICE_X80Y77         LUT6 (Prop_lut6_I5_O)        0.328    11.034 f  cpu/u_logic/Lq03z4_i_8/O
                         net (fo=2, routed)           0.783    11.817    cpu/u_logic/Lq03z4_i_8_n_0
    SLICE_X81Y88         LUT4 (Prop_lut4_I0_O)        0.124    11.941 f  cpu/u_logic/Lq03z4_i_3/O
                         net (fo=8, routed)           0.651    12.592    cpu/u_logic/Lq03z4_i_3_n_0
    SLICE_X74Y88         LUT5 (Prop_lut5_I2_O)        0.124    12.716 r  cpu/u_logic/Lq03z4_i_1/O
                         net (fo=16, routed)          1.678    14.394    cpu/u_logic/Oszvx4
    SLICE_X60Y105        FDPE                                         r  cpu/u_logic/Ksm2z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.493    17.954    cpu/u_logic/HCLK
    SLICE_X60Y105        FDPE                                         r  cpu/u_logic/Ksm2z4_reg/C
                         clock pessimism             -0.509    17.446    
                         clock uncertainty           -0.089    17.357    
    SLICE_X60Y105        FDPE (Setup_fdpe_C_D)       -0.045    17.312    cpu/u_logic/Ksm2z4_reg
  -------------------------------------------------------------------
                         required time                         17.312    
                         arrival time                         -14.394    
  -------------------------------------------------------------------
                         slack                                  2.918    

Slack (MET) :             2.933ns  (required time - arrival time)
  Source:                 cpu/u_logic/H3d3z4_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/rConflict_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.592ns  (logic 5.100ns (30.738%)  route 11.492ns (69.262%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 18.050 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.625    -2.422    cpu/u_logic/HCLK
    SLICE_X64Y83         FDPE                                         r  cpu/u_logic/H3d3z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDPE (Prop_fdpe_C_Q)         0.456    -1.966 r  cpu/u_logic/H3d3z4_reg/Q
                         net (fo=179, routed)         1.670    -0.296    cpu/u_logic/H3d3z4
    SLICE_X63Y97         LUT4 (Prop_lut4_I1_O)        0.152    -0.144 r  cpu/u_logic/HWDATA[31]_INST_0_i_28/O
                         net (fo=13, routed)          1.173     1.029    cpu/u_logic/HWDATA[31]_INST_0_i_28_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I1_O)        0.326     1.355 f  cpu/u_logic/HWDATA[30]_INST_0_i_29/O
                         net (fo=1, routed)           0.402     1.757    cpu/u_logic/HWDATA[30]_INST_0_i_29_n_0
    SLICE_X59Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.881 f  cpu/u_logic/HWDATA[30]_INST_0_i_14/O
                         net (fo=2, routed)           0.876     2.758    cpu/u_logic/HWDATA[30]_INST_0_i_14_n_0
    SLICE_X59Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.882 r  cpu/u_logic/HWDATA[30]_INST_0_i_3/O
                         net (fo=9, routed)           0.891     3.773    cpu/u_logic/HWDATA[30]_INST_0_i_3_n_0
    SLICE_X71Y84         LUT4 (Prop_lut4_I3_O)        0.120     3.893 r  cpu/u_logic/Lq03z4_i_14/O
                         net (fo=3, routed)           0.701     4.595    cpu/u_logic/Lq03z4_i_14_n_0
    SLICE_X71Y87         LUT3 (Prop_lut3_I2_O)        0.327     4.922 r  cpu/u_logic/HADDR[6]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     4.922    cpu/u_logic/HADDR[6]_INST_0_i_36_n_0
    SLICE_X71Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  cpu/u_logic/HADDR[6]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.323    cpu/u_logic/HADDR[6]_INST_0_i_21_n_0
    SLICE_X71Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.437 r  cpu/u_logic/HADDR[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.437    cpu/u_logic/HADDR[10]_INST_0_i_14_n_0
    SLICE_X71Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.551 r  cpu/u_logic/HADDR[13]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.551    cpu/u_logic/HADDR[13]_INST_0_i_15_n_0
    SLICE_X71Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.885 r  cpu/u_logic/HADDR[18]_INST_0_i_15/O[1]
                         net (fo=1, routed)           0.571     6.456    cpu/u_logic/p_1_in1_in[15]
    SLICE_X70Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     7.292 r  cpu/u_logic/HADDR[18]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.292    cpu/u_logic/HADDR[18]_INST_0_i_2_n_0
    SLICE_X70Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.409 r  cpu/u_logic/HADDR[22]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.409    cpu/u_logic/HADDR[22]_INST_0_i_2_n_0
    SLICE_X70Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.526 r  cpu/u_logic/HADDR[26]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.526    cpu/u_logic/HADDR[26]_INST_0_i_2_n_0
    SLICE_X70Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.841 r  cpu/u_logic/HADDR[28]_INST_0_i_3/O[3]
                         net (fo=4, routed)           0.871     8.712    cpu/u_logic/p_0_in52_in
    SLICE_X76Y94         LUT2 (Prop_lut2_I0_O)        0.307     9.019 r  cpu/u_logic/HADDR[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.435     9.454    cpu/u_logic/HADDR[30]_INST_0_i_2_n_0
    SLICE_X74Y95         LUT4 (Prop_lut4_I3_O)        0.116     9.570 f  cpu/u_logic/HTRANS[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.626    10.196    cpu/u_logic/HTRANS[1]_INST_0_i_9_n_0
    SLICE_X74Y96         LUT2 (Prop_lut2_I0_O)        0.328    10.524 f  cpu/u_logic/HTRANS[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.849    11.373    cpu/u_logic/HTRANS[1]_INST_0_i_5_n_0
    SLICE_X74Y85         LUT6 (Prop_lut6_I4_O)        0.124    11.497 f  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=3, routed)           0.669    12.166    RAM/HTRANS[0]
    SLICE_X77Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.290 f  RAM/rActive_i_1/O
                         net (fo=2, routed)           1.110    13.400    RAM/active
    SLICE_X76Y73         LUT6 (Prop_lut6_I5_O)        0.124    13.524 r  RAM/rConflict[3]_i_1/O
                         net (fo=4, routed)           0.646    14.170    RAM/rConflict[3]_i_1_n_0
    SLICE_X79Y71         FDRE                                         r  RAM/rConflict_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.588    18.050    RAM/clk_out1
    SLICE_X79Y71         FDRE                                         r  RAM/rConflict_reg[0]/C
                         clock pessimism             -0.430    17.620    
                         clock uncertainty           -0.089    17.532    
    SLICE_X79Y71         FDRE (Setup_fdre_C_R)       -0.429    17.103    RAM/rConflict_reg[0]
  -------------------------------------------------------------------
                         required time                         17.103    
                         arrival time                         -14.170    
  -------------------------------------------------------------------
                         slack                                  2.933    

Slack (MET) :             2.933ns  (required time - arrival time)
  Source:                 cpu/u_logic/H3d3z4_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/rConflict_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.592ns  (logic 5.100ns (30.738%)  route 11.492ns (69.262%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 18.050 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.625    -2.422    cpu/u_logic/HCLK
    SLICE_X64Y83         FDPE                                         r  cpu/u_logic/H3d3z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDPE (Prop_fdpe_C_Q)         0.456    -1.966 r  cpu/u_logic/H3d3z4_reg/Q
                         net (fo=179, routed)         1.670    -0.296    cpu/u_logic/H3d3z4
    SLICE_X63Y97         LUT4 (Prop_lut4_I1_O)        0.152    -0.144 r  cpu/u_logic/HWDATA[31]_INST_0_i_28/O
                         net (fo=13, routed)          1.173     1.029    cpu/u_logic/HWDATA[31]_INST_0_i_28_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I1_O)        0.326     1.355 f  cpu/u_logic/HWDATA[30]_INST_0_i_29/O
                         net (fo=1, routed)           0.402     1.757    cpu/u_logic/HWDATA[30]_INST_0_i_29_n_0
    SLICE_X59Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.881 f  cpu/u_logic/HWDATA[30]_INST_0_i_14/O
                         net (fo=2, routed)           0.876     2.758    cpu/u_logic/HWDATA[30]_INST_0_i_14_n_0
    SLICE_X59Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.882 r  cpu/u_logic/HWDATA[30]_INST_0_i_3/O
                         net (fo=9, routed)           0.891     3.773    cpu/u_logic/HWDATA[30]_INST_0_i_3_n_0
    SLICE_X71Y84         LUT4 (Prop_lut4_I3_O)        0.120     3.893 r  cpu/u_logic/Lq03z4_i_14/O
                         net (fo=3, routed)           0.701     4.595    cpu/u_logic/Lq03z4_i_14_n_0
    SLICE_X71Y87         LUT3 (Prop_lut3_I2_O)        0.327     4.922 r  cpu/u_logic/HADDR[6]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     4.922    cpu/u_logic/HADDR[6]_INST_0_i_36_n_0
    SLICE_X71Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  cpu/u_logic/HADDR[6]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.323    cpu/u_logic/HADDR[6]_INST_0_i_21_n_0
    SLICE_X71Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.437 r  cpu/u_logic/HADDR[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.437    cpu/u_logic/HADDR[10]_INST_0_i_14_n_0
    SLICE_X71Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.551 r  cpu/u_logic/HADDR[13]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.551    cpu/u_logic/HADDR[13]_INST_0_i_15_n_0
    SLICE_X71Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.885 r  cpu/u_logic/HADDR[18]_INST_0_i_15/O[1]
                         net (fo=1, routed)           0.571     6.456    cpu/u_logic/p_1_in1_in[15]
    SLICE_X70Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     7.292 r  cpu/u_logic/HADDR[18]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.292    cpu/u_logic/HADDR[18]_INST_0_i_2_n_0
    SLICE_X70Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.409 r  cpu/u_logic/HADDR[22]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.409    cpu/u_logic/HADDR[22]_INST_0_i_2_n_0
    SLICE_X70Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.526 r  cpu/u_logic/HADDR[26]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.526    cpu/u_logic/HADDR[26]_INST_0_i_2_n_0
    SLICE_X70Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.841 r  cpu/u_logic/HADDR[28]_INST_0_i_3/O[3]
                         net (fo=4, routed)           0.871     8.712    cpu/u_logic/p_0_in52_in
    SLICE_X76Y94         LUT2 (Prop_lut2_I0_O)        0.307     9.019 r  cpu/u_logic/HADDR[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.435     9.454    cpu/u_logic/HADDR[30]_INST_0_i_2_n_0
    SLICE_X74Y95         LUT4 (Prop_lut4_I3_O)        0.116     9.570 f  cpu/u_logic/HTRANS[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.626    10.196    cpu/u_logic/HTRANS[1]_INST_0_i_9_n_0
    SLICE_X74Y96         LUT2 (Prop_lut2_I0_O)        0.328    10.524 f  cpu/u_logic/HTRANS[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.849    11.373    cpu/u_logic/HTRANS[1]_INST_0_i_5_n_0
    SLICE_X74Y85         LUT6 (Prop_lut6_I4_O)        0.124    11.497 f  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=3, routed)           0.669    12.166    RAM/HTRANS[0]
    SLICE_X77Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.290 f  RAM/rActive_i_1/O
                         net (fo=2, routed)           1.110    13.400    RAM/active
    SLICE_X76Y73         LUT6 (Prop_lut6_I5_O)        0.124    13.524 r  RAM/rConflict[3]_i_1/O
                         net (fo=4, routed)           0.646    14.170    RAM/rConflict[3]_i_1_n_0
    SLICE_X79Y71         FDRE                                         r  RAM/rConflict_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.588    18.050    RAM/clk_out1
    SLICE_X79Y71         FDRE                                         r  RAM/rConflict_reg[1]/C
                         clock pessimism             -0.430    17.620    
                         clock uncertainty           -0.089    17.532    
    SLICE_X79Y71         FDRE (Setup_fdre_C_R)       -0.429    17.103    RAM/rConflict_reg[1]
  -------------------------------------------------------------------
                         required time                         17.103    
                         arrival time                         -14.170    
  -------------------------------------------------------------------
                         slack                                  2.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 UART/uart2/accum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/uart2/accum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.342ns (83.477%)  route 0.068ns (16.523%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.608    -0.504    UART/uart2/clk_out1
    SLICE_X87Y99         FDRE                                         r  UART/uart2/accum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  UART/uart2/accum_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.296    UART/uart2/accum_reg_n_0_[2]
    SLICE_X87Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.149 r  UART/uart2/accum_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.149    UART/uart2/accum_reg[4]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.095 r  UART/uart2/accum_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.095    UART/uart2/accum_reg[8]_i_1_n_7
    SLICE_X87Y100        FDRE                                         r  UART/uart2/accum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.873    -0.278    UART/uart2/clk_out1
    SLICE_X87Y100        FDRE                                         r  UART/uart2/accum_reg[5]/C
                         clock pessimism              0.040    -0.238    
    SLICE_X87Y100        FDRE (Hold_fdre_C_D)         0.105    -0.133    UART/uart2/accum_reg[5]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 UART/uart2/accum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/uart2/accum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.353ns (83.909%)  route 0.068ns (16.091%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.608    -0.504    UART/uart2/clk_out1
    SLICE_X87Y99         FDRE                                         r  UART/uart2/accum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  UART/uart2/accum_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.296    UART/uart2/accum_reg_n_0_[2]
    SLICE_X87Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.149 r  UART/uart2/accum_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.149    UART/uart2/accum_reg[4]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.084 r  UART/uart2/accum_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.084    UART/uart2/accum_reg[8]_i_1_n_5
    SLICE_X87Y100        FDRE                                         r  UART/uart2/accum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.873    -0.278    UART/uart2/clk_out1
    SLICE_X87Y100        FDRE                                         r  UART/uart2/accum_reg[7]/C
                         clock pessimism              0.040    -0.238    
    SLICE_X87Y100        FDRE (Hold_fdre_C_D)         0.105    -0.133    UART/uart2/accum_reg[7]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ROM/loader/nibbleReg_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.962%)  route 0.246ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.564    -0.548    ROM/loader/clk_out1
    SLICE_X62Y63         FDRE                                         r  ROM/loader/nibbleReg_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  ROM/loader/nibbleReg_reg[2][2]/Q
                         net (fo=1, routed)           0.246    -0.138    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y14         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.866    -0.286    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.215    -0.501    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.205    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ROM/loader/nibbleReg_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.223%)  route 0.311ns (68.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.593    -0.519    ROM/loader/clk_out1
    SLICE_X72Y61         FDRE                                         r  ROM/loader/nibbleReg_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  ROM/loader/nibbleReg_reg[4][1]/Q
                         net (fo=1, routed)           0.311    -0.068    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[1]
    RAMB36_X3Y12         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.911    -0.241    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.194    -0.435    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.139    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ROM/loader/nibbleReg_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.949%)  route 0.287ns (67.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.593    -0.519    ROM/loader/clk_out1
    SLICE_X72Y60         FDRE                                         r  ROM/loader/nibbleReg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  ROM/loader/nibbleReg_reg[1][1]/Q
                         net (fo=1, routed)           0.287    -0.091    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/dina[1]
    RAMB36_X2Y11         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.908    -0.244    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.216    -0.460    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.164    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 UART/uart2/accum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/uart2/accum_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.378ns (84.811%)  route 0.068ns (15.189%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.608    -0.504    UART/uart2/clk_out1
    SLICE_X87Y99         FDRE                                         r  UART/uart2/accum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  UART/uart2/accum_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.296    UART/uart2/accum_reg_n_0_[2]
    SLICE_X87Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.149 r  UART/uart2/accum_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.149    UART/uart2/accum_reg[4]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.059 r  UART/uart2/accum_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.059    UART/uart2/accum_reg[8]_i_1_n_6
    SLICE_X87Y100        FDRE                                         r  UART/uart2/accum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.873    -0.278    UART/uart2/clk_out1
    SLICE_X87Y100        FDRE                                         r  UART/uart2/accum_reg[6]/C
                         clock pessimism              0.040    -0.238    
    SLICE_X87Y100        FDRE (Hold_fdre_C_D)         0.105    -0.133    UART/uart2/accum_reg[6]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 UART/uart2/accum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/uart2/accum_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.378ns (84.811%)  route 0.068ns (15.189%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.608    -0.504    UART/uart2/clk_out1
    SLICE_X87Y99         FDRE                                         r  UART/uart2/accum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  UART/uart2/accum_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.296    UART/uart2/accum_reg_n_0_[2]
    SLICE_X87Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.149 r  UART/uart2/accum_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.149    UART/uart2/accum_reg[4]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.059 r  UART/uart2/accum_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.059    UART/uart2/accum_reg[8]_i_1_n_4
    SLICE_X87Y100        FDRE                                         r  UART/uart2/accum_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.873    -0.278    UART/uart2/clk_out1
    SLICE_X87Y100        FDRE                                         r  UART/uart2/accum_reg[8]/C
                         clock pessimism              0.040    -0.238    
    SLICE_X87Y100        FDRE (Hold_fdre_C_D)         0.105    -0.133    UART/uart2/accum_reg[8]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 UART/uart2/accum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/uart2/accum_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.381ns (84.913%)  route 0.068ns (15.087%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.608    -0.504    UART/uart2/clk_out1
    SLICE_X87Y99         FDRE                                         r  UART/uart2/accum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  UART/uart2/accum_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.296    UART/uart2/accum_reg_n_0_[2]
    SLICE_X87Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.149 r  UART/uart2/accum_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.149    UART/uart2/accum_reg[4]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.110 r  UART/uart2/accum_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.110    UART/uart2/accum_reg[8]_i_1_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.056 r  UART/uart2/accum_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.056    UART/uart2/accum_reg[12]_i_1_n_7
    SLICE_X87Y101        FDRE                                         r  UART/uart2/accum_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.873    -0.278    UART/uart2/clk_out1
    SLICE_X87Y101        FDRE                                         r  UART/uart2/accum_reg[9]/C
                         clock pessimism              0.040    -0.238    
    SLICE_X87Y101        FDRE (Hold_fdre_C_D)         0.105    -0.133    UART/uart2/accum_reg[9]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ROM/loader/nibbleReg_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.809%)  route 0.332ns (70.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.237ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.592    -0.520    ROM/loader/clk_out1
    SLICE_X72Y62         FDRE                                         r  ROM/loader/nibbleReg_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  ROM/loader/nibbleReg_reg[6][3]/Q
                         net (fo=1, routed)           0.332    -0.047    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[3]
    RAMB36_X3Y11         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.915    -0.237    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.194    -0.431    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.135    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 UART/uart2/accum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/uart2/accum_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.392ns (85.274%)  route 0.068ns (14.726%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.608    -0.504    UART/uart2/clk_out1
    SLICE_X87Y99         FDRE                                         r  UART/uart2/accum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  UART/uart2/accum_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.296    UART/uart2/accum_reg_n_0_[2]
    SLICE_X87Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.149 r  UART/uart2/accum_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.149    UART/uart2/accum_reg[4]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.110 r  UART/uart2/accum_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.110    UART/uart2/accum_reg[8]_i_1_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.045 r  UART/uart2/accum_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.045    UART/uart2/accum_reg[12]_i_1_n_5
    SLICE_X87Y101        FDRE                                         r  UART/uart2/accum_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.873    -0.278    UART/uart2/clk_out1
    SLICE_X87Y101        FDRE                                         r  UART/uart2/accum_reg[11]/C
                         clock pessimism              0.040    -0.238    
    SLICE_X87Y101        FDRE (Hold_fdre_C_D)         0.105    -0.133    UART/uart2/accum_reg[11]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clockGen/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y13    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y13    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y14    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y14    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y14    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y14    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y13    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y13    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y12    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y12    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y78    GPIO/in0A_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y76    GPIO/in0A_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y76    GPIO/in0A_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y70    GPIO/in0A_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y69    GPIO/in0A_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y76    GPIO/in0A_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y69    GPIO/in0A_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y78    GPIO/in0A_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y78    GPIO/in0B_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y75    GPIO/in0B_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y66    GPIO/in0A_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y78    GPIO/in0A_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y76    GPIO/in0A_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y65    GPIO/in0A_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y76    GPIO/in0A_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y65    GPIO/in0A_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y65    GPIO/in0A_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y65    GPIO/in0A_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y65    GPIO/in0A_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y65    GPIO/in0A_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockGen/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  clockGen/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKFBIN
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.773ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Fed3z4_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.800ns  (logic 0.580ns (5.919%)  route 9.220ns (94.081%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 18.062 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.613    -2.434    resetGen/HCLK
    SLICE_X71Y75         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y75         FDCE (Prop_fdce_C_Q)         0.456    -1.978 r  resetGen/resetFF_reg[4]/Q
                         net (fo=13, routed)          2.504     0.526    cpu/u_logic/HRESETn
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.650 f  cpu/u_logic/Ytm2z4_i_1/O
                         net (fo=120, routed)         6.716     7.366    cpu/u_logic/Ytm2z4_i_1_n_0
    SLICE_X86Y78         FDCE                                         f  cpu/u_logic/Fed3z4_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.600    18.062    cpu/u_logic/HCLK
    SLICE_X86Y78         FDCE                                         r  cpu/u_logic/Fed3z4_reg/C
                         clock pessimism             -0.430    17.632    
                         clock uncertainty           -0.089    17.544    
    SLICE_X86Y78         FDCE (Recov_fdce_C_CLR)     -0.405    17.139    cpu/u_logic/Fed3z4_reg
  -------------------------------------------------------------------
                         required time                         17.139    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  9.773    

Slack (MET) :             10.072ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/M5f3z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.535ns  (logic 0.580ns (6.083%)  route 8.955ns (93.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 18.050 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.613    -2.434    resetGen/HCLK
    SLICE_X71Y75         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y75         FDCE (Prop_fdce_C_Q)         0.456    -1.978 r  resetGen/resetFF_reg[4]/Q
                         net (fo=13, routed)          2.504     0.526    cpu/u_logic/HRESETn
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.650 f  cpu/u_logic/Ytm2z4_i_1/O
                         net (fo=120, routed)         6.451     7.101    cpu/u_logic/Ytm2z4_i_1_n_0
    SLICE_X81Y76         FDPE                                         f  cpu/u_logic/M5f3z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.588    18.050    cpu/u_logic/HCLK
    SLICE_X81Y76         FDPE                                         r  cpu/u_logic/M5f3z4_reg/C
                         clock pessimism             -0.430    17.620    
                         clock uncertainty           -0.089    17.532    
    SLICE_X81Y76         FDPE (Recov_fdpe_C_PRE)     -0.359    17.173    cpu/u_logic/M5f3z4_reg
  -------------------------------------------------------------------
                         required time                         17.173    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                 10.072    

Slack (MET) :             10.252ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Mcc3z4_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.321ns  (logic 0.580ns (6.222%)  route 8.741ns (93.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.937ns = ( 18.063 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.613    -2.434    resetGen/HCLK
    SLICE_X71Y75         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y75         FDCE (Prop_fdce_C_Q)         0.456    -1.978 r  resetGen/resetFF_reg[4]/Q
                         net (fo=13, routed)          2.504     0.526    cpu/u_logic/HRESETn
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.650 f  cpu/u_logic/Ytm2z4_i_1/O
                         net (fo=120, routed)         6.237     6.887    cpu/u_logic/Ytm2z4_i_1_n_0
    SLICE_X89Y79         FDCE                                         f  cpu/u_logic/Mcc3z4_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.601    18.063    cpu/u_logic/HCLK
    SLICE_X89Y79         FDCE                                         r  cpu/u_logic/Mcc3z4_reg/C
                         clock pessimism             -0.430    17.633    
                         clock uncertainty           -0.089    17.545    
    SLICE_X89Y79         FDCE (Recov_fdce_C_CLR)     -0.405    17.140    cpu/u_logic/Mcc3z4_reg
  -------------------------------------------------------------------
                         required time                         17.140    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                 10.252    

Slack (MET) :             10.541ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/G8n2z4_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.032ns  (logic 0.580ns (6.421%)  route 8.452ns (93.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.937ns = ( 18.063 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.613    -2.434    resetGen/HCLK
    SLICE_X71Y75         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y75         FDCE (Prop_fdce_C_Q)         0.456    -1.978 r  resetGen/resetFF_reg[4]/Q
                         net (fo=13, routed)          2.504     0.526    cpu/u_logic/HRESETn
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.650 f  cpu/u_logic/Ytm2z4_i_1/O
                         net (fo=120, routed)         5.949     6.599    cpu/u_logic/Ytm2z4_i_1_n_0
    SLICE_X86Y80         FDCE                                         f  cpu/u_logic/G8n2z4_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.601    18.063    cpu/u_logic/HCLK
    SLICE_X86Y80         FDCE                                         r  cpu/u_logic/G8n2z4_reg/C
                         clock pessimism             -0.430    17.633    
                         clock uncertainty           -0.089    17.545    
    SLICE_X86Y80         FDCE (Recov_fdce_C_CLR)     -0.405    17.140    cpu/u_logic/G8n2z4_reg
  -------------------------------------------------------------------
                         required time                         17.140    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                 10.541    

Slack (MET) :             10.640ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/M2b3z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.974ns  (logic 0.580ns (6.463%)  route 8.394ns (93.537%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 18.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.613    -2.434    resetGen/HCLK
    SLICE_X71Y75         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y75         FDCE (Prop_fdce_C_Q)         0.456    -1.978 r  resetGen/resetFF_reg[4]/Q
                         net (fo=13, routed)          2.504     0.526    cpu/u_logic/HRESETn
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.650 f  cpu/u_logic/Ytm2z4_i_1/O
                         net (fo=120, routed)         5.891     6.541    cpu/u_logic/Ytm2z4_i_1_n_0
    SLICE_X82Y77         FDPE                                         f  cpu/u_logic/M2b3z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.596    18.058    cpu/u_logic/HCLK
    SLICE_X82Y77         FDPE                                         r  cpu/u_logic/M2b3z4_reg/C
                         clock pessimism             -0.430    17.628    
                         clock uncertainty           -0.089    17.540    
    SLICE_X82Y77         FDPE (Recov_fdpe_C_PRE)     -0.359    17.181    cpu/u_logic/M2b3z4_reg
  -------------------------------------------------------------------
                         required time                         17.181    
                         arrival time                          -6.541    
  -------------------------------------------------------------------
                         slack                                 10.640    

Slack (MET) :             10.640ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Z8b3z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.974ns  (logic 0.580ns (6.463%)  route 8.394ns (93.537%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 18.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.613    -2.434    resetGen/HCLK
    SLICE_X71Y75         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y75         FDCE (Prop_fdce_C_Q)         0.456    -1.978 r  resetGen/resetFF_reg[4]/Q
                         net (fo=13, routed)          2.504     0.526    cpu/u_logic/HRESETn
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.650 f  cpu/u_logic/Ytm2z4_i_1/O
                         net (fo=120, routed)         5.891     6.541    cpu/u_logic/Ytm2z4_i_1_n_0
    SLICE_X82Y77         FDPE                                         f  cpu/u_logic/Z8b3z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.596    18.058    cpu/u_logic/HCLK
    SLICE_X82Y77         FDPE                                         r  cpu/u_logic/Z8b3z4_reg/C
                         clock pessimism             -0.430    17.628    
                         clock uncertainty           -0.089    17.540    
    SLICE_X82Y77         FDPE (Recov_fdpe_C_PRE)     -0.359    17.181    cpu/u_logic/Z8b3z4_reg
  -------------------------------------------------------------------
                         required time                         17.181    
                         arrival time                          -6.541    
  -------------------------------------------------------------------
                         slack                                 10.640    

Slack (MET) :             10.968ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Tna3z4_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.604ns  (logic 0.580ns (6.741%)  route 8.024ns (93.259%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 18.062 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.613    -2.434    resetGen/HCLK
    SLICE_X71Y75         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y75         FDCE (Prop_fdce_C_Q)         0.456    -1.978 r  resetGen/resetFF_reg[4]/Q
                         net (fo=13, routed)          2.504     0.526    cpu/u_logic/HRESETn
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.650 f  cpu/u_logic/Ytm2z4_i_1/O
                         net (fo=120, routed)         5.521     6.171    cpu/u_logic/Ytm2z4_i_1_n_0
    SLICE_X83Y81         FDCE                                         f  cpu/u_logic/Tna3z4_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.600    18.062    cpu/u_logic/HCLK
    SLICE_X83Y81         FDCE                                         r  cpu/u_logic/Tna3z4_reg/C
                         clock pessimism             -0.430    17.632    
                         clock uncertainty           -0.089    17.544    
    SLICE_X83Y81         FDCE (Recov_fdce_C_CLR)     -0.405    17.139    cpu/u_logic/Tna3z4_reg
  -------------------------------------------------------------------
                         required time                         17.139    
                         arrival time                          -6.171    
  -------------------------------------------------------------------
                         slack                                 10.968    

Slack (MET) :             11.014ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/F2o2z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.604ns  (logic 0.580ns (6.741%)  route 8.024ns (93.259%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 18.062 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.613    -2.434    resetGen/HCLK
    SLICE_X71Y75         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y75         FDCE (Prop_fdce_C_Q)         0.456    -1.978 r  resetGen/resetFF_reg[4]/Q
                         net (fo=13, routed)          2.504     0.526    cpu/u_logic/HRESETn
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.650 f  cpu/u_logic/Ytm2z4_i_1/O
                         net (fo=120, routed)         5.521     6.171    cpu/u_logic/Ytm2z4_i_1_n_0
    SLICE_X83Y81         FDPE                                         f  cpu/u_logic/F2o2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.600    18.062    cpu/u_logic/HCLK
    SLICE_X83Y81         FDPE                                         r  cpu/u_logic/F2o2z4_reg/C
                         clock pessimism             -0.430    17.632    
                         clock uncertainty           -0.089    17.544    
    SLICE_X83Y81         FDPE (Recov_fdpe_C_PRE)     -0.359    17.185    cpu/u_logic/F2o2z4_reg
  -------------------------------------------------------------------
                         required time                         17.185    
                         arrival time                          -6.171    
  -------------------------------------------------------------------
                         slack                                 11.014    

Slack (MET) :             11.057ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Gza3z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.550ns  (logic 0.580ns (6.784%)  route 7.970ns (93.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 18.051 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.613    -2.434    resetGen/HCLK
    SLICE_X71Y75         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y75         FDCE (Prop_fdce_C_Q)         0.456    -1.978 r  resetGen/resetFF_reg[4]/Q
                         net (fo=13, routed)          2.504     0.526    cpu/u_logic/HRESETn
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.650 f  cpu/u_logic/Ytm2z4_i_1/O
                         net (fo=120, routed)         5.466     6.116    cpu/u_logic/Ytm2z4_i_1_n_0
    SLICE_X79Y79         FDPE                                         f  cpu/u_logic/Gza3z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.589    18.051    cpu/u_logic/HCLK
    SLICE_X79Y79         FDPE                                         r  cpu/u_logic/Gza3z4_reg/C
                         clock pessimism             -0.430    17.621    
                         clock uncertainty           -0.089    17.533    
    SLICE_X79Y79         FDPE (Recov_fdpe_C_PRE)     -0.359    17.174    cpu/u_logic/Gza3z4_reg
  -------------------------------------------------------------------
                         required time                         17.174    
                         arrival time                          -6.116    
  -------------------------------------------------------------------
                         slack                                 11.057    

Slack (MET) :             11.254ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Iua3z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.355ns  (logic 0.580ns (6.942%)  route 7.775ns (93.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 18.055 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.613    -2.434    resetGen/HCLK
    SLICE_X71Y75         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y75         FDCE (Prop_fdce_C_Q)         0.456    -1.978 r  resetGen/resetFF_reg[4]/Q
                         net (fo=13, routed)          2.504     0.526    cpu/u_logic/HRESETn
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.650 f  cpu/u_logic/Ytm2z4_i_1/O
                         net (fo=120, routed)         5.272     5.922    cpu/u_logic/Ytm2z4_i_1_n_0
    SLICE_X80Y81         FDPE                                         f  cpu/u_logic/Iua3z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        1.593    18.055    cpu/u_logic/HCLK
    SLICE_X80Y81         FDPE                                         r  cpu/u_logic/Iua3z4_reg/C
                         clock pessimism             -0.430    17.625    
                         clock uncertainty           -0.089    17.537    
    SLICE_X80Y81         FDPE (Recov_fdpe_C_PRE)     -0.361    17.176    cpu/u_logic/Iua3z4_reg
  -------------------------------------------------------------------
                         required time                         17.176    
                         arrival time                          -5.922    
  -------------------------------------------------------------------
                         slack                                 11.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Pw03z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.186ns (14.663%)  route 1.082ns (85.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.555    -0.557    resetGen/HCLK
    SLICE_X71Y75         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  resetGen/resetFF_reg[4]/Q
                         net (fo=13, routed)          0.830     0.414    cpu/u_logic/HRESETn
    SLICE_X78Y97         LUT1 (Prop_lut1_I0_O)        0.045     0.459 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         0.252     0.711    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X77Y101        FDPE                                         f  cpu/u_logic/Pw03z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.865    -0.287    cpu/u_logic/HCLK
    SLICE_X77Y101        FDPE                                         r  cpu/u_logic/Pw03z4_reg/C
                         clock pessimism              0.040    -0.247    
    SLICE_X77Y101        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.342    cpu/u_logic/Pw03z4_reg
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/M3u2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.186ns (13.373%)  route 1.205ns (86.627%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.555    -0.557    resetGen/HCLK
    SLICE_X71Y75         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  resetGen/resetFF_reg[4]/Q
                         net (fo=13, routed)          0.830     0.414    cpu/u_logic/HRESETn
    SLICE_X78Y97         LUT1 (Prop_lut1_I0_O)        0.045     0.459 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         0.375     0.834    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X73Y105        FDPE                                         f  cpu/u_logic/M3u2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.860    -0.291    cpu/u_logic/HCLK
    SLICE_X73Y105        FDPE                                         r  cpu/u_logic/M3u2z4_reg/C
                         clock pessimism              0.040    -0.251    
    SLICE_X73Y105        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.346    cpu/u_logic/M3u2z4_reg
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/C5n2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.186ns (11.913%)  route 1.375ns (88.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.555    -0.557    resetGen/HCLK
    SLICE_X71Y75         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  resetGen/resetFF_reg[4]/Q
                         net (fo=13, routed)          0.830     0.414    cpu/u_logic/HRESETn
    SLICE_X78Y97         LUT1 (Prop_lut1_I0_O)        0.045     0.459 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         0.545     1.004    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X70Y101        FDPE                                         f  cpu/u_logic/C5n2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.835    -0.317    cpu/u_logic/HCLK
    SLICE_X70Y101        FDPE                                         r  cpu/u_logic/C5n2z4_reg/C
                         clock pessimism              0.040    -0.277    
    SLICE_X70Y101        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.348    cpu/u_logic/C5n2z4_reg
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.395ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            statusInd/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.226ns (16.096%)  route 1.178ns (83.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.555    -0.557    resetGen/HCLK
    SLICE_X71Y75         FDCE                                         r  resetGen/resetFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y75         FDCE (Prop_fdce_C_Q)         0.128    -0.429 r  resetGen/resetFF_reg[1]/Q
                         net (fo=4, routed)           0.504     0.075    resetGen/Q[0]
    SLICE_X66Y65         LUT1 (Prop_lut1_I0_O)        0.098     0.173 f  resetGen/loadState[1]_i_1/O
                         net (fo=110, routed)         0.674     0.847    statusInd/resetHW
    SLICE_X74Y63         FDCE                                         f  statusInd/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.865    -0.287    statusInd/HCLK
    SLICE_X74Y63         FDCE                                         r  statusInd/counter_reg[0]/C
                         clock pessimism             -0.194    -0.481    
    SLICE_X74Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.548    statusInd/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.395ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            statusInd/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.226ns (16.096%)  route 1.178ns (83.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.555    -0.557    resetGen/HCLK
    SLICE_X71Y75         FDCE                                         r  resetGen/resetFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y75         FDCE (Prop_fdce_C_Q)         0.128    -0.429 r  resetGen/resetFF_reg[1]/Q
                         net (fo=4, routed)           0.504     0.075    resetGen/Q[0]
    SLICE_X66Y65         LUT1 (Prop_lut1_I0_O)        0.098     0.173 f  resetGen/loadState[1]_i_1/O
                         net (fo=110, routed)         0.674     0.847    statusInd/resetHW
    SLICE_X74Y63         FDCE                                         f  statusInd/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.865    -0.287    statusInd/HCLK
    SLICE_X74Y63         FDCE                                         r  statusInd/counter_reg[1]/C
                         clock pessimism             -0.194    -0.481    
    SLICE_X74Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.548    statusInd/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.395ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            statusInd/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.226ns (16.096%)  route 1.178ns (83.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.555    -0.557    resetGen/HCLK
    SLICE_X71Y75         FDCE                                         r  resetGen/resetFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y75         FDCE (Prop_fdce_C_Q)         0.128    -0.429 r  resetGen/resetFF_reg[1]/Q
                         net (fo=4, routed)           0.504     0.075    resetGen/Q[0]
    SLICE_X66Y65         LUT1 (Prop_lut1_I0_O)        0.098     0.173 f  resetGen/loadState[1]_i_1/O
                         net (fo=110, routed)         0.674     0.847    statusInd/resetHW
    SLICE_X74Y63         FDCE                                         f  statusInd/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.865    -0.287    statusInd/HCLK
    SLICE_X74Y63         FDCE                                         r  statusInd/counter_reg[2]/C
                         clock pessimism             -0.194    -0.481    
    SLICE_X74Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.548    statusInd/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.395ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            statusInd/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.226ns (16.096%)  route 1.178ns (83.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.555    -0.557    resetGen/HCLK
    SLICE_X71Y75         FDCE                                         r  resetGen/resetFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y75         FDCE (Prop_fdce_C_Q)         0.128    -0.429 r  resetGen/resetFF_reg[1]/Q
                         net (fo=4, routed)           0.504     0.075    resetGen/Q[0]
    SLICE_X66Y65         LUT1 (Prop_lut1_I0_O)        0.098     0.173 f  resetGen/loadState[1]_i_1/O
                         net (fo=110, routed)         0.674     0.847    statusInd/resetHW
    SLICE_X74Y63         FDCE                                         f  statusInd/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.865    -0.287    statusInd/HCLK
    SLICE_X74Y63         FDCE                                         r  statusInd/counter_reg[3]/C
                         clock pessimism             -0.194    -0.481    
    SLICE_X74Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.548    statusInd/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.438ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Wnt2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 0.186ns (11.252%)  route 1.467ns (88.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.555    -0.557    resetGen/HCLK
    SLICE_X71Y75         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  resetGen/resetFF_reg[4]/Q
                         net (fo=13, routed)          0.987     0.570    cpu/u_logic/HRESETn
    SLICE_X82Y99         LUT1 (Prop_lut1_I0_O)        0.045     0.615 f  cpu/u_logic/Y1n2z4_i_1/O
                         net (fo=120, routed)         0.480     1.096    cpu/u_logic/Y1n2z4_i_1_n_0
    SLICE_X75Y101        FDPE                                         f  cpu/u_logic/Wnt2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.865    -0.287    cpu/u_logic/HCLK
    SLICE_X75Y101        FDPE                                         r  cpu/u_logic/Wnt2z4_reg/C
                         clock pessimism              0.040    -0.247    
    SLICE_X75Y101        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.342    cpu/u_logic/Wnt2z4_reg
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.440ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/R6n2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.186ns (11.451%)  route 1.438ns (88.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.555    -0.557    resetGen/HCLK
    SLICE_X71Y75         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  resetGen/resetFF_reg[4]/Q
                         net (fo=13, routed)          0.830     0.414    cpu/u_logic/HRESETn
    SLICE_X78Y97         LUT1 (Prop_lut1_I0_O)        0.045     0.459 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         0.608     1.067    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X71Y104        FDPE                                         f  cpu/u_logic/R6n2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.833    -0.318    cpu/u_logic/HCLK
    SLICE_X71Y104        FDPE                                         r  cpu/u_logic/R6n2z4_reg/C
                         clock pessimism              0.040    -0.278    
    SLICE_X71Y104        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.373    cpu/u_logic/R6n2z4_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.458ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            statusInd/counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.226ns (15.402%)  route 1.241ns (84.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.555    -0.557    resetGen/HCLK
    SLICE_X71Y75         FDCE                                         r  resetGen/resetFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y75         FDCE (Prop_fdce_C_Q)         0.128    -0.429 r  resetGen/resetFF_reg[1]/Q
                         net (fo=4, routed)           0.504     0.075    resetGen/Q[0]
    SLICE_X66Y65         LUT1 (Prop_lut1_I0_O)        0.098     0.173 f  resetGen/loadState[1]_i_1/O
                         net (fo=110, routed)         0.737     0.910    statusInd/resetHW
    SLICE_X74Y64         FDCE                                         f  statusInd/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1577, routed)        0.865    -0.287    statusInd/HCLK
    SLICE_X74Y64         FDCE                                         r  statusInd/counter_reg[4]/C
                         clock pessimism             -0.194    -0.481    
    SLICE_X74Y64         FDCE (Remov_fdce_C_CLR)     -0.067    -0.548    statusInd/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  1.458    





