
---------- Begin Simulation Statistics ----------
final_tick                                38904545625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 149713                       # Simulator instruction rate (inst/s)
host_mem_usage                                 678108                       # Number of bytes of host memory used
host_op_rate                                   159630                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   484.24                       # Real time elapsed on the host
host_tick_rate                               80340963                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    72497445                       # Number of instructions simulated
sim_ops                                      77299826                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.038905                       # Number of seconds simulated
sim_ticks                                 38904545625                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.486958                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4732986                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              5348795                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                162                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            127768                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           6612849                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             463548                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          464713                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1165                       # Number of indirect misses.
system.cpu.branchPred.lookups                10662185                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1780519                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        56753                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 261099885                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 38750143                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            127297                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   10448354                       # Number of branches committed
system.cpu.commit.bw_lim_events                183270                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             117                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          663271                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             72497445                       # Number of instructions committed
system.cpu.commit.committedOps               77299826                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     62033726                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.246094                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.304909                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     18007705     29.03%     29.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     26348076     42.47%     71.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      9781119     15.77%     87.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      3790797      6.11%     93.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1942916      3.13%     96.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1284991      2.07%     98.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       509622      0.82%     99.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       185230      0.30%     99.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       183270      0.30%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     62033726                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              2070554                       # Number of function calls committed.
system.cpu.commit.int_insts                  71607231                       # Number of committed integer instructions.
system.cpu.commit.loads                       8670131                       # Number of loads committed
system.cpu.commit.membars                          52                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         62457705     80.80%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          913861      1.18%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            4      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         8670131     11.22%     93.20% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        5258125      6.80%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          77299826                       # Class of committed instruction
system.cpu.commit.refs                       13928256                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    72497445                       # Number of Instructions Simulated
system.cpu.committedOps                      77299826                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.858613                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.858613                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 44668                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   502                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              4847749                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               78604019                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 23776661                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  38236158                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 127500                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                284568                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                   981                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    10662185                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  23645143                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      38335556                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 59529                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       74243449                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           211                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  255974                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.171288                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           23722182                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            6977053                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.192718                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           62185968                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.271470                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.260247                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 23863307     38.37%     38.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 16947612     27.25%     65.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2005183      3.22%     68.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 19369866     31.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             62185968                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           61306                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               127360                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 10496920                       # Number of branches executed
system.cpu.iew.exec_nop                             2                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.248892                       # Inst execution rate
system.cpu.iew.exec_refs                     13988025                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    5258539                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   24742                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               8795615                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 66                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              5270128                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            78114525                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               8729486                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            157818                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              77740121                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  4450                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 127500                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  4438                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           157728                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          190                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       125484                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        12003                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            190                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        19299                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         108061                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  85526350                       # num instructions consuming a value
system.cpu.iew.wb_count                      77704766                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.579161                       # average fanout of values written-back
system.cpu.iew.wb_producers                  49533516                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.248324                       # insts written-back per cycle
system.cpu.iew.wb_sent                       77704824                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 94031059                       # number of integer regfile reads
system.cpu.int_regfile_writes                55005321                       # number of integer regfile writes
system.cpu.ipc                               1.164669                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.164669                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                17      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              62939223     80.80%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               927668      1.19%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              4      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              8772048     11.26%     93.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5258979      6.75%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               77897939                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     6278485                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.080599                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 4323723     68.87%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    163      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 849131     13.52%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1105468     17.61%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               84176407                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          224266791                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     77704766                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          78929409                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   78114405                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  77897939                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 118                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          814696                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              6460                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              1                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1383934                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      62185968                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.252661                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.814042                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11362235     18.27%     18.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            27120118     43.61%     61.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            20333332     32.70%     94.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3369975      5.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 308      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        62185968                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.251427                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            152620                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               21                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              8795615                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5270128                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                13953554                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    206                       # number of misc regfile writes
system.cpu.numCycles                         62247274                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   29258                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              94287631                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                 24016277                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   3635                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             354856107                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               78297167                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            95561983                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  37997471                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   8827                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 127500                       # Number of cycles rename is squashing
system.cpu.rename.SquashedInsts                143598                       # Number of squashed instructions processed by rename
system.cpu.rename.UnblockCycles                 13014                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1274351                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        101340834                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2448                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 71                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2373                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             65                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups               32                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    139813396                       # The number of ROB reads
system.cpu.rob.rob_writes                   156078436                       # The number of ROB writes
system.cpu.timesIdled                             629                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       32                       # number of vector regfile reads
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1044                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           30                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          334                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1442                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  38904545625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                913                       # Transaction distribution
system.membus.trans_dist::ReadExReq               130                       # Transaction distribution
system.membus.trans_dist::ReadExResp              130                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           914                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        66752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   66752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1044                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1044    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1044                       # Request fanout histogram
system.membus.respLayer1.occupancy            5558250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             1491250                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  38904545625                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               998                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          305                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              130                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             130                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           809                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          191                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          648                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2570                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        71232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        20608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  91840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1130                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.046018                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.209616                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1078     95.40%     95.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     52      4.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1130                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1285000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            604368                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1515624                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  38904545625                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   55                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   23                       # number of demand (read+write) hits
system.l2.demand_hits::total                       78                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  55                       # number of overall hits
system.l2.overall_hits::.cpu.data                  23                       # number of overall hits
system.l2.overall_hits::total                      78                       # number of overall hits
system.l2.demand_misses::.cpu.inst                754                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                298                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1052                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               754                       # number of overall misses
system.l2.overall_misses::.cpu.data               298                       # number of overall misses
system.l2.overall_misses::total                  1052                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     61958750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     26909375                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         88868125                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     61958750                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     26909375                       # number of overall miss cycles
system.l2.overall_miss_latency::total        88868125                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              809                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              321                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1130                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             809                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             321                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1130                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.932015                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.928349                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.930973                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.932015                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.928349                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.930973                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82173.408488                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 90299.916107                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84475.403992                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82173.408488                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 90299.916107                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84475.403992                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           753                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           291                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1044                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          753                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          291                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1044                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52282625                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     22661625                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     74944250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52282625                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     22661625                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     74944250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.930779                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.906542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.923894                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.930779                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.906542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.923894                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69432.436919                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data        77875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71785.680077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69432.436919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data        77875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71785.680077                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            2                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                2                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            2                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            2                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          275                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              275                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          275                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          275                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             130                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 130                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     11787500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      11787500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 90673.076923                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90673.076923                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          130                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            130                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     10130875                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     10130875                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77929.807692                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77929.807692                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             55                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 55                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          754                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              754                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     61958750                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61958750                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          809                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            809                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.932015                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.932015                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82173.408488                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82173.408488                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          753                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          753                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52282625                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52282625                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.930779                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.930779                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69432.436919                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69432.436919                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            23                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                23                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          168                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             168                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     15121875                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     15121875                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          191                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           191                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.879581                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.879581                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90011.160714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90011.160714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          161                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          161                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     12530750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     12530750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.842932                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.842932                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77830.745342                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77830.745342                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  38904545625                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   730.703134                       # Cycle average of tags in use
system.l2.tags.total_refs                        1403                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1043                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.345158                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     78000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       494.829922                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       235.873211                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.030202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.014397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.044599                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1043                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          246                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          731                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.063660                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     12339                       # Number of tag accesses
system.l2.tags.data_accesses                    12339                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  38904545625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          48192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          18624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              66816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        48192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         48192                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1044                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1238724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            478710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1717434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1238724                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1238724                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1238724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           478710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1717434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000507500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12060                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1044                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1044                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      9553875                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5220000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                29128875                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9151.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27901.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      773                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1044                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          263                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    249.186312                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   148.613200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.546391                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          127     48.29%     48.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           51     19.39%     67.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           25      9.51%     77.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           17      6.46%     83.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            9      3.42%     87.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      3.04%     90.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      1.90%     92.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.14%     93.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           18      6.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          263                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  66816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   66816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         1.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      1.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   38904466875                       # Total gap between requests
system.mem_ctrls.avgGap                   37264815.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        48192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        18624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1238724.144590237644                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 478710.127590649587                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          753                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          291                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19198375                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9930500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25495.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34125.43                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    74.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               971040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               504735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2527560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3070741440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        604963230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14429903040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        18109611045                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.488306                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  37508307250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1298960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     97278375                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               963900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               493350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4926600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3070741440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        599928990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      14434142400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        18111196680                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.529063                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  37520020625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1298960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     85565000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     38904545625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  38904545625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     23644151                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         23644151                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     23644151                       # number of overall hits
system.cpu.icache.overall_hits::total        23644151                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          992                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            992                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          992                       # number of overall misses
system.cpu.icache.overall_misses::total           992                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     76040624                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     76040624                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     76040624                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     76040624                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     23645143                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     23645143                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     23645143                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     23645143                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000042                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000042                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76653.854839                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76653.854839                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76653.854839                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76653.854839                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          148                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           74                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          305                       # number of writebacks
system.cpu.icache.writebacks::total               305                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          183                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          183                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          183                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          183                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          809                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          809                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          809                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          809                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     64219375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64219375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     64219375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64219375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79381.180470                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79381.180470                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79381.180470                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79381.180470                       # average overall mshr miss latency
system.cpu.icache.replacements                    305                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     23644151                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        23644151                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          992                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           992                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     76040624                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     76040624                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     23645143                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     23645143                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76653.854839                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76653.854839                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          183                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          183                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          809                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          809                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     64219375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64219375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79381.180470                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79381.180470                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  38904545625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           427.809118                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            23644959                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               808                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          29263.563119                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   427.809118                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.835565                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.835565                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          190                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          241                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          94581380                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         94581380                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  38904545625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  38904545625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  38904545625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  38904545625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  38904545625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     13430373                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13430373                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     13430373                       # number of overall hits
system.cpu.dcache.overall_hits::total        13430373                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1077                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1077                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1077                       # number of overall misses
system.cpu.dcache.overall_misses::total          1077                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     96766249                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     96766249                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     96766249                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     96766249                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     13431450                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13431450                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     13431450                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13431450                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000080                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000080                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000080                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000080                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 89847.956360                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 89847.956360                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 89847.956360                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 89847.956360                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           37                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.dcache.writebacks::total                 2                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          756                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          756                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          756                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          756                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          321                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          321                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          321                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          321                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     27845000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     27845000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     27845000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     27845000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000024                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000024                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 86744.548287                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86744.548287                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 86744.548287                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86744.548287                       # average overall mshr miss latency
system.cpu.dcache.replacements                      7                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      8571166                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8571166                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          422                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           422                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     36391875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     36391875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8571588                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8571588                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000049                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 86236.670616                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 86236.670616                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          231                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          231                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          191                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          191                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     15812500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     15812500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 82787.958115                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82787.958115                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4859207                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4859207                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          655                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          655                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     60374374                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     60374374                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4859862                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4859862                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000135                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000135                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 92174.616794                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 92174.616794                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          525                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          525                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12032500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12032500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92557.692308                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92557.692308                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       133125                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       133125                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.039216                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.039216                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 66562.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 66562.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  38904545625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           258.861763                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13430793                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               320                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          41971.228125                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            173750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   258.861763                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.505589                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.505589                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          313                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          252                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.611328                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53726528                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53726528                       # Number of data accesses

---------- End Simulation Statistics   ----------
