<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><device die="PA5SOC025T" family="PolarFireSoC" package="fcvg484"/><componentInstances/><component name="PF_SOC_MSS::work"/><component name="CORERESET::work"/><component name="INIT_MONITOR::work"/><component name="FPGA_CCC_C0::work"/><component name="FIC0_INITIATOR::work"/><component name="CLK_DIV::work"/><component name="GLITCHLESS_MUX::work"/><component name="TRANSMIT_PLL::work"/><component name="PCIE_REF_CLK::work"/><component name="FIC3_INITIATOR::work"/><component name="OSCILLATOR_160MHz::work"/><component name="PF_CCC_ADC::work"/><component name="CLOCKS_AND_RESETS::work"/><component name="IHC_APB::work"/><component name="IHC_SUBSYSTEM::work"/><component name="BVF_RISCV_SUBSYSTEM::work"/><component name="DEFAULT_6BA5ED31DBDDB144872513::work"/><component name="APB_BUS_CONVERTER::work"/><component name="CoreAPB3_CAPE::work"/><component name="CoreGPIO_P8_UPPER::work"/><component name="P8_GPIO_UPPER::work"/><component name="CoreGPIO_P9::work"/><component name="P9_GPIO::work"/><component name="CAPE_DEFAULT_GPIOS::work"/><component name="corepwm_C1::work"/><component name="CAPE_PWM::work"/><component name="CAPE::work"/><component name="PCIE_INITIATOR::work"/><component name="RECONFIGURATION_INTERFACE::work"/><component name="PF_PCIE_C0::work"/><component name="FIC_1_INITIATOR::work"/><component name="M2_INTERFACE::work"/><SmartGen version="8.0"/></workspace>