###############################################################
#  Generated by:      Cadence Innovus 18.13-s088_1
#  OS:                Linux x86_64(Host ID hansolo.poly.edu)
#  Generated on:      Fri Mar  5 17:30:59 2021
#  Design:            picorv32
#  Command:           report_timing -max_paths 150000 > ${REPORTS_DIR}/timing.rpt
###############################################################
Path 1: VIOLATED Setup Check with Pin reg_op1_reg[4]/CK 
Endpoint:   reg_op1_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.029
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.437
- Arrival Time                  0.450
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | instr_slti_reg   | CK ^         |           |       |  -0.035 |   -0.048 | 
     | instr_slti_reg   | CK ^ -> Q v  | DFF_X1    | 0.097 |   0.061 |    0.049 | 
     | g123             | A2 v -> ZN ^ | NOR2_X2   | 0.030 |   0.091 |    0.079 | 
     | FE_RC_864_0      | A3 ^ -> ZN v | NAND4_X2  | 0.031 |   0.123 |    0.110 | 
     | FE_RC_865_0      | A v -> ZN ^  | INV_X2    | 0.021 |   0.144 |    0.131 | 
     | FE_RC_858_0      | A2 ^ -> ZN v | NAND3_X4  | 0.020 |   0.164 |    0.151 | 
     | g2662            | A1 v -> ZN ^ | NOR2_X4   | 0.025 |   0.189 |    0.176 | 
     | FE_RC_0_0        | B1 ^ -> ZN v | OAI21_X4  | 0.020 |   0.209 |    0.196 | 
     | g205298          | A1 v -> ZN v | AND2_X4   | 0.041 |   0.250 |    0.237 | 
     | FE_RC_1504_0     | A2 v -> ZN v | AND2_X4   | 0.043 |   0.293 |    0.280 | 
     | FE_OCPC93_n_8390 | A v -> Z v   | BUF_X8    | 0.027 |   0.320 |    0.308 | 
     | FE_RC_251_0      | A1 v -> ZN ^ | AOI222_X2 | 0.050 |   0.370 |    0.358 | 
     | FE_RC_1045_0     | A1 ^ -> ZN v | NAND3_X2  | 0.026 |   0.396 |    0.384 | 
     | g220231          | B1 v -> ZN ^ | AOI21_X2  | 0.025 |   0.421 |    0.409 | 
     | FE_RC_1409_0     | A3 ^ -> ZN v | NAND4_X1  | 0.029 |   0.450 |    0.437 | 
     | reg_op1_reg[4]   | D v          | DFF_X2    | 0.000 |   0.450 |    0.437 | 
     +--------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin reg_op1_reg[5]/CK 
Endpoint:   reg_op1_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.450
= Slack Time                   -0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.046 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.050 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.080 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.112 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.132 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.153 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.178 | 
     | FE_RC_0_0          | B1 ^ -> ZN v | OAI21_X4 | 0.020 |   0.209 |    0.198 | 
     | g216380            | A1 v -> ZN v | AND2_X4  | 0.041 |   0.249 |    0.238 | 
     | g216388            | A1 v -> ZN v | AND2_X4  | 0.055 |   0.304 |    0.293 | 
     | FE_OCPC313_n_22205 | A v -> Z v   | BUF_X2   | 0.035 |   0.339 |    0.328 | 
     | g195736__2250      | A1 v -> ZN ^ | AOI22_X2 | 0.025 |   0.365 |    0.353 | 
     | FE_RC_314_0        | A1 ^ -> ZN v | NAND4_X1 | 0.026 |   0.391 |    0.380 | 
     | FE_RC_1013_0       | A v -> ZN ^  | INV_X1   | 0.020 |   0.411 |    0.399 | 
     | FE_RC_1011_0       | A1 ^ -> ZN v | NAND3_X2 | 0.018 |   0.428 |    0.417 | 
     | FE_RC_1012_0       | A v -> ZN ^  | INV_X2   | 0.011 |   0.439 |    0.428 | 
     | FE_RC_1503_0       | B1 ^ -> ZN v | OAI21_X1 | 0.011 |   0.450 |    0.439 | 
     | reg_op1_reg[5]     | D v          | DFF_X2   | 0.000 |   0.450 |    0.439 | 
     +---------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin reg_op1_reg[1]/CK 
Endpoint:   reg_op1_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.449
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg    | CK ^         |          |       |  -0.035 |   -0.045 | 
     | instr_slti_reg    | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.052 | 
     | g123              | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.082 | 
     | FE_RC_864_0       | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.113 | 
     | FE_RC_865_0       | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.134 | 
     | FE_RC_858_0       | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.154 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.179 | 
     | FE_RC_0_0         | B1 ^ -> ZN v | OAI21_X4 | 0.020 |   0.209 |    0.199 | 
     | g221500           | A1 v -> ZN v | AND2_X4  | 0.038 |   0.247 |    0.237 | 
     | g198205           | A1 v -> ZN v | AND2_X4  | 0.034 |   0.281 |    0.271 | 
     | FE_OCPC266_n_4240 | A v -> Z v   | BUF_X2   | 0.032 |   0.313 |    0.303 | 
     | g195692__1474     | B1 v -> ZN ^ | AOI22_X2 | 0.037 |   0.350 |    0.340 | 
     | FE_RC_1534_0      | A2 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.383 |    0.374 | 
     | FE_RC_1533_0      | B1 ^ -> ZN v | AOI21_X2 | 0.013 |   0.396 |    0.387 | 
     | g222567           | A2 v -> ZN ^ | NOR2_X2  | 0.026 |   0.423 |    0.413 | 
     | FE_RC_1804_0      | A2 ^ -> ZN v | NAND4_X1 | 0.026 |   0.449 |    0.439 | 
     | reg_op1_reg[1]    | D v          | DFF_X2   | 0.000 |   0.449 |    0.439 | 
     +--------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin reg_op1_reg[3]/CK 
Endpoint:   reg_op1_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.448
= Slack Time                   -0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.044 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.052 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.082 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.113 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.134 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.154 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.180 | 
     | FE_RC_0_0          | B1 ^ -> ZN v | OAI21_X4 | 0.020 |   0.209 |    0.199 | 
     | g205298            | A1 v -> ZN v | AND2_X4  | 0.041 |   0.250 |    0.240 | 
     | g210844            | A1 v -> ZN v | AND2_X4  | 0.032 |   0.281 |    0.272 | 
     | FE_OCPC100_n_16568 | A v -> ZN ^  | INV_X8   | 0.017 |   0.299 |    0.289 | 
     | FE_OCPC101_n_16568 | A ^ -> ZN v  | INV_X2   | 0.013 |   0.311 |    0.302 | 
     | g195713__203994    | B1 v -> ZN ^ | AOI22_X1 | 0.036 |   0.347 |    0.338 | 
     | g194427__6083      | A2 ^ -> ZN ^ | AND2_X1  | 0.035 |   0.382 |    0.373 | 
     | g194119__1474      | B1 ^ -> ZN v | AOI21_X1 | 0.016 |   0.398 |    0.389 | 
     | g220187            | A1 v -> ZN ^ | NOR2_X2  | 0.023 |   0.421 |    0.411 | 
     | FE_RC_871_0        | A3 ^ -> ZN v | NAND4_X1 | 0.028 |   0.448 |    0.439 | 
     | reg_op1_reg[3]     | D v          | DFF_X2   | 0.000 |   0.448 |    0.439 | 
     +---------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.448
= Slack Time                   -0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.043 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.053 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.083 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.114 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.135 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.155 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.181 | 
     | FE_RC_0_0          | B1 ^ -> ZN v | OAI21_X4 | 0.020 |   0.209 |    0.200 | 
     | g216380            | A1 v -> ZN v | AND2_X4  | 0.041 |   0.249 |    0.241 | 
     | g216388            | A1 v -> ZN v | AND2_X4  | 0.055 |   0.304 |    0.296 | 
     | FE_OCPC313_n_22205 | A v -> Z v   | BUF_X2   | 0.035 |   0.339 |    0.331 | 
     | g205181            | A1 v -> ZN ^ | AOI22_X2 | 0.029 |   0.368 |    0.360 | 
     | g3929              | A1 ^ -> ZN v | NAND4_X2 | 0.029 |   0.397 |    0.389 | 
     | g3925              | B2 v -> ZN ^ | OAI21_X2 | 0.034 |   0.431 |    0.423 | 
     | FE_RC_1841_0       | A1 ^ -> ZN v | NAND3_X2 | 0.017 |   0.448 |    0.440 | 
     | reg_op1_reg[9]     | D v          | DFF_X2   | 0.000 |   0.448 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin reg_op1_reg[20]/CK 
Endpoint:   reg_op1_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.449
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.042 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.054 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.084 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.115 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.136 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.156 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.182 | 
     | FE_RC_0_0          | B1 ^ -> ZN v | OAI21_X4 | 0.020 |   0.209 |    0.201 | 
     | g216380            | A1 v -> ZN v | AND2_X4  | 0.041 |   0.249 |    0.242 | 
     | g216384            | A1 v -> ZN v | AND2_X4  | 0.036 |   0.285 |    0.278 | 
     | FE_OCPC249_n_22201 | A v -> Z v   | BUF_X16  | 0.031 |   0.316 |    0.309 | 
     | FE_RC_979_0        | B1 v -> ZN ^ | AOI22_X4 | 0.036 |   0.352 |    0.345 | 
     | FE_RC_1136_0       | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.385 |    0.377 | 
     | FE_RC_1723_0       | A2 ^ -> ZN v | NAND4_X4 | 0.027 |   0.412 |    0.405 | 
     | FE_RC_890_0        | A2 v -> ZN ^ | NOR2_X4  | 0.026 |   0.438 |    0.430 | 
     | g193974__8780      | B1 ^ -> ZN v | OAI21_X2 | 0.012 |   0.449 |    0.442 | 
     | reg_op1_reg[20]    | D v          | DFF_X1   | 0.000 |   0.449 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin alu_out_q_reg[19]/CK 
Endpoint:   alu_out_q_reg[19]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.433
- Arrival Time                  0.441
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |           |       |  -0.034 |   -0.042 | 
     | instr_sub_reg               | CK ^ -> Q ^  | DFF_X1    | 0.110 |   0.076 |    0.069 | 
     | FE_OCPC148_instr_sub        | A ^ -> ZN v  | INV_X1    | 0.017 |   0.093 |    0.086 | 
     | FE_OCPC163_instr_sub        | A v -> Z v   | BUF_X8    | 0.029 |   0.122 |    0.115 | 
     | g85075__226126              | B v -> Z v   | MUX2_X1   | 0.064 |   0.186 |    0.179 | 
     | addinc_ADD_UNS_OP_2_g2214   | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.228 |    0.221 | 
     | addinc_ADD_UNS_OP_2_g214231 | A1 ^ -> ZN v | NOR2_X2   | 0.014 |   0.242 |    0.235 | 
     | FE_RC_222_0                 | A1 v -> ZN ^ | NAND2_X1  | 0.020 |   0.261 |    0.254 | 
     | FE_RC_220_0                 | A2 ^ -> ZN v | NOR2_X2   | 0.011 |   0.272 |    0.265 | 
     | addinc_ADD_UNS_OP_2_g216636 | A3 v -> ZN ^ | NAND3_X2  | 0.023 |   0.295 |    0.288 | 
     | addinc_ADD_UNS_OP_2_g203586 | A3 ^ -> ZN ^ | AND4_X4   | 0.062 |   0.358 |    0.350 | 
     | FE_RC_2064_0                | C1 ^ -> ZN v | OAI211_X2 | 0.020 |   0.378 |    0.370 | 
     | g222401                     | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.419 |    0.412 | 
     | g199736                     | B1 v -> ZN ^ | OAI21_X2  | 0.022 |   0.441 |    0.433 | 
     | alu_out_q_reg[19]           | D ^          | DFF_X1    | 0.000 |   0.441 |    0.433 | 
     +-------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin reg_op1_reg[21]/CK 
Endpoint:   reg_op1_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.449
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.042 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.055 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.084 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.116 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.137 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.157 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.182 | 
     | FE_RC_0_0          | B1 ^ -> ZN v | OAI21_X4 | 0.020 |   0.209 |    0.202 | 
     | g216380            | A1 v -> ZN v | AND2_X4  | 0.041 |   0.249 |    0.242 | 
     | g216384            | A1 v -> ZN v | AND2_X4  | 0.036 |   0.285 |    0.278 | 
     | FE_OCPC249_n_22201 | A v -> Z v   | BUF_X16  | 0.031 |   0.316 |    0.309 | 
     | g195958            | B1 v -> ZN ^ | AOI22_X4 | 0.034 |   0.350 |    0.343 | 
     | FE_RC_1172_0       | A2 ^ -> ZN v | NAND4_X1 | 0.030 |   0.380 |    0.373 | 
     | FE_RC_1097_0       | A v -> ZN ^  | INV_X1   | 0.016 |   0.396 |    0.389 | 
     | FE_RC_1095_0       | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.413 |    0.406 | 
     | FE_RC_1188_0       | A2 v -> ZN ^ | NOR2_X2  | 0.024 |   0.436 |    0.429 | 
     | FE_RC_1742_0       | B1 ^ -> ZN v | OAI21_X1 | 0.013 |   0.449 |    0.442 | 
     | reg_op1_reg[21]    | D v          | DFF_X1   | 0.000 |   0.449 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin reg_op1_reg[0]/CK 
Endpoint:   reg_op1_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.029
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.445
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg    | CK ^         |          |       |  -0.035 |   -0.042 | 
     | instr_slti_reg    | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.055 | 
     | g123              | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.084 | 
     | FE_RC_864_0       | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.116 | 
     | FE_RC_865_0       | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.137 | 
     | FE_RC_858_0       | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.157 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.182 | 
     | FE_RC_0_0         | B1 ^ -> ZN v | OAI21_X4 | 0.020 |   0.209 |    0.202 | 
     | g221500           | A1 v -> ZN v | AND2_X4  | 0.038 |   0.247 |    0.240 | 
     | g198205           | A1 v -> ZN v | AND2_X4  | 0.034 |   0.281 |    0.274 | 
     | FE_OCPC266_n_4240 | A v -> Z v   | BUF_X2   | 0.032 |   0.313 |    0.306 | 
     | g195688__9906     | B1 v -> ZN ^ | AOI22_X1 | 0.040 |   0.353 |    0.347 | 
     | g194418__7675     | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.370 |    0.363 | 
     | FE_RC_1475_0      | A v -> ZN ^  | INV_X1   | 0.012 |   0.382 |    0.376 | 
     | FE_RC_2006_0      | B1 ^ -> ZN v | AOI21_X1 | 0.012 |   0.395 |    0.388 | 
     | FE_RC_1472_0      | A1 v -> ZN ^ | NOR2_X1  | 0.022 |   0.416 |    0.410 | 
     | FE_RC_1890_0      | A3 ^ -> ZN v | NAND4_X1 | 0.028 |   0.445 |    0.438 | 
     | reg_op1_reg[0]    | D v          | DFF_X2   | 0.000 |   0.445 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin reg_op1_reg[30]/CK 
Endpoint:   reg_op1_reg[30]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.450
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg    | CK ^         |          |       |  -0.035 |   -0.042 | 
     | instr_slti_reg    | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.055 | 
     | g123              | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.085 | 
     | FE_RC_864_0       | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.116 | 
     | FE_RC_865_0       | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.137 | 
     | FE_RC_858_0       | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.157 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.182 | 
     | FE_RC_0_0         | B1 ^ -> ZN v | OAI21_X4 | 0.020 |   0.209 |    0.202 | 
     | g221500           | A1 v -> ZN v | AND2_X4  | 0.038 |   0.247 |    0.241 | 
     | g198206           | A1 v -> ZN v | AND2_X4  | 0.040 |   0.287 |    0.280 | 
     | FE_OCPC239_n_4239 | A v -> Z v   | BUF_X16  | 0.031 |   0.318 |    0.311 | 
     | g196088           | B1 v -> ZN ^ | AOI22_X2 | 0.035 |   0.353 |    0.347 | 
     | FE_RC_1584_0      | A1 ^ -> ZN v | NAND4_X1 | 0.026 |   0.380 |    0.373 | 
     | FE_RC_973_0       | A v -> ZN ^  | INV_X1   | 0.020 |   0.399 |    0.393 | 
     | FE_RC_972_0       | A1 ^ -> ZN v | NAND2_X2 | 0.017 |   0.416 |    0.409 | 
     | FE_RC_971_0       | A2 v -> ZN ^ | NOR2_X4  | 0.021 |   0.437 |    0.431 | 
     | FE_RC_1709_0      | B1 ^ -> ZN v | OAI21_X1 | 0.013 |   0.450 |    0.443 | 
     | reg_op1_reg[30]   | D v          | DFF_X1   | 0.000 |   0.450 |    0.443 | 
     +--------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin reg_op1_reg[31]/CK 
Endpoint:   reg_op1_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.450
= Slack Time                   -0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.041 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.055 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.085 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.116 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.137 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.157 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.183 | 
     | FE_RC_0_0          | B1 ^ -> ZN v | OAI21_X4 | 0.020 |   0.209 |    0.202 | 
     | g216380            | A1 v -> ZN v | AND2_X4  | 0.041 |   0.249 |    0.243 | 
     | g216384            | A1 v -> ZN v | AND2_X4  | 0.036 |   0.285 |    0.279 | 
     | FE_OCPC249_n_22201 | A v -> Z v   | BUF_X16  | 0.031 |   0.316 |    0.310 | 
     | g196103            | B1 v -> ZN ^ | AOI22_X2 | 0.037 |   0.353 |    0.346 | 
     | FE_RC_316_0        | A2 ^ -> ZN v | NAND2_X1 | 0.020 |   0.373 |    0.366 | 
     | FE_RC_1650_0       | A2 v -> ZN ^ | NOR2_X2  | 0.024 |   0.397 |    0.391 | 
     | FE_RC_1649_0       | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.419 |    0.413 | 
     | FE_RC_37_0         | A1 v -> ZN ^ | NOR2_X4  | 0.018 |   0.437 |    0.431 | 
     | g193958__7118      | B1 ^ -> ZN v | OAI21_X1 | 0.012 |   0.450 |    0.443 | 
     | reg_op1_reg[31]    | D v          | DFF_X1   | 0.000 |   0.450 |    0.443 | 
     +---------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin reg_op1_reg[26]/CK 
Endpoint:   reg_op1_reg[26]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.444
= Slack Time                   -0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.041 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.056 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.085 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.117 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.138 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.158 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.183 | 
     | FE_RC_0_0          | B1 ^ -> ZN v | OAI21_X4 | 0.020 |   0.209 |    0.203 | 
     | g226851            | A1 v -> ZN v | AND2_X4  | 0.038 |   0.247 |    0.241 | 
     | g225973            | A1 v -> ZN v | AND2_X4  | 0.031 |   0.278 |    0.272 | 
     | FE_OCPC110_n_32292 | A v -> Z v   | BUF_X16  | 0.029 |   0.307 |    0.301 | 
     | g224034            | B1 v -> ZN ^ | AOI22_X2 | 0.036 |   0.343 |    0.338 | 
     | FE_RC_1171_0       | A2 ^ -> ZN v | NAND4_X1 | 0.037 |   0.381 |    0.375 | 
     | g209767            | A3 v -> ZN ^ | NOR3_X2  | 0.048 |   0.429 |    0.423 | 
     | g193980__2683      | B1 ^ -> ZN v | OAI21_X1 | 0.015 |   0.444 |    0.438 | 
     | reg_op1_reg[26]    | D v          | DFF_X2   | 0.000 |   0.444 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin reg_op1_reg[17]/CK 
Endpoint:   reg_op1_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.447
= Slack Time                   -0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.041 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.056 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.085 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.117 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.138 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.158 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.183 | 
     | FE_RC_0_0          | B1 ^ -> ZN v | OAI21_X4 | 0.020 |   0.209 |    0.203 | 
     | g216380            | A1 v -> ZN v | AND2_X4  | 0.041 |   0.249 |    0.243 | 
     | g216384            | A1 v -> ZN v | AND2_X4  | 0.036 |   0.285 |    0.279 | 
     | FE_OCPC300_n_22201 | A v -> Z v   | BUF_X8   | 0.025 |   0.310 |    0.305 | 
     | g195900            | B1 v -> ZN ^ | AOI22_X4 | 0.035 |   0.345 |    0.339 | 
     | FE_RC_1833_0       | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.361 |    0.355 | 
     | FE_RC_1901_0       | A2 v -> ZN ^ | NOR2_X2  | 0.028 |   0.389 |    0.383 | 
     | FE_RC_1946_0       | A2 ^ -> ZN v | NAND3_X2 | 0.026 |   0.414 |    0.409 | 
     | FE_RC_1830_0       | A1 v -> ZN ^ | NOR2_X4  | 0.021 |   0.435 |    0.429 | 
     | g193984__2391      | B1 ^ -> ZN v | OAI21_X2 | 0.012 |   0.447 |    0.441 | 
     | reg_op1_reg[17]    | D v          | DFF_X1   | 0.000 |   0.447 |    0.441 | 
     +---------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin reg_op1_reg[23]/CK 
Endpoint:   reg_op1_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.448
= Slack Time                   -0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg    | CK ^         |          |       |  -0.035 |   -0.041 | 
     | instr_slti_reg    | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.056 | 
     | g123              | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.085 | 
     | FE_RC_864_0       | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.117 | 
     | FE_RC_865_0       | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.138 | 
     | FE_RC_858_0       | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.158 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.183 | 
     | FE_RC_0_0         | B1 ^ -> ZN v | OAI21_X4 | 0.020 |   0.209 |    0.203 | 
     | g221500           | A1 v -> ZN v | AND2_X4  | 0.038 |   0.247 |    0.241 | 
     | g198198           | A1 v -> ZN v | AND2_X4  | 0.030 |   0.277 |    0.272 | 
     | FE_OCPC326_n_4253 | A v -> ZN ^  | INV_X8   | 0.018 |   0.295 |    0.289 | 
     | FE_OCPC328_n_4253 | A ^ -> ZN v  | INV_X16  | 0.013 |   0.308 |    0.302 | 
     | g195985           | B1 v -> ZN ^ | AOI22_X1 | 0.049 |   0.357 |    0.351 | 
     | FE_RC_1775_0      | A2 ^ -> ZN v | NAND2_X2 | 0.018 |   0.374 |    0.369 | 
     | FE_RC_1776_0      | A v -> ZN ^  | INV_X2   | 0.016 |   0.391 |    0.385 | 
     | FE_RC_1743_0      | A1 ^ -> ZN v | NAND4_X4 | 0.019 |   0.410 |    0.404 | 
     | g220233           | A2 v -> ZN ^ | NOR2_X2  | 0.025 |   0.435 |    0.429 | 
     | g193977__1474     | B1 ^ -> ZN v | OAI21_X1 | 0.013 |   0.448 |    0.442 | 
     | reg_op1_reg[23]   | D v          | DFF_X1   | 0.000 |   0.448 |    0.442 | 
     +--------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin reg_op1_reg[12]/CK 
Endpoint:   reg_op1_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.447
= Slack Time                   -0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.041 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.056 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.086 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.117 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.138 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.158 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.183 | 
     | FE_RC_0_0          | B1 ^ -> ZN v | OAI21_X4 | 0.020 |   0.209 |    0.203 | 
     | g226851            | A1 v -> ZN v | AND2_X4  | 0.038 |   0.247 |    0.241 | 
     | g225973            | A1 v -> ZN v | AND2_X4  | 0.031 |   0.278 |    0.272 | 
     | FE_OCPC110_n_32292 | A v -> Z v   | BUF_X16  | 0.029 |   0.307 |    0.302 | 
     | g224054            | B1 v -> ZN ^ | AOI22_X2 | 0.036 |   0.344 |    0.338 | 
     | FE_RC_272_0        | A2 ^ -> ZN v | NAND2_X1 | 0.020 |   0.364 |    0.358 | 
     | FE_RC_1752_0       | A2 v -> ZN ^ | NOR2_X2  | 0.028 |   0.392 |    0.386 | 
     | FE_RC_1751_0       | A1 ^ -> ZN v | NAND3_X2 | 0.023 |   0.415 |    0.409 | 
     | FE_RC_1703_0       | A1 v -> ZN ^ | NOR2_X4  | 0.020 |   0.435 |    0.429 | 
     | FE_RC_1457_0       | B1 ^ -> ZN v | OAI21_X2 | 0.012 |   0.447 |    0.441 | 
     | reg_op1_reg[12]    | D v          | DFF_X1   | 0.000 |   0.447 |    0.441 | 
     +---------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.447
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.040 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.056 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.086 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.117 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.138 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.158 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.183 | 
     | FE_RC_0_0          | B1 ^ -> ZN v | OAI21_X4 | 0.020 |   0.209 |    0.203 | 
     | g216380            | A1 v -> ZN v | AND2_X4  | 0.041 |   0.249 |    0.244 | 
     | g216384            | A1 v -> ZN v | AND2_X4  | 0.036 |   0.285 |    0.280 | 
     | FE_OCPC300_n_22201 | A v -> Z v   | BUF_X8   | 0.025 |   0.310 |    0.305 | 
     | g195812            | B1 v -> ZN ^ | AOI22_X2 | 0.035 |   0.346 |    0.340 | 
     | FE_RC_1353_0       | A4 ^ -> ZN v | NAND4_X1 | 0.032 |   0.377 |    0.372 | 
     | FE_RC_1349_0       | A2 v -> ZN ^ | NOR2_X1  | 0.030 |   0.408 |    0.402 | 
     | FE_RC_1347_0       | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.425 |    0.420 | 
     | FE_RC_1348_0       | A v -> ZN ^  | INV_X2   | 0.011 |   0.436 |    0.431 | 
     | FE_RC_1010_0       | B1 ^ -> ZN v | OAI21_X1 | 0.011 |   0.447 |    0.442 | 
     | reg_op1_reg[11]    | D v          | DFF_X1   | 0.000 |   0.447 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin reg_op2_reg[23]/CK 
Endpoint:   reg_op2_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.448
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.040 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.057 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.086 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.118 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.139 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.159 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.184 | 
     | FE_OCPC302_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.221 |    0.217 | 
     | FE_OCPC312_n_11142 | A ^ -> ZN v  | INV_X2   | 0.013 |   0.234 |    0.229 | 
     | FE_RC_1745_0       | A1 v -> ZN ^ | NAND2_X2 | 0.017 |   0.251 |    0.246 | 
     | FE_RC_1746_0       | A ^ -> ZN v  | INV_X4   | 0.014 |   0.266 |    0.261 | 
     | g198807            | A1 v -> ZN v | AND2_X4  | 0.028 |   0.294 |    0.289 | 
     | FE_OCPC287_n_3675  | A v -> Z v   | BUF_X16  | 0.028 |   0.322 |    0.317 | 
     | FE_RC_1762_0       | B1 v -> ZN ^ | AOI22_X2 | 0.036 |   0.358 |    0.353 | 
     | FE_RC_1340_0       | A2 ^ -> ZN v | NAND2_X1 | 0.020 |   0.378 |    0.373 | 
     | FE_RC_1338_0       | A2 v -> ZN ^ | NOR2_X2  | 0.025 |   0.403 |    0.398 | 
     | FE_RC_1741_0       | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.434 |    0.429 | 
     | FE_RC_1740_0       | A1 ^ -> ZN v | NAND3_X2 | 0.014 |   0.448 |    0.443 | 
     | reg_op2_reg[23]    | D v          | DFF_X1   | 0.000 |   0.448 |    0.443 | 
     +---------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin reg_op1_reg[16]/CK 
Endpoint:   reg_op1_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.446
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg    | CK ^         |          |       |  -0.035 |   -0.040 | 
     | instr_slti_reg    | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.057 | 
     | g123              | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.086 | 
     | FE_RC_864_0       | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.118 | 
     | FE_RC_865_0       | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.139 | 
     | FE_RC_858_0       | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.159 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.184 | 
     | FE_RC_0_0         | B1 ^ -> ZN v | OAI21_X4 | 0.020 |   0.209 |    0.204 | 
     | g221500           | A1 v -> ZN v | AND2_X4  | 0.038 |   0.247 |    0.242 | 
     | g198205           | A1 v -> ZN v | AND2_X4  | 0.034 |   0.281 |    0.276 | 
     | FE_OCPC265_n_4240 | A v -> Z v   | BUF_X8   | 0.030 |   0.311 |    0.306 | 
     | g195896           | B1 v -> ZN ^ | AOI22_X2 | 0.040 |   0.351 |    0.346 | 
     | FE_RC_170_0       | A1 ^ -> ZN v | NAND2_X2 | 0.021 |   0.371 |    0.367 | 
     | FE_RC_168_0       | A2 v -> ZN ^ | NOR2_X4  | 0.024 |   0.396 |    0.391 | 
     | FE_RC_48_0        | A1 ^ -> ZN v | NAND2_X2 | 0.017 |   0.412 |    0.408 | 
     | FE_RC_46_0        | A2 v -> ZN ^ | NOR2_X4  | 0.021 |   0.434 |    0.429 | 
     | g193957__7675     | B1 ^ -> ZN v | OAI21_X1 | 0.012 |   0.446 |    0.441 | 
     | reg_op1_reg[16]   | D v          | DFF_X2   | 0.000 |   0.446 |    0.441 | 
     +--------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin reg_op2_reg[14]/CK 
Endpoint:   reg_op2_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.029
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.443
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.040 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.057 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.087 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.118 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.139 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.159 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.184 | 
     | FE_OCPC302_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.221 |    0.217 | 
     | FE_OCPC312_n_11142 | A ^ -> ZN v  | INV_X2   | 0.013 |   0.234 |    0.230 | 
     | FE_RC_1745_0       | A1 v -> ZN ^ | NAND2_X2 | 0.017 |   0.251 |    0.247 | 
     | FE_RC_1746_0       | A ^ -> ZN v  | INV_X4   | 0.014 |   0.266 |    0.261 | 
     | g198807            | A1 v -> ZN v | AND2_X4  | 0.028 |   0.294 |    0.289 | 
     | FE_OCPC287_n_3675  | A v -> Z v   | BUF_X16  | 0.028 |   0.322 |    0.318 | 
     | FE_OCPC240_n_3675  | A v -> Z v   | BUF_X8   | 0.026 |   0.348 |    0.344 | 
     | FE_RC_1525_0       | A1 v -> ZN ^ | AOI22_X2 | 0.025 |   0.373 |    0.369 | 
     | FE_RC_1108_0       | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.392 |    0.387 | 
     | FE_RC_1107_0       | A1 v -> ZN ^ | NOR2_X2  | 0.024 |   0.416 |    0.411 | 
     | FE_RC_1865_0       | A3 ^ -> ZN v | NAND4_X2 | 0.027 |   0.443 |    0.439 | 
     | reg_op2_reg[14]    | D v          | DFF_X2   | 0.000 |   0.443 |    0.439 | 
     +---------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin reg_op1_reg[7]/CK 
Endpoint:   reg_op1_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.444
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg    | CK ^         |          |       |  -0.035 |   -0.039 | 
     | instr_slti_reg    | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.057 | 
     | g123              | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.087 | 
     | FE_RC_864_0       | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.118 | 
     | FE_RC_865_0       | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.139 | 
     | FE_RC_858_0       | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.159 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.185 | 
     | FE_RC_0_0         | B1 ^ -> ZN v | OAI21_X4 | 0.020 |   0.209 |    0.204 | 
     | g221500           | A1 v -> ZN v | AND2_X4  | 0.038 |   0.247 |    0.243 | 
     | g198208           | A1 v -> ZN v | AND2_X4  | 0.033 |   0.280 |    0.276 | 
     | FE_OCPC316_n_4237 | A v -> Z v   | BUF_X4   | 0.028 |   0.308 |    0.304 | 
     | g195761           | B1 v -> ZN ^ | AOI22_X2 | 0.041 |   0.349 |    0.344 | 
     | FE_RC_1426_0      | A3 ^ -> ZN v | NAND4_X2 | 0.034 |   0.382 |    0.378 | 
     | FE_RC_1962_0      | A3 v -> ZN ^ | NOR3_X2  | 0.046 |   0.429 |    0.424 | 
     | g193961__5953     | B1 ^ -> ZN v | OAI21_X1 | 0.015 |   0.444 |    0.440 | 
     | reg_op1_reg[7]    | D v          | DFF_X2   | 0.000 |   0.444 |    0.440 | 
     +--------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin reg_op1_reg[27]/CK 
Endpoint:   reg_op1_reg[27]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.448
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg    | CK ^         |          |       |  -0.035 |   -0.039 | 
     | instr_slti_reg    | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.057 | 
     | g123              | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.087 | 
     | FE_RC_864_0       | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.119 | 
     | FE_RC_865_0       | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.139 | 
     | FE_RC_858_0       | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.160 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.185 | 
     | FE_RC_0_0         | B1 ^ -> ZN v | OAI21_X4 | 0.020 |   0.209 |    0.205 | 
     | g221500           | A1 v -> ZN v | AND2_X4  | 0.038 |   0.247 |    0.243 | 
     | g198205           | A1 v -> ZN v | AND2_X4  | 0.034 |   0.281 |    0.277 | 
     | FE_OCPC265_n_4240 | A v -> Z v   | BUF_X8   | 0.030 |   0.311 |    0.307 | 
     | g196051           | B1 v -> ZN ^ | AOI22_X2 | 0.041 |   0.352 |    0.348 | 
     | FE_RC_1871_0      | A2 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.386 |    0.382 | 
     | FE_RC_1974_0      | A3 ^ -> ZN v | NAND4_X4 | 0.026 |   0.412 |    0.408 | 
     | g414              | B1 v -> ZN ^ | AOI21_X2 | 0.023 |   0.434 |    0.430 | 
     | g413              | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.448 |    0.443 | 
     | reg_op1_reg[27]   | D v          | DFF_X1   | 0.000 |   0.448 |    0.443 | 
     +--------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin reg_op1_reg[14]/CK 
Endpoint:   reg_op1_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.447
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg    | CK ^         |          |       |  -0.035 |   -0.039 | 
     | instr_slti_reg    | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.057 | 
     | g123              | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.087 | 
     | FE_RC_864_0       | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.119 | 
     | FE_RC_865_0       | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.140 | 
     | FE_RC_858_0       | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.160 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.185 | 
     | FE_RC_0_0         | B1 ^ -> ZN v | OAI21_X4 | 0.020 |   0.209 |    0.205 | 
     | g221500           | A1 v -> ZN v | AND2_X4  | 0.038 |   0.247 |    0.243 | 
     | g198217           | A1 v -> ZN v | AND2_X4  | 0.031 |   0.278 |    0.274 | 
     | FE_OCPC264_n_4222 | A v -> Z v   | BUF_X16  | 0.032 |   0.310 |    0.306 | 
     | FE_RC_1177_0      | A1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.350 |    0.346 | 
     | FE_RC_1030_0      | A2 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.386 |    0.382 | 
     | FE_RC_1721_0      | A4 ^ -> ZN v | NAND4_X4 | 0.030 |   0.416 |    0.412 | 
     | g209831           | A1 v -> ZN ^ | NOR2_X4  | 0.019 |   0.435 |    0.431 | 
     | g193968__5795     | B1 ^ -> ZN v | OAI21_X1 | 0.013 |   0.447 |    0.443 | 
     | reg_op1_reg[14]   | D v          | DFF_X1   | 0.000 |   0.447 |    0.443 | 
     +--------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin reg_op1_reg[18]/CK 
Endpoint:   reg_op1_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.448
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg    | CK ^         |          |       |  -0.035 |   -0.039 | 
     | instr_slti_reg    | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.057 | 
     | g123              | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.087 | 
     | FE_RC_864_0       | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.119 | 
     | FE_RC_865_0       | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.140 | 
     | FE_RC_858_0       | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.160 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.185 | 
     | FE_RC_0_0         | B1 ^ -> ZN v | OAI21_X4 | 0.020 |   0.209 |    0.205 | 
     | g221500           | A1 v -> ZN v | AND2_X4  | 0.038 |   0.247 |    0.243 | 
     | g198217           | A1 v -> ZN v | AND2_X4  | 0.031 |   0.278 |    0.274 | 
     | FE_OCPC264_n_4222 | A v -> Z v   | BUF_X16  | 0.032 |   0.310 |    0.306 | 
     | g195921           | B1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.350 |    0.346 | 
     | FE_RC_1711_0      | A3 ^ -> ZN v | NAND3_X1 | 0.027 |   0.377 |    0.373 | 
     | FE_RC_1710_0      | A1 v -> ZN ^ | NOR2_X2  | 0.024 |   0.401 |    0.397 | 
     | FE_RC_886_0       | A1 ^ -> ZN v | NAND2_X2 | 0.014 |   0.415 |    0.411 | 
     | FE_RC_884_0       | B1 v -> ZN ^ | OAI21_X2 | 0.021 |   0.436 |    0.432 | 
     | FE_RC_883_0       | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.448 |    0.444 | 
     | reg_op1_reg[18]   | D v          | DFF_X1   | 0.000 |   0.448 |    0.444 | 
     +--------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin reg_op1_reg[28]/CK 
Endpoint:   reg_op1_reg[28]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.446
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg        | CK ^         |          |       |  -0.035 |   -0.039 | 
     | instr_slti_reg        | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.058 | 
     | g123                  | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.088 | 
     | FE_RC_864_0           | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.119 | 
     | FE_RC_865_0           | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.140 | 
     | FE_RC_858_0           | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.160 | 
     | g2662                 | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.185 | 
     | FE_RC_0_0             | B1 ^ -> ZN v | OAI21_X4 | 0.020 |   0.209 |    0.205 | 
     | g221500               | A1 v -> ZN v | AND2_X4  | 0.038 |   0.247 |    0.243 | 
     | g198208               | A1 v -> ZN v | AND2_X4  | 0.033 |   0.280 |    0.277 | 
     | FE_OCPC299_n_4237_dup | A v -> Z v   | BUF_X4   | 0.031 |   0.311 |    0.307 | 
     | g196069               | B1 v -> ZN ^ | AOI22_X2 | 0.037 |   0.348 |    0.344 | 
     | FE_RC_1455_0          | A3 ^ -> ZN v | NAND3_X1 | 0.022 |   0.370 |    0.367 | 
     | FE_RC_1240_0          | A2 v -> ZN ^ | NOR2_X1  | 0.029 |   0.399 |    0.395 | 
     | FE_RC_1238_0          | A1 ^ -> ZN v | NAND3_X1 | 0.023 |   0.422 |    0.419 | 
     | FE_RC_1239_0          | A v -> ZN ^  | INV_X2   | 0.012 |   0.435 |    0.431 | 
     | g193982__6877         | B1 ^ -> ZN v | OAI21_X1 | 0.011 |   0.446 |    0.442 | 
     | reg_op1_reg[28]       | D v          | DFF_X1   | 0.000 |   0.446 |    0.442 | 
     +------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin reg_op1_reg[8]/CK 
Endpoint:   reg_op1_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.445
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.039 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.058 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.088 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.119 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.140 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.160 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.185 | 
     | FE_RC_0_0          | B1 ^ -> ZN v | OAI21_X4 | 0.020 |   0.209 |    0.205 | 
     | g226851            | A1 v -> ZN v | AND2_X4  | 0.038 |   0.247 |    0.243 | 
     | g225975            | A1 v -> ZN v | AND2_X4  | 0.032 |   0.279 |    0.275 | 
     | FE_OCPC115_n_32294 | A v -> Z v   | BUF_X2   | 0.032 |   0.310 |    0.307 | 
     | g216231            | A1 v -> ZN ^ | AOI22_X2 | 0.026 |   0.337 |    0.333 | 
     | FE_RC_919_0        | A2 ^ -> ZN v | NAND4_X1 | 0.030 |   0.367 |    0.363 | 
     | FE_RC_989_0        | A v -> ZN ^  | INV_X1   | 0.019 |   0.386 |    0.383 | 
     | FE_RC_1982_0       | A1 ^ -> ZN v | NAND3_X2 | 0.023 |   0.409 |    0.405 | 
     | FE_RC_1440_0       | A2 v -> ZN ^ | NOR2_X4  | 0.024 |   0.433 |    0.429 | 
     | FE_RC_1439_0       | B1 ^ -> ZN v | OAI21_X1 | 0.013 |   0.445 |    0.442 | 
     | reg_op1_reg[8]     | D v          | DFF_X1   | 0.000 |   0.445 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin reg_op1_reg[2]/CK 
Endpoint:   reg_op1_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.443
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.038 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.058 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.088 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.120 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.140 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.161 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.186 | 
     | FE_RC_0_0          | B1 ^ -> ZN v | OAI21_X4 | 0.020 |   0.209 |    0.206 | 
     | g226851            | A1 v -> ZN v | AND2_X4  | 0.038 |   0.247 |    0.244 | 
     | g225976            | A1 v -> ZN v | AND2_X4  | 0.049 |   0.296 |    0.293 | 
     | FE_OCPC230_n_32295 | A v -> Z v   | BUF_X8   | 0.032 |   0.329 |    0.325 | 
     | FE_RC_935_0        | A1 v -> ZN ^ | AOI22_X2 | 0.025 |   0.354 |    0.351 | 
     | g194422__5953      | A1 ^ -> ZN ^ | AND2_X2  | 0.034 |   0.388 |    0.385 | 
     | FE_RC_1210_0       | B2 ^ -> ZN v | AOI21_X2 | 0.012 |   0.400 |    0.397 | 
     | FE_RC_1919_0       | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.425 |    0.422 | 
     | FE_RC_1918_0       | A1 ^ -> ZN v | NAND3_X1 | 0.018 |   0.443 |    0.440 | 
     | reg_op1_reg[2]     | D v          | DFF_X2   | 0.000 |   0.443 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin alu_out_q_reg[18]/CK 
Endpoint:   alu_out_q_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.436
- Arrival Time                  0.439
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |           |       |  -0.034 |   -0.037 | 
     | instr_sub_reg               | CK ^ -> Q ^  | DFF_X1    | 0.110 |   0.076 |    0.073 | 
     | FE_OCPC148_instr_sub        | A ^ -> ZN v  | INV_X1    | 0.017 |   0.093 |    0.090 | 
     | FE_OCPC163_instr_sub        | A v -> Z v   | BUF_X8    | 0.029 |   0.122 |    0.119 | 
     | g85075__226126              | B v -> Z v   | MUX2_X1   | 0.064 |   0.186 |    0.183 | 
     | addinc_ADD_UNS_OP_2_g2214   | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.228 |    0.225 | 
     | addinc_ADD_UNS_OP_2_g214231 | A1 ^ -> ZN v | NOR2_X2   | 0.014 |   0.242 |    0.239 | 
     | FE_RC_222_0                 | A1 v -> ZN ^ | NAND2_X1  | 0.020 |   0.261 |    0.258 | 
     | FE_RC_220_0                 | A2 ^ -> ZN v | NOR2_X2   | 0.011 |   0.272 |    0.269 | 
     | addinc_ADD_UNS_OP_2_g216636 | A3 v -> ZN ^ | NAND3_X2  | 0.023 |   0.295 |    0.292 | 
     | FE_RC_1792_0                | A2 ^ -> ZN v | NAND4_X2  | 0.035 |   0.330 |    0.327 | 
     | FE_RC_1793_0                | A v -> ZN ^  | INV_X4    | 0.030 |   0.360 |    0.357 | 
     | FE_OCPC370_n_22463          | A ^ -> ZN v  | INV_X2    | 0.009 |   0.368 |    0.365 | 
     | FE_RC_1994_0                | B1 v -> ZN ^ | AOI21_X2  | 0.025 |   0.393 |    0.390 | 
     | g210039                     | A ^ -> ZN v  | INV_X1    | 0.009 |   0.402 |    0.399 | 
     | FE_RC_1513_0                | C1 v -> ZN ^ | OAI221_X1 | 0.029 |   0.431 |    0.428 | 
     | g199389                     | A ^ -> ZN v  | INV_X1    | 0.008 |   0.439 |    0.436 | 
     | alu_out_q_reg[18]           | D v          | DFF_X1    | 0.000 |   0.439 |    0.436 | 
     +-------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin reg_op1_reg[29]/CK 
Endpoint:   reg_op1_reg[29]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.445
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg    | CK ^         |          |       |  -0.035 |   -0.038 | 
     | instr_slti_reg    | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.059 | 
     | g123              | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.088 | 
     | FE_RC_864_0       | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.120 | 
     | FE_RC_865_0       | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.141 | 
     | FE_RC_858_0       | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.161 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.186 | 
     | FE_RC_0_0         | B1 ^ -> ZN v | OAI21_X4 | 0.020 |   0.209 |    0.206 | 
     | g221500           | A1 v -> ZN v | AND2_X4  | 0.038 |   0.247 |    0.244 | 
     | g198217           | A1 v -> ZN v | AND2_X4  | 0.031 |   0.278 |    0.275 | 
     | FE_OCPC264_n_4222 | A v -> Z v   | BUF_X16  | 0.032 |   0.310 |    0.307 | 
     | g196085           | B1 v -> ZN ^ | AOI22_X2 | 0.037 |   0.347 |    0.344 | 
     | FE_RC_1673_0      | A2 ^ -> ZN v | NAND2_X1 | 0.019 |   0.366 |    0.363 | 
     | FE_RC_1674_0      | A v -> ZN ^  | INV_X2   | 0.017 |   0.383 |    0.380 | 
     | FE_RC_1970_0      | A4 ^ -> ZN v | NAND4_X4 | 0.030 |   0.414 |    0.411 | 
     | g209771           | A1 v -> ZN ^ | NOR2_X4  | 0.019 |   0.433 |    0.430 | 
     | g193971__5019     | B1 ^ -> ZN v | OAI21_X1 | 0.013 |   0.445 |    0.442 | 
     | reg_op1_reg[29]   | D v          | DFF_X1   | 0.000 |   0.445 |    0.442 | 
     +--------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin reg_op1_reg[10]/CK 
Endpoint:   reg_op1_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.445
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg    | CK ^         |          |       |  -0.035 |   -0.038 | 
     | instr_slti_reg    | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.059 | 
     | g123              | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.089 | 
     | FE_RC_864_0       | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.120 | 
     | FE_RC_865_0       | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.141 | 
     | FE_RC_858_0       | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.161 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.186 | 
     | FE_RC_0_0         | B1 ^ -> ZN v | OAI21_X4 | 0.020 |   0.209 |    0.206 | 
     | g221500           | A1 v -> ZN v | AND2_X4  | 0.038 |   0.247 |    0.244 | 
     | g198205           | A1 v -> ZN v | AND2_X4  | 0.034 |   0.281 |    0.278 | 
     | FE_OCPC267_n_4240 | A v -> Z v   | BUF_X16  | 0.029 |   0.310 |    0.308 | 
     | g195805           | B1 v -> ZN ^ | AOI22_X2 | 0.040 |   0.350 |    0.348 | 
     | g194452__7114     | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.384 |    0.381 | 
     | FE_RC_1973_0      | A3 ^ -> ZN v | NAND4_X4 | 0.029 |   0.413 |    0.410 | 
     | g270              | A1 v -> ZN ^ | NOR2_X4  | 0.019 |   0.432 |    0.429 | 
     | g264              | B1 ^ -> ZN v | OAI21_X1 | 0.013 |   0.445 |    0.442 | 
     | reg_op1_reg[10]   | D v          | DFF_X1   | 0.000 |   0.445 |    0.442 | 
     +--------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin reg_op1_reg[25]/CK 
Endpoint:   reg_op1_reg[25]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.445
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.038 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.059 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.089 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.120 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.141 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.161 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.186 | 
     | FE_RC_0_0          | B1 ^ -> ZN v | OAI21_X4 | 0.020 |   0.209 |    0.206 | 
     | g216380            | A1 v -> ZN v | AND2_X4  | 0.041 |   0.249 |    0.247 | 
     | FE_RC_1482_0       | A2 v -> ZN v | AND2_X4  | 0.034 |   0.283 |    0.281 | 
     | FE_OCPC305_n_22199 | A v -> ZN ^  | INV_X8   | 0.013 |   0.296 |    0.294 | 
     | FE_OCPC308_n_22199 | A ^ -> ZN v  | INV_X4   | 0.017 |   0.314 |    0.311 | 
     | g195526__9682      | B1 v -> ZN ^ | AOI22_X2 | 0.038 |   0.352 |    0.349 | 
     | FE_RC_279_0        | A2 ^ -> ZN v | NAND2_X1 | 0.019 |   0.371 |    0.368 | 
     | FE_RC_1599_0       | A v -> ZN ^  | INV_X2   | 0.014 |   0.385 |    0.382 | 
     | FE_RC_1996_0       | A2 ^ -> ZN v | NAND3_X2 | 0.024 |   0.409 |    0.407 | 
     | FE_RC_34_0         | A2 v -> ZN ^ | NOR2_X4  | 0.024 |   0.433 |    0.430 | 
     | g193979__9682      | B1 ^ -> ZN v | OAI21_X1 | 0.012 |   0.445 |    0.442 | 
     | reg_op1_reg[25]    | D v          | DFF_X1   | 0.000 |   0.445 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin reg_op1_reg[13]/CK 
Endpoint:   reg_op1_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.444
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg    | CK ^         |          |       |  -0.035 |   -0.037 | 
     | instr_slti_reg    | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.059 | 
     | g123              | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.089 | 
     | FE_RC_864_0       | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.120 | 
     | FE_RC_865_0       | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.141 | 
     | FE_RC_858_0       | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.161 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.186 | 
     | FE_RC_0_0         | B1 ^ -> ZN v | OAI21_X4 | 0.020 |   0.209 |    0.206 | 
     | g221500           | A1 v -> ZN v | AND2_X4  | 0.038 |   0.247 |    0.245 | 
     | g198217           | A1 v -> ZN v | AND2_X4  | 0.031 |   0.278 |    0.276 | 
     | FE_OCPC264_n_4222 | A v -> Z v   | BUF_X16  | 0.032 |   0.310 |    0.307 | 
     | g195849           | B1 v -> ZN ^ | AOI22_X2 | 0.037 |   0.346 |    0.344 | 
     | FE_RC_1262_0      | A3 ^ -> ZN v | NAND4_X1 | 0.031 |   0.378 |    0.375 | 
     | FE_RC_862_0       | A v -> ZN ^  | INV_X1   | 0.021 |   0.398 |    0.396 | 
     | FE_RC_944_0       | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.415 |    0.413 | 
     | FE_RC_943_0       | A1 v -> ZN ^ | NOR2_X4  | 0.016 |   0.431 |    0.429 | 
     | FE_RC_1519_0      | B1 ^ -> ZN v | OAI21_X1 | 0.012 |   0.444 |    0.441 | 
     | reg_op1_reg[13]   | D v          | DFF_X2   | 0.000 |   0.444 |    0.441 | 
     +--------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin reg_op2_reg[16]/CK 
Endpoint:   reg_op2_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.446
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.037 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.060 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.089 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.121 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.142 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.162 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.187 | 
     | FE_OCPC302_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.221 |    0.220 | 
     | FE_OCPC312_n_11142 | A ^ -> ZN v  | INV_X2   | 0.013 |   0.234 |    0.232 | 
     | FE_RC_1745_0       | A1 v -> ZN ^ | NAND2_X2 | 0.017 |   0.251 |    0.249 | 
     | FE_RC_1746_0       | A ^ -> ZN v  | INV_X4   | 0.014 |   0.266 |    0.264 | 
     | g198807            | A1 v -> ZN v | AND2_X4  | 0.028 |   0.294 |    0.292 | 
     | FE_OCPC287_n_3675  | A v -> Z v   | BUF_X16  | 0.028 |   0.322 |    0.320 | 
     | g196287            | B1 v -> ZN ^ | AOI22_X2 | 0.036 |   0.358 |    0.356 | 
     | FE_RC_1315_0       | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.378 |    0.376 | 
     | FE_RC_1313_0       | A2 v -> ZN ^ | NOR2_X2  | 0.024 |   0.402 |    0.400 | 
     | FE_RC_1903_0       | A1 ^ -> ZN ^ | AND2_X2  | 0.030 |   0.432 |    0.430 | 
     | FE_RC_1902_0       | A1 ^ -> ZN v | NAND3_X2 | 0.014 |   0.446 |    0.444 | 
     | reg_op2_reg[16]    | D v          | DFF_X1   | 0.000 |   0.446 |    0.444 | 
     +---------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin reg_op1_reg[15]/CK 
Endpoint:   reg_op1_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.441
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.037 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.060 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.090 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.121 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.142 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.162 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.187 | 
     | FE_RC_0_0          | B1 ^ -> ZN v | OAI21_X4 | 0.020 |   0.209 |    0.207 | 
     | g205298            | A1 v -> ZN v | AND2_X4  | 0.041 |   0.250 |    0.248 | 
     | g210844            | A1 v -> ZN v | AND2_X4  | 0.032 |   0.281 |    0.280 | 
     | FE_OCPC100_n_16568 | A v -> ZN ^  | INV_X8   | 0.017 |   0.299 |    0.297 | 
     | FE_OCPC102_n_16568 | A ^ -> ZN v  | INV_X16  | 0.012 |   0.310 |    0.309 | 
     | g195868            | B1 v -> ZN ^ | AOI22_X2 | 0.035 |   0.346 |    0.344 | 
     | FE_RC_255_0        | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.366 |    0.364 | 
     | FE_RC_253_0        | A2 v -> ZN ^ | NOR2_X2  | 0.029 |   0.395 |    0.393 | 
     | FE_RC_1571_0       | A2 ^ -> ZN v | NAND2_X2 | 0.018 |   0.413 |    0.411 | 
     | FE_RC_28_0         | A1 v -> ZN ^ | NOR2_X4  | 0.016 |   0.429 |    0.427 | 
     | g193969__7344      | B1 ^ -> ZN v | OAI21_X1 | 0.012 |   0.441 |    0.440 | 
     | reg_op1_reg[15]    | D v          | DFF_X2   | 0.000 |   0.441 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin reg_op1_reg[6]/CK 
Endpoint:   reg_op1_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.441
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg    | CK ^         |          |       |  -0.035 |   -0.037 | 
     | instr_slti_reg    | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.060 | 
     | g123              | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.090 | 
     | FE_RC_864_0       | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.121 | 
     | FE_RC_865_0       | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.142 | 
     | FE_RC_858_0       | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.162 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.187 | 
     | FE_RC_0_0         | B1 ^ -> ZN v | OAI21_X4 | 0.020 |   0.209 |    0.207 | 
     | g221500           | A1 v -> ZN v | AND2_X4  | 0.038 |   0.247 |    0.246 | 
     | g198198           | A1 v -> ZN v | AND2_X4  | 0.030 |   0.277 |    0.276 | 
     | FE_OCPC326_n_4253 | A v -> ZN ^  | INV_X8   | 0.018 |   0.295 |    0.294 | 
     | FE_OCPC328_n_4253 | A ^ -> ZN v  | INV_X16  | 0.013 |   0.308 |    0.306 | 
     | g195750           | B1 v -> ZN ^ | AOI22_X2 | 0.036 |   0.344 |    0.342 | 
     | g209817           | A3 ^ -> ZN v | NAND4_X1 | 0.031 |   0.375 |    0.373 | 
     | FE_RC_894_0       | A v -> ZN ^  | INV_X1   | 0.021 |   0.396 |    0.394 | 
     | FE_RC_893_0       | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.413 |    0.411 | 
     | FE_RC_1537_0      | A1 v -> ZN ^ | NOR2_X4  | 0.016 |   0.429 |    0.427 | 
     | FE_RC_1536_0      | B1 ^ -> ZN v | OAI21_X1 | 0.012 |   0.441 |    0.440 | 
     | reg_op1_reg[6]    | D v          | DFF_X2   | 0.000 |   0.441 |    0.440 | 
     +--------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin reg_op2_reg[30]/CK 
Endpoint:   reg_op2_reg[30]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.443
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.036 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.060 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.090 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.121 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.142 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.162 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.188 | 
     | FE_OCPC302_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.221 |    0.220 | 
     | g50                | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.237 |    0.236 | 
     | g198834            | A1 v -> ZN v | AND2_X4  | 0.033 |   0.270 |    0.269 | 
     | g198179_dup        | A1 v -> ZN v | AND2_X4  | 0.045 |   0.315 |    0.314 | 
     | g195547__1857      | B1 v -> ZN ^ | AOI22_X1 | 0.044 |   0.360 |    0.358 | 
     | FE_RC_969_0        | A2 ^ -> ZN v | NAND2_X1 | 0.021 |   0.381 |    0.379 | 
     | FE_RC_967_0        | A2 v -> ZN ^ | NOR2_X2  | 0.035 |   0.416 |    0.415 | 
     | FE_RC_1675_0       | A3 ^ -> ZN v | NAND4_X4 | 0.027 |   0.443 |    0.442 | 
     | reg_op2_reg[30]    | D v          | DFF_X1   | 0.000 |   0.443 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin reg_op1_reg[19]/CK 
Endpoint:   reg_op1_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.442
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.036 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.061 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.090 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.122 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.143 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.163 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.188 | 
     | FE_RC_0_0          | B1 ^ -> ZN v | OAI21_X4 | 0.020 |   0.209 |    0.208 | 
     | g221500            | A1 v -> ZN v | AND2_X4  | 0.038 |   0.247 |    0.246 | 
     | FE_OCPC304_n_27622 | A v -> Z v   | BUF_X4   | 0.026 |   0.273 |    0.272 | 
     | g213402_dup        | A1 v -> ZN v | AND2_X4  | 0.029 |   0.303 |    0.302 | 
     | g213403            | B1 v -> ZN ^ | AOI22_X2 | 0.037 |   0.339 |    0.338 | 
     | FE_RC_1653_0       | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.355 |    0.354 | 
     | FE_RC_1654_0       | A v -> ZN ^  | INV_X1   | 0.012 |   0.367 |    0.366 | 
     | FE_RC_245_0        | A1 ^ -> ZN v | NAND3_X1 | 0.016 |   0.383 |    0.382 | 
     | FE_RC_246_0        | A v -> ZN ^  | INV_X1   | 0.013 |   0.397 |    0.396 | 
     | FE_RC_1725_0       | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.408 |    0.407 | 
     | FE_RC_1724_0       | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.421 |    0.420 | 
     | FE_RC_1178_0       | A1 ^ -> ZN v | NAND4_X1 | 0.021 |   0.442 |    0.441 | 
     | reg_op1_reg[19]    | D v          | DFF_X1   | 0.000 |   0.442 |    0.441 | 
     +---------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin reg_op2_reg[17]/CK 
Endpoint:   reg_op2_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.442
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.036 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.061 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.091 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.122 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.143 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.163 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.188 | 
     | FE_OCPC302_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.221 |    0.221 | 
     | g50                | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.237 |    0.236 | 
     | g198835_dup        | A1 v -> ZN v | AND2_X4  | 0.029 |   0.266 |    0.266 | 
     | g198816            | A1 v -> ZN v | AND2_X4  | 0.048 |   0.314 |    0.314 | 
     | g196304            | B1 v -> ZN ^ | AOI22_X2 | 0.042 |   0.356 |    0.356 | 
     | FE_RC_256_0        | A3 ^ -> ZN v | NAND4_X1 | 0.037 |   0.393 |    0.393 | 
     | FE_RC_257_0        | A v -> ZN ^  | INV_X2   | 0.022 |   0.415 |    0.415 | 
     | FE_RC_1622_0       | A4 ^ -> ZN v | NAND4_X4 | 0.026 |   0.442 |    0.441 | 
     | reg_op2_reg[17]    | D v          | DFF_X1   | 0.000 |   0.442 |    0.441 | 
     +---------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin reg_op2_reg[11]/CK 
Endpoint:   reg_op2_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.442
= Slack Time                   -0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.035 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.061 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.091 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.122 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.143 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.163 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.188 | 
     | FE_OCPC302_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.221 |    0.221 | 
     | g50                | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.237 |    0.237 | 
     | g198911_dup        | A1 v -> ZN v | AND2_X4  | 0.034 |   0.271 |    0.270 | 
     | g198175            | A1 v -> ZN v | AND2_X4  | 0.032 |   0.303 |    0.302 | 
     | FE_OCPC332_n_4282  | A v -> Z v   | BUF_X16  | 0.030 |   0.332 |    0.332 | 
     | FE_RC_1585_0       | B1 v -> ZN ^ | AOI22_X2 | 0.036 |   0.369 |    0.368 | 
     | FE_RC_956_0        | A2 ^ -> ZN v | NAND2_X1 | 0.025 |   0.394 |    0.394 | 
     | FE_RC_955_0        | A1 v -> ZN ^ | NOR2_X4  | 0.024 |   0.418 |    0.418 | 
     | FE_RC_872_0        | A2 ^ -> ZN v | NAND4_X4 | 0.024 |   0.442 |    0.441 | 
     | reg_op2_reg[11]    | D v          | DFF_X1   | 0.000 |   0.442 |    0.441 | 
     +---------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin reg_op2_reg[28]/CK 
Endpoint:   reg_op2_reg[28]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.442
= Slack Time                    0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.035 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.062 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.092 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.123 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.144 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.164 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.189 | 
     | FE_OCPC302_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.221 |    0.222 | 
     | FE_OCPC312_n_11142 | A ^ -> ZN v  | INV_X2   | 0.013 |   0.234 |    0.234 | 
     | FE_RC_1745_0       | A1 v -> ZN ^ | NAND2_X2 | 0.017 |   0.251 |    0.252 | 
     | FE_RC_1746_0       | A ^ -> ZN v  | INV_X4   | 0.014 |   0.266 |    0.266 | 
     | g198807            | A1 v -> ZN v | AND2_X4  | 0.028 |   0.294 |    0.294 | 
     | FE_OCPC287_n_3675  | A v -> Z v   | BUF_X16  | 0.028 |   0.322 |    0.323 | 
     | g196466            | B1 v -> ZN ^ | AOI22_X2 | 0.036 |   0.358 |    0.358 | 
     | FE_RC_1322_0       | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.378 |    0.378 | 
     | FE_RC_1320_0       | A2 v -> ZN ^ | NOR2_X2  | 0.036 |   0.414 |    0.414 | 
     | FE_RC_1481_0       | A4 ^ -> ZN v | NAND4_X4 | 0.028 |   0.442 |    0.442 | 
     | reg_op2_reg[28]    | D v          | DFF_X1   | 0.000 |   0.442 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin reg_op1_reg[24]/CK 
Endpoint:   reg_op1_reg[24]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.440
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                        |              |          |       |  Time   |   Time   | 
     |------------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg         | CK ^         |          |       |  -0.035 |   -0.034 | 
     | instr_slti_reg         | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.062 | 
     | g123                   | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.092 | 
     | FE_RC_864_0            | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.123 | 
     | FE_RC_865_0            | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.144 | 
     | FE_RC_858_0            | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.164 | 
     | g2662                  | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.190 | 
     | FE_RC_0_0              | B1 ^ -> ZN v | OAI21_X4 | 0.020 |   0.209 |    0.209 | 
     | g216380                | A1 v -> ZN v | AND2_X4  | 0.041 |   0.249 |    0.250 | 
     | g216386                | A1 v -> ZN v | AND2_X4  | 0.037 |   0.286 |    0.287 | 
     | FE_OCPC138_n_22203_dup | A v -> Z v   | BUF_X16  | 0.029 |   0.315 |    0.316 | 
     | g196001                | B1 v -> ZN ^ | AOI22_X4 | 0.036 |   0.351 |    0.352 | 
     | FE_RC_234_0            | A2 ^ -> ZN v | NAND2_X2 | 0.016 |   0.366 |    0.367 | 
     | FE_RC_233_0            | A1 v -> ZN ^ | NOR2_X2  | 0.021 |   0.388 |    0.388 | 
     | FE_RC_1049_0           | A1 ^ -> ZN v | NAND2_X2 | 0.018 |   0.406 |    0.407 | 
     | FE_RC_1048_0           | A2 v -> ZN ^ | NOR2_X4  | 0.022 |   0.427 |    0.428 | 
     | g244                   | B1 ^ -> ZN v | OAI21_X1 | 0.012 |   0.440 |    0.441 | 
     | reg_op1_reg[24]        | D v          | DFF_X2   | 0.000 |   0.440 |    0.441 | 
     +-------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin reg_op2_reg[13]/CK 
Endpoint:   reg_op2_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.439
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.034 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.062 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.092 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.124 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.145 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.165 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.190 | 
     | FE_OCPC302_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.221 |    0.222 | 
     | g50                | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.237 |    0.238 | 
     | g198911_dup        | A1 v -> ZN v | AND2_X4  | 0.034 |   0.271 |    0.272 | 
     | g198178            | A1 v -> ZN v | AND2_X4  | 0.032 |   0.303 |    0.304 | 
     | FE_OCPC112_n_4279  | A v -> Z v   | BUF_X16  | 0.028 |   0.332 |    0.333 | 
     | g196247            | B1 v -> ZN ^ | AOI22_X1 | 0.040 |   0.371 |    0.372 | 
     | FE_RC_1369_0       | A2 ^ -> ZN v | NAND2_X1 | 0.020 |   0.391 |    0.392 | 
     | FE_RC_1908_0       | A1 v -> ZN ^ | NOR2_X2  | 0.020 |   0.410 |    0.411 | 
     | FE_RC_1941_0       | A4 ^ -> ZN v | NAND4_X1 | 0.028 |   0.439 |    0.440 | 
     | reg_op2_reg[13]    | D v          | DFF_X2   | 0.000 |   0.439 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin reg_op2_reg[29]/CK 
Endpoint:   reg_op2_reg[29]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.440
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.034 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.063 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.092 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.124 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.145 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.165 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.190 | 
     | FE_OCPC302_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.221 |    0.223 | 
     | g50                | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.237 |    0.238 | 
     | g198911_dup        | A1 v -> ZN v | AND2_X4  | 0.034 |   0.271 |    0.272 | 
     | g198178            | A1 v -> ZN v | AND2_X4  | 0.032 |   0.303 |    0.304 | 
     | FE_OCPC112_n_4279  | A v -> Z v   | BUF_X16  | 0.028 |   0.332 |    0.333 | 
     | g196025            | B1 v -> ZN ^ | AOI22_X4 | 0.035 |   0.367 |    0.368 | 
     | FE_RC_938_0        | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.387 |    0.388 | 
     | FE_RC_936_0        | A2 v -> ZN ^ | NOR2_X4  | 0.028 |   0.415 |    0.416 | 
     | FE_RC_1054_0       | A3 ^ -> ZN v | NAND4_X4 | 0.026 |   0.440 |    0.442 | 
     | reg_op2_reg[29]    | D v          | DFF_X1   | 0.000 |   0.440 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin reg_op2_reg[12]/CK 
Endpoint:   reg_op2_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.029
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.437
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.033 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.063 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.093 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.124 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.145 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.165 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.191 | 
     | FE_OCPC302_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.221 |    0.223 | 
     | g50                | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.237 |    0.239 | 
     | g198834            | A1 v -> ZN v | AND2_X4  | 0.033 |   0.270 |    0.272 | 
     | g198179_dup        | A1 v -> ZN v | AND2_X4  | 0.045 |   0.315 |    0.317 | 
     | g196234            | B1 v -> ZN ^ | AOI22_X1 | 0.044 |   0.359 |    0.361 | 
     | FE_RC_1287_0       | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.380 |    0.382 | 
     | FE_RC_1285_0       | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.409 |    0.411 | 
     | FE_RC_1870_0       | A3 ^ -> ZN v | NAND4_X2 | 0.027 |   0.437 |    0.439 | 
     | reg_op2_reg[12]    | D v          | DFF_X2   | 0.000 |   0.437 |    0.439 | 
     +---------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin reg_op2_reg[20]/CK 
Endpoint:   reg_op2_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.439
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.033 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.064 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.093 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.125 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.146 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.166 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.191 | 
     | FE_OCPC302_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.221 |    0.224 | 
     | FE_OCPC312_n_11142 | A ^ -> ZN v  | INV_X2   | 0.013 |   0.234 |    0.236 | 
     | g208853_dup1       | A1 v -> ZN v | AND2_X4  | 0.029 |   0.263 |    0.265 | 
     | g198170            | A1 v -> ZN v | AND2_X4  | 0.033 |   0.296 |    0.298 | 
     | FE_OCPC277_n_4287  | A v -> ZN ^  | INV_X16  | 0.015 |   0.310 |    0.312 | 
     | FE_OCPC278_n_4287  | A ^ -> ZN v  | INV_X8   | 0.011 |   0.321 |    0.323 | 
     | g196343            | B1 v -> ZN ^ | AOI22_X2 | 0.035 |   0.356 |    0.358 | 
     | FE_RC_156_0        | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.376 |    0.378 | 
     | FE_RC_154_0        | A2 v -> ZN ^ | NOR2_X2  | 0.036 |   0.412 |    0.414 | 
     | FE_RC_927_0        | A4 ^ -> ZN v | NAND4_X4 | 0.028 |   0.439 |    0.442 | 
     | reg_op2_reg[20]    | D v          | DFF_X1   | 0.000 |   0.439 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin reg_op1_reg[22]/CK 
Endpoint:   reg_op1_reg[22]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.438
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg    | CK ^         |          |       |  -0.035 |   -0.033 | 
     | instr_slti_reg    | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.064 | 
     | g123              | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.094 | 
     | FE_RC_864_0       | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.125 | 
     | FE_RC_865_0       | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.146 | 
     | FE_RC_858_0       | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.166 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.191 | 
     | FE_RC_0_0         | B1 ^ -> ZN v | OAI21_X4 | 0.020 |   0.209 |    0.211 | 
     | g221500           | A1 v -> ZN v | AND2_X4  | 0.038 |   0.247 |    0.249 | 
     | g198217           | A1 v -> ZN v | AND2_X4  | 0.031 |   0.278 |    0.280 | 
     | FE_OCPC264_n_4222 | A v -> Z v   | BUF_X16  | 0.032 |   0.310 |    0.312 | 
     | g195978           | B1 v -> ZN ^ | AOI22_X4 | 0.035 |   0.344 |    0.346 | 
     | FE_RC_1200_0      | A1 ^ -> ZN v | NAND3_X1 | 0.025 |   0.369 |    0.372 | 
     | FE_RC_1556_0      | A2 v -> ZN ^ | NOR2_X2  | 0.026 |   0.395 |    0.398 | 
     | FE_RC_1706_0      | A1 ^ -> ZN v | NAND3_X1 | 0.018 |   0.413 |    0.415 | 
     | FE_RC_1707_0      | A v -> ZN ^  | INV_X1   | 0.013 |   0.426 |    0.429 | 
     | g193976__3772     | B1 ^ -> ZN v | OAI21_X1 | 0.011 |   0.438 |    0.440 | 
     | reg_op1_reg[22]   | D v          | DFF_X1   | 0.000 |   0.438 |    0.440 | 
     +--------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin reg_op2_reg[18]/CK 
Endpoint:   reg_op2_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.439
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.032 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.064 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.094 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.126 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.146 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.167 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.192 | 
     | FE_OCPC302_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.221 |    0.224 | 
     | FE_OCPC312_n_11142 | A ^ -> ZN v  | INV_X2   | 0.013 |   0.234 |    0.237 | 
     | FE_RC_1745_0       | A1 v -> ZN ^ | NAND2_X2 | 0.017 |   0.251 |    0.254 | 
     | FE_RC_1746_0       | A ^ -> ZN v  | INV_X4   | 0.014 |   0.266 |    0.268 | 
     | g198807            | A1 v -> ZN v | AND2_X4  | 0.028 |   0.294 |    0.297 | 
     | FE_OCPC287_n_3675  | A v -> Z v   | BUF_X16  | 0.028 |   0.322 |    0.325 | 
     | g196316            | B1 v -> ZN ^ | AOI22_X1 | 0.040 |   0.362 |    0.365 | 
     | FE_RC_1334_0       | A2 ^ -> ZN v | NAND2_X1 | 0.021 |   0.383 |    0.386 | 
     | FE_RC_1332_0       | A2 v -> ZN ^ | NOR2_X2  | 0.029 |   0.412 |    0.415 | 
     | FE_RC_1716_0       | A3 ^ -> ZN v | NAND4_X2 | 0.027 |   0.439 |    0.442 | 
     | reg_op2_reg[18]    | D v          | DFF_X1   | 0.000 |   0.439 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin reg_op2_reg[26]/CK 
Endpoint:   reg_op2_reg[26]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.439
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.032 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.064 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.094 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.126 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.146 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.167 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.192 | 
     | FE_OCPC302_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.221 |    0.224 | 
     | FE_OCPC312_n_11142 | A ^ -> ZN v  | INV_X2   | 0.013 |   0.234 |    0.237 | 
     | FE_RC_1745_0       | A1 v -> ZN ^ | NAND2_X2 | 0.017 |   0.251 |    0.254 | 
     | FE_RC_1746_0       | A ^ -> ZN v  | INV_X4   | 0.014 |   0.266 |    0.268 | 
     | g198807            | A1 v -> ZN v | AND2_X4  | 0.028 |   0.294 |    0.297 | 
     | FE_OCPC287_n_3675  | A v -> Z v   | BUF_X16  | 0.028 |   0.322 |    0.325 | 
     | g196436            | B1 v -> ZN ^ | AOI22_X2 | 0.041 |   0.363 |    0.366 | 
     | FE_RC_934_0        | A2 ^ -> ZN v | NAND2_X2 | 0.021 |   0.384 |    0.387 | 
     | FE_RC_932_0        | A2 v -> ZN ^ | NOR2_X4  | 0.028 |   0.412 |    0.415 | 
     | g194086__9906      | A4 ^ -> ZN v | NAND4_X4 | 0.027 |   0.439 |    0.442 | 
     | reg_op2_reg[26]    | D v          | DFF_X1   | 0.000 |   0.439 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin reg_op2_reg[15]/CK 
Endpoint:   reg_op2_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.438
= Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.031 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.066 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.095 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.127 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.148 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.168 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.193 | 
     | FE_OCPC302_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.221 |    0.226 | 
     | g50                | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.237 |    0.241 | 
     | g198911_dup        | A1 v -> ZN v | AND2_X4  | 0.034 |   0.271 |    0.275 | 
     | g198175            | A1 v -> ZN v | AND2_X4  | 0.032 |   0.303 |    0.307 | 
     | FE_OCPC332_n_4282  | A v -> Z v   | BUF_X16  | 0.030 |   0.332 |    0.336 | 
     | FE_RC_1304_0       | B1 v -> ZN ^ | AOI22_X2 | 0.040 |   0.372 |    0.376 | 
     | FE_RC_1073_0       | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.392 |    0.396 | 
     | FE_RC_1072_0       | A1 v -> ZN ^ | NOR2_X4  | 0.023 |   0.414 |    0.419 | 
     | FE_RC_1734_0       | A2 ^ -> ZN v | NAND4_X4 | 0.023 |   0.438 |    0.442 | 
     | reg_op2_reg[15]    | D v          | DFF_X1   | 0.000 |   0.438 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin reg_op2_reg[31]/CK 
Endpoint:   reg_op2_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.439
= Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.031 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.066 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.096 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.127 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.148 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.168 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.193 | 
     | FE_OCPC302_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.221 |    0.226 | 
     | g50                | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.237 |    0.241 | 
     | g198911_dup        | A1 v -> ZN v | AND2_X4  | 0.034 |   0.271 |    0.275 | 
     | g198178            | A1 v -> ZN v | AND2_X4  | 0.032 |   0.303 |    0.308 | 
     | FE_OCPC112_n_4279  | A v -> Z v   | BUF_X16  | 0.028 |   0.332 |    0.336 | 
     | g195533__7118      | B1 v -> ZN ^ | AOI22_X2 | 0.039 |   0.371 |    0.375 | 
     | FE_RC_962_0        | A1 ^ -> ZN v | NAND2_X2 | 0.021 |   0.392 |    0.396 | 
     | FE_RC_1714_0       | A2 v -> ZN ^ | NOR2_X4  | 0.028 |   0.419 |    0.424 | 
     | FE_RC_1713_0       | A1 ^ -> ZN v | NAND4_X4 | 0.019 |   0.439 |    0.443 | 
     | reg_op2_reg[31]    | D v          | DFF_X1   | 0.000 |   0.439 |    0.443 | 
     +---------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin mem_do_rinst_reg/CK 
Endpoint:   mem_do_rinst_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.435
= Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | instr_slti_reg               | CK ^         |           |       |  -0.035 |   -0.031 | 
     | instr_slti_reg               | CK ^ -> Q v  | DFF_X1    | 0.097 |   0.061 |    0.066 | 
     | g123                         | A2 v -> ZN ^ | NOR2_X2   | 0.030 |   0.091 |    0.096 | 
     | FE_RC_864_0                  | A3 ^ -> ZN v | NAND4_X2  | 0.031 |   0.123 |    0.127 | 
     | FE_RC_865_0                  | A v -> ZN ^  | INV_X2    | 0.021 |   0.144 |    0.148 | 
     | FE_RC_858_0                  | A2 ^ -> ZN v | NAND3_X4  | 0.020 |   0.164 |    0.168 | 
     | g2662                        | A1 v -> ZN ^ | NOR2_X4   | 0.025 |   0.189 |    0.193 | 
     | FE_OCPC302_n_11142           | A ^ -> Z ^   | BUF_X2    | 0.033 |   0.221 |    0.226 | 
     | FE_OCPC312_n_11142           | A ^ -> ZN v  | INV_X2    | 0.013 |   0.234 |    0.238 | 
     | FE_OCPC508_FE_DBTN14_n_11142 | A v -> Z v   | CLKBUF_X1 | 0.028 |   0.262 |    0.266 | 
     | FE_OCPC313_n_11142           | A v -> ZN ^  | INV_X1    | 0.016 |   0.278 |    0.282 | 
     | g80                          | A1 ^ -> ZN v | NOR2_X2   | 0.012 |   0.290 |    0.294 | 
     | g73                          | B1 v -> ZN ^ | AOI21_X2  | 0.029 |   0.319 |    0.323 | 
     | g197726                      | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.335 |    0.339 | 
     | g196622                      | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.349 |    0.354 | 
     | g196488                      | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.365 |    0.369 | 
     | FE_RC_2145_0                 | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.379 |    0.384 | 
     | FE_RC_2144_0                 | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.398 |    0.402 | 
     | FE_RC_384_0                  | A v -> ZN ^  | INV_X1    | 0.012 |   0.410 |    0.414 | 
     | FE_RC_383_0                  | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.421 |    0.426 | 
     | FE_RC_382_0                  | A2 v -> ZN ^ | NAND2_X1  | 0.014 |   0.435 |    0.439 | 
     | mem_do_rinst_reg             | D ^          | DFF_X1    | 0.000 |   0.435 |    0.439 | 
     +--------------------------------------------------------------------------------------+ 
Path 51: MET Setup Check with Pin reg_op2_reg[24]/CK 
Endpoint:   reg_op2_reg[24]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.436
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.030 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.067 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.097 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.128 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.149 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.169 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.194 | 
     | FE_OCPC302_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.221 |    0.227 | 
     | FE_OCPC312_n_11142 | A ^ -> ZN v  | INV_X2   | 0.013 |   0.234 |    0.240 | 
     | g208853_dup1       | A1 v -> ZN v | AND2_X4  | 0.029 |   0.263 |    0.268 | 
     | g198170            | A1 v -> ZN v | AND2_X4  | 0.033 |   0.296 |    0.301 | 
     | FE_OCPC277_n_4287  | A v -> ZN ^  | INV_X16  | 0.015 |   0.310 |    0.316 | 
     | FE_OCPC278_n_4287  | A ^ -> ZN v  | INV_X8   | 0.011 |   0.321 |    0.326 | 
     | FE_RC_2058_0       | B1 v -> ZN ^ | AOI22_X4 | 0.033 |   0.354 |    0.359 | 
     | FE_RC_1301_0       | A1 ^ -> ZN v | NAND2_X1 | 0.026 |   0.380 |    0.386 | 
     | FE_RC_1299_0       | A2 v -> ZN ^ | NOR2_X4  | 0.030 |   0.410 |    0.415 | 
     | FE_RC_2038_0       | A4 ^ -> ZN v | NAND4_X4 | 0.027 |   0.436 |    0.442 | 
     | reg_op2_reg[24]    | D v          | DFF_X1   | 0.000 |   0.436 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 52: MET Setup Check with Pin reg_op2_reg[6]/CK 
Endpoint:   reg_op2_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.436
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.029 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.067 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.097 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.128 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.149 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.169 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.194 | 
     | FE_OCPC302_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.221 |    0.227 | 
     | g50                | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.237 |    0.243 | 
     | g198911_dup        | A1 v -> ZN v | AND2_X4  | 0.034 |   0.271 |    0.276 | 
     | g221782            | A1 v -> ZN v | AND2_X4  | 0.049 |   0.320 |    0.325 | 
     | g196143            | B1 v -> ZN ^ | AOI22_X1 | 0.045 |   0.365 |    0.371 | 
     | FE_RC_1379_0       | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.382 |    0.387 | 
     | FE_RC_1377_0       | A2 v -> ZN ^ | NOR2_X1  | 0.028 |   0.409 |    0.415 | 
     | FE_RC_1274_0       | A2 ^ -> ZN v | NAND4_X1 | 0.027 |   0.436 |    0.441 | 
     | reg_op2_reg[6]     | D v          | DFF_X2   | 0.000 |   0.436 |    0.441 | 
     +---------------------------------------------------------------------------+ 
Path 53: MET Setup Check with Pin reg_op2_reg[9]/CK 
Endpoint:   reg_op2_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.434
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.029 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.067 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.097 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.128 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.149 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.169 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.195 | 
     | FE_OCPC302_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.221 |    0.227 | 
     | FE_OCPC312_n_11142 | A ^ -> ZN v  | INV_X2   | 0.013 |   0.234 |    0.240 | 
     | FE_RC_1745_0       | A1 v -> ZN ^ | NAND2_X2 | 0.017 |   0.251 |    0.257 | 
     | FE_RC_1746_0       | A ^ -> ZN v  | INV_X4   | 0.014 |   0.266 |    0.271 | 
     | g198807            | A1 v -> ZN v | AND2_X4  | 0.028 |   0.294 |    0.300 | 
     | FE_OCPC287_n_3675  | A v -> Z v   | BUF_X16  | 0.028 |   0.322 |    0.328 | 
     | FE_OCPC240_n_3675  | A v -> Z v   | BUF_X8   | 0.026 |   0.348 |    0.354 | 
     | FE_RC_1176_0       | A1 v -> ZN ^ | AOI22_X4 | 0.025 |   0.373 |    0.379 | 
     | FE_RC_346_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.388 |    0.394 | 
     | FE_RC_344_0        | A1 v -> ZN ^ | NOR2_X2  | 0.018 |   0.407 |    0.412 | 
     | FE_RC_1848_0       | A3 ^ -> ZN v | NAND4_X1 | 0.028 |   0.434 |    0.440 | 
     | reg_op2_reg[9]     | D v          | DFF_X1   | 0.000 |   0.434 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 54: MET Setup Check with Pin latched_store_reg/CK 
Endpoint:   latched_store_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[2]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.433
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | reg_op2_reg[2]           | CK ^         |           |       |  -0.032 |   -0.026 | 
     | reg_op2_reg[2]           | CK ^ -> Q ^  | DFF_X2    | 0.139 |   0.107 |    0.113 | 
     | FE_DBTC41_mem_la_wdata_2 | A ^ -> ZN v  | INV_X2    | 0.014 |   0.121 |    0.127 | 
     | g90407__5703             | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.137 |    0.143 | 
     | g200633                  | A1 ^ -> ZN ^ | AND2_X1   | 0.031 |   0.168 |    0.174 | 
     | FE_RC_13_0               | A1 ^ -> ZN ^ | AND2_X2   | 0.029 |   0.198 |    0.203 | 
     | FE_RC_12_0               | A2 ^ -> ZN v | NOR2_X2   | 0.009 |   0.207 |    0.213 | 
     | FE_RC_1521_0             | C2 v -> ZN ^ | OAI211_X2 | 0.050 |   0.257 |    0.263 | 
     | FE_RC_2017_0             | B2 ^ -> ZN v | AOI21_X4  | 0.019 |   0.276 |    0.282 | 
     | FE_RC_1569_0             | A1 v -> ZN ^ | NOR3_X2   | 0.046 |   0.322 |    0.328 | 
     | FE_RC_1850_0             | B1 ^ -> ZN v | AOI21_X4  | 0.019 |   0.341 |    0.347 | 
     | FE_RC_1809_0             | A1 v -> ZN ^ | AOI22_X4  | 0.032 |   0.373 |    0.379 | 
     | g209458                  | A2 ^ -> ZN v | NAND2_X4  | 0.018 |   0.391 |    0.397 | 
     | g193939__3772            | B1 v -> ZN ^ | AOI21_X1  | 0.026 |   0.417 |    0.423 | 
     | FE_RC_371_0              | B1 ^ -> ZN v | OAI21_X1  | 0.016 |   0.433 |    0.439 | 
     | latched_store_reg        | D v          | DFF_X1    | 0.000 |   0.433 |    0.439 | 
     +----------------------------------------------------------------------------------+ 
Path 55: MET Setup Check with Pin reg_op2_reg[19]/CK 
Endpoint:   reg_op2_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.436
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.029 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.067 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.097 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.129 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.150 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.170 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.195 | 
     | FE_OCPC302_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.221 |    0.227 | 
     | FE_OCPC312_n_11142 | A ^ -> ZN v  | INV_X2   | 0.013 |   0.234 |    0.240 | 
     | FE_RC_1745_0       | A1 v -> ZN ^ | NAND2_X2 | 0.017 |   0.251 |    0.257 | 
     | FE_RC_1746_0       | A ^ -> ZN v  | INV_X4   | 0.014 |   0.266 |    0.272 | 
     | g198807            | A1 v -> ZN v | AND2_X4  | 0.028 |   0.294 |    0.300 | 
     | FE_OCPC287_n_3675  | A v -> Z v   | BUF_X16  | 0.028 |   0.322 |    0.328 | 
     | g196331            | B1 v -> ZN ^ | AOI22_X1 | 0.040 |   0.362 |    0.368 | 
     | FE_RC_1325_0       | A2 ^ -> ZN v | NAND2_X1 | 0.021 |   0.383 |    0.389 | 
     | FE_RC_1323_0       | A2 v -> ZN ^ | NOR2_X2  | 0.024 |   0.407 |    0.413 | 
     | FE_RC_1957_0       | A4 ^ -> ZN v | NAND4_X1 | 0.028 |   0.436 |    0.442 | 
     | reg_op2_reg[19]    | D v          | DFF_X1   | 0.000 |   0.436 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 56: MET Setup Check with Pin reg_op2_reg[25]/CK 
Endpoint:   reg_op2_reg[25]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.435
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.029 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.068 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.098 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.129 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.150 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.170 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.195 | 
     | FE_OCPC302_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.221 |    0.228 | 
     | FE_OCPC312_n_11142 | A ^ -> ZN v  | INV_X2   | 0.013 |   0.234 |    0.240 | 
     | g208853_dup1       | A1 v -> ZN v | AND2_X4  | 0.029 |   0.263 |    0.269 | 
     | g198170            | A1 v -> ZN v | AND2_X4  | 0.033 |   0.296 |    0.302 | 
     | FE_OCPC277_n_4287  | A v -> ZN ^  | INV_X16  | 0.015 |   0.310 |    0.316 | 
     | FE_OCPC282_n_4287  | A ^ -> ZN v  | INV_X4   | 0.011 |   0.321 |    0.328 | 
     | g196418            | B1 v -> ZN ^ | AOI22_X1 | 0.039 |   0.361 |    0.367 | 
     | FE_RC_57_0         | A2 ^ -> ZN v | NAND2_X1 | 0.021 |   0.381 |    0.388 | 
     | FE_RC_55_0         | A2 v -> ZN ^ | NOR2_X2  | 0.025 |   0.406 |    0.412 | 
     | FE_RC_1829_0       | A4 ^ -> ZN v | NAND4_X1 | 0.028 |   0.435 |    0.441 | 
     | reg_op2_reg[25]    | D v          | DFF_X1   | 0.000 |   0.435 |    0.441 | 
     +---------------------------------------------------------------------------+ 
Path 57: MET Setup Check with Pin reg_op2_reg[8]/CK 
Endpoint:   reg_op2_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.436
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.029 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.068 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.098 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.129 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.150 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.170 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.195 | 
     | FE_OCPC302_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.221 |    0.228 | 
     | g50                | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.237 |    0.243 | 
     | g198835_dup        | A1 v -> ZN v | AND2_X4  | 0.029 |   0.266 |    0.273 | 
     | g198816            | A1 v -> ZN v | AND2_X4  | 0.048 |   0.314 |    0.321 | 
     | g196170            | B1 v -> ZN ^ | AOI22_X1 | 0.046 |   0.360 |    0.366 | 
     | FE_RC_340_0        | A2 ^ -> ZN v | NAND2_X1 | 0.026 |   0.387 |    0.393 | 
     | FE_RC_339_0        | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.409 |    0.415 | 
     | FE_RC_2044_0       | A4 ^ -> ZN v | NAND4_X2 | 0.027 |   0.436 |    0.442 | 
     | reg_op2_reg[8]     | D v          | DFF_X1   | 0.000 |   0.436 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 58: MET Setup Check with Pin reg_op2_reg[22]/CK 
Endpoint:   reg_op2_reg[22]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.436
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.029 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.068 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.098 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.129 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.150 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.170 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.195 | 
     | FE_OCPC302_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.221 |    0.228 | 
     | FE_OCPC312_n_11142 | A ^ -> ZN v  | INV_X2   | 0.013 |   0.234 |    0.240 | 
     | g208853_dup1       | A1 v -> ZN v | AND2_X4  | 0.029 |   0.263 |    0.269 | 
     | g198170            | A1 v -> ZN v | AND2_X4  | 0.033 |   0.296 |    0.302 | 
     | FE_OCPC277_n_4287  | A v -> ZN ^  | INV_X16  | 0.015 |   0.310 |    0.317 | 
     | FE_OCPC278_n_4287  | A ^ -> ZN v  | INV_X8   | 0.011 |   0.321 |    0.327 | 
     | g196373            | B1 v -> ZN ^ | AOI22_X2 | 0.039 |   0.360 |    0.366 | 
     | FE_RC_159_0        | A1 ^ -> ZN v | NAND2_X2 | 0.021 |   0.381 |    0.387 | 
     | FE_RC_157_0        | A2 v -> ZN ^ | NOR2_X4  | 0.028 |   0.409 |    0.415 | 
     | FE_RC_1917_0       | A4 ^ -> ZN v | NAND4_X4 | 0.027 |   0.436 |    0.442 | 
     | reg_op2_reg[22]    | D v          | DFF_X1   | 0.000 |   0.436 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 59: MET Setup Check with Pin reg_op2_reg[10]/CK 
Endpoint:   reg_op2_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.435
= Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.028 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.069 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.099 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.130 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.151 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.171 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.196 | 
     | FE_OCPC302_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.221 |    0.229 | 
     | g50                | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.237 |    0.244 | 
     | g198911_dup        | A1 v -> ZN v | AND2_X4  | 0.034 |   0.271 |    0.278 | 
     | g198178            | A1 v -> ZN v | AND2_X4  | 0.032 |   0.303 |    0.311 | 
     | FE_OCPC256_n_4279  | A v -> Z v   | BUF_X8   | 0.026 |   0.330 |    0.337 | 
     | g196202            | B1 v -> ZN ^ | AOI22_X2 | 0.039 |   0.369 |    0.376 | 
     | FE_RC_912_0        | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.389 |    0.396 | 
     | FE_RC_911_0        | A1 v -> ZN ^ | NOR2_X4  | 0.023 |   0.411 |    0.419 | 
     | FE_RC_1722_0       | A2 ^ -> ZN v | NAND4_X4 | 0.023 |   0.435 |    0.442 | 
     | reg_op2_reg[10]    | D v          | DFF_X1   | 0.000 |   0.435 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 60: MET Setup Check with Pin reg_op2_reg[7]/CK 
Endpoint:   reg_op2_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.433
= Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.027 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.069 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.099 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.131 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.152 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.172 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.197 | 
     | FE_OCPC302_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.221 |    0.229 | 
     | g50                | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.237 |    0.245 | 
     | g198911_dup        | A1 v -> ZN v | AND2_X4  | 0.034 |   0.271 |    0.279 | 
     | g198175            | A1 v -> ZN v | AND2_X4  | 0.032 |   0.303 |    0.311 | 
     | FE_OCPC332_n_4282  | A v -> Z v   | BUF_X16  | 0.030 |   0.332 |    0.340 | 
     | FE_RC_1386_0       | B1 v -> ZN ^ | AOI22_X1 | 0.040 |   0.372 |    0.380 | 
     | FE_RC_1424_0       | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.388 |    0.396 | 
     | FE_RC_2028_0       | A1 v -> ZN ^ | NOR2_X1  | 0.022 |   0.411 |    0.419 | 
     | FE_RC_2027_0       | A1 ^ -> ZN v | NAND4_X1 | 0.023 |   0.433 |    0.441 | 
     | reg_op2_reg[7]     | D v          | DFF_X2   | 0.000 |   0.433 |    0.441 | 
     +---------------------------------------------------------------------------+ 
Path 61: MET Setup Check with Pin alu_out_q_reg[16]/CK 
Endpoint:   alu_out_q_reg[16]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.435
- Arrival Time                  0.427
= Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |          |       |  -0.034 |   -0.026 | 
     | instr_sub_reg               | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.076 |    0.084 | 
     | FE_OCPC148_instr_sub        | A ^ -> ZN v  | INV_X1   | 0.017 |   0.093 |    0.101 | 
     | FE_OCPC163_instr_sub        | A v -> Z v   | BUF_X8   | 0.029 |   0.122 |    0.130 | 
     | g85075__226126              | B v -> Z v   | MUX2_X1  | 0.064 |   0.186 |    0.194 | 
     | addinc_ADD_UNS_OP_2_g2214   | A1 v -> ZN ^ | NOR2_X1  | 0.042 |   0.228 |    0.236 | 
     | addinc_ADD_UNS_OP_2_g214231 | A1 ^ -> ZN v | NOR2_X2  | 0.014 |   0.242 |    0.250 | 
     | FE_RC_222_0                 | A1 v -> ZN ^ | NAND2_X1 | 0.020 |   0.261 |    0.269 | 
     | FE_RC_220_0                 | A2 ^ -> ZN v | NOR2_X2  | 0.011 |   0.272 |    0.280 | 
     | addinc_ADD_UNS_OP_2_g216636 | A3 v -> ZN ^ | NAND3_X2 | 0.023 |   0.295 |    0.303 | 
     | FE_RC_1792_0                | A2 ^ -> ZN v | NAND4_X2 | 0.035 |   0.330 |    0.338 | 
     | FE_RC_1793_0                | A v -> ZN ^  | INV_X4   | 0.030 |   0.360 |    0.368 | 
     | FE_OCPC371_n_22463          | A ^ -> ZN v  | INV_X4   | 0.011 |   0.371 |    0.379 | 
     | addinc_ADD_UNS_OP_2_g1957   | A1 v -> ZN ^ | OAI22_X1 | 0.025 |   0.396 |    0.404 | 
     | g201152                     | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.413 |    0.421 | 
     | g199746                     | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.427 |    0.435 | 
     | alu_out_q_reg[16]           | D ^          | DFF_X1   | 0.000 |   0.427 |    0.435 | 
     +------------------------------------------------------------------------------------+ 
Path 62: MET Setup Check with Pin alu_out_q_reg[28]/CK 
Endpoint:   alu_out_q_reg[28]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.459
- Arrival Time                  0.451
= Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |           |       |  -0.034 |   -0.026 | 
     | instr_sub_reg               | CK ^ -> Q ^  | DFF_X1    | 0.110 |   0.076 |    0.084 | 
     | FE_OCPC148_instr_sub        | A ^ -> ZN v  | INV_X1    | 0.017 |   0.093 |    0.101 | 
     | FE_OCPC163_instr_sub        | A v -> Z v   | BUF_X8    | 0.029 |   0.122 |    0.130 | 
     | g85075__226126              | B v -> Z v   | MUX2_X1   | 0.064 |   0.186 |    0.194 | 
     | addinc_ADD_UNS_OP_2_g2214   | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.228 |    0.236 | 
     | addinc_ADD_UNS_OP_2_g214231 | A1 ^ -> ZN v | NOR2_X2   | 0.014 |   0.242 |    0.250 | 
     | FE_RC_222_0                 | A1 v -> ZN ^ | NAND2_X1  | 0.020 |   0.261 |    0.269 | 
     | FE_RC_220_0                 | A2 ^ -> ZN v | NOR2_X2   | 0.011 |   0.272 |    0.280 | 
     | addinc_ADD_UNS_OP_2_g216636 | A3 v -> ZN ^ | NAND3_X2  | 0.023 |   0.295 |    0.303 | 
     | addinc_ADD_UNS_OP_2_g203586 | A3 ^ -> ZN ^ | AND4_X4   | 0.062 |   0.358 |    0.366 | 
     | g228229                     | C1 ^ -> ZN v | OAI221_X1 | 0.027 |   0.384 |    0.392 | 
     | g145                        | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.425 |    0.433 | 
     | g199739                     | B1 v -> ZN ^ | OAI21_X1  | 0.025 |   0.451 |    0.459 | 
     | alu_out_q_reg[28]           | D ^          | DFF_X1    | 0.000 |   0.451 |    0.459 | 
     +-------------------------------------------------------------------------------------+ 
Path 63: MET Setup Check with Pin reg_op2_reg[5]/CK 
Endpoint:   reg_op2_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.432
= Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |           |       |  -0.035 |   -0.027 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1    | 0.097 |   0.061 |    0.070 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2   | 0.030 |   0.091 |    0.100 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2  | 0.031 |   0.123 |    0.131 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2    | 0.021 |   0.144 |    0.152 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4  | 0.020 |   0.164 |    0.172 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4   | 0.025 |   0.189 |    0.197 | 
     | FE_OCPC302_n_11142 | A ^ -> Z ^   | BUF_X2    | 0.033 |   0.221 |    0.230 | 
     | FE_OCPC312_n_11142 | A ^ -> ZN v  | INV_X2    | 0.013 |   0.234 |    0.242 | 
     | g208853_dup1       | A1 v -> ZN v | AND2_X4   | 0.029 |   0.263 |    0.271 | 
     | g198176            | A1 v -> ZN v | AND2_X4   | 0.028 |   0.291 |    0.299 | 
     | FE_OCPC310_n_4281  | A v -> Z v   | CLKBUF_X1 | 0.028 |   0.319 |    0.327 | 
     | g196122            | B1 v -> ZN ^ | AOI22_X1  | 0.040 |   0.359 |    0.367 | 
     | FE_RC_362_0        | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.376 |    0.384 | 
     | FE_RC_360_0        | A2 v -> ZN ^ | NOR2_X1   | 0.028 |   0.403 |    0.412 | 
     | FE_RC_232_0        | A3 ^ -> ZN v | NAND4_X1  | 0.028 |   0.432 |    0.440 | 
     | reg_op2_reg[5]     | D v          | DFF_X1    | 0.000 |   0.432 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 64: MET Setup Check with Pin alu_out_q_reg[30]/CK 
Endpoint:   alu_out_q_reg[30]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.459
- Arrival Time                  0.450
= Slack Time                    0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |           |       |  -0.034 |   -0.025 | 
     | instr_sub_reg               | CK ^ -> Q ^  | DFF_X1    | 0.110 |   0.076 |    0.085 | 
     | FE_OCPC148_instr_sub        | A ^ -> ZN v  | INV_X1    | 0.017 |   0.093 |    0.102 | 
     | FE_OCPC163_instr_sub        | A v -> Z v   | BUF_X8    | 0.029 |   0.122 |    0.131 | 
     | g85075__226126              | B v -> Z v   | MUX2_X1   | 0.064 |   0.186 |    0.195 | 
     | addinc_ADD_UNS_OP_2_g2214   | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.228 |    0.237 | 
     | addinc_ADD_UNS_OP_2_g214231 | A1 ^ -> ZN v | NOR2_X2   | 0.014 |   0.242 |    0.251 | 
     | FE_RC_222_0                 | A1 v -> ZN ^ | NAND2_X1  | 0.020 |   0.261 |    0.271 | 
     | FE_RC_220_0                 | A2 ^ -> ZN v | NOR2_X2   | 0.011 |   0.272 |    0.282 | 
     | addinc_ADD_UNS_OP_2_g216636 | A3 v -> ZN ^ | NAND3_X2  | 0.023 |   0.295 |    0.304 | 
     | FE_RC_1792_0                | A2 ^ -> ZN v | NAND4_X2  | 0.035 |   0.330 |    0.339 | 
     | FE_RC_1793_0                | A v -> ZN ^  | INV_X4    | 0.030 |   0.360 |    0.369 | 
     | g222407                     | C2 ^ -> ZN v | OAI211_X1 | 0.026 |   0.386 |    0.395 | 
     | g222406                     | A v -> ZN v  | XNOR2_X1  | 0.043 |   0.428 |    0.438 | 
     | g199731                     | B1 v -> ZN ^ | OAI21_X2  | 0.022 |   0.450 |    0.459 | 
     | alu_out_q_reg[30]           | D ^          | DFF_X1    | 0.000 |   0.450 |    0.459 | 
     +-------------------------------------------------------------------------------------+ 
Path 65: MET Setup Check with Pin alu_out_q_reg[17]/CK 
Endpoint:   alu_out_q_reg[17]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.423
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |          |       |  -0.034 |   -0.023 | 
     | instr_sub_reg               | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.076 |    0.087 | 
     | FE_OCPC148_instr_sub        | A ^ -> ZN v  | INV_X1   | 0.017 |   0.093 |    0.104 | 
     | FE_OCPC163_instr_sub        | A v -> Z v   | BUF_X8   | 0.029 |   0.122 |    0.133 | 
     | g85075__226126              | B v -> Z v   | MUX2_X1  | 0.064 |   0.186 |    0.197 | 
     | addinc_ADD_UNS_OP_2_g2214   | A1 v -> ZN ^ | NOR2_X1  | 0.042 |   0.228 |    0.239 | 
     | addinc_ADD_UNS_OP_2_g214231 | A1 ^ -> ZN v | NOR2_X2  | 0.014 |   0.242 |    0.253 | 
     | FE_RC_222_0                 | A1 v -> ZN ^ | NAND2_X1 | 0.020 |   0.261 |    0.272 | 
     | FE_RC_220_0                 | A2 ^ -> ZN v | NOR2_X2  | 0.011 |   0.272 |    0.283 | 
     | addinc_ADD_UNS_OP_2_g216636 | A3 v -> ZN ^ | NAND3_X2 | 0.023 |   0.295 |    0.306 | 
     | FE_RC_1792_0                | A2 ^ -> ZN v | NAND4_X2 | 0.035 |   0.330 |    0.341 | 
     | FE_RC_1793_0                | A v -> ZN ^  | INV_X4   | 0.030 |   0.360 |    0.371 | 
     | FE_RC_1964_0                | B1 ^ -> ZN v | OAI21_X2 | 0.016 |   0.376 |    0.387 | 
     | FE_RC_2032_0                | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.393 |    0.404 | 
     | FE_RC_2100_0                | A ^ -> ZN v  | INV_X1   | 0.010 |   0.403 |    0.414 | 
     | FE_RC_2098_0                | A2 v -> ZN ^ | NOR2_X2  | 0.021 |   0.423 |    0.434 | 
     | alu_out_q_reg[17]           | D ^          | DFF_X1   | 0.000 |   0.423 |    0.434 | 
     +------------------------------------------------------------------------------------+ 
Path 66: MET Setup Check with Pin alu_out_q_reg[22]/CK 
Endpoint:   alu_out_q_reg[22]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.460
- Arrival Time                  0.448
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |          |       |  -0.034 |   -0.022 | 
     | instr_sub_reg               | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.076 |    0.088 | 
     | FE_OCPC148_instr_sub        | A ^ -> ZN v  | INV_X1   | 0.017 |   0.093 |    0.105 | 
     | FE_OCPC163_instr_sub        | A v -> Z v   | BUF_X8   | 0.029 |   0.122 |    0.134 | 
     | g85075__226126              | B v -> Z v   | MUX2_X1  | 0.064 |   0.186 |    0.198 | 
     | addinc_ADD_UNS_OP_2_g2214   | A1 v -> ZN ^ | NOR2_X1  | 0.042 |   0.228 |    0.240 | 
     | addinc_ADD_UNS_OP_2_g214231 | A1 ^ -> ZN v | NOR2_X2  | 0.014 |   0.242 |    0.254 | 
     | FE_RC_222_0                 | A1 v -> ZN ^ | NAND2_X1 | 0.020 |   0.261 |    0.273 | 
     | FE_RC_220_0                 | A2 ^ -> ZN v | NOR2_X2  | 0.011 |   0.272 |    0.284 | 
     | addinc_ADD_UNS_OP_2_g216636 | A3 v -> ZN ^ | NAND3_X2 | 0.023 |   0.295 |    0.307 | 
     | FE_RC_1792_0                | A2 ^ -> ZN v | NAND4_X2 | 0.035 |   0.330 |    0.342 | 
     | FE_RC_1793_0                | A v -> ZN ^  | INV_X4   | 0.030 |   0.360 |    0.372 | 
     | FE_OCPC371_n_22463          | A ^ -> ZN v  | INV_X4   | 0.011 |   0.371 |    0.383 | 
     | addinc_ADD_UNS_OP_2_g1954   | B1 v -> ZN ^ | AOI21_X1 | 0.032 |   0.403 |    0.415 | 
     | FE_RC_2103_0                | B1 ^ -> ZN v | OAI21_X2 | 0.016 |   0.419 |    0.431 | 
     | g202407                     | A v -> ZN ^  | INV_X1   | 0.018 |   0.436 |    0.449 | 
     | g199747                     | B1 ^ -> ZN v | OAI21_X2 | 0.011 |   0.448 |    0.460 | 
     | alu_out_q_reg[22]           | D v          | DFF_X1   | 0.000 |   0.448 |    0.460 | 
     +------------------------------------------------------------------------------------+ 
Path 67: MET Setup Check with Pin alu_out_q_reg[9]/CK 
Endpoint:   alu_out_q_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.435
- Arrival Time                  0.422
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |          |       |  -0.034 |   -0.021 | 
     | instr_sub_reg               | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.076 |    0.090 | 
     | FE_OCPC148_instr_sub        | A ^ -> ZN v  | INV_X1   | 0.017 |   0.093 |    0.107 | 
     | FE_OCPC163_instr_sub        | A v -> Z v   | BUF_X8   | 0.029 |   0.122 |    0.136 | 
     | g85075__226126              | B v -> Z v   | MUX2_X1  | 0.064 |   0.186 |    0.200 | 
     | addinc_ADD_UNS_OP_2_g2214   | A1 v -> ZN ^ | NOR2_X1  | 0.042 |   0.228 |    0.241 | 
     | addinc_ADD_UNS_OP_2_g214231 | A1 ^ -> ZN v | NOR2_X2  | 0.014 |   0.242 |    0.255 | 
     | g214234                     | A1 v -> ZN v | AND2_X1  | 0.029 |   0.271 |    0.284 | 
     | g214233                     | A2 v -> ZN ^ | NAND2_X1 | 0.025 |   0.296 |    0.310 | 
     | g214232                     | A1 ^ -> ZN v | NAND2_X4 | 0.022 |   0.319 |    0.332 | 
     | addinc_ADD_UNS_OP_2_g1970   | B1 v -> ZN ^ | AOI21_X1 | 0.030 |   0.349 |    0.362 | 
     | addinc_ADD_UNS_OP_2_g1946   | A ^ -> ZN ^  | XNOR2_X1 | 0.046 |   0.395 |    0.408 | 
     | g199728                     | B1 ^ -> ZN v | AOI21_X2 | 0.015 |   0.410 |    0.424 | 
     | g199708                     | A v -> ZN ^  | INV_X1   | 0.012 |   0.422 |    0.435 | 
     | alu_out_q_reg[9]            | D ^          | DFF_X1   | 0.000 |   0.422 |    0.435 | 
     +------------------------------------------------------------------------------------+ 
Path 68: MET Setup Check with Pin alu_out_q_reg[20]/CK 
Endpoint:   alu_out_q_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.462
- Arrival Time                  0.448
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |           |       |  -0.034 |   -0.020 | 
     | instr_sub_reg               | CK ^ -> Q ^  | DFF_X1    | 0.110 |   0.076 |    0.090 | 
     | FE_OCPC148_instr_sub        | A ^ -> ZN v  | INV_X1    | 0.017 |   0.093 |    0.107 | 
     | FE_OCPC163_instr_sub        | A v -> Z v   | BUF_X8    | 0.029 |   0.122 |    0.136 | 
     | g85075__226126              | B v -> Z v   | MUX2_X1   | 0.064 |   0.186 |    0.201 | 
     | addinc_ADD_UNS_OP_2_g2214   | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.228 |    0.242 | 
     | addinc_ADD_UNS_OP_2_g214231 | A1 ^ -> ZN v | NOR2_X2   | 0.014 |   0.242 |    0.256 | 
     | FE_RC_222_0                 | A1 v -> ZN ^ | NAND2_X1  | 0.020 |   0.261 |    0.276 | 
     | FE_RC_220_0                 | A2 ^ -> ZN v | NOR2_X2   | 0.011 |   0.272 |    0.287 | 
     | addinc_ADD_UNS_OP_2_g216636 | A3 v -> ZN ^ | NAND3_X2  | 0.023 |   0.295 |    0.310 | 
     | FE_RC_1792_0                | A2 ^ -> ZN v | NAND4_X2  | 0.035 |   0.330 |    0.344 | 
     | FE_RC_1793_0                | A v -> ZN ^  | INV_X4    | 0.030 |   0.360 |    0.374 | 
     | FE_OCPC371_n_22463          | A ^ -> ZN v  | INV_X4    | 0.011 |   0.371 |    0.385 | 
     | addinc_ADD_UNS_OP_2_g1958   | B1 v -> ZN ^ | AOI21_X2  | 0.030 |   0.401 |    0.415 | 
     | g210023                     | A ^ -> ZN v  | INV_X1    | 0.012 |   0.413 |    0.428 | 
     | FE_RC_2147_0                | C1 v -> ZN ^ | OAI221_X2 | 0.026 |   0.440 |    0.454 | 
     | g199711                     | A ^ -> ZN v  | INV_X1    | 0.008 |   0.448 |    0.462 | 
     | alu_out_q_reg[20]           | D v          | DFF_X1    | 0.000 |   0.448 |    0.462 | 
     +-------------------------------------------------------------------------------------+ 
Path 69: MET Setup Check with Pin alu_out_q_reg[29]/CK 
Endpoint:   alu_out_q_reg[29]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.459
- Arrival Time                  0.444
= Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |           |       |  -0.034 |   -0.020 | 
     | instr_sub_reg               | CK ^ -> Q ^  | DFF_X1    | 0.110 |   0.076 |    0.091 | 
     | FE_OCPC148_instr_sub        | A ^ -> ZN v  | INV_X1    | 0.017 |   0.093 |    0.108 | 
     | FE_OCPC163_instr_sub        | A v -> Z v   | BUF_X8    | 0.029 |   0.122 |    0.137 | 
     | g85075__226126              | B v -> Z v   | MUX2_X1   | 0.064 |   0.186 |    0.201 | 
     | addinc_ADD_UNS_OP_2_g2214   | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.228 |    0.242 | 
     | addinc_ADD_UNS_OP_2_g214231 | A1 ^ -> ZN v | NOR2_X2   | 0.014 |   0.242 |    0.256 | 
     | FE_RC_222_0                 | A1 v -> ZN ^ | NAND2_X1  | 0.020 |   0.261 |    0.276 | 
     | FE_RC_220_0                 | A2 ^ -> ZN v | NOR2_X2   | 0.011 |   0.272 |    0.287 | 
     | addinc_ADD_UNS_OP_2_g216636 | A3 v -> ZN ^ | NAND3_X2  | 0.023 |   0.295 |    0.310 | 
     | addinc_ADD_UNS_OP_2_g203586 | A3 ^ -> ZN ^ | AND4_X4   | 0.062 |   0.358 |    0.372 | 
     | g149                        | C1 ^ -> ZN v | OAI211_X1 | 0.023 |   0.380 |    0.395 | 
     | g148                        | A v -> ZN v  | XNOR2_X1  | 0.040 |   0.420 |    0.435 | 
     | g199740                     | B1 v -> ZN ^ | OAI21_X1  | 0.024 |   0.444 |    0.459 | 
     | alu_out_q_reg[29]           | D ^          | DFF_X1    | 0.000 |   0.444 |    0.459 | 
     +-------------------------------------------------------------------------------------+ 
Path 70: MET Setup Check with Pin reg_next_pc_reg[19]/CK 
Endpoint:   reg_next_pc_reg[19]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.418
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                             |              |          |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                               | CK ^         |          |       |  -0.035 |   -0.019 | 
     | instr_jal_reg                               | CK ^ -> Q v  | SDFF_X1  | 0.086 |   0.051 |    0.067 | 
     | FE_OCPC356_instr_jal                        | A v -> Z v   | BUF_X8   | 0.035 |   0.086 |    0.102 | 
     | g90403__226508                              | A1 v -> ZN v | AND2_X2  | 0.031 |   0.117 |    0.133 | 
     | add_1564_33_Y_add_1555_32_spec2_g1481       | A1 v -> ZN v | OR2_X1   | 0.052 |   0.169 |    0.185 | 
     | g214577                                     | A2 v -> ZN v | AND2_X2  | 0.034 |   0.203 |    0.219 | 
     | add_1564_33_Y_add_1555_32_spec2_g1314       | A2 v -> ZN v | AND2_X1  | 0.033 |   0.236 |    0.252 | 
     | FE_RC_363_0                                 | A3 v -> ZN ^ | NAND3_X2 | 0.019 |   0.256 |    0.271 | 
     | FE_RC_364_0                                 | A ^ -> ZN v  | INV_X2   | 0.011 |   0.267 |    0.283 | 
     | add_1564_33_Y_add_1555_32_spec2_g203585_dup | A2 v -> ZN v | OR2_X4   | 0.045 |   0.312 |    0.328 | 
     | add_1564_33_Y_add_1555_32_spec2_g1214       | B1 v -> ZN ^ | AOI21_X1 | 0.028 |   0.340 |    0.356 | 
     | add_1564_33_Y_add_1555_32_spec2_g1179       | A ^ -> ZN ^  | XNOR2_X1 | 0.046 |   0.386 |    0.402 | 
     | g199509                                     | B1 ^ -> ZN v | AOI21_X2 | 0.015 |   0.402 |    0.418 | 
     | g199211                                     | A1 v -> ZN ^ | NAND4_X1 | 0.016 |   0.418 |    0.434 | 
     | reg_next_pc_reg[19]                         | D ^          | DFF_X1   | 0.000 |   0.418 |    0.434 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 71: MET Setup Check with Pin alu_out_q_reg[26]/CK 
Endpoint:   alu_out_q_reg[26]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.463
- Arrival Time                  0.445
= Slack Time                    0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |          |       |  -0.034 |   -0.017 | 
     | instr_sub_reg               | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.076 |    0.093 | 
     | FE_OCPC148_instr_sub        | A ^ -> ZN v  | INV_X1   | 0.017 |   0.093 |    0.110 | 
     | FE_OCPC163_instr_sub        | A v -> Z v   | BUF_X8   | 0.029 |   0.122 |    0.139 | 
     | g85075__226126              | B v -> Z v   | MUX2_X1  | 0.064 |   0.186 |    0.203 | 
     | addinc_ADD_UNS_OP_2_g2214   | A1 v -> ZN ^ | NOR2_X1  | 0.042 |   0.228 |    0.245 | 
     | addinc_ADD_UNS_OP_2_g214231 | A1 ^ -> ZN v | NOR2_X2  | 0.014 |   0.242 |    0.259 | 
     | FE_RC_222_0                 | A1 v -> ZN ^ | NAND2_X1 | 0.020 |   0.261 |    0.279 | 
     | FE_RC_220_0                 | A2 ^ -> ZN v | NOR2_X2  | 0.011 |   0.272 |    0.289 | 
     | addinc_ADD_UNS_OP_2_g216636 | A3 v -> ZN ^ | NAND3_X2 | 0.023 |   0.295 |    0.312 | 
     | FE_RC_1792_0                | A2 ^ -> ZN v | NAND4_X2 | 0.035 |   0.330 |    0.347 | 
     | FE_RC_1793_0                | A v -> ZN ^  | INV_X4   | 0.030 |   0.360 |    0.377 | 
     | addinc_ADD_UNS_OP_2_g216647 | B1 ^ -> ZN v | OAI21_X2 | 0.015 |   0.375 |    0.392 | 
     | addinc_ADD_UNS_OP_2_g1925   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.412 |    0.429 | 
     | g210536                     | B1 v -> ZN ^ | AOI21_X1 | 0.026 |   0.438 |    0.455 | 
     | g210535                     | A ^ -> ZN v  | INV_X1   | 0.008 |   0.445 |    0.463 | 
     | alu_out_q_reg[26]           | D v          | DFF_X1   | 0.000 |   0.445 |    0.463 | 
     +------------------------------------------------------------------------------------+ 
Path 72: MET Setup Check with Pin reg_next_pc_reg[18]/CK 
Endpoint:   reg_next_pc_reg[18]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.416
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                             |              |          |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                               | CK ^         |          |       |  -0.035 |   -0.017 | 
     | instr_jal_reg                               | CK ^ -> Q v  | SDFF_X1  | 0.086 |   0.051 |    0.069 | 
     | FE_OCPC356_instr_jal                        | A v -> Z v   | BUF_X8   | 0.035 |   0.086 |    0.104 | 
     | g90403__226508                              | A1 v -> ZN v | AND2_X2  | 0.031 |   0.117 |    0.135 | 
     | add_1564_33_Y_add_1555_32_spec2_g1481       | A1 v -> ZN v | OR2_X1   | 0.052 |   0.169 |    0.187 | 
     | g214577                                     | A2 v -> ZN v | AND2_X2  | 0.034 |   0.203 |    0.221 | 
     | add_1564_33_Y_add_1555_32_spec2_g1314       | A2 v -> ZN v | AND2_X1  | 0.033 |   0.236 |    0.254 | 
     | FE_RC_363_0                                 | A3 v -> ZN ^ | NAND3_X2 | 0.019 |   0.256 |    0.273 | 
     | FE_RC_364_0                                 | A ^ -> ZN v  | INV_X2   | 0.011 |   0.267 |    0.285 | 
     | add_1564_33_Y_add_1555_32_spec2_g203585_dup | A2 v -> ZN v | OR2_X4   | 0.045 |   0.312 |    0.330 | 
     | add_1564_33_Y_add_1555_32_spec2_g205488     | B1 v -> ZN ^ | AOI21_X1 | 0.028 |   0.340 |    0.358 | 
     | add_1564_33_Y_add_1555_32_spec2_g1190       | A ^ -> ZN ^  | XNOR2_X1 | 0.042 |   0.383 |    0.401 | 
     | g199508                                     | B1 ^ -> ZN v | AOI21_X1 | 0.016 |   0.399 |    0.417 | 
     | FE_RC_376_0                                 | A1 v -> ZN ^ | NAND4_X1 | 0.017 |   0.416 |    0.434 | 
     | reg_next_pc_reg[18]                         | D ^          | DFF_X1   | 0.000 |   0.416 |    0.434 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 73: MET Setup Check with Pin alu_out_q_reg[31]/CK 
Endpoint:   alu_out_q_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[21]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.461
- Arrival Time                  0.443
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     | reg_op2_reg[21]             | CK ^         |           |       |  -0.006 |    0.012 | 
     | reg_op2_reg[21]             | CK ^ -> Q ^  | DFF_X2    | 0.144 |   0.137 |    0.155 | 
     | FE_RC_1987_0                | A1 ^ -> ZN v | NAND2_X2  | 0.016 |   0.153 |    0.171 | 
     | FE_RC_1986_0                | A v -> ZN ^  | OAI21_X2  | 0.019 |   0.172 |    0.190 | 
     | addinc_ADD_UNS_OP_2_g2256   | A1 ^ -> ZN ^ | OR2_X1    | 0.035 |   0.207 |    0.225 | 
     | addinc_ADD_UNS_OP_2_g2230   | A ^ -> ZN v  | INV_X1    | 0.017 |   0.224 |    0.242 | 
     | addinc_ADD_UNS_OP_2_g224837 | A2 v -> ZN ^ | NOR2_X4   | 0.034 |   0.258 |    0.276 | 
     | g224840                     | A2 ^ -> ZN ^ | AND2_X2   | 0.034 |   0.292 |    0.310 | 
     | addinc_ADD_UNS_OP_2_g224839 | A2 ^ -> ZN v | NAND2_X2  | 0.018 |   0.310 |    0.328 | 
     | FE_DBTC5_n_31112            | A v -> ZN ^  | INV_X4    | 0.018 |   0.327 |    0.345 | 
     | addinc_ADD_UNS_OP_2_g2027   | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.345 |    0.363 | 
     | addinc_ADD_UNS_OP_2_g1959   | C2 v -> ZN ^ | OAI211_X2 | 0.035 |   0.379 |    0.397 | 
     | FE_RC_44_0                  | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.395 |    0.412 | 
     | FE_RC_43_0                  | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.414 |    0.432 | 
     | g200980                     | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.429 |    0.447 | 
     | g199748                     | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.443 |    0.461 | 
     | alu_out_q_reg[31]           | D ^          | DFF_X1    | 0.000 |   0.443 |    0.461 | 
     +-------------------------------------------------------------------------------------+ 
Path 74: MET Setup Check with Pin alu_out_q_reg[23]/CK 
Endpoint:   alu_out_q_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.460
- Arrival Time                  0.441
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |          |       |  -0.034 |   -0.016 | 
     | instr_sub_reg               | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.076 |    0.095 | 
     | FE_OCPC148_instr_sub        | A ^ -> ZN v  | INV_X1   | 0.017 |   0.093 |    0.112 | 
     | FE_OCPC163_instr_sub        | A v -> Z v   | BUF_X8   | 0.029 |   0.122 |    0.141 | 
     | g85075__226126              | B v -> Z v   | MUX2_X1  | 0.064 |   0.186 |    0.205 | 
     | addinc_ADD_UNS_OP_2_g2214   | A1 v -> ZN ^ | NOR2_X1  | 0.042 |   0.228 |    0.246 | 
     | addinc_ADD_UNS_OP_2_g214231 | A1 ^ -> ZN v | NOR2_X2  | 0.014 |   0.242 |    0.261 | 
     | FE_RC_222_0                 | A1 v -> ZN ^ | NAND2_X1 | 0.020 |   0.261 |    0.280 | 
     | FE_RC_220_0                 | A2 ^ -> ZN v | NOR2_X2  | 0.011 |   0.272 |    0.291 | 
     | addinc_ADD_UNS_OP_2_g216636 | A3 v -> ZN ^ | NAND3_X2 | 0.023 |   0.295 |    0.314 | 
     | FE_RC_1792_0                | A2 ^ -> ZN v | NAND4_X2 | 0.035 |   0.330 |    0.349 | 
     | FE_RC_1793_0                | A v -> ZN ^  | INV_X4   | 0.030 |   0.360 |    0.379 | 
     | FE_OCPC371_n_22463          | A ^ -> ZN v  | INV_X4   | 0.011 |   0.371 |    0.390 | 
     | addinc_ADD_UNS_OP_2_g1952   | B1 v -> ZN ^ | AOI21_X1 | 0.025 |   0.396 |    0.414 | 
     | addinc_ADD_UNS_OP_2_g1928   | B1 ^ -> ZN v | OAI21_X1 | 0.017 |   0.413 |    0.431 | 
     | g202413                     | A v -> ZN ^  | INV_X1   | 0.017 |   0.430 |    0.449 | 
     | g199745                     | B1 ^ -> ZN v | OAI21_X2 | 0.011 |   0.441 |    0.460 | 
     | alu_out_q_reg[23]           | D v          | DFF_X1   | 0.000 |   0.441 |    0.460 | 
     +------------------------------------------------------------------------------------+ 
Path 75: MET Setup Check with Pin decoder_trigger_reg/CK 
Endpoint:   decoder_trigger_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.029
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.436
- Arrival Time                  0.418
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | reg_op2_reg[2]           | CK ^         |           |       |  -0.032 |   -0.013 | 
     | reg_op2_reg[2]           | CK ^ -> Q ^  | DFF_X2    | 0.139 |   0.107 |    0.125 | 
     | FE_DBTC41_mem_la_wdata_2 | A ^ -> ZN v  | INV_X2    | 0.014 |   0.121 |    0.139 | 
     | g90407__5703             | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.137 |    0.156 | 
     | g200633                  | A1 ^ -> ZN ^ | AND2_X1   | 0.031 |   0.168 |    0.187 | 
     | FE_RC_13_0               | A1 ^ -> ZN ^ | AND2_X2   | 0.029 |   0.198 |    0.216 | 
     | FE_RC_12_0               | A2 ^ -> ZN v | NOR2_X2   | 0.009 |   0.207 |    0.226 | 
     | FE_RC_1521_0             | C2 v -> ZN ^ | OAI211_X2 | 0.050 |   0.257 |    0.276 | 
     | FE_RC_2017_0             | B2 ^ -> ZN v | AOI21_X4  | 0.019 |   0.276 |    0.295 | 
     | FE_RC_1569_0             | A1 v -> ZN ^ | NOR3_X2   | 0.046 |   0.322 |    0.341 | 
     | FE_RC_1850_0             | B1 ^ -> ZN v | AOI21_X4  | 0.019 |   0.341 |    0.360 | 
     | FE_RC_1809_0             | A1 v -> ZN ^ | AOI22_X4  | 0.032 |   0.373 |    0.392 | 
     | g209458                  | A2 ^ -> ZN v | NAND2_X4  | 0.018 |   0.391 |    0.409 | 
     | FE_RC_2185_0             | C1 v -> ZN ^ | OAI211_X1 | 0.027 |   0.418 |    0.436 | 
     | decoder_trigger_reg      | D ^          | DFF_X1    | 0.000 |   0.418 |    0.436 | 
     +----------------------------------------------------------------------------------+ 
Path 76: MET Setup Check with Pin reg_next_pc_reg[17]/CK 
Endpoint:   reg_next_pc_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/QN      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.435
- Arrival Time                  0.416
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                         | CK ^         |          |       |  -0.035 |   -0.015 | 
     | instr_jal_reg                         | CK ^ -> QN ^ | SDFF_X1  | 0.109 |   0.074 |    0.094 | 
     | FE_OCPC189_n_70                       | A ^ -> ZN v  | INV_X1   | 0.018 |   0.092 |    0.112 | 
     | g90406__227551                        | A1 v -> ZN v | AND2_X2  | 0.035 |   0.127 |    0.147 | 
     | add_1564_33_Y_add_1555_32_spec0_g1417 | A1 v -> ZN v | OR2_X4   | 0.040 |   0.167 |    0.187 | 
     | add_1564_33_Y_add_1555_32_spec0_g1394 | A v -> ZN ^  | INV_X1   | 0.012 |   0.179 |    0.199 | 
     | add_1564_33_Y_add_1555_32_spec0_g1321 | B2 ^ -> ZN v | OAI21_X1 | 0.014 |   0.193 |    0.213 | 
     | add_1564_33_Y_add_1555_32_spec0_g1278 | A v -> ZN ^  | AOI21_X1 | 0.047 |   0.240 |    0.260 | 
     | add_1564_33_Y_add_1555_32_spec0_g1254 | A ^ -> ZN v  | OAI21_X2 | 0.023 |   0.263 |    0.282 | 
     | FE_RC_2128_0                          | A v -> ZN ^  | INV_X2   | 0.018 |   0.281 |    0.301 | 
     | FE_RC_2126_0                          | A2 ^ -> ZN v | NAND2_X4 | 0.024 |   0.305 |    0.324 | 
     | add_1564_33_Y_add_1555_32_spec0_g1194 | B1 v -> ZN ^ | AOI21_X1 | 0.028 |   0.333 |    0.353 | 
     | add_1564_33_Y_add_1555_32_spec0_g1185 | B1 ^ -> ZN v | OAI22_X1 | 0.022 |   0.355 |    0.375 | 
     | g199963                               | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.370 |    0.390 | 
     | FE_RC_2048_0                          | A ^ -> ZN v  | INV_X1   | 0.007 |   0.378 |    0.397 | 
     | FE_RC_2047_0                          | A1 v -> ZN ^ | NOR2_X1  | 0.021 |   0.398 |    0.418 | 
     | FE_RC_2046_0                          | A1 ^ -> ZN v | NAND3_X1 | 0.017 |   0.416 |    0.435 | 
     | reg_next_pc_reg[17]                   | D v          | DFF_X1   | 0.000 |   0.416 |    0.435 | 
     +----------------------------------------------------------------------------------------------+ 
Path 77: MET Setup Check with Pin alu_out_q_reg[24]/CK 
Endpoint:   alu_out_q_reg[24]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.462
- Arrival Time                  0.442
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |           |       |  -0.034 |   -0.015 | 
     | instr_sub_reg               | CK ^ -> Q ^  | DFF_X1    | 0.110 |   0.076 |    0.096 | 
     | FE_OCPC148_instr_sub        | A ^ -> ZN v  | INV_X1    | 0.017 |   0.093 |    0.113 | 
     | FE_OCPC163_instr_sub        | A v -> Z v   | BUF_X8    | 0.029 |   0.122 |    0.142 | 
     | g85075__226126              | B v -> Z v   | MUX2_X1   | 0.064 |   0.186 |    0.206 | 
     | addinc_ADD_UNS_OP_2_g2214   | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.228 |    0.248 | 
     | addinc_ADD_UNS_OP_2_g214231 | A1 ^ -> ZN v | NOR2_X2   | 0.014 |   0.242 |    0.262 | 
     | FE_RC_222_0                 | A1 v -> ZN ^ | NAND2_X1  | 0.020 |   0.261 |    0.281 | 
     | FE_RC_220_0                 | A2 ^ -> ZN v | NOR2_X2   | 0.011 |   0.272 |    0.292 | 
     | addinc_ADD_UNS_OP_2_g216636 | A3 v -> ZN ^ | NAND3_X2  | 0.023 |   0.295 |    0.315 | 
     | FE_RC_1792_0                | A2 ^ -> ZN v | NAND4_X2  | 0.035 |   0.330 |    0.350 | 
     | FE_RC_1793_0                | A v -> ZN ^  | INV_X4    | 0.030 |   0.360 |    0.380 | 
     | FE_OCPC371_n_22463          | A ^ -> ZN v  | INV_X4    | 0.011 |   0.371 |    0.391 | 
     | g87                         | B1 v -> ZN ^ | AOI21_X2  | 0.025 |   0.396 |    0.416 | 
     | g210031                     | A ^ -> ZN v  | INV_X1    | 0.009 |   0.405 |    0.425 | 
     | FE_RC_187_0                 | C1 v -> ZN ^ | OAI221_X1 | 0.029 |   0.434 |    0.454 | 
     | g199712                     | A ^ -> ZN v  | INV_X1    | 0.008 |   0.442 |    0.462 | 
     | alu_out_q_reg[24]           | D v          | DFF_X1    | 0.000 |   0.442 |    0.462 | 
     +-------------------------------------------------------------------------------------+ 
Path 78: MET Setup Check with Pin reg_next_pc_reg[28]/CK 
Endpoint:   reg_next_pc_reg[28]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.459
- Arrival Time                  0.440
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                         |              |           |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-----------+-------+---------+----------| 
     | instr_jal_reg                           | CK ^         |           |       |  -0.035 |   -0.015 | 
     | instr_jal_reg                           | CK ^ -> Q v  | SDFF_X1   | 0.086 |   0.051 |    0.071 | 
     | FE_OCPC356_instr_jal                    | A v -> Z v   | BUF_X8    | 0.035 |   0.086 |    0.106 | 
     | g90403__226508                          | A1 v -> ZN v | AND2_X2   | 0.031 |   0.117 |    0.137 | 
     | add_1564_33_Y_add_1555_32_spec2_g1481   | A1 v -> ZN v | OR2_X1    | 0.052 |   0.169 |    0.189 | 
     | g214577                                 | A2 v -> ZN v | AND2_X2   | 0.034 |   0.203 |    0.223 | 
     | add_1564_33_Y_add_1555_32_spec2_g1314   | A2 v -> ZN v | AND2_X1   | 0.033 |   0.236 |    0.256 | 
     | FE_RC_363_0                             | A3 v -> ZN ^ | NAND3_X2  | 0.019 |   0.256 |    0.275 | 
     | FE_RC_364_0                             | A ^ -> ZN v  | INV_X2    | 0.011 |   0.267 |    0.287 | 
     | add_1564_33_Y_add_1555_32_spec2_g203585 | A2 v -> ZN v | OR2_X4    | 0.051 |   0.318 |    0.338 | 
     | FE_RC_1164_0                            | C1 v -> ZN ^ | AOI221_X2 | 0.046 |   0.364 |    0.384 | 
     | FE_RC_274_0                             | A1 ^ -> ZN v | NAND2_X1  | 0.018 |   0.382 |    0.402 | 
     | FE_RC_273_0                             | A v -> ZN ^  | OAI21_X1  | 0.022 |   0.404 |    0.424 | 
     | FE_RC_2083_0                            | B1 ^ -> ZN v | AOI21_X1  | 0.016 |   0.420 |    0.440 | 
     | FE_RC_132_0                             | A2 v -> ZN ^ | NAND4_X1  | 0.019 |   0.440 |    0.459 | 
     | reg_next_pc_reg[28]                     | D ^          | DFF_X1    | 0.000 |   0.440 |    0.459 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 79: MET Setup Check with Pin alu_out_q_reg[12]/CK 
Endpoint:   alu_out_q_reg[12]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.420
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |          |       |  -0.034 |   -0.014 | 
     | instr_sub_reg               | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.076 |    0.096 | 
     | FE_OCPC148_instr_sub        | A ^ -> ZN v  | INV_X1   | 0.017 |   0.093 |    0.113 | 
     | FE_OCPC163_instr_sub        | A v -> Z v   | BUF_X8   | 0.029 |   0.122 |    0.142 | 
     | g85075__226126              | B v -> Z v   | MUX2_X1  | 0.064 |   0.186 |    0.206 | 
     | addinc_ADD_UNS_OP_2_g2214   | A1 v -> ZN ^ | NOR2_X1  | 0.042 |   0.228 |    0.248 | 
     | addinc_ADD_UNS_OP_2_g214231 | A1 ^ -> ZN v | NOR2_X2  | 0.014 |   0.242 |    0.262 | 
     | g214234                     | A1 v -> ZN v | AND2_X1  | 0.029 |   0.271 |    0.291 | 
     | g214233                     | A2 v -> ZN ^ | NAND2_X1 | 0.025 |   0.296 |    0.316 | 
     | g214232                     | A1 ^ -> ZN v | NAND2_X4 | 0.022 |   0.319 |    0.339 | 
     | addinc_ADD_UNS_OP_2_g1971   | B1 v -> ZN ^ | AOI21_X1 | 0.035 |   0.354 |    0.374 | 
     | FE_RC_775_0                 | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.371 |    0.391 | 
     | FE_RC_774_0                 | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.391 |    0.411 | 
     | g199732                     | B1 ^ -> ZN v | AOI21_X1 | 0.016 |   0.408 |    0.428 | 
     | g199710                     | A v -> ZN ^  | INV_X1   | 0.012 |   0.420 |    0.440 | 
     | alu_out_q_reg[12]           | D ^          | DFF_X1   | 0.000 |   0.420 |    0.440 | 
     +------------------------------------------------------------------------------------+ 
Path 80: MET Setup Check with Pin alu_out_q_reg[25]/CK 
Endpoint:   alu_out_q_reg[25]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[21]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.460
- Arrival Time                  0.440
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     | reg_op2_reg[21]             | CK ^         |           |       |  -0.006 |    0.014 | 
     | reg_op2_reg[21]             | CK ^ -> Q ^  | DFF_X2    | 0.144 |   0.137 |    0.157 | 
     | FE_RC_1987_0                | A1 ^ -> ZN v | NAND2_X2  | 0.016 |   0.153 |    0.173 | 
     | FE_RC_1986_0                | A v -> ZN ^  | OAI21_X2  | 0.019 |   0.172 |    0.192 | 
     | addinc_ADD_UNS_OP_2_g2256   | A1 ^ -> ZN ^ | OR2_X1    | 0.035 |   0.207 |    0.227 | 
     | addinc_ADD_UNS_OP_2_g2230   | A ^ -> ZN v  | INV_X1    | 0.017 |   0.224 |    0.244 | 
     | addinc_ADD_UNS_OP_2_g224837 | A2 v -> ZN ^ | NOR2_X4   | 0.034 |   0.258 |    0.278 | 
     | g224840                     | A2 ^ -> ZN ^ | AND2_X2   | 0.034 |   0.292 |    0.312 | 
     | addinc_ADD_UNS_OP_2_g224839 | A2 ^ -> ZN v | NAND2_X2  | 0.018 |   0.310 |    0.330 | 
     | addinc_ADD_UNS_OP_2_g2029   | A1 v -> ZN v | OR2_X2    | 0.042 |   0.352 |    0.372 | 
     | addinc_ADD_UNS_OP_2_g1965   | C2 v -> ZN ^ | OAI211_X2 | 0.034 |   0.387 |    0.407 | 
     | FE_RC_182_0                 | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.402 |    0.422 | 
     | FE_RC_181_0                 | A v -> ZN ^  | OAI21_X1  | 0.023 |   0.425 |    0.445 | 
     | g199742                     | B1 ^ -> ZN v | OAI21_X2  | 0.014 |   0.440 |    0.460 | 
     | alu_out_q_reg[25]           | D v          | DFF_X1    | 0.000 |   0.440 |    0.460 | 
     +-------------------------------------------------------------------------------------+ 
Path 81: MET Setup Check with Pin reg_op2_reg[21]/CK 
Endpoint:   reg_op2_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.029
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.445
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.015 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.082 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.112 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.143 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.164 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.184 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.209 | 
     | FE_OCPC302_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.221 |    0.242 | 
     | g50                | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.237 |    0.257 | 
     | g198835_dup        | A1 v -> ZN v | AND2_X4  | 0.029 |   0.266 |    0.287 | 
     | g216631            | A1 v -> ZN v | AND2_X4  | 0.029 |   0.296 |    0.316 | 
     | FE_OCPC124_n_22446 | A v -> Z v   | BUF_X16  | 0.030 |   0.326 |    0.346 | 
     | FE_OCPC314_n_22446 | A v -> Z v   | BUF_X2   | 0.025 |   0.350 |    0.371 | 
     | g196356            | A1 v -> ZN ^ | AOI22_X2 | 0.025 |   0.375 |    0.396 | 
     | FE_RC_80_0         | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.394 |    0.414 | 
     | FE_RC_79_0         | A1 v -> ZN ^ | NOR2_X2  | 0.024 |   0.418 |    0.438 | 
     | FE_RC_2074_0       | A3 ^ -> ZN v | NAND4_X2 | 0.027 |   0.445 |    0.465 | 
     | reg_op2_reg[21]    | D v          | DFF_X2   | 0.000 |   0.445 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 82: MET Setup Check with Pin alu_out_q_reg[10]/CK 
Endpoint:   alu_out_q_reg[10]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.435
- Arrival Time                  0.414
= Slack Time                    0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |          |       |  -0.034 |   -0.013 | 
     | instr_sub_reg               | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.076 |    0.097 | 
     | FE_OCPC148_instr_sub        | A ^ -> ZN v  | INV_X1   | 0.017 |   0.093 |    0.114 | 
     | FE_OCPC163_instr_sub        | A v -> Z v   | BUF_X8   | 0.029 |   0.122 |    0.143 | 
     | g85075__226126              | B v -> Z v   | MUX2_X1  | 0.064 |   0.186 |    0.207 | 
     | addinc_ADD_UNS_OP_2_g2214   | A1 v -> ZN ^ | NOR2_X1  | 0.042 |   0.228 |    0.249 | 
     | addinc_ADD_UNS_OP_2_g214231 | A1 ^ -> ZN v | NOR2_X2  | 0.014 |   0.242 |    0.263 | 
     | g214234                     | A1 v -> ZN v | AND2_X1  | 0.029 |   0.271 |    0.292 | 
     | g214233                     | A2 v -> ZN ^ | NAND2_X1 | 0.025 |   0.296 |    0.317 | 
     | g214232                     | A1 ^ -> ZN v | NAND2_X4 | 0.022 |   0.319 |    0.340 | 
     | addinc_ADD_UNS_OP_2_g1968   | B1 v -> ZN ^ | AOI21_X2 | 0.024 |   0.343 |    0.364 | 
     | addinc_ADD_UNS_OP_2_g1945   | A ^ -> ZN ^  | XNOR2_X1 | 0.044 |   0.387 |    0.408 | 
     | FE_RC_523_0                 | B1 ^ -> ZN v | AOI21_X2 | 0.015 |   0.402 |    0.424 | 
     | g199709                     | A v -> ZN ^  | INV_X1   | 0.012 |   0.414 |    0.435 | 
     | alu_out_q_reg[10]           | D ^          | DFF_X1   | 0.000 |   0.414 |    0.435 | 
     +------------------------------------------------------------------------------------+ 
Path 83: MET Setup Check with Pin latched_branch_reg/CK 
Endpoint:   latched_branch_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.416
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | reg_op2_reg[2]           | CK ^         |           |       |  -0.032 |   -0.010 | 
     | reg_op2_reg[2]           | CK ^ -> Q ^  | DFF_X2    | 0.139 |   0.107 |    0.129 | 
     | FE_DBTC41_mem_la_wdata_2 | A ^ -> ZN v  | INV_X2    | 0.014 |   0.121 |    0.143 | 
     | g90407__5703             | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.137 |    0.159 | 
     | g200633                  | A1 ^ -> ZN ^ | AND2_X1   | 0.031 |   0.168 |    0.191 | 
     | FE_RC_13_0               | A1 ^ -> ZN ^ | AND2_X2   | 0.029 |   0.198 |    0.220 | 
     | FE_RC_12_0               | A2 ^ -> ZN v | NOR2_X2   | 0.009 |   0.207 |    0.229 | 
     | FE_RC_1521_0             | C2 v -> ZN ^ | OAI211_X2 | 0.050 |   0.257 |    0.279 | 
     | FE_RC_2017_0             | B2 ^ -> ZN v | AOI21_X4  | 0.019 |   0.276 |    0.298 | 
     | FE_RC_1569_0             | A1 v -> ZN ^ | NOR3_X2   | 0.046 |   0.322 |    0.345 | 
     | FE_RC_1850_0             | B1 ^ -> ZN v | AOI21_X4  | 0.019 |   0.341 |    0.363 | 
     | FE_RC_1809_0             | A1 v -> ZN ^ | AOI22_X4  | 0.032 |   0.373 |    0.395 | 
     | g209458                  | A2 ^ -> ZN v | NAND2_X4  | 0.018 |   0.391 |    0.413 | 
     | FE_OCPC338_n_15060       | A v -> ZN ^  | INV_X2    | 0.014 |   0.404 |    0.427 | 
     | g193947__2391            | B1 ^ -> ZN v | OAI21_X1  | 0.012 |   0.416 |    0.438 | 
     | latched_branch_reg       | D v          | DFF_X1    | 0.000 |   0.416 |    0.438 | 
     +----------------------------------------------------------------------------------+ 
Path 84: MET Setup Check with Pin reg_op2_reg[27]/CK 
Endpoint:   reg_op2_reg[27]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.445
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_slti_reg     | CK ^         |          |       |  -0.035 |   -0.012 | 
     | instr_slti_reg     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.061 |    0.084 | 
     | g123               | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.091 |    0.114 | 
     | FE_RC_864_0        | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.123 |    0.145 | 
     | FE_RC_865_0        | A v -> ZN ^  | INV_X2   | 0.021 |   0.144 |    0.166 | 
     | FE_RC_858_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.164 |    0.186 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.189 |    0.211 | 
     | FE_OCPC302_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.221 |    0.244 | 
     | FE_OCPC312_n_11142 | A ^ -> ZN v  | INV_X2   | 0.013 |   0.234 |    0.257 | 
     | FE_RC_1745_0       | A1 v -> ZN ^ | NAND2_X2 | 0.017 |   0.251 |    0.274 | 
     | FE_RC_1746_0       | A ^ -> ZN v  | INV_X4   | 0.014 |   0.266 |    0.288 | 
     | g198807            | A1 v -> ZN v | AND2_X4  | 0.028 |   0.294 |    0.317 | 
     | FE_OCPC287_n_3675  | A v -> Z v   | BUF_X16  | 0.028 |   0.322 |    0.345 | 
     | g196452            | B1 v -> ZN ^ | AOI22_X1 | 0.039 |   0.362 |    0.384 | 
     | g194384__2900      | A2 ^ -> ZN ^ | AND4_X2  | 0.056 |   0.418 |    0.441 | 
     | FE_RC_996_0        | A3 ^ -> ZN v | NAND4_X2 | 0.026 |   0.445 |    0.467 | 
     | reg_op2_reg[27]    | D v          | DFF_X1   | 0.000 |   0.445 |    0.467 | 
     +---------------------------------------------------------------------------+ 
Path 85: MET Setup Check with Pin alu_out_q_reg[13]/CK 
Endpoint:   alu_out_q_reg[13]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.435
- Arrival Time                  0.412
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |          |       |  -0.034 |   -0.011 | 
     | instr_sub_reg               | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.076 |    0.099 | 
     | FE_OCPC148_instr_sub        | A ^ -> ZN v  | INV_X1   | 0.017 |   0.093 |    0.116 | 
     | FE_OCPC163_instr_sub        | A v -> Z v   | BUF_X8   | 0.029 |   0.122 |    0.145 | 
     | g85075__226126              | B v -> Z v   | MUX2_X1  | 0.064 |   0.186 |    0.209 | 
     | addinc_ADD_UNS_OP_2_g2214   | A1 v -> ZN ^ | NOR2_X1  | 0.042 |   0.228 |    0.251 | 
     | addinc_ADD_UNS_OP_2_g214231 | A1 ^ -> ZN v | NOR2_X2  | 0.014 |   0.242 |    0.265 | 
     | g214234                     | A1 v -> ZN v | AND2_X1  | 0.029 |   0.271 |    0.294 | 
     | g214233                     | A2 v -> ZN ^ | NAND2_X1 | 0.025 |   0.296 |    0.319 | 
     | g214232                     | A1 ^ -> ZN v | NAND2_X4 | 0.022 |   0.319 |    0.342 | 
     | addinc_ADD_UNS_OP_2_g1969   | B1 v -> ZN ^ | AOI21_X2 | 0.024 |   0.343 |    0.366 | 
     | addinc_ADD_UNS_OP_2_g1942   | A ^ -> ZN ^  | XNOR2_X1 | 0.040 |   0.383 |    0.406 | 
     | g200961                     | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.398 |    0.421 | 
     | g199744                     | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.412 |    0.435 | 
     | alu_out_q_reg[13]           | D ^          | DFF_X1   | 0.000 |   0.412 |    0.435 | 
     +------------------------------------------------------------------------------------+ 
Path 86: MET Setup Check with Pin alu_out_q_reg[0]/CK 
Endpoint:   alu_out_q_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[2]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.416
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | reg_op2_reg[2]           | CK ^         |           |       |  -0.032 |   -0.009 | 
     | reg_op2_reg[2]           | CK ^ -> Q ^  | DFF_X2    | 0.139 |   0.107 |    0.130 | 
     | FE_DBTC41_mem_la_wdata_2 | A ^ -> ZN v  | INV_X2    | 0.014 |   0.121 |    0.144 | 
     | g90407__5703             | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.137 |    0.160 | 
     | g200633                  | A1 ^ -> ZN ^ | AND2_X1   | 0.031 |   0.168 |    0.192 | 
     | FE_RC_13_0               | A1 ^ -> ZN ^ | AND2_X2   | 0.029 |   0.198 |    0.221 | 
     | FE_RC_12_0               | A2 ^ -> ZN v | NOR2_X2   | 0.009 |   0.207 |    0.230 | 
     | FE_RC_1521_0             | C2 v -> ZN ^ | OAI211_X2 | 0.050 |   0.257 |    0.280 | 
     | FE_RC_2017_0             | B2 ^ -> ZN v | AOI21_X4  | 0.019 |   0.276 |    0.299 | 
     | FE_RC_1569_0             | A1 v -> ZN ^ | NOR3_X2   | 0.046 |   0.322 |    0.345 | 
     | FE_RC_1850_0             | B1 ^ -> ZN v | AOI21_X4  | 0.019 |   0.341 |    0.364 | 
     | FE_RC_1809_0             | A1 v -> ZN ^ | AOI22_X4  | 0.032 |   0.373 |    0.396 | 
     | g209458                  | A2 ^ -> ZN v | NAND2_X4  | 0.018 |   0.391 |    0.414 | 
     | FE_OCPC338_n_15060       | A v -> ZN ^  | INV_X2    | 0.014 |   0.404 |    0.427 | 
     | g193938__4296            | B1 ^ -> ZN v | OAI21_X1  | 0.012 |   0.416 |    0.439 | 
     | alu_out_q_reg[0]         | D v          | DFF_X1    | 0.000 |   0.416 |    0.439 | 
     +----------------------------------------------------------------------------------+ 
Path 87: MET Setup Check with Pin alu_out_q_reg[27]/CK 
Endpoint:   alu_out_q_reg[27]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.459
- Arrival Time                  0.435
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |          |       |  -0.034 |   -0.011 | 
     | instr_sub_reg               | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.076 |    0.099 | 
     | FE_OCPC148_instr_sub        | A ^ -> ZN v  | INV_X1   | 0.017 |   0.093 |    0.116 | 
     | FE_OCPC163_instr_sub        | A v -> Z v   | BUF_X8   | 0.029 |   0.122 |    0.145 | 
     | g85075__226126              | B v -> Z v   | MUX2_X1  | 0.064 |   0.186 |    0.209 | 
     | addinc_ADD_UNS_OP_2_g2214   | A1 v -> ZN ^ | NOR2_X1  | 0.042 |   0.228 |    0.251 | 
     | addinc_ADD_UNS_OP_2_g214231 | A1 ^ -> ZN v | NOR2_X2  | 0.014 |   0.242 |    0.265 | 
     | FE_RC_222_0                 | A1 v -> ZN ^ | NAND2_X1 | 0.020 |   0.261 |    0.285 | 
     | FE_RC_220_0                 | A2 ^ -> ZN v | NOR2_X2  | 0.011 |   0.272 |    0.295 | 
     | addinc_ADD_UNS_OP_2_g216636 | A3 v -> ZN ^ | NAND3_X2 | 0.023 |   0.295 |    0.318 | 
     | FE_RC_1792_0                | A2 ^ -> ZN v | NAND4_X2 | 0.035 |   0.330 |    0.353 | 
     | FE_RC_1793_0                | A v -> ZN ^  | INV_X4   | 0.030 |   0.360 |    0.383 | 
     | FE_RC_366_0                 | B1 ^ -> ZN v | OAI21_X2 | 0.015 |   0.375 |    0.398 | 
     | g222409                     | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.412 |    0.435 | 
     | g199741                     | B1 v -> ZN ^ | OAI21_X1 | 0.024 |   0.435 |    0.459 | 
     | alu_out_q_reg[27]           | D ^          | DFF_X1   | 0.000 |   0.435 |    0.459 | 
     +------------------------------------------------------------------------------------+ 
Path 88: MET Setup Check with Pin alu_out_q_reg[15]/CK 
Endpoint:   alu_out_q_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.437
- Arrival Time                  0.412
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |           |       |  -0.034 |   -0.010 | 
     | instr_sub_reg               | CK ^ -> Q ^  | DFF_X1    | 0.110 |   0.076 |    0.100 | 
     | FE_OCPC148_instr_sub        | A ^ -> ZN v  | INV_X1    | 0.017 |   0.093 |    0.117 | 
     | FE_OCPC163_instr_sub        | A v -> Z v   | BUF_X8    | 0.029 |   0.122 |    0.146 | 
     | g227439                     | A v -> Z v   | MUX2_X1   | 0.057 |   0.179 |    0.203 | 
     | g3                          | A v -> ZN ^  | INV_X1    | 0.022 |   0.201 |    0.225 | 
     | g203594                     | B1 ^ -> ZN v | AOI21_X2  | 0.016 |   0.217 |    0.241 | 
     | g210532                     | A v -> ZN ^  | INV_X2    | 0.014 |   0.231 |    0.255 | 
     | addinc_ADD_UNS_OP_2_g209359 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.254 |    0.278 | 
     | addinc_ADD_UNS_OP_2_g214230 | A1 v -> ZN ^ | NAND3_X2  | 0.023 |   0.277 |    0.301 | 
     | g214233                     | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.300 |    0.325 | 
     | g214232                     | A1 v -> ZN ^ | NAND2_X4  | 0.025 |   0.325 |    0.350 | 
     | FE_DBTC27_n_19995           | A ^ -> ZN v  | INV_X2    | 0.010 |   0.336 |    0.360 | 
     | addinc_ADD_UNS_OP_2_g1948   | C1 v -> ZN ^ | OAI211_X1 | 0.028 |   0.364 |    0.388 | 
     | addinc_ADD_UNS_OP_2_g1940   | A ^ -> ZN v  | OAI21_X1  | 0.021 |   0.385 |    0.409 | 
     | g200949                     | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.401 |    0.425 | 
     | g199735                     | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.412 |    0.437 | 
     | alu_out_q_reg[15]           | D v          | DFF_X1    | 0.000 |   0.412 |    0.437 | 
     +-------------------------------------------------------------------------------------+ 
Path 89: MET Setup Check with Pin alu_out_q_reg[11]/CK 
Endpoint:   alu_out_q_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.437
- Arrival Time                  0.412
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |           |       |  -0.034 |   -0.009 | 
     | instr_sub_reg               | CK ^ -> Q ^  | DFF_X1    | 0.110 |   0.076 |    0.101 | 
     | FE_OCPC148_instr_sub        | A ^ -> ZN v  | INV_X1    | 0.017 |   0.093 |    0.118 | 
     | FE_OCPC163_instr_sub        | A v -> Z v   | BUF_X8    | 0.029 |   0.122 |    0.147 | 
     | g227439                     | A v -> Z v   | MUX2_X1   | 0.057 |   0.179 |    0.204 | 
     | g3                          | A v -> ZN ^  | INV_X1    | 0.022 |   0.201 |    0.226 | 
     | g203594                     | B1 ^ -> ZN v | AOI21_X2  | 0.016 |   0.217 |    0.242 | 
     | g210532                     | A v -> ZN ^  | INV_X2    | 0.014 |   0.231 |    0.256 | 
     | addinc_ADD_UNS_OP_2_g209359 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.254 |    0.279 | 
     | addinc_ADD_UNS_OP_2_g214230 | A1 v -> ZN ^ | NAND3_X2  | 0.023 |   0.277 |    0.302 | 
     | g214233                     | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.300 |    0.325 | 
     | g214232                     | A1 v -> ZN ^ | NAND2_X4  | 0.025 |   0.325 |    0.350 | 
     | FE_DBTC27_n_19995           | A ^ -> ZN v  | INV_X2    | 0.010 |   0.336 |    0.361 | 
     | addinc_ADD_UNS_OP_2_g1956   | C1 v -> ZN ^ | OAI211_X1 | 0.028 |   0.364 |    0.389 | 
     | addinc_ADD_UNS_OP_2_g1944   | A ^ -> ZN v  | OAI21_X1  | 0.021 |   0.385 |    0.410 | 
     | g200993                     | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.400 |    0.425 | 
     | g199730                     | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.412 |    0.437 | 
     | alu_out_q_reg[11]           | D v          | DFF_X1    | 0.000 |   0.412 |    0.437 | 
     +-------------------------------------------------------------------------------------+ 
Path 90: MET Setup Check with Pin reg_next_pc_reg[29]/CK 
Endpoint:   reg_next_pc_reg[29]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.459
- Arrival Time                  0.434
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                         | CK ^         |          |       |  -0.035 |   -0.009 | 
     | instr_jal_reg                         | CK ^ -> Q v  | SDFF_X1  | 0.086 |   0.051 |    0.077 | 
     | FE_OCPC356_instr_jal                  | A v -> Z v   | BUF_X8   | 0.035 |   0.086 |    0.111 | 
     | g226507                               | A1 v -> ZN v | AND2_X2  | 0.035 |   0.121 |    0.147 | 
     | add_1564_33_Y_add_1555_32_spec3_g1480 | A1 v -> ZN v | OR2_X2   | 0.047 |   0.168 |    0.194 | 
     | FE_RC_2406_0                          | A1 v -> ZN ^ | NAND2_X4 | 0.012 |   0.180 |    0.206 | 
     | FE_RC_2407_0                          | A ^ -> ZN v  | INV_X1   | 0.010 |   0.190 |    0.216 | 
     | add_1564_33_Y_add_1555_32_spec3_g1281 | B1 v -> ZN ^ | AOI21_X2 | 0.025 |   0.215 |    0.241 | 
     | add_1564_33_Y_add_1555_32_spec3_g1248 | A2 ^ -> ZN v | NAND2_X2 | 0.018 |   0.233 |    0.259 | 
     | FE_RC_87_0                            | A1 v -> ZN ^ | NAND3_X2 | 0.016 |   0.249 |    0.275 | 
     | FE_RC_88_0                            | A ^ -> ZN v  | INV_X2   | 0.012 |   0.261 |    0.287 | 
     | FE_OCPC522_n_15616                    | A v -> Z v   | BUF_X1   | 0.028 |   0.288 |    0.314 | 
     | g37_0                                 | A1 v -> ZN v | OR2_X4   | 0.041 |   0.330 |    0.355 | 
     | add_1564_33_Y_add_1555_32_spec3_g1196 | B1 v -> ZN ^ | AOI21_X1 | 0.029 |   0.358 |    0.384 | 
     | add_1564_33_Y_add_1555_32_spec3_g1188 | A ^ -> ZN ^  | XNOR2_X1 | 0.042 |   0.400 |    0.426 | 
     | g199984                               | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.415 |    0.441 | 
     | g199208                               | A2 v -> ZN ^ | NAND4_X1 | 0.018 |   0.434 |    0.459 | 
     | reg_next_pc_reg[29]                   | D ^          | DFF_X1   | 0.000 |   0.434 |    0.459 | 
     +----------------------------------------------------------------------------------------------+ 
Path 91: MET Setup Check with Pin reg_next_pc_reg[27]/CK 
Endpoint:   reg_next_pc_reg[27]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.459
- Arrival Time                  0.434
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                         | CK ^         |          |       |  -0.035 |   -0.009 | 
     | instr_jal_reg                         | CK ^ -> Q v  | SDFF_X1  | 0.086 |   0.051 |    0.077 | 
     | FE_OCPC356_instr_jal                  | A v -> Z v   | BUF_X8   | 0.035 |   0.086 |    0.111 | 
     | g226507                               | A1 v -> ZN v | AND2_X2  | 0.035 |   0.121 |    0.147 | 
     | add_1564_33_Y_add_1555_32_spec3_g1480 | A1 v -> ZN v | OR2_X2   | 0.047 |   0.168 |    0.194 | 
     | FE_RC_2406_0                          | A1 v -> ZN ^ | NAND2_X4 | 0.012 |   0.180 |    0.206 | 
     | FE_RC_2407_0                          | A ^ -> ZN v  | INV_X1   | 0.010 |   0.190 |    0.216 | 
     | add_1564_33_Y_add_1555_32_spec3_g1281 | B1 v -> ZN ^ | AOI21_X2 | 0.025 |   0.215 |    0.241 | 
     | add_1564_33_Y_add_1555_32_spec3_g1248 | A2 ^ -> ZN v | NAND2_X2 | 0.018 |   0.233 |    0.259 | 
     | FE_RC_87_0                            | A1 v -> ZN ^ | NAND3_X2 | 0.016 |   0.249 |    0.275 | 
     | FE_RC_88_0                            | A ^ -> ZN v  | INV_X2   | 0.012 |   0.261 |    0.287 | 
     | FE_OCPC522_n_15616                    | A v -> Z v   | BUF_X1   | 0.028 |   0.288 |    0.314 | 
     | g37_0                                 | A1 v -> ZN v | OR2_X4   | 0.041 |   0.330 |    0.355 | 
     | add_1564_33_Y_add_1555_32_spec3_g1197 | B1 v -> ZN ^ | AOI21_X1 | 0.029 |   0.358 |    0.384 | 
     | add_1564_33_Y_add_1555_32_spec3_g1186 | A ^ -> ZN ^  | XNOR2_X1 | 0.042 |   0.400 |    0.426 | 
     | g199988                               | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.415 |    0.441 | 
     | g199206                               | A2 v -> ZN ^ | NAND4_X1 | 0.018 |   0.434 |    0.459 | 
     | reg_next_pc_reg[27]                   | D ^          | DFF_X1   | 0.000 |   0.434 |    0.459 | 
     +----------------------------------------------------------------------------------------------+ 
Path 92: MET Setup Check with Pin reg_next_pc_reg[30]/CK 
Endpoint:   reg_next_pc_reg[30]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.459
- Arrival Time                  0.433
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                  |              |          |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                                    | CK ^         |          |       |  -0.035 |   -0.009 | 
     | instr_jal_reg                                    | CK ^ -> Q ^  | SDFF_X1  | 0.087 |   0.052 |    0.079 | 
     | FE_OCPC356_instr_jal                             | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.086 |    0.112 | 
     | g90391__226536                                   | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.126 |    0.153 | 
     | FE_OCPC341_n_32863                               | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.158 |    0.184 | 
     | add_1564_33_Y_add_1555_32_spec2_g226537          | A1 ^ -> ZN v | NOR2_X1  | 0.015 |   0.173 |    0.199 | 
     | add_1564_33_Y_add_1555_32_spec2_g1388            | A2 v -> ZN ^ | NOR2_X2  | 0.035 |   0.207 |    0.234 | 
     | add_1564_33_Y_add_1555_32_spec2_g1325            | A1 ^ -> ZN ^ | AND3_X2  | 0.053 |   0.260 |    0.287 | 
     | add_1564_33_Y_add_1555_32_spec2_g1291            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.296 |    0.322 | 
     | FE_DBTC32_add_1564_33_Y_add_1555_32_spec2_n_1022 | A ^ -> ZN v  | INV_X2   | 0.011 |   0.307 |    0.333 | 
     | add_1564_33_Y_add_1555_32_spec2_g1266            | A1 v -> ZN ^ | NOR2_X2  | 0.017 |   0.324 |    0.350 | 
     | add_1564_33_Y_add_1555_32_spec2_g1202            | B2 ^ -> ZN v | AOI21_X1 | 0.016 |   0.340 |    0.367 | 
     | add_1564_33_Y_add_1555_32_spec2_g1184            | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.377 |    0.404 | 
     | g199520                                          | B1 v -> ZN ^ | AOI21_X1 | 0.026 |   0.403 |    0.430 | 
     | FE_RC_136_0                                      | A3 ^ -> ZN v | NAND4_X1 | 0.030 |   0.433 |    0.459 | 
     | reg_next_pc_reg[30]                              | D v          | DFF_X1   | 0.000 |   0.433 |    0.459 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 93: MET Setup Check with Pin reg_next_pc_reg[16]/CK 
Endpoint:   reg_next_pc_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.433
- Arrival Time                  0.406
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                             |              |          |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                               | CK ^         |          |       |  -0.035 |   -0.008 | 
     | instr_jal_reg                               | CK ^ -> Q v  | SDFF_X1  | 0.086 |   0.051 |    0.078 | 
     | FE_OCPC356_instr_jal                        | A v -> Z v   | BUF_X8   | 0.035 |   0.086 |    0.113 | 
     | g90403__226508                              | A1 v -> ZN v | AND2_X2  | 0.031 |   0.117 |    0.144 | 
     | add_1564_33_Y_add_1555_32_spec2_g1481       | A1 v -> ZN v | OR2_X1   | 0.052 |   0.169 |    0.196 | 
     | g214577                                     | A2 v -> ZN v | AND2_X2  | 0.034 |   0.203 |    0.230 | 
     | add_1564_33_Y_add_1555_32_spec2_g1314       | A2 v -> ZN v | AND2_X1  | 0.033 |   0.236 |    0.263 | 
     | FE_RC_363_0                                 | A3 v -> ZN ^ | NAND3_X2 | 0.019 |   0.256 |    0.283 | 
     | FE_RC_364_0                                 | A ^ -> ZN v  | INV_X2   | 0.011 |   0.267 |    0.294 | 
     | add_1564_33_Y_add_1555_32_spec2_g203585_dup | A2 v -> ZN v | OR2_X4   | 0.045 |   0.312 |    0.339 | 
     | FE_DBTC12_n_10543                           | A v -> ZN ^  | INV_X2   | 0.021 |   0.333 |    0.360 | 
     | add_1564_33_Y_add_1555_32_spec2_g1209       | B1 ^ -> ZN v | OAI22_X1 | 0.020 |   0.352 |    0.379 | 
     | g199506                                     | B1 v -> ZN ^ | AOI21_X1 | 0.025 |   0.378 |    0.405 | 
     | g199213                                     | A2 ^ -> ZN v | NAND4_X1 | 0.028 |   0.406 |    0.433 | 
     | reg_next_pc_reg[16]                         | D v          | DFF_X1   | 0.000 |   0.406 |    0.433 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 94: MET Setup Check with Pin alu_out_q_reg[14]/CK 
Endpoint:   alu_out_q_reg[14]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.435
- Arrival Time                  0.407
= Slack Time                    0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |          |       |  -0.034 |   -0.007 | 
     | instr_sub_reg               | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.076 |    0.104 | 
     | FE_OCPC148_instr_sub        | A ^ -> ZN v  | INV_X1   | 0.017 |   0.093 |    0.121 | 
     | FE_OCPC163_instr_sub        | A v -> Z v   | BUF_X8   | 0.029 |   0.122 |    0.150 | 
     | g227439                     | A v -> Z v   | MUX2_X1  | 0.057 |   0.179 |    0.207 | 
     | g3                          | A v -> ZN ^  | INV_X1   | 0.022 |   0.201 |    0.229 | 
     | g203594                     | B1 ^ -> ZN v | AOI21_X2 | 0.016 |   0.217 |    0.245 | 
     | g210532                     | A v -> ZN ^  | INV_X2   | 0.014 |   0.231 |    0.259 | 
     | addinc_ADD_UNS_OP_2_g209359 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.254 |    0.282 | 
     | addinc_ADD_UNS_OP_2_g214230 | A1 v -> ZN ^ | NAND3_X2 | 0.023 |   0.277 |    0.305 | 
     | g214233                     | A1 ^ -> ZN v | NAND2_X1 | 0.023 |   0.300 |    0.328 | 
     | g214232                     | A1 v -> ZN ^ | NAND2_X4 | 0.025 |   0.325 |    0.353 | 
     | FE_RC_2162_0                | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.340 |    0.368 | 
     | FE_RC_2161_0                | A2 v -> ZN ^ | NAND2_X1 | 0.015 |   0.356 |    0.384 | 
     | FE_RC_2160_0                | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.368 |    0.396 | 
     | FE_RC_2159_0                | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.381 |    0.409 | 
     | g200957                     | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.393 |    0.421 | 
     | g199733                     | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.407 |    0.435 | 
     | alu_out_q_reg[14]           | D ^          | DFF_X1   | 0.000 |   0.407 |    0.435 | 
     +------------------------------------------------------------------------------------+ 
Path 95: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.459
- Arrival Time                  0.429
= Slack Time                    0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                         |              |          |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                           | CK ^         |          |       |  -0.035 |   -0.005 | 
     | instr_jal_reg                           | CK ^ -> Q v  | SDFF_X1  | 0.086 |   0.051 |    0.081 | 
     | FE_OCPC356_instr_jal                    | A v -> Z v   | BUF_X8   | 0.035 |   0.086 |    0.116 | 
     | g90391__226536                          | A1 v -> ZN v | AND2_X4  | 0.032 |   0.118 |    0.148 | 
     | FE_OCPC243_n_32863                      | A v -> Z v   | BUF_X4   | 0.028 |   0.145 |    0.175 | 
     | add_1564_33_Y_add_1555_32_spec2_g226544 | A1 v -> ZN ^ | NOR2_X1  | 0.039 |   0.184 |    0.214 | 
     | FE_DBTC31_n_32872                       | A ^ -> ZN v  | INV_X2   | 0.012 |   0.196 |    0.226 | 
     | add_1564_33_Y_add_1555_32_spec2_g222214 | A1 v -> ZN v | AND2_X2  | 0.030 |   0.226 |    0.256 | 
     | add_1564_33_Y_add_1555_32_spec2_g222218 | A1 v -> ZN v | AND3_X2  | 0.033 |   0.259 |    0.289 | 
     | add_1564_33_Y_add_1555_32_spec2_g1297   | A1 v -> ZN v | AND3_X1  | 0.033 |   0.293 |    0.323 | 
     | add_1564_33_Y_add_1555_32_spec2_g1230   | B2 v -> ZN ^ | AOI21_X1 | 0.038 |   0.330 |    0.360 | 
     | FE_RC_129_0                             | A ^ -> ZN v  | OAI21_X2 | 0.023 |   0.353 |    0.383 | 
     | FE_RC_1149_0                            | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.368 |    0.398 | 
     | FE_RC_1148_0                            | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.386 |    0.416 | 
     | g176                                    | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.402 |    0.432 | 
     | FE_RC_1059_0                            | A3 ^ -> ZN v | NAND4_X1 | 0.027 |   0.429 |    0.459 | 
     | reg_next_pc_reg[31]                     | D v          | DFF_X1   | 0.000 |   0.429 |    0.459 | 
     +------------------------------------------------------------------------------------------------+ 
Path 96: MET Setup Check with Pin reg_next_pc_reg[25]/CK 
Endpoint:   reg_next_pc_reg[25]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.459
- Arrival Time                  0.428
= Slack Time                    0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                             |              |          |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                               | CK ^         |          |       |  -0.035 |   -0.004 | 
     | instr_jal_reg                               | CK ^ -> Q v  | SDFF_X1  | 0.086 |   0.051 |    0.082 | 
     | FE_OCPC356_instr_jal                        | A v -> Z v   | BUF_X8   | 0.035 |   0.086 |    0.117 | 
     | g90403__226508                              | A1 v -> ZN v | AND2_X2  | 0.031 |   0.117 |    0.148 | 
     | add_1564_33_Y_add_1555_32_spec2_g1481       | A1 v -> ZN v | OR2_X1   | 0.052 |   0.169 |    0.200 | 
     | g214577                                     | A2 v -> ZN v | AND2_X2  | 0.034 |   0.203 |    0.234 | 
     | add_1564_33_Y_add_1555_32_spec2_g1314       | A2 v -> ZN v | AND2_X1  | 0.033 |   0.236 |    0.267 | 
     | FE_RC_363_0                                 | A3 v -> ZN ^ | NAND3_X2 | 0.019 |   0.256 |    0.287 | 
     | FE_RC_364_0                                 | A ^ -> ZN v  | INV_X2   | 0.011 |   0.267 |    0.298 | 
     | add_1564_33_Y_add_1555_32_spec2_g203585_dup | A2 v -> ZN v | OR2_X4   | 0.045 |   0.312 |    0.343 | 
     | FE_DBTC12_n_10543                           | A v -> ZN ^  | INV_X2   | 0.021 |   0.333 |    0.364 | 
     | add_1564_33_Y_add_1555_32_spec2_g1199       | B2 ^ -> ZN v | OAI21_X2 | 0.016 |   0.349 |    0.380 | 
     | add_1564_33_Y_add_1555_32_spec2_g1192       | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.386 |    0.417 | 
     | g111                                        | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.401 |    0.432 | 
     | FE_RC_1106_0                                | A3 ^ -> ZN v | NAND4_X1 | 0.027 |   0.428 |    0.459 | 
     | reg_next_pc_reg[25]                         | D v          | DFF_X1   | 0.000 |   0.428 |    0.459 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 97: MET Setup Check with Pin reg_next_pc_reg[24]/CK 
Endpoint:   reg_next_pc_reg[24]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.459
- Arrival Time                  0.428
= Slack Time                    0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                         |              |          |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                           | CK ^         |          |       |  -0.035 |   -0.004 | 
     | instr_jal_reg                           | CK ^ -> Q v  | SDFF_X1  | 0.086 |   0.051 |    0.083 | 
     | FE_OCPC356_instr_jal                    | A v -> Z v   | BUF_X8   | 0.035 |   0.086 |    0.117 | 
     | g90403__226508                          | A1 v -> ZN v | AND2_X2  | 0.031 |   0.117 |    0.148 | 
     | add_1564_33_Y_add_1555_32_spec2_g1481   | A1 v -> ZN v | OR2_X1   | 0.052 |   0.169 |    0.200 | 
     | g214577                                 | A2 v -> ZN v | AND2_X2  | 0.034 |   0.203 |    0.234 | 
     | add_1564_33_Y_add_1555_32_spec2_g1314   | A2 v -> ZN v | AND2_X1  | 0.033 |   0.236 |    0.267 | 
     | FE_RC_363_0                             | A3 v -> ZN ^ | NAND3_X2 | 0.019 |   0.256 |    0.287 | 
     | FE_RC_364_0                             | A ^ -> ZN v  | INV_X2   | 0.011 |   0.267 |    0.298 | 
     | add_1564_33_Y_add_1555_32_spec2_g203585 | A2 v -> ZN v | OR2_X4   | 0.051 |   0.318 |    0.349 | 
     | add_1564_33_Y_add_1555_32_spec2_g205494 | B2 v -> ZN ^ | AOI21_X1 | 0.035 |   0.353 |    0.384 | 
     | add_1564_33_Y_add_1555_32_spec2_g1193   | A ^ -> ZN ^  | XNOR2_X1 | 0.042 |   0.395 |    0.426 | 
     | g199514                                 | B1 ^ -> ZN v | AOI21_X1 | 0.016 |   0.411 |    0.443 | 
     | FE_RC_370_0                             | A1 v -> ZN ^ | NAND4_X1 | 0.017 |   0.428 |    0.459 | 
     | reg_next_pc_reg[24]                     | D ^          | DFF_X1   | 0.000 |   0.428 |    0.459 | 
     +------------------------------------------------------------------------------------------------+ 
Path 98: MET Setup Check with Pin reg_next_pc_reg[22]/CK 
Endpoint:   reg_next_pc_reg[22]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.459
- Arrival Time                  0.427
= Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                             |              |          |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                               | CK ^         |          |       |  -0.035 |   -0.003 | 
     | instr_jal_reg                               | CK ^ -> Q v  | SDFF_X1  | 0.086 |   0.051 |    0.084 | 
     | FE_OCPC356_instr_jal                        | A v -> Z v   | BUF_X8   | 0.035 |   0.086 |    0.118 | 
     | g90403__226508                              | A1 v -> ZN v | AND2_X2  | 0.031 |   0.117 |    0.149 | 
     | add_1564_33_Y_add_1555_32_spec2_g1481       | A1 v -> ZN v | OR2_X1   | 0.052 |   0.169 |    0.202 | 
     | g214577                                     | A2 v -> ZN v | AND2_X2  | 0.034 |   0.203 |    0.236 | 
     | add_1564_33_Y_add_1555_32_spec2_g1314       | A2 v -> ZN v | AND2_X1  | 0.033 |   0.236 |    0.269 | 
     | FE_RC_363_0                                 | A3 v -> ZN ^ | NAND3_X2 | 0.019 |   0.256 |    0.288 | 
     | FE_RC_364_0                                 | A ^ -> ZN v  | INV_X2   | 0.011 |   0.267 |    0.299 | 
     | add_1564_33_Y_add_1555_32_spec2_g203585_dup | A2 v -> ZN v | OR2_X4   | 0.045 |   0.312 |    0.344 | 
     | FE_RC_2190_0                                | A2 v -> ZN ^ | NAND2_X1 | 0.020 |   0.332 |    0.364 | 
     | FE_RC_2189_0                                | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.348 |    0.381 | 
     | FE_RC_2195_0                                | A v -> ZN ^  | INV_X2   | 0.013 |   0.361 |    0.394 | 
     | FE_RC_2188_0                                | B1 ^ -> ZN v | OAI22_X2 | 0.016 |   0.377 |    0.410 | 
     | g199512                                     | B1 v -> ZN ^ | AOI21_X1 | 0.025 |   0.402 |    0.434 | 
     | g199201                                     | A1 ^ -> ZN v | NAND4_X1 | 0.025 |   0.427 |    0.459 | 
     | reg_next_pc_reg[22]                         | D v          | DFF_X1   | 0.000 |   0.427 |    0.459 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 99: MET Setup Check with Pin reg_next_pc_reg[23]/CK 
Endpoint:   reg_next_pc_reg[23]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.460
- Arrival Time                  0.428
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                         |              |          |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                           | CK ^         |          |       |  -0.035 |   -0.002 | 
     | instr_jal_reg                           | CK ^ -> Q v  | SDFF_X1  | 0.086 |   0.051 |    0.084 | 
     | FE_OCPC356_instr_jal                    | A v -> Z v   | BUF_X8   | 0.035 |   0.086 |    0.118 | 
     | g90403__226508                          | A1 v -> ZN v | AND2_X2  | 0.031 |   0.117 |    0.149 | 
     | add_1564_33_Y_add_1555_32_spec2_g1481   | A1 v -> ZN v | OR2_X1   | 0.052 |   0.169 |    0.202 | 
     | g214577                                 | A2 v -> ZN v | AND2_X2  | 0.034 |   0.203 |    0.236 | 
     | add_1564_33_Y_add_1555_32_spec2_g1314   | A2 v -> ZN v | AND2_X1  | 0.033 |   0.236 |    0.269 | 
     | FE_RC_363_0                             | A3 v -> ZN ^ | NAND3_X2 | 0.019 |   0.256 |    0.288 | 
     | FE_RC_364_0                             | A ^ -> ZN v  | INV_X2   | 0.011 |   0.267 |    0.299 | 
     | add_1564_33_Y_add_1555_32_spec2_g203585 | A2 v -> ZN v | OR2_X4   | 0.051 |   0.318 |    0.351 | 
     | add_1564_33_Y_add_1555_32_spec2_g205351 | B1 v -> ZN ^ | AOI21_X1 | 0.030 |   0.348 |    0.380 | 
     | add_1564_33_Y_add_1555_32_spec2_g1182   | A ^ -> ZN ^  | XNOR2_X1 | 0.046 |   0.394 |    0.427 | 
     | g199513                                 | B1 ^ -> ZN v | AOI21_X2 | 0.015 |   0.409 |    0.442 | 
     | FE_RC_89_0                              | A3 v -> ZN ^ | NAND3_X1 | 0.019 |   0.428 |    0.460 | 
     | reg_next_pc_reg[23]                     | D ^          | DFF_X1   | 0.000 |   0.428 |    0.460 | 
     +------------------------------------------------------------------------------------------------+ 
Path 100: MET Setup Check with Pin reg_next_pc_reg[20]/CK 
Endpoint:   reg_next_pc_reg[20]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.459
- Arrival Time                  0.425
= Slack Time                    0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                         |              |          |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                           | CK ^         |          |       |  -0.035 |   -0.001 | 
     | instr_jal_reg                           | CK ^ -> Q v  | SDFF_X1  | 0.086 |   0.051 |    0.085 | 
     | FE_OCPC356_instr_jal                    | A v -> Z v   | BUF_X8   | 0.035 |   0.086 |    0.120 | 
     | g90403__226508                          | A1 v -> ZN v | AND2_X2  | 0.031 |   0.117 |    0.151 | 
     | add_1564_33_Y_add_1555_32_spec2_g1481   | A1 v -> ZN v | OR2_X1   | 0.052 |   0.169 |    0.203 | 
     | g214577                                 | A2 v -> ZN v | AND2_X2  | 0.034 |   0.203 |    0.237 | 
     | add_1564_33_Y_add_1555_32_spec2_g1314   | A2 v -> ZN v | AND2_X1  | 0.033 |   0.236 |    0.270 | 
     | FE_RC_363_0                             | A3 v -> ZN ^ | NAND3_X2 | 0.019 |   0.256 |    0.290 | 
     | FE_RC_364_0                             | A ^ -> ZN v  | INV_X2   | 0.011 |   0.267 |    0.301 | 
     | add_1564_33_Y_add_1555_32_spec2_g203585 | A2 v -> ZN v | OR2_X4   | 0.051 |   0.318 |    0.352 | 
     | add_1564_33_Y_add_1555_32_spec2_g1215   | B1 v -> ZN ^ | AOI21_X1 | 0.035 |   0.353 |    0.387 | 
     | FE_RC_381_0                             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.370 |    0.404 | 
     | FE_RC_380_0                             | A v -> ZN ^  | OAI21_X1 | 0.024 |   0.394 |    0.428 | 
     | g199510                                 | B1 ^ -> ZN v | AOI21_X2 | 0.015 |   0.409 |    0.443 | 
     | g199199                                 | A1 v -> ZN ^ | NAND4_X1 | 0.016 |   0.425 |    0.459 | 
     | reg_next_pc_reg[20]                     | D ^          | DFF_X1   | 0.000 |   0.425 |    0.459 | 
     +------------------------------------------------------------------------------------------------+ 
Path 101: MET Setup Check with Pin reg_next_pc_reg[11]/CK 
Endpoint:   reg_next_pc_reg[11]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.435
- Arrival Time                  0.398
= Slack Time                    0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                         |              |           |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-----------+-------+---------+----------| 
     | instr_jal_reg                           | CK ^         |           |       |  -0.035 |    0.002 | 
     | instr_jal_reg                           | CK ^ -> Q v  | SDFF_X1   | 0.086 |   0.051 |    0.088 | 
     | FE_OCPC356_instr_jal                    | A v -> Z v   | BUF_X8    | 0.035 |   0.086 |    0.123 | 
     | g226507                                 | A1 v -> ZN v | AND2_X2   | 0.035 |   0.121 |    0.158 | 
     | add_1564_33_Y_add_1555_32_spec0_g209174 | A1 v -> ZN v | OR2_X2    | 0.049 |   0.170 |    0.206 | 
     | add_1564_33_Y_add_1555_32_spec0_g1345   | A2 v -> ZN v | AND2_X2   | 0.032 |   0.201 |    0.238 | 
     | add_1564_33_Y_add_1555_32_spec0_g1517   | B1 v -> ZN ^ | AOI21_X1  | 0.025 |   0.226 |    0.263 | 
     | add_1564_33_Y_add_1555_32_spec0_g209176 | A ^ -> ZN v  | OAI21_X1  | 0.025 |   0.251 |    0.288 | 
     | add_1564_33_Y_add_1555_32_spec0_g1237   | C1 v -> ZN ^ | AOI221_X1 | 0.052 |   0.302 |    0.339 | 
     | add_1564_33_Y_add_1555_32_spec0_g1208   | A ^ -> ZN ^  | XNOR2_X1  | 0.047 |   0.350 |    0.387 | 
     | g199982                                 | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.365 |    0.402 | 
     | FE_RC_580_0                             | A v -> ZN ^  | INV_X1    | 0.013 |   0.377 |    0.414 | 
     | FE_RC_579_0                             | A1 ^ -> ZN v | NOR2_X1   | 0.008 |   0.385 |    0.422 | 
     | FE_RC_578_0                             | A1 v -> ZN ^ | NAND3_X1  | 0.012 |   0.398 |    0.435 | 
     | reg_next_pc_reg[11]                     | D ^          | DFF_X1    | 0.000 |   0.398 |    0.435 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 102: MET Setup Check with Pin reg_next_pc_reg[15]/CK 
Endpoint:   reg_next_pc_reg[15]/D  (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.435
- Arrival Time                  0.397
= Slack Time                    0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                          |              |           |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_j_reg[1]                     | CK ^         |           |       |  -0.032 |    0.006 | 
     | decoded_imm_j_reg[1]                     | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.072 |    0.110 | 
     | FE_OCPC194_decoded_rs2_1                 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.097 |    0.135 | 
     | g90398__224290                           | A2 ^ -> ZN ^ | AND2_X4   | 0.029 |   0.126 |    0.164 | 
     | add_1564_33_Y_add_1555_32_spec0_g1478    | A1 ^ -> ZN ^ | AND2_X2   | 0.033 |   0.159 |    0.197 | 
     | FE_RC_367_0                              | A2 ^ -> ZN v | NAND3_X1  | 0.020 |   0.180 |    0.218 | 
     | FE_RC_368_0                              | A v -> ZN ^  | INV_X1    | 0.017 |   0.197 |    0.235 | 
     | add_1564_33_Y_add_1555_32_spec0_g1269    | A1 ^ -> ZN v | NOR2_X2   | 0.013 |   0.210 |    0.247 | 
     | add_1564_33_Y_add_1555_32_spec0_g209176  | B2 v -> ZN ^ | OAI21_X1  | 0.040 |   0.250 |    0.287 | 
     | add_1564_33_Y_add_1555_32_spec0_fopt1499 | A ^ -> ZN v  | INV_X1    | 0.016 |   0.266 |    0.303 | 
     | add_1564_33_Y_add_1555_32_spec0_g1223    | C1 v -> ZN ^ | OAI211_X1 | 0.032 |   0.298 |    0.336 | 
     | add_1564_33_Y_add_1555_32_spec0_g1210    | A ^ -> ZN ^  | XNOR2_X1  | 0.042 |   0.340 |    0.378 | 
     | g199961                                  | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.355 |    0.393 | 
     | FE_RC_583_0                              | A1 v -> ZN v | AND2_X2   | 0.025 |   0.380 |    0.418 | 
     | FE_RC_582_0                              | A3 v -> ZN ^ | NAND3_X1  | 0.016 |   0.397 |    0.435 | 
     | reg_next_pc_reg[15]                      | D ^          | DFF_X1    | 0.000 |   0.397 |    0.435 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 103: MET Setup Check with Pin alu_out_q_reg[21]/CK 
Endpoint:   alu_out_q_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.460
- Arrival Time                  0.420
= Slack Time                    0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |           |       |  -0.034 |    0.006 | 
     | instr_sub_reg               | CK ^ -> Q ^  | DFF_X1    | 0.110 |   0.076 |    0.116 | 
     | FE_OCPC148_instr_sub        | A ^ -> ZN v  | INV_X1    | 0.017 |   0.093 |    0.133 | 
     | FE_OCPC163_instr_sub        | A v -> Z v   | BUF_X8    | 0.029 |   0.122 |    0.162 | 
     | g85075__226126              | B v -> Z v   | MUX2_X1   | 0.064 |   0.186 |    0.226 | 
     | addinc_ADD_UNS_OP_2_g2214   | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.228 |    0.268 | 
     | addinc_ADD_UNS_OP_2_g214231 | A1 ^ -> ZN v | NOR2_X2   | 0.014 |   0.242 |    0.282 | 
     | FE_RC_222_0                 | A1 v -> ZN ^ | NAND2_X1  | 0.020 |   0.261 |    0.302 | 
     | FE_RC_220_0                 | A2 ^ -> ZN v | NOR2_X2   | 0.011 |   0.272 |    0.312 | 
     | addinc_ADD_UNS_OP_2_g216636 | A3 v -> ZN ^ | NAND3_X2  | 0.023 |   0.295 |    0.335 | 
     | addinc_ADD_UNS_OP_2_g203586 | A3 ^ -> ZN ^ | AND4_X4   | 0.062 |   0.358 |    0.398 | 
     | g222404                     | C1 ^ -> ZN v | OAI211_X2 | 0.021 |   0.379 |    0.419 | 
     | FE_RC_2181_0                | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.396 |    0.436 | 
     | FE_RC_2180_0                | A ^ -> ZN v  | OAI211_X1 | 0.024 |   0.420 |    0.460 | 
     | alu_out_q_reg[21]           | D v          | DFF_X1    | 0.000 |   0.420 |    0.460 | 
     +-------------------------------------------------------------------------------------+ 
Path 104: MET Setup Check with Pin reg_next_pc_reg[12]/CK 
Endpoint:   reg_next_pc_reg[12]/D  (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.391
= Slack Time                    0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                  |              |          |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_j_reg[1]                             | CK ^         |          |       |  -0.032 |    0.010 | 
     | decoded_imm_j_reg[1]                             | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.072 |    0.114 | 
     | FE_OCPC194_decoded_rs2_1                         | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.097 |    0.139 | 
     | g90398__224290                                   | A2 ^ -> ZN ^ | AND2_X4  | 0.029 |   0.126 |    0.168 | 
     | add_1564_33_Y_add_1555_32_spec0_g1478            | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.159 |    0.201 | 
     | FE_RC_367_0                                      | A2 ^ -> ZN v | NAND3_X1 | 0.020 |   0.180 |    0.222 | 
     | FE_RC_368_0                                      | A v -> ZN ^  | INV_X1   | 0.017 |   0.197 |    0.239 | 
     | add_1564_33_Y_add_1555_32_spec0_g1269            | A1 ^ -> ZN v | NOR2_X2  | 0.013 |   0.210 |    0.252 | 
     | add_1564_33_Y_add_1555_32_spec0_g209178          | A1 v -> ZN v | OR2_X1   | 0.042 |   0.252 |    0.294 | 
     | add_1564_33_Y_add_1555_32_spec0_g2               | A1 v -> ZN v | AND2_X1  | 0.031 |   0.282 |    0.324 | 
     | FE_DBTC33_add_1564_33_Y_add_1555_32_spec0_n_1397 | A v -> ZN ^  | INV_X2   | 0.017 |   0.299 |    0.341 | 
     | add_1564_33_Y_add_1555_32_spec0_g1226            | B1 ^ -> ZN v | AOI21_X1 | 0.015 |   0.314 |    0.357 | 
     | add_1564_33_Y_add_1555_32_spec0_g1213            | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.352 |    0.394 | 
     | g199979                                          | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.366 |    0.408 | 
     | FE_RC_665_0                                      | A2 ^ -> ZN v | NAND4_X1 | 0.025 |   0.391 |    0.434 | 
     | reg_next_pc_reg[12]                              | D v          | DFF_X1   | 0.000 |   0.391 |    0.434 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 105: MET Setup Check with Pin alu_out_q_reg[8]/CK 
Endpoint:   alu_out_q_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.396
= Slack Time                    0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |          |       |  -0.034 |    0.008 | 
     | instr_sub_reg               | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.076 |    0.119 | 
     | FE_OCPC148_instr_sub        | A ^ -> ZN v  | INV_X1   | 0.017 |   0.093 |    0.136 | 
     | FE_OCPC163_instr_sub        | A v -> Z v   | BUF_X8   | 0.029 |   0.122 |    0.165 | 
     | g227439                     | A v -> Z v   | MUX2_X1  | 0.057 |   0.179 |    0.222 | 
     | g3                          | A v -> ZN ^  | INV_X1   | 0.022 |   0.201 |    0.244 | 
     | g203594                     | B1 ^ -> ZN v | AOI21_X2 | 0.016 |   0.217 |    0.260 | 
     | g210532                     | A v -> ZN ^  | INV_X2   | 0.014 |   0.231 |    0.274 | 
     | addinc_ADD_UNS_OP_2_g209359 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.254 |    0.297 | 
     | addinc_ADD_UNS_OP_2_g214230 | A1 v -> ZN ^ | NAND3_X2 | 0.023 |   0.277 |    0.320 | 
     | g214233                     | A1 ^ -> ZN v | NAND2_X1 | 0.023 |   0.300 |    0.343 | 
     | g214232                     | A1 v -> ZN ^ | NAND2_X4 | 0.025 |   0.325 |    0.368 | 
     | g220017                     | A ^ -> Z ^   | XOR2_X1  | 0.056 |   0.381 |    0.424 | 
     | g199727                     | B1 ^ -> ZN v | OAI21_X2 | 0.015 |   0.396 |    0.439 | 
     | alu_out_q_reg[8]            | D v          | DFF_X1   | 0.000 |   0.396 |    0.439 | 
     +------------------------------------------------------------------------------------+ 
Path 106: MET Setup Check with Pin alu_out_q_reg[6]/CK 
Endpoint:   alu_out_q_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.398
= Slack Time                    0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |           |       |  -0.034 |    0.009 | 
     | instr_sub_reg               | CK ^ -> Q ^  | DFF_X1    | 0.110 |   0.076 |    0.119 | 
     | FE_OCPC148_instr_sub        | A ^ -> ZN v  | INV_X1    | 0.017 |   0.093 |    0.136 | 
     | FE_OCPC163_instr_sub        | A v -> Z v   | BUF_X8    | 0.029 |   0.122 |    0.165 | 
     | g227439                     | A v -> Z v   | MUX2_X1   | 0.057 |   0.179 |    0.222 | 
     | g3                          | A v -> ZN ^  | INV_X1    | 0.022 |   0.201 |    0.244 | 
     | g203594                     | B1 ^ -> ZN v | AOI21_X2  | 0.016 |   0.217 |    0.260 | 
     | g210532                     | A v -> ZN ^  | INV_X2    | 0.014 |   0.231 |    0.275 | 
     | addinc_ADD_UNS_OP_2_g209359 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.254 |    0.297 | 
     | addinc_ADD_UNS_OP_2_g214230 | A1 v -> ZN ^ | NAND3_X2  | 0.023 |   0.277 |    0.320 | 
     | FE_OCPC323_n_19990          | A ^ -> Z ^   | CLKBUF_X2 | 0.035 |   0.312 |    0.355 | 
     | addinc_ADD_UNS_OP_2_g209363 | B1 ^ -> ZN v | AOI21_X1  | 0.016 |   0.327 |    0.371 | 
     | addinc_ADD_UNS_OP_2_g1972   | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.364 |    0.408 | 
     | g199725                     | B1 v -> ZN ^ | AOI21_X1  | 0.026 |   0.390 |    0.434 | 
     | g199707                     | A ^ -> ZN v  | INV_X1    | 0.008 |   0.398 |    0.442 | 
     | alu_out_q_reg[6]            | D v          | DFF_X1    | 0.000 |   0.398 |    0.442 | 
     +-------------------------------------------------------------------------------------+ 
Path 107: MET Setup Check with Pin reg_next_pc_reg[21]/CK 
Endpoint:   reg_next_pc_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.459
- Arrival Time                  0.416
= Slack Time                    0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                         |              |          |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                           | CK ^         |          |       |  -0.035 |    0.009 | 
     | instr_jal_reg                           | CK ^ -> Q v  | SDFF_X1  | 0.086 |   0.051 |    0.095 | 
     | FE_OCPC356_instr_jal                    | A v -> Z v   | BUF_X8   | 0.035 |   0.086 |    0.129 | 
     | g90403__226508                          | A1 v -> ZN v | AND2_X2  | 0.031 |   0.117 |    0.160 | 
     | add_1564_33_Y_add_1555_32_spec2_g1481   | A1 v -> ZN v | OR2_X1   | 0.052 |   0.169 |    0.213 | 
     | g214577                                 | A2 v -> ZN v | AND2_X2  | 0.034 |   0.203 |    0.247 | 
     | add_1564_33_Y_add_1555_32_spec2_g1314   | A2 v -> ZN v | AND2_X1  | 0.033 |   0.236 |    0.280 | 
     | FE_RC_363_0                             | A3 v -> ZN ^ | NAND3_X2 | 0.019 |   0.256 |    0.299 | 
     | FE_RC_364_0                             | A ^ -> ZN v  | INV_X2   | 0.011 |   0.267 |    0.310 | 
     | add_1564_33_Y_add_1555_32_spec2_g203585 | A2 v -> ZN v | OR2_X4   | 0.051 |   0.318 |    0.362 | 
     | add_1564_33_Y_add_1555_32_spec2_g1211   | B1 v -> ZN ^ | AOI21_X1 | 0.027 |   0.345 |    0.388 | 
     | add_1564_33_Y_add_1555_32_spec2_g1180   | B1 ^ -> ZN v | OAI22_X1 | 0.025 |   0.370 |    0.413 | 
     | g199511                                 | B1 v -> ZN ^ | AOI21_X2 | 0.023 |   0.392 |    0.436 | 
     | g199200                                 | A1 ^ -> ZN v | NAND4_X1 | 0.024 |   0.416 |    0.459 | 
     | reg_next_pc_reg[21]                     | D v          | DFF_X1   | 0.000 |   0.416 |    0.459 | 
     +------------------------------------------------------------------------------------------------+ 
Path 108: MET Setup Check with Pin alu_out_q_reg[5]/CK 
Endpoint:   alu_out_q_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.398
= Slack Time                    0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |           |       |  -0.034 |    0.009 | 
     | instr_sub_reg               | CK ^ -> Q ^  | DFF_X1    | 0.110 |   0.076 |    0.120 | 
     | FE_OCPC148_instr_sub        | A ^ -> ZN v  | INV_X1    | 0.017 |   0.093 |    0.137 | 
     | FE_OCPC163_instr_sub        | A v -> Z v   | BUF_X8    | 0.029 |   0.122 |    0.166 | 
     | g227439                     | A v -> Z v   | MUX2_X1   | 0.057 |   0.179 |    0.222 | 
     | g3                          | A v -> ZN ^  | INV_X1    | 0.022 |   0.201 |    0.245 | 
     | g203594                     | B1 ^ -> ZN v | AOI21_X2  | 0.016 |   0.217 |    0.261 | 
     | g210532                     | A v -> ZN ^  | INV_X2    | 0.014 |   0.231 |    0.275 | 
     | addinc_ADD_UNS_OP_2_g209359 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.254 |    0.298 | 
     | addinc_ADD_UNS_OP_2_g214230 | A1 v -> ZN ^ | NAND3_X2  | 0.023 |   0.277 |    0.321 | 
     | FE_OCPC323_n_19990          | A ^ -> Z ^   | CLKBUF_X2 | 0.035 |   0.312 |    0.355 | 
     | addinc_ADD_UNS_OP_2_g209362 | B1 ^ -> ZN v | AOI21_X1  | 0.016 |   0.327 |    0.371 | 
     | addinc_ADD_UNS_OP_2_g1975   | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.364 |    0.408 | 
     | g199724                     | B1 v -> ZN ^ | AOI21_X1  | 0.026 |   0.390 |    0.434 | 
     | g199706                     | A ^ -> ZN v  | INV_X1    | 0.008 |   0.398 |    0.442 | 
     | alu_out_q_reg[5]            | D v          | DFF_X1    | 0.000 |   0.398 |    0.442 | 
     +-------------------------------------------------------------------------------------+ 
Path 109: MET Setup Check with Pin alu_out_q_reg[7]/CK 
Endpoint:   alu_out_q_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.395
= Slack Time                    0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |           |       |  -0.034 |    0.011 | 
     | instr_sub_reg               | CK ^ -> Q ^  | DFF_X1    | 0.110 |   0.076 |    0.121 | 
     | FE_OCPC148_instr_sub        | A ^ -> ZN v  | INV_X1    | 0.017 |   0.093 |    0.138 | 
     | FE_OCPC163_instr_sub        | A v -> Z v   | BUF_X8    | 0.029 |   0.122 |    0.167 | 
     | g227439                     | A v -> Z v   | MUX2_X1   | 0.057 |   0.179 |    0.224 | 
     | g3                          | A v -> ZN ^  | INV_X1    | 0.022 |   0.201 |    0.246 | 
     | g203594                     | B1 ^ -> ZN v | AOI21_X2  | 0.016 |   0.217 |    0.262 | 
     | g210532                     | A v -> ZN ^  | INV_X2    | 0.014 |   0.231 |    0.276 | 
     | addinc_ADD_UNS_OP_2_g209359 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.254 |    0.299 | 
     | addinc_ADD_UNS_OP_2_g214230 | A1 v -> ZN ^ | NAND3_X2  | 0.023 |   0.277 |    0.322 | 
     | FE_OCPC323_n_19990          | A ^ -> Z ^   | CLKBUF_X2 | 0.035 |   0.312 |    0.357 | 
     | addinc_ADD_UNS_OP_2_g209357 | A ^ -> ZN v  | INV_X1    | 0.010 |   0.322 |    0.367 | 
     | addinc_ADD_UNS_OP_2_g1988   | B1 v -> ZN ^ | OAI21_X2  | 0.025 |   0.346 |    0.392 | 
     | FE_RC_2205_0                | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.407 | 
     | FE_RC_2204_0                | A v -> ZN ^  | OAI211_X1 | 0.020 |   0.382 |    0.427 | 
     | g199734                     | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.395 |    0.441 | 
     | alu_out_q_reg[7]            | D v          | DFF_X1    | 0.000 |   0.395 |    0.441 | 
     +-------------------------------------------------------------------------------------+ 
Path 110: MET Setup Check with Pin reg_next_pc_reg[10]/CK 
Endpoint:   reg_next_pc_reg[10]/D  (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.433
- Arrival Time                  0.388
= Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                  |              |          |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_j_reg[1]                             | CK ^         |          |       |  -0.032 |    0.014 | 
     | decoded_imm_j_reg[1]                             | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.072 |    0.117 | 
     | FE_OCPC194_decoded_rs2_1                         | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.097 |    0.143 | 
     | g90398__224290                                   | A2 ^ -> ZN ^ | AND2_X4  | 0.029 |   0.126 |    0.172 | 
     | add_1564_33_Y_add_1555_32_spec0_g1478            | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.159 |    0.205 | 
     | FE_RC_367_0                                      | A2 ^ -> ZN v | NAND3_X1 | 0.020 |   0.180 |    0.225 | 
     | FE_RC_368_0                                      | A v -> ZN ^  | INV_X1   | 0.017 |   0.197 |    0.243 | 
     | add_1564_33_Y_add_1555_32_spec0_g1269            | A1 ^ -> ZN v | NOR2_X2  | 0.013 |   0.210 |    0.255 | 
     | add_1564_33_Y_add_1555_32_spec0_g209178          | A1 v -> ZN v | OR2_X1   | 0.042 |   0.252 |    0.297 | 
     | add_1564_33_Y_add_1555_32_spec0_g2               | A1 v -> ZN v | AND2_X1  | 0.031 |   0.282 |    0.328 | 
     | FE_DBTC33_add_1564_33_Y_add_1555_32_spec0_n_1397 | A v -> ZN ^  | INV_X2   | 0.017 |   0.299 |    0.345 | 
     | add_1564_33_Y_add_1555_32_spec0_g1227            | B1 ^ -> ZN v | AOI21_X1 | 0.015 |   0.314 |    0.360 | 
     | add_1564_33_Y_add_1555_32_spec0_g1207            | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.352 |    0.398 | 
     | g199958                                          | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.367 |    0.412 | 
     | g199192                                          | A1 ^ -> ZN v | NAND4_X1 | 0.021 |   0.388 |    0.433 | 
     | reg_next_pc_reg[10]                              | D v          | DFF_X1   | 0.000 |   0.388 |    0.433 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 111: MET Setup Check with Pin reg_next_pc_reg[9]/CK 
Endpoint:   reg_next_pc_reg[9]/D   (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.391
= Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                  |              |          |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_j_reg[1]                             | CK ^         |          |       |  -0.032 |    0.015 | 
     | decoded_imm_j_reg[1]                             | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.072 |    0.119 | 
     | FE_OCPC194_decoded_rs2_1                         | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.097 |    0.144 | 
     | g90398__224290                                   | A2 ^ -> ZN ^ | AND2_X4  | 0.029 |   0.126 |    0.173 | 
     | add_1564_33_Y_add_1555_32_spec0_g1478            | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.159 |    0.207 | 
     | FE_RC_367_0                                      | A2 ^ -> ZN v | NAND3_X1 | 0.020 |   0.180 |    0.227 | 
     | FE_RC_368_0                                      | A v -> ZN ^  | INV_X1   | 0.017 |   0.197 |    0.244 | 
     | add_1564_33_Y_add_1555_32_spec0_g1269            | A1 ^ -> ZN v | NOR2_X2  | 0.013 |   0.210 |    0.257 | 
     | add_1564_33_Y_add_1555_32_spec0_g209178          | A1 v -> ZN v | OR2_X1   | 0.042 |   0.252 |    0.299 | 
     | add_1564_33_Y_add_1555_32_spec0_g2               | A1 v -> ZN v | AND2_X1  | 0.031 |   0.282 |    0.329 | 
     | FE_DBTC33_add_1564_33_Y_add_1555_32_spec0_n_1397 | A v -> ZN ^  | INV_X2   | 0.017 |   0.299 |    0.346 | 
     | add_1564_33_Y_add_1555_32_spec0_g1222            | B1 ^ -> ZN v | AOI21_X1 | 0.015 |   0.314 |    0.362 | 
     | add_1564_33_Y_add_1555_32_spec0_g1206            | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.351 |    0.398 | 
     | g199980                                          | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.366 |    0.413 | 
     | g199191                                          | A2 ^ -> ZN v | NAND4_X1 | 0.025 |   0.391 |    0.438 | 
     | reg_next_pc_reg[9]                               | D v          | DFF_X1   | 0.000 |   0.391 |    0.438 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 112: MET Setup Check with Pin reg_next_pc_reg[13]/CK 
Endpoint:   reg_next_pc_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.433
- Arrival Time                  0.383
= Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                                  |              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+---------+----------| 
     | instr_jal_reg                                    | CK ^         |           |       |  -0.035 |    0.015 | 
     | instr_jal_reg                                    | CK ^ -> Q v  | SDFF_X1   | 0.086 |   0.051 |    0.101 | 
     | FE_OCPC356_instr_jal                             | A v -> Z v   | BUF_X8    | 0.035 |   0.086 |    0.136 | 
     | g226507                                          | A1 v -> ZN v | AND2_X2   | 0.035 |   0.121 |    0.171 | 
     | g8                                               | A1 v -> ZN v | OR2_X2    | 0.042 |   0.163 |    0.213 | 
     | add_1564_33_Y_add_1555_32_spec2_g1348            | A1 v -> ZN v | AND2_X2   | 0.031 |   0.194 |    0.244 | 
     | add_1564_33_Y_add_1555_32_spec2_g1281            | B1 v -> ZN ^ | AOI21_X4  | 0.021 |   0.215 |    0.265 | 
     | add_1564_33_Y_add_1555_32_spec2_g1248            | A2 ^ -> ZN v | NAND2_X2  | 0.019 |   0.234 |    0.284 | 
     | FE_OCPC137_add_1564_33_Y_add_1555_32_spec2_n_957 | A v -> Z v   | BUF_X4    | 0.028 |   0.262 |    0.313 | 
     | g210398                                          | A v -> ZN ^  | INV_X1    | 0.015 |   0.277 |    0.328 | 
     | add_1564_33_Y_add_1555_32_spec2_g1225            | C1 ^ -> ZN v | OAI211_X2 | 0.017 |   0.295 |    0.345 | 
     | add_1564_33_Y_add_1555_32_spec2_g1212            | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.333 |    0.383 | 
     | g199503                                          | B1 v -> ZN ^ | AOI21_X1  | 0.025 |   0.358 |    0.408 | 
     | g199195                                          | A1 ^ -> ZN v | NAND4_X1  | 0.025 |   0.383 |    0.433 | 
     | reg_next_pc_reg[13]                              | D v          | DFF_X1    | 0.000 |   0.383 |    0.433 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 113: MET Setup Check with Pin cpuregs_reg[28][19]/CK 
Endpoint:   cpuregs_reg[28][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.391
= Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.013 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.145 | 
     | FE_OCPC484_reg_pc_9 | A ^ -> Z ^   | CLKBUF_X1 | 0.041 |   0.134 |    0.186 | 
     | g98                 | A2 ^ -> ZN v | NAND4_X1  | 0.035 |   0.169 |    0.222 | 
     | FE_RC_2365_0        | A v -> Z v   | BUF_X2    | 0.034 |   0.203 |    0.256 | 
     | FE_RC_2258_0        | A v -> ZN ^  | INV_X2    | 0.010 |   0.213 |    0.265 | 
     | FE_RC_2256_0        | A2 ^ -> ZN v | NAND2_X1  | 0.012 |   0.225 |    0.277 | 
     | FE_RC_2255_0        | A1 v -> ZN ^ | NOR2_X1   | 0.022 |   0.247 |    0.299 | 
     | FE_RC_2104_0        | B1 ^ -> ZN v | OAI21_X1  | 0.015 |   0.262 |    0.314 | 
     | g207444             | A1 v -> ZN ^ | NAND2_X1  | 0.022 |   0.284 |    0.336 | 
     | g227564             | A ^ -> ZN v  | OAI221_X4 | 0.074 |   0.358 |    0.410 | 
     | g214680             | A2 v -> ZN ^ | NAND2_X1  | 0.016 |   0.374 |    0.426 | 
     | g197242             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.391 |    0.443 | 
     | cpuregs_reg[28][19] | D v          | DFF_X1    | 0.000 |   0.391 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 114: MET Setup Check with Pin cpuregs_reg[10][19]/CK 
Endpoint:   cpuregs_reg[10][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.391
= Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.013 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.145 | 
     | FE_OCPC484_reg_pc_9 | A ^ -> Z ^   | CLKBUF_X1 | 0.041 |   0.134 |    0.186 | 
     | g98                 | A2 ^ -> ZN v | NAND4_X1  | 0.035 |   0.169 |    0.222 | 
     | FE_RC_2365_0        | A v -> Z v   | BUF_X2    | 0.034 |   0.203 |    0.256 | 
     | FE_RC_2258_0        | A v -> ZN ^  | INV_X2    | 0.010 |   0.213 |    0.265 | 
     | FE_RC_2256_0        | A2 ^ -> ZN v | NAND2_X1  | 0.012 |   0.225 |    0.277 | 
     | FE_RC_2255_0        | A1 v -> ZN ^ | NOR2_X1   | 0.022 |   0.247 |    0.299 | 
     | FE_RC_2104_0        | B1 ^ -> ZN v | OAI21_X1  | 0.015 |   0.262 |    0.314 | 
     | g207444             | A1 v -> ZN ^ | NAND2_X1  | 0.022 |   0.284 |    0.336 | 
     | g227564             | A ^ -> ZN v  | OAI221_X4 | 0.074 |   0.358 |    0.410 | 
     | g212838             | A2 v -> ZN ^ | NAND2_X1  | 0.016 |   0.374 |    0.426 | 
     | g197537             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.391 |    0.443 | 
     | cpuregs_reg[10][19] | D v          | DFF_X1    | 0.000 |   0.391 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 115: MET Setup Check with Pin reg_out_reg[13]/CK 
Endpoint:   reg_out_reg[13]/D  (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.436
- Arrival Time                  0.383
= Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                       |              |           |       |  Time   |   Time   | 
     |-----------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[5]      | CK ^         |           |       |  -0.036 |    0.016 | 
     | cpu_state_reg[5]      | CK ^ -> Q v  | DFF_X1    | 0.097 |   0.062 |    0.114 | 
     | FE_OCPC94_cpu_state_5 | A v -> Z v   | BUF_X1    | 0.038 |   0.100 |    0.152 | 
     | FE_OCPC45_cpu_state_5 | A v -> Z v   | BUF_X1    | 0.044 |   0.144 |    0.196 | 
     | g90383__212279        | A1 v -> ZN v | AND2_X4   | 0.032 |   0.176 |    0.228 | 
     | g90238__212295        | B1 v -> ZN ^ | AOI222_X4 | 0.118 |   0.293 |    0.346 | 
     | g210217               | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.305 |    0.358 | 
     | g94                   | A2 v -> ZN v | OR2_X2    | 0.044 |   0.349 |    0.401 | 
     | FE_RC_782_0           | A1 v -> ZN ^ | NAND3_X1  | 0.018 |   0.367 |    0.420 | 
     | FE_RC_509_0           | A1 ^ -> ZN v | NAND3_X2  | 0.016 |   0.383 |    0.436 | 
     | reg_out_reg[13]       | D v          | DFF_X1    | 0.000 |   0.383 |    0.436 | 
     +-------------------------------------------------------------------------------+ 
Path 116: MET Setup Check with Pin reg_next_pc_reg[14]/CK 
Endpoint:   reg_next_pc_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.381
= Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                  |              |          |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                                    | CK ^         |          |       |  -0.035 |    0.017 | 
     | instr_jal_reg                                    | CK ^ -> Q v  | SDFF_X1  | 0.086 |   0.051 |    0.104 | 
     | FE_OCPC356_instr_jal                             | A v -> Z v   | BUF_X8   | 0.035 |   0.086 |    0.138 | 
     | g226507                                          | A1 v -> ZN v | AND2_X2  | 0.035 |   0.121 |    0.173 | 
     | g8                                               | A1 v -> ZN v | OR2_X2   | 0.042 |   0.163 |    0.216 | 
     | add_1564_33_Y_add_1555_32_spec2_g1348            | A1 v -> ZN v | AND2_X2  | 0.031 |   0.194 |    0.246 | 
     | add_1564_33_Y_add_1555_32_spec2_g1281            | B1 v -> ZN ^ | AOI21_X4 | 0.021 |   0.215 |    0.268 | 
     | add_1564_33_Y_add_1555_32_spec2_g1248            | A2 ^ -> ZN v | NAND2_X2 | 0.019 |   0.234 |    0.286 | 
     | FE_OCPC137_add_1564_33_Y_add_1555_32_spec2_n_957 | A v -> Z v   | BUF_X4   | 0.028 |   0.262 |    0.315 | 
     | g214579                                          | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.276 |    0.328 | 
     | g214578                                          | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.289 |    0.342 | 
     | add_1564_33_Y_add_1555_32_spec2_g1205            | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.326 |    0.378 | 
     | g199504                                          | B1 v -> ZN ^ | AOI21_X1 | 0.026 |   0.351 |    0.404 | 
     | FE_RC_542_0                                      | A3 ^ -> ZN v | NAND4_X1 | 0.030 |   0.381 |    0.434 | 
     | reg_next_pc_reg[14]                              | D v          | DFF_X1   | 0.000 |   0.381 |    0.434 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 117: MET Setup Check with Pin cpuregs_reg[3][19]/CK 
Endpoint:   cpuregs_reg[3][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.391
= Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.014 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.146 | 
     | FE_OCPC484_reg_pc_9 | A ^ -> Z ^   | CLKBUF_X1 | 0.041 |   0.134 |    0.187 | 
     | g98                 | A2 ^ -> ZN v | NAND4_X1  | 0.035 |   0.169 |    0.222 | 
     | FE_RC_2365_0        | A v -> Z v   | BUF_X2    | 0.034 |   0.203 |    0.256 | 
     | FE_RC_2258_0        | A v -> ZN ^  | INV_X2    | 0.010 |   0.213 |    0.266 | 
     | FE_RC_2256_0        | A2 ^ -> ZN v | NAND2_X1  | 0.012 |   0.225 |    0.278 | 
     | FE_RC_2255_0        | A1 v -> ZN ^ | NOR2_X1   | 0.022 |   0.247 |    0.300 | 
     | FE_RC_2104_0        | B1 ^ -> ZN v | OAI21_X1  | 0.015 |   0.262 |    0.315 | 
     | g207444             | A1 v -> ZN ^ | NAND2_X1  | 0.022 |   0.284 |    0.337 | 
     | g227564             | A ^ -> ZN v  | OAI221_X4 | 0.074 |   0.358 |    0.411 | 
     | g207456             | A2 v -> ZN ^ | NAND2_X1  | 0.016 |   0.374 |    0.427 | 
     | g196961             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.391 |    0.444 | 
     | cpuregs_reg[3][19]  | D v          | DFF_X1    | 0.000 |   0.391 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 118: MET Setup Check with Pin cpuregs_reg[7][23]/CK 
Endpoint:   cpuregs_reg[7][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[18]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.384
= Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[18]       | CK ^         |           |       |  -0.013 |    0.040 | 
     | reg_pc_reg[18]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.093 |    0.147 | 
     | FE_OCPC216_reg_pc_18 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.126 |    0.179 | 
     | FE_RC_2307_0         | A1 ^ -> ZN ^ | AND4_X2   | 0.052 |   0.178 |    0.231 | 
     | add_1312_30_g7589    | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.219 |    0.273 | 
     | add_1312_30_g7569    | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.236 |    0.290 | 
     | FE_RC_2336_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.251 |    0.304 | 
     | FE_RC_2335_0         | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.274 |    0.328 | 
     | g226492              | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.353 |    0.406 | 
     | g226494              | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.366 |    0.419 | 
     | g226493              | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.384 |    0.438 | 
     | cpuregs_reg[7][23]   | D ^          | DFF_X1    | 0.000 |   0.384 |    0.438 | 
     +------------------------------------------------------------------------------+ 
Path 119: MET Setup Check with Pin cpuregs_reg[15][23]/CK 
Endpoint:   cpuregs_reg[15][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[18]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.384
= Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[18]       | CK ^         |           |       |  -0.013 |    0.041 | 
     | reg_pc_reg[18]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.093 |    0.147 | 
     | FE_OCPC216_reg_pc_18 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.126 |    0.180 | 
     | FE_RC_2307_0         | A1 ^ -> ZN ^ | AND4_X2   | 0.052 |   0.178 |    0.232 | 
     | add_1312_30_g7589    | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.219 |    0.273 | 
     | add_1312_30_g7569    | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.236 |    0.290 | 
     | FE_RC_2336_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.251 |    0.305 | 
     | FE_RC_2335_0         | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.274 |    0.328 | 
     | g226492              | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.353 |    0.407 | 
     | g221896              | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.366 |    0.420 | 
     | g218181              | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.384 |    0.438 | 
     | cpuregs_reg[15][23]  | D ^          | DFF_X1    | 0.000 |   0.384 |    0.438 | 
     +------------------------------------------------------------------------------+ 
Path 120: MET Setup Check with Pin cpuregs_reg[30][19]/CK 
Endpoint:   cpuregs_reg[30][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.389
= Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.015 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.147 | 
     | FE_OCPC484_reg_pc_9 | A ^ -> Z ^   | CLKBUF_X1 | 0.041 |   0.134 |    0.189 | 
     | g98                 | A2 ^ -> ZN v | NAND4_X1  | 0.035 |   0.169 |    0.224 | 
     | FE_RC_2365_0        | A v -> Z v   | BUF_X2    | 0.034 |   0.203 |    0.258 | 
     | FE_RC_2258_0        | A v -> ZN ^  | INV_X2    | 0.010 |   0.213 |    0.267 | 
     | FE_RC_2256_0        | A2 ^ -> ZN v | NAND2_X1  | 0.012 |   0.225 |    0.279 | 
     | FE_RC_2255_0        | A1 v -> ZN ^ | NOR2_X1   | 0.022 |   0.247 |    0.301 | 
     | FE_RC_2104_0        | B1 ^ -> ZN v | OAI21_X1  | 0.015 |   0.262 |    0.316 | 
     | g207444             | A1 v -> ZN ^ | NAND2_X1  | 0.022 |   0.284 |    0.338 | 
     | g227564             | A ^ -> ZN v  | OAI221_X4 | 0.074 |   0.358 |    0.412 | 
     | g224443             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.372 |    0.426 | 
     | g214770             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.389 |    0.443 | 
     | cpuregs_reg[30][19] | D v          | DFF_X1    | 0.000 |   0.389 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 121: MET Setup Check with Pin cpuregs_reg[31][23]/CK 
Endpoint:   cpuregs_reg[31][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[18]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.383
= Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[18]       | CK ^         |           |       |  -0.013 |    0.041 | 
     | reg_pc_reg[18]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.093 |    0.148 | 
     | FE_OCPC216_reg_pc_18 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.126 |    0.180 | 
     | FE_RC_2307_0         | A1 ^ -> ZN ^ | AND4_X2   | 0.052 |   0.178 |    0.232 | 
     | add_1312_30_g7589    | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.219 |    0.274 | 
     | add_1312_30_g7569    | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.236 |    0.291 | 
     | FE_RC_2336_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.251 |    0.305 | 
     | FE_RC_2335_0         | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.274 |    0.329 | 
     | g217945_dup          | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.352 |    0.407 | 
     | g221901              | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.365 |    0.420 | 
     | g215712              | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.383 |    0.438 | 
     | cpuregs_reg[31][23]  | D ^          | DFF_X1    | 0.000 |   0.383 |    0.438 | 
     +------------------------------------------------------------------------------+ 
Path 122: MET Setup Check with Pin cpuregs_reg[31][29]/CK 
Endpoint:   cpuregs_reg[31][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.384
= Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]      | CK ^         |           |       |  -0.013 |    0.042 | 
     | reg_pc_reg[25]      | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.175 | 
     | add_1312_30_g7598   | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.249 | 
     | FE_RC_393_0         | A ^ -> ZN v  | INV_X2    | 0.009 |   0.202 |    0.258 | 
     | FE_RC_392_0         | A1 v -> ZN ^ | NOR2_X2   | 0.018 |   0.220 |    0.276 | 
     | FE_RC_391_0         | A3 ^ -> ZN v | NAND3_X1  | 0.023 |   0.243 |    0.298 | 
     | g17                 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.284 |    0.340 | 
     | g221340             | A1 v -> ZN ^ | OAI222_X4 | 0.073 |   0.357 |    0.413 | 
     | g221355             | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.369 |    0.425 | 
     | FE_RC_2428_0        | A2 v -> ZN ^ | NAND2_X1  | 0.014 |   0.384 |    0.439 | 
     | cpuregs_reg[31][29] | D ^          | DFF_X1    | 0.000 |   0.384 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 123: MET Setup Check with Pin cpuregs_reg[19][28]/CK 
Endpoint:   cpuregs_reg[19][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.382
= Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]                | CK ^         |           |       |  -0.013 |    0.044 | 
     | reg_pc_reg[25]                | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.177 | 
     | add_1312_30_g7598             | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.250 | 
     | FE_OCPC343_add_1312_30_n_8747 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.225 |    0.283 | 
     | add_1312_30_g227775           | A3 ^ -> ZN v | NAND3_X2  | 0.023 |   0.248 |    0.305 | 
     | FE_RC_408_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.264 |    0.321 | 
     | FE_RC_404_0                   | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.280 |    0.337 | 
     | g221872                       | A1 v -> ZN ^ | OAI222_X4 | 0.076 |   0.356 |    0.413 | 
     | g221876                       | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.369 |    0.426 | 
     | FE_RC_776_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.382 |    0.439 | 
     | cpuregs_reg[19][28]           | D ^          | DFF_X1    | 0.000 |   0.382 |    0.439 | 
     +---------------------------------------------------------------------------------------+ 
Path 124: MET Setup Check with Pin cpuregs_reg[18][28]/CK 
Endpoint:   cpuregs_reg[18][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.382
= Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]                | CK ^         |           |       |  -0.013 |    0.044 | 
     | reg_pc_reg[25]                | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.177 | 
     | add_1312_30_g7598             | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.251 | 
     | FE_OCPC343_add_1312_30_n_8747 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.225 |    0.283 | 
     | add_1312_30_g227775           | A3 ^ -> ZN v | NAND3_X2  | 0.023 |   0.248 |    0.305 | 
     | FE_RC_408_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.264 |    0.321 | 
     | FE_RC_404_0                   | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.280 |    0.337 | 
     | g221872                       | A1 v -> ZN ^ | OAI222_X4 | 0.076 |   0.356 |    0.413 | 
     | g221873                       | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.369 |    0.426 | 
     | FE_RC_817_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.382 |    0.439 | 
     | cpuregs_reg[18][28]           | D ^          | DFF_X1    | 0.000 |   0.382 |    0.439 | 
     +---------------------------------------------------------------------------------------+ 
Path 125: MET Setup Check with Pin cpuregs_reg[11][19]/CK 
Endpoint:   cpuregs_reg[11][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.387
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.019 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.151 | 
     | FE_OCPC484_reg_pc_9 | A ^ -> Z ^   | CLKBUF_X1 | 0.041 |   0.134 |    0.192 | 
     | g98                 | A2 ^ -> ZN v | NAND4_X1  | 0.035 |   0.169 |    0.227 | 
     | FE_RC_2365_0        | A v -> Z v   | BUF_X2    | 0.034 |   0.203 |    0.261 | 
     | FE_RC_2258_0        | A v -> ZN ^  | INV_X2    | 0.010 |   0.213 |    0.271 | 
     | FE_RC_2256_0        | A2 ^ -> ZN v | NAND2_X1  | 0.012 |   0.225 |    0.282 | 
     | FE_RC_2255_0        | A1 v -> ZN ^ | NOR2_X1   | 0.022 |   0.247 |    0.304 | 
     | FE_RC_2104_0        | B1 ^ -> ZN v | OAI21_X1  | 0.015 |   0.262 |    0.320 | 
     | g207444             | A1 v -> ZN ^ | NAND2_X1  | 0.022 |   0.284 |    0.342 | 
     | g227564             | A ^ -> ZN v  | OAI221_X4 | 0.074 |   0.358 |    0.416 | 
     | g212890             | A2 v -> ZN ^ | NAND2_X1  | 0.016 |   0.374 |    0.432 | 
     | FE_RC_2443_0        | A2 ^ -> ZN v | NAND2_X1  | 0.012 |   0.387 |    0.444 | 
     | cpuregs_reg[11][19] | D v          | DFF_X1    | 0.000 |   0.387 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 126: MET Setup Check with Pin cpuregs_reg[8][19]/CK 
Endpoint:   cpuregs_reg[8][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.387
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.019 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.151 | 
     | FE_OCPC484_reg_pc_9 | A ^ -> Z ^   | CLKBUF_X1 | 0.041 |   0.134 |    0.192 | 
     | g98                 | A2 ^ -> ZN v | NAND4_X1  | 0.035 |   0.169 |    0.227 | 
     | FE_RC_2365_0        | A v -> Z v   | BUF_X2    | 0.034 |   0.203 |    0.261 | 
     | FE_RC_2258_0        | A v -> ZN ^  | INV_X2    | 0.010 |   0.213 |    0.271 | 
     | FE_RC_2256_0        | A2 ^ -> ZN v | NAND2_X1  | 0.012 |   0.225 |    0.282 | 
     | FE_RC_2255_0        | A1 v -> ZN ^ | NOR2_X1   | 0.022 |   0.247 |    0.304 | 
     | FE_RC_2104_0        | B1 ^ -> ZN v | OAI21_X1  | 0.015 |   0.262 |    0.320 | 
     | g207444             | A1 v -> ZN ^ | NAND2_X1  | 0.022 |   0.284 |    0.342 | 
     | g227564             | A ^ -> ZN v  | OAI221_X4 | 0.074 |   0.358 |    0.416 | 
     | g213141             | A2 v -> ZN ^ | NAND2_X1  | 0.016 |   0.374 |    0.432 | 
     | FE_RC_2398_0        | A2 ^ -> ZN v | NAND2_X1  | 0.012 |   0.387 |    0.444 | 
     | cpuregs_reg[8][19]  | D v          | DFF_X1    | 0.000 |   0.387 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 127: MET Setup Check with Pin cpuregs_reg[2][19]/CK 
Endpoint:   cpuregs_reg[2][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.387
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.019 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.151 | 
     | FE_OCPC484_reg_pc_9 | A ^ -> Z ^   | CLKBUF_X1 | 0.041 |   0.134 |    0.192 | 
     | g98                 | A2 ^ -> ZN v | NAND4_X1  | 0.035 |   0.169 |    0.227 | 
     | FE_RC_2365_0        | A v -> Z v   | BUF_X2    | 0.034 |   0.203 |    0.261 | 
     | FE_RC_2258_0        | A v -> ZN ^  | INV_X2    | 0.010 |   0.213 |    0.271 | 
     | FE_RC_2256_0        | A2 ^ -> ZN v | NAND2_X1  | 0.012 |   0.225 |    0.282 | 
     | FE_RC_2255_0        | A1 v -> ZN ^ | NOR2_X1   | 0.022 |   0.247 |    0.304 | 
     | FE_RC_2104_0        | B1 ^ -> ZN v | OAI21_X1  | 0.015 |   0.262 |    0.320 | 
     | g207444             | A1 v -> ZN ^ | NAND2_X1  | 0.022 |   0.284 |    0.342 | 
     | g227564             | A ^ -> ZN v  | OAI221_X4 | 0.074 |   0.358 |    0.416 | 
     | g212929             | A2 v -> ZN ^ | NAND2_X1  | 0.016 |   0.374 |    0.432 | 
     | FE_RC_2446_0        | A2 ^ -> ZN v | NAND2_X1  | 0.012 |   0.387 |    0.444 | 
     | cpuregs_reg[2][19]  | D v          | DFF_X1    | 0.000 |   0.387 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 128: MET Setup Check with Pin cpuregs_reg[1][19]/CK 
Endpoint:   cpuregs_reg[1][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.387
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.019 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.151 | 
     | FE_OCPC484_reg_pc_9 | A ^ -> Z ^   | CLKBUF_X1 | 0.041 |   0.134 |    0.192 | 
     | g98                 | A2 ^ -> ZN v | NAND4_X1  | 0.035 |   0.169 |    0.227 | 
     | FE_RC_2365_0        | A v -> Z v   | BUF_X2    | 0.034 |   0.203 |    0.261 | 
     | FE_RC_2258_0        | A v -> ZN ^  | INV_X2    | 0.010 |   0.213 |    0.271 | 
     | FE_RC_2256_0        | A2 ^ -> ZN v | NAND2_X1  | 0.012 |   0.225 |    0.282 | 
     | FE_RC_2255_0        | A1 v -> ZN ^ | NOR2_X1   | 0.022 |   0.247 |    0.304 | 
     | FE_RC_2104_0        | B1 ^ -> ZN v | OAI21_X1  | 0.015 |   0.262 |    0.320 | 
     | g207444             | A1 v -> ZN ^ | NAND2_X1  | 0.022 |   0.284 |    0.342 | 
     | g227564             | A ^ -> ZN v  | OAI221_X4 | 0.074 |   0.358 |    0.416 | 
     | g207442             | A2 v -> ZN ^ | NAND2_X1  | 0.016 |   0.374 |    0.432 | 
     | FE_RC_2395_0        | A2 ^ -> ZN v | NAND2_X1  | 0.012 |   0.387 |    0.444 | 
     | cpuregs_reg[1][19]  | D v          | DFF_X1    | 0.000 |   0.387 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 129: MET Setup Check with Pin cpuregs_reg[15][28]/CK 
Endpoint:   cpuregs_reg[15][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.381
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]                | CK ^         |           |       |  -0.013 |    0.045 | 
     | reg_pc_reg[25]                | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.178 | 
     | add_1312_30_g7598             | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.251 | 
     | FE_OCPC343_add_1312_30_n_8747 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.225 |    0.284 | 
     | add_1312_30_g227775           | A3 ^ -> ZN v | NAND3_X2  | 0.023 |   0.248 |    0.306 | 
     | FE_RC_408_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.264 |    0.322 | 
     | FE_RC_404_0                   | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.280 |    0.338 | 
     | g221872                       | A1 v -> ZN ^ | OAI222_X4 | 0.076 |   0.356 |    0.414 | 
     | g221875                       | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.369 |    0.427 | 
     | FE_RC_787_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.381 |    0.439 | 
     | cpuregs_reg[15][28]           | D ^          | DFF_X1    | 0.000 |   0.381 |    0.439 | 
     +---------------------------------------------------------------------------------------+ 
Path 130: MET Setup Check with Pin cpuregs_reg[7][28]/CK 
Endpoint:   cpuregs_reg[7][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.381
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]                | CK ^         |           |       |  -0.013 |    0.045 | 
     | reg_pc_reg[25]                | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.178 | 
     | add_1312_30_g7598             | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.251 | 
     | FE_OCPC343_add_1312_30_n_8747 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.225 |    0.284 | 
     | add_1312_30_g227775           | A3 ^ -> ZN v | NAND3_X2  | 0.023 |   0.248 |    0.306 | 
     | FE_RC_408_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.264 |    0.322 | 
     | FE_RC_404_0                   | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.280 |    0.338 | 
     | g221872                       | A1 v -> ZN ^ | OAI222_X4 | 0.076 |   0.356 |    0.414 | 
     | g223932                       | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.369 |    0.427 | 
     | FE_RC_785_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.381 |    0.439 | 
     | cpuregs_reg[7][28]            | D ^          | DFF_X1    | 0.000 |   0.381 |    0.439 | 
     +---------------------------------------------------------------------------------------+ 
Path 131: MET Setup Check with Pin cpuregs_reg[27][28]/CK 
Endpoint:   cpuregs_reg[27][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.381
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]                | CK ^         |           |       |  -0.013 |    0.045 | 
     | reg_pc_reg[25]                | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.178 | 
     | add_1312_30_g7598             | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.252 | 
     | FE_OCPC343_add_1312_30_n_8747 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.225 |    0.284 | 
     | add_1312_30_g227775           | A3 ^ -> ZN v | NAND3_X2  | 0.023 |   0.248 |    0.306 | 
     | FE_RC_408_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.264 |    0.322 | 
     | FE_RC_404_0                   | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.280 |    0.338 | 
     | g221872                       | A1 v -> ZN ^ | OAI222_X4 | 0.076 |   0.356 |    0.414 | 
     | g221874                       | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.369 |    0.427 | 
     | FE_RC_813_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.381 |    0.439 | 
     | cpuregs_reg[27][28]           | D ^          | DFF_X1    | 0.000 |   0.381 |    0.439 | 
     +---------------------------------------------------------------------------------------+ 
Path 132: MET Setup Check with Pin cpuregs_reg[28][28]/CK 
Endpoint:   cpuregs_reg[28][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.381
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]                | CK ^         |           |       |  -0.013 |    0.045 | 
     | reg_pc_reg[25]                | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.178 | 
     | add_1312_30_g7598             | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.252 | 
     | FE_OCPC343_add_1312_30_n_8747 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.225 |    0.284 | 
     | add_1312_30_g227775           | A3 ^ -> ZN v | NAND3_X2  | 0.023 |   0.248 |    0.306 | 
     | FE_RC_408_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.264 |    0.322 | 
     | FE_RC_404_0                   | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.280 |    0.338 | 
     | g221872                       | A1 v -> ZN ^ | OAI222_X4 | 0.076 |   0.356 |    0.414 | 
     | g221879                       | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.369 |    0.427 | 
     | FE_RC_737_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.381 |    0.439 | 
     | cpuregs_reg[28][28]           | D ^          | DFF_X1    | 0.000 |   0.381 |    0.439 | 
     +---------------------------------------------------------------------------------------+ 
Path 133: MET Setup Check with Pin cpuregs_reg[25][28]/CK 
Endpoint:   cpuregs_reg[25][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.381
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]                | CK ^         |           |       |  -0.013 |    0.045 | 
     | reg_pc_reg[25]                | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.178 | 
     | add_1312_30_g7598             | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.252 | 
     | FE_OCPC343_add_1312_30_n_8747 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.225 |    0.284 | 
     | add_1312_30_g227775           | A3 ^ -> ZN v | NAND3_X2  | 0.023 |   0.248 |    0.306 | 
     | FE_RC_408_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.264 |    0.322 | 
     | FE_RC_404_0                   | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.280 |    0.338 | 
     | g221872                       | A1 v -> ZN ^ | OAI222_X4 | 0.076 |   0.356 |    0.414 | 
     | g221878                       | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.369 |    0.427 | 
     | FE_RC_753_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.381 |    0.439 | 
     | cpuregs_reg[25][28]           | D ^          | DFF_X1    | 0.000 |   0.381 |    0.439 | 
     +---------------------------------------------------------------------------------------+ 
Path 134: MET Setup Check with Pin cpuregs_reg[18][23]/CK 
Endpoint:   cpuregs_reg[18][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[18]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.381
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[18]       | CK ^         |           |       |  -0.013 |    0.045 | 
     | reg_pc_reg[18]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.093 |    0.152 | 
     | FE_OCPC216_reg_pc_18 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.126 |    0.184 | 
     | FE_RC_2307_0         | A1 ^ -> ZN ^ | AND4_X2   | 0.052 |   0.178 |    0.237 | 
     | add_1312_30_g7589    | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.219 |    0.278 | 
     | add_1312_30_g7569    | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.236 |    0.295 | 
     | FE_RC_2336_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.251 |    0.309 | 
     | FE_RC_2335_0         | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.274 |    0.333 | 
     | g226492              | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.353 |    0.411 | 
     | g221894              | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.367 |    0.425 | 
     | FE_RC_731_0          | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.381 |    0.439 | 
     | cpuregs_reg[18][23]  | D ^          | DFF_X1    | 0.000 |   0.381 |    0.439 | 
     +------------------------------------------------------------------------------+ 
Path 135: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.433
- Arrival Time                  0.375
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]    | CK ^         |           |       |  -0.013 |    0.046 | 
     | reg_pc_reg[25]    | CK ^ -> Q v  | DFF_X2    | 0.108 |   0.095 |    0.154 | 
     | add_1801_23_g1238 | A1 v -> ZN ^ | NOR2_X1   | 0.051 |   0.147 |    0.205 | 
     | FE_RC_2235_0      | B1 ^ -> ZN v | OAI21_X2  | 0.022 |   0.169 |    0.228 | 
     | add_1801_23_g1087 | A v -> ZN ^  | INV_X1    | 0.019 |   0.188 |    0.247 | 
     | FE_RC_2041_0      | C1 ^ -> ZN v | OAI211_X2 | 0.025 |   0.213 |    0.272 | 
     | add_1801_23_g1017 | C1 v -> ZN ^ | AOI221_X2 | 0.049 |   0.262 |    0.320 | 
     | FE_RC_1959_0      | B ^ -> ZN v  | OAI211_X2 | 0.034 |   0.296 |    0.354 | 
     | add_1801_23_g950  | A v -> ZN v  | XNOR2_X2  | 0.039 |   0.335 |    0.393 | 
     | g201141           | A1 v -> ZN ^ | NAND2_X2  | 0.020 |   0.354 |    0.413 | 
     | g199474           | A1 ^ -> ZN v | NAND4_X4  | 0.020 |   0.375 |    0.433 | 
     | reg_out_reg[31]   | D v          | DFF_X1    | 0.000 |   0.375 |    0.433 | 
     +---------------------------------------------------------------------------+ 
Path 136: MET Setup Check with Pin cpuregs_reg[31][21]/CK 
Endpoint:   cpuregs_reg[31][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.379
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.024 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.132 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.157 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.192 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.229 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.266 | 
     | add_1312_30_g7570   | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.229 |    0.288 | 
     | FE_RC_2296_0        | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.246 |    0.305 | 
     | FE_RC_2295_0        | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.270 |    0.329 | 
     | g217941_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.348 |    0.407 | 
     | g221859             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.361 |    0.420 | 
     | g215731             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.379 |    0.438 | 
     | cpuregs_reg[31][21] | D ^          | DFF_X1    | 0.000 |   0.379 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 137: MET Setup Check with Pin count_cycle_reg[31]/CK 
Endpoint:   count_cycle_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[13]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.379
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[13]     | CK ^         |          |       |  -0.034 |    0.025 | 
     | count_cycle_reg[13]     | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.134 | 
     | inc_add_1428_40_g1257   | A4 ^ -> ZN v | NAND4_X1 | 0.032 |   0.107 |    0.166 | 
     | inc_add_1428_40_g224274 | A2 v -> ZN ^ | NOR2_X1  | 0.044 |   0.151 |    0.209 | 
     | inc_add_1428_40_g210388 | A2 ^ -> ZN ^ | AND3_X1  | 0.104 |   0.254 |    0.313 | 
     | g209873                 | A1 ^ -> ZN ^ | AND3_X1  | 0.058 |   0.312 |    0.371 | 
     | inc_add_1428_40_g1134   | A ^ -> ZN ^  | XNOR2_X1 | 0.037 |   0.348 |    0.407 | 
     | g200962                 | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.379 |    0.438 | 
     | count_cycle_reg[31]     | D ^          | DFF_X1   | 0.000 |   0.379 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 138: MET Setup Check with Pin count_cycle_reg[26]/CK 
Endpoint:   count_cycle_reg[26]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[13]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.379
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[13]     | CK ^         |          |       |  -0.034 |    0.025 | 
     | count_cycle_reg[13]     | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.134 | 
     | inc_add_1428_40_g1257   | A4 ^ -> ZN v | NAND4_X1 | 0.032 |   0.107 |    0.166 | 
     | inc_add_1428_40_g224274 | A2 v -> ZN ^ | NOR2_X1  | 0.044 |   0.151 |    0.209 | 
     | inc_add_1428_40_g210388 | A2 ^ -> ZN ^ | AND3_X1  | 0.104 |   0.254 |    0.313 | 
     | inc_add_1428_40_g1187   | A1 ^ -> ZN ^ | AND3_X1  | 0.058 |   0.312 |    0.371 | 
     | inc_add_1428_40_g1133   | A ^ -> ZN ^  | XNOR2_X1 | 0.037 |   0.348 |    0.407 | 
     | g200954                 | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.379 |    0.438 | 
     | count_cycle_reg[26]     | D ^          | DFF_X1   | 0.000 |   0.379 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 139: MET Setup Check with Pin cpuregs_reg[27][19]/CK 
Endpoint:   cpuregs_reg[27][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.385
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.020 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.152 | 
     | FE_OCPC484_reg_pc_9 | A ^ -> Z ^   | CLKBUF_X1 | 0.041 |   0.134 |    0.193 | 
     | g98                 | A2 ^ -> ZN v | NAND4_X1  | 0.035 |   0.169 |    0.228 | 
     | FE_RC_2365_0        | A v -> Z v   | BUF_X2    | 0.034 |   0.203 |    0.262 | 
     | FE_RC_2258_0        | A v -> ZN ^  | INV_X2    | 0.010 |   0.213 |    0.272 | 
     | FE_RC_2256_0        | A2 ^ -> ZN v | NAND2_X1  | 0.012 |   0.225 |    0.284 | 
     | FE_RC_2255_0        | A1 v -> ZN ^ | NOR2_X1   | 0.022 |   0.247 |    0.306 | 
     | FE_RC_2104_0        | B1 ^ -> ZN v | OAI21_X1  | 0.015 |   0.262 |    0.321 | 
     | g207444             | A1 v -> ZN ^ | NAND2_X1  | 0.022 |   0.284 |    0.343 | 
     | g227564             | A ^ -> ZN v  | OAI221_X4 | 0.074 |   0.358 |    0.417 | 
     | g207445             | A2 v -> ZN ^ | NAND2_X1  | 0.016 |   0.374 |    0.433 | 
     | FE_RC_2435_0        | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.385 |    0.444 | 
     | cpuregs_reg[27][19] | D v          | DFF_X1    | 0.000 |   0.385 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 140: MET Setup Check with Pin count_instr_reg[26]/CK 
Endpoint:   count_instr_reg[26]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[14]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.379
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[14]     | CK ^         |          |       |  -0.034 |    0.025 | 
     | count_instr_reg[14]     | CK ^ -> Q ^  | DFF_X1   | 0.112 |   0.077 |    0.136 | 
     | inc_add_1559_34_g1257   | A3 ^ -> ZN v | NAND4_X1 | 0.032 |   0.109 |    0.168 | 
     | inc_add_1559_34_g218866 | A2 v -> ZN ^ | NOR2_X1  | 0.069 |   0.178 |    0.237 | 
     | inc_add_1559_34_g222901 | A1 ^ -> ZN ^ | AND3_X2  | 0.079 |   0.257 |    0.316 | 
     | inc_add_1559_34_g208998 | A1 ^ -> ZN ^ | AND3_X1  | 0.050 |   0.307 |    0.367 | 
     | inc_add_1559_34_g1133   | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.346 |    0.405 | 
     | g200274                 | A2 ^ -> ZN v | AOI22_X1 | 0.017 |   0.363 |    0.422 | 
     | g200137                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.379 |    0.438 | 
     | count_instr_reg[26]     | D ^          | DFF_X2   | 0.000 |   0.379 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 141: MET Setup Check with Pin cpuregs_reg[12][14]/CK 
Endpoint:   cpuregs_reg[12][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.381
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.020 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.152 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.190 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.249 | 
     | add_1312_30_g219391 | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.216 |    0.275 | 
     | g228148             | A v -> Z v   | XOR2_X1  | 0.056 |   0.272 |    0.331 | 
     | FE_RC_2357_0        | A1 v -> ZN ^ | NOR2_X1  | 0.034 |   0.306 |    0.365 | 
     | FE_RC_2355_0        | A1 ^ -> ZN v | NOR3_X2  | 0.015 |   0.321 |    0.380 | 
     | FE_RC_2356_0        | A v -> ZN ^  | INV_X4   | 0.025 |   0.346 |    0.405 | 
     | g223573             | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.361 |    0.420 | 
     | g197609             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.381 |    0.440 | 
     | cpuregs_reg[12][14] | D ^          | DFF_X1   | 0.000 |   0.381 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 142: MET Setup Check with Pin cpuregs_reg[21][24]/CK 
Endpoint:   cpuregs_reg[21][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.383
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.025 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.132 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.158 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.192 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.230 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.270 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.225 |    0.285 | 
     | FE_RC_2134_0        | B1 v -> ZN ^ | OAI22_X1  | 0.045 |   0.270 |    0.330 | 
     | g199880_dup217923   | A1 ^ -> ZN v | OAI222_X4 | 0.080 |   0.350 |    0.410 | 
     | g213343             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.367 |    0.426 | 
     | g196579             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.383 |    0.443 | 
     | cpuregs_reg[21][24] | D v          | DFF_X1    | 0.000 |   0.383 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 143: MET Setup Check with Pin cpuregs_reg[20][14]/CK 
Endpoint:   cpuregs_reg[20][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.381
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.021 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.153 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.190 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.250 | 
     | add_1312_30_g219391 | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.216 |    0.275 | 
     | g228148             | A v -> Z v   | XOR2_X1  | 0.056 |   0.272 |    0.332 | 
     | FE_RC_2357_0        | A1 v -> ZN ^ | NOR2_X1  | 0.034 |   0.306 |    0.365 | 
     | FE_RC_2355_0        | A1 ^ -> ZN v | NOR3_X2  | 0.015 |   0.321 |    0.380 | 
     | FE_RC_2356_0        | A v -> ZN ^  | INV_X4   | 0.025 |   0.346 |    0.406 | 
     | g223569             | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.361 |    0.421 | 
     | g226190             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.381 |    0.440 | 
     | cpuregs_reg[20][14] | D ^          | DFF_X1   | 0.000 |   0.381 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 144: MET Setup Check with Pin cpuregs_reg[8][14]/CK 
Endpoint:   cpuregs_reg[8][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.379
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.021 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.153 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.190 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.250 | 
     | add_1312_30_g219391 | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.216 |    0.276 | 
     | g228148             | A v -> Z v   | XOR2_X1  | 0.056 |   0.272 |    0.332 | 
     | FE_RC_2357_0        | A1 v -> ZN ^ | NOR2_X1  | 0.034 |   0.306 |    0.366 | 
     | FE_RC_2355_0        | A1 ^ -> ZN v | NOR3_X2  | 0.015 |   0.321 |    0.380 | 
     | FE_RC_2356_0        | A v -> ZN ^  | INV_X4   | 0.025 |   0.346 |    0.406 | 
     | g223572             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.361 |    0.420 | 
     | g217454             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.379 |    0.439 | 
     | cpuregs_reg[8][14]  | D ^          | DFF_X1   | 0.000 |   0.379 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 145: MET Setup Check with Pin count_instr_reg[31]/CK 
Endpoint:   count_instr_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[14]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.378
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[14]     | CK ^         |          |       |  -0.034 |    0.025 | 
     | count_instr_reg[14]     | CK ^ -> Q ^  | DFF_X1   | 0.112 |   0.077 |    0.137 | 
     | inc_add_1559_34_g1257   | A3 ^ -> ZN v | NAND4_X1 | 0.032 |   0.109 |    0.168 | 
     | inc_add_1559_34_g218866 | A2 v -> ZN ^ | NOR2_X1  | 0.069 |   0.178 |    0.237 | 
     | inc_add_1559_34_g222901 | A1 ^ -> ZN ^ | AND3_X2  | 0.079 |   0.257 |    0.317 | 
     | g213698                 | A1 ^ -> ZN ^ | AND3_X1  | 0.050 |   0.307 |    0.367 | 
     | inc_add_1559_34_g1134   | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.346 |    0.405 | 
     | g200317                 | A2 ^ -> ZN v | AOI22_X1 | 0.017 |   0.363 |    0.422 | 
     | g200154                 | A v -> ZN ^  | INV_X1   | 0.015 |   0.378 |    0.438 | 
     | count_instr_reg[31]     | D ^          | DFF_X1   | 0.000 |   0.378 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 146: MET Setup Check with Pin cpuregs_reg[4][14]/CK 
Endpoint:   cpuregs_reg[4][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.381
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.021 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.153 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.190 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.250 | 
     | add_1312_30_g219391 | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.216 |    0.276 | 
     | g228148             | A v -> Z v   | XOR2_X1  | 0.056 |   0.272 |    0.332 | 
     | FE_RC_2357_0        | A1 v -> ZN ^ | NOR2_X1  | 0.034 |   0.306 |    0.366 | 
     | FE_RC_2355_0        | A1 ^ -> ZN v | NOR3_X2  | 0.015 |   0.321 |    0.380 | 
     | FE_RC_2356_0        | A v -> ZN ^  | INV_X4   | 0.025 |   0.346 |    0.406 | 
     | g223582             | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.361 |    0.421 | 
     | g197046             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.381 |    0.440 | 
     | cpuregs_reg[4][14]  | D ^          | DFF_X1   | 0.000 |   0.381 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 147: MET Setup Check with Pin cpuregs_reg[24][24]/CK 
Endpoint:   cpuregs_reg[24][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.384
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.025 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.133 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.158 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.193 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.230 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.270 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.225 |    0.285 | 
     | FE_RC_2134_0        | B1 v -> ZN ^ | OAI22_X1  | 0.045 |   0.270 |    0.330 | 
     | g199880_dup217923   | A1 ^ -> ZN v | OAI222_X4 | 0.080 |   0.350 |    0.410 | 
     | g214733             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.367 |    0.427 | 
     | g197215             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.384 |    0.443 | 
     | cpuregs_reg[24][24] | D v          | DFF_X1    | 0.000 |   0.384 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 148: MET Setup Check with Pin cpuregs_reg[19][23]/CK 
Endpoint:   cpuregs_reg[19][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[18]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.379
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[18]       | CK ^         |           |       |  -0.013 |    0.047 | 
     | reg_pc_reg[18]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.093 |    0.154 | 
     | FE_OCPC216_reg_pc_18 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.126 |    0.186 | 
     | FE_RC_2307_0         | A1 ^ -> ZN ^ | AND4_X2   | 0.052 |   0.178 |    0.238 | 
     | add_1312_30_g7589    | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.219 |    0.280 | 
     | add_1312_30_g7569    | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.236 |    0.297 | 
     | FE_RC_2336_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.251 |    0.311 | 
     | FE_RC_2335_0         | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.274 |    0.335 | 
     | g226492              | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.353 |    0.413 | 
     | g221897              | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.366 |    0.426 | 
     | FE_RC_741_0          | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.379 |    0.439 | 
     | cpuregs_reg[19][23]  | D ^          | DFF_X1    | 0.000 |   0.379 |    0.439 | 
     +------------------------------------------------------------------------------+ 
Path 149: MET Setup Check with Pin alu_out_q_reg[4]/CK 
Endpoint:   alu_out_q_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.378
= Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |           |       |  -0.034 |    0.026 | 
     | instr_sub_reg               | CK ^ -> Q ^  | DFF_X1    | 0.110 |   0.076 |    0.137 | 
     | FE_OCPC148_instr_sub        | A ^ -> ZN v  | INV_X1    | 0.017 |   0.093 |    0.154 | 
     | FE_OCPC163_instr_sub        | A v -> Z v   | BUF_X8    | 0.029 |   0.122 |    0.183 | 
     | g227439                     | A v -> Z v   | MUX2_X1   | 0.057 |   0.179 |    0.240 | 
     | g3                          | A v -> ZN ^  | INV_X1    | 0.022 |   0.201 |    0.262 | 
     | g203594                     | B1 ^ -> ZN v | AOI21_X2  | 0.016 |   0.217 |    0.278 | 
     | g210532                     | A v -> ZN ^  | INV_X2    | 0.014 |   0.231 |    0.292 | 
     | addinc_ADD_UNS_OP_2_g209359 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.254 |    0.315 | 
     | addinc_ADD_UNS_OP_2_g214230 | A1 v -> ZN ^ | NAND3_X2  | 0.023 |   0.277 |    0.338 | 
     | FE_OCPC323_n_19990          | A ^ -> Z ^   | CLKBUF_X2 | 0.035 |   0.312 |    0.372 | 
     | addinc_ADD_UNS_OP_2_g209364 | A ^ -> ZN ^  | XNOR2_X1  | 0.038 |   0.350 |    0.411 | 
     | g201021                     | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.365 |    0.425 | 
     | g199723                     | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.378 |    0.439 | 
     | alu_out_q_reg[4]            | D ^          | DFF_X1    | 0.000 |   0.378 |    0.439 | 
     +-------------------------------------------------------------------------------------+ 
Path 150: MET Setup Check with Pin cpuregs_reg[16][29]/CK 
Endpoint:   cpuregs_reg[16][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.381
= Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]      | CK ^         |           |       |  -0.013 |    0.048 | 
     | reg_pc_reg[25]      | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.181 | 
     | add_1312_30_g7598   | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.254 | 
     | FE_RC_393_0         | A ^ -> ZN v  | INV_X2    | 0.009 |   0.202 |    0.263 | 
     | FE_RC_392_0         | A1 v -> ZN ^ | NOR2_X2   | 0.018 |   0.220 |    0.281 | 
     | FE_RC_391_0         | A3 ^ -> ZN v | NAND3_X1  | 0.023 |   0.243 |    0.304 | 
     | g17                 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.284 |    0.345 | 
     | g221340             | A1 v -> ZN ^ | OAI222_X4 | 0.073 |   0.357 |    0.418 | 
     | g221349             | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.369 |    0.430 | 
     | FE_RC_749_0         | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.381 |    0.442 | 
     | cpuregs_reg[16][29] | D ^          | DFF_X1    | 0.000 |   0.381 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 151: MET Setup Check with Pin cpuregs_reg[19][14]/CK 
Endpoint:   cpuregs_reg[19][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.379
= Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.022 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.154 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.192 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.251 | 
     | add_1312_30_g219391 | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.216 |    0.277 | 
     | g228148             | A v -> Z v   | XOR2_X1  | 0.056 |   0.272 |    0.333 | 
     | FE_RC_2357_0        | A1 v -> ZN ^ | NOR2_X1  | 0.034 |   0.306 |    0.367 | 
     | FE_RC_2355_0        | A1 ^ -> ZN v | NOR3_X2  | 0.015 |   0.321 |    0.382 | 
     | FE_RC_2356_0        | A v -> ZN ^  | INV_X4   | 0.025 |   0.346 |    0.407 | 
     | g223580             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.361 |    0.422 | 
     | g218081             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.379 |    0.440 | 
     | cpuregs_reg[19][14] | D ^          | DFF_X1   | 0.000 |   0.379 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 152: MET Setup Check with Pin cpuregs_reg[23][14]/CK 
Endpoint:   cpuregs_reg[23][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.379
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.023 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.155 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.192 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.252 | 
     | add_1312_30_g219391 | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.216 |    0.278 | 
     | g228148             | A v -> Z v   | XOR2_X1  | 0.056 |   0.272 |    0.334 | 
     | FE_RC_2357_0        | A1 v -> ZN ^ | NOR2_X1  | 0.034 |   0.306 |    0.368 | 
     | FE_RC_2355_0        | A1 ^ -> ZN v | NOR3_X2  | 0.015 |   0.321 |    0.382 | 
     | FE_RC_2356_0        | A v -> ZN ^  | INV_X4   | 0.025 |   0.346 |    0.408 | 
     | g223583             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.361 |    0.422 | 
     | g197149             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.379 |    0.440 | 
     | cpuregs_reg[23][14] | D ^          | DFF_X1   | 0.000 |   0.379 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 153: MET Setup Check with Pin cpuregs_reg[27][14]/CK 
Endpoint:   cpuregs_reg[27][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.379
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.023 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.155 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.192 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.252 | 
     | add_1312_30_g219391 | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.216 |    0.278 | 
     | g228148             | A v -> Z v   | XOR2_X1  | 0.056 |   0.272 |    0.334 | 
     | FE_RC_2357_0        | A1 v -> ZN ^ | NOR2_X1  | 0.034 |   0.306 |    0.368 | 
     | FE_RC_2355_0        | A1 ^ -> ZN v | NOR3_X2  | 0.015 |   0.321 |    0.382 | 
     | FE_RC_2356_0        | A v -> ZN ^  | INV_X4   | 0.025 |   0.346 |    0.408 | 
     | g223575             | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.361 |    0.423 | 
     | g197316             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.379 |    0.440 | 
     | cpuregs_reg[27][14] | D ^          | DFF_X1   | 0.000 |   0.379 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 154: MET Setup Check with Pin cpuregs_reg[16][14]/CK 
Endpoint:   cpuregs_reg[16][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.379
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.023 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.155 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.192 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.252 | 
     | add_1312_30_g219391 | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.216 |    0.278 | 
     | g228148             | A v -> Z v   | XOR2_X1  | 0.056 |   0.272 |    0.334 | 
     | FE_RC_2357_0        | A1 v -> ZN ^ | NOR2_X1  | 0.034 |   0.306 |    0.368 | 
     | FE_RC_2355_0        | A1 ^ -> ZN v | NOR3_X2  | 0.015 |   0.321 |    0.382 | 
     | FE_RC_2356_0        | A v -> ZN ^  | INV_X4   | 0.025 |   0.346 |    0.408 | 
     | g223581             | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.361 |    0.423 | 
     | g196783             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.379 |    0.440 | 
     | cpuregs_reg[16][14] | D ^          | DFF_X1   | 0.000 |   0.379 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 155: MET Setup Check with Pin cpuregs_reg[30][14]/CK 
Endpoint:   cpuregs_reg[30][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.379
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.023 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.155 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.192 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.252 | 
     | add_1312_30_g219391 | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.216 |    0.278 | 
     | g228148             | A v -> Z v   | XOR2_X1  | 0.056 |   0.272 |    0.334 | 
     | FE_RC_2357_0        | A1 v -> ZN ^ | NOR2_X1  | 0.034 |   0.306 |    0.368 | 
     | FE_RC_2355_0        | A1 ^ -> ZN v | NOR3_X2  | 0.015 |   0.321 |    0.382 | 
     | FE_RC_2356_0        | A v -> ZN ^  | INV_X4   | 0.025 |   0.346 |    0.408 | 
     | g223570             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.361 |    0.422 | 
     | g197428             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.379 |    0.440 | 
     | cpuregs_reg[30][14] | D ^          | DFF_X1   | 0.000 |   0.379 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 156: MET Setup Check with Pin cpuregs_reg[25][14]/CK 
Endpoint:   cpuregs_reg[25][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.379
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.023 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.155 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.192 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.252 | 
     | add_1312_30_g219391 | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.216 |    0.278 | 
     | g228148             | A v -> Z v   | XOR2_X1  | 0.056 |   0.272 |    0.334 | 
     | FE_RC_2357_0        | A1 v -> ZN ^ | NOR2_X1  | 0.034 |   0.306 |    0.368 | 
     | FE_RC_2355_0        | A1 ^ -> ZN v | NOR3_X2  | 0.015 |   0.321 |    0.382 | 
     | FE_RC_2356_0        | A v -> ZN ^  | INV_X4   | 0.025 |   0.346 |    0.408 | 
     | g223576             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.361 |    0.422 | 
     | g217474             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.379 |    0.440 | 
     | cpuregs_reg[25][14] | D ^          | DFF_X1   | 0.000 |   0.379 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 157: MET Setup Check with Pin cpuregs_reg[22][14]/CK 
Endpoint:   cpuregs_reg[22][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.379
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.023 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.155 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.192 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.252 | 
     | add_1312_30_g219391 | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.216 |    0.278 | 
     | g228148             | A v -> Z v   | XOR2_X1  | 0.056 |   0.272 |    0.334 | 
     | FE_RC_2357_0        | A1 v -> ZN ^ | NOR2_X1  | 0.034 |   0.306 |    0.368 | 
     | FE_RC_2355_0        | A1 ^ -> ZN v | NOR3_X2  | 0.015 |   0.321 |    0.382 | 
     | FE_RC_2356_0        | A v -> ZN ^  | INV_X4   | 0.025 |   0.346 |    0.408 | 
     | g223577             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.361 |    0.422 | 
     | g218285             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.379 |    0.440 | 
     | cpuregs_reg[22][14] | D ^          | DFF_X1   | 0.000 |   0.379 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 158: MET Setup Check with Pin cpuregs_reg[15][14]/CK 
Endpoint:   cpuregs_reg[15][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.379
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.023 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.155 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.192 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.252 | 
     | add_1312_30_g219391 | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.216 |    0.278 | 
     | g228148             | A v -> Z v   | XOR2_X1  | 0.056 |   0.272 |    0.334 | 
     | FE_RC_2357_0        | A1 v -> ZN ^ | NOR2_X1  | 0.034 |   0.306 |    0.368 | 
     | FE_RC_2355_0        | A1 ^ -> ZN v | NOR3_X2  | 0.015 |   0.321 |    0.382 | 
     | FE_RC_2356_0        | A v -> ZN ^  | INV_X4   | 0.025 |   0.346 |    0.408 | 
     | g223579             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.361 |    0.422 | 
     | g218189             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.379 |    0.440 | 
     | cpuregs_reg[15][14] | D ^          | DFF_X1   | 0.000 |   0.379 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 159: MET Setup Check with Pin cpuregs_reg[14][14]/CK 
Endpoint:   cpuregs_reg[14][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.379
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.023 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.155 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.192 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.252 | 
     | add_1312_30_g219391 | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.216 |    0.278 | 
     | g228148             | A v -> Z v   | XOR2_X1  | 0.056 |   0.272 |    0.334 | 
     | FE_RC_2357_0        | A1 v -> ZN ^ | NOR2_X1  | 0.034 |   0.306 |    0.368 | 
     | FE_RC_2355_0        | A1 ^ -> ZN v | NOR3_X2  | 0.015 |   0.321 |    0.382 | 
     | FE_RC_2356_0        | A v -> ZN ^  | INV_X4   | 0.025 |   0.346 |    0.408 | 
     | g226243             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.361 |    0.422 | 
     | g196693             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.379 |    0.440 | 
     | cpuregs_reg[14][14] | D ^          | DFF_X1   | 0.000 |   0.379 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 160: MET Setup Check with Pin cpuregs_reg[7][14]/CK 
Endpoint:   cpuregs_reg[7][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.379
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.023 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.155 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.192 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.252 | 
     | add_1312_30_g219391 | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.216 |    0.278 | 
     | g228148             | A v -> Z v   | XOR2_X1  | 0.056 |   0.272 |    0.334 | 
     | FE_RC_2357_0        | A1 v -> ZN ^ | NOR2_X1  | 0.034 |   0.306 |    0.368 | 
     | FE_RC_2355_0        | A1 ^ -> ZN v | NOR3_X2  | 0.015 |   0.321 |    0.382 | 
     | FE_RC_2356_0        | A v -> ZN ^  | INV_X4   | 0.025 |   0.346 |    0.408 | 
     | g223922             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.361 |    0.422 | 
     | g197112             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.379 |    0.440 | 
     | cpuregs_reg[7][14]  | D ^          | DFF_X1   | 0.000 |   0.379 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 161: MET Setup Check with Pin cpuregs_reg[6][14]/CK 
Endpoint:   cpuregs_reg[6][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.379
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.023 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.155 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.192 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.252 | 
     | add_1312_30_g219391 | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.216 |    0.278 | 
     | g228148             | A v -> Z v   | XOR2_X1  | 0.056 |   0.272 |    0.334 | 
     | FE_RC_2357_0        | A1 v -> ZN ^ | NOR2_X1  | 0.034 |   0.306 |    0.368 | 
     | FE_RC_2355_0        | A1 ^ -> ZN v | NOR3_X2  | 0.015 |   0.321 |    0.382 | 
     | FE_RC_2356_0        | A v -> ZN ^  | INV_X4   | 0.025 |   0.346 |    0.408 | 
     | g223578             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.361 |    0.422 | 
     | g197232             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.379 |    0.440 | 
     | cpuregs_reg[6][14]  | D ^          | DFF_X1   | 0.000 |   0.379 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 162: MET Setup Check with Pin cpuregs_reg[15][27]/CK 
Endpoint:   cpuregs_reg[15][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.380
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.049 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.168 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.225 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.264 | 
     | FE_RC_2196_0        | A1 ^ -> ZN v | NAND3_X2  | 0.017 |   0.219 |    0.281 | 
     | FE_RC_2197_0        | A v -> ZN ^  | INV_X1    | 0.013 |   0.232 |    0.294 | 
     | g210322             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.251 |    0.313 | 
     | g221916             | A v -> ZN ^  | INV_X1    | 0.018 |   0.269 |    0.330 | 
     | FE_RC_2141_0        | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.284 |    0.345 | 
     | FE_RC_2249_0        | C1 v -> ZN ^ | AOI211_X2 | 0.049 |   0.333 |    0.394 | 
     | FE_RC_587_0         | A ^ -> ZN v  | INV_X4    | 0.019 |   0.352 |    0.413 | 
     | g215859             | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.369 |    0.431 | 
     | FE_RC_719_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.380 |    0.442 | 
     | cpuregs_reg[15][27] | D v          | DFF_X1    | 0.000 |   0.380 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 163: MET Setup Check with Pin reg_out_reg[15]/CK 
Endpoint:   reg_out_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.372
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.028 | 
     | reg_pc_reg[2]       | CK ^ -> Q v  | DFF_X1    | 0.099 |   0.064 |    0.126 | 
     | FE_OCPC167_reg_pc_2 | A v -> Z v   | BUF_X4    | 0.025 |   0.089 |    0.151 | 
     | FE_RC_178_0         | B2 v -> ZN ^ | OAI22_X1  | 0.048 |   0.137 |    0.199 | 
     | FE_RC_2352_0        | C1 ^ -> ZN v | OAI211_X2 | 0.032 |   0.169 |    0.231 | 
     | FE_RC_2343_0        | A2 v -> ZN ^ | NAND2_X2  | 0.025 |   0.195 |    0.256 | 
     | FE_RC_2342_0        | A1 ^ -> ZN v | NAND3_X4  | 0.020 |   0.215 |    0.277 | 
     | FE_OCPC396_n_19378  | A v -> ZN ^  | INV_X1    | 0.038 |   0.253 |    0.315 | 
     | FE_RC_2366_0        | C2 ^ -> ZN v | OAI221_X1 | 0.035 |   0.287 |    0.349 | 
     | add_1801_23_g978    | A v -> ZN v  | XNOR2_X1  | 0.042 |   0.329 |    0.391 | 
     | g200998             | A1 v -> ZN ^ | NAND2_X1  | 0.020 |   0.349 |    0.411 | 
     | g199797             | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.372 |    0.434 | 
     | reg_out_reg[15]     | D v          | DFF_X1    | 0.000 |   0.372 |    0.434 | 
     +-----------------------------------------------------------------------------+ 
Path 164: MET Setup Check with Pin is_alu_reg_imm_reg/CK 
Endpoint:   is_alu_reg_imm_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.437
- Arrival Time                  0.375
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]   | CK ^         |          |       |  -0.034 |    0.028 | 
     | mem_state_reg[0]   | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.142 | 
     | g197               | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.170 | 
     | FE_RC_1025_0       | A1 ^ -> ZN v | AOI22_X2 | 0.013 |   0.120 |    0.183 | 
     | g209212            | A1 v -> ZN ^ | NOR2_X2  | 0.051 |   0.171 |    0.233 | 
     | g226230            | A2 ^ -> ZN ^ | AND2_X2  | 0.059 |   0.230 |    0.293 | 
     | g222514            | A1 ^ -> ZN ^ | AND4_X1  | 0.089 |   0.320 |    0.382 | 
     | g216263            | A1 ^ -> ZN v | NAND4_X1 | 0.031 |   0.351 |    0.413 | 
     | g228222            | A v -> ZN ^  | OAI21_X1 | 0.024 |   0.375 |    0.437 | 
     | is_alu_reg_imm_reg | D ^          | DFF_X1   | 0.000 |   0.375 |    0.437 | 
     +---------------------------------------------------------------------------+ 
Path 165: MET Setup Check with Pin cpuregs_reg[15][24]/CK 
Endpoint:   cpuregs_reg[15][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.379
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.028 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.135 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.161 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.195 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.232 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.273 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.225 |    0.288 | 
     | FE_RC_2134_0        | B1 v -> ZN ^ | OAI22_X1  | 0.045 |   0.270 |    0.333 | 
     | g217924             | A1 ^ -> ZN v | OAI222_X4 | 0.083 |   0.353 |    0.416 | 
     | g215857             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.368 |    0.431 | 
     | FE_RC_2213_0        | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.379 |    0.442 | 
     | cpuregs_reg[15][24] | D v          | DFF_X1    | 0.000 |   0.379 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 166: MET Setup Check with Pin cpuregs_reg[30][24]/CK 
Endpoint:   cpuregs_reg[30][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.381
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.028 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.135 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.161 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.195 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.232 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.273 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.225 |    0.288 | 
     | FE_RC_2134_0        | B1 v -> ZN ^ | OAI22_X1  | 0.045 |   0.270 |    0.333 | 
     | g199880_dup217923   | A1 ^ -> ZN v | OAI222_X4 | 0.080 |   0.350 |    0.413 | 
     | g224446             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.365 |    0.427 | 
     | g197444             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.381 |    0.444 | 
     | cpuregs_reg[30][24] | D v          | DFF_X1    | 0.000 |   0.381 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 167: MET Setup Check with Pin cpuregs_reg[2][24]/CK 
Endpoint:   cpuregs_reg[2][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.379
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.028 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.135 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.161 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.195 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.232 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.273 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.225 |    0.288 | 
     | FE_RC_2134_0        | B1 v -> ZN ^ | OAI22_X1  | 0.045 |   0.270 |    0.333 | 
     | g217924             | A1 ^ -> ZN v | OAI222_X4 | 0.083 |   0.353 |    0.416 | 
     | g213324             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.368 |    0.431 | 
     | FE_RC_2186_0        | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.379 |    0.442 | 
     | cpuregs_reg[2][24]  | D v          | DFF_X1    | 0.000 |   0.379 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 168: MET Setup Check with Pin cpuregs_reg[26][28]/CK 
Endpoint:   cpuregs_reg[26][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.377
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]                | CK ^         |           |       |  -0.013 |    0.049 | 
     | reg_pc_reg[25]                | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.182 | 
     | add_1312_30_g7598             | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.256 | 
     | FE_OCPC343_add_1312_30_n_8747 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.225 |    0.288 | 
     | add_1312_30_g227775           | A3 ^ -> ZN v | NAND3_X2  | 0.023 |   0.248 |    0.310 | 
     | FE_RC_408_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.264 |    0.326 | 
     | FE_RC_404_0                   | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.280 |    0.342 | 
     | g199870_dup227559             | A1 v -> ZN ^ | OAI222_X4 | 0.072 |   0.352 |    0.414 | 
     | g207661                       | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.364 |    0.426 | 
     | FE_RC_759_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.377 |    0.439 | 
     | cpuregs_reg[26][28]           | D ^          | DFF_X1    | 0.000 |   0.377 |    0.439 | 
     +---------------------------------------------------------------------------------------+ 
Path 169: MET Setup Check with Pin cpuregs_reg[12][24]/CK 
Endpoint:   cpuregs_reg[12][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.382
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.028 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.135 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.161 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.195 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.233 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.273 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.225 |    0.288 | 
     | FE_RC_2134_0        | B1 v -> ZN ^ | OAI22_X1  | 0.045 |   0.270 |    0.333 | 
     | g199880_dup217923   | A1 ^ -> ZN v | OAI222_X4 | 0.080 |   0.350 |    0.413 | 
     | g213347             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.365 |    0.427 | 
     | g197620             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.382 |    0.444 | 
     | cpuregs_reg[12][24] | D v          | DFF_X1    | 0.000 |   0.382 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 170: MET Setup Check with Pin reg_out_reg[17]/CK 
Endpoint:   reg_out_reg[17]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[3]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.372
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[3] | CK ^         |           |       |  -0.032 |    0.031 | 
     | decoded_imm_reg[3] | CK ^ -> Q ^  | DFF_X2    | 0.141 |   0.109 |    0.171 | 
     | FE_RC_178_0        | A2 ^ -> ZN v | OAI22_X1  | 0.026 |   0.135 |    0.197 | 
     | FE_RC_2352_0       | C1 v -> ZN ^ | OAI211_X2 | 0.040 |   0.175 |    0.237 | 
     | FE_RC_2343_0       | A2 ^ -> ZN v | NAND2_X2  | 0.022 |   0.196 |    0.259 | 
     | FE_RC_2342_0       | A1 v -> ZN ^ | NAND3_X4  | 0.018 |   0.215 |    0.277 | 
     | add_1801_23_g1004  | A1 ^ -> ZN v | NAND2_X4  | 0.015 |   0.230 |    0.292 | 
     | add_1801_23_g993   | A1 v -> ZN v | AND2_X4   | 0.027 |   0.257 |    0.319 | 
     | add_1801_23_g971   | B1 v -> ZN ^ | OAI21_X1  | 0.037 |   0.294 |    0.357 | 
     | add_1801_23_g954   | A ^ -> ZN ^  | XNOR2_X2  | 0.042 |   0.336 |    0.398 | 
     | g200988            | A1 ^ -> ZN v | NAND2_X2  | 0.019 |   0.355 |    0.417 | 
     | g199477            | A1 v -> ZN ^ | NAND3_X4  | 0.017 |   0.372 |    0.434 | 
     | reg_out_reg[17]    | D ^          | DFF_X1    | 0.000 |   0.372 |    0.434 | 
     +----------------------------------------------------------------------------+ 
Path 171: MET Setup Check with Pin cpuregs_reg[25][24]/CK 
Endpoint:   cpuregs_reg[25][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.381
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.028 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.135 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.161 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.196 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.233 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.273 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.225 |    0.288 | 
     | FE_RC_2134_0        | B1 v -> ZN ^ | OAI22_X1  | 0.045 |   0.270 |    0.333 | 
     | g199880_dup217923   | A1 ^ -> ZN v | OAI222_X4 | 0.080 |   0.350 |    0.413 | 
     | g214783             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.365 |    0.427 | 
     | g197253             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.381 |    0.444 | 
     | cpuregs_reg[25][24] | D v          | DFF_X1    | 0.000 |   0.381 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 172: MET Setup Check with Pin cpuregs_reg[28][24]/CK 
Endpoint:   cpuregs_reg[28][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.381
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.028 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.136 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.161 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.196 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.233 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.273 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.225 |    0.288 | 
     | FE_RC_2134_0        | B1 v -> ZN ^ | OAI22_X1  | 0.045 |   0.270 |    0.333 | 
     | g199880_dup217923   | A1 ^ -> ZN v | OAI222_X4 | 0.080 |   0.350 |    0.413 | 
     | g214655             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.365 |    0.427 | 
     | g197093             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.381 |    0.444 | 
     | cpuregs_reg[28][24] | D v          | DFF_X1    | 0.000 |   0.381 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 173: MET Setup Check with Pin cpuregs_reg[19][27]/CK 
Endpoint:   cpuregs_reg[19][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.375
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.050 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.169 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.226 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.265 | 
     | FE_RC_2196_0        | A1 ^ -> ZN v | NAND3_X2  | 0.017 |   0.219 |    0.282 | 
     | FE_RC_2197_0        | A v -> ZN ^  | INV_X1    | 0.013 |   0.232 |    0.295 | 
     | g210322             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.251 |    0.314 | 
     | g221909             | B1 v -> ZN ^ | OAI221_X4 | 0.092 |   0.343 |    0.405 | 
     | g215824             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.356 |    0.419 | 
     | g218090             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.375 |    0.438 | 
     | cpuregs_reg[19][27] | D ^          | DFF_X1    | 0.000 |   0.375 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 174: MET Setup Check with Pin cpuregs_reg[11][28]/CK 
Endpoint:   cpuregs_reg[11][28]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.379
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]                | CK ^         |           |       |  -0.013 |    0.050 | 
     | reg_pc_reg[25]                | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.183 | 
     | add_1312_30_g7598             | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.256 | 
     | FE_OCPC343_add_1312_30_n_8747 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.225 |    0.288 | 
     | add_1312_30_g227775           | A3 ^ -> ZN v | NAND3_X2  | 0.023 |   0.248 |    0.311 | 
     | FE_OCPC223_n_34107            | A v -> ZN ^  | INV_X1    | 0.014 |   0.262 |    0.325 | 
     | FE_RC_405_0                   | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.273 |    0.336 | 
     | FE_RC_404_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.290 |    0.353 | 
     | g199870_dup227559             | A1 ^ -> ZN v | OAI222_X4 | 0.065 |   0.355 |    0.418 | 
     | g212892                       | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.368 |    0.431 | 
     | FE_RC_565_0                   | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.379 |    0.442 | 
     | cpuregs_reg[11][28]           | D v          | DFF_X1    | 0.000 |   0.379 |    0.442 | 
     +---------------------------------------------------------------------------------------+ 
Path 175: MET Setup Check with Pin cpuregs_reg[16][27]/CK 
Endpoint:   cpuregs_reg[16][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.374
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.050 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.169 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.227 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.265 | 
     | FE_RC_2196_0        | A1 ^ -> ZN v | NAND3_X2  | 0.017 |   0.219 |    0.282 | 
     | FE_RC_2197_0        | A v -> ZN ^  | INV_X1    | 0.013 |   0.232 |    0.295 | 
     | g210322             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.251 |    0.314 | 
     | g221909             | B1 v -> ZN ^ | OAI221_X4 | 0.092 |   0.343 |    0.406 | 
     | g213248             | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.357 |    0.420 | 
     | g196805             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.374 |    0.438 | 
     | cpuregs_reg[16][27] | D ^          | DFF_X1    | 0.000 |   0.374 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 176: MET Setup Check with Pin cpuregs_reg[24][25]/CK 
Endpoint:   cpuregs_reg[24][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.376
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]           | CK ^         |           |       |  -0.034 |    0.029 | 
     | reg_pc_reg[2]           | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.136 | 
     | FE_OCPC166_reg_pc_2     | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.162 | 
     | add_1312_30_g214985     | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.196 | 
     | g210259                 | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.233 | 
     | add_1312_30_g7582_0     | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.273 | 
     | add_1312_30_g214146_dup | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.233 |    0.296 | 
     | FE_RC_2090_0            | A1 v -> ZN ^ | NAND2_X2  | 0.021 |   0.254 |    0.317 | 
     | FE_RC_2418_0            | A1 ^ -> ZN v | NAND2_X2  | 0.013 |   0.267 |    0.330 | 
     | g217917_dup             | A1 v -> ZN ^ | OAI222_X4 | 0.076 |   0.343 |    0.406 | 
     | g221840                 | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.357 |    0.420 | 
     | g197216                 | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.376 |    0.440 | 
     | cpuregs_reg[24][25]     | D ^          | DFF_X1    | 0.000 |   0.376 |    0.440 | 
     +---------------------------------------------------------------------------------+ 
Path 177: MET Setup Check with Pin count_cycle_reg[22]/CK 
Endpoint:   count_cycle_reg[22]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[13]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.375
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[13]     | CK ^         |          |       |  -0.034 |    0.029 | 
     | count_cycle_reg[13]     | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.139 | 
     | inc_add_1428_40_g1257   | A4 ^ -> ZN v | NAND4_X1 | 0.032 |   0.107 |    0.170 | 
     | inc_add_1428_40_g224274 | A2 v -> ZN ^ | NOR2_X1  | 0.044 |   0.151 |    0.214 | 
     | inc_add_1428_40_g210388 | A2 ^ -> ZN ^ | AND3_X1  | 0.104 |   0.254 |    0.318 | 
     | g210392                 | A1 ^ -> ZN ^ | AND2_X1  | 0.045 |   0.300 |    0.363 | 
     | inc_add_1428_40_g210391 | A ^ -> Z ^   | XOR2_X1  | 0.043 |   0.343 |    0.406 | 
     | g201143                 | A1 ^ -> ZN ^ | AND2_X1  | 0.032 |   0.375 |    0.438 | 
     | count_cycle_reg[22]     | D ^          | DFF_X1   | 0.000 |   0.375 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 178: MET Setup Check with Pin count_cycle_reg[18]/CK 
Endpoint:   count_cycle_reg[18]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[13]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.375
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[13]     | CK ^         |          |       |  -0.034 |    0.029 | 
     | count_cycle_reg[13]     | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.139 | 
     | inc_add_1428_40_g1257   | A4 ^ -> ZN v | NAND4_X1 | 0.032 |   0.107 |    0.170 | 
     | inc_add_1428_40_g224274 | A2 v -> ZN ^ | NOR2_X1  | 0.044 |   0.151 |    0.214 | 
     | inc_add_1428_40_g210388 | A2 ^ -> ZN ^ | AND3_X1  | 0.104 |   0.254 |    0.318 | 
     | g209866                 | A1 ^ -> ZN ^ | AND2_X1  | 0.045 |   0.300 |    0.363 | 
     | inc_add_1428_40_g1135   | A ^ -> Z ^   | XOR2_X1  | 0.043 |   0.343 |    0.406 | 
     | g201154                 | A1 ^ -> ZN ^ | AND2_X1  | 0.032 |   0.375 |    0.438 | 
     | count_cycle_reg[18]     | D ^          | DFF_X1   | 0.000 |   0.375 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 179: MET Setup Check with Pin cpuregs_reg[27][23]/CK 
Endpoint:   cpuregs_reg[27][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[18]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.378
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[18]       | CK ^         |           |       |  -0.013 |    0.050 | 
     | reg_pc_reg[18]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.093 |    0.157 | 
     | FE_OCPC216_reg_pc_18 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.126 |    0.189 | 
     | FE_RC_2307_0         | A1 ^ -> ZN ^ | AND4_X2   | 0.052 |   0.178 |    0.242 | 
     | add_1312_30_g7589    | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.219 |    0.283 | 
     | add_1312_30_g7569    | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.236 |    0.300 | 
     | FE_RC_2336_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.251 |    0.314 | 
     | FE_RC_2335_0         | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.274 |    0.338 | 
     | g226492              | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.353 |    0.416 | 
     | g221895              | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.366 |    0.429 | 
     | FE_RC_745_0          | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.378 |    0.441 | 
     | cpuregs_reg[27][23]  | D ^          | DFF_X1    | 0.000 |   0.378 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 180: MET Setup Check with Pin cpuregs_reg[22][27]/CK 
Endpoint:   cpuregs_reg[22][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.374
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.051 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.170 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.227 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.266 | 
     | FE_RC_2196_0        | A1 ^ -> ZN v | NAND3_X2  | 0.017 |   0.219 |    0.283 | 
     | FE_RC_2197_0        | A v -> ZN ^  | INV_X1    | 0.013 |   0.232 |    0.296 | 
     | g210322             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.251 |    0.315 | 
     | g221909             | B1 v -> ZN ^ | OAI221_X4 | 0.092 |   0.343 |    0.406 | 
     | g213246             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.356 |    0.420 | 
     | g218290             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.374 |    0.438 | 
     | cpuregs_reg[22][27] | D ^          | DFF_X1    | 0.000 |   0.374 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 181: MET Setup Check with Pin cpuregs_reg[13][27]/CK 
Endpoint:   cpuregs_reg[13][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.470
- Arrival Time                  0.406
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.051 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.170 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.228 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.266 | 
     | FE_RC_2196_0        | A1 ^ -> ZN v | NAND3_X2  | 0.017 |   0.219 |    0.283 | 
     | FE_RC_2197_0        | A v -> ZN ^  | INV_X1    | 0.013 |   0.232 |    0.296 | 
     | g210322             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.251 |    0.315 | 
     | g221916             | A v -> ZN ^  | INV_X1    | 0.018 |   0.269 |    0.333 | 
     | FE_RC_2141_0        | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.284 |    0.348 | 
     | FE_RC_2249_0        | C1 v -> ZN ^ | AOI211_X2 | 0.049 |   0.333 |    0.397 | 
     | FE_RC_587_0         | A ^ -> ZN v  | INV_X4    | 0.019 |   0.352 |    0.416 | 
     | FE_OCPC346_n_23759  | A v -> Z v   | BUF_X4    | 0.028 |   0.380 |    0.444 | 
     | g213266             | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.395 |    0.459 | 
     | FE_RC_603_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.406 |    0.470 | 
     | cpuregs_reg[13][27] | D v          | DFF_X1    | 0.000 |   0.406 |    0.470 | 
     +-----------------------------------------------------------------------------+ 
Path 182: MET Setup Check with Pin cpuregs_reg[27][20]/CK 
Endpoint:   cpuregs_reg[27][20]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.375
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.030 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.137 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.163 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.197 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.234 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.271 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.293 | 
     | FE_RC_2137_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.332 | 
     | g223603             | A1 ^ -> ZN v | OAI222_X4 | 0.076 |   0.344 |    0.409 | 
     | g223612             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.359 |    0.423 | 
     | g196710             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.375 |    0.439 | 
     | cpuregs_reg[27][20] | D v          | DFF_X1    | 0.000 |   0.375 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 183: MET Setup Check with Pin cpuregs_reg[17][27]/CK 
Endpoint:   cpuregs_reg[17][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.401
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.051 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.170 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.228 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.267 | 
     | FE_RC_2196_0        | A1 ^ -> ZN v | NAND3_X2  | 0.017 |   0.219 |    0.284 | 
     | FE_RC_2197_0        | A v -> ZN ^  | INV_X1    | 0.013 |   0.232 |    0.296 | 
     | g210322             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.251 |    0.315 | 
     | g221909             | B1 v -> ZN ^ | OAI221_X4 | 0.092 |   0.343 |    0.407 | 
     | FE_OCPC417_n_28046  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.369 |    0.433 | 
     | g213250             | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.383 |    0.447 | 
     | g196858             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.401 |    0.465 | 
     | cpuregs_reg[17][27] | D ^          | DFF_X1    | 0.000 |   0.401 |    0.465 | 
     +-----------------------------------------------------------------------------+ 
Path 184: MET Setup Check with Pin cpuregs_reg[18][12]/CK 
Endpoint:   cpuregs_reg[18][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.377
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.030 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.137 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.163 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.189 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.223 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.244 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.261 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.275 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.247 |    0.312 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.266 |    0.330 | 
     | g223236             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.342 |    0.407 | 
     | g223239             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.360 |    0.424 | 
     | g196889             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.377 |    0.441 | 
     | cpuregs_reg[18][12] | D v          | DFF_X1    | 0.000 |   0.377 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 185: MET Setup Check with Pin cpuregs_reg[28][20]/CK 
Endpoint:   cpuregs_reg[28][20]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.376
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.030 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.137 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.163 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.198 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.235 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.272 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.294 | 
     | FE_RC_2137_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.333 | 
     | g217928_dup         | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.410 | 
     | g223621             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.359 |    0.424 | 
     | g197538             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.441 | 
     | cpuregs_reg[28][20] | D v          | DFF_X1    | 0.000 |   0.376 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 186: MET Setup Check with Pin cpuregs_reg[11][20]/CK 
Endpoint:   cpuregs_reg[11][20]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.376
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.030 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.137 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.163 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.198 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.235 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.272 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.294 | 
     | FE_RC_2137_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.333 | 
     | g217928_dup         | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.410 | 
     | g223625             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.359 |    0.424 | 
     | g197576             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.441 | 
     | cpuregs_reg[11][20] | D v          | DFF_X1    | 0.000 |   0.376 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 187: MET Setup Check with Pin cpuregs_reg[21][12]/CK 
Endpoint:   cpuregs_reg[21][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.377
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.030 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.137 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.163 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.189 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.224 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.244 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.261 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.275 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.247 |    0.312 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.266 |    0.331 | 
     | g223236             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.342 |    0.407 | 
     | g223251             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.360 |    0.424 | 
     | g197042             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.377 |    0.441 | 
     | cpuregs_reg[21][12] | D v          | DFF_X1    | 0.000 |   0.377 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 188: MET Setup Check with Pin cpuregs_reg[19][21]/CK 
Endpoint:   cpuregs_reg[19][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.374
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.031 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.138 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.164 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.198 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.235 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.272 | 
     | add_1312_30_g7570   | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.229 |    0.294 | 
     | FE_RC_2296_0        | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.246 |    0.311 | 
     | FE_RC_2295_0        | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.270 |    0.335 | 
     | g226468             | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.348 |    0.413 | 
     | g221855             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.361 |    0.426 | 
     | FE_RC_528_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.374 |    0.439 | 
     | cpuregs_reg[19][21] | D ^          | DFF_X1    | 0.000 |   0.374 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 189: MET Setup Check with Pin cpuregs_reg[27][12]/CK 
Endpoint:   cpuregs_reg[27][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.376
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.031 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.138 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.164 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.189 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.224 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.245 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.262 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.275 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.247 |    0.312 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.266 |    0.331 | 
     | g217922_dup226442   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.342 |    0.407 | 
     | g223256             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.359 |    0.424 | 
     | g197234             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.441 | 
     | cpuregs_reg[27][12] | D v          | DFF_X1    | 0.000 |   0.376 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 190: MET Setup Check with Pin cpuregs_reg[18][21]/CK 
Endpoint:   cpuregs_reg[18][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.374
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.031 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.138 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.164 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.198 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.235 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.272 | 
     | add_1312_30_g7570   | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.229 |    0.294 | 
     | FE_RC_2296_0        | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.246 |    0.311 | 
     | FE_RC_2295_0        | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.270 |    0.335 | 
     | g226468             | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.348 |    0.413 | 
     | g221852             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.361 |    0.426 | 
     | FE_RC_620_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.374 |    0.439 | 
     | cpuregs_reg[18][21] | D ^          | DFF_X1    | 0.000 |   0.374 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 191: MET Setup Check with Pin cpuregs_reg[19][20]/CK 
Endpoint:   cpuregs_reg[19][20]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.376
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.031 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.138 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.164 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.198 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.235 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.273 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.294 | 
     | FE_RC_2137_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.333 | 
     | g223603             | A1 ^ -> ZN v | OAI222_X4 | 0.076 |   0.344 |    0.410 | 
     | g223616             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.359 |    0.424 | 
     | g218082             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.441 | 
     | cpuregs_reg[19][20] | D v          | DFF_X1    | 0.000 |   0.376 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 192: MET Setup Check with Pin cpuregs_reg[24][12]/CK 
Endpoint:   cpuregs_reg[24][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.377
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.031 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.138 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.164 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.189 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.224 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.245 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.262 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.275 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.247 |    0.312 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.266 |    0.331 | 
     | g223236             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.342 |    0.408 | 
     | g223249             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.360 |    0.425 | 
     | g197201             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.377 |    0.442 | 
     | cpuregs_reg[24][12] | D v          | DFF_X1    | 0.000 |   0.377 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 193: MET Setup Check with Pin cpuregs_reg[12][27]/CK 
Endpoint:   cpuregs_reg[12][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.400
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.052 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.171 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.229 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.267 | 
     | FE_RC_2196_0        | A1 ^ -> ZN v | NAND3_X2  | 0.017 |   0.219 |    0.284 | 
     | FE_RC_2197_0        | A v -> ZN ^  | INV_X1    | 0.013 |   0.232 |    0.297 | 
     | g210322             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.251 |    0.316 | 
     | g221909             | B1 v -> ZN ^ | OAI221_X4 | 0.092 |   0.343 |    0.408 | 
     | FE_OCPC417_n_28046  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.369 |    0.434 | 
     | g213259             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.382 |    0.447 | 
     | g196624             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.400 |    0.465 | 
     | cpuregs_reg[12][27] | D ^          | DFF_X1    | 0.000 |   0.400 |    0.465 | 
     +-----------------------------------------------------------------------------+ 
Path 194: MET Setup Check with Pin cpuregs_reg[8][27]/CK 
Endpoint:   cpuregs_reg[8][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.400
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.052 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.171 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.229 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.267 | 
     | FE_RC_2196_0        | A1 ^ -> ZN v | NAND3_X2  | 0.017 |   0.219 |    0.284 | 
     | FE_RC_2197_0        | A v -> ZN ^  | INV_X1    | 0.013 |   0.232 |    0.297 | 
     | g210322             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.251 |    0.316 | 
     | g221909             | B1 v -> ZN ^ | OAI221_X4 | 0.092 |   0.343 |    0.408 | 
     | FE_OCPC417_n_28046  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.369 |    0.434 | 
     | g213247             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.382 |    0.447 | 
     | g197422             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.400 |    0.465 | 
     | cpuregs_reg[8][27]  | D ^          | DFF_X1    | 0.000 |   0.400 |    0.465 | 
     +-----------------------------------------------------------------------------+ 
Path 195: MET Setup Check with Pin cpuregs_reg[27][27]/CK 
Endpoint:   cpuregs_reg[27][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.374
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.052 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.171 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.229 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.267 | 
     | FE_RC_2196_0        | A1 ^ -> ZN v | NAND3_X2  | 0.017 |   0.219 |    0.284 | 
     | FE_RC_2197_0        | A v -> ZN ^  | INV_X1    | 0.013 |   0.232 |    0.297 | 
     | g210322             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.251 |    0.316 | 
     | g221909             | B1 v -> ZN ^ | OAI221_X4 | 0.092 |   0.343 |    0.408 | 
     | g213254             | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.357 |    0.422 | 
     | g197329             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.374 |    0.440 | 
     | cpuregs_reg[27][27] | D ^          | DFF_X1    | 0.000 |   0.374 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 196: MET Setup Check with Pin cpuregs_reg[10][24]/CK 
Endpoint:   cpuregs_reg[10][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.377
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.031 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.138 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.164 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.198 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.235 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.275 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.225 |    0.291 | 
     | FE_RC_2134_0        | B1 v -> ZN ^ | OAI22_X1  | 0.045 |   0.270 |    0.335 | 
     | g217924             | A1 ^ -> ZN v | OAI222_X4 | 0.083 |   0.353 |    0.418 | 
     | g213326             | A1 v -> ZN ^ | NAND2_X2  | 0.013 |   0.366 |    0.431 | 
     | FE_RC_2211_0        | A1 ^ -> ZN v | NAND2_X1  | 0.010 |   0.377 |    0.442 | 
     | cpuregs_reg[10][24] | D v          | DFF_X1    | 0.000 |   0.377 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 197: MET Setup Check with Pin cpuregs_reg[19][24]/CK 
Endpoint:   cpuregs_reg[19][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.445
- Arrival Time                  0.380
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.031 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.138 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.164 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.198 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.235 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.276 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.225 |    0.291 | 
     | FE_RC_2134_0        | B1 v -> ZN ^ | OAI22_X1  | 0.045 |   0.270 |    0.336 | 
     | g217924             | A1 ^ -> ZN v | OAI222_X4 | 0.083 |   0.353 |    0.419 | 
     | g215822             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.368 |    0.434 | 
     | FE_RC_437_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.380 |    0.445 | 
     | cpuregs_reg[19][24] | D v          | DFF_X1    | 0.000 |   0.380 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 198: MET Setup Check with Pin cpuregs_reg[9][24]/CK 
Endpoint:   cpuregs_reg[9][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.445
- Arrival Time                  0.380
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.031 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.138 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.164 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.198 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.235 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.276 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.225 |    0.291 | 
     | FE_RC_2134_0        | B1 v -> ZN ^ | OAI22_X1  | 0.045 |   0.270 |    0.336 | 
     | g217924             | A1 ^ -> ZN v | OAI222_X4 | 0.083 |   0.353 |    0.419 | 
     | g213330             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.368 |    0.434 | 
     | FE_RC_2288_0        | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.380 |    0.445 | 
     | cpuregs_reg[9][24]  | D v          | DFF_X1    | 0.000 |   0.380 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 199: MET Setup Check with Pin cpuregs_reg[8][24]/CK 
Endpoint:   cpuregs_reg[8][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.445
- Arrival Time                  0.380
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.031 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.138 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.164 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.198 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.235 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.276 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.225 |    0.291 | 
     | FE_RC_2134_0        | B1 v -> ZN ^ | OAI22_X1  | 0.045 |   0.270 |    0.336 | 
     | g217924             | A1 ^ -> ZN v | OAI222_X4 | 0.083 |   0.353 |    0.419 | 
     | g213320             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.368 |    0.434 | 
     | FE_RC_2259_0        | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.380 |    0.445 | 
     | cpuregs_reg[8][24]  | D v          | DFF_X1    | 0.000 |   0.380 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 200: MET Setup Check with Pin cpuregs_reg[31][20]/CK 
Endpoint:   cpuregs_reg[31][20]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.375
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.031 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.138 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.164 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.198 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.235 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.273 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.294 | 
     | FE_RC_2137_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.333 | 
     | g223603             | A1 ^ -> ZN v | OAI222_X4 | 0.076 |   0.344 |    0.410 | 
     | g223614             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.359 |    0.424 | 
     | g215721             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.375 |    0.441 | 
     | cpuregs_reg[31][20] | D v          | DFF_X1    | 0.000 |   0.375 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 201: MET Setup Check with Pin cpuregs_reg[15][20]/CK 
Endpoint:   cpuregs_reg[15][20]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.375
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.031 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.138 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.164 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.198 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.235 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.273 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.294 | 
     | FE_RC_2137_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.333 | 
     | g223603             | A1 ^ -> ZN v | OAI222_X4 | 0.076 |   0.344 |    0.410 | 
     | g223615             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.359 |    0.424 | 
     | g218190             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.375 |    0.441 | 
     | cpuregs_reg[15][20] | D v          | DFF_X1    | 0.000 |   0.375 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 202: MET Setup Check with Pin cpuregs_reg[13][18]/CK 
Endpoint:   cpuregs_reg[13][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.376
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.031 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.138 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.164 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.198 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.235 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.273 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.294 | 
     | FE_RC_2292_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.333 | 
     | g217934_dup226434   | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.410 | 
     | g223666             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.359 |    0.424 | 
     | g196656             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.441 | 
     | cpuregs_reg[13][18] | D v          | DFF_X1    | 0.000 |   0.376 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 203: MET Setup Check with Pin cpuregs_reg[13][12]/CK 
Endpoint:   cpuregs_reg[13][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.376
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.031 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.138 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.164 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.189 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.224 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.245 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.262 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.276 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.247 |    0.312 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.266 |    0.331 | 
     | g217922_dup226442   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.342 |    0.407 | 
     | g223254             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.359 |    0.424 | 
     | g196648             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.441 | 
     | cpuregs_reg[13][12] | D v          | DFF_X1    | 0.000 |   0.376 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 204: MET Setup Check with Pin cpuregs_reg[7][20]/CK 
Endpoint:   cpuregs_reg[7][20]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.375
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.031 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.138 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.164 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.198 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.235 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.273 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.294 | 
     | FE_RC_2137_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.334 | 
     | g223603             | A1 ^ -> ZN v | OAI222_X4 | 0.076 |   0.344 |    0.410 | 
     | g223921             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.359 |    0.424 | 
     | g197518             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.375 |    0.441 | 
     | cpuregs_reg[7][20]  | D v          | DFF_X1    | 0.000 |   0.375 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 205: MET Setup Check with Pin cpuregs_reg[18][24]/CK 
Endpoint:   cpuregs_reg[18][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.445
- Arrival Time                  0.380
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.031 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.138 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.164 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.198 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.235 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.276 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.225 |    0.291 | 
     | FE_RC_2134_0        | B1 v -> ZN ^ | OAI22_X1  | 0.045 |   0.270 |    0.336 | 
     | g217924             | A1 ^ -> ZN v | OAI222_X4 | 0.083 |   0.353 |    0.419 | 
     | g218356             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.368 |    0.434 | 
     | FE_RC_2217_0        | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.380 |    0.445 | 
     | cpuregs_reg[18][24] | D v          | DFF_X1    | 0.000 |   0.380 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 206: MET Setup Check with Pin cpuregs_reg[2][27]/CK 
Endpoint:   cpuregs_reg[2][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.400
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.052 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.171 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.229 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.267 | 
     | FE_RC_2196_0        | A1 ^ -> ZN v | NAND3_X2  | 0.017 |   0.219 |    0.285 | 
     | FE_RC_2197_0        | A v -> ZN ^  | INV_X1    | 0.013 |   0.232 |    0.297 | 
     | g210322             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.251 |    0.316 | 
     | g221909             | B1 v -> ZN ^ | OAI221_X4 | 0.092 |   0.343 |    0.408 | 
     | FE_OCPC417_n_28046  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.369 |    0.434 | 
     | g213251             | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.383 |    0.448 | 
     | g196880             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.400 |    0.465 | 
     | cpuregs_reg[2][27]  | D ^          | DFF_X1    | 0.000 |   0.400 |    0.465 | 
     +-----------------------------------------------------------------------------+ 
Path 207: MET Setup Check with Pin cpuregs_reg[31][24]/CK 
Endpoint:   cpuregs_reg[31][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.445
- Arrival Time                  0.379
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.031 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.138 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.164 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.198 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.236 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.276 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.225 |    0.291 | 
     | FE_RC_2134_0        | B1 v -> ZN ^ | OAI22_X1  | 0.045 |   0.270 |    0.336 | 
     | g217924             | A1 ^ -> ZN v | OAI222_X4 | 0.083 |   0.353 |    0.419 | 
     | g213316             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.368 |    0.434 | 
     | FE_RC_2225_0        | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.379 |    0.445 | 
     | cpuregs_reg[31][24] | D v          | DFF_X1    | 0.000 |   0.379 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 208: MET Setup Check with Pin cpuregs_reg[23][24]/CK 
Endpoint:   cpuregs_reg[23][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.445
- Arrival Time                  0.379
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.031 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.138 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.164 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.198 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.236 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.276 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.225 |    0.291 | 
     | FE_RC_2134_0        | B1 v -> ZN ^ | OAI22_X1  | 0.045 |   0.270 |    0.336 | 
     | g217924             | A1 ^ -> ZN v | OAI222_X4 | 0.083 |   0.353 |    0.419 | 
     | g213333             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.368 |    0.434 | 
     | FE_RC_2329_0        | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.379 |    0.445 | 
     | cpuregs_reg[23][24] | D v          | DFF_X1    | 0.000 |   0.379 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 209: MET Setup Check with Pin cpuregs_reg[17][24]/CK 
Endpoint:   cpuregs_reg[17][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.445
- Arrival Time                  0.379
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.031 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.138 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.164 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.198 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.236 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.276 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.225 |    0.291 | 
     | FE_RC_2134_0        | B1 v -> ZN ^ | OAI22_X1  | 0.045 |   0.270 |    0.336 | 
     | g217924             | A1 ^ -> ZN v | OAI222_X4 | 0.083 |   0.353 |    0.419 | 
     | g213323             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.368 |    0.434 | 
     | FE_RC_2263_0        | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.379 |    0.445 | 
     | cpuregs_reg[17][24] | D v          | DFF_X1    | 0.000 |   0.379 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 210: MET Setup Check with Pin cpuregs_reg[6][24]/CK 
Endpoint:   cpuregs_reg[6][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.445
- Arrival Time                  0.379
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.031 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.138 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.164 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.198 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.236 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.276 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.225 |    0.291 | 
     | FE_RC_2134_0        | B1 v -> ZN ^ | OAI22_X1  | 0.045 |   0.270 |    0.336 | 
     | g217924             | A1 ^ -> ZN v | OAI222_X4 | 0.083 |   0.353 |    0.419 | 
     | g213332             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.368 |    0.434 | 
     | FE_RC_2265_0        | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.379 |    0.445 | 
     | cpuregs_reg[6][24]  | D v          | DFF_X1    | 0.000 |   0.379 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 211: MET Setup Check with Pin cpuregs_reg[29][24]/CK 
Endpoint:   cpuregs_reg[29][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.445
- Arrival Time                  0.379
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.031 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.138 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.164 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.199 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.236 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.276 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.225 |    0.291 | 
     | FE_RC_2134_0        | B1 v -> ZN ^ | OAI22_X1  | 0.045 |   0.270 |    0.336 | 
     | g217924             | A1 ^ -> ZN v | OAI222_X4 | 0.083 |   0.353 |    0.419 | 
     | g213322             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.368 |    0.434 | 
     | FE_RC_2261_0        | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.379 |    0.445 | 
     | cpuregs_reg[29][24] | D v          | DFF_X1    | 0.000 |   0.379 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 212: MET Setup Check with Pin cpuregs_reg[27][24]/CK 
Endpoint:   cpuregs_reg[27][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.445
- Arrival Time                  0.379
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.031 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.138 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.164 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.199 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.236 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.276 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.225 |    0.291 | 
     | FE_RC_2134_0        | B1 v -> ZN ^ | OAI22_X1  | 0.045 |   0.270 |    0.336 | 
     | g217924             | A1 ^ -> ZN v | OAI222_X4 | 0.083 |   0.353 |    0.419 | 
     | g213327             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.368 |    0.434 | 
     | FE_RC_2221_0        | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.379 |    0.445 | 
     | cpuregs_reg[27][24] | D v          | DFF_X1    | 0.000 |   0.379 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 213: MET Setup Check with Pin cpuregs_reg[22][24]/CK 
Endpoint:   cpuregs_reg[22][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.445
- Arrival Time                  0.379
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.031 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.138 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.164 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.199 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.236 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.276 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.225 |    0.291 | 
     | FE_RC_2134_0        | B1 v -> ZN ^ | OAI22_X1  | 0.045 |   0.270 |    0.336 | 
     | g217924             | A1 ^ -> ZN v | OAI222_X4 | 0.083 |   0.353 |    0.419 | 
     | g213319             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.368 |    0.434 | 
     | FE_RC_2231_0        | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.379 |    0.445 | 
     | cpuregs_reg[22][24] | D v          | DFF_X1    | 0.000 |   0.379 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 214: MET Setup Check with Pin cpuregs_reg[16][24]/CK 
Endpoint:   cpuregs_reg[16][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.445
- Arrival Time                  0.379
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.031 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.138 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.164 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.199 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.236 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.276 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.225 |    0.291 | 
     | FE_RC_2134_0        | B1 v -> ZN ^ | OAI22_X1  | 0.045 |   0.270 |    0.336 | 
     | g217924             | A1 ^ -> ZN v | OAI222_X4 | 0.083 |   0.353 |    0.419 | 
     | g213321             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.368 |    0.434 | 
     | FE_RC_2215_0        | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.379 |    0.445 | 
     | cpuregs_reg[16][24] | D v          | DFF_X1    | 0.000 |   0.379 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 215: MET Setup Check with Pin cpuregs_reg[11][24]/CK 
Endpoint:   cpuregs_reg[11][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.445
- Arrival Time                  0.379
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.031 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.138 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.164 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.199 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.236 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.276 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.225 |    0.291 | 
     | FE_RC_2134_0        | B1 v -> ZN ^ | OAI22_X1  | 0.045 |   0.270 |    0.336 | 
     | g217924             | A1 ^ -> ZN v | OAI222_X4 | 0.083 |   0.353 |    0.419 | 
     | g213325             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.368 |    0.434 | 
     | FE_RC_2219_0        | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.379 |    0.445 | 
     | cpuregs_reg[11][24] | D v          | DFF_X1    | 0.000 |   0.379 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 216: MET Setup Check with Pin cpuregs_reg[20][12]/CK 
Endpoint:   cpuregs_reg[20][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.377
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.031 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.139 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.164 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.190 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.225 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.246 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.262 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.276 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.247 |    0.313 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.266 |    0.332 | 
     | g223236             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.342 |    0.408 | 
     | g223240             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.360 |    0.426 | 
     | g196992             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.377 |    0.442 | 
     | cpuregs_reg[20][12] | D v          | DFF_X1    | 0.000 |   0.377 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 217: MET Setup Check with Pin cpuregs_reg[11][12]/CK 
Endpoint:   cpuregs_reg[11][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.377
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.031 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.139 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.164 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.190 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.225 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.246 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.262 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.276 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.247 |    0.313 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.266 |    0.332 | 
     | g223236             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.342 |    0.408 | 
     | g223250             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.360 |    0.426 | 
     | g197567             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.377 |    0.442 | 
     | cpuregs_reg[11][12] | D v          | DFF_X1    | 0.000 |   0.377 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 218: MET Setup Check with Pin cpuregs_reg[9][12]/CK 
Endpoint:   cpuregs_reg[9][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.377
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.031 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.139 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.164 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.190 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.225 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.246 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.262 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.276 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.247 |    0.313 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.266 |    0.332 | 
     | g223236             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.342 |    0.408 | 
     | g223244             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.360 |    0.426 | 
     | g197475             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.377 |    0.442 | 
     | cpuregs_reg[9][12]  | D v          | DFF_X1    | 0.000 |   0.377 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 219: MET Setup Check with Pin cpuregs_reg[2][12]/CK 
Endpoint:   cpuregs_reg[2][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.377
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.031 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.139 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.164 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.190 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.225 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.246 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.262 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.276 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.247 |    0.313 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.266 |    0.332 | 
     | g223236             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.342 |    0.408 | 
     | g223248             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.360 |    0.426 | 
     | g196829             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.377 |    0.442 | 
     | cpuregs_reg[2][12]  | D v          | DFF_X1    | 0.000 |   0.377 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 220: MET Setup Check with Pin cpuregs_reg[15][21]/CK 
Endpoint:   cpuregs_reg[15][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.373
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.032 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.139 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.165 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.199 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.236 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.273 | 
     | add_1312_30_g7570   | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.229 |    0.295 | 
     | FE_RC_2296_0        | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.246 |    0.312 | 
     | FE_RC_2295_0        | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.270 |    0.336 | 
     | g226468             | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.348 |    0.414 | 
     | g221854             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.361 |    0.427 | 
     | FE_RC_622_0         | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.373 |    0.439 | 
     | cpuregs_reg[15][21] | D ^          | DFF_X1    | 0.000 |   0.373 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 221: MET Setup Check with Pin cpuregs_reg[7][21]/CK 
Endpoint:   cpuregs_reg[7][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.373
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.032 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.139 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.165 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.199 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.236 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.273 | 
     | add_1312_30_g7570   | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.229 |    0.295 | 
     | FE_RC_2296_0        | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.246 |    0.312 | 
     | FE_RC_2295_0        | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.270 |    0.336 | 
     | g226468             | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.348 |    0.414 | 
     | g223931             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.361 |    0.427 | 
     | FE_RC_755_0         | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.373 |    0.439 | 
     | cpuregs_reg[7][21]  | D ^          | DFF_X1    | 0.000 |   0.373 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 222: MET Setup Check with Pin cpuregs_reg[12][12]/CK 
Endpoint:   cpuregs_reg[12][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.376
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.032 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.139 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.165 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.190 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.225 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.246 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.263 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.276 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.247 |    0.313 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.266 |    0.332 | 
     | g217922_dup226442   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.342 |    0.408 | 
     | g223257             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.359 |    0.425 | 
     | g210627             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.442 | 
     | cpuregs_reg[12][12] | D v          | DFF_X1    | 0.000 |   0.376 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 223: MET Setup Check with Pin cpuregs_reg[1][18]/CK 
Endpoint:   cpuregs_reg[1][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.377
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.032 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.139 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.165 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.199 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.236 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.273 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.295 | 
     | FE_RC_2292_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.334 | 
     | g223639             | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.411 | 
     | g223648             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.360 |    0.426 | 
     | g196714             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.377 |    0.443 | 
     | cpuregs_reg[1][18]  | D v          | DFF_X1    | 0.000 |   0.377 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 224: MET Setup Check with Pin cpuregs_reg[28][12]/CK 
Endpoint:   cpuregs_reg[28][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.376
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.032 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.139 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.165 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.190 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.225 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.246 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.263 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.276 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.247 |    0.313 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.266 |    0.332 | 
     | g223236             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.342 |    0.408 | 
     | g226098             | A1 v -> ZN ^ | NAND3_X1  | 0.016 |   0.359 |    0.425 | 
     | g214653             | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.376 |    0.442 | 
     | cpuregs_reg[28][12] | D v          | DFF_X1    | 0.000 |   0.376 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 225: MET Setup Check with Pin cpuregs_reg[4][12]/CK 
Endpoint:   cpuregs_reg[4][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.376
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.032 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.139 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.165 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.190 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.225 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.246 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.263 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.276 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.247 |    0.313 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.266 |    0.332 | 
     | g217922_dup226442   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.342 |    0.408 | 
     | g223259             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.359 |    0.425 | 
     | g210555             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.442 | 
     | cpuregs_reg[4][12]  | D v          | DFF_X1    | 0.000 |   0.376 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 226: MET Setup Check with Pin cpuregs_reg[9][29]/CK 
Endpoint:   cpuregs_reg[9][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.435
- Arrival Time                  0.369
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[25]     | CK ^         |          |       |  -0.013 |    0.053 | 
     | reg_pc_reg[25]     | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.120 |    0.186 | 
     | add_1312_30_g7598  | A1 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.193 |    0.259 | 
     | FE_RC_393_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.202 |    0.268 | 
     | FE_RC_392_0        | A1 v -> ZN ^ | NOR2_X2  | 0.018 |   0.220 |    0.286 | 
     | FE_RC_391_0        | A3 ^ -> ZN v | NAND3_X1 | 0.023 |   0.243 |    0.309 | 
     | g17                | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.284 |    0.350 | 
     | FE_RC_2078_0       | A v -> ZN ^  | INV_X1   | 0.018 |   0.302 |    0.368 | 
     | FE_RC_2077_0       | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.318 |    0.384 | 
     | FE_RC_2076_0       | A1 v -> ZN ^ | NAND3_X4 | 0.017 |   0.335 |    0.401 | 
     | FE_OCPC184_n_27473 | A ^ -> ZN v  | INV_X1   | 0.011 |   0.346 |    0.412 | 
     | FE_RC_2341_0       | A1 v -> ZN ^ | OAI22_X1 | 0.023 |   0.369 |    0.435 | 
     | cpuregs_reg[9][29] | D ^          | DFF_X1   | 0.000 |   0.369 |    0.435 | 
     +---------------------------------------------------------------------------+ 
Path 227: MET Setup Check with Pin cpuregs_reg[8][29]/CK 
Endpoint:   cpuregs_reg[8][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.435
- Arrival Time                  0.369
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[25]     | CK ^         |          |       |  -0.013 |    0.053 | 
     | reg_pc_reg[25]     | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.120 |    0.186 | 
     | add_1312_30_g7598  | A1 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.193 |    0.259 | 
     | FE_RC_393_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.202 |    0.268 | 
     | FE_RC_392_0        | A1 v -> ZN ^ | NOR2_X2  | 0.018 |   0.220 |    0.286 | 
     | FE_RC_391_0        | A3 ^ -> ZN v | NAND3_X1 | 0.023 |   0.243 |    0.309 | 
     | g17                | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.284 |    0.350 | 
     | FE_RC_2078_0       | A v -> ZN ^  | INV_X1   | 0.018 |   0.302 |    0.368 | 
     | FE_RC_2077_0       | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.318 |    0.384 | 
     | FE_RC_2076_0       | A1 v -> ZN ^ | NAND3_X4 | 0.017 |   0.335 |    0.401 | 
     | FE_OCPC184_n_27473 | A ^ -> ZN v  | INV_X1   | 0.011 |   0.346 |    0.412 | 
     | FE_RC_412_0        | A1 v -> ZN ^ | OAI22_X1 | 0.023 |   0.369 |    0.435 | 
     | cpuregs_reg[8][29] | D ^          | DFF_X1   | 0.000 |   0.369 |    0.435 | 
     +---------------------------------------------------------------------------+ 
Path 228: MET Setup Check with Pin cpuregs_reg[30][17]/CK 
Endpoint:   cpuregs_reg[30][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.373
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.034 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.136 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.172 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.193 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.250 | 
     | g219696             | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.303 | 
     | g227806             | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.276 |    0.342 | 
     | FE_OCPC399_n_34134  | A ^ -> Z ^   | BUF_X8   | 0.022 |   0.298 |    0.365 | 
     | FE_DBTC0_n_34134    | A ^ -> ZN v  | INV_X2   | 0.009 |   0.307 |    0.373 | 
     | g9                  | A2 v -> ZN v | OR2_X1   | 0.047 |   0.354 |    0.420 | 
     | g197434             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.373 |    0.439 | 
     | cpuregs_reg[30][17] | D ^          | DFF_X1   | 0.000 |   0.373 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 229: MET Setup Check with Pin cpuregs_reg[11][25]/CK 
Endpoint:   cpuregs_reg[11][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.375
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]           | CK ^         |           |       |  -0.034 |    0.032 | 
     | reg_pc_reg[2]           | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.139 | 
     | FE_OCPC166_reg_pc_2     | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.165 | 
     | add_1312_30_g214985     | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.199 | 
     | g210259                 | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.236 | 
     | add_1312_30_g7582_0     | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.276 | 
     | add_1312_30_g214146_dup | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.233 |    0.299 | 
     | FE_RC_2090_0            | A1 v -> ZN ^ | NAND2_X2  | 0.021 |   0.254 |    0.320 | 
     | FE_RC_2418_0            | A1 ^ -> ZN v | NAND2_X2  | 0.013 |   0.267 |    0.333 | 
     | g217917_dup             | A1 v -> ZN ^ | OAI222_X4 | 0.076 |   0.343 |    0.409 | 
     | g226078                 | A1 ^ -> ZN v | NAND3_X1  | 0.018 |   0.361 |    0.427 | 
     | FE_RC_592_0             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.375 |    0.441 | 
     | cpuregs_reg[11][25]     | D ^          | DFF_X1    | 0.000 |   0.375 |    0.441 | 
     +---------------------------------------------------------------------------------+ 
Path 230: MET Setup Check with Pin cpuregs_reg[31][27]/CK 
Endpoint:   cpuregs_reg[31][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.399
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.053 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.172 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.230 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.268 | 
     | FE_RC_2196_0        | A1 ^ -> ZN v | NAND3_X2  | 0.017 |   0.219 |    0.285 | 
     | FE_RC_2197_0        | A v -> ZN ^  | INV_X1    | 0.013 |   0.232 |    0.298 | 
     | g210322             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.251 |    0.317 | 
     | g221909             | B1 v -> ZN ^ | OAI221_X4 | 0.092 |   0.343 |    0.409 | 
     | FE_OCPC417_n_28046  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.369 |    0.435 | 
     | g213243             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.382 |    0.448 | 
     | g215729             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.399 |    0.465 | 
     | cpuregs_reg[31][27] | D ^          | DFF_X1    | 0.000 |   0.399 |    0.465 | 
     +-----------------------------------------------------------------------------+ 
Path 231: MET Setup Check with Pin cpuregs_reg[2][11]/CK 
Endpoint:   cpuregs_reg[2][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.376
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.032 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.139 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.165 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.190 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.225 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.246 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.263 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.276 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.247 |    0.313 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.265 |    0.332 | 
     | g223273             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.342 |    0.408 | 
     | g223272             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.359 |    0.426 | 
     | g217376             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.442 | 
     | cpuregs_reg[2][11]  | D v          | DFF_X1    | 0.000 |   0.376 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 232: MET Setup Check with Pin cpuregs_reg[30][27]/CK 
Endpoint:   cpuregs_reg[30][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.470
- Arrival Time                  0.404
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.053 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.172 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.230 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.268 | 
     | FE_RC_2196_0        | A1 ^ -> ZN v | NAND3_X2  | 0.017 |   0.219 |    0.285 | 
     | FE_RC_2197_0        | A v -> ZN ^  | INV_X1    | 0.013 |   0.232 |    0.298 | 
     | g210322             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.251 |    0.317 | 
     | g221916             | A v -> ZN ^  | INV_X1    | 0.018 |   0.269 |    0.335 | 
     | FE_RC_2141_0        | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.284 |    0.350 | 
     | FE_RC_2249_0        | C1 v -> ZN ^ | AOI211_X2 | 0.049 |   0.333 |    0.399 | 
     | FE_RC_587_0         | A ^ -> ZN v  | INV_X4    | 0.019 |   0.352 |    0.418 | 
     | FE_OCPC346_n_23759  | A v -> Z v   | BUF_X4    | 0.028 |   0.380 |    0.446 | 
     | g224445             | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.393 |    0.459 | 
     | FE_RC_532_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.404 |    0.470 | 
     | cpuregs_reg[30][27] | D v          | DFF_X1    | 0.000 |   0.404 |    0.470 | 
     +-----------------------------------------------------------------------------+ 
Path 233: MET Setup Check with Pin cpuregs_reg[21][27]/CK 
Endpoint:   cpuregs_reg[21][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.470
- Arrival Time                  0.404
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.053 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.172 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.230 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.268 | 
     | FE_RC_2196_0        | A1 ^ -> ZN v | NAND3_X2  | 0.017 |   0.219 |    0.285 | 
     | FE_RC_2197_0        | A v -> ZN ^  | INV_X1    | 0.013 |   0.232 |    0.298 | 
     | g210322             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.251 |    0.317 | 
     | g221916             | A v -> ZN ^  | INV_X1    | 0.018 |   0.269 |    0.335 | 
     | FE_RC_2141_0        | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.284 |    0.350 | 
     | FE_RC_2249_0        | C1 v -> ZN ^ | AOI211_X2 | 0.049 |   0.333 |    0.399 | 
     | FE_RC_587_0         | A ^ -> ZN v  | INV_X4    | 0.019 |   0.352 |    0.418 | 
     | FE_OCPC346_n_23759  | A v -> Z v   | BUF_X4    | 0.028 |   0.380 |    0.446 | 
     | g213262             | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.393 |    0.459 | 
     | FE_RC_682_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.404 |    0.470 | 
     | cpuregs_reg[21][27] | D v          | DFF_X1    | 0.000 |   0.404 |    0.470 | 
     +-----------------------------------------------------------------------------+ 
Path 234: MET Setup Check with Pin cpuregs_reg[20][18]/CK 
Endpoint:   cpuregs_reg[20][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.376
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.032 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.139 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.165 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.199 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.236 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.274 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.295 | 
     | FE_RC_2292_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.334 | 
     | g217934_dup226434   | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.411 | 
     | g223669             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.359 |    0.425 | 
     | g197001             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.442 | 
     | cpuregs_reg[20][18] | D v          | DFF_X1    | 0.000 |   0.376 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 235: MET Setup Check with Pin cpuregs_reg[11][27]/CK 
Endpoint:   cpuregs_reg[11][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.399
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.053 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.172 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.230 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.268 | 
     | FE_RC_2196_0        | A1 ^ -> ZN v | NAND3_X2  | 0.017 |   0.219 |    0.286 | 
     | FE_RC_2197_0        | A v -> ZN ^  | INV_X1    | 0.013 |   0.232 |    0.298 | 
     | g210322             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.251 |    0.317 | 
     | g221909             | B1 v -> ZN ^ | OAI221_X4 | 0.092 |   0.343 |    0.409 | 
     | FE_OCPC417_n_28046  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.369 |    0.435 | 
     | g213252             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.382 |    0.448 | 
     | g197584             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.399 |    0.465 | 
     | cpuregs_reg[11][27] | D ^          | DFF_X1    | 0.000 |   0.399 |    0.465 | 
     +-----------------------------------------------------------------------------+ 
Path 236: MET Setup Check with Pin cpuregs_reg[16][12]/CK 
Endpoint:   cpuregs_reg[16][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.376
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.032 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.139 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.165 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.190 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.225 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.246 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.263 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.277 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.247 |    0.314 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.266 |    0.332 | 
     | g217922_dup226442   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.342 |    0.408 | 
     | g223255             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.359 |    0.426 | 
     | g196780             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.442 | 
     | cpuregs_reg[16][12] | D v          | DFF_X1    | 0.000 |   0.376 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 237: MET Setup Check with Pin cpuregs_reg[5][12]/CK 
Endpoint:   cpuregs_reg[5][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.376
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.032 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.139 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.165 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.190 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.225 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.246 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.263 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.277 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.247 |    0.314 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.266 |    0.332 | 
     | g217922_dup226442   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.342 |    0.408 | 
     | g223258             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.359 |    0.426 | 
     | g210591             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.442 | 
     | cpuregs_reg[5][12]  | D v          | DFF_X1    | 0.000 |   0.376 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 238: MET Setup Check with Pin cpuregs_reg[3][12]/CK 
Endpoint:   cpuregs_reg[3][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.376
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.032 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.139 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.165 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.190 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.225 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.246 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.263 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.277 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.247 |    0.314 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.266 |    0.332 | 
     | g217922_dup226442   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.342 |    0.408 | 
     | g223262             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.359 |    0.426 | 
     | g196928             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.442 | 
     | cpuregs_reg[3][12]  | D v          | DFF_X1    | 0.000 |   0.376 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 239: MET Setup Check with Pin cpuregs_reg[23][18]/CK 
Endpoint:   cpuregs_reg[23][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.376
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.032 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.139 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.165 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.199 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.236 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.274 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.295 | 
     | FE_RC_2292_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.335 | 
     | g217934_dup226434   | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.411 | 
     | g223660             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.359 |    0.425 | 
     | g197156             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.442 | 
     | cpuregs_reg[23][18] | D v          | DFF_X1    | 0.000 |   0.376 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 240: MET Setup Check with Pin cpuregs_reg[22][18]/CK 
Endpoint:   cpuregs_reg[22][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.376
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.032 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.139 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.165 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.199 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.237 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.274 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.296 | 
     | FE_RC_2292_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.335 | 
     | g217934_dup226434   | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.411 | 
     | g223664             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.359 |    0.426 | 
     | g218293             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.442 | 
     | cpuregs_reg[22][18] | D v          | DFF_X1    | 0.000 |   0.376 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 241: MET Setup Check with Pin cpuregs_reg[26][26]/CK 
Endpoint:   cpuregs_reg[26][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.376
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.053 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.172 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.230 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.269 | 
     | add_1312_30_g214151 | A1 ^ -> ZN ^ | AND2_X1  | 0.033 |   0.235 |    0.301 | 
     | add_1312_30_g7565   | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.257 |    0.324 | 
     | FE_RC_483_0         | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.274 |    0.341 | 
     | FE_RC_482_0         | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.296 |    0.362 | 
     | FE_RC_2110_0        | A v -> ZN ^  | INV_X2   | 0.014 |   0.309 |    0.376 | 
     | FE_RC_2109_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.324 |    0.391 | 
     | FE_RC_2108_0        | A1 v -> ZN ^ | NAND3_X4 | 0.021 |   0.346 |    0.412 | 
     | g213308             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.360 |    0.427 | 
     | FE_RC_2383_0        | A2 v -> ZN ^ | NAND2_X1 | 0.015 |   0.376 |    0.442 | 
     | cpuregs_reg[26][26] | D ^          | DFF_X1   | 0.000 |   0.376 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 242: MET Setup Check with Pin cpuregs_reg[17][12]/CK 
Endpoint:   cpuregs_reg[17][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.374
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.032 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.140 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.165 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.191 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.226 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.247 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.263 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.277 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.247 |    0.314 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.266 |    0.333 | 
     | g223236             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.342 |    0.409 | 
     | g223253             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.358 |    0.424 | 
     | g196833             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.374 |    0.441 | 
     | cpuregs_reg[17][12] | D v          | DFF_X1    | 0.000 |   0.374 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 243: MET Setup Check with Pin cpuregs_reg[19][12]/CK 
Endpoint:   cpuregs_reg[19][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.374
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.033 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.140 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.166 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.191 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.226 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.247 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.263 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.277 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.247 |    0.314 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.266 |    0.333 | 
     | g223236             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.342 |    0.409 | 
     | g223241             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.358 |    0.424 | 
     | g218084             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.374 |    0.441 | 
     | cpuregs_reg[19][12] | D v          | DFF_X1    | 0.000 |   0.374 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 244: MET Setup Check with Pin cpuregs_reg[27][18]/CK 
Endpoint:   cpuregs_reg[27][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.376
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.033 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.140 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.166 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.200 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.237 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.274 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.296 | 
     | FE_RC_2292_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.335 | 
     | g217934_dup226434   | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.412 | 
     | g223665             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.359 |    0.426 | 
     | g196831             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.443 | 
     | cpuregs_reg[27][18] | D v          | DFF_X1    | 0.000 |   0.376 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 245: MET Setup Check with Pin cpuregs_reg[25][26]/CK 
Endpoint:   cpuregs_reg[25][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.375
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.054 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.173 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.231 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.269 | 
     | add_1312_30_g214151 | A1 ^ -> ZN ^ | AND2_X1  | 0.033 |   0.235 |    0.302 | 
     | add_1312_30_g7565   | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.257 |    0.324 | 
     | FE_RC_483_0         | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.274 |    0.341 | 
     | FE_RC_482_0         | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.296 |    0.363 | 
     | FE_RC_2110_0        | A v -> ZN ^  | INV_X2   | 0.014 |   0.309 |    0.376 | 
     | FE_RC_2109_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.324 |    0.391 | 
     | FE_RC_2108_0        | A1 v -> ZN ^ | NAND3_X4 | 0.021 |   0.346 |    0.413 | 
     | g214784             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.360 |    0.427 | 
     | FE_RC_2431_0        | A2 v -> ZN ^ | NAND2_X1 | 0.015 |   0.375 |    0.442 | 
     | cpuregs_reg[25][26] | D ^          | DFF_X1   | 0.000 |   0.375 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 246: MET Setup Check with Pin cpuregs_reg[14][18]/CK 
Endpoint:   cpuregs_reg[14][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.377
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.033 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.140 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.166 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.200 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.237 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.274 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.296 | 
     | FE_RC_2292_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.335 | 
     | g223639             | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.412 | 
     | g223644             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.360 |    0.427 | 
     | g196697             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.377 |    0.444 | 
     | cpuregs_reg[14][18] | D v          | DFF_X1    | 0.000 |   0.377 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 247: MET Setup Check with Pin cpuregs_reg[27][11]/CK 
Endpoint:   cpuregs_reg[27][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.376
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.033 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.140 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.166 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.191 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.226 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.247 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.264 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.277 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.247 |    0.314 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.265 |    0.333 | 
     | g217915_dup228082   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.342 |    0.409 | 
     | g223301             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.359 |    0.426 | 
     | g217392             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.443 | 
     | cpuregs_reg[27][11] | D v          | DFF_X1    | 0.000 |   0.376 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 248: MET Setup Check with Pin cpuregs_reg[5][26]/CK 
Endpoint:   cpuregs_reg[5][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.375
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.054 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.173 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.231 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.269 | 
     | add_1312_30_g214151 | A1 ^ -> ZN ^ | AND2_X1  | 0.033 |   0.235 |    0.302 | 
     | add_1312_30_g7565   | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.257 |    0.325 | 
     | FE_RC_483_0         | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.274 |    0.342 | 
     | FE_RC_482_0         | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.296 |    0.363 | 
     | FE_RC_2110_0        | A v -> ZN ^  | INV_X2   | 0.014 |   0.309 |    0.376 | 
     | FE_RC_2109_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.324 |    0.392 | 
     | FE_RC_2108_0        | A1 v -> ZN ^ | NAND3_X4 | 0.021 |   0.346 |    0.413 | 
     | g213304             | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.361 |    0.428 | 
     | FE_RC_2318_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.375 |    0.442 | 
     | cpuregs_reg[5][26]  | D ^          | DFF_X1   | 0.000 |   0.375 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 249: MET Setup Check with Pin cpuregs_reg[9][18]/CK 
Endpoint:   cpuregs_reg[9][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.377
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.033 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.140 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.166 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.200 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.237 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.275 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.296 | 
     | FE_RC_2292_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.335 | 
     | g223639             | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.413 | 
     | g223643             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.360 |    0.427 | 
     | g197493             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.377 |    0.444 | 
     | cpuregs_reg[9][18]  | D v          | DFF_X1    | 0.000 |   0.377 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 250: MET Setup Check with Pin cpuregs_reg[8][18]/CK 
Endpoint:   cpuregs_reg[8][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.377
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.033 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.140 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.166 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.200 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.237 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.275 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.296 | 
     | FE_RC_2292_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.335 | 
     | g223639             | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.413 | 
     | g223655             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.360 |    0.427 | 
     | g197397             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.377 |    0.444 | 
     | cpuregs_reg[8][18]  | D v          | DFF_X1    | 0.000 |   0.377 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 251: MET Setup Check with Pin is_lb_lh_lw_lbu_lhu_reg/CK 
Endpoint:   is_lb_lh_lw_lbu_lhu_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.371
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]        | CK ^         |          |       |  -0.034 |    0.033 | 
     | mem_state_reg[0]        | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.147 | 
     | g197                    | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.175 | 
     | FE_RC_1025_0            | A1 ^ -> ZN v | AOI22_X2 | 0.013 |   0.120 |    0.188 | 
     | g209212                 | A1 v -> ZN ^ | NOR2_X2  | 0.051 |   0.171 |    0.238 | 
     | g226230                 | A2 ^ -> ZN ^ | AND2_X2  | 0.059 |   0.230 |    0.298 | 
     | g222514                 | A1 ^ -> ZN ^ | AND4_X1  | 0.089 |   0.320 |    0.387 | 
     | g217244                 | A1 ^ -> ZN v | NAND4_X1 | 0.031 |   0.351 |    0.418 | 
     | g217243                 | A2 v -> ZN ^ | NAND2_X1 | 0.020 |   0.371 |    0.438 | 
     | is_lb_lh_lw_lbu_lhu_reg | D ^          | DFF_X1   | 0.000 |   0.371 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 252: MET Setup Check with Pin cpuregs_reg[28][21]/CK 
Endpoint:   cpuregs_reg[28][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.377
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.033 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.140 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.166 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.200 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.237 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.275 | 
     | add_1312_30_g7570   | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.229 |    0.297 | 
     | FE_RC_2295_0        | B1 v -> ZN ^ | OAI21_X1  | 0.045 |   0.274 |    0.341 | 
     | g226468             | A1 ^ -> ZN v | OAI222_X4 | 0.076 |   0.350 |    0.417 | 
     | g221858             | A2 v -> ZN ^ | NAND2_X1  | 0.016 |   0.366 |    0.433 | 
     | FE_RC_600_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.377 |    0.444 | 
     | cpuregs_reg[28][21] | D v          | DFF_X1    | 0.000 |   0.377 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 253: MET Setup Check with Pin cpuregs_reg[24][18]/CK 
Endpoint:   cpuregs_reg[24][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.376
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.033 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.140 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.166 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.200 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.237 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.275 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.296 | 
     | FE_RC_2292_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.335 | 
     | g217934_dup226434   | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.412 | 
     | g223658             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.359 |    0.426 | 
     | g197210             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.443 | 
     | cpuregs_reg[24][18] | D v          | DFF_X1    | 0.000 |   0.376 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 254: MET Setup Check with Pin cpuregs_reg[1][12]/CK 
Endpoint:   cpuregs_reg[1][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.374
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.033 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.140 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.166 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.191 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.226 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.247 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.264 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.278 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.247 |    0.315 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.266 |    0.333 | 
     | g217922_dup226442   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.342 |    0.409 | 
     | g223260             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.357 |    0.424 | 
     | g196678             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.374 |    0.441 | 
     | cpuregs_reg[1][12]  | D v          | DFF_X1    | 0.000 |   0.374 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 255: MET Setup Check with Pin cpuregs_reg[29][18]/CK 
Endpoint:   cpuregs_reg[29][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.377
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.033 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.140 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.166 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.200 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.237 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.275 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.296 | 
     | FE_RC_2292_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.336 | 
     | g223639             | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.413 | 
     | g223654             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.360 |    0.427 | 
     | g196776             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.377 |    0.444 | 
     | cpuregs_reg[29][18] | D v          | DFF_X1    | 0.000 |   0.377 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 256: MET Setup Check with Pin cpuregs_reg[6][18]/CK 
Endpoint:   cpuregs_reg[6][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.377
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.033 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.140 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.166 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.200 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.237 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.275 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.296 | 
     | FE_RC_2292_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.336 | 
     | g223639             | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.413 | 
     | g223649             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.360 |    0.427 | 
     | g197252             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.377 |    0.444 | 
     | cpuregs_reg[6][18]  | D v          | DFF_X1    | 0.000 |   0.377 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 257: MET Setup Check with Pin cpuregs_reg[3][18]/CK 
Endpoint:   cpuregs_reg[3][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.377
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.033 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.140 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.166 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.200 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.237 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.275 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.296 | 
     | FE_RC_2292_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.336 | 
     | g223639             | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.413 | 
     | g223646             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.360 |    0.427 | 
     | g196955             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.377 |    0.444 | 
     | cpuregs_reg[3][18]  | D v          | DFF_X1    | 0.000 |   0.377 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 258: MET Setup Check with Pin cpuregs_reg[21][11]/CK 
Endpoint:   cpuregs_reg[21][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.376
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.033 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.140 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.166 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.191 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.226 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.247 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.264 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.278 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.247 |    0.314 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.265 |    0.333 | 
     | g217915_dup228082   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.342 |    0.409 | 
     | g223295             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.359 |    0.426 | 
     | g197041             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.443 | 
     | cpuregs_reg[21][11] | D v          | DFF_X1    | 0.000 |   0.376 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 259: MET Setup Check with Pin cpuregs_reg[13][24]/CK 
Endpoint:   cpuregs_reg[13][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.445
- Arrival Time                  0.378
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.033 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.140 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.166 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.200 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.237 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.278 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.225 |    0.293 | 
     | FE_RC_2134_0        | B1 v -> ZN ^ | OAI22_X1  | 0.045 |   0.270 |    0.338 | 
     | g199880_dup217923   | A1 ^ -> ZN v | OAI222_X4 | 0.080 |   0.350 |    0.418 | 
     | g213345             | A2 v -> ZN ^ | NAND2_X1  | 0.016 |   0.367 |    0.434 | 
     | FE_RC_2321_0        | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.378 |    0.445 | 
     | cpuregs_reg[13][24] | D v          | DFF_X1    | 0.000 |   0.378 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 260: MET Setup Check with Pin cpuregs_reg[10][18]/CK 
Endpoint:   cpuregs_reg[10][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.377
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.033 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.140 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.166 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.200 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.238 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.275 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.297 | 
     | FE_RC_2292_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.336 | 
     | g223639             | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.413 | 
     | g223650             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.360 |    0.427 | 
     | g197536             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.377 |    0.444 | 
     | cpuregs_reg[10][18] | D v          | DFF_X1    | 0.000 |   0.377 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 261: MET Setup Check with Pin cpuregs_reg[2][18]/CK 
Endpoint:   cpuregs_reg[2][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.377
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.033 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.140 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.166 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.200 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.238 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.275 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.297 | 
     | FE_RC_2292_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.336 | 
     | g223639             | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.413 | 
     | g223652             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.360 |    0.427 | 
     | g196850             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.377 |    0.444 | 
     | cpuregs_reg[2][18]  | D v          | DFF_X1    | 0.000 |   0.377 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 262: MET Setup Check with Pin cpuregs_reg[23][12]/CK 
Endpoint:   cpuregs_reg[23][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.374
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.033 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.140 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.166 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.192 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.227 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.247 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.264 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.278 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.247 |    0.315 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.266 |    0.334 | 
     | g223236             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.342 |    0.410 | 
     | g223252             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.358 |    0.425 | 
     | g197146             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.374 |    0.442 | 
     | cpuregs_reg[23][12] | D v          | DFF_X1    | 0.000 |   0.374 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 263: MET Setup Check with Pin cpuregs_reg[15][12]/CK 
Endpoint:   cpuregs_reg[15][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.374
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.033 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.140 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.166 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.192 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.227 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.247 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.264 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.278 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.247 |    0.315 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.266 |    0.334 | 
     | g217922_dup226442   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.342 |    0.410 | 
     | g223265             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.357 |    0.425 | 
     | g218192             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.374 |    0.441 | 
     | cpuregs_reg[15][12] | D v          | DFF_X1    | 0.000 |   0.374 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 264: MET Setup Check with Pin cpuregs_reg[29][12]/CK 
Endpoint:   cpuregs_reg[29][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.375
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.033 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.140 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.166 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.192 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.227 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.247 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.264 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.278 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.247 |    0.315 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.266 |    0.334 | 
     | g223236             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.342 |    0.410 | 
     | g223243             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.358 |    0.425 | 
     | g196788             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.375 |    0.442 | 
     | cpuregs_reg[29][12] | D v          | DFF_X1    | 0.000 |   0.375 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 265: MET Setup Check with Pin cpuregs_reg[8][12]/CK 
Endpoint:   cpuregs_reg[8][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.375
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.033 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.141 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.166 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.192 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.227 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.248 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.264 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.278 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.247 |    0.315 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.266 |    0.334 | 
     | g223236             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.342 |    0.410 | 
     | g223245             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.358 |    0.425 | 
     | g196803             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.375 |    0.442 | 
     | cpuregs_reg[8][12]  | D v          | DFF_X1    | 0.000 |   0.375 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 266: MET Setup Check with Pin cpuregs_reg[24][11]/CK 
Endpoint:   cpuregs_reg[24][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.376
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.033 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.141 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.166 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.192 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.227 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.248 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.264 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.278 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.247 |    0.314 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.265 |    0.333 | 
     | g217915_dup228082   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.342 |    0.409 | 
     | g223299             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.359 |    0.427 | 
     | g197199             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.443 | 
     | cpuregs_reg[24][11] | D v          | DFF_X1    | 0.000 |   0.376 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 267: MET Setup Check with Pin cpuregs_reg[16][11]/CK 
Endpoint:   cpuregs_reg[16][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.376
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.034 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.141 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.167 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.192 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.227 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.248 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.264 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.278 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.247 |    0.314 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.265 |    0.333 | 
     | g223273             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.342 |    0.410 | 
     | g223283             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.359 |    0.427 | 
     | g196778             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.444 | 
     | cpuregs_reg[16][11] | D v          | DFF_X1    | 0.000 |   0.376 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 268: MET Setup Check with Pin cpuregs_reg[12][11]/CK 
Endpoint:   cpuregs_reg[12][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.376
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.034 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.141 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.167 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.192 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.227 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.248 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.264 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.278 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.247 |    0.314 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.265 |    0.333 | 
     | g223273             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.342 |    0.410 | 
     | g223289             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.359 |    0.427 | 
     | g197606             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.444 | 
     | cpuregs_reg[12][11] | D v          | DFF_X1    | 0.000 |   0.376 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 269: MET Setup Check with Pin cpuregs_reg[22][12]/CK 
Endpoint:   cpuregs_reg[22][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.374
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.034 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.141 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.167 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.192 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.227 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.248 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.265 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.278 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.247 |    0.315 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.266 |    0.334 | 
     | g223236             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.342 |    0.410 | 
     | g223246             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.358 |    0.426 | 
     | g218301             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.374 |    0.442 | 
     | cpuregs_reg[22][12] | D v          | DFF_X1    | 0.000 |   0.374 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 270: MET Setup Check with Pin cpuregs_reg[7][12]/CK 
Endpoint:   cpuregs_reg[7][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.374
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.034 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.141 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.167 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.192 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.227 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.248 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.265 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.278 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.247 |    0.315 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.266 |    0.334 | 
     | g223236             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.342 |    0.410 | 
     | g223926             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.358 |    0.426 | 
     | g197311             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.374 |    0.442 | 
     | cpuregs_reg[7][12]  | D v          | DFF_X1    | 0.000 |   0.374 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 271: MET Setup Check with Pin cpuregs_reg[6][12]/CK 
Endpoint:   cpuregs_reg[6][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.374
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.034 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.141 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.167 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.192 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.227 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.248 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.265 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.278 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.247 |    0.315 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.266 |    0.334 | 
     | g223236             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.342 |    0.410 | 
     | g223247             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.358 |    0.426 | 
     | g197235             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.374 |    0.442 | 
     | cpuregs_reg[6][12]  | D v          | DFF_X1    | 0.000 |   0.374 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 272: MET Setup Check with Pin cpuregs_reg[4][18]/CK 
Endpoint:   cpuregs_reg[4][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.376
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.034 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.141 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.167 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.201 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.238 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.275 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.297 | 
     | FE_RC_2292_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.336 | 
     | g217934_dup226434   | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.413 | 
     | g223668             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.359 |    0.427 | 
     | g196584             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.444 | 
     | cpuregs_reg[4][18]  | D v          | DFF_X1    | 0.000 |   0.376 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 273: MET Setup Check with Pin cpuregs_reg[18][11]/CK 
Endpoint:   cpuregs_reg[18][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.376
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.034 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.141 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.167 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.192 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.227 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.248 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.265 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.278 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.247 |    0.315 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.265 |    0.334 | 
     | g223273             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.342 |    0.410 | 
     | g223277             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.359 |    0.427 | 
     | g210937             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.444 | 
     | cpuregs_reg[18][11] | D v          | DFF_X1    | 0.000 |   0.376 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 274: MET Setup Check with Pin cpuregs_reg[18][27]/CK 
Endpoint:   cpuregs_reg[18][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.399
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.055 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.174 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.232 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.270 | 
     | FE_RC_2196_0        | A1 ^ -> ZN v | NAND3_X2  | 0.017 |   0.219 |    0.287 | 
     | FE_RC_2197_0        | A v -> ZN ^  | INV_X1    | 0.013 |   0.232 |    0.300 | 
     | g210322             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.251 |    0.319 | 
     | g221909             | B1 v -> ZN ^ | OAI221_X4 | 0.092 |   0.343 |    0.411 | 
     | FE_OCPC417_n_28046  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.369 |    0.437 | 
     | g218358             | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.382 |    0.451 | 
     | FE_RC_2392_0        | A2 v -> ZN ^ | NAND2_X1  | 0.016 |   0.399 |    0.467 | 
     | cpuregs_reg[18][27] | D ^          | DFF_X1    | 0.000 |   0.399 |    0.467 | 
     +-----------------------------------------------------------------------------+ 
Path 275: MET Setup Check with Pin cpuregs_reg[21][26]/CK 
Endpoint:   cpuregs_reg[21][26]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.445
- Arrival Time                  0.377
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.055 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.174 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.232 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.270 | 
     | add_1312_30_g214151 | A1 ^ -> ZN ^ | AND2_X1  | 0.033 |   0.235 |    0.303 | 
     | add_1312_30_g7565   | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.257 |    0.326 | 
     | FE_RC_482_0         | B1 v -> ZN ^ | OAI21_X1 | 0.037 |   0.294 |    0.362 | 
     | FE_RC_2110_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.303 |    0.372 | 
     | FE_RC_2109_0        | A1 v -> ZN ^ | NAND2_X2 | 0.017 |   0.321 |    0.389 | 
     | FE_RC_2108_0        | A1 ^ -> ZN v | NAND3_X4 | 0.025 |   0.346 |    0.414 | 
     | g213306             | A2 v -> ZN ^ | NAND2_X1 | 0.020 |   0.366 |    0.434 | 
     | FE_RC_2305_0        | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.377 |    0.445 | 
     | cpuregs_reg[21][26] | D v          | DFF_X1   | 0.000 |   0.377 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 276: MET Setup Check with Pin cpuregs_reg[25][18]/CK 
Endpoint:   cpuregs_reg[25][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.376
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.034 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.141 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.167 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.201 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.238 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.276 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.297 | 
     | FE_RC_2292_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.336 | 
     | g217934_dup226434   | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.413 | 
     | g226436             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.359 |    0.427 | 
     | g226435             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.444 | 
     | cpuregs_reg[25][18] | D v          | DFF_X1    | 0.000 |   0.376 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 277: MET Setup Check with Pin cpuregs_reg[27][21]/CK 
Endpoint:   cpuregs_reg[27][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.373
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.034 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.141 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.167 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.201 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.238 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.276 | 
     | add_1312_30_g7570   | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.229 |    0.297 | 
     | FE_RC_2296_0        | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.246 |    0.314 | 
     | FE_RC_2295_0        | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.270 |    0.338 | 
     | g226468             | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.348 |    0.416 | 
     | g221853             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.361 |    0.429 | 
     | FE_RC_500_0         | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.373 |    0.441 | 
     | cpuregs_reg[27][21] | D ^          | DFF_X1    | 0.000 |   0.373 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 278: MET Setup Check with Pin cpuregs_reg[14][12]/CK 
Endpoint:   cpuregs_reg[14][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.374
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.034 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.141 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.167 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.192 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.227 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.248 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.265 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.278 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.247 |    0.315 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.266 |    0.334 | 
     | g217922_dup226442   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.342 |    0.410 | 
     | g226251             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.357 |    0.425 | 
     | g221682             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.374 |    0.442 | 
     | cpuregs_reg[14][12] | D v          | DFF_X1    | 0.000 |   0.374 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 279: MET Setup Check with Pin cpuregs_reg[5][24]/CK 
Endpoint:   cpuregs_reg[5][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.445
- Arrival Time                  0.377
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.034 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.141 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.167 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.201 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.238 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.279 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.225 |    0.294 | 
     | FE_RC_2134_0        | B1 v -> ZN ^ | OAI22_X1  | 0.045 |   0.270 |    0.339 | 
     | g199880_dup217923   | A1 ^ -> ZN v | OAI222_X4 | 0.080 |   0.350 |    0.418 | 
     | g213339             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.364 |    0.433 | 
     | FE_RC_2437_0        | A2 ^ -> ZN v | NAND2_X1  | 0.012 |   0.377 |    0.445 | 
     | cpuregs_reg[5][24]  | D v          | DFF_X1    | 0.000 |   0.377 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 280: MET Setup Check with Pin count_instr_reg[27]/CK 
Endpoint:   count_instr_reg[27]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[14]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.371
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[14]     | CK ^         |          |       |  -0.034 |    0.034 | 
     | count_instr_reg[14]     | CK ^ -> Q ^  | DFF_X1   | 0.112 |   0.077 |    0.146 | 
     | inc_add_1559_34_g1257   | A3 ^ -> ZN v | NAND4_X1 | 0.032 |   0.109 |    0.177 | 
     | inc_add_1559_34_g218866 | A2 v -> ZN ^ | NOR2_X1  | 0.069 |   0.178 |    0.246 | 
     | inc_add_1559_34_g222901 | A1 ^ -> ZN ^ | AND3_X2  | 0.079 |   0.257 |    0.326 | 
     | inc_add_1559_34_g208989 | A1 ^ -> ZN v | NAND4_X1 | 0.033 |   0.290 |    0.358 | 
     | g210105                 | A v -> ZN v  | XNOR2_X1 | 0.042 |   0.332 |    0.401 | 
     | g210104                 | A1 v -> ZN ^ | AOI22_X1 | 0.031 |   0.363 |    0.432 | 
     | g200132                 | A ^ -> ZN v  | INV_X1   | 0.008 |   0.371 |    0.440 | 
     | count_instr_reg[27]     | D v          | DFF_X1   | 0.000 |   0.371 |    0.440 | 
     +--------------------------------------------------------------------------------+ 
Path 281: MET Setup Check with Pin cpuregs_reg[28][11]/CK 
Endpoint:   cpuregs_reg[28][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.376
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.034 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.141 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.167 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.193 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.227 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.248 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.265 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.279 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.247 |    0.315 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.265 |    0.334 | 
     | g217915_dup228082   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.342 |    0.410 | 
     | g223304             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.359 |    0.427 | 
     | g197250             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.444 | 
     | cpuregs_reg[28][11] | D v          | DFF_X1    | 0.000 |   0.376 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 282: MET Setup Check with Pin cpuregs_reg[11][11]/CK 
Endpoint:   cpuregs_reg[11][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.376
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.034 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.141 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.167 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.193 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.227 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.248 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.265 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.279 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.247 |    0.315 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.265 |    0.334 | 
     | g217915_dup228082   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.342 |    0.410 | 
     | g223298             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.359 |    0.427 | 
     | g197566             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.444 | 
     | cpuregs_reg[11][11] | D v          | DFF_X1    | 0.000 |   0.376 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 283: MET Setup Check with Pin cpuregs_reg[3][11]/CK 
Endpoint:   cpuregs_reg[3][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.376
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.034 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.141 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.167 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.193 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.227 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.248 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.265 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.279 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.247 |    0.315 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.265 |    0.334 | 
     | g217915_dup228082   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.342 |    0.410 | 
     | g223293             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.359 |    0.427 | 
     | g196937             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.444 | 
     | cpuregs_reg[3][11]  | D v          | DFF_X1    | 0.000 |   0.376 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 284: MET Setup Check with Pin cpuregs_reg[31][31]/CK 
Endpoint:   cpuregs_reg[31][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.369
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.055 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.174 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.232 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.271 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND3_X2 | 0.019 |   0.221 |    0.290 | 
     | FE_RC_507_0         | A v -> ZN ^  | INV_X2   | 0.012 |   0.233 |    0.301 | 
     | add_1312_30_g7556   | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.249 |    0.317 | 
     | g224934             | A v -> ZN v  | XNOR2_X2 | 0.042 |   0.291 |    0.359 | 
     | FE_RC_2169_0        | A v -> ZN ^  | INV_X2   | 0.015 |   0.306 |    0.374 | 
     | FE_RC_2168_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.321 |    0.389 | 
     | FE_RC_2167_0        | A1 v -> ZN ^ | NAND3_X4 | 0.017 |   0.338 |    0.407 | 
     | g221391             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.351 |    0.420 | 
     | g215738             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.369 |    0.438 | 
     | cpuregs_reg[31][31] | D ^          | DFF_X1   | 0.000 |   0.369 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 285: MET Setup Check with Pin cpuregs_reg[29][31]/CK 
Endpoint:   cpuregs_reg[29][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.369
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.055 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.174 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.232 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.271 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND3_X2 | 0.019 |   0.221 |    0.290 | 
     | FE_RC_507_0         | A v -> ZN ^  | INV_X2   | 0.012 |   0.233 |    0.301 | 
     | add_1312_30_g7556   | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.249 |    0.317 | 
     | g224934             | A v -> ZN v  | XNOR2_X2 | 0.042 |   0.291 |    0.359 | 
     | FE_RC_2169_0        | A v -> ZN ^  | INV_X2   | 0.015 |   0.306 |    0.374 | 
     | FE_RC_2168_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.321 |    0.389 | 
     | FE_RC_2167_0        | A1 v -> ZN ^ | NAND3_X4 | 0.017 |   0.338 |    0.407 | 
     | g221393             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.351 |    0.420 | 
     | g197404             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.369 |    0.438 | 
     | cpuregs_reg[29][31] | D ^          | DFF_X1   | 0.000 |   0.369 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 286: MET Setup Check with Pin cpuregs_reg[26][12]/CK 
Endpoint:   cpuregs_reg[26][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.374
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.034 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.141 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.167 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.193 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.227 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.248 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.265 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.279 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.247 |    0.316 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.266 |    0.334 | 
     | g217922_dup226442   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.342 |    0.410 | 
     | g223263             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.357 |    0.425 | 
     | g197276             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.374 |    0.442 | 
     | cpuregs_reg[26][12] | D v          | DFF_X1    | 0.000 |   0.374 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 287: MET Setup Check with Pin reg_out_reg[20]/CK 
Endpoint:   reg_out_reg[20]/D    (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[3]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.459
- Arrival Time                  0.391
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[3]           | CK ^         |           |       |  -0.032 |    0.037 | 
     | decoded_imm_reg[3]           | CK ^ -> Q ^  | DFF_X2    | 0.141 |   0.109 |    0.178 | 
     | FE_RC_178_0                  | A2 ^ -> ZN v | OAI22_X1  | 0.026 |   0.135 |    0.203 | 
     | FE_RC_2352_0                 | C1 v -> ZN ^ | OAI211_X2 | 0.040 |   0.175 |    0.243 | 
     | FE_RC_2343_0                 | A2 ^ -> ZN v | NAND2_X2  | 0.022 |   0.196 |    0.265 | 
     | FE_RC_2342_0                 | A1 v -> ZN ^ | NAND3_X4  | 0.018 |   0.215 |    0.283 | 
     | add_1801_23_g1004            | A1 ^ -> ZN v | NAND2_X4  | 0.015 |   0.230 |    0.298 | 
     | add_1801_23_g993             | A1 v -> ZN v | AND2_X4   | 0.027 |   0.257 |    0.325 | 
     | FE_OCPC391_add_1801_23_n_636 | A v -> Z v   | BUF_X4    | 0.024 |   0.281 |    0.350 | 
     | FE_OCPC531_add_1801_23_n_636 | A v -> Z v   | BUF_X2    | 0.026 |   0.307 |    0.376 | 
     | FE_RC_2320_0                 | C1 v -> ZN ^ | OAI211_X4 | 0.028 |   0.336 |    0.404 | 
     | add_1801_23_g955             | A ^ -> ZN v  | OAI21_X4  | 0.021 |   0.357 |    0.425 | 
     | g200973                      | A1 v -> ZN ^ | NAND2_X4  | 0.019 |   0.376 |    0.444 | 
     | g199479                      | A1 ^ -> ZN v | NAND3_X4  | 0.015 |   0.391 |    0.459 | 
     | reg_out_reg[20]              | D v          | DFF_X1    | 0.000 |   0.391 |    0.459 | 
     +--------------------------------------------------------------------------------------+ 
Path 288: MET Setup Check with Pin cpuregs_reg[30][12]/CK 
Endpoint:   cpuregs_reg[30][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.374
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.034 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.141 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.167 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.193 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.227 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.248 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.265 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.279 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.247 |    0.316 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.266 |    0.334 | 
     | g217922_dup226442   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.342 |    0.411 | 
     | g223261             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.357 |    0.425 | 
     | g197425             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.374 |    0.442 | 
     | cpuregs_reg[30][12] | D v          | DFF_X1    | 0.000 |   0.374 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 289: MET Setup Check with Pin cpuregs_reg[31][12]/CK 
Endpoint:   cpuregs_reg[31][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.374
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.034 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.141 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.167 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.193 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.227 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.248 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.265 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.279 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.247 |    0.316 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.266 |    0.334 | 
     | g217922_dup226442   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.342 |    0.411 | 
     | g223266             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.357 |    0.425 | 
     | g215723             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.374 |    0.442 | 
     | cpuregs_reg[31][12] | D v          | DFF_X1    | 0.000 |   0.374 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 290: MET Setup Check with Pin count_instr_reg[29]/CK 
Endpoint:   count_instr_reg[29]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[14]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.371
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[14]     | CK ^         |          |       |  -0.034 |    0.034 | 
     | count_instr_reg[14]     | CK ^ -> Q ^  | DFF_X1   | 0.112 |   0.077 |    0.146 | 
     | inc_add_1559_34_g1257   | A3 ^ -> ZN v | NAND4_X1 | 0.032 |   0.109 |    0.177 | 
     | inc_add_1559_34_g218866 | A2 v -> ZN ^ | NOR2_X1  | 0.069 |   0.178 |    0.246 | 
     | inc_add_1559_34_g222901 | A1 ^ -> ZN ^ | AND3_X2  | 0.079 |   0.257 |    0.326 | 
     | inc_add_1559_34_g213700 | A1 ^ -> ZN v | NAND4_X1 | 0.033 |   0.290 |    0.359 | 
     | inc_add_1559_34_g1122   | A v -> ZN v  | XNOR2_X1 | 0.042 |   0.332 |    0.401 | 
     | g200296                 | A1 v -> ZN ^ | AOI22_X1 | 0.031 |   0.363 |    0.432 | 
     | g200145                 | A ^ -> ZN v  | INV_X1   | 0.008 |   0.371 |    0.440 | 
     | count_instr_reg[29]     | D v          | DFF_X1   | 0.000 |   0.371 |    0.440 | 
     +--------------------------------------------------------------------------------+ 
Path 291: MET Setup Check with Pin cpuregs_reg[19][11]/CK 
Endpoint:   cpuregs_reg[19][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.374
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.034 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.141 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.167 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.193 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.228 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.248 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.265 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.279 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.247 |    0.315 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.265 |    0.334 | 
     | g223273             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.342 |    0.411 | 
     | g223279             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.357 |    0.426 | 
     | g218085             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.374 |    0.443 | 
     | cpuregs_reg[19][11] | D v          | DFF_X1    | 0.000 |   0.374 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 292: MET Setup Check with Pin cpuregs_reg[25][12]/CK 
Endpoint:   cpuregs_reg[25][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.374
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.034 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.141 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.167 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.193 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.228 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.248 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.265 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.279 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.247 |    0.316 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.266 |    0.335 | 
     | g217922_dup226442   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.342 |    0.411 | 
     | g226444             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.357 |    0.426 | 
     | g226443             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.374 |    0.442 | 
     | cpuregs_reg[25][12] | D v          | DFF_X1    | 0.000 |   0.374 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 293: MET Setup Check with Pin cpuregs_reg[10][12]/CK 
Endpoint:   cpuregs_reg[10][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.374
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.034 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.142 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.167 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.193 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.228 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.249 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.265 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.279 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.247 |    0.316 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.266 |    0.335 | 
     | g217922_dup226442   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.342 |    0.411 | 
     | g223267             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.357 |    0.426 | 
     | g197530             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.374 |    0.442 | 
     | cpuregs_reg[10][12] | D v          | DFF_X1    | 0.000 |   0.374 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 294: MET Setup Check with Pin cpuregs_reg[17][11]/CK 
Endpoint:   cpuregs_reg[17][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.374
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.034 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.142 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.167 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.193 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.228 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.249 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.265 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.279 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.247 |    0.315 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.265 |    0.334 | 
     | g223273             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.342 |    0.411 | 
     | g223290             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.357 |    0.426 | 
     | g196832             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.374 |    0.443 | 
     | cpuregs_reg[17][11] | D v          | DFF_X1    | 0.000 |   0.374 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 295: MET Setup Check with Pin cpuregs_reg[15][26]/CK 
Endpoint:   cpuregs_reg[15][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.370
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.056 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.175 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.232 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.271 | 
     | add_1312_30_g214151 | A1 ^ -> ZN ^ | AND2_X1  | 0.033 |   0.235 |    0.304 | 
     | add_1312_30_g7565   | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.257 |    0.326 | 
     | FE_RC_483_0         | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.274 |    0.343 | 
     | FE_RC_482_0         | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.296 |    0.365 | 
     | FE_RC_2110_0        | A v -> ZN ^  | INV_X2   | 0.014 |   0.309 |    0.378 | 
     | FE_RC_2109_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.324 |    0.393 | 
     | FE_RC_2108_0        | A1 v -> ZN ^ | NAND3_X4 | 0.021 |   0.346 |    0.415 | 
     | g215858             | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.358 |    0.427 | 
     | FE_RC_2271_0        | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.370 |    0.439 | 
     | cpuregs_reg[15][26] | D ^          | DFF_X1   | 0.000 |   0.370 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 296: MET Setup Check with Pin cpuregs_reg[13][11]/CK 
Endpoint:   cpuregs_reg[13][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.445
- Arrival Time                  0.376
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.035 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.142 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.168 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.193 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.228 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.249 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.266 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.279 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.247 |    0.316 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.265 |    0.334 | 
     | g217915_dup228082   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.342 |    0.411 | 
     | g223302             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.359 |    0.428 | 
     | g196647             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.445 | 
     | cpuregs_reg[13][11] | D v          | DFF_X1    | 0.000 |   0.376 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 297: MET Setup Check with Pin cpuregs_reg[30][26]/CK 
Endpoint:   cpuregs_reg[30][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.373
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.056 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.175 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.233 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.271 | 
     | add_1312_30_g214151 | A1 ^ -> ZN ^ | AND2_X1  | 0.033 |   0.235 |    0.304 | 
     | add_1312_30_g7565   | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.257 |    0.327 | 
     | FE_RC_483_0         | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.274 |    0.344 | 
     | FE_RC_482_0         | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.296 |    0.365 | 
     | FE_RC_2110_0        | A v -> ZN ^  | INV_X2   | 0.014 |   0.309 |    0.379 | 
     | FE_RC_2109_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.324 |    0.394 | 
     | FE_RC_2108_0        | A1 v -> ZN ^ | NAND3_X4 | 0.021 |   0.346 |    0.415 | 
     | g213299             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.360 |    0.430 | 
     | FE_RC_2327_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.373 |    0.442 | 
     | cpuregs_reg[30][26] | D ^          | DFF_X1   | 0.000 |   0.373 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 298: MET Setup Check with Pin cpuregs_reg[28][26]/CK 
Endpoint:   cpuregs_reg[28][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.373
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.056 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.175 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.233 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.271 | 
     | add_1312_30_g214151 | A1 ^ -> ZN ^ | AND2_X1  | 0.033 |   0.235 |    0.304 | 
     | add_1312_30_g7565   | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.257 |    0.327 | 
     | FE_RC_483_0         | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.274 |    0.344 | 
     | FE_RC_482_0         | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.296 |    0.365 | 
     | FE_RC_2110_0        | A v -> ZN ^  | INV_X2   | 0.014 |   0.309 |    0.379 | 
     | FE_RC_2109_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.324 |    0.394 | 
     | FE_RC_2108_0        | A1 v -> ZN ^ | NAND3_X4 | 0.021 |   0.346 |    0.415 | 
     | g214657             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.360 |    0.430 | 
     | FE_RC_490_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.373 |    0.442 | 
     | cpuregs_reg[28][26] | D ^          | DFF_X1   | 0.000 |   0.373 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 299: MET Setup Check with Pin cpuregs_reg[13][26]/CK 
Endpoint:   cpuregs_reg[13][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.373
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.056 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.175 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.233 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.271 | 
     | add_1312_30_g214151 | A1 ^ -> ZN ^ | AND2_X1  | 0.033 |   0.235 |    0.304 | 
     | add_1312_30_g7565   | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.257 |    0.327 | 
     | FE_RC_483_0         | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.274 |    0.344 | 
     | FE_RC_482_0         | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.296 |    0.365 | 
     | FE_RC_2110_0        | A v -> ZN ^  | INV_X2   | 0.014 |   0.309 |    0.379 | 
     | FE_RC_2109_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.324 |    0.394 | 
     | FE_RC_2108_0        | A1 v -> ZN ^ | NAND3_X4 | 0.021 |   0.346 |    0.415 | 
     | g217405             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.360 |    0.430 | 
     | FE_RC_2299_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.373 |    0.442 | 
     | cpuregs_reg[13][26] | D ^          | DFF_X1   | 0.000 |   0.373 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 300: MET Setup Check with Pin cpuregs_reg[27][9]/CK 
Endpoint:   cpuregs_reg[27][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.372
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.034 |    0.035 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.168 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2    | 0.024 |   0.122 |    0.191 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2   | 0.038 |   0.160 |    0.229 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.194 |    0.263 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.237 |    0.306 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.251 |    0.321 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.335 |    0.404 | 
     | g198062             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.355 |    0.424 | 
     | g197308             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.372 |    0.441 | 
     | cpuregs_reg[27][9]  | D v          | DFF_X1    | 0.000 |   0.372 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 301: MET Setup Check with Pin cpuregs_reg[10][11]/CK 
Endpoint:   cpuregs_reg[10][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.373
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.035 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.142 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.168 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.193 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.228 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.249 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.266 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.279 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.247 |    0.316 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.265 |    0.335 | 
     | g217915_dup228082   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.342 |    0.411 | 
     | g223291             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.356 |    0.426 | 
     | g197529             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.373 |    0.442 | 
     | cpuregs_reg[10][11] | D v          | DFF_X1    | 0.000 |   0.373 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 302: MET Setup Check with Pin cpuregs_reg[26][24]/CK 
Endpoint:   cpuregs_reg[26][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.445
- Arrival Time                  0.376
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.035 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.142 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.168 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.202 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.239 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.280 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.225 |    0.295 | 
     | FE_RC_2134_0        | B1 v -> ZN ^ | OAI22_X1  | 0.045 |   0.270 |    0.340 | 
     | g199880_dup217923   | A1 ^ -> ZN v | OAI222_X4 | 0.080 |   0.350 |    0.419 | 
     | g213346             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.364 |    0.434 | 
     | FE_RC_2301_0        | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.376 |    0.445 | 
     | cpuregs_reg[26][24] | D v          | DFF_X1    | 0.000 |   0.376 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 303: MET Setup Check with Pin cpuregs_reg[18][9]/CK 
Endpoint:   cpuregs_reg[18][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.372
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.034 |    0.035 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.168 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2    | 0.024 |   0.122 |    0.191 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2   | 0.038 |   0.160 |    0.229 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.194 |    0.264 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.237 |    0.306 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.251 |    0.321 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.335 |    0.404 | 
     | g218373             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.355 |    0.424 | 
     | g196884             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.372 |    0.441 | 
     | cpuregs_reg[18][9]  | D v          | DFF_X1    | 0.000 |   0.372 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 304: MET Setup Check with Pin cpuregs_reg[20][24]/CK 
Endpoint:   cpuregs_reg[20][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.445
- Arrival Time                  0.376
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.035 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.142 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.168 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.202 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.239 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.280 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.225 |    0.295 | 
     | FE_RC_2134_0        | B1 v -> ZN ^ | OAI22_X1  | 0.045 |   0.270 |    0.340 | 
     | g199880_dup217923   | A1 ^ -> ZN v | OAI222_X4 | 0.080 |   0.350 |    0.420 | 
     | g222752             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.364 |    0.434 | 
     | FE_RC_2316_0        | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.376 |    0.445 | 
     | cpuregs_reg[20][24] | D v          | DFF_X1    | 0.000 |   0.376 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 305: MET Setup Check with Pin cpuregs_reg[17][9]/CK 
Endpoint:   cpuregs_reg[17][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.372
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.034 |    0.035 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.168 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2    | 0.024 |   0.122 |    0.191 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2   | 0.038 |   0.160 |    0.230 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.194 |    0.264 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.237 |    0.306 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.251 |    0.321 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.335 |    0.404 | 
     | g213036             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.355 |    0.424 | 
     | g196828             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.372 |    0.441 | 
     | cpuregs_reg[17][9]  | D v          | DFF_X1    | 0.000 |   0.372 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 306: MET Setup Check with Pin cpuregs_reg[20][11]/CK 
Endpoint:   cpuregs_reg[20][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.446
- Arrival Time                  0.376
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.035 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.142 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.168 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.193 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.228 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.249 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.266 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.280 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.247 |    0.316 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.265 |    0.335 | 
     | g223273             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.342 |    0.411 | 
     | g223278             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.359 |    0.429 | 
     | g196991             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.446 | 
     | cpuregs_reg[20][11] | D v          | DFF_X1    | 0.000 |   0.376 |    0.446 | 
     +-----------------------------------------------------------------------------+ 
Path 307: MET Setup Check with Pin cpuregs_reg[9][11]/CK 
Endpoint:   cpuregs_reg[9][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.446
- Arrival Time                  0.376
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.035 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.142 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.168 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.193 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.228 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.249 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.266 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.280 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.247 |    0.316 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.265 |    0.335 | 
     | g223273             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.342 |    0.411 | 
     | g223282             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.359 |    0.429 | 
     | g197471             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.446 | 
     | cpuregs_reg[9][11]  | D v          | DFF_X1    | 0.000 |   0.376 |    0.446 | 
     +-----------------------------------------------------------------------------+ 
Path 308: MET Setup Check with Pin cpuregs_reg[5][11]/CK 
Endpoint:   cpuregs_reg[5][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.446
- Arrival Time                  0.376
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.035 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.142 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.168 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.193 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.228 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.249 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.266 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.280 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.247 |    0.316 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.265 |    0.335 | 
     | g223273             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.342 |    0.411 | 
     | g223287             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.359 |    0.429 | 
     | g197139             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.446 | 
     | cpuregs_reg[5][11]  | D v          | DFF_X1    | 0.000 |   0.376 |    0.446 | 
     +-----------------------------------------------------------------------------+ 
Path 309: MET Setup Check with Pin cpuregs_reg[4][11]/CK 
Endpoint:   cpuregs_reg[4][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.446
- Arrival Time                  0.376
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.035 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.142 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.168 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.193 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.228 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.249 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.266 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.280 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.247 |    0.316 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.265 |    0.335 | 
     | g223273             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.342 |    0.411 | 
     | g223286             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.359 |    0.429 | 
     | g197037             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.446 | 
     | cpuregs_reg[4][11]  | D v          | DFF_X1    | 0.000 |   0.376 |    0.446 | 
     +-----------------------------------------------------------------------------+ 
Path 310: MET Setup Check with Pin cpuregs_reg[1][9]/CK 
Endpoint:   cpuregs_reg[1][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.372
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.034 |    0.035 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.168 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2    | 0.024 |   0.122 |    0.191 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2   | 0.038 |   0.160 |    0.230 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.194 |    0.264 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.237 |    0.306 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.251 |    0.321 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.335 |    0.404 | 
     | g207364             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.355 |    0.424 | 
     | g196671             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.372 |    0.441 | 
     | cpuregs_reg[1][9]   | D v          | DFF_X1    | 0.000 |   0.372 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 311: MET Setup Check with Pin cpuregs_reg[19][9]/CK 
Endpoint:   cpuregs_reg[19][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.372
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.034 |    0.035 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.168 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2    | 0.024 |   0.122 |    0.191 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2   | 0.038 |   0.160 |    0.230 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.194 |    0.264 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.237 |    0.306 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.251 |    0.321 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.335 |    0.404 | 
     | g221938             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.355 |    0.424 | 
     | g218091             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.372 |    0.441 | 
     | cpuregs_reg[19][9]  | D v          | DFF_X1    | 0.000 |   0.372 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 312: MET Setup Check with Pin reg_out_reg[18]/CK 
Endpoint:   reg_out_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.436
- Arrival Time                  0.367
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.035 | 
     | reg_pc_reg[2]       | CK ^ -> Q v  | DFF_X1    | 0.099 |   0.064 |    0.134 | 
     | FE_OCPC167_reg_pc_2 | A v -> Z v   | BUF_X4    | 0.025 |   0.089 |    0.159 | 
     | FE_RC_178_0         | B2 v -> ZN ^ | OAI22_X1  | 0.048 |   0.137 |    0.206 | 
     | FE_RC_2352_0        | C1 ^ -> ZN v | OAI211_X2 | 0.032 |   0.169 |    0.239 | 
     | FE_RC_2343_0        | A2 v -> ZN ^ | NAND2_X2  | 0.025 |   0.195 |    0.264 | 
     | FE_RC_2342_0        | A1 ^ -> ZN v | NAND3_X4  | 0.020 |   0.215 |    0.284 | 
     | add_1801_23_g1004   | A1 v -> ZN ^ | NAND2_X4  | 0.018 |   0.232 |    0.302 | 
     | FE_RC_2367_0        | A1 ^ -> ZN v | NAND2_X4  | 0.015 |   0.248 |    0.317 | 
     | FE_RC_2368_0        | A v -> ZN ^  | INV_X8    | 0.019 |   0.266 |    0.336 | 
     | add_1801_23_g986    | A ^ -> ZN v  | INV_X2    | 0.012 |   0.278 |    0.348 | 
     | add_1801_23_g969    | B1 v -> ZN ^ | AOI21_X1  | 0.032 |   0.310 |    0.380 | 
     | add_1801_23_g953    | B1 ^ -> ZN v | OAI21_X2  | 0.018 |   0.328 |    0.398 | 
     | g90142__8780        | B1 v -> ZN ^ | AOI21_X2  | 0.026 |   0.354 |    0.424 | 
     | g90121__1786        | A1 ^ -> ZN v | NAND2_X2  | 0.012 |   0.367 |    0.436 | 
     | reg_out_reg[18]     | D v          | DFF_X1    | 0.000 |   0.367 |    0.436 | 
     +-----------------------------------------------------------------------------+ 
Path 313: MET Setup Check with Pin cpuregs_reg[7][24]/CK 
Endpoint:   cpuregs_reg[7][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.445
- Arrival Time                  0.375
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.035 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.142 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.168 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.202 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.240 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.280 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.225 |    0.295 | 
     | FE_RC_2134_0        | B1 v -> ZN ^ | OAI22_X1  | 0.045 |   0.270 |    0.340 | 
     | g199880_dup217923   | A1 ^ -> ZN v | OAI222_X4 | 0.080 |   0.350 |    0.420 | 
     | g223929             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.364 |    0.434 | 
     | FE_RC_2323_0        | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.375 |    0.445 | 
     | cpuregs_reg[7][24]  | D v          | DFF_X1    | 0.000 |   0.375 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 314: MET Setup Check with Pin cpuregs_reg[16][25]/CK 
Endpoint:   cpuregs_reg[16][25]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.372
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.035 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.142 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.168 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.202 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.240 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.280 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1  | 0.018 |   0.229 |    0.298 | 
     | FE_RC_2089_0        | A v -> ZN ^  | INV_X1    | 0.017 |   0.246 |    0.315 | 
     | FE_RC_2088_0        | A1 ^ -> ZN v | NAND2_X2  | 0.016 |   0.262 |    0.331 | 
     | FE_RC_2418_0        | A2 v -> ZN ^ | NAND2_X2  | 0.017 |   0.279 |    0.348 | 
     | g226472             | A1 ^ -> ZN v | OAI222_X4 | 0.067 |   0.345 |    0.415 | 
     | g221832             | A2 v -> ZN ^ | NAND2_X1  | 0.016 |   0.361 |    0.431 | 
     | FE_RC_540_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.372 |    0.442 | 
     | cpuregs_reg[16][25] | D v          | DFF_X1    | 0.000 |   0.372 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 315: MET Setup Check with Pin cpuregs_reg[21][9]/CK 
Endpoint:   cpuregs_reg[21][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.372
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.034 |    0.035 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.168 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2    | 0.024 |   0.122 |    0.191 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2   | 0.038 |   0.160 |    0.230 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.194 |    0.264 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.237 |    0.306 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.251 |    0.321 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.335 |    0.404 | 
     | g198490             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.355 |    0.424 | 
     | g197038             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.372 |    0.441 | 
     | cpuregs_reg[21][9]  | D v          | DFF_X1    | 0.000 |   0.372 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 316: MET Setup Check with Pin cpuregs_reg[13][9]/CK 
Endpoint:   cpuregs_reg[13][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.372
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.034 |    0.035 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.168 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2    | 0.024 |   0.122 |    0.191 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2   | 0.038 |   0.160 |    0.230 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.194 |    0.264 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.237 |    0.306 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.251 |    0.321 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.335 |    0.404 | 
     | g198290             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.355 |    0.424 | 
     | g196644             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.372 |    0.441 | 
     | cpuregs_reg[13][9]  | D v          | DFF_X1    | 0.000 |   0.372 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 317: MET Setup Check with Pin cpuregs_reg[15][9]/CK 
Endpoint:   cpuregs_reg[15][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.372
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.034 |    0.035 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.168 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2    | 0.024 |   0.122 |    0.192 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2   | 0.038 |   0.160 |    0.230 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.194 |    0.264 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.237 |    0.306 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.251 |    0.321 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.335 |    0.404 | 
     | g215877             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.355 |    0.424 | 
     | g218199             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.372 |    0.441 | 
     | cpuregs_reg[15][9]  | D v          | DFF_X1    | 0.000 |   0.372 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 318: MET Setup Check with Pin cpuregs_reg[17][7]/CK 
Endpoint:   cpuregs_reg[17][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[5]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.371
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[5]       | CK ^         |          |       |  -0.034 |    0.035 | 
     | reg_pc_reg[5]       | CK ^ -> Q v  | DFF_X1   | 0.096 |   0.062 |    0.132 | 
     | FE_OCPC527_reg_pc_5 | A v -> Z v   | BUF_X4   | 0.025 |   0.087 |    0.157 | 
     | FE_OCPC268_reg_pc_5 | A v -> Z v   | BUF_X2   | 0.029 |   0.116 |    0.186 | 
     | g219703             | A3 v -> ZN v | AND3_X1  | 0.033 |   0.149 |    0.219 | 
     | g219702             | A2 v -> ZN v | AND2_X1  | 0.031 |   0.180 |    0.249 | 
     | add_1312_30_g219701 | B v -> Z v   | XOR2_X1  | 0.054 |   0.233 |    0.303 | 
     | g201016             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.249 |    0.319 | 
     | FE_RC_2310_0        | A ^ -> ZN v  | INV_X1   | 0.007 |   0.256 |    0.326 | 
     | FE_RC_2308_0        | A1 v -> ZN ^ | NOR2_X1  | 0.045 |   0.301 |    0.371 | 
     | FE_RC_2309_0        | A ^ -> ZN v  | INV_X4   | 0.032 |   0.333 |    0.402 | 
     | g213033             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.354 |    0.424 | 
     | g196826             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.371 |    0.441 | 
     | cpuregs_reg[17][7]  | D v          | DFF_X1   | 0.000 |   0.371 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 319: MET Setup Check with Pin cpuregs_reg[15][11]/CK 
Endpoint:   cpuregs_reg[15][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.373
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.035 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.142 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.168 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.194 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.229 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.249 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.266 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.280 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.247 |    0.316 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.265 |    0.335 | 
     | g217915_dup228082   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.342 |    0.411 | 
     | g223305             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.356 |    0.426 | 
     | g218193             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.373 |    0.443 | 
     | cpuregs_reg[15][11] | D v          | DFF_X1    | 0.000 |   0.373 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 320: MET Setup Check with Pin cpuregs_reg[23][31]/CK 
Endpoint:   cpuregs_reg[23][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.369
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.057 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.176 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.233 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.272 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND3_X2 | 0.019 |   0.221 |    0.291 | 
     | FE_RC_507_0         | A v -> ZN ^  | INV_X2   | 0.012 |   0.233 |    0.303 | 
     | add_1312_30_g7556   | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.249 |    0.319 | 
     | g224934             | A v -> ZN v  | XNOR2_X2 | 0.042 |   0.291 |    0.361 | 
     | FE_RC_2169_0        | A v -> ZN ^  | INV_X2   | 0.015 |   0.306 |    0.376 | 
     | FE_RC_2168_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.321 |    0.391 | 
     | FE_RC_2167_0        | A1 v -> ZN ^ | NAND3_X4 | 0.017 |   0.338 |    0.408 | 
     | g221397             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.351 |    0.421 | 
     | g197179             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.369 |    0.439 | 
     | cpuregs_reg[23][31] | D ^          | DFF_X1   | 0.000 |   0.369 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 321: MET Setup Check with Pin cpuregs_reg[9][14]/CK 
Endpoint:   cpuregs_reg[9][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.370
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.031 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.163 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.200 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.260 | 
     | add_1312_30_g219391 | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.216 |    0.286 | 
     | g228148             | A v -> Z v   | XOR2_X1  | 0.056 |   0.272 |    0.342 | 
     | FE_RC_2373_0        | A v -> ZN ^  | INV_X2   | 0.016 |   0.288 |    0.358 | 
     | FE_RC_2371_0        | A2 ^ -> ZN v | NAND2_X2 | 0.020 |   0.307 |    0.377 | 
     | FE_RC_2378_0        | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.335 |    0.405 | 
     | g223590             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.350 |    0.420 | 
     | g197480             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.370 |    0.440 | 
     | cpuregs_reg[9][14]  | D ^          | DFF_X1   | 0.000 |   0.370 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 322: MET Setup Check with Pin cpuregs_reg[31][11]/CK 
Endpoint:   cpuregs_reg[31][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.374
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.036 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.143 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.169 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.194 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.229 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.250 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.267 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.280 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.247 |    0.317 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.265 |    0.335 | 
     | g223273             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.342 |    0.412 | 
     | g223284             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.357 |    0.427 | 
     | g215724             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.374 |    0.444 | 
     | cpuregs_reg[31][11] | D v          | DFF_X1    | 0.000 |   0.374 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 323: MET Setup Check with Pin cpuregs_reg[5][14]/CK 
Endpoint:   cpuregs_reg[5][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.370
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.031 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.163 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.200 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.260 | 
     | add_1312_30_g219391 | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.216 |    0.286 | 
     | g228148             | A v -> Z v   | XOR2_X1  | 0.056 |   0.272 |    0.342 | 
     | FE_RC_2373_0        | A v -> ZN ^  | INV_X2   | 0.016 |   0.288 |    0.358 | 
     | FE_RC_2371_0        | A2 ^ -> ZN v | NAND2_X2 | 0.020 |   0.307 |    0.377 | 
     | FE_RC_2378_0        | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.335 |    0.405 | 
     | g223584             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.350 |    0.421 | 
     | g210603             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.370 |    0.440 | 
     | cpuregs_reg[5][14]  | D ^          | DFF_X1   | 0.000 |   0.370 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 324: MET Setup Check with Pin cpuregs_reg[24][14]/CK 
Endpoint:   cpuregs_reg[24][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.370
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.031 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.163 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.201 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.260 | 
     | add_1312_30_g219391 | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.216 |    0.286 | 
     | g228148             | A v -> Z v   | XOR2_X1  | 0.056 |   0.272 |    0.342 | 
     | FE_RC_2373_0        | A v -> ZN ^  | INV_X2   | 0.016 |   0.288 |    0.358 | 
     | FE_RC_2371_0        | A2 ^ -> ZN v | NAND2_X2 | 0.020 |   0.307 |    0.377 | 
     | FE_RC_2378_0        | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.335 |    0.405 | 
     | g223598             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.350 |    0.421 | 
     | g197203             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.370 |    0.440 | 
     | cpuregs_reg[24][14] | D ^          | DFF_X1   | 0.000 |   0.370 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 325: MET Setup Check with Pin cpuregs_reg[16][19]/CK 
Endpoint:   cpuregs_reg[16][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.423
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.031 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.163 | 
     | FE_OCPC484_reg_pc_9 | A ^ -> Z ^   | CLKBUF_X1 | 0.041 |   0.134 |    0.205 | 
     | g98                 | A2 ^ -> ZN v | NAND4_X1  | 0.035 |   0.169 |    0.240 | 
     | FE_RC_2365_0        | A v -> Z v   | BUF_X2    | 0.034 |   0.203 |    0.274 | 
     | FE_RC_2258_0        | A v -> ZN ^  | INV_X2    | 0.010 |   0.213 |    0.283 | 
     | FE_RC_2256_0        | A2 ^ -> ZN v | NAND2_X1  | 0.012 |   0.225 |    0.295 | 
     | FE_RC_2255_0        | A1 v -> ZN ^ | NOR2_X1   | 0.022 |   0.247 |    0.317 | 
     | FE_RC_2104_0        | B1 ^ -> ZN v | OAI21_X1  | 0.015 |   0.262 |    0.332 | 
     | g207444             | A1 v -> ZN ^ | NAND2_X1  | 0.022 |   0.284 |    0.354 | 
     | g227564             | A ^ -> ZN v  | OAI221_X4 | 0.074 |   0.358 |    0.428 | 
     | FE_OCPC359_n_33898  | A v -> Z v   | BUF_X2    | 0.031 |   0.389 |    0.460 | 
     | g207447             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.406 |    0.476 | 
     | g196790             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.423 |    0.493 | 
     | cpuregs_reg[16][19] | D v          | DFF_X1    | 0.000 |   0.423 |    0.493 | 
     +-----------------------------------------------------------------------------+ 
Path 326: MET Setup Check with Pin count_instr_reg[22]/CK 
Endpoint:   count_instr_reg[22]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[14]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.368
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[14]     | CK ^         |          |       |  -0.034 |    0.036 | 
     | count_instr_reg[14]     | CK ^ -> Q ^  | DFF_X1   | 0.112 |   0.077 |    0.147 | 
     | inc_add_1559_34_g1257   | A3 ^ -> ZN v | NAND4_X1 | 0.032 |   0.109 |    0.179 | 
     | inc_add_1559_34_g218866 | A2 v -> ZN ^ | NOR2_X1  | 0.069 |   0.178 |    0.248 | 
     | inc_add_1559_34_g222901 | A1 ^ -> ZN ^ | AND3_X2  | 0.079 |   0.257 |    0.327 | 
     | g210385                 | A1 ^ -> ZN ^ | AND2_X1  | 0.040 |   0.297 |    0.367 | 
     | g210384                 | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.335 |    0.405 | 
     | g210235                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.351 |    0.422 | 
     | g200124                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.368 |    0.438 | 
     | count_instr_reg[22]     | D ^          | DFF_X1   | 0.000 |   0.368 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 327: MET Setup Check with Pin cpuregs_reg[30][3]/CK 
Endpoint:   cpuregs_reg[30][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.368
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.038 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.140 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.176 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.197 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.254 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.307 | 
     | g227806            | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.276 |    0.347 | 
     | FE_OCPC399_n_34134 | A ^ -> Z ^   | BUF_X8   | 0.022 |   0.298 |    0.369 | 
     | FE_OCPC402_n_34134 | A ^ -> Z ^   | BUF_X1   | 0.035 |   0.334 |    0.404 | 
     | g227699            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.349 |    0.419 | 
     | g227698            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.368 |    0.438 | 
     | cpuregs_reg[30][3] | D ^          | DFF_X1   | 0.000 |   0.368 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 328: MET Setup Check with Pin cpuregs_reg[23][9]/CK 
Endpoint:   cpuregs_reg[23][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.372
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.034 |    0.036 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.169 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2    | 0.024 |   0.122 |    0.192 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2   | 0.038 |   0.160 |    0.230 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.194 |    0.265 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.237 |    0.307 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.251 |    0.322 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.335 |    0.405 | 
     | g207501             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.355 |    0.425 | 
     | g197141             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.372 |    0.442 | 
     | cpuregs_reg[23][9]  | D v          | DFF_X1    | 0.000 |   0.372 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 329: MET Setup Check with Pin cpuregs_reg[26][27]/CK 
Endpoint:   cpuregs_reg[26][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.397
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.057 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.176 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.234 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.272 | 
     | FE_RC_2196_0        | A1 ^ -> ZN v | NAND3_X2  | 0.017 |   0.219 |    0.289 | 
     | FE_RC_2197_0        | A v -> ZN ^  | INV_X1    | 0.013 |   0.232 |    0.302 | 
     | g210322             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.251 |    0.321 | 
     | g221909             | B1 v -> ZN ^ | OAI221_X4 | 0.092 |   0.343 |    0.413 | 
     | FE_OCPC417_n_28046  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.369 |    0.439 | 
     | g213260             | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.381 |    0.452 | 
     | FE_RC_2408_0        | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.397 |    0.467 | 
     | cpuregs_reg[26][27] | D ^          | DFF_X1    | 0.000 |   0.397 |    0.467 | 
     +-----------------------------------------------------------------------------+ 
Path 330: MET Setup Check with Pin reg_next_pc_reg[8]/CK 
Endpoint:   reg_next_pc_reg[8]/D   (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.368
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                  |              |          |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_j_reg[1]                             | CK ^         |          |       |  -0.032 |    0.038 | 
     | decoded_imm_j_reg[1]                             | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.072 |    0.142 | 
     | FE_OCPC194_decoded_rs2_1                         | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.097 |    0.167 | 
     | g90398__224290                                   | A2 ^ -> ZN ^ | AND2_X4  | 0.029 |   0.126 |    0.196 | 
     | add_1564_33_Y_add_1555_32_spec0_g1478            | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.159 |    0.230 | 
     | FE_RC_367_0                                      | A2 ^ -> ZN v | NAND3_X1 | 0.020 |   0.180 |    0.250 | 
     | FE_RC_368_0                                      | A v -> ZN ^  | INV_X1   | 0.017 |   0.197 |    0.267 | 
     | add_1564_33_Y_add_1555_32_spec0_g1269            | A1 ^ -> ZN v | NOR2_X2  | 0.013 |   0.210 |    0.280 | 
     | add_1564_33_Y_add_1555_32_spec0_g209178          | A1 v -> ZN v | OR2_X1   | 0.042 |   0.252 |    0.322 | 
     | add_1564_33_Y_add_1555_32_spec0_g2               | A1 v -> ZN v | AND2_X1  | 0.031 |   0.282 |    0.353 | 
     | FE_DBTC33_add_1564_33_Y_add_1555_32_spec0_n_1397 | A v -> ZN ^  | INV_X2   | 0.017 |   0.299 |    0.369 | 
     | add_1564_33_Y_add_1555_32_spec0_g1232            | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.337 |    0.407 | 
     | g199981                                          | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.352 |    0.422 | 
     | g199190                                          | A1 v -> ZN ^ | NAND4_X1 | 0.016 |   0.368 |    0.438 | 
     | reg_next_pc_reg[8]                               | D ^          | DFF_X1   | 0.000 |   0.368 |    0.438 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 331: MET Setup Check with Pin is_alu_reg_reg_reg/CK 
Endpoint:   is_alu_reg_reg_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.437
- Arrival Time                  0.366
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]   | CK ^         |          |       |  -0.034 |    0.036 | 
     | mem_state_reg[0]   | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.150 | 
     | g197               | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.178 | 
     | FE_RC_1025_0       | A1 ^ -> ZN v | AOI22_X2 | 0.013 |   0.120 |    0.191 | 
     | g209212            | A1 v -> ZN ^ | NOR2_X2  | 0.051 |   0.171 |    0.241 | 
     | g226230            | A2 ^ -> ZN ^ | AND2_X2  | 0.059 |   0.230 |    0.301 | 
     | g222514            | A1 ^ -> ZN ^ | AND4_X1  | 0.089 |   0.320 |    0.390 | 
     | g219893            | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.346 |    0.416 | 
     | g228224            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.366 |    0.437 | 
     | is_alu_reg_reg_reg | D ^          | DFF_X1   | 0.000 |   0.366 |    0.437 | 
     +---------------------------------------------------------------------------+ 
Path 332: MET Setup Check with Pin instr_auipc_reg/CK 
Endpoint:   instr_auipc_reg/D  (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.437
- Arrival Time                  0.366
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |          |       |  -0.034 |    0.036 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.150 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.178 | 
     | FE_RC_1025_0     | A1 ^ -> ZN v | AOI22_X2 | 0.013 |   0.120 |    0.191 | 
     | g209212          | A1 v -> ZN ^ | NOR2_X2  | 0.051 |   0.171 |    0.241 | 
     | g226230          | A2 ^ -> ZN ^ | AND2_X2  | 0.059 |   0.230 |    0.301 | 
     | g222514          | A1 ^ -> ZN ^ | AND4_X1  | 0.089 |   0.320 |    0.390 | 
     | g219792          | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.346 |    0.416 | 
     | g219791          | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.366 |    0.437 | 
     | instr_auipc_reg  | D ^          | DFF_X1   | 0.000 |   0.366 |    0.437 | 
     +-------------------------------------------------------------------------+ 
Path 333: MET Setup Check with Pin instr_lui_reg/CK 
Endpoint:   instr_lui_reg/D    (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.437
- Arrival Time                  0.366
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |          |       |  -0.034 |    0.036 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.150 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.178 | 
     | FE_RC_1025_0     | A1 ^ -> ZN v | AOI22_X2 | 0.013 |   0.120 |    0.191 | 
     | g209212          | A1 v -> ZN ^ | NOR2_X2  | 0.051 |   0.171 |    0.241 | 
     | g226230          | A2 ^ -> ZN ^ | AND2_X2  | 0.059 |   0.230 |    0.301 | 
     | g222514          | A1 ^ -> ZN ^ | AND4_X1  | 0.089 |   0.320 |    0.390 | 
     | g223036          | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.346 |    0.416 | 
     | g223035          | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.366 |    0.437 | 
     | instr_lui_reg    | D ^          | DFF_X1   | 0.000 |   0.366 |    0.437 | 
     +-------------------------------------------------------------------------+ 
Path 334: MET Setup Check with Pin cpuregs_reg[20][9]/CK 
Endpoint:   cpuregs_reg[20][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.372
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.034 |    0.036 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.169 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2    | 0.024 |   0.122 |    0.192 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2   | 0.038 |   0.160 |    0.231 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.194 |    0.265 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.237 |    0.307 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.251 |    0.322 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.335 |    0.405 | 
     | g222734             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.355 |    0.425 | 
     | g196986             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.372 |    0.442 | 
     | cpuregs_reg[20][9]  | D v          | DFF_X1    | 0.000 |   0.372 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 335: MET Setup Check with Pin cpuregs_reg[20][25]/CK 
Endpoint:   cpuregs_reg[20][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.369
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]           | CK ^         |           |       |  -0.034 |    0.036 | 
     | reg_pc_reg[2]           | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.143 | 
     | FE_OCPC166_reg_pc_2     | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.169 | 
     | add_1312_30_g214985     | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.204 | 
     | g210259                 | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.241 | 
     | add_1312_30_g7582_0     | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.281 | 
     | add_1312_30_g214146_dup | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.233 |    0.303 | 
     | FE_RC_2090_0            | A1 v -> ZN ^ | NAND2_X2  | 0.021 |   0.254 |    0.325 | 
     | FE_RC_2418_0            | A1 ^ -> ZN v | NAND2_X2  | 0.013 |   0.267 |    0.338 | 
     | g217917_dup             | A1 v -> ZN ^ | OAI222_X4 | 0.076 |   0.343 |    0.413 | 
     | g222722                 | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.356 |    0.426 | 
     | FE_RC_610_0             | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.369 |    0.439 | 
     | cpuregs_reg[20][25]     | D ^          | DFF_X1    | 0.000 |   0.369 |    0.439 | 
     +---------------------------------------------------------------------------------+ 
Path 336: MET Setup Check with Pin cpuregs_reg[30][9]/CK 
Endpoint:   cpuregs_reg[30][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.372
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.034 |    0.036 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.169 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2    | 0.024 |   0.122 |    0.193 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2   | 0.038 |   0.160 |    0.231 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.194 |    0.265 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.237 |    0.307 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.251 |    0.322 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.335 |    0.405 | 
     | g224444             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.355 |    0.425 | 
     | g227808             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.372 |    0.442 | 
     | cpuregs_reg[30][9]  | D v          | DFF_X1    | 0.000 |   0.372 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 337: MET Setup Check with Pin cpuregs_reg[26][11]/CK 
Endpoint:   cpuregs_reg[26][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.373
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.036 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.143 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.169 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.195 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.229 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.250 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.267 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.281 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.247 |    0.317 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.265 |    0.336 | 
     | g217915_dup228082   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.342 |    0.412 | 
     | g223297             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.356 |    0.427 | 
     | g197274             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.373 |    0.444 | 
     | cpuregs_reg[26][11] | D v          | DFF_X1    | 0.000 |   0.373 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 338: MET Setup Check with Pin cpuregs_reg[8][11]/CK 
Endpoint:   cpuregs_reg[8][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.373
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.036 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.143 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.169 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.195 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.229 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.250 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.267 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.281 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.247 |    0.317 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.265 |    0.336 | 
     | g217915_dup228082   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.342 |    0.412 | 
     | g223303             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.356 |    0.427 | 
     | g197384             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.373 |    0.444 | 
     | cpuregs_reg[8][11]  | D v          | DFF_X1    | 0.000 |   0.373 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 339: MET Setup Check with Pin cpuregs_reg[29][9]/CK 
Endpoint:   cpuregs_reg[29][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.372
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.034 |    0.036 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.169 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2    | 0.024 |   0.122 |    0.193 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2   | 0.038 |   0.160 |    0.231 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.194 |    0.265 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.237 |    0.307 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.251 |    0.322 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.335 |    0.405 | 
     | g221482             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.355 |    0.425 | 
     | g197383             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.372 |    0.442 | 
     | cpuregs_reg[29][9]  | D v          | DFF_X1    | 0.000 |   0.372 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 340: MET Setup Check with Pin cpuregs_reg[28][9]/CK 
Endpoint:   cpuregs_reg[28][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.372
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.034 |    0.036 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.169 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2    | 0.024 |   0.122 |    0.193 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2   | 0.038 |   0.160 |    0.231 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.194 |    0.265 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.237 |    0.307 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.251 |    0.322 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.335 |    0.405 | 
     | g214668             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.355 |    0.425 | 
     | g197346             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.372 |    0.442 | 
     | cpuregs_reg[28][9]  | D v          | DFF_X1    | 0.000 |   0.372 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 341: MET Setup Check with Pin cpuregs_reg[11][9]/CK 
Endpoint:   cpuregs_reg[11][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.372
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.034 |    0.036 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.169 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2    | 0.024 |   0.122 |    0.193 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2   | 0.038 |   0.160 |    0.231 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.194 |    0.265 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.237 |    0.307 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.251 |    0.322 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.335 |    0.405 | 
     | g212885             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.355 |    0.425 | 
     | g197564             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.372 |    0.442 | 
     | cpuregs_reg[11][9]  | D v          | DFF_X1    | 0.000 |   0.372 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 342: MET Setup Check with Pin cpuregs_reg[10][9]/CK 
Endpoint:   cpuregs_reg[10][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.372
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.034 |    0.036 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.169 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2    | 0.024 |   0.122 |    0.193 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2   | 0.038 |   0.160 |    0.231 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.194 |    0.265 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.237 |    0.307 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.251 |    0.322 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.335 |    0.405 | 
     | g212848             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.355 |    0.425 | 
     | g197527             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.372 |    0.442 | 
     | cpuregs_reg[10][9]  | D v          | DFF_X1    | 0.000 |   0.372 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 343: MET Setup Check with Pin cpuregs_reg[9][9]/CK 
Endpoint:   cpuregs_reg[9][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.372
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.034 |    0.036 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.169 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2    | 0.024 |   0.122 |    0.193 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2   | 0.038 |   0.160 |    0.231 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.194 |    0.265 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.237 |    0.307 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.251 |    0.322 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.335 |    0.405 | 
     | g198648             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.355 |    0.425 | 
     | g197461             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.372 |    0.442 | 
     | cpuregs_reg[9][9]   | D v          | DFF_X1    | 0.000 |   0.372 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 344: MET Setup Check with Pin cpuregs_reg[6][9]/CK 
Endpoint:   cpuregs_reg[6][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.372
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.034 |    0.036 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.169 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2    | 0.024 |   0.122 |    0.193 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2   | 0.038 |   0.160 |    0.231 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.194 |    0.265 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.237 |    0.307 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.251 |    0.322 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.335 |    0.405 | 
     | g207536             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.355 |    0.425 | 
     | g197229             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.372 |    0.442 | 
     | cpuregs_reg[6][9]   | D v          | DFF_X1    | 0.000 |   0.372 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 345: MET Setup Check with Pin cpuregs_reg[3][9]/CK 
Endpoint:   cpuregs_reg[3][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.372
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.034 |    0.036 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.169 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2    | 0.024 |   0.122 |    0.193 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2   | 0.038 |   0.160 |    0.231 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.194 |    0.265 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.237 |    0.307 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.251 |    0.322 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.335 |    0.405 | 
     | g198448             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.355 |    0.425 | 
     | g196926             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.372 |    0.442 | 
     | cpuregs_reg[3][9]   | D v          | DFF_X1    | 0.000 |   0.372 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 346: MET Setup Check with Pin cpuregs_reg[2][9]/CK 
Endpoint:   cpuregs_reg[2][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.372
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.034 |    0.036 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.169 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2    | 0.024 |   0.122 |    0.193 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2   | 0.038 |   0.160 |    0.231 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.194 |    0.265 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.237 |    0.307 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.251 |    0.322 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.335 |    0.405 | 
     | g212922             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.355 |    0.425 | 
     | g196819             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.372 |    0.442 | 
     | cpuregs_reg[2][9]   | D v          | DFF_X1    | 0.000 |   0.372 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 347: MET Setup Check with Pin cpuregs_reg[16][9]/CK 
Endpoint:   cpuregs_reg[16][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.372
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.034 |    0.036 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.169 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2    | 0.024 |   0.122 |    0.193 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2   | 0.038 |   0.160 |    0.231 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.194 |    0.265 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.237 |    0.307 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.251 |    0.322 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.335 |    0.405 | 
     | g198357             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.355 |    0.425 | 
     | g196774             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.372 |    0.442 | 
     | cpuregs_reg[16][9]  | D v          | DFF_X1    | 0.000 |   0.372 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 348: MET Setup Check with Pin cpuregs_reg[7][9]/CK 
Endpoint:   cpuregs_reg[7][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.372
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.034 |    0.036 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.169 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2    | 0.024 |   0.122 |    0.193 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2   | 0.038 |   0.160 |    0.231 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.194 |    0.265 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.237 |    0.307 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.251 |    0.322 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.335 |    0.405 | 
     | g223941             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.355 |    0.425 | 
     | g197306             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.372 |    0.442 | 
     | cpuregs_reg[7][9]   | D v          | DFF_X1    | 0.000 |   0.372 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 349: MET Setup Check with Pin cpuregs_reg[5][9]/CK 
Endpoint:   cpuregs_reg[5][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.372
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.034 |    0.036 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.169 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2    | 0.024 |   0.122 |    0.193 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2   | 0.038 |   0.160 |    0.231 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.194 |    0.265 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.237 |    0.307 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.251 |    0.322 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.335 |    0.405 | 
     | g210583             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.355 |    0.425 | 
     | g210582             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.372 |    0.442 | 
     | cpuregs_reg[5][9]   | D v          | DFF_X1    | 0.000 |   0.372 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 350: MET Setup Check with Pin cpuregs_reg[2][20]/CK 
Endpoint:   cpuregs_reg[2][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.369
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.036 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.143 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.169 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.204 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.241 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.278 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.300 | 
     | FE_RC_2138_0        | A v -> ZN ^  | INV_X2    | 0.015 |   0.244 |    0.314 | 
     | FE_RC_2137_0        | A1 ^ -> ZN v | OAI22_X2  | 0.015 |   0.259 |    0.329 | 
     | g223603             | A1 v -> ZN ^ | OAI222_X4 | 0.079 |   0.338 |    0.409 | 
     | g224408             | A1 ^ -> ZN v | NAND3_X2  | 0.017 |   0.355 |    0.425 | 
     | FE_RC_419_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.369 |    0.439 | 
     | cpuregs_reg[2][20]  | D ^          | DFF_X1    | 0.000 |   0.369 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 351: MET Setup Check with Pin cpuregs_reg[2][14]/CK 
Endpoint:   cpuregs_reg[2][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.368
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.032 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.164 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.201 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.261 | 
     | add_1312_30_g219391 | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.216 |    0.287 | 
     | g228148             | A v -> Z v   | XOR2_X1  | 0.056 |   0.272 |    0.343 | 
     | FE_RC_2373_0        | A v -> ZN ^  | INV_X2   | 0.016 |   0.288 |    0.358 | 
     | FE_RC_2371_0        | A2 ^ -> ZN v | NAND2_X2 | 0.020 |   0.307 |    0.378 | 
     | FE_RC_2378_0        | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.335 |    0.405 | 
     | g223593             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.350 |    0.421 | 
     | g196836             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.368 |    0.439 | 
     | cpuregs_reg[2][14]  | D ^          | DFF_X1   | 0.000 |   0.368 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 352: MET Setup Check with Pin cpuregs_reg[22][11]/CK 
Endpoint:   cpuregs_reg[22][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.373
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.036 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.143 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.169 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.195 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.230 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.250 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.267 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.281 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.247 |    0.317 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.265 |    0.336 | 
     | g217915_dup228082   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.342 |    0.412 | 
     | g223300             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.356 |    0.427 | 
     | g218287             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.373 |    0.444 | 
     | cpuregs_reg[22][11] | D v          | DFF_X1    | 0.000 |   0.373 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 353: MET Setup Check with Pin cpuregs_reg[6][11]/CK 
Endpoint:   cpuregs_reg[6][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.373
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.036 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.144 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.169 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.195 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.230 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.251 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.267 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.281 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.247 |    0.317 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.265 |    0.336 | 
     | g217915_dup228082   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.342 |    0.412 | 
     | g223292             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.356 |    0.427 | 
     | g197297             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.373 |    0.444 | 
     | cpuregs_reg[6][11]  | D v          | DFF_X1    | 0.000 |   0.373 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 354: MET Setup Check with Pin cpuregs_reg[12][23]/CK 
Endpoint:   cpuregs_reg[12][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[18]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.395
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[18]       | CK ^         |           |       |  -0.013 |    0.058 | 
     | reg_pc_reg[18]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.093 |    0.164 | 
     | FE_OCPC216_reg_pc_18 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.126 |    0.197 | 
     | FE_RC_2307_0         | A1 ^ -> ZN ^ | AND4_X2   | 0.052 |   0.178 |    0.249 | 
     | add_1312_30_g7589    | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.219 |    0.290 | 
     | add_1312_30_g7569    | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.236 |    0.307 | 
     | FE_RC_2336_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.251 |    0.322 | 
     | FE_RC_2335_0         | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.274 |    0.345 | 
     | g199881_dup217914    | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.359 |    0.430 | 
     | g207693              | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.375 |    0.445 | 
     | g197619              | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.395 |    0.465 | 
     | cpuregs_reg[12][23]  | D ^          | DFF_X1    | 0.000 |   0.395 |    0.465 | 
     +------------------------------------------------------------------------------+ 
Path 355: MET Setup Check with Pin count_instr_reg[41]/CK 
Endpoint:   count_instr_reg[41]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[24]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.368
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[24]     | CK ^         |          |       |  -0.034 |    0.036 | 
     | count_instr_reg[24]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.150 | 
     | inc_add_1559_34_g1279   | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.122 |    0.193 | 
     | inc_add_1559_34_g218864 | A4 ^ -> ZN ^ | AND4_X1  | 0.074 |   0.196 |    0.267 | 
     | g219773                 | A2 ^ -> ZN ^ | AND4_X4  | 0.066 |   0.262 |    0.333 | 
     | g219776                 | A1 ^ -> ZN ^ | AND2_X1  | 0.036 |   0.298 |    0.369 | 
     | inc_add_1559_34_g219775 | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.336 |    0.406 | 
     | g200236                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.352 |    0.423 | 
     | g200121                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.368 |    0.439 | 
     | count_instr_reg[41]     | D ^          | DFF_X1   | 0.000 |   0.368 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 356: MET Setup Check with Pin count_instr_reg[38]/CK 
Endpoint:   count_instr_reg[38]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[24]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.368
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[24]     | CK ^         |          |       |  -0.034 |    0.036 | 
     | count_instr_reg[24]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.150 | 
     | inc_add_1559_34_g1279   | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.122 |    0.193 | 
     | inc_add_1559_34_g218864 | A4 ^ -> ZN ^ | AND4_X1  | 0.074 |   0.196 |    0.267 | 
     | g219773                 | A2 ^ -> ZN ^ | AND4_X4  | 0.066 |   0.262 |    0.333 | 
     | inc_add_1559_34_g216297 | A1 ^ -> ZN ^ | AND2_X1  | 0.036 |   0.298 |    0.369 | 
     | inc_add_1559_34_g1113   | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.336 |    0.406 | 
     | g200242                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.352 |    0.423 | 
     | g200125                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.368 |    0.439 | 
     | count_instr_reg[38]     | D ^          | DFF_X1   | 0.000 |   0.368 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 357: MET Setup Check with Pin count_instr_reg[37]/CK 
Endpoint:   count_instr_reg[37]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[24]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.368
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[24]     | CK ^         |          |       |  -0.034 |    0.036 | 
     | count_instr_reg[24]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.150 | 
     | inc_add_1559_34_g1279   | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.122 |    0.193 | 
     | inc_add_1559_34_g218864 | A4 ^ -> ZN ^ | AND4_X1  | 0.074 |   0.196 |    0.267 | 
     | g219773                 | A2 ^ -> ZN ^ | AND4_X4  | 0.066 |   0.262 |    0.333 | 
     | g219764                 | A1 ^ -> ZN ^ | AND2_X1  | 0.036 |   0.298 |    0.369 | 
     | inc_add_1559_34_g219763 | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.336 |    0.406 | 
     | g200276                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.352 |    0.423 | 
     | g200139                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.368 |    0.439 | 
     | count_instr_reg[37]     | D ^          | DFF_X1   | 0.000 |   0.368 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 358: MET Setup Check with Pin count_instr_reg[36]/CK 
Endpoint:   count_instr_reg[36]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[24]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.368
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[24]     | CK ^         |          |       |  -0.034 |    0.036 | 
     | count_instr_reg[24]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.150 | 
     | inc_add_1559_34_g1279   | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.122 |    0.193 | 
     | inc_add_1559_34_g218864 | A4 ^ -> ZN ^ | AND4_X1  | 0.074 |   0.196 |    0.267 | 
     | g219773                 | A2 ^ -> ZN ^ | AND4_X4  | 0.066 |   0.262 |    0.333 | 
     | inc_add_1559_34_g216299 | A1 ^ -> ZN ^ | AND2_X1  | 0.036 |   0.298 |    0.369 | 
     | inc_add_1559_34_g1114   | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.336 |    0.406 | 
     | g200260                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.352 |    0.423 | 
     | g200131                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.368 |    0.439 | 
     | count_instr_reg[36]     | D ^          | DFF_X1   | 0.000 |   0.368 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 359: MET Setup Check with Pin cpuregs_reg[2][7]/CK 
Endpoint:   cpuregs_reg[2][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[5]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.371
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[5]       | CK ^         |          |       |  -0.034 |    0.037 | 
     | reg_pc_reg[5]       | CK ^ -> Q v  | DFF_X1   | 0.096 |   0.062 |    0.133 | 
     | FE_OCPC527_reg_pc_5 | A v -> Z v   | BUF_X4   | 0.025 |   0.087 |    0.158 | 
     | FE_OCPC268_reg_pc_5 | A v -> Z v   | BUF_X2   | 0.029 |   0.116 |    0.187 | 
     | g219703             | A3 v -> ZN v | AND3_X1  | 0.033 |   0.149 |    0.220 | 
     | g219702             | A2 v -> ZN v | AND2_X1  | 0.031 |   0.180 |    0.250 | 
     | add_1312_30_g219701 | B v -> Z v   | XOR2_X1  | 0.054 |   0.233 |    0.304 | 
     | g201016             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.249 |    0.320 | 
     | FE_RC_2310_0        | A ^ -> ZN v  | INV_X1   | 0.007 |   0.256 |    0.327 | 
     | FE_RC_2308_0        | A1 v -> ZN ^ | NOR2_X1  | 0.045 |   0.301 |    0.372 | 
     | FE_RC_2309_0        | A ^ -> ZN v  | INV_X4   | 0.032 |   0.333 |    0.404 | 
     | g212921             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.354 |    0.425 | 
     | g196814             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.371 |    0.442 | 
     | cpuregs_reg[2][7]   | D v          | DFF_X1   | 0.000 |   0.371 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 360: MET Setup Check with Pin cpuregs_reg[1][11]/CK 
Endpoint:   cpuregs_reg[1][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.373
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.037 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.144 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.170 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.195 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.230 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.251 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.268 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.281 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.247 |    0.318 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.265 |    0.336 | 
     | g217915_dup228082   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.342 |    0.413 | 
     | g228084             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.356 |    0.427 | 
     | g228083             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.373 |    0.444 | 
     | cpuregs_reg[1][11]  | D v          | DFF_X1    | 0.000 |   0.373 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 361: MET Setup Check with Pin cpuregs_reg[12][9]/CK 
Endpoint:   cpuregs_reg[12][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.372
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.034 |    0.037 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.169 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2    | 0.024 |   0.122 |    0.193 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2   | 0.038 |   0.160 |    0.231 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.194 |    0.265 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.237 |    0.308 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.251 |    0.323 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.335 |    0.406 | 
     | g210619             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.355 |    0.426 | 
     | g210618             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.372 |    0.443 | 
     | cpuregs_reg[12][9]  | D v          | DFF_X1    | 0.000 |   0.372 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 362: MET Setup Check with Pin cpuregs_reg[26][20]/CK 
Endpoint:   cpuregs_reg[26][20]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.371
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.037 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.144 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.170 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.204 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.241 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.278 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.300 | 
     | FE_RC_2137_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.339 | 
     | g217928_dup         | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.416 | 
     | g223633             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.359 |    0.430 | 
     | FE_RC_496_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.371 |    0.442 | 
     | cpuregs_reg[26][20] | D v          | DFF_X1    | 0.000 |   0.371 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 363: MET Setup Check with Pin cpuregs_reg[8][20]/CK 
Endpoint:   cpuregs_reg[8][20]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.371
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.037 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.144 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.170 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.204 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.241 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.278 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.300 | 
     | FE_RC_2137_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.339 | 
     | g217928_dup         | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.416 | 
     | g223622             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.359 |    0.430 | 
     | FE_RC_488_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.371 |    0.442 | 
     | cpuregs_reg[8][20]  | D v          | DFF_X1    | 0.000 |   0.371 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 364: MET Setup Check with Pin cpuregs_reg[4][9]/CK 
Endpoint:   cpuregs_reg[4][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.372
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.034 |    0.037 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.170 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2    | 0.024 |   0.122 |    0.193 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2   | 0.038 |   0.160 |    0.231 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.194 |    0.265 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.237 |    0.308 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.251 |    0.323 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.335 |    0.406 | 
     | g210550             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.355 |    0.426 | 
     | g210549             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.372 |    0.443 | 
     | cpuregs_reg[4][9]   | D v          | DFF_X1    | 0.000 |   0.372 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 365: MET Setup Check with Pin cpuregs_reg[2][29]/CK 
Endpoint:   cpuregs_reg[2][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.366
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[25]     | CK ^         |          |       |  -0.013 |    0.058 | 
     | reg_pc_reg[25]     | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.120 |    0.191 | 
     | add_1312_30_g7598  | A1 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.193 |    0.264 | 
     | FE_RC_393_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.202 |    0.274 | 
     | FE_RC_392_0        | A1 v -> ZN ^ | NOR2_X2  | 0.018 |   0.220 |    0.291 | 
     | FE_RC_391_0        | A3 ^ -> ZN v | NAND3_X1 | 0.023 |   0.243 |    0.314 | 
     | g17                | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.284 |    0.355 | 
     | FE_RC_2078_0       | A v -> ZN ^  | INV_X1   | 0.018 |   0.302 |    0.373 | 
     | FE_RC_2077_0       | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.318 |    0.389 | 
     | FE_RC_2076_0       | A1 v -> ZN ^ | NAND3_X4 | 0.017 |   0.335 |    0.407 | 
     | g221359            | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.349 |    0.420 | 
     | g196894            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.366 |    0.438 | 
     | cpuregs_reg[2][29] | D ^          | DFF_X1   | 0.000 |   0.366 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 366: MET Setup Check with Pin cpuregs_reg[10][29]/CK 
Endpoint:   cpuregs_reg[10][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.366
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[25]      | CK ^         |          |       |  -0.013 |    0.058 | 
     | reg_pc_reg[25]      | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.120 |    0.191 | 
     | add_1312_30_g7598   | A1 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.193 |    0.264 | 
     | FE_RC_393_0         | A ^ -> ZN v  | INV_X2   | 0.009 |   0.202 |    0.274 | 
     | FE_RC_392_0         | A1 v -> ZN ^ | NOR2_X2  | 0.018 |   0.220 |    0.291 | 
     | FE_RC_391_0         | A3 ^ -> ZN v | NAND3_X1 | 0.023 |   0.243 |    0.314 | 
     | g17                 | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.284 |    0.355 | 
     | FE_RC_2078_0        | A v -> ZN ^  | INV_X1   | 0.018 |   0.302 |    0.373 | 
     | FE_RC_2077_0        | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.318 |    0.389 | 
     | FE_RC_2076_0        | A1 v -> ZN ^ | NAND3_X4 | 0.017 |   0.335 |    0.407 | 
     | g221361             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.349 |    0.420 | 
     | g197550             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.366 |    0.438 | 
     | cpuregs_reg[10][29] | D ^          | DFF_X1   | 0.000 |   0.366 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 367: MET Setup Check with Pin cpuregs_reg[19][19]/CK 
Endpoint:   cpuregs_reg[19][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.492
- Arrival Time                  0.421
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.032 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.164 | 
     | FE_OCPC484_reg_pc_9 | A ^ -> Z ^   | CLKBUF_X1 | 0.041 |   0.134 |    0.206 | 
     | g98                 | A2 ^ -> ZN v | NAND4_X1  | 0.035 |   0.169 |    0.241 | 
     | FE_RC_2365_0        | A v -> Z v   | BUF_X2    | 0.034 |   0.203 |    0.275 | 
     | FE_RC_2258_0        | A v -> ZN ^  | INV_X2    | 0.010 |   0.213 |    0.284 | 
     | FE_RC_2256_0        | A2 ^ -> ZN v | NAND2_X1  | 0.012 |   0.225 |    0.296 | 
     | FE_RC_2255_0        | A1 v -> ZN ^ | NOR2_X1   | 0.022 |   0.247 |    0.318 | 
     | FE_RC_2104_0        | B1 ^ -> ZN v | OAI21_X1  | 0.015 |   0.262 |    0.333 | 
     | g207444             | A1 v -> ZN ^ | NAND2_X1  | 0.022 |   0.284 |    0.355 | 
     | g227564             | A ^ -> ZN v  | OAI221_X4 | 0.074 |   0.358 |    0.429 | 
     | FE_OCPC359_n_33898  | A v -> Z v   | BUF_X2    | 0.031 |   0.389 |    0.461 | 
     | g221930             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.404 |    0.475 | 
     | g218088             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.421 |    0.492 | 
     | cpuregs_reg[19][19] | D v          | DFF_X1    | 0.000 |   0.421 |    0.492 | 
     +-----------------------------------------------------------------------------+ 
Path 368: MET Setup Check with Pin cpuregs_reg[31][25]/CK 
Endpoint:   cpuregs_reg[31][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.368
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]           | CK ^         |           |       |  -0.034 |    0.037 | 
     | reg_pc_reg[2]           | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.144 | 
     | FE_OCPC166_reg_pc_2     | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.170 | 
     | add_1312_30_g214985     | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.204 | 
     | g210259                 | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.241 | 
     | add_1312_30_g7582_0     | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.282 | 
     | add_1312_30_g214146_dup | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.233 |    0.304 | 
     | FE_RC_2090_0            | A1 v -> ZN ^ | NAND2_X2  | 0.021 |   0.254 |    0.325 | 
     | FE_RC_2418_0            | A1 ^ -> ZN v | NAND2_X2  | 0.013 |   0.267 |    0.338 | 
     | g226472                 | A1 v -> ZN ^ | OAI222_X4 | 0.076 |   0.343 |    0.414 | 
     | g221835                 | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.356 |    0.427 | 
     | FE_RC_559_0             | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.368 |    0.439 | 
     | cpuregs_reg[31][25]     | D ^          | DFF_X1    | 0.000 |   0.368 |    0.439 | 
     +---------------------------------------------------------------------------------+ 
Path 369: MET Setup Check with Pin cpuregs_reg[22][25]/CK 
Endpoint:   cpuregs_reg[22][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.368
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]           | CK ^         |           |       |  -0.034 |    0.037 | 
     | reg_pc_reg[2]           | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.144 | 
     | FE_OCPC166_reg_pc_2     | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.170 | 
     | add_1312_30_g214985     | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.204 | 
     | g210259                 | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.241 | 
     | add_1312_30_g7582_0     | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.282 | 
     | add_1312_30_g214146_dup | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.233 |    0.304 | 
     | FE_RC_2090_0            | A1 v -> ZN ^ | NAND2_X2  | 0.021 |   0.254 |    0.325 | 
     | FE_RC_2418_0            | A1 ^ -> ZN v | NAND2_X2  | 0.013 |   0.267 |    0.338 | 
     | g226472                 | A1 v -> ZN ^ | OAI222_X4 | 0.076 |   0.343 |    0.414 | 
     | g221836                 | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.356 |    0.427 | 
     | FE_RC_614_0             | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.368 |    0.439 | 
     | cpuregs_reg[22][25]     | D ^          | DFF_X1    | 0.000 |   0.368 |    0.439 | 
     +---------------------------------------------------------------------------------+ 
Path 370: MET Setup Check with Pin cpuregs_reg[19][25]/CK 
Endpoint:   cpuregs_reg[19][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.368
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]           | CK ^         |           |       |  -0.034 |    0.037 | 
     | reg_pc_reg[2]           | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.144 | 
     | FE_OCPC166_reg_pc_2     | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.170 | 
     | add_1312_30_g214985     | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.204 | 
     | g210259                 | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.241 | 
     | add_1312_30_g7582_0     | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.282 | 
     | add_1312_30_g214146_dup | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.233 |    0.304 | 
     | FE_RC_2090_0            | A1 v -> ZN ^ | NAND2_X2  | 0.021 |   0.254 |    0.325 | 
     | FE_RC_2418_0            | A1 ^ -> ZN v | NAND2_X2  | 0.013 |   0.267 |    0.338 | 
     | g226472                 | A1 v -> ZN ^ | OAI222_X4 | 0.076 |   0.343 |    0.414 | 
     | g221923                 | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.356 |    0.427 | 
     | FE_RC_649_0             | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.368 |    0.439 | 
     | cpuregs_reg[19][25]     | D ^          | DFF_X1    | 0.000 |   0.368 |    0.439 | 
     +---------------------------------------------------------------------------------+ 
Path 371: MET Setup Check with Pin cpuregs_reg[15][25]/CK 
Endpoint:   cpuregs_reg[15][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.368
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]           | CK ^         |           |       |  -0.034 |    0.037 | 
     | reg_pc_reg[2]           | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.144 | 
     | FE_OCPC166_reg_pc_2     | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.170 | 
     | add_1312_30_g214985     | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.204 | 
     | g210259                 | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.241 | 
     | add_1312_30_g7582_0     | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.282 | 
     | add_1312_30_g214146_dup | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.233 |    0.304 | 
     | FE_RC_2090_0            | A1 v -> ZN ^ | NAND2_X2  | 0.021 |   0.254 |    0.325 | 
     | FE_RC_2418_0            | A1 ^ -> ZN v | NAND2_X2  | 0.013 |   0.267 |    0.338 | 
     | g226472                 | A1 v -> ZN ^ | OAI222_X4 | 0.076 |   0.343 |    0.414 | 
     | g221829                 | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.356 |    0.427 | 
     | FE_RC_715_0             | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.368 |    0.439 | 
     | cpuregs_reg[15][25]     | D ^          | DFF_X1    | 0.000 |   0.368 |    0.439 | 
     +---------------------------------------------------------------------------------+ 
Path 372: MET Setup Check with Pin cpuregs_reg[12][29]/CK 
Endpoint:   cpuregs_reg[12][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.422
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]      | CK ^         |           |       |  -0.013 |    0.058 | 
     | reg_pc_reg[25]      | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.191 | 
     | add_1312_30_g7598   | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.265 | 
     | FE_RC_393_0         | A ^ -> ZN v  | INV_X2    | 0.009 |   0.202 |    0.274 | 
     | FE_RC_392_0         | A1 v -> ZN ^ | NOR2_X2   | 0.018 |   0.220 |    0.292 | 
     | FE_RC_391_0         | A3 ^ -> ZN v | NAND3_X1  | 0.023 |   0.243 |    0.314 | 
     | g17                 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.284 |    0.355 | 
     | g221340             | A1 v -> ZN ^ | OAI222_X4 | 0.073 |   0.357 |    0.429 | 
     | FE_OCPC383_n_27457  | A ^ -> Z ^   | BUF_X4    | 0.030 |   0.387 |    0.459 | 
     | g221343             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.402 |    0.473 | 
     | g196626             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.422 |    0.493 | 
     | cpuregs_reg[12][29] | D ^          | DFF_X1    | 0.000 |   0.422 |    0.493 | 
     +-----------------------------------------------------------------------------+ 
Path 373: MET Setup Check with Pin cpuregs_reg[24][9]/CK 
Endpoint:   cpuregs_reg[24][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.372
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.034 |    0.037 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.170 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2    | 0.024 |   0.122 |    0.193 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2   | 0.038 |   0.160 |    0.231 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.194 |    0.266 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.237 |    0.308 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.251 |    0.323 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.335 |    0.406 | 
     | g214745             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.355 |    0.426 | 
     | g197196             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.372 |    0.443 | 
     | cpuregs_reg[24][9]  | D v          | DFF_X1    | 0.000 |   0.372 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 374: MET Setup Check with Pin cpuregs_reg[30][11]/CK 
Endpoint:   cpuregs_reg[30][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.445
- Arrival Time                  0.374
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.037 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.144 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.170 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.195 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.230 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.251 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.268 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.282 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.247 |    0.318 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.265 |    0.337 | 
     | g223273             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.342 |    0.413 | 
     | g223280             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.357 |    0.429 | 
     | g197423             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.374 |    0.445 | 
     | cpuregs_reg[30][11] | D v          | DFF_X1    | 0.000 |   0.374 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 375: MET Setup Check with Pin cpuregs_reg[29][11]/CK 
Endpoint:   cpuregs_reg[29][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.446
- Arrival Time                  0.374
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.037 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.144 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.170 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.195 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.230 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.251 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.268 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.282 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.247 |    0.318 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.265 |    0.337 | 
     | g223273             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.342 |    0.413 | 
     | g223281             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.357 |    0.429 | 
     | g196794             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.374 |    0.446 | 
     | cpuregs_reg[29][11] | D v          | DFF_X1    | 0.000 |   0.374 |    0.446 | 
     +-----------------------------------------------------------------------------+ 
Path 376: MET Setup Check with Pin instr_jalr_reg/CK 
Endpoint:   instr_jalr_reg/D   (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.437
- Arrival Time                  0.366
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |          |       |  -0.034 |    0.037 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.151 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.179 | 
     | FE_RC_1025_0     | A1 ^ -> ZN v | AOI22_X2 | 0.013 |   0.120 |    0.192 | 
     | g209212          | A1 v -> ZN ^ | NOR2_X2  | 0.051 |   0.171 |    0.242 | 
     | g226230          | A2 ^ -> ZN ^ | AND2_X2  | 0.059 |   0.230 |    0.302 | 
     | g222514          | A1 ^ -> ZN ^ | AND4_X1  | 0.089 |   0.320 |    0.391 | 
     | g222517          | A1 ^ -> ZN v | NAND3_X1 | 0.024 |   0.344 |    0.415 | 
     | g222516          | A v -> ZN ^  | OAI21_X1 | 0.022 |   0.366 |    0.437 | 
     | instr_jalr_reg   | D ^          | DFF_X1   | 0.000 |   0.366 |    0.437 | 
     +-------------------------------------------------------------------------+ 
Path 377: MET Setup Check with Pin cpuregs_reg[17][20]/CK 
Endpoint:   cpuregs_reg[17][20]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.370
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.037 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.144 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.170 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.204 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.241 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.279 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.300 | 
     | FE_RC_2137_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.340 | 
     | g217928_dup         | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.416 | 
     | g223624             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.359 |    0.431 | 
     | FE_RC_425_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.370 |    0.442 | 
     | cpuregs_reg[17][20] | D v          | DFF_X1    | 0.000 |   0.370 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 378: MET Setup Check with Pin cpuregs_reg[25][9]/CK 
Endpoint:   cpuregs_reg[25][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.372
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.034 |    0.037 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.170 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2    | 0.024 |   0.122 |    0.194 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2   | 0.038 |   0.160 |    0.232 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.194 |    0.266 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.237 |    0.308 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.251 |    0.323 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.335 |    0.406 | 
     | g214799             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.355 |    0.426 | 
     | g197237             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.372 |    0.443 | 
     | cpuregs_reg[25][9]  | D v          | DFF_X1    | 0.000 |   0.372 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 379: MET Setup Check with Pin cpuregs_reg[13][14]/CK 
Endpoint:   cpuregs_reg[13][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.369
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.033 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.165 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.202 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.262 | 
     | add_1312_30_g219391 | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.216 |    0.287 | 
     | g228148             | A v -> Z v   | XOR2_X1  | 0.056 |   0.272 |    0.344 | 
     | FE_RC_2373_0        | A v -> ZN ^  | INV_X2   | 0.016 |   0.288 |    0.359 | 
     | FE_RC_2371_0        | A2 ^ -> ZN v | NAND2_X2 | 0.020 |   0.307 |    0.379 | 
     | FE_RC_2378_0        | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.335 |    0.406 | 
     | g223589             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.350 |    0.422 | 
     | g196651             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.369 |    0.440 | 
     | cpuregs_reg[13][14] | D ^          | DFF_X1   | 0.000 |   0.369 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 380: MET Setup Check with Pin cpuregs_reg[27][13]/CK 
Endpoint:   cpuregs_reg[27][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.371
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.033 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.165 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1   | 0.037 |   0.130 |    0.202 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1   | 0.060 |   0.190 |    0.262 | 
     | add_1312_30_g219390 | A2 ^ -> ZN v | NAND3_X2  | 0.025 |   0.215 |    0.287 | 
     | FE_RC_2404_0        | A v -> ZN v  | XNOR2_X2  | 0.035 |   0.251 |    0.322 | 
     | FE_RC_2405_0        | A v -> ZN ^  | INV_X1    | 0.016 |   0.267 |    0.338 | 
     | g226464             | A1 ^ -> ZN v | OAI222_X4 | 0.071 |   0.337 |    0.409 | 
     | g223541             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.354 |    0.426 | 
     | g197315             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.371 |    0.443 | 
     | cpuregs_reg[27][13] | D v          | DFF_X1    | 0.000 |   0.371 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 381: MET Setup Check with Pin cpuregs_reg[25][11]/CK 
Endpoint:   cpuregs_reg[25][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.446
- Arrival Time                  0.374
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.037 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.144 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.170 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.196 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.230 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.251 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.268 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.282 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.247 |    0.318 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.265 |    0.337 | 
     | g223273             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.342 |    0.414 | 
     | g223288             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.357 |    0.429 | 
     | g197238             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.374 |    0.446 | 
     | cpuregs_reg[25][11] | D v          | DFF_X1    | 0.000 |   0.374 |    0.446 | 
     +-----------------------------------------------------------------------------+ 
Path 382: MET Setup Check with Pin cpuregs_reg[23][11]/CK 
Endpoint:   cpuregs_reg[23][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.446
- Arrival Time                  0.374
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.037 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.144 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.170 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.196 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.230 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.251 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.268 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.282 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.247 |    0.318 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.265 |    0.337 | 
     | g223273             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.342 |    0.414 | 
     | g223285             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.357 |    0.429 | 
     | g197143             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.374 |    0.446 | 
     | cpuregs_reg[23][11] | D v          | DFF_X1    | 0.000 |   0.374 |    0.446 | 
     +-----------------------------------------------------------------------------+ 
Path 383: MET Setup Check with Pin cpuregs_reg[7][11]/CK 
Endpoint:   cpuregs_reg[7][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.446
- Arrival Time                  0.374
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.037 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.144 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.170 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.196 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.230 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.251 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.268 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.282 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.247 |    0.318 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.265 |    0.337 | 
     | g223273             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.342 |    0.414 | 
     | g223925             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.357 |    0.429 | 
     | g197309             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.374 |    0.446 | 
     | cpuregs_reg[7][11]  | D v          | DFF_X1    | 0.000 |   0.374 |    0.446 | 
     +-----------------------------------------------------------------------------+ 
Path 384: MET Setup Check with Pin cpuregs_reg[17][14]/CK 
Endpoint:   cpuregs_reg[17][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.369
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.033 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.165 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.202 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.262 | 
     | add_1312_30_g219391 | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.216 |    0.288 | 
     | g228148             | A v -> Z v   | XOR2_X1  | 0.056 |   0.272 |    0.344 | 
     | FE_RC_2373_0        | A v -> ZN ^  | INV_X2   | 0.016 |   0.288 |    0.359 | 
     | FE_RC_2371_0        | A2 ^ -> ZN v | NAND2_X2 | 0.020 |   0.307 |    0.379 | 
     | FE_RC_2378_0        | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.335 |    0.406 | 
     | g223594             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.350 |    0.422 | 
     | g196837             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.369 |    0.440 | 
     | cpuregs_reg[17][14] | D ^          | DFF_X1   | 0.000 |   0.369 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 385: MET Setup Check with Pin cpuregs_reg[1][14]/CK 
Endpoint:   cpuregs_reg[1][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.369
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.033 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.165 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.202 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.262 | 
     | add_1312_30_g219391 | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.216 |    0.288 | 
     | g228148             | A v -> Z v   | XOR2_X1  | 0.056 |   0.272 |    0.344 | 
     | FE_RC_2373_0        | A v -> ZN ^  | INV_X2   | 0.016 |   0.288 |    0.359 | 
     | FE_RC_2371_0        | A2 ^ -> ZN v | NAND2_X2 | 0.020 |   0.307 |    0.379 | 
     | FE_RC_2378_0        | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.335 |    0.406 | 
     | g228088             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.350 |    0.422 | 
     | g228087             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.369 |    0.440 | 
     | cpuregs_reg[1][14]  | D ^          | DFF_X1   | 0.000 |   0.369 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 386: MET Setup Check with Pin cpuregs_reg[31][14]/CK 
Endpoint:   cpuregs_reg[31][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.369
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.033 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.165 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.202 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.262 | 
     | add_1312_30_g219391 | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.216 |    0.288 | 
     | g228148             | A v -> Z v   | XOR2_X1  | 0.056 |   0.272 |    0.344 | 
     | FE_RC_2373_0        | A v -> ZN ^  | INV_X2   | 0.016 |   0.288 |    0.359 | 
     | FE_RC_2371_0        | A2 ^ -> ZN v | NAND2_X2 | 0.020 |   0.307 |    0.379 | 
     | FE_RC_2378_0        | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.335 |    0.406 | 
     | g223596             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.350 |    0.422 | 
     | g215720             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.369 |    0.440 | 
     | cpuregs_reg[31][14] | D ^          | DFF_X1   | 0.000 |   0.369 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 387: MET Setup Check with Pin cpuregs_reg[30][22]/CK 
Endpoint:   cpuregs_reg[30][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.369
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.040 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.142 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.177 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.198 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.256 | 
     | g219696             | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.309 | 
     | g227806             | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.276 |    0.348 | 
     | FE_OCPC400_n_34134  | A ^ -> Z ^   | BUF_X8   | 0.021 |   0.297 |    0.369 | 
     | FE_OCPC190_n_34134  | A ^ -> Z ^   | BUF_X4   | 0.035 |   0.333 |    0.405 | 
     | g226201             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.349 |    0.420 | 
     | g197441             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.369 |    0.440 | 
     | cpuregs_reg[30][22] | D ^          | DFF_X1   | 0.000 |   0.369 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 388: MET Setup Check with Pin cpuregs_reg[29][14]/CK 
Endpoint:   cpuregs_reg[29][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.369
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.033 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.165 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.202 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.262 | 
     | add_1312_30_g219391 | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.216 |    0.288 | 
     | g228148             | A v -> Z v   | XOR2_X1  | 0.056 |   0.272 |    0.344 | 
     | FE_RC_2373_0        | A v -> ZN ^  | INV_X2   | 0.016 |   0.288 |    0.359 | 
     | FE_RC_2371_0        | A2 ^ -> ZN v | NAND2_X2 | 0.020 |   0.307 |    0.379 | 
     | FE_RC_2378_0        | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.335 |    0.406 | 
     | g223595             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.350 |    0.422 | 
     | g196530             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.369 |    0.440 | 
     | cpuregs_reg[29][14] | D ^          | DFF_X1   | 0.000 |   0.369 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 389: MET Setup Check with Pin cpuregs_reg[26][14]/CK 
Endpoint:   cpuregs_reg[26][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.369
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.033 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.165 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.202 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.262 | 
     | add_1312_30_g219391 | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.216 |    0.288 | 
     | g228148             | A v -> Z v   | XOR2_X1  | 0.056 |   0.272 |    0.344 | 
     | FE_RC_2373_0        | A v -> ZN ^  | INV_X2   | 0.016 |   0.288 |    0.359 | 
     | FE_RC_2371_0        | A2 ^ -> ZN v | NAND2_X2 | 0.020 |   0.307 |    0.379 | 
     | FE_RC_2378_0        | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.335 |    0.406 | 
     | g223588             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.350 |    0.422 | 
     | g197367             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.369 |    0.440 | 
     | cpuregs_reg[26][14] | D ^          | DFF_X1   | 0.000 |   0.369 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 390: MET Setup Check with Pin cpuregs_reg[10][14]/CK 
Endpoint:   cpuregs_reg[10][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.369
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.033 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.165 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.202 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.262 | 
     | add_1312_30_g219391 | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.216 |    0.288 | 
     | g228148             | A v -> Z v   | XOR2_X1  | 0.056 |   0.272 |    0.344 | 
     | FE_RC_2373_0        | A v -> ZN ^  | INV_X2   | 0.016 |   0.288 |    0.359 | 
     | FE_RC_2371_0        | A2 ^ -> ZN v | NAND2_X2 | 0.020 |   0.307 |    0.379 | 
     | FE_RC_2378_0        | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.335 |    0.406 | 
     | g223591             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.350 |    0.422 | 
     | g197532             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.369 |    0.440 | 
     | cpuregs_reg[10][14] | D ^          | DFF_X1   | 0.000 |   0.369 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 391: MET Setup Check with Pin cpuregs_reg[14][11]/CK 
Endpoint:   cpuregs_reg[14][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.445
- Arrival Time                  0.373
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.037 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.145 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.170 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.196 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.231 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.252 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.268 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.210 |    0.282 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.247 |    0.318 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.265 |    0.337 | 
     | g217915_dup228082   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.342 |    0.413 | 
     | g226252             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.356 |    0.428 | 
     | g226007             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.373 |    0.445 | 
     | cpuregs_reg[14][11] | D v          | DFF_X1    | 0.000 |   0.373 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 392: MET Setup Check with Pin reg_out_reg[29]/CK 
Endpoint:   reg_out_reg[29]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.461
- Arrival Time                  0.389
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]    | CK ^         |           |       |  -0.013 |    0.059 | 
     | reg_pc_reg[25]    | CK ^ -> Q v  | DFF_X2    | 0.108 |   0.095 |    0.167 | 
     | add_1801_23_g1238 | A1 v -> ZN ^ | NOR2_X1   | 0.051 |   0.147 |    0.218 | 
     | FE_RC_2235_0      | B1 ^ -> ZN v | OAI21_X2  | 0.022 |   0.169 |    0.241 | 
     | add_1801_23_g1087 | A v -> ZN ^  | INV_X1    | 0.019 |   0.188 |    0.260 | 
     | FE_RC_2041_0      | C1 ^ -> ZN v | OAI211_X2 | 0.025 |   0.213 |    0.285 | 
     | add_1801_23_g1037 | A v -> ZN ^  | INV_X2    | 0.020 |   0.233 |    0.305 | 
     | g83               | B1 ^ -> ZN v | OAI21_X1  | 0.014 |   0.246 |    0.318 | 
     | g216925           | A v -> ZN ^  | AOI21_X1  | 0.050 |   0.296 |    0.368 | 
     | add_1801_23_g967  | A ^ -> ZN v  | OAI21_X2  | 0.024 |   0.320 |    0.392 | 
     | add_1801_23_g956  | A v -> ZN v  | XNOR2_X2  | 0.035 |   0.355 |    0.426 | 
     | g201014           | A1 v -> ZN ^ | NAND2_X1  | 0.018 |   0.372 |    0.444 | 
     | FE_RC_1430_0      | A1 ^ -> ZN v | NAND3_X2  | 0.017 |   0.389 |    0.461 | 
     | reg_out_reg[29]   | D v          | DFF_X1    | 0.000 |   0.389 |    0.461 | 
     +---------------------------------------------------------------------------+ 
Path 393: MET Setup Check with Pin cpuregs_reg[28][25]/CK 
Endpoint:   cpuregs_reg[28][25]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.372
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.038 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.145 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.171 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.205 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.242 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.282 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1  | 0.018 |   0.229 |    0.301 | 
     | FE_RC_2089_0        | A v -> ZN ^  | INV_X1    | 0.017 |   0.246 |    0.318 | 
     | FE_RC_2088_0        | A1 ^ -> ZN v | NAND2_X2  | 0.016 |   0.262 |    0.334 | 
     | FE_RC_2418_0        | A2 v -> ZN ^ | NAND2_X2  | 0.017 |   0.279 |    0.351 | 
     | g226472             | A1 ^ -> ZN v | OAI222_X4 | 0.067 |   0.345 |    0.417 | 
     | g221834             | A2 v -> ZN ^ | NAND2_X1  | 0.016 |   0.361 |    0.433 | 
     | FE_RC_655_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.372 |    0.444 | 
     | cpuregs_reg[28][25] | D v          | DFF_X1    | 0.000 |   0.372 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 394: MET Setup Check with Pin reg_out_reg[4]/CK 
Endpoint:   reg_out_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.367
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]                | CK ^         |           |       |  -0.034 |    0.038 | 
     | reg_pc_reg[2]                | CK ^ -> Q v  | DFF_X1    | 0.099 |   0.064 |    0.136 | 
     | FE_OCPC167_reg_pc_2          | A v -> Z v   | BUF_X4    | 0.025 |   0.089 |    0.161 | 
     | FE_RC_178_0                  | B2 v -> ZN ^ | OAI22_X1  | 0.048 |   0.137 |    0.209 | 
     | FE_RC_2352_0                 | C1 ^ -> ZN v | OAI211_X2 | 0.032 |   0.169 |    0.241 | 
     | FE_RC_2345_0                 | A v -> ZN ^  | INV_X2    | 0.020 |   0.189 |    0.261 | 
     | FE_OCPC169_add_1801_23_n_708 | A ^ -> ZN v  | INV_X1    | 0.011 |   0.200 |    0.272 | 
     | add_1801_23_g1016            | A v -> ZN v  | XNOR2_X1  | 0.035 |   0.235 |    0.307 | 
     | g90318__2900                 | B1 v -> ZN ^ | AOI21_X1  | 0.025 |   0.260 |    0.332 | 
     | g90217__5019                 | A1 ^ -> ZN v | NAND3_X1  | 0.021 |   0.281 |    0.353 | 
     | g90148__2683                 | A v -> ZN ^  | AOI221_X1 | 0.070 |   0.351 |    0.423 | 
     | g90134__6083                 | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.367 |    0.439 | 
     | reg_out_reg[4]               | D v          | DFF_X1    | 0.000 |   0.367 |    0.439 | 
     +--------------------------------------------------------------------------------------+ 
Path 395: MET Setup Check with Pin cpuregs_reg[18][20]/CK 
Endpoint:   cpuregs_reg[18][20]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.370
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.038 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.145 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.171 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.205 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.242 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.279 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.301 | 
     | FE_RC_2137_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.340 | 
     | g223603             | A1 ^ -> ZN v | OAI222_X4 | 0.076 |   0.344 |    0.416 | 
     | g223602             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.358 |    0.430 | 
     | FE_RC_445_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.370 |    0.442 | 
     | cpuregs_reg[18][20] | D v          | DFF_X1    | 0.000 |   0.370 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 396: MET Setup Check with Pin count_instr_reg[34]/CK 
Endpoint:   count_instr_reg[34]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[24]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.367
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[24]     | CK ^         |          |       |  -0.034 |    0.038 | 
     | count_instr_reg[24]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.152 | 
     | inc_add_1559_34_g1279   | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.122 |    0.194 | 
     | inc_add_1559_34_g218864 | A4 ^ -> ZN ^ | AND4_X1  | 0.074 |   0.196 |    0.268 | 
     | g219773                 | A2 ^ -> ZN ^ | AND4_X4  | 0.066 |   0.262 |    0.334 | 
     | inc_add_1559_34_g216301 | A1 ^ -> ZN ^ | AND2_X1  | 0.036 |   0.298 |    0.370 | 
     | inc_add_1559_34_g1116   | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.336 |    0.408 | 
     | g200297                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.352 |    0.424 | 
     | g200146                 | A v -> ZN ^  | INV_X1   | 0.015 |   0.367 |    0.439 | 
     | count_instr_reg[34]     | D ^          | DFF_X1   | 0.000 |   0.367 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 397: MET Setup Check with Pin cpuregs_reg[21][14]/CK 
Endpoint:   cpuregs_reg[21][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.368
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.033 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.165 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.203 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.262 | 
     | add_1312_30_g219391 | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.216 |    0.288 | 
     | g228148             | A v -> Z v   | XOR2_X1  | 0.056 |   0.272 |    0.344 | 
     | FE_RC_2373_0        | A v -> ZN ^  | INV_X2   | 0.016 |   0.288 |    0.360 | 
     | FE_RC_2371_0        | A2 ^ -> ZN v | NAND2_X2 | 0.020 |   0.307 |    0.379 | 
     | FE_RC_2378_0        | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.335 |    0.407 | 
     | g223587             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.350 |    0.423 | 
     | g197047             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.368 |    0.440 | 
     | cpuregs_reg[21][14] | D ^          | DFF_X1   | 0.000 |   0.368 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 398: MET Setup Check with Pin cpuregs_reg[28][14]/CK 
Endpoint:   cpuregs_reg[28][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.368
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.033 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.165 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.203 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.262 | 
     | add_1312_30_g219391 | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.216 |    0.288 | 
     | g228148             | A v -> Z v   | XOR2_X1  | 0.056 |   0.272 |    0.344 | 
     | FE_RC_2373_0        | A v -> ZN ^  | INV_X2   | 0.016 |   0.288 |    0.360 | 
     | FE_RC_2371_0        | A2 ^ -> ZN v | NAND2_X2 | 0.020 |   0.307 |    0.379 | 
     | FE_RC_2378_0        | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.335 |    0.407 | 
     | g223597             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.350 |    0.423 | 
     | g197283             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.368 |    0.440 | 
     | cpuregs_reg[28][14] | D ^          | DFF_X1   | 0.000 |   0.368 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 399: MET Setup Check with Pin cpuregs_reg[11][14]/CK 
Endpoint:   cpuregs_reg[11][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.368
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.033 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.165 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.203 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.262 | 
     | add_1312_30_g219391 | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.216 |    0.288 | 
     | g228148             | A v -> Z v   | XOR2_X1  | 0.056 |   0.272 |    0.344 | 
     | FE_RC_2373_0        | A v -> ZN ^  | INV_X2   | 0.016 |   0.288 |    0.360 | 
     | FE_RC_2371_0        | A2 ^ -> ZN v | NAND2_X2 | 0.020 |   0.307 |    0.379 | 
     | FE_RC_2378_0        | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.335 |    0.407 | 
     | g223592             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.350 |    0.423 | 
     | g197568             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.368 |    0.440 | 
     | cpuregs_reg[11][14] | D ^          | DFF_X1   | 0.000 |   0.368 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 400: MET Setup Check with Pin cpuregs_reg[25][20]/CK 
Endpoint:   cpuregs_reg[25][20]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.370
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.038 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.145 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.171 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.205 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.242 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.280 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.301 | 
     | FE_RC_2137_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.340 | 
     | g223603             | A1 ^ -> ZN v | OAI222_X4 | 0.076 |   0.344 |    0.417 | 
     | g223618             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.358 |    0.431 | 
     | FE_RC_447_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.370 |    0.442 | 
     | cpuregs_reg[25][20] | D v          | DFF_X1    | 0.000 |   0.370 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 401: MET Setup Check with Pin is_sb_sh_sw_reg/CK 
Endpoint:   is_sb_sh_sw_reg/D  (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.362
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |          |       |  -0.034 |    0.038 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.152 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.180 | 
     | FE_RC_1025_0     | A1 ^ -> ZN v | AOI22_X2 | 0.013 |   0.120 |    0.193 | 
     | g209212          | A1 v -> ZN ^ | NOR2_X2  | 0.051 |   0.171 |    0.243 | 
     | g226230          | A2 ^ -> ZN ^ | AND2_X2  | 0.059 |   0.230 |    0.303 | 
     | g222514          | A1 ^ -> ZN ^ | AND4_X1  | 0.089 |   0.320 |    0.392 | 
     | g220040          | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.337 |    0.409 | 
     | g219335          | A1 v -> ZN ^ | OAI22_X1 | 0.025 |   0.362 |    0.434 | 
     | is_sb_sh_sw_reg  | D ^          | DFF_X1   | 0.000 |   0.362 |    0.434 | 
     +-------------------------------------------------------------------------+ 
Path 402: MET Setup Check with Pin cpuregs_reg[8][9]/CK 
Endpoint:   cpuregs_reg[8][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.372
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.034 |    0.038 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.171 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2    | 0.024 |   0.122 |    0.194 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2   | 0.038 |   0.160 |    0.232 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.194 |    0.267 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.237 |    0.309 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.251 |    0.324 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.335 |    0.407 | 
     | g213148             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.355 |    0.427 | 
     | g197381             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.372 |    0.444 | 
     | cpuregs_reg[8][9]   | D v          | DFF_X1    | 0.000 |   0.372 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 403: MET Setup Check with Pin cpuregs_reg[31][19]/CK 
Endpoint:   cpuregs_reg[31][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.421
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.033 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.165 | 
     | FE_OCPC484_reg_pc_9 | A ^ -> Z ^   | CLKBUF_X1 | 0.041 |   0.134 |    0.207 | 
     | g98                 | A2 ^ -> ZN v | NAND4_X1  | 0.035 |   0.169 |    0.242 | 
     | FE_RC_2365_0        | A v -> Z v   | BUF_X2    | 0.034 |   0.203 |    0.276 | 
     | FE_RC_2258_0        | A v -> ZN ^  | INV_X2    | 0.010 |   0.213 |    0.285 | 
     | FE_RC_2256_0        | A2 ^ -> ZN v | NAND2_X1  | 0.012 |   0.225 |    0.297 | 
     | FE_RC_2255_0        | A1 v -> ZN ^ | NOR2_X1   | 0.022 |   0.247 |    0.319 | 
     | FE_RC_2104_0        | B1 ^ -> ZN v | OAI21_X1  | 0.015 |   0.262 |    0.334 | 
     | g207444             | A1 v -> ZN ^ | NAND2_X1  | 0.022 |   0.284 |    0.356 | 
     | g227564             | A ^ -> ZN v  | OAI221_X4 | 0.074 |   0.358 |    0.430 | 
     | FE_OCPC359_n_33898  | A v -> Z v   | BUF_X2    | 0.031 |   0.389 |    0.462 | 
     | g213217             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.404 |    0.476 | 
     | g215727             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.421 |    0.493 | 
     | cpuregs_reg[31][19] | D v          | DFF_X1    | 0.000 |   0.421 |    0.493 | 
     +-----------------------------------------------------------------------------+ 
Path 404: MET Setup Check with Pin cpuregs_reg[23][19]/CK 
Endpoint:   cpuregs_reg[23][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.421
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.033 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.165 | 
     | FE_OCPC484_reg_pc_9 | A ^ -> Z ^   | CLKBUF_X1 | 0.041 |   0.134 |    0.207 | 
     | g98                 | A2 ^ -> ZN v | NAND4_X1  | 0.035 |   0.169 |    0.242 | 
     | FE_RC_2365_0        | A v -> Z v   | BUF_X2    | 0.034 |   0.203 |    0.276 | 
     | FE_RC_2258_0        | A v -> ZN ^  | INV_X2    | 0.010 |   0.213 |    0.285 | 
     | FE_RC_2256_0        | A2 ^ -> ZN v | NAND2_X1  | 0.012 |   0.225 |    0.297 | 
     | FE_RC_2255_0        | A1 v -> ZN ^ | NOR2_X1   | 0.022 |   0.247 |    0.319 | 
     | FE_RC_2104_0        | B1 ^ -> ZN v | OAI21_X1  | 0.015 |   0.262 |    0.334 | 
     | g207444             | A1 v -> ZN ^ | NAND2_X1  | 0.022 |   0.284 |    0.356 | 
     | g227564             | A ^ -> ZN v  | OAI221_X4 | 0.074 |   0.358 |    0.430 | 
     | FE_OCPC359_n_33898  | A v -> Z v   | BUF_X2    | 0.031 |   0.389 |    0.462 | 
     | g207488             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.404 |    0.476 | 
     | g197157             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.421 |    0.493 | 
     | cpuregs_reg[23][19] | D v          | DFF_X1    | 0.000 |   0.421 |    0.493 | 
     +-----------------------------------------------------------------------------+ 
Path 405: MET Setup Check with Pin cpuregs_reg[16][20]/CK 
Endpoint:   cpuregs_reg[16][20]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.369
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.038 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.145 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.171 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.205 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.242 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.280 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.301 | 
     | FE_RC_2137_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.340 | 
     | g223603             | A1 ^ -> ZN v | OAI222_X4 | 0.076 |   0.344 |    0.417 | 
     | g223617             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.358 |    0.431 | 
     | FE_RC_457_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.369 |    0.442 | 
     | cpuregs_reg[16][20] | D v          | DFF_X1    | 0.000 |   0.369 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 406: MET Setup Check with Pin cpuregs_reg[16][18]/CK 
Endpoint:   cpuregs_reg[16][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.371
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.038 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.145 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.171 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.205 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.242 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.280 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.301 | 
     | FE_RC_2292_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.340 | 
     | g217934_dup226434   | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.417 | 
     | g223661             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.359 |    0.431 | 
     | FE_RC_2449_0        | A2 ^ -> ZN v | NAND2_X1  | 0.012 |   0.371 |    0.443 | 
     | cpuregs_reg[16][18] | D v          | DFF_X1    | 0.000 |   0.371 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 407: MET Setup Check with Pin cpuregs_reg[22][19]/CK 
Endpoint:   cpuregs_reg[22][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.421
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.034 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.166 | 
     | FE_OCPC484_reg_pc_9 | A ^ -> Z ^   | CLKBUF_X1 | 0.041 |   0.134 |    0.207 | 
     | g98                 | A2 ^ -> ZN v | NAND4_X1  | 0.035 |   0.169 |    0.242 | 
     | FE_RC_2365_0        | A v -> Z v   | BUF_X2    | 0.034 |   0.203 |    0.276 | 
     | FE_RC_2258_0        | A v -> ZN ^  | INV_X2    | 0.010 |   0.213 |    0.286 | 
     | FE_RC_2256_0        | A2 ^ -> ZN v | NAND2_X1  | 0.012 |   0.225 |    0.297 | 
     | FE_RC_2255_0        | A1 v -> ZN ^ | NOR2_X1   | 0.022 |   0.247 |    0.319 | 
     | FE_RC_2104_0        | B1 ^ -> ZN v | OAI21_X1  | 0.015 |   0.262 |    0.335 | 
     | g207444             | A1 v -> ZN ^ | NAND2_X1  | 0.022 |   0.284 |    0.357 | 
     | g227564             | A ^ -> ZN v  | OAI221_X4 | 0.074 |   0.358 |    0.431 | 
     | FE_OCPC359_n_33898  | A v -> Z v   | BUF_X2    | 0.031 |   0.389 |    0.462 | 
     | g213185             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.404 |    0.476 | 
     | g218313             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.421 |    0.493 | 
     | cpuregs_reg[22][19] | D v          | DFF_X1    | 0.000 |   0.421 |    0.493 | 
     +-----------------------------------------------------------------------------+ 
Path 408: MET Setup Check with Pin count_instr_reg[35]/CK 
Endpoint:   count_instr_reg[35]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[24]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.367
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[24]     | CK ^         |          |       |  -0.034 |    0.038 | 
     | count_instr_reg[24]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.152 | 
     | inc_add_1559_34_g1279   | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.122 |    0.195 | 
     | inc_add_1559_34_g218864 | A4 ^ -> ZN ^ | AND4_X1  | 0.074 |   0.196 |    0.269 | 
     | g219773                 | A2 ^ -> ZN ^ | AND4_X4  | 0.066 |   0.262 |    0.335 | 
     | g219770                 | A1 ^ -> ZN ^ | AND2_X1  | 0.036 |   0.298 |    0.370 | 
     | inc_add_1559_34_g219769 | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.336 |    0.408 | 
     | g200233                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.352 |    0.425 | 
     | g200119                 | A v -> ZN ^  | INV_X1   | 0.015 |   0.367 |    0.439 | 
     | count_instr_reg[35]     | D ^          | DFF_X1   | 0.000 |   0.367 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 409: MET Setup Check with Pin cpuregs_reg[8][25]/CK 
Endpoint:   cpuregs_reg[8][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.369
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]           | CK ^         |           |       |  -0.034 |    0.038 | 
     | reg_pc_reg[2]           | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.145 | 
     | FE_OCPC166_reg_pc_2     | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.171 | 
     | add_1312_30_g214985     | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.206 | 
     | g210259                 | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.243 | 
     | add_1312_30_g7582_0     | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.283 | 
     | add_1312_30_g214146_dup | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.233 |    0.305 | 
     | FE_RC_2090_0            | A1 v -> ZN ^ | NAND2_X2  | 0.021 |   0.254 |    0.327 | 
     | FE_RC_2418_0            | A1 ^ -> ZN v | NAND2_X2  | 0.013 |   0.267 |    0.340 | 
     | g217917_dup             | A1 v -> ZN ^ | OAI222_X4 | 0.076 |   0.343 |    0.415 | 
     | g221844                 | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.356 |    0.428 | 
     | FE_RC_761_0             | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.369 |    0.441 | 
     | cpuregs_reg[8][25]      | D ^          | DFF_X1    | 0.000 |   0.369 |    0.441 | 
     +---------------------------------------------------------------------------------+ 
Path 410: MET Setup Check with Pin count_instr_reg[18]/CK 
Endpoint:   count_instr_reg[18]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[14]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.365
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[14]     | CK ^         |          |       |  -0.034 |    0.038 | 
     | count_instr_reg[14]     | CK ^ -> Q ^  | DFF_X1   | 0.112 |   0.077 |    0.150 | 
     | inc_add_1559_34_g1257   | A3 ^ -> ZN v | NAND4_X1 | 0.032 |   0.109 |    0.181 | 
     | inc_add_1559_34_g218866 | A2 v -> ZN ^ | NOR2_X1  | 0.069 |   0.178 |    0.250 | 
     | inc_add_1559_34_g222901 | A1 ^ -> ZN ^ | AND3_X2  | 0.079 |   0.257 |    0.330 | 
     | g220047                 | A1 ^ -> ZN ^ | AND2_X1  | 0.040 |   0.297 |    0.370 | 
     | g210379                 | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.335 |    0.407 | 
     | g200301                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.351 |    0.424 | 
     | g200148                 | A v -> ZN ^  | INV_X1   | 0.014 |   0.365 |    0.438 | 
     | count_instr_reg[18]     | D ^          | DFF_X1   | 0.000 |   0.365 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 411: MET Setup Check with Pin cpuregs_reg[24][23]/CK 
Endpoint:   cpuregs_reg[24][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[18]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.393
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[18]       | CK ^         |           |       |  -0.013 |    0.060 | 
     | reg_pc_reg[18]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.093 |    0.166 | 
     | FE_OCPC216_reg_pc_18 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.126 |    0.199 | 
     | FE_RC_2307_0         | A1 ^ -> ZN ^ | AND4_X2   | 0.052 |   0.178 |    0.251 | 
     | add_1312_30_g7589    | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.219 |    0.292 | 
     | add_1312_30_g7569    | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.236 |    0.309 | 
     | FE_RC_2336_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.251 |    0.323 | 
     | FE_RC_2335_0         | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.274 |    0.347 | 
     | g199881_dup217914    | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.359 |    0.432 | 
     | g214761              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.374 |    0.447 | 
     | g197554              | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.393 |    0.465 | 
     | cpuregs_reg[24][23]  | D ^          | DFF_X1    | 0.000 |   0.393 |    0.465 | 
     +------------------------------------------------------------------------------+ 
Path 412: MET Setup Check with Pin reg_out_reg[30]/CK 
Endpoint:   reg_out_reg[30]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.460
- Arrival Time                  0.387
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]    | CK ^         |           |       |  -0.013 |    0.060 | 
     | reg_pc_reg[25]    | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.193 | 
     | add_1801_23_g1238 | A1 ^ -> ZN v | NOR2_X1   | 0.018 |   0.138 |    0.210 | 
     | add_1801_23_g1161 | A2 v -> ZN ^ | NOR2_X2   | 0.031 |   0.169 |    0.241 | 
     | add_1801_23_g1083 | A2 ^ -> ZN ^ | AND2_X2   | 0.036 |   0.205 |    0.278 | 
     | add_1801_23_g1068 | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.220 |    0.293 | 
     | add_1801_23_g1031 | A2 v -> ZN v | OR2_X1    | 0.059 |   0.279 |    0.352 | 
     | FE_RC_1989_0      | C2 v -> ZN ^ | OAI211_X4 | 0.033 |   0.313 |    0.386 | 
     | add_1801_23_g951  | A ^ -> ZN ^  | XNOR2_X2  | 0.042 |   0.355 |    0.428 | 
     | g201136           | A1 ^ -> ZN v | NAND2_X4  | 0.013 |   0.368 |    0.441 | 
     | g199483           | A1 v -> ZN ^ | NAND4_X2  | 0.019 |   0.387 |    0.460 | 
     | reg_out_reg[30]   | D ^          | DFF_X1    | 0.000 |   0.387 |    0.460 | 
     +---------------------------------------------------------------------------+ 
Path 413: MET Setup Check with Pin cpuregs_reg[14][9]/CK 
Endpoint:   cpuregs_reg[14][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.369
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.034 |    0.038 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.171 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2    | 0.024 |   0.122 |    0.195 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2   | 0.038 |   0.160 |    0.233 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.194 |    0.267 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.237 |    0.309 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.251 |    0.324 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.335 |    0.407 | 
     | g226249             | A1 v -> ZN ^ | NAND2_X1  | 0.018 |   0.352 |    0.425 | 
     | g196686             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.369 |    0.442 | 
     | cpuregs_reg[14][9]  | D v          | DFF_X1    | 0.000 |   0.369 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 414: MET Setup Check with Pin cpuregs_reg[28][18]/CK 
Endpoint:   cpuregs_reg[28][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.445
- Arrival Time                  0.372
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.039 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.146 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.172 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.206 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.243 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.280 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.302 | 
     | FE_RC_2292_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.341 | 
     | g217934_dup226434   | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.418 | 
     | g223657             | A2 v -> ZN ^ | NAND2_X1  | 0.016 |   0.361 |    0.434 | 
     | FE_RC_443_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.372 |    0.445 | 
     | cpuregs_reg[28][18] | D v          | DFF_X1    | 0.000 |   0.372 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 415: MET Setup Check with Pin cpuregs_reg[11][2]/CK 
Endpoint:   cpuregs_reg[11][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.365
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.041 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.143 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.179 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.200 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.257 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.292 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.335 | 
     | g226086            | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.298 |    0.371 | 
     | FE_OCPC481_n_32428 | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.330 |    0.403 | 
     | g212870            | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.345 |    0.418 | 
     | g197555            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.365 |    0.438 | 
     | cpuregs_reg[11][2] | D ^          | DFF_X1   | 0.000 |   0.365 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 416: MET Setup Check with Pin cpuregs_reg[26][18]/CK 
Endpoint:   cpuregs_reg[26][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.445
- Arrival Time                  0.372
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.039 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.146 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.172 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.206 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.243 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.280 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.302 | 
     | FE_RC_2292_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.341 | 
     | g223639             | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.418 | 
     | g223638             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.360 |    0.433 | 
     | FE_RC_2455_0        | A2 ^ -> ZN v | NAND2_X1  | 0.012 |   0.372 |    0.445 | 
     | cpuregs_reg[26][18] | D v          | DFF_X1    | 0.000 |   0.372 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 417: MET Setup Check with Pin cpuregs_reg[20][13]/CK 
Endpoint:   cpuregs_reg[20][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.371
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.034 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.166 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1   | 0.037 |   0.130 |    0.203 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1   | 0.060 |   0.190 |    0.263 | 
     | add_1312_30_g219390 | A2 ^ -> ZN v | NAND3_X2  | 0.025 |   0.215 |    0.288 | 
     | FE_RC_2404_0        | A v -> ZN v  | XNOR2_X2  | 0.035 |   0.251 |    0.324 | 
     | FE_RC_2405_0        | A v -> ZN ^  | INV_X1    | 0.016 |   0.267 |    0.340 | 
     | g226464             | A1 ^ -> ZN v | OAI222_X4 | 0.071 |   0.337 |    0.410 | 
     | g223533             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.354 |    0.427 | 
     | g196993             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.371 |    0.444 | 
     | cpuregs_reg[20][13] | D v          | DFF_X1    | 0.000 |   0.371 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 418: MET Setup Check with Pin cpuregs_reg[16][13]/CK 
Endpoint:   cpuregs_reg[16][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.371
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.034 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.166 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1   | 0.037 |   0.130 |    0.203 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1   | 0.060 |   0.190 |    0.263 | 
     | add_1312_30_g219390 | A2 ^ -> ZN v | NAND3_X2  | 0.025 |   0.215 |    0.288 | 
     | FE_RC_2404_0        | A v -> ZN v  | XNOR2_X2  | 0.035 |   0.251 |    0.324 | 
     | FE_RC_2405_0        | A v -> ZN ^  | INV_X1    | 0.016 |   0.267 |    0.340 | 
     | g226464             | A1 ^ -> ZN v | OAI222_X4 | 0.071 |   0.337 |    0.410 | 
     | g223536             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.354 |    0.427 | 
     | g196782             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.371 |    0.444 | 
     | cpuregs_reg[16][13] | D v          | DFF_X1    | 0.000 |   0.371 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 419: MET Setup Check with Pin cpuregs_reg[9][13]/CK 
Endpoint:   cpuregs_reg[9][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.371
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.034 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.166 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1   | 0.037 |   0.130 |    0.203 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1   | 0.060 |   0.190 |    0.263 | 
     | add_1312_30_g219390 | A2 ^ -> ZN v | NAND3_X2  | 0.025 |   0.215 |    0.288 | 
     | FE_RC_2404_0        | A v -> ZN v  | XNOR2_X2  | 0.035 |   0.251 |    0.324 | 
     | FE_RC_2405_0        | A v -> ZN ^  | INV_X1    | 0.016 |   0.267 |    0.340 | 
     | g226464             | A1 ^ -> ZN v | OAI222_X4 | 0.071 |   0.337 |    0.410 | 
     | g223537             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.354 |    0.427 | 
     | g197478             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.371 |    0.444 | 
     | cpuregs_reg[9][13]  | D v          | DFF_X1    | 0.000 |   0.371 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 420: MET Setup Check with Pin cpuregs_reg[4][23]/CK 
Endpoint:   cpuregs_reg[4][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[18]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.392
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[18]       | CK ^         |           |       |  -0.013 |    0.060 | 
     | reg_pc_reg[18]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.093 |    0.166 | 
     | FE_OCPC216_reg_pc_18 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.126 |    0.199 | 
     | FE_RC_2307_0         | A1 ^ -> ZN ^ | AND4_X2   | 0.052 |   0.178 |    0.251 | 
     | add_1312_30_g7589    | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.219 |    0.292 | 
     | add_1312_30_g7569    | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.236 |    0.309 | 
     | FE_RC_2336_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.251 |    0.324 | 
     | FE_RC_2335_0         | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.274 |    0.347 | 
     | g199881_dup217914    | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.359 |    0.432 | 
     | g217397              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.374 |    0.447 | 
     | g217396              | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.392 |    0.465 | 
     | cpuregs_reg[4][23]   | D ^          | DFF_X1    | 0.000 |   0.392 |    0.465 | 
     +------------------------------------------------------------------------------+ 
Path 421: MET Setup Check with Pin cpuregs_reg[26][9]/CK 
Endpoint:   cpuregs_reg[26][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.369
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.034 |    0.039 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.171 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2    | 0.024 |   0.122 |    0.195 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2   | 0.038 |   0.160 |    0.233 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.194 |    0.267 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.237 |    0.310 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.251 |    0.324 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.335 |    0.408 | 
     | g197819             | A1 v -> ZN ^ | NAND2_X1  | 0.018 |   0.352 |    0.425 | 
     | g197272             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.369 |    0.442 | 
     | cpuregs_reg[26][9]  | D v          | DFF_X1    | 0.000 |   0.369 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 422: MET Setup Check with Pin cpuregs_reg[31][9]/CK 
Endpoint:   cpuregs_reg[31][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.369
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.034 |    0.039 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.171 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2    | 0.024 |   0.122 |    0.195 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2   | 0.038 |   0.160 |    0.233 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.194 |    0.267 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.237 |    0.310 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.251 |    0.325 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.335 |    0.408 | 
     | g213232             | A1 v -> ZN ^ | NAND2_X1  | 0.018 |   0.352 |    0.425 | 
     | g215730             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.369 |    0.442 | 
     | cpuregs_reg[31][9]  | D v          | DFF_X1    | 0.000 |   0.369 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 423: MET Setup Check with Pin cpuregs_reg[23][4]/CK 
Endpoint:   cpuregs_reg[23][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.369
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.041 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.143 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.179 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.200 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.257 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.310 | 
     | FE_OCPC179_n_25565 | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.270 |    0.343 | 
     | g198851            | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.312 |    0.385 | 
     | FE_OCPC438_n_3085  | A ^ -> Z ^   | BUF_X2   | 0.041 |   0.353 |    0.427 | 
     | g197132            | B1 ^ -> ZN v | OAI21_X1 | 0.016 |   0.369 |    0.442 | 
     | cpuregs_reg[23][4] | D v          | DFF_X1   | 0.000 |   0.369 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 424: MET Setup Check with Pin cpuregs_reg[22][9]/CK 
Endpoint:   cpuregs_reg[22][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.369
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.034 |    0.039 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.172 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2    | 0.024 |   0.122 |    0.195 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2   | 0.038 |   0.160 |    0.233 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.194 |    0.267 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.237 |    0.310 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.251 |    0.325 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.335 |    0.408 | 
     | g213197             | A1 v -> ZN ^ | NAND2_X1  | 0.018 |   0.352 |    0.426 | 
     | g218283             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.369 |    0.442 | 
     | cpuregs_reg[22][9]  | D v          | DFF_X1    | 0.000 |   0.369 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 425: MET Setup Check with Pin cpuregs_reg[19][29]/CK 
Endpoint:   cpuregs_reg[19][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.420
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]      | CK ^         |           |       |  -0.013 |    0.060 | 
     | reg_pc_reg[25]      | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.193 | 
     | add_1312_30_g7598   | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.266 | 
     | FE_RC_393_0         | A ^ -> ZN v  | INV_X2    | 0.009 |   0.202 |    0.276 | 
     | FE_RC_392_0         | A1 v -> ZN ^ | NOR2_X2   | 0.018 |   0.220 |    0.293 | 
     | FE_RC_391_0         | A3 ^ -> ZN v | NAND3_X1  | 0.023 |   0.243 |    0.316 | 
     | g17                 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.284 |    0.357 | 
     | g221340             | A1 v -> ZN ^ | OAI222_X4 | 0.073 |   0.357 |    0.431 | 
     | FE_OCPC383_n_27457  | A ^ -> Z ^   | BUF_X4    | 0.030 |   0.387 |    0.460 | 
     | g221348             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.401 |    0.474 | 
     | g218093             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.420 |    0.493 | 
     | cpuregs_reg[19][29] | D ^          | DFF_X1    | 0.000 |   0.420 |    0.493 | 
     +-----------------------------------------------------------------------------+ 
Path 426: MET Setup Check with Pin count_instr_reg[45]/CK 
Endpoint:   count_instr_reg[45]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[24]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.366
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[24]     | CK ^         |          |       |  -0.034 |    0.039 | 
     | count_instr_reg[24]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.153 | 
     | inc_add_1559_34_g1279   | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.122 |    0.196 | 
     | inc_add_1559_34_g218864 | A4 ^ -> ZN ^ | AND4_X1  | 0.074 |   0.196 |    0.270 | 
     | g219773                 | A2 ^ -> ZN ^ | AND4_X4  | 0.066 |   0.262 |    0.335 | 
     | inc_add_1559_34_g216295 | A1 ^ -> ZN ^ | AND2_X1  | 0.036 |   0.298 |    0.371 | 
     | inc_add_1559_34_g1099   | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.336 |    0.409 | 
     | g200326                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.352 |    0.425 | 
     | g200161                 | A v -> ZN ^  | INV_X1   | 0.014 |   0.366 |    0.439 | 
     | count_instr_reg[45]     | D ^          | DFF_X1   | 0.000 |   0.366 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 427: MET Setup Check with Pin count_instr_reg[44]/CK 
Endpoint:   count_instr_reg[44]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[24]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.366
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[24]     | CK ^         |          |       |  -0.034 |    0.039 | 
     | count_instr_reg[24]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.153 | 
     | inc_add_1559_34_g1279   | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.122 |    0.196 | 
     | inc_add_1559_34_g218864 | A4 ^ -> ZN ^ | AND4_X1  | 0.074 |   0.196 |    0.270 | 
     | g219773                 | A2 ^ -> ZN ^ | AND4_X4  | 0.066 |   0.262 |    0.335 | 
     | inc_add_1559_34_g216300 | A1 ^ -> ZN ^ | AND2_X1  | 0.036 |   0.298 |    0.371 | 
     | inc_add_1559_34_g1107   | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.336 |    0.409 | 
     | g200321                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.352 |    0.425 | 
     | g200157                 | A v -> ZN ^  | INV_X1   | 0.014 |   0.366 |    0.439 | 
     | count_instr_reg[44]     | D ^          | DFF_X1   | 0.000 |   0.366 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 428: MET Setup Check with Pin count_instr_reg[43]/CK 
Endpoint:   count_instr_reg[43]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[24]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.366
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[24]     | CK ^         |          |       |  -0.034 |    0.039 | 
     | count_instr_reg[24]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.153 | 
     | inc_add_1559_34_g1279   | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.122 |    0.196 | 
     | inc_add_1559_34_g218864 | A4 ^ -> ZN ^ | AND4_X1  | 0.074 |   0.196 |    0.270 | 
     | g219773                 | A2 ^ -> ZN ^ | AND4_X4  | 0.066 |   0.262 |    0.335 | 
     | inc_add_1559_34_g216298 | A1 ^ -> ZN ^ | AND2_X1  | 0.036 |   0.298 |    0.371 | 
     | inc_add_1559_34_g1100   | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.336 |    0.409 | 
     | g200325                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.352 |    0.425 | 
     | g200160                 | A v -> ZN ^  | INV_X1   | 0.014 |   0.366 |    0.439 | 
     | count_instr_reg[43]     | D ^          | DFF_X1   | 0.000 |   0.366 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 429: MET Setup Check with Pin cpuregs_reg[24][29]/CK 
Endpoint:   cpuregs_reg[24][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.420
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]      | CK ^         |           |       |  -0.013 |    0.060 | 
     | reg_pc_reg[25]      | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.193 | 
     | add_1312_30_g7598   | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.267 | 
     | FE_RC_393_0         | A ^ -> ZN v  | INV_X2    | 0.009 |   0.202 |    0.276 | 
     | FE_RC_392_0         | A1 v -> ZN ^ | NOR2_X2   | 0.018 |   0.220 |    0.294 | 
     | FE_RC_391_0         | A3 ^ -> ZN v | NAND3_X1  | 0.023 |   0.243 |    0.316 | 
     | g17                 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.284 |    0.358 | 
     | g221340             | A1 v -> ZN ^ | OAI222_X4 | 0.073 |   0.357 |    0.431 | 
     | FE_OCPC383_n_27457  | A ^ -> Z ^   | BUF_X4    | 0.030 |   0.387 |    0.461 | 
     | g221352             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.401 |    0.475 | 
     | g197221             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.420 |    0.493 | 
     | cpuregs_reg[24][29] | D ^          | DFF_X1    | 0.000 |   0.420 |    0.493 | 
     +-----------------------------------------------------------------------------+ 
Path 430: MET Setup Check with Pin cpuregs_reg[29][25]/CK 
Endpoint:   cpuregs_reg[29][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.368
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]           | CK ^         |           |       |  -0.034 |    0.039 | 
     | reg_pc_reg[2]           | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.146 | 
     | FE_OCPC166_reg_pc_2     | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.172 | 
     | add_1312_30_g214985     | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.206 | 
     | g210259                 | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.243 | 
     | add_1312_30_g7582_0     | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.284 | 
     | add_1312_30_g214146_dup | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.233 |    0.306 | 
     | FE_RC_2090_0            | A1 v -> ZN ^ | NAND2_X2  | 0.021 |   0.254 |    0.327 | 
     | FE_RC_2418_0            | A1 ^ -> ZN v | NAND2_X2  | 0.013 |   0.267 |    0.341 | 
     | g226472                 | A1 v -> ZN ^ | OAI222_X4 | 0.076 |   0.343 |    0.416 | 
     | g221837                 | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.356 |    0.429 | 
     | FE_RC_696_0             | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.368 |    0.441 | 
     | cpuregs_reg[29][25]     | D ^          | DFF_X1    | 0.000 |   0.368 |    0.441 | 
     +---------------------------------------------------------------------------------+ 
Path 431: MET Setup Check with Pin cpuregs_reg[25][25]/CK 
Endpoint:   cpuregs_reg[25][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.368
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]           | CK ^         |           |       |  -0.034 |    0.039 | 
     | reg_pc_reg[2]           | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.146 | 
     | FE_OCPC166_reg_pc_2     | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.172 | 
     | add_1312_30_g214985     | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.206 | 
     | g210259                 | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.243 | 
     | add_1312_30_g7582_0     | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.284 | 
     | add_1312_30_g214146_dup | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.233 |    0.306 | 
     | FE_RC_2090_0            | A1 v -> ZN ^ | NAND2_X2  | 0.021 |   0.254 |    0.327 | 
     | FE_RC_2418_0            | A1 ^ -> ZN v | NAND2_X2  | 0.013 |   0.267 |    0.341 | 
     | g226472                 | A1 v -> ZN ^ | OAI222_X4 | 0.076 |   0.343 |    0.416 | 
     | g226474                 | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.356 |    0.429 | 
     | FE_RC_709_0             | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.368 |    0.441 | 
     | cpuregs_reg[25][25]     | D ^          | DFF_X1    | 0.000 |   0.368 |    0.441 | 
     +---------------------------------------------------------------------------------+ 
Path 432: MET Setup Check with Pin cpuregs_reg[20][29]/CK 
Endpoint:   cpuregs_reg[20][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.420
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]      | CK ^         |           |       |  -0.013 |    0.060 | 
     | reg_pc_reg[25]      | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.193 | 
     | add_1312_30_g7598   | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.267 | 
     | FE_RC_393_0         | A ^ -> ZN v  | INV_X2    | 0.009 |   0.202 |    0.276 | 
     | FE_RC_392_0         | A1 v -> ZN ^ | NOR2_X2   | 0.018 |   0.220 |    0.294 | 
     | FE_RC_391_0         | A3 ^ -> ZN v | NAND3_X1  | 0.023 |   0.243 |    0.316 | 
     | g17                 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.284 |    0.358 | 
     | g221340             | A1 v -> ZN ^ | OAI222_X4 | 0.073 |   0.357 |    0.431 | 
     | FE_OCPC383_n_27457  | A ^ -> Z ^   | BUF_X4    | 0.030 |   0.387 |    0.461 | 
     | g222725             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.401 |    0.475 | 
     | g197019             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.420 |    0.493 | 
     | cpuregs_reg[20][29] | D ^          | DFF_X1    | 0.000 |   0.420 |    0.493 | 
     +-----------------------------------------------------------------------------+ 
Path 433: MET Setup Check with Pin cpuregs_reg[17][25]/CK 
Endpoint:   cpuregs_reg[17][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.368
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]           | CK ^         |           |       |  -0.034 |    0.039 | 
     | reg_pc_reg[2]           | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.146 | 
     | FE_OCPC166_reg_pc_2     | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.172 | 
     | add_1312_30_g214985     | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.206 | 
     | g210259                 | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.244 | 
     | add_1312_30_g7582_0     | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.284 | 
     | add_1312_30_g214146_dup | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.233 |    0.306 | 
     | FE_RC_2090_0            | A1 v -> ZN ^ | NAND2_X2  | 0.021 |   0.254 |    0.327 | 
     | FE_RC_2418_0            | A1 ^ -> ZN v | NAND2_X2  | 0.013 |   0.267 |    0.341 | 
     | g217917_dup             | A1 v -> ZN ^ | OAI222_X4 | 0.076 |   0.343 |    0.416 | 
     | g221838                 | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.356 |    0.429 | 
     | FE_RC_643_0             | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.368 |    0.441 | 
     | cpuregs_reg[17][25]     | D ^          | DFF_X1    | 0.000 |   0.368 |    0.441 | 
     +---------------------------------------------------------------------------------+ 
Path 434: MET Setup Check with Pin count_instr_reg[51]/CK 
Endpoint:   count_instr_reg[51]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[24]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.366
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[24]     | CK ^         |          |       |  -0.034 |    0.039 | 
     | count_instr_reg[24]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.153 | 
     | inc_add_1559_34_g1279   | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.122 |    0.196 | 
     | inc_add_1559_34_g218864 | A4 ^ -> ZN ^ | AND4_X1  | 0.074 |   0.196 |    0.270 | 
     | g219773                 | A2 ^ -> ZN ^ | AND4_X4  | 0.066 |   0.262 |    0.336 | 
     | g219751                 | A1 ^ -> ZN ^ | AND2_X1  | 0.036 |   0.298 |    0.371 | 
     | inc_add_1559_34_g219750 | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.336 |    0.409 | 
     | g200330                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.352 |    0.426 | 
     | g200165                 | A v -> ZN ^  | INV_X1   | 0.014 |   0.366 |    0.440 | 
     | count_instr_reg[51]     | D ^          | DFF_X2   | 0.000 |   0.366 |    0.440 | 
     +--------------------------------------------------------------------------------+ 
Path 435: MET Setup Check with Pin cpuregs_reg[27][25]/CK 
Endpoint:   cpuregs_reg[27][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.368
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]           | CK ^         |           |       |  -0.034 |    0.039 | 
     | reg_pc_reg[2]           | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.146 | 
     | FE_OCPC166_reg_pc_2     | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.172 | 
     | add_1312_30_g214985     | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.207 | 
     | g210259                 | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.244 | 
     | add_1312_30_g7582_0     | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.284 | 
     | add_1312_30_g214146_dup | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.233 |    0.306 | 
     | FE_RC_2090_0            | A1 v -> ZN ^ | NAND2_X2  | 0.021 |   0.254 |    0.328 | 
     | FE_RC_2418_0            | A1 ^ -> ZN v | NAND2_X2  | 0.013 |   0.267 |    0.341 | 
     | g217917_dup             | A1 v -> ZN ^ | OAI222_X4 | 0.076 |   0.343 |    0.416 | 
     | g221842                 | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.356 |    0.429 | 
     | FE_RC_653_0             | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.368 |    0.441 | 
     | cpuregs_reg[27][25]     | D ^          | DFF_X1    | 0.000 |   0.368 |    0.441 | 
     +---------------------------------------------------------------------------------+ 
Path 436: MET Setup Check with Pin cpuregs_reg[10][25]/CK 
Endpoint:   cpuregs_reg[10][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.368
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]           | CK ^         |           |       |  -0.034 |    0.039 | 
     | reg_pc_reg[2]           | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.146 | 
     | FE_OCPC166_reg_pc_2     | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.172 | 
     | add_1312_30_g214985     | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.207 | 
     | g210259                 | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.244 | 
     | add_1312_30_g7582_0     | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.284 | 
     | add_1312_30_g214146_dup | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.233 |    0.306 | 
     | FE_RC_2090_0            | A1 v -> ZN ^ | NAND2_X2  | 0.021 |   0.254 |    0.328 | 
     | FE_RC_2418_0            | A1 ^ -> ZN v | NAND2_X2  | 0.013 |   0.267 |    0.341 | 
     | g217917_dup             | A1 v -> ZN ^ | OAI222_X4 | 0.076 |   0.343 |    0.416 | 
     | g221839                 | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.356 |    0.429 | 
     | FE_RC_618_0             | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.368 |    0.441 | 
     | cpuregs_reg[10][25]     | D ^          | DFF_X1    | 0.000 |   0.368 |    0.441 | 
     +---------------------------------------------------------------------------------+ 
Path 437: MET Setup Check with Pin cpuregs_reg[2][25]/CK 
Endpoint:   cpuregs_reg[2][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.368
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]           | CK ^         |           |       |  -0.034 |    0.039 | 
     | reg_pc_reg[2]           | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.146 | 
     | FE_OCPC166_reg_pc_2     | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.172 | 
     | add_1312_30_g214985     | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.207 | 
     | g210259                 | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.244 | 
     | add_1312_30_g7582_0     | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.284 | 
     | add_1312_30_g214146_dup | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.233 |    0.306 | 
     | FE_RC_2090_0            | A1 v -> ZN ^ | NAND2_X2  | 0.021 |   0.254 |    0.328 | 
     | FE_RC_2418_0            | A1 ^ -> ZN v | NAND2_X2  | 0.013 |   0.267 |    0.341 | 
     | g217917_dup             | A1 v -> ZN ^ | OAI222_X4 | 0.076 |   0.343 |    0.416 | 
     | g221843                 | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.356 |    0.429 | 
     | FE_RC_678_0             | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.368 |    0.441 | 
     | cpuregs_reg[2][25]      | D ^          | DFF_X1    | 0.000 |   0.368 |    0.441 | 
     +---------------------------------------------------------------------------------+ 
Path 438: MET Setup Check with Pin cpuregs_reg[4][29]/CK 
Endpoint:   cpuregs_reg[4][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.420
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]     | CK ^         |           |       |  -0.013 |    0.061 | 
     | reg_pc_reg[25]     | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.194 | 
     | add_1312_30_g7598  | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.267 | 
     | FE_RC_393_0        | A ^ -> ZN v  | INV_X2    | 0.009 |   0.202 |    0.276 | 
     | FE_RC_392_0        | A1 v -> ZN ^ | NOR2_X2   | 0.018 |   0.220 |    0.294 | 
     | FE_RC_391_0        | A3 ^ -> ZN v | NAND3_X1  | 0.023 |   0.243 |    0.316 | 
     | g17                | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.284 |    0.358 | 
     | g221340            | A1 v -> ZN ^ | OAI222_X4 | 0.073 |   0.357 |    0.431 | 
     | FE_OCPC383_n_27457 | A ^ -> Z ^   | BUF_X4    | 0.030 |   0.387 |    0.461 | 
     | g221342            | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.401 |    0.475 | 
     | g197097            | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.420 |    0.493 | 
     | cpuregs_reg[4][29] | D ^          | DFF_X1    | 0.000 |   0.420 |    0.493 | 
     +----------------------------------------------------------------------------+ 
Path 439: MET Setup Check with Pin cpuregs_reg[15][7]/CK 
Endpoint:   cpuregs_reg[15][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[5]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.369
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[5]       | CK ^         |          |       |  -0.034 |    0.039 | 
     | reg_pc_reg[5]       | CK ^ -> Q v  | DFF_X1   | 0.096 |   0.062 |    0.136 | 
     | FE_OCPC527_reg_pc_5 | A v -> Z v   | BUF_X4   | 0.025 |   0.087 |    0.161 | 
     | FE_OCPC268_reg_pc_5 | A v -> Z v   | BUF_X2   | 0.029 |   0.116 |    0.190 | 
     | g219703             | A3 v -> ZN v | AND3_X1  | 0.033 |   0.149 |    0.223 | 
     | g219702             | A2 v -> ZN v | AND2_X1  | 0.031 |   0.180 |    0.253 | 
     | add_1312_30_g219701 | B v -> Z v   | XOR2_X1  | 0.054 |   0.233 |    0.307 | 
     | g201016             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.249 |    0.323 | 
     | FE_RC_2310_0        | A ^ -> ZN v  | INV_X1   | 0.007 |   0.256 |    0.330 | 
     | FE_RC_2308_0        | A1 v -> ZN ^ | NOR2_X1  | 0.045 |   0.301 |    0.375 | 
     | FE_RC_2309_0        | A ^ -> ZN v  | INV_X4   | 0.032 |   0.333 |    0.406 | 
     | g215879             | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.352 |    0.425 | 
     | g218188             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.369 |    0.442 | 
     | cpuregs_reg[15][7]  | D v          | DFF_X1   | 0.000 |   0.369 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 440: MET Setup Check with Pin cpuregs_reg[30][13]/CK 
Endpoint:   cpuregs_reg[30][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.367
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.042 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.144 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.179 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.200 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.258 | 
     | g219696             | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.311 | 
     | g227806             | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.276 |    0.350 | 
     | FE_OCPC400_n_34134  | A ^ -> Z ^   | BUF_X8   | 0.021 |   0.297 |    0.371 | 
     | FE_OCPC190_n_34134  | A ^ -> Z ^   | BUF_X4   | 0.035 |   0.333 |    0.406 | 
     | g223534             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.349 |    0.422 | 
     | g197427             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.367 |    0.440 | 
     | cpuregs_reg[30][13] | D ^          | DFF_X1   | 0.000 |   0.367 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 441: MET Setup Check with Pin cpuregs_reg[30][5]/CK 
Endpoint:   cpuregs_reg[30][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.365
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.042 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.144 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.179 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.200 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.258 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.311 | 
     | g227806            | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.276 |    0.350 | 
     | FE_OCPC400_n_34134 | A ^ -> Z ^   | BUF_X8   | 0.021 |   0.297 |    0.371 | 
     | FE_OCPC488_n_34134 | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.330 |    0.404 | 
     | g226203            | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.345 |    0.419 | 
     | g197413            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.365 |    0.439 | 
     | cpuregs_reg[30][5] | D ^          | DFF_X1   | 0.000 |   0.365 |    0.439 | 
     +---------------------------------------------------------------------------+ 
Path 442: MET Setup Check with Pin cpuregs_reg[15][29]/CK 
Endpoint:   cpuregs_reg[15][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.419
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]      | CK ^         |           |       |  -0.013 |    0.061 | 
     | reg_pc_reg[25]      | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.194 | 
     | add_1312_30_g7598   | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.267 | 
     | FE_RC_393_0         | A ^ -> ZN v  | INV_X2    | 0.009 |   0.202 |    0.276 | 
     | FE_RC_392_0         | A1 v -> ZN ^ | NOR2_X2   | 0.018 |   0.220 |    0.294 | 
     | FE_RC_391_0         | A3 ^ -> ZN v | NAND3_X1  | 0.023 |   0.243 |    0.317 | 
     | g17                 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.284 |    0.358 | 
     | g221340             | A1 v -> ZN ^ | OAI222_X4 | 0.073 |   0.357 |    0.431 | 
     | FE_OCPC383_n_27457  | A ^ -> Z ^   | BUF_X4    | 0.030 |   0.387 |    0.461 | 
     | g221347             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.401 |    0.475 | 
     | g218201             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.419 |    0.493 | 
     | cpuregs_reg[15][29] | D ^          | DFF_X1    | 0.000 |   0.419 |    0.493 | 
     +-----------------------------------------------------------------------------+ 
Path 443: MET Setup Check with Pin cpuregs_reg[13][29]/CK 
Endpoint:   cpuregs_reg[13][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.419
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]      | CK ^         |           |       |  -0.013 |    0.061 | 
     | reg_pc_reg[25]      | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.194 | 
     | add_1312_30_g7598   | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.267 | 
     | FE_RC_393_0         | A ^ -> ZN v  | INV_X2    | 0.009 |   0.202 |    0.276 | 
     | FE_RC_392_0         | A1 v -> ZN ^ | NOR2_X2   | 0.018 |   0.220 |    0.294 | 
     | FE_RC_391_0         | A3 ^ -> ZN v | NAND3_X1  | 0.023 |   0.243 |    0.317 | 
     | g17                 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.284 |    0.358 | 
     | g221340             | A1 v -> ZN ^ | OAI222_X4 | 0.073 |   0.357 |    0.431 | 
     | FE_OCPC383_n_27457  | A ^ -> Z ^   | BUF_X4    | 0.030 |   0.387 |    0.461 | 
     | g221344             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.401 |    0.475 | 
     | g196670             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.419 |    0.493 | 
     | cpuregs_reg[13][29] | D ^          | DFF_X1    | 0.000 |   0.419 |    0.493 | 
     +-----------------------------------------------------------------------------+ 
Path 444: MET Setup Check with Pin cpuregs_reg[25][29]/CK 
Endpoint:   cpuregs_reg[25][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.419
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]      | CK ^         |           |       |  -0.013 |    0.061 | 
     | reg_pc_reg[25]      | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.194 | 
     | add_1312_30_g7598   | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.267 | 
     | FE_RC_393_0         | A ^ -> ZN v  | INV_X2    | 0.009 |   0.202 |    0.276 | 
     | FE_RC_392_0         | A1 v -> ZN ^ | NOR2_X2   | 0.018 |   0.220 |    0.294 | 
     | FE_RC_391_0         | A3 ^ -> ZN v | NAND3_X1  | 0.023 |   0.243 |    0.317 | 
     | g17                 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.284 |    0.358 | 
     | g221340             | A1 v -> ZN ^ | OAI222_X4 | 0.073 |   0.357 |    0.431 | 
     | FE_OCPC383_n_27457  | A ^ -> Z ^   | BUF_X4    | 0.030 |   0.387 |    0.461 | 
     | g221351             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.401 |    0.475 | 
     | g197261             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.419 |    0.493 | 
     | cpuregs_reg[25][29] | D ^          | DFF_X1    | 0.000 |   0.419 |    0.493 | 
     +-----------------------------------------------------------------------------+ 
Path 445: MET Setup Check with Pin cpuregs_reg[25][7]/CK 
Endpoint:   cpuregs_reg[25][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[5]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.446
- Arrival Time                  0.371
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[5]       | CK ^         |          |       |  -0.034 |    0.040 | 
     | reg_pc_reg[5]       | CK ^ -> Q v  | DFF_X1   | 0.096 |   0.062 |    0.136 | 
     | FE_OCPC527_reg_pc_5 | A v -> Z v   | BUF_X4   | 0.025 |   0.087 |    0.161 | 
     | FE_OCPC268_reg_pc_5 | A v -> Z v   | BUF_X2   | 0.029 |   0.116 |    0.190 | 
     | g219703             | A3 v -> ZN v | AND3_X1  | 0.033 |   0.149 |    0.223 | 
     | g219702             | A2 v -> ZN v | AND2_X1  | 0.031 |   0.180 |    0.254 | 
     | add_1312_30_g219701 | B v -> Z v   | XOR2_X1  | 0.054 |   0.233 |    0.308 | 
     | g201016             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.249 |    0.323 | 
     | FE_RC_2310_0        | A ^ -> ZN v  | INV_X1   | 0.007 |   0.256 |    0.330 | 
     | FE_RC_2308_0        | A1 v -> ZN ^ | NOR2_X1  | 0.045 |   0.301 |    0.375 | 
     | FE_RC_2309_0        | A ^ -> ZN v  | INV_X4   | 0.032 |   0.333 |    0.407 | 
     | g214798             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.354 |    0.428 | 
     | g197317             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.371 |    0.446 | 
     | cpuregs_reg[25][7]  | D v          | DFF_X1   | 0.000 |   0.371 |    0.446 | 
     +----------------------------------------------------------------------------+ 
Path 446: MET Setup Check with Pin count_instr_reg[33]/CK 
Endpoint:   count_instr_reg[33]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[24]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.364
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[24]     | CK ^         |          |       |  -0.034 |    0.040 | 
     | count_instr_reg[24]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.154 | 
     | inc_add_1559_34_g1279   | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.122 |    0.197 | 
     | inc_add_1559_34_g218864 | A4 ^ -> ZN ^ | AND4_X1  | 0.074 |   0.196 |    0.271 | 
     | inc_add_1559_34_g225013 | A2 ^ -> ZN ^ | AND4_X4  | 0.063 |   0.259 |    0.333 | 
     | inc_add_1559_34_g218877 | A1 ^ -> ZN ^ | AND2_X1  | 0.035 |   0.294 |    0.369 | 
     | inc_add_1559_34_g1087   | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.332 |    0.406 | 
     | g200319                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.349 |    0.423 | 
     | g200156                 | A v -> ZN ^  | INV_X1   | 0.015 |   0.364 |    0.438 | 
     | count_instr_reg[33]     | D ^          | DFF_X1   | 0.000 |   0.364 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 447: MET Setup Check with Pin count_instr_reg[42]/CK 
Endpoint:   count_instr_reg[42]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[24]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.365
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[24]     | CK ^         |          |       |  -0.034 |    0.040 | 
     | count_instr_reg[24]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.154 | 
     | inc_add_1559_34_g1279   | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.122 |    0.197 | 
     | inc_add_1559_34_g218864 | A4 ^ -> ZN ^ | AND4_X1  | 0.074 |   0.196 |    0.271 | 
     | inc_add_1559_34_g225013 | A2 ^ -> ZN ^ | AND4_X4  | 0.063 |   0.259 |    0.334 | 
     | inc_add_1559_34_g218875 | A1 ^ -> ZN ^ | AND2_X1  | 0.035 |   0.294 |    0.369 | 
     | inc_add_1559_34_g1108   | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.332 |    0.406 | 
     | g200213                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.349 |    0.423 | 
     | g200113                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.365 |    0.439 | 
     | count_instr_reg[42]     | D ^          | DFF_X1   | 0.000 |   0.365 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 448: MET Setup Check with Pin count_instr_reg[40]/CK 
Endpoint:   count_instr_reg[40]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[24]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.365
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[24]     | CK ^         |          |       |  -0.034 |    0.040 | 
     | count_instr_reg[24]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.154 | 
     | inc_add_1559_34_g1279   | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.122 |    0.197 | 
     | inc_add_1559_34_g218864 | A4 ^ -> ZN ^ | AND4_X1  | 0.074 |   0.196 |    0.271 | 
     | inc_add_1559_34_g225013 | A2 ^ -> ZN ^ | AND4_X4  | 0.063 |   0.259 |    0.334 | 
     | inc_add_1559_34_g218882 | A1 ^ -> ZN ^ | AND2_X1  | 0.035 |   0.294 |    0.369 | 
     | inc_add_1559_34_g1096   | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.332 |    0.406 | 
     | g200220                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.349 |    0.423 | 
     | g200115                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.365 |    0.439 | 
     | count_instr_reg[40]     | D ^          | DFF_X1   | 0.000 |   0.365 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 449: MET Setup Check with Pin count_instr_reg[39]/CK 
Endpoint:   count_instr_reg[39]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[24]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.365
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[24]     | CK ^         |          |       |  -0.034 |    0.040 | 
     | count_instr_reg[24]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.154 | 
     | inc_add_1559_34_g1279   | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.122 |    0.197 | 
     | inc_add_1559_34_g218864 | A4 ^ -> ZN ^ | AND4_X1  | 0.074 |   0.196 |    0.271 | 
     | inc_add_1559_34_g225013 | A2 ^ -> ZN ^ | AND4_X4  | 0.063 |   0.259 |    0.334 | 
     | inc_add_1559_34_g218880 | A1 ^ -> ZN ^ | AND2_X1  | 0.035 |   0.294 |    0.369 | 
     | inc_add_1559_34_g1102   | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.332 |    0.406 | 
     | g200278                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.349 |    0.423 | 
     | g200140                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.365 |    0.439 | 
     | count_instr_reg[39]     | D ^          | DFF_X1   | 0.000 |   0.365 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 450: MET Setup Check with Pin cpuregs_reg[24][13]/CK 
Endpoint:   cpuregs_reg[24][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.369
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.036 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.167 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1   | 0.037 |   0.130 |    0.205 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1   | 0.060 |   0.190 |    0.264 | 
     | add_1312_30_g219390 | A2 ^ -> ZN v | NAND3_X2  | 0.025 |   0.215 |    0.290 | 
     | FE_RC_2404_0        | A v -> ZN v  | XNOR2_X2  | 0.035 |   0.251 |    0.325 | 
     | FE_RC_2405_0        | A v -> ZN ^  | INV_X1    | 0.016 |   0.267 |    0.341 | 
     | g226464             | A1 ^ -> ZN v | OAI222_X4 | 0.071 |   0.337 |    0.412 | 
     | g226466             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.352 |    0.426 | 
     | g226465             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.369 |    0.443 | 
     | cpuregs_reg[24][13] | D v          | DFF_X1    | 0.000 |   0.369 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 451: MET Setup Check with Pin cpuregs_reg[27][5]/CK 
Endpoint:   cpuregs_reg[27][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.366
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.034 |    0.040 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.173 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.126 |    0.201 | 
     | FE_OCPC379_reg_pc_4 | A ^ -> Z ^   | BUF_X1   | 0.035 |   0.161 |    0.236 | 
     | add_1312_30_g7574   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.178 |    0.253 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.215 |    0.290 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.256 |    0.331 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.268 |    0.343 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.327 |    0.402 | 
     | g198103             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.349 |    0.424 | 
     | g196682             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.441 | 
     | cpuregs_reg[27][5]  | D v          | DFF_X1   | 0.000 |   0.366 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 452: MET Setup Check with Pin cpuregs_reg[13][16]/CK 
Endpoint:   cpuregs_reg[13][16]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.366
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.040 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.148 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.173 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.208 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.245 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.282 | 
     | FE_OCPC345_n_14702  | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.234 |    0.309 | 
     | FE_RC_2354_0        | A2 ^ -> ZN v | NAND2_X2  | 0.014 |   0.248 |    0.322 | 
     | FE_RC_2353_0        | A v -> ZN ^  | OAI211_X2 | 0.024 |   0.272 |    0.347 | 
     | FE_RC_2282_0        | A ^ -> ZN v  | INV_X2    | 0.009 |   0.281 |    0.356 | 
     | FE_RC_2281_0        | A1 v -> ZN v | OR2_X4    | 0.050 |   0.331 |    0.405 | 
     | g223314             | A2 v -> ZN ^ | NAND2_X1  | 0.019 |   0.350 |    0.424 | 
     | g196653             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.366 |    0.441 | 
     | cpuregs_reg[13][16] | D v          | DFF_X1    | 0.000 |   0.366 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 453: MET Setup Check with Pin cpuregs_reg[11][3]/CK 
Endpoint:   cpuregs_reg[11][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.363
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.043 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.145 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.180 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.201 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.259 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.294 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.337 | 
     | g226086            | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.298 |    0.373 | 
     | FE_OCPC481_n_32428 | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.330 |    0.405 | 
     | g212866            | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.345 |    0.419 | 
     | g197557            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.363 |    0.438 | 
     | cpuregs_reg[11][3] | D ^          | DFF_X1   | 0.000 |   0.363 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 454: MET Setup Check with Pin cpuregs_reg[18][5]/CK 
Endpoint:   cpuregs_reg[18][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.366
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.034 |    0.041 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.173 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.126 |    0.201 | 
     | FE_OCPC379_reg_pc_4 | A ^ -> Z ^   | BUF_X1   | 0.035 |   0.161 |    0.236 | 
     | add_1312_30_g7574   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.178 |    0.253 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.215 |    0.290 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.256 |    0.331 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.268 |    0.343 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.327 |    0.402 | 
     | g218377             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.349 |    0.424 | 
     | g196876             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.441 | 
     | cpuregs_reg[18][5]  | D v          | DFF_X1   | 0.000 |   0.366 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 455: MET Setup Check with Pin cpuregs_reg[11][4]/CK 
Endpoint:   cpuregs_reg[11][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.363
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.043 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.145 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.181 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.202 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.259 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.294 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.337 | 
     | g226086            | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.298 |    0.373 | 
     | FE_OCPC481_n_32428 | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.330 |    0.405 | 
     | g212869            | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.345 |    0.420 | 
     | g197559            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.363 |    0.438 | 
     | cpuregs_reg[11][4] | D ^          | DFF_X1   | 0.000 |   0.363 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 456: MET Setup Check with Pin cpuregs_reg[30][6]/CK 
Endpoint:   cpuregs_reg[30][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.367
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.043 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.145 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.181 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.202 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.259 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.312 | 
     | g227806            | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.276 |    0.351 | 
     | FE_OCPC400_n_34134 | A ^ -> Z ^   | BUF_X8   | 0.021 |   0.297 |    0.372 | 
     | FE_OCPC190_n_34134 | A ^ -> Z ^   | BUF_X4   | 0.035 |   0.333 |    0.408 | 
     | g221957            | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.349 |    0.424 | 
     | g197414            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.367 |    0.442 | 
     | cpuregs_reg[30][6] | D ^          | DFF_X1   | 0.000 |   0.367 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 457: MET Setup Check with Pin cpuregs_reg[17][5]/CK 
Endpoint:   cpuregs_reg[17][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.366
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.034 |    0.041 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.173 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.126 |    0.201 | 
     | FE_OCPC379_reg_pc_4 | A ^ -> Z ^   | BUF_X1   | 0.035 |   0.161 |    0.236 | 
     | add_1312_30_g7574   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.178 |    0.253 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.215 |    0.290 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.256 |    0.331 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.268 |    0.343 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.327 |    0.402 | 
     | g213035             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.349 |    0.424 | 
     | g196822             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.441 | 
     | cpuregs_reg[17][5]  | D v          | DFF_X1   | 0.000 |   0.366 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 458: MET Setup Check with Pin cpuregs_reg[1][5]/CK 
Endpoint:   cpuregs_reg[1][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.366
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.034 |    0.041 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.174 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.126 |    0.201 | 
     | FE_OCPC379_reg_pc_4 | A ^ -> Z ^   | BUF_X1   | 0.035 |   0.161 |    0.236 | 
     | add_1312_30_g7574   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.178 |    0.253 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.215 |    0.290 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.256 |    0.331 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.268 |    0.343 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.327 |    0.403 | 
     | g207387             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.349 |    0.424 | 
     | g196638             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.441 | 
     | cpuregs_reg[1][5]   | D v          | DFF_X1   | 0.000 |   0.366 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 459: MET Setup Check with Pin cpuregs_reg[19][13]/CK 
Endpoint:   cpuregs_reg[19][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.369
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.036 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.168 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1   | 0.037 |   0.130 |    0.205 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1   | 0.060 |   0.190 |    0.265 | 
     | add_1312_30_g219390 | A2 ^ -> ZN v | NAND3_X2  | 0.025 |   0.215 |    0.291 | 
     | FE_RC_2404_0        | A v -> ZN v  | XNOR2_X2  | 0.035 |   0.251 |    0.326 | 
     | FE_RC_2405_0        | A v -> ZN ^  | INV_X1    | 0.016 |   0.267 |    0.342 | 
     | g226464             | A1 ^ -> ZN v | OAI222_X4 | 0.071 |   0.337 |    0.412 | 
     | g223544             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.352 |    0.427 | 
     | g218069             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.369 |    0.444 | 
     | cpuregs_reg[19][13] | D v          | DFF_X1    | 0.000 |   0.369 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 460: MET Setup Check with Pin cpuregs_reg[8][13]/CK 
Endpoint:   cpuregs_reg[8][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.369
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.036 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.168 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1   | 0.037 |   0.130 |    0.205 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1   | 0.060 |   0.190 |    0.265 | 
     | add_1312_30_g219390 | A2 ^ -> ZN v | NAND3_X2  | 0.025 |   0.215 |    0.291 | 
     | FE_RC_2404_0        | A v -> ZN v  | XNOR2_X2  | 0.035 |   0.251 |    0.326 | 
     | FE_RC_2405_0        | A v -> ZN ^  | INV_X1    | 0.016 |   0.267 |    0.342 | 
     | g226464             | A1 ^ -> ZN v | OAI222_X4 | 0.071 |   0.337 |    0.412 | 
     | g223538             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.352 |    0.427 | 
     | g197387             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.369 |    0.444 | 
     | cpuregs_reg[8][13]  | D v          | DFF_X1    | 0.000 |   0.369 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 461: MET Setup Check with Pin cpuregs_reg[21][5]/CK 
Endpoint:   cpuregs_reg[21][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.366
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.034 |    0.041 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.174 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.126 |    0.201 | 
     | FE_OCPC379_reg_pc_4 | A ^ -> Z ^   | BUF_X1   | 0.035 |   0.161 |    0.236 | 
     | add_1312_30_g7574   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.178 |    0.253 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.215 |    0.290 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.256 |    0.331 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.268 |    0.343 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.327 |    0.403 | 
     | g198395             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.349 |    0.424 | 
     | g197031             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.441 | 
     | cpuregs_reg[21][5]  | D v          | DFF_X1   | 0.000 |   0.366 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 462: MET Setup Check with Pin cpuregs_reg[13][5]/CK 
Endpoint:   cpuregs_reg[13][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.366
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.034 |    0.041 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.174 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.126 |    0.201 | 
     | FE_OCPC379_reg_pc_4 | A ^ -> Z ^   | BUF_X1   | 0.035 |   0.161 |    0.236 | 
     | add_1312_30_g7574   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.178 |    0.253 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.215 |    0.290 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.256 |    0.331 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.268 |    0.343 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.327 |    0.403 | 
     | g198285             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.349 |    0.424 | 
     | g196639             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.441 | 
     | cpuregs_reg[13][5]  | D v          | DFF_X1   | 0.000 |   0.366 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 463: MET Setup Check with Pin cpuregs_reg[22][13]/CK 
Endpoint:   cpuregs_reg[22][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.369
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.036 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.168 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1   | 0.037 |   0.130 |    0.206 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1   | 0.060 |   0.190 |    0.265 | 
     | add_1312_30_g219390 | A2 ^ -> ZN v | NAND3_X2  | 0.025 |   0.215 |    0.291 | 
     | FE_RC_2404_0        | A v -> ZN v  | XNOR2_X2  | 0.035 |   0.251 |    0.326 | 
     | FE_RC_2405_0        | A v -> ZN ^  | INV_X1    | 0.016 |   0.267 |    0.342 | 
     | g226464             | A1 ^ -> ZN v | OAI222_X4 | 0.071 |   0.337 |    0.412 | 
     | g223542             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.352 |    0.427 | 
     | g218300             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.369 |    0.444 | 
     | cpuregs_reg[22][13] | D v          | DFF_X1    | 0.000 |   0.369 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 464: MET Setup Check with Pin cpuregs_reg[25][13]/CK 
Endpoint:   cpuregs_reg[25][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.369
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.036 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.168 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1   | 0.037 |   0.130 |    0.206 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1   | 0.060 |   0.190 |    0.265 | 
     | add_1312_30_g219390 | A2 ^ -> ZN v | NAND3_X2  | 0.025 |   0.215 |    0.291 | 
     | FE_RC_2404_0        | A v -> ZN v  | XNOR2_X2  | 0.035 |   0.251 |    0.326 | 
     | FE_RC_2405_0        | A v -> ZN ^  | INV_X1    | 0.016 |   0.267 |    0.342 | 
     | g226464             | A1 ^ -> ZN v | OAI222_X4 | 0.071 |   0.337 |    0.413 | 
     | g223546             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.352 |    0.427 | 
     | g197240             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.369 |    0.444 | 
     | cpuregs_reg[25][13] | D v          | DFF_X1    | 0.000 |   0.369 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 465: MET Setup Check with Pin cpuregs_reg[23][13]/CK 
Endpoint:   cpuregs_reg[23][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.369
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.036 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.168 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1   | 0.037 |   0.130 |    0.206 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1   | 0.060 |   0.190 |    0.265 | 
     | add_1312_30_g219390 | A2 ^ -> ZN v | NAND3_X2  | 0.025 |   0.215 |    0.291 | 
     | FE_RC_2404_0        | A v -> ZN v  | XNOR2_X2  | 0.035 |   0.251 |    0.326 | 
     | FE_RC_2405_0        | A v -> ZN ^  | INV_X1    | 0.016 |   0.267 |    0.342 | 
     | g226464             | A1 ^ -> ZN v | OAI222_X4 | 0.071 |   0.337 |    0.413 | 
     | g223545             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.352 |    0.427 | 
     | g197147             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.369 |    0.444 | 
     | cpuregs_reg[23][13] | D v          | DFF_X1    | 0.000 |   0.369 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 466: MET Setup Check with Pin cpuregs_reg[7][13]/CK 
Endpoint:   cpuregs_reg[7][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.369
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.036 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.168 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1   | 0.037 |   0.130 |    0.206 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1   | 0.060 |   0.190 |    0.265 | 
     | add_1312_30_g219390 | A2 ^ -> ZN v | NAND3_X2  | 0.025 |   0.215 |    0.291 | 
     | FE_RC_2404_0        | A v -> ZN v  | XNOR2_X2  | 0.035 |   0.251 |    0.326 | 
     | FE_RC_2405_0        | A v -> ZN ^  | INV_X1    | 0.016 |   0.267 |    0.342 | 
     | g226464             | A1 ^ -> ZN v | OAI222_X4 | 0.071 |   0.337 |    0.413 | 
     | g223923             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.352 |    0.427 | 
     | g197313             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.369 |    0.444 | 
     | cpuregs_reg[7][13]  | D v          | DFF_X1    | 0.000 |   0.369 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 467: MET Setup Check with Pin cpuregs_reg[1][8]/CK 
Endpoint:   cpuregs_reg[1][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.363
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.041 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.148 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.174 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.200 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.234 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.255 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.272 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.243 |    0.318 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.263 |    0.338 | 
     | g225461             | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.328 |    0.404 | 
     | g225460             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.343 |    0.419 | 
     | g196655             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.363 |    0.439 | 
     | cpuregs_reg[1][8]   | D ^          | DFF_X1    | 0.000 |   0.363 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 468: MET Setup Check with Pin cpuregs_reg[12][8]/CK 
Endpoint:   cpuregs_reg[12][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.363
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.041 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.148 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.174 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.200 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.234 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.255 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.272 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.243 |    0.318 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.263 |    0.338 | 
     | g225461             | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.328 |    0.404 | 
     | g225470             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.343 |    0.419 | 
     | g210615             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.363 |    0.439 | 
     | cpuregs_reg[12][8]  | D ^          | DFF_X1    | 0.000 |   0.363 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 469: MET Setup Check with Pin count_cycle_reg[53]/CK 
Endpoint:   count_cycle_reg[53]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.364
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]          | CK ^         |          |       |  -0.036 |    0.040 | 
     | count_cycle_reg[20]          | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.075 |    0.150 | 
     | inc_add_1428_40_g210390      | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.117 |    0.192 | 
     | inc_add_1428_40_g224273      | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.180 |    0.255 | 
     | inc_add_1428_40_g1193_224276 | A3 ^ -> ZN ^ | AND4_X2  | 0.079 |   0.258 |    0.334 | 
     | g226514                      | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.297 |    0.373 | 
     | inc_add_1428_40_g222441      | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.333 |    0.408 | 
     | g201011                      | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.364 |    0.439 | 
     | count_cycle_reg[53]          | D ^          | DFF_X1   | 0.000 |   0.364 |    0.439 | 
     +-------------------------------------------------------------------------------------+ 
Path 470: MET Setup Check with Pin cpuregs_reg[5][8]/CK 
Endpoint:   cpuregs_reg[5][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.363
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.041 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.148 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.174 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.200 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.234 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.255 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.272 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.243 |    0.318 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.263 |    0.338 | 
     | g225461             | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.328 |    0.404 | 
     | g225469             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.343 |    0.419 | 
     | g210579             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.363 |    0.439 | 
     | cpuregs_reg[5][8]   | D ^          | DFF_X1    | 0.000 |   0.363 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 471: MET Setup Check with Pin count_cycle_reg[45]/CK 
Endpoint:   count_cycle_reg[45]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.364
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]          | CK ^         |          |       |  -0.036 |    0.040 | 
     | count_cycle_reg[20]          | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.075 |    0.150 | 
     | inc_add_1428_40_g210390      | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.117 |    0.192 | 
     | inc_add_1428_40_g224273      | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.180 |    0.255 | 
     | inc_add_1428_40_g1193_224276 | A3 ^ -> ZN ^ | AND4_X2  | 0.079 |   0.258 |    0.334 | 
     | inc_add_1428_40_g222186      | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.297 |    0.373 | 
     | inc_add_1428_40_g1099        | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.333 |    0.409 | 
     | g200985                      | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.364 |    0.439 | 
     | count_cycle_reg[45]          | D ^          | DFF_X1   | 0.000 |   0.364 |    0.439 | 
     +-------------------------------------------------------------------------------------+ 
Path 472: MET Setup Check with Pin count_cycle_reg[44]/CK 
Endpoint:   count_cycle_reg[44]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.364
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]          | CK ^         |          |       |  -0.036 |    0.040 | 
     | count_cycle_reg[20]          | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.075 |    0.150 | 
     | inc_add_1428_40_g210390      | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.117 |    0.192 | 
     | inc_add_1428_40_g224273      | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.180 |    0.255 | 
     | inc_add_1428_40_g1193_224276 | A3 ^ -> ZN ^ | AND4_X2  | 0.079 |   0.258 |    0.334 | 
     | inc_add_1428_40_g222182      | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.297 |    0.373 | 
     | inc_add_1428_40_g1107        | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.333 |    0.409 | 
     | g201137                      | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.364 |    0.439 | 
     | count_cycle_reg[44]          | D ^          | DFF_X1   | 0.000 |   0.364 |    0.439 | 
     +-------------------------------------------------------------------------------------+ 
Path 473: MET Setup Check with Pin count_cycle_reg[43]/CK 
Endpoint:   count_cycle_reg[43]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.364
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]          | CK ^         |          |       |  -0.036 |    0.040 | 
     | count_cycle_reg[20]          | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.075 |    0.150 | 
     | inc_add_1428_40_g210390      | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.117 |    0.192 | 
     | inc_add_1428_40_g224273      | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.180 |    0.255 | 
     | inc_add_1428_40_g1193_224276 | A3 ^ -> ZN ^ | AND4_X2  | 0.079 |   0.258 |    0.334 | 
     | inc_add_1428_40_g222184      | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.297 |    0.373 | 
     | inc_add_1428_40_g1100        | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.333 |    0.409 | 
     | g200991                      | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.364 |    0.439 | 
     | count_cycle_reg[43]          | D ^          | DFF_X1   | 0.000 |   0.364 |    0.439 | 
     +-------------------------------------------------------------------------------------+ 
Path 474: MET Setup Check with Pin count_cycle_reg[41]/CK 
Endpoint:   count_cycle_reg[41]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.364
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]          | CK ^         |          |       |  -0.036 |    0.040 | 
     | count_cycle_reg[20]          | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.075 |    0.150 | 
     | inc_add_1428_40_g210390      | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.117 |    0.192 | 
     | inc_add_1428_40_g224273      | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.180 |    0.255 | 
     | inc_add_1428_40_g1193_224276 | A3 ^ -> ZN ^ | AND4_X2  | 0.079 |   0.258 |    0.334 | 
     | g224275                      | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.297 |    0.373 | 
     | inc_add_1428_40_g222503      | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.333 |    0.409 | 
     | g201022                      | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.364 |    0.439 | 
     | count_cycle_reg[41]          | D ^          | DFF_X1   | 0.000 |   0.364 |    0.439 | 
     +-------------------------------------------------------------------------------------+ 
Path 475: MET Setup Check with Pin count_cycle_reg[38]/CK 
Endpoint:   count_cycle_reg[38]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.364
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]          | CK ^         |          |       |  -0.036 |    0.040 | 
     | count_cycle_reg[20]          | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.075 |    0.150 | 
     | inc_add_1428_40_g210390      | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.117 |    0.192 | 
     | inc_add_1428_40_g224273      | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.180 |    0.255 | 
     | inc_add_1428_40_g1193_224276 | A3 ^ -> ZN ^ | AND4_X2  | 0.079 |   0.258 |    0.334 | 
     | inc_add_1428_40_g222185      | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.297 |    0.373 | 
     | inc_add_1428_40_g1113        | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.333 |    0.409 | 
     | g200987                      | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.364 |    0.439 | 
     | count_cycle_reg[38]          | D ^          | DFF_X1   | 0.000 |   0.364 |    0.439 | 
     +-------------------------------------------------------------------------------------+ 
Path 476: MET Setup Check with Pin count_cycle_reg[37]/CK 
Endpoint:   count_cycle_reg[37]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.364
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]          | CK ^         |          |       |  -0.036 |    0.040 | 
     | count_cycle_reg[20]          | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.075 |    0.150 | 
     | inc_add_1428_40_g210390      | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.117 |    0.192 | 
     | inc_add_1428_40_g224273      | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.180 |    0.255 | 
     | inc_add_1428_40_g1193_224276 | A3 ^ -> ZN ^ | AND4_X2  | 0.079 |   0.258 |    0.334 | 
     | g224277                      | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.297 |    0.373 | 
     | inc_add_1428_40_g222497      | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.333 |    0.409 | 
     | g200994                      | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.364 |    0.439 | 
     | count_cycle_reg[37]          | D ^          | DFF_X1   | 0.000 |   0.364 |    0.439 | 
     +-------------------------------------------------------------------------------------+ 
Path 477: MET Setup Check with Pin count_cycle_reg[36]/CK 
Endpoint:   count_cycle_reg[36]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.364
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]          | CK ^         |          |       |  -0.036 |    0.040 | 
     | count_cycle_reg[20]          | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.075 |    0.150 | 
     | inc_add_1428_40_g210390      | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.117 |    0.192 | 
     | inc_add_1428_40_g224273      | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.180 |    0.255 | 
     | inc_add_1428_40_g1193_224276 | A3 ^ -> ZN ^ | AND4_X2  | 0.079 |   0.258 |    0.334 | 
     | inc_add_1428_40_g222187      | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.297 |    0.373 | 
     | inc_add_1428_40_g1114        | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.333 |    0.409 | 
     | g200999                      | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.364 |    0.439 | 
     | count_cycle_reg[36]          | D ^          | DFF_X1   | 0.000 |   0.364 |    0.439 | 
     +-------------------------------------------------------------------------------------+ 
Path 478: MET Setup Check with Pin count_cycle_reg[35]/CK 
Endpoint:   count_cycle_reg[35]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.364
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]          | CK ^         |          |       |  -0.036 |    0.040 | 
     | count_cycle_reg[20]          | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.075 |    0.150 | 
     | inc_add_1428_40_g210390      | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.117 |    0.192 | 
     | inc_add_1428_40_g224273      | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.180 |    0.255 | 
     | inc_add_1428_40_g1193_224276 | A3 ^ -> ZN ^ | AND4_X2  | 0.079 |   0.258 |    0.334 | 
     | g224278                      | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.297 |    0.373 | 
     | inc_add_1428_40_g222491      | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.333 |    0.409 | 
     | g201153                      | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.364 |    0.439 | 
     | count_cycle_reg[35]          | D ^          | DFF_X1   | 0.000 |   0.364 |    0.439 | 
     +-------------------------------------------------------------------------------------+ 
Path 479: MET Setup Check with Pin count_cycle_reg[34]/CK 
Endpoint:   count_cycle_reg[34]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.364
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]          | CK ^         |          |       |  -0.036 |    0.040 | 
     | count_cycle_reg[20]          | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.075 |    0.150 | 
     | inc_add_1428_40_g210390      | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.117 |    0.192 | 
     | inc_add_1428_40_g224273      | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.180 |    0.255 | 
     | inc_add_1428_40_g1193_224276 | A3 ^ -> ZN ^ | AND4_X2  | 0.079 |   0.258 |    0.334 | 
     | inc_add_1428_40_g222180      | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.297 |    0.373 | 
     | inc_add_1428_40_g1116        | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.333 |    0.409 | 
     | g200978                      | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.364 |    0.439 | 
     | count_cycle_reg[34]          | D ^          | DFF_X1   | 0.000 |   0.364 |    0.439 | 
     +-------------------------------------------------------------------------------------+ 
Path 480: MET Setup Check with Pin cpuregs_reg[9][5]/CK 
Endpoint:   cpuregs_reg[9][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.366
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.034 |    0.041 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.174 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.126 |    0.202 | 
     | FE_OCPC379_reg_pc_4 | A ^ -> Z ^   | BUF_X1   | 0.035 |   0.161 |    0.237 | 
     | add_1312_30_g7574   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.178 |    0.254 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.215 |    0.291 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.256 |    0.332 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.268 |    0.344 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.327 |    0.403 | 
     | g198643             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.349 |    0.425 | 
     | g197452             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.442 | 
     | cpuregs_reg[9][5]   | D v          | DFF_X1   | 0.000 |   0.366 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 481: MET Setup Check with Pin cpuregs_reg[7][31]/CK 
Endpoint:   cpuregs_reg[7][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.363
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.063 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.182 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.239 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.278 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.221 |    0.297 | 
     | FE_RC_507_0         | A v -> ZN ^  | INV_X2    | 0.012 |   0.233 |    0.309 | 
     | add_1312_30_g7556   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.249 |    0.325 | 
     | g224934             | A v -> ZN v  | XNOR2_X2  | 0.042 |   0.291 |    0.366 | 
     | FE_RC_2198_0        | C1 v -> ZN ^ | OAI211_X4 | 0.034 |   0.325 |    0.400 | 
     | g221657             | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.344 |    0.419 | 
     | g218584             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.363 |    0.439 | 
     | cpuregs_reg[7][31]  | D ^          | DFF_X1    | 0.000 |   0.363 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 482: MET Setup Check with Pin cpuregs_reg[5][16]/CK 
Endpoint:   cpuregs_reg[5][16]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.366
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.041 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.148 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.174 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.209 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.246 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.283 | 
     | FE_OCPC345_n_14702  | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.234 |    0.309 | 
     | FE_RC_2354_0        | A2 ^ -> ZN v | NAND2_X2  | 0.014 |   0.248 |    0.323 | 
     | FE_RC_2353_0        | A v -> ZN ^  | OAI211_X2 | 0.024 |   0.272 |    0.347 | 
     | FE_RC_2282_0        | A ^ -> ZN v  | INV_X2    | 0.009 |   0.281 |    0.357 | 
     | FE_RC_2281_0        | A1 v -> ZN v | OR2_X4    | 0.050 |   0.331 |    0.406 | 
     | g223323             | A2 v -> ZN ^ | NAND2_X1  | 0.019 |   0.350 |    0.425 | 
     | g197155             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.366 |    0.442 | 
     | cpuregs_reg[5][16]  | D v          | DFF_X1    | 0.000 |   0.366 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 483: MET Setup Check with Pin cpuregs_reg[18][19]/CK 
Endpoint:   cpuregs_reg[18][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.494
- Arrival Time                  0.418
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.037 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.169 | 
     | FE_OCPC484_reg_pc_9 | A ^ -> Z ^   | CLKBUF_X1 | 0.041 |   0.134 |    0.210 | 
     | g98                 | A2 ^ -> ZN v | NAND4_X1  | 0.035 |   0.169 |    0.245 | 
     | FE_RC_2365_0        | A v -> Z v   | BUF_X2    | 0.034 |   0.203 |    0.279 | 
     | FE_RC_2258_0        | A v -> ZN ^  | INV_X2    | 0.010 |   0.213 |    0.289 | 
     | FE_RC_2256_0        | A2 ^ -> ZN v | NAND2_X1  | 0.012 |   0.225 |    0.301 | 
     | FE_RC_2255_0        | A1 v -> ZN ^ | NOR2_X1   | 0.022 |   0.247 |    0.322 | 
     | FE_RC_2104_0        | B1 ^ -> ZN v | OAI21_X1  | 0.015 |   0.262 |    0.338 | 
     | g207444             | A1 v -> ZN ^ | NAND2_X1  | 0.022 |   0.284 |    0.360 | 
     | g227564             | A ^ -> ZN v  | OAI221_X4 | 0.074 |   0.358 |    0.434 | 
     | FE_OCPC359_n_33898  | A v -> Z v   | BUF_X2    | 0.031 |   0.389 |    0.465 | 
     | g218385             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.406 |    0.482 | 
     | FE_RC_2452_0        | A2 ^ -> ZN v | NAND2_X1  | 0.012 |   0.418 |    0.494 | 
     | cpuregs_reg[18][19] | D v          | DFF_X1    | 0.000 |   0.418 |    0.494 | 
     +-----------------------------------------------------------------------------+ 
Path 484: MET Setup Check with Pin cpuregs_reg[12][5]/CK 
Endpoint:   cpuregs_reg[12][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.366
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.034 |    0.041 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.174 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.126 |    0.202 | 
     | FE_OCPC379_reg_pc_4 | A ^ -> Z ^   | BUF_X1   | 0.035 |   0.161 |    0.237 | 
     | add_1312_30_g7574   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.178 |    0.254 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.215 |    0.291 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.256 |    0.332 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.268 |    0.344 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.327 |    0.403 | 
     | g210607             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.349 |    0.425 | 
     | g210606             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.442 | 
     | cpuregs_reg[12][5]  | D v          | DFF_X1   | 0.000 |   0.366 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 485: MET Setup Check with Pin cpuregs_reg[11][5]/CK 
Endpoint:   cpuregs_reg[11][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.363
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.044 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.146 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.181 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.202 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.260 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.295 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.338 | 
     | g226086            | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.298 |    0.374 | 
     | FE_OCPC481_n_32428 | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.330 |    0.406 | 
     | g212881            | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.345 |    0.420 | 
     | g197560            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.363 |    0.439 | 
     | cpuregs_reg[11][5] | D ^          | DFF_X1   | 0.000 |   0.363 |    0.439 | 
     +---------------------------------------------------------------------------+ 
Path 486: MET Setup Check with Pin count_cycle_reg[51]/CK 
Endpoint:   count_cycle_reg[51]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.364
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]          | CK ^         |          |       |  -0.036 |    0.040 | 
     | count_cycle_reg[20]          | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.075 |    0.150 | 
     | inc_add_1428_40_g210390      | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.117 |    0.192 | 
     | inc_add_1428_40_g224273      | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.180 |    0.256 | 
     | inc_add_1428_40_g1193_224276 | A3 ^ -> ZN ^ | AND4_X2  | 0.079 |   0.258 |    0.334 | 
     | g226520                      | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.297 |    0.373 | 
     | inc_add_1428_40_g222448      | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.333 |    0.409 | 
     | g201020                      | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.364 |    0.440 | 
     | count_cycle_reg[51]          | D ^          | DFF_X2   | 0.000 |   0.364 |    0.440 | 
     +-------------------------------------------------------------------------------------+ 
Path 487: MET Setup Check with Pin cpuregs_reg[4][5]/CK 
Endpoint:   cpuregs_reg[4][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.366
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.034 |    0.042 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.174 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.126 |    0.202 | 
     | FE_OCPC379_reg_pc_4 | A ^ -> Z ^   | BUF_X1   | 0.035 |   0.161 |    0.237 | 
     | add_1312_30_g7574   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.178 |    0.254 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.215 |    0.291 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.256 |    0.332 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.268 |    0.344 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.327 |    0.403 | 
     | g28                 | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.349 |    0.425 | 
     | g210538             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.442 | 
     | cpuregs_reg[4][5]   | D v          | DFF_X1   | 0.000 |   0.366 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 488: MET Setup Check with Pin cpuregs_reg[28][5]/CK 
Endpoint:   cpuregs_reg[28][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.363
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.044 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.146 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.181 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.202 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.260 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.294 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.259 |    0.335 | 
     | g226101            | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.300 |    0.376 | 
     | FE_OCPC441_n_32443 | A ^ -> ZN v  | INV_X2   | 0.018 |   0.318 |    0.394 | 
     | FE_OCPC442_n_32443 | A v -> ZN ^  | INV_X8   | 0.015 |   0.333 |    0.409 | 
     | g214665            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.344 |    0.420 | 
     | g197342            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.363 |    0.439 | 
     | cpuregs_reg[28][5] | D ^          | DFF_X1   | 0.000 |   0.363 |    0.439 | 
     +---------------------------------------------------------------------------+ 
Path 489: MET Setup Check with Pin reg_out_reg[2]/CK 
Endpoint:   reg_out_reg[2]/D   (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.363
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                       |              |           |       |  Time   |   Time   | 
     |-----------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[5]      | CK ^         |           |       |  -0.036 |    0.040 | 
     | cpu_state_reg[5]      | CK ^ -> Q v  | DFF_X1    | 0.097 |   0.062 |    0.138 | 
     | FE_OCPC94_cpu_state_5 | A v -> Z v   | BUF_X1    | 0.038 |   0.100 |    0.176 | 
     | FE_OCPC45_cpu_state_5 | A v -> Z v   | BUF_X1    | 0.044 |   0.144 |    0.220 | 
     | g90414__7344          | A1 v -> ZN v | AND2_X1   | 0.045 |   0.189 |    0.265 | 
     | FE_OCPC428_n_7313     | A v -> Z v   | BUF_X2    | 0.034 |   0.223 |    0.299 | 
     | g90312__212297        | A1 v -> ZN ^ | AOI22_X1  | 0.030 |   0.253 |    0.329 | 
     | g90215__7344          | A2 ^ -> ZN v | NAND3_X1  | 0.023 |   0.277 |    0.353 | 
     | g90144__3772          | A v -> ZN ^  | AOI221_X1 | 0.070 |   0.347 |    0.423 | 
     | g90129__5266          | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.363 |    0.439 | 
     | reg_out_reg[2]        | D v          | DFF_X1    | 0.000 |   0.363 |    0.439 | 
     +-------------------------------------------------------------------------------+ 
Path 490: MET Setup Check with Pin cpuregs_reg[24][5]/CK 
Endpoint:   cpuregs_reg[24][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.366
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.034 |    0.042 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.174 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.126 |    0.202 | 
     | FE_OCPC379_reg_pc_4 | A ^ -> Z ^   | BUF_X1   | 0.035 |   0.161 |    0.237 | 
     | add_1312_30_g7574   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.178 |    0.254 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.215 |    0.291 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.256 |    0.332 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.268 |    0.344 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.327 |    0.403 | 
     | g214749             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.349 |    0.425 | 
     | g197190             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.442 | 
     | cpuregs_reg[24][5]  | D v          | DFF_X1   | 0.000 |   0.366 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 491: MET Setup Check with Pin cpuregs_reg[5][5]/CK 
Endpoint:   cpuregs_reg[5][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.366
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.034 |    0.042 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.174 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.126 |    0.202 | 
     | FE_OCPC379_reg_pc_4 | A ^ -> Z ^   | BUF_X1   | 0.035 |   0.161 |    0.237 | 
     | add_1312_30_g7574   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.178 |    0.254 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.215 |    0.291 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.256 |    0.332 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.268 |    0.344 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.327 |    0.403 | 
     | g210571             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.349 |    0.425 | 
     | g210570             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.442 | 
     | cpuregs_reg[5][5]   | D v          | DFF_X1   | 0.000 |   0.366 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 492: MET Setup Check with Pin cpuregs_reg[20][5]/CK 
Endpoint:   cpuregs_reg[20][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.366
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.034 |    0.042 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.175 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.126 |    0.202 | 
     | FE_OCPC379_reg_pc_4 | A ^ -> Z ^   | BUF_X1   | 0.035 |   0.161 |    0.237 | 
     | add_1312_30_g7574   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.178 |    0.254 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.215 |    0.291 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.256 |    0.332 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.268 |    0.344 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.327 |    0.404 | 
     | g222727             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.349 |    0.425 | 
     | g196981             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.442 | 
     | cpuregs_reg[20][5]  | D v          | DFF_X1   | 0.000 |   0.366 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 493: MET Setup Check with Pin cpuregs_reg[23][5]/CK 
Endpoint:   cpuregs_reg[23][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.366
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.034 |    0.042 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.175 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.126 |    0.202 | 
     | FE_OCPC379_reg_pc_4 | A ^ -> Z ^   | BUF_X1   | 0.035 |   0.161 |    0.237 | 
     | add_1312_30_g7574   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.178 |    0.254 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.215 |    0.291 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.256 |    0.332 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.268 |    0.344 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.327 |    0.404 | 
     | g207490             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.349 |    0.425 | 
     | g197133             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.442 | 
     | cpuregs_reg[23][5]  | D v          | DFF_X1   | 0.000 |   0.366 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 494: MET Setup Check with Pin reg_out_reg[19]/CK 
Endpoint:   reg_out_reg[19]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[3]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.435
- Arrival Time                  0.359
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[3] | CK ^         |           |       |  -0.032 |    0.044 | 
     | decoded_imm_reg[3] | CK ^ -> Q ^  | DFF_X2    | 0.141 |   0.109 |    0.185 | 
     | FE_RC_178_0        | A2 ^ -> ZN v | OAI22_X1  | 0.026 |   0.135 |    0.211 | 
     | FE_RC_2352_0       | C1 v -> ZN ^ | OAI211_X2 | 0.040 |   0.175 |    0.251 | 
     | FE_RC_2343_0       | A2 ^ -> ZN v | NAND2_X2  | 0.022 |   0.196 |    0.273 | 
     | FE_RC_2342_0       | A1 v -> ZN ^ | NAND3_X4  | 0.018 |   0.215 |    0.291 | 
     | add_1801_23_g1004  | A1 ^ -> ZN v | NAND2_X4  | 0.015 |   0.230 |    0.306 | 
     | add_1801_23_g993   | A1 v -> ZN v | AND2_X4   | 0.027 |   0.257 |    0.333 | 
     | add_1801_23_g982   | B1 v -> ZN ^ | OAI21_X2  | 0.027 |   0.284 |    0.360 | 
     | add_1801_23_g952   | A ^ -> ZN ^  | XNOR2_X2  | 0.043 |   0.327 |    0.403 | 
     | g201023            | A1 ^ -> ZN v | NAND2_X4  | 0.016 |   0.343 |    0.419 | 
     | FE_RC_1766_0       | A1 v -> ZN ^ | NAND3_X4  | 0.016 |   0.359 |    0.435 | 
     | reg_out_reg[19]    | D ^          | DFF_X1    | 0.000 |   0.359 |    0.435 | 
     +----------------------------------------------------------------------------+ 
Path 495: MET Setup Check with Pin cpuregs_reg[27][16]/CK 
Endpoint:   cpuregs_reg[27][16]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.366
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.042 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.149 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.175 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.209 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.246 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.284 | 
     | FE_OCPC345_n_14702  | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.234 |    0.310 | 
     | FE_RC_2354_0        | A2 ^ -> ZN v | NAND2_X2  | 0.014 |   0.248 |    0.324 | 
     | FE_RC_2353_0        | A v -> ZN ^  | OAI211_X2 | 0.024 |   0.272 |    0.348 | 
     | FE_RC_2282_0        | A ^ -> ZN v  | INV_X2    | 0.009 |   0.281 |    0.357 | 
     | FE_RC_2281_0        | A1 v -> ZN v | OR2_X4    | 0.050 |   0.331 |    0.407 | 
     | g223316             | A2 v -> ZN ^ | NAND2_X1  | 0.019 |   0.350 |    0.426 | 
     | g197318             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.366 |    0.443 | 
     | cpuregs_reg[27][16] | D v          | DFF_X1    | 0.000 |   0.366 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 496: MET Setup Check with Pin cpuregs_reg[29][5]/CK 
Endpoint:   cpuregs_reg[29][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.366
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.034 |    0.042 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.175 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.126 |    0.202 | 
     | FE_OCPC379_reg_pc_4 | A ^ -> Z ^   | BUF_X1   | 0.035 |   0.161 |    0.238 | 
     | add_1312_30_g7574   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.178 |    0.254 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.215 |    0.291 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.256 |    0.332 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.268 |    0.345 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.327 |    0.404 | 
     | g221485             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.349 |    0.425 | 
     | g197380             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.442 | 
     | cpuregs_reg[29][5]  | D v          | DFF_X1   | 0.000 |   0.366 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 497: MET Setup Check with Pin cpuregs_reg[25][5]/CK 
Endpoint:   cpuregs_reg[25][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.366
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.034 |    0.042 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.175 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.126 |    0.202 | 
     | FE_OCPC379_reg_pc_4 | A ^ -> Z ^   | BUF_X1   | 0.035 |   0.161 |    0.238 | 
     | add_1312_30_g7574   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.178 |    0.254 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.215 |    0.291 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.256 |    0.332 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.268 |    0.345 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.327 |    0.404 | 
     | g214797             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.349 |    0.425 | 
     | g197230             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.442 | 
     | cpuregs_reg[25][5]  | D v          | DFF_X1   | 0.000 |   0.366 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 498: MET Setup Check with Pin cpuregs_reg[10][5]/CK 
Endpoint:   cpuregs_reg[10][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.366
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.034 |    0.042 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.175 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.126 |    0.202 | 
     | FE_OCPC379_reg_pc_4 | A ^ -> Z ^   | BUF_X1   | 0.035 |   0.161 |    0.238 | 
     | add_1312_30_g7574   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.178 |    0.254 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.215 |    0.291 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.256 |    0.332 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.268 |    0.345 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.327 |    0.404 | 
     | g212847             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.349 |    0.425 | 
     | g197523             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.442 | 
     | cpuregs_reg[10][5]  | D v          | DFF_X1   | 0.000 |   0.366 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 499: MET Setup Check with Pin cpuregs_reg[8][5]/CK 
Endpoint:   cpuregs_reg[8][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.366
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.034 |    0.042 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.175 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.126 |    0.202 | 
     | FE_OCPC379_reg_pc_4 | A ^ -> Z ^   | BUF_X1   | 0.035 |   0.161 |    0.238 | 
     | add_1312_30_g7574   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.178 |    0.254 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.215 |    0.291 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.256 |    0.332 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.268 |    0.345 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.327 |    0.404 | 
     | g213152             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.349 |    0.425 | 
     | g197370             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.442 | 
     | cpuregs_reg[8][5]   | D v          | DFF_X1   | 0.000 |   0.366 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 500: MET Setup Check with Pin cpuregs_reg[3][5]/CK 
Endpoint:   cpuregs_reg[3][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.366
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.034 |    0.042 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.175 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.126 |    0.202 | 
     | FE_OCPC379_reg_pc_4 | A ^ -> Z ^   | BUF_X1   | 0.035 |   0.161 |    0.238 | 
     | add_1312_30_g7574   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.178 |    0.254 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.215 |    0.291 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.256 |    0.332 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.268 |    0.345 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.327 |    0.404 | 
     | g198444             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.349 |    0.425 | 
     | g196913             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.442 | 
     | cpuregs_reg[3][5]   | D v          | DFF_X1   | 0.000 |   0.366 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 501: MET Setup Check with Pin cpuregs_reg[2][5]/CK 
Endpoint:   cpuregs_reg[2][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.366
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.034 |    0.042 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.175 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.126 |    0.202 | 
     | FE_OCPC379_reg_pc_4 | A ^ -> Z ^   | BUF_X1   | 0.035 |   0.161 |    0.238 | 
     | add_1312_30_g7574   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.178 |    0.254 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.215 |    0.291 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.256 |    0.332 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.268 |    0.345 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.327 |    0.404 | 
     | g212919             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.349 |    0.425 | 
     | g196809             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.442 | 
     | cpuregs_reg[2][5]   | D v          | DFF_X1   | 0.000 |   0.366 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 502: MET Setup Check with Pin cpuregs_reg[16][5]/CK 
Endpoint:   cpuregs_reg[16][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.366
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.034 |    0.042 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.175 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.126 |    0.202 | 
     | FE_OCPC379_reg_pc_4 | A ^ -> Z ^   | BUF_X1   | 0.035 |   0.161 |    0.238 | 
     | add_1312_30_g7574   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.178 |    0.254 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.215 |    0.291 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.256 |    0.332 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.268 |    0.345 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.327 |    0.404 | 
     | g198353             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.349 |    0.425 | 
     | g196769             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.442 | 
     | cpuregs_reg[16][5]  | D v          | DFF_X1   | 0.000 |   0.366 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 503: MET Setup Check with Pin count_cycle_reg[27]/CK 
Endpoint:   count_cycle_reg[27]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[13]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.364
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[13]     | CK ^         |          |       |  -0.034 |    0.042 | 
     | count_cycle_reg[13]     | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.152 | 
     | inc_add_1428_40_g1257   | A4 ^ -> ZN v | NAND4_X1 | 0.032 |   0.107 |    0.183 | 
     | inc_add_1428_40_g224274 | A2 v -> ZN ^ | NOR2_X1  | 0.044 |   0.151 |    0.227 | 
     | inc_add_1428_40_g210388 | A2 ^ -> ZN ^ | AND3_X1  | 0.104 |   0.254 |    0.331 | 
     | inc_add_1428_40_g1182   | A1 ^ -> ZN v | NAND4_X1 | 0.039 |   0.293 |    0.370 | 
     | inc_add_1428_40_g1120   | A v -> ZN v  | XNOR2_X1 | 0.043 |   0.337 |    0.413 | 
     | g201146                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.364 |    0.440 | 
     | count_cycle_reg[27]     | D v          | DFF_X1   | 0.000 |   0.364 |    0.440 | 
     +--------------------------------------------------------------------------------+ 
Path 504: MET Setup Check with Pin count_cycle_reg[23]/CK 
Endpoint:   count_cycle_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[13]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.364
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[13]     | CK ^         |          |       |  -0.034 |    0.042 | 
     | count_cycle_reg[13]     | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.152 | 
     | inc_add_1428_40_g1257   | A4 ^ -> ZN v | NAND4_X1 | 0.032 |   0.107 |    0.183 | 
     | inc_add_1428_40_g224274 | A2 v -> ZN ^ | NOR2_X1  | 0.044 |   0.151 |    0.227 | 
     | inc_add_1428_40_g210388 | A2 ^ -> ZN ^ | AND3_X1  | 0.104 |   0.254 |    0.331 | 
     | inc_add_1428_40_g1190   | A1 ^ -> ZN v | NAND4_X1 | 0.039 |   0.293 |    0.370 | 
     | inc_add_1428_40_g1127   | A v -> ZN v  | XNOR2_X1 | 0.043 |   0.337 |    0.413 | 
     | g201009                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.364 |    0.440 | 
     | count_cycle_reg[23]     | D v          | DFF_X1   | 0.000 |   0.364 |    0.440 | 
     +--------------------------------------------------------------------------------+ 
Path 505: MET Setup Check with Pin count_instr_reg[56]/CK 
Endpoint:   count_instr_reg[56]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[24]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.363
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[24]     | CK ^         |          |       |  -0.034 |    0.042 | 
     | count_instr_reg[24]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.156 | 
     | inc_add_1559_34_g1279   | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.122 |    0.199 | 
     | inc_add_1559_34_g218864 | A4 ^ -> ZN ^ | AND4_X1  | 0.074 |   0.196 |    0.273 | 
     | inc_add_1559_34_g225013 | A2 ^ -> ZN ^ | AND4_X4  | 0.063 |   0.259 |    0.336 | 
     | g222479                 | A1 ^ -> ZN ^ | AND2_X1  | 0.035 |   0.294 |    0.371 | 
     | inc_add_1559_34_g222478 | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.332 |    0.409 | 
     | g200285                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.349 |    0.425 | 
     | g200142                 | A v -> ZN ^  | INV_X1   | 0.014 |   0.363 |    0.439 | 
     | count_instr_reg[56]     | D ^          | DFF_X1   | 0.000 |   0.363 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 506: MET Setup Check with Pin cpuregs_reg[11][1]/CK 
Endpoint:   cpuregs_reg[11][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.363
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.045 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.147 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.182 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.203 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.260 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.295 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.338 | 
     | g226086            | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.298 |    0.375 | 
     | FE_OCPC481_n_32428 | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.330 |    0.407 | 
     | g212868            | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.345 |    0.421 | 
     | g197556            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.363 |    0.440 | 
     | cpuregs_reg[11][1] | D ^          | DFF_X1   | 0.000 |   0.363 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 507: MET Setup Check with Pin count_cycle_reg[30]/CK 
Endpoint:   count_cycle_reg[30]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[13]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.364
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[13]     | CK ^         |          |       |  -0.034 |    0.042 | 
     | count_cycle_reg[13]     | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.152 | 
     | inc_add_1428_40_g1257   | A4 ^ -> ZN v | NAND4_X1 | 0.032 |   0.107 |    0.183 | 
     | inc_add_1428_40_g224274 | A2 v -> ZN ^ | NOR2_X1  | 0.044 |   0.151 |    0.227 | 
     | inc_add_1428_40_g210388 | A2 ^ -> ZN ^ | AND3_X1  | 0.104 |   0.254 |    0.331 | 
     | inc_add_1428_40_g1188   | A1 ^ -> ZN v | NAND4_X1 | 0.039 |   0.293 |    0.370 | 
     | inc_add_1428_40_g1121   | A v -> ZN v  | XNOR2_X1 | 0.043 |   0.337 |    0.413 | 
     | g201019                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.364 |    0.440 | 
     | count_cycle_reg[30]     | D v          | DFF_X1   | 0.000 |   0.364 |    0.440 | 
     +--------------------------------------------------------------------------------+ 
Path 508: MET Setup Check with Pin reg_out_reg[12]/CK 
Endpoint:   reg_out_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.437
- Arrival Time                  0.361
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.042 | 
     | reg_pc_reg[2]       | CK ^ -> Q v  | DFF_X1    | 0.099 |   0.064 |    0.141 | 
     | FE_OCPC167_reg_pc_2 | A v -> Z v   | BUF_X4    | 0.025 |   0.089 |    0.166 | 
     | FE_RC_178_0         | B2 v -> ZN ^ | OAI22_X1  | 0.048 |   0.137 |    0.214 | 
     | FE_RC_2352_0        | C1 ^ -> ZN v | OAI211_X2 | 0.032 |   0.169 |    0.246 | 
     | FE_RC_2343_0        | A2 v -> ZN ^ | NAND2_X2  | 0.025 |   0.195 |    0.271 | 
     | FE_RC_2342_0        | A1 ^ -> ZN v | NAND3_X4  | 0.020 |   0.215 |    0.291 | 
     | FE_OCPC396_n_19378  | A v -> ZN ^  | INV_X1    | 0.038 |   0.253 |    0.329 | 
     | add_1801_23_g213634 | B1 ^ -> ZN v | OAI21_X1  | 0.020 |   0.273 |    0.349 | 
     | add_1801_23_g979    | A v -> ZN v  | XNOR2_X1  | 0.038 |   0.311 |    0.388 | 
     | g90176__1840        | B1 v -> ZN ^ | AOI21_X1  | 0.025 |   0.336 |    0.413 | 
     | g90136__5795        | A1 ^ -> ZN v | NAND4_X1  | 0.025 |   0.361 |    0.437 | 
     | reg_out_reg[12]     | D v          | DFF_X1    | 0.000 |   0.361 |    0.437 | 
     +-----------------------------------------------------------------------------+ 
Path 509: MET Setup Check with Pin reg_out_reg[11]/CK 
Endpoint:   reg_out_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.437
- Arrival Time                  0.361
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.042 | 
     | reg_pc_reg[2]       | CK ^ -> Q v  | DFF_X1    | 0.099 |   0.064 |    0.141 | 
     | FE_OCPC167_reg_pc_2 | A v -> Z v   | BUF_X4    | 0.025 |   0.089 |    0.166 | 
     | FE_RC_178_0         | B2 v -> ZN ^ | OAI22_X1  | 0.048 |   0.137 |    0.214 | 
     | FE_RC_2352_0        | C1 ^ -> ZN v | OAI211_X2 | 0.032 |   0.169 |    0.246 | 
     | FE_RC_2343_0        | A2 v -> ZN ^ | NAND2_X2  | 0.025 |   0.195 |    0.271 | 
     | FE_RC_2342_0        | A1 ^ -> ZN v | NAND3_X4  | 0.020 |   0.215 |    0.291 | 
     | FE_OCPC396_n_19378  | A v -> ZN ^  | INV_X1    | 0.038 |   0.253 |    0.329 | 
     | add_1801_23_g213631 | B1 ^ -> ZN v | OAI21_X1  | 0.020 |   0.273 |    0.349 | 
     | add_1801_23_g976    | A v -> ZN v  | XNOR2_X1  | 0.038 |   0.311 |    0.388 | 
     | g90175__7344        | B1 v -> ZN ^ | AOI21_X1  | 0.025 |   0.336 |    0.413 | 
     | g90135__2703        | A1 ^ -> ZN v | NAND4_X1  | 0.025 |   0.361 |    0.437 | 
     | reg_out_reg[11]     | D v          | DFF_X1    | 0.000 |   0.361 |    0.437 | 
     +-----------------------------------------------------------------------------+ 
Path 510: MET Setup Check with Pin count_instr_reg[47]/CK 
Endpoint:   count_instr_reg[47]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[24]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.363
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[24]     | CK ^         |          |       |  -0.034 |    0.042 | 
     | count_instr_reg[24]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.156 | 
     | inc_add_1559_34_g1279   | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.122 |    0.199 | 
     | inc_add_1559_34_g218864 | A4 ^ -> ZN ^ | AND4_X1  | 0.074 |   0.196 |    0.273 | 
     | inc_add_1559_34_g225013 | A2 ^ -> ZN ^ | AND4_X4  | 0.063 |   0.259 |    0.336 | 
     | inc_add_1559_34_g218876 | A1 ^ -> ZN ^ | AND2_X1  | 0.035 |   0.294 |    0.371 | 
     | inc_add_1559_34_g1106   | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.332 |    0.409 | 
     | g200327                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.349 |    0.425 | 
     | g200162                 | A v -> ZN ^  | INV_X1   | 0.014 |   0.363 |    0.439 | 
     | count_instr_reg[47]     | D ^          | DFF_X1   | 0.000 |   0.363 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 511: MET Setup Check with Pin count_instr_reg[55]/CK 
Endpoint:   count_instr_reg[55]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[24]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.363
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[24]     | CK ^         |          |       |  -0.034 |    0.042 | 
     | count_instr_reg[24]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.156 | 
     | inc_add_1559_34_g1279   | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.122 |    0.199 | 
     | inc_add_1559_34_g218864 | A4 ^ -> ZN ^ | AND4_X1  | 0.074 |   0.196 |    0.273 | 
     | inc_add_1559_34_g225013 | A2 ^ -> ZN ^ | AND4_X4  | 0.063 |   0.259 |    0.336 | 
     | g222471                 | A1 ^ -> ZN ^ | AND2_X1  | 0.035 |   0.294 |    0.371 | 
     | inc_add_1559_34_g222470 | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.332 |    0.409 | 
     | g200293                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.349 |    0.425 | 
     | g200144                 | A v -> ZN ^  | INV_X1   | 0.014 |   0.363 |    0.439 | 
     | count_instr_reg[55]     | D ^          | DFF_X1   | 0.000 |   0.363 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 512: MET Setup Check with Pin count_instr_reg[54]/CK 
Endpoint:   count_instr_reg[54]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[24]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.363
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[24]     | CK ^         |          |       |  -0.034 |    0.042 | 
     | count_instr_reg[24]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.156 | 
     | inc_add_1559_34_g1279   | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.122 |    0.199 | 
     | inc_add_1559_34_g218864 | A4 ^ -> ZN ^ | AND4_X1  | 0.074 |   0.196 |    0.273 | 
     | inc_add_1559_34_g225013 | A2 ^ -> ZN ^ | AND4_X4  | 0.063 |   0.259 |    0.336 | 
     | g222464                 | A1 ^ -> ZN ^ | AND2_X1  | 0.035 |   0.294 |    0.371 | 
     | inc_add_1559_34_g222463 | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.332 |    0.409 | 
     | g200332                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.349 |    0.425 | 
     | g200167                 | A v -> ZN ^  | INV_X1   | 0.014 |   0.363 |    0.439 | 
     | count_instr_reg[54]     | D ^          | DFF_X1   | 0.000 |   0.363 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 513: MET Setup Check with Pin count_cycle_reg[29]/CK 
Endpoint:   count_cycle_reg[29]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[13]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.364
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[13]     | CK ^         |          |       |  -0.034 |    0.042 | 
     | count_cycle_reg[13]     | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.152 | 
     | inc_add_1428_40_g1257   | A4 ^ -> ZN v | NAND4_X1 | 0.032 |   0.107 |    0.184 | 
     | inc_add_1428_40_g224274 | A2 v -> ZN ^ | NOR2_X1  | 0.044 |   0.151 |    0.227 | 
     | inc_add_1428_40_g210388 | A2 ^ -> ZN ^ | AND3_X1  | 0.104 |   0.254 |    0.331 | 
     | inc_add_1428_40_g209012 | A1 ^ -> ZN v | NAND4_X1 | 0.039 |   0.293 |    0.370 | 
     | inc_add_1428_40_g1122   | A v -> ZN v  | XNOR2_X1 | 0.043 |   0.337 |    0.413 | 
     | g201157                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.364 |    0.440 | 
     | count_cycle_reg[29]     | D v          | DFF_X1   | 0.000 |   0.364 |    0.440 | 
     +--------------------------------------------------------------------------------+ 
Path 514: MET Setup Check with Pin count_instr_reg[46]/CK 
Endpoint:   count_instr_reg[46]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[24]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.363
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[24]     | CK ^         |          |       |  -0.034 |    0.042 | 
     | count_instr_reg[24]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.156 | 
     | inc_add_1559_34_g1279   | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.122 |    0.199 | 
     | inc_add_1559_34_g218864 | A4 ^ -> ZN ^ | AND4_X1  | 0.074 |   0.196 |    0.273 | 
     | inc_add_1559_34_g225013 | A2 ^ -> ZN ^ | AND4_X4  | 0.063 |   0.259 |    0.336 | 
     | inc_add_1559_34_g218881 | A1 ^ -> ZN ^ | AND2_X1  | 0.035 |   0.294 |    0.371 | 
     | inc_add_1559_34_g1104   | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.332 |    0.409 | 
     | g200329                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.349 |    0.425 | 
     | g200164                 | A v -> ZN ^  | INV_X1   | 0.014 |   0.363 |    0.439 | 
     | count_instr_reg[46]     | D ^          | DFF_X1   | 0.000 |   0.363 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 515: MET Setup Check with Pin cpuregs_reg[28][8]/CK 
Endpoint:   cpuregs_reg[28][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.362
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.045 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.147 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.182 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.203 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.261 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.295 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.259 |    0.336 | 
     | g226101            | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.300 |    0.377 | 
     | FE_OCPC441_n_32443 | A ^ -> ZN v  | INV_X2   | 0.018 |   0.318 |    0.395 | 
     | FE_OCPC442_n_32443 | A v -> ZN ^  | INV_X8   | 0.015 |   0.333 |    0.410 | 
     | g225474            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.344 |    0.421 | 
     | g197345            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.362 |    0.439 | 
     | cpuregs_reg[28][8] | D ^          | DFF_X1   | 0.000 |   0.362 |    0.439 | 
     +---------------------------------------------------------------------------+ 
Path 516: MET Setup Check with Pin reg_out_reg[28]/CK 
Endpoint:   reg_out_reg[28]/D     (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.460
- Arrival Time                  0.383
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.031
     = Beginpoint Arrival Time       -0.031
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[16] | CK ^         |           |       |  -0.031 |    0.046 | 
     | decoded_imm_reg[16] | CK ^ -> Q ^  | DFF_X2    | 0.134 |   0.103 |    0.180 | 
     | add_1801_23_g211048 | A2 ^ -> ZN v | NAND2_X2  | 0.019 |   0.122 |    0.198 | 
     | g209402_dup         | B2 v -> ZN ^ | OAI21_X2  | 0.030 |   0.152 |    0.229 | 
     | g209401             | A ^ -> ZN v  | INV_X1    | 0.014 |   0.166 |    0.243 | 
     | add_1801_23_g1055   | B1 v -> ZN ^ | OAI21_X2  | 0.024 |   0.190 |    0.267 | 
     | add_1801_23_g213934 | A1 ^ -> ZN v | NAND2_X1  | 0.019 |   0.208 |    0.285 | 
     | add_1801_23_g216919 | A1 v -> ZN v | AND2_X2   | 0.030 |   0.238 |    0.315 | 
     | g213932             | A1 v -> ZN v | OR2_X1    | 0.047 |   0.286 |    0.362 | 
     | g239                | A v -> ZN ^  | OAI211_X2 | 0.023 |   0.309 |    0.386 | 
     | g238                | A ^ -> ZN ^  | XNOR2_X2  | 0.040 |   0.349 |    0.426 | 
     | g201166             | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.364 |    0.440 | 
     | g199482             | A1 v -> ZN ^ | NAND4_X2  | 0.019 |   0.383 |    0.460 | 
     | reg_out_reg[28]     | D ^          | DFF_X1    | 0.000 |   0.383 |    0.460 | 
     +-----------------------------------------------------------------------------+ 
Path 517: MET Setup Check with Pin cpuregs_reg[4][8]/CK 
Endpoint:   cpuregs_reg[4][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.363
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.042 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.150 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.175 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.201 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.236 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.257 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.273 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.243 |    0.320 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.263 |    0.339 | 
     | g225461             | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.328 |    0.405 | 
     | g225468             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.343 |    0.420 | 
     | g210546             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.363 |    0.440 | 
     | cpuregs_reg[4][8]   | D ^          | DFF_X1    | 0.000 |   0.363 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 518: MET Setup Check with Pin cpuregs_reg[8][8]/CK 
Endpoint:   cpuregs_reg[8][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.362
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.043 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.150 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.176 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.201 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.236 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.257 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.273 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.243 |    0.320 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.263 |    0.339 | 
     | g222779_dup228077   | A v -> ZN ^  | OAI221_X4 | 0.064 |   0.327 |    0.404 | 
     | g225484             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.342 |    0.419 | 
     | g217458             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.362 |    0.439 | 
     | cpuregs_reg[8][8]   | D ^          | DFF_X1    | 0.000 |   0.362 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 519: MET Setup Check with Pin cpuregs_reg[9][8]/CK 
Endpoint:   cpuregs_reg[9][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.362
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.043 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.150 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.176 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.201 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.236 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.257 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.273 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.243 |    0.320 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.263 |    0.339 | 
     | g222779_dup228077   | A v -> ZN ^  | OAI221_X4 | 0.064 |   0.327 |    0.404 | 
     | g225486             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.342 |    0.419 | 
     | g219923             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.362 |    0.439 | 
     | cpuregs_reg[9][8]   | D ^          | DFF_X1    | 0.000 |   0.362 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 520: MET Setup Check with Pin cpuregs_reg[11][0]/CK 
Endpoint:   cpuregs_reg[11][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.363
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.045 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.147 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.182 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.203 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.261 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.296 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.339 | 
     | g226086            | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.298 |    0.375 | 
     | FE_OCPC481_n_32428 | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.330 |    0.407 | 
     | g212871            | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.345 |    0.421 | 
     | g197553            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.363 |    0.440 | 
     | cpuregs_reg[11][0] | D ^          | DFF_X1   | 0.000 |   0.363 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 521: MET Setup Check with Pin count_instr_reg[52]/CK 
Endpoint:   count_instr_reg[52]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[24]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.362
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[24]     | CK ^         |          |       |  -0.034 |    0.043 | 
     | count_instr_reg[24]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.157 | 
     | inc_add_1559_34_g1279   | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.122 |    0.199 | 
     | inc_add_1559_34_g218864 | A4 ^ -> ZN ^ | AND4_X1  | 0.074 |   0.196 |    0.273 | 
     | inc_add_1559_34_g225013 | A2 ^ -> ZN ^ | AND4_X4  | 0.063 |   0.259 |    0.336 | 
     | g225017                 | A1 ^ -> ZN ^ | AND2_X1  | 0.035 |   0.294 |    0.371 | 
     | inc_add_1559_34_g225016 | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.332 |    0.409 | 
     | g200331                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.349 |    0.426 | 
     | g200166                 | A v -> ZN ^  | INV_X1   | 0.014 |   0.362 |    0.439 | 
     | count_instr_reg[52]     | D ^          | DFF_X1   | 0.000 |   0.362 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 522: MET Setup Check with Pin cpuregs_reg[7][25]/CK 
Endpoint:   cpuregs_reg[7][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.362
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.045 | 
     | latched_rd_reg[3]  | CK ^ -> QN ^ | DFF_X1   | 0.109 |   0.077 |    0.154 | 
     | g201052            | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.117 |    0.194 | 
     | g227638            | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.141 |    0.218 | 
     | g226407            | A3 v -> ZN v | AND4_X4  | 0.040 |   0.181 |    0.258 | 
     | g227442            | A1 v -> ZN v | AND2_X2  | 0.034 |   0.215 |    0.292 | 
     | FE_OCPC51_n_33777  | A v -> Z v   | BUF_X8   | 0.029 |   0.244 |    0.321 | 
     | g227451            | A1 v -> ZN v | AND2_X4  | 0.028 |   0.272 |    0.349 | 
     | FE_OCPC469_n_33786 | A v -> Z v   | BUF_X2   | 0.031 |   0.303 |    0.380 | 
     | FE_RC_456_0        | A1 v -> ZN v | OR2_X1   | 0.044 |   0.347 |    0.424 | 
     | FE_RC_455_0        | A2 v -> ZN ^ | NAND2_X1 | 0.015 |   0.362 |    0.439 | 
     | cpuregs_reg[7][25] | D ^          | DFF_X1   | 0.000 |   0.362 |    0.439 | 
     +---------------------------------------------------------------------------+ 
Path 523: MET Setup Check with Pin cpuregs_reg[18][8]/CK 
Endpoint:   cpuregs_reg[18][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.362
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.043 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.150 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.176 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.201 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.236 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.257 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.274 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.243 |    0.320 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.263 |    0.340 | 
     | g222779_dup228077   | A v -> ZN ^  | OAI221_X4 | 0.064 |   0.327 |    0.404 | 
     | g225483             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.342 |    0.419 | 
     | g196882             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.362 |    0.439 | 
     | cpuregs_reg[18][8]  | D ^          | DFF_X1    | 0.000 |   0.362 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 524: MET Setup Check with Pin cpuregs_reg[13][8]/CK 
Endpoint:   cpuregs_reg[13][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.362
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.043 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.150 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.176 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.201 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.236 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.257 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.274 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.243 |    0.320 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.263 |    0.340 | 
     | g225461             | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.328 |    0.405 | 
     | g225463             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.343 |    0.421 | 
     | g196642             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.362 |    0.439 | 
     | cpuregs_reg[13][8]  | D ^          | DFF_X1    | 0.000 |   0.362 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 525: MET Setup Check with Pin cpuregs_reg[3][8]/CK 
Endpoint:   cpuregs_reg[3][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.362
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.043 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.150 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.176 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.201 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.236 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.257 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.274 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.243 |    0.320 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.263 |    0.340 | 
     | g225461             | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.328 |    0.405 | 
     | g225466             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.343 |    0.421 | 
     | g196922             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.362 |    0.439 | 
     | cpuregs_reg[3][8]   | D ^          | DFF_X1    | 0.000 |   0.362 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 526: MET Setup Check with Pin cpuregs_reg[24][8]/CK 
Endpoint:   cpuregs_reg[24][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.362
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.043 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.150 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.176 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.201 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.236 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.257 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.274 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.243 |    0.320 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.263 |    0.340 | 
     | g222779_dup228077   | A v -> ZN ^  | OAI221_X4 | 0.064 |   0.327 |    0.404 | 
     | g225481             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.342 |    0.419 | 
     | g197195             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.362 |    0.439 | 
     | cpuregs_reg[24][8]  | D ^          | DFF_X1    | 0.000 |   0.362 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 527: MET Setup Check with Pin cpuregs_reg[25][8]/CK 
Endpoint:   cpuregs_reg[25][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.362
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.043 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.150 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.176 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.201 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.236 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.257 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.274 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.243 |    0.320 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.263 |    0.340 | 
     | g225461             | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.328 |    0.405 | 
     | g225476             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.343 |    0.421 | 
     | g197307             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.362 |    0.439 | 
     | cpuregs_reg[25][8]  | D ^          | DFF_X1    | 0.000 |   0.362 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 528: MET Setup Check with Pin cpuregs_reg[20][8]/CK 
Endpoint:   cpuregs_reg[20][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.362
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.043 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.150 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.176 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.201 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.236 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.257 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.274 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.243 |    0.320 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.263 |    0.340 | 
     | g222779_dup228077   | A v -> ZN ^  | OAI221_X4 | 0.064 |   0.327 |    0.404 | 
     | g225489             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.342 |    0.419 | 
     | g196985             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.362 |    0.439 | 
     | cpuregs_reg[20][8]  | D ^          | DFF_X1    | 0.000 |   0.362 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 529: MET Setup Check with Pin reg_sh_reg[2]/CK 
Endpoint:   reg_sh_reg[2]/D  (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.363
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | instr_slti_reg               | CK ^         |           |       |  -0.035 |    0.042 | 
     | instr_slti_reg               | CK ^ -> Q v  | DFF_X1    | 0.097 |   0.061 |    0.139 | 
     | g123                         | A2 v -> ZN ^ | NOR2_X2   | 0.030 |   0.091 |    0.168 | 
     | FE_RC_864_0                  | A3 ^ -> ZN v | NAND4_X2  | 0.031 |   0.123 |    0.200 | 
     | FE_RC_865_0                  | A v -> ZN ^  | INV_X2    | 0.021 |   0.144 |    0.221 | 
     | FE_RC_858_0                  | A2 ^ -> ZN v | NAND3_X4  | 0.020 |   0.164 |    0.241 | 
     | g2662                        | A1 v -> ZN ^ | NOR2_X4   | 0.025 |   0.189 |    0.266 | 
     | FE_OCPC302_n_11142           | A ^ -> Z ^   | BUF_X2    | 0.033 |   0.221 |    0.299 | 
     | FE_OCPC312_n_11142           | A ^ -> ZN v  | INV_X2    | 0.013 |   0.234 |    0.311 | 
     | FE_OCPC508_FE_DBTN14_n_11142 | A v -> Z v   | CLKBUF_X1 | 0.028 |   0.262 |    0.339 | 
     | FE_OCPC313_n_11142           | A v -> ZN ^  | INV_X1    | 0.016 |   0.278 |    0.355 | 
     | g80                          | A1 ^ -> ZN v | NOR2_X2   | 0.012 |   0.290 |    0.367 | 
     | g75                          | A1 v -> ZN v | AND2_X2   | 0.027 |   0.317 |    0.394 | 
     | g198988                      | A v -> ZN ^  | INV_X1    | 0.027 |   0.344 |    0.422 | 
     | FE_RC_2346_0                 | B2 ^ -> ZN v | OAI21_X1  | 0.018 |   0.363 |    0.440 | 
     | reg_sh_reg[2]                | D v          | DFF_X1    | 0.000 |   0.363 |    0.440 | 
     +--------------------------------------------------------------------------------------+ 
Path 530: MET Setup Check with Pin cpuregs_reg[28][16]/CK 
Endpoint:   cpuregs_reg[28][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.363
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.045 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.147 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.183 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.204 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.261 | 
     | g226181             | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.295 | 
     | g226180             | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.259 |    0.336 | 
     | g226101             | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.300 |    0.378 | 
     | FE_OCPC441_n_32443  | A ^ -> ZN v  | INV_X2   | 0.018 |   0.318 |    0.395 | 
     | FE_OCPC442_n_32443  | A v -> ZN ^  | INV_X8   | 0.015 |   0.333 |    0.410 | 
     | g223326             | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.344 |    0.422 | 
     | g196732             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.363 |    0.440 | 
     | cpuregs_reg[28][16] | D ^          | DFF_X1   | 0.000 |   0.363 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 531: MET Setup Check with Pin count_instr_reg[49]/CK 
Endpoint:   count_instr_reg[49]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[24]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.362
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[24]     | CK ^         |          |       |  -0.034 |    0.043 | 
     | count_instr_reg[24]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.157 | 
     | inc_add_1559_34_g1279   | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.122 |    0.200 | 
     | inc_add_1559_34_g218864 | A4 ^ -> ZN ^ | AND4_X1  | 0.074 |   0.196 |    0.274 | 
     | inc_add_1559_34_g225013 | A2 ^ -> ZN ^ | AND4_X4  | 0.063 |   0.259 |    0.337 | 
     | g222486                 | A1 ^ -> ZN ^ | AND2_X1  | 0.035 |   0.294 |    0.372 | 
     | inc_add_1559_34_g222485 | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.332 |    0.409 | 
     | g200323                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.349 |    0.426 | 
     | g200158                 | A v -> ZN ^  | INV_X1   | 0.014 |   0.362 |    0.440 | 
     | count_instr_reg[49]     | D ^          | DFF_X2   | 0.000 |   0.362 |    0.440 | 
     +--------------------------------------------------------------------------------+ 
Path 532: MET Setup Check with Pin count_instr_reg[48]/CK 
Endpoint:   count_instr_reg[48]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[24]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.362
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[24]     | CK ^         |          |       |  -0.034 |    0.043 | 
     | count_instr_reg[24]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.157 | 
     | inc_add_1559_34_g1279   | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.122 |    0.200 | 
     | inc_add_1559_34_g218864 | A4 ^ -> ZN ^ | AND4_X1  | 0.074 |   0.196 |    0.274 | 
     | inc_add_1559_34_g225013 | A2 ^ -> ZN ^ | AND4_X4  | 0.063 |   0.259 |    0.337 | 
     | inc_add_1559_34_g218874 | A1 ^ -> ZN ^ | AND2_X1  | 0.035 |   0.294 |    0.372 | 
     | inc_add_1559_34_g1097   | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.332 |    0.409 | 
     | g200328                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.349 |    0.426 | 
     | g200163                 | A v -> ZN ^  | INV_X1   | 0.014 |   0.362 |    0.440 | 
     | count_instr_reg[48]     | D ^          | DFF_X2   | 0.000 |   0.362 |    0.440 | 
     +--------------------------------------------------------------------------------+ 
Path 533: MET Setup Check with Pin cpuregs_reg[26][8]/CK 
Endpoint:   cpuregs_reg[26][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.362
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.043 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.150 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.176 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.201 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.236 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.257 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.274 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.243 |    0.320 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.263 |    0.340 | 
     | g225461             | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.328 |    0.405 | 
     | g225467             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.343 |    0.420 | 
     | g197080             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.362 |    0.439 | 
     | cpuregs_reg[26][8]  | D ^          | DFF_X1    | 0.000 |   0.362 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 534: MET Setup Check with Pin cpuregs_reg[13][2]/CK 
Endpoint:   cpuregs_reg[13][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.361
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.046 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.148 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.183 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.204 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.261 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.295 | 
     | g226184            | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.257 |    0.335 | 
     | FE_RC_2279_0       | A1 ^ -> ZN v | NAND2_X1 | 0.035 |   0.292 |    0.369 | 
     | FE_RC_2280_0       | A v -> ZN ^  | INV_X8   | 0.033 |   0.325 |    0.403 | 
     | g198739            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.340 |    0.417 | 
     | g196633            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.361 |    0.438 | 
     | cpuregs_reg[13][2] | D ^          | DFF_X1   | 0.000 |   0.361 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 535: MET Setup Check with Pin reg_out_reg[22]/CK 
Endpoint:   reg_out_reg[22]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[3]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.435
- Arrival Time                  0.357
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[3] | CK ^         |           |       |  -0.032 |    0.046 | 
     | decoded_imm_reg[3] | CK ^ -> Q ^  | DFF_X2    | 0.141 |   0.109 |    0.187 | 
     | FE_RC_178_0        | A2 ^ -> ZN v | OAI22_X1  | 0.026 |   0.135 |    0.212 | 
     | FE_RC_2352_0       | C1 v -> ZN ^ | OAI211_X2 | 0.040 |   0.175 |    0.252 | 
     | FE_RC_2343_0       | A2 ^ -> ZN v | NAND2_X2  | 0.022 |   0.196 |    0.274 | 
     | FE_RC_2342_0       | A1 v -> ZN ^ | NAND3_X4  | 0.018 |   0.215 |    0.292 | 
     | add_1801_23_g1004  | A1 ^ -> ZN v | NAND2_X4  | 0.015 |   0.230 |    0.307 | 
     | FE_RC_2367_0       | A1 v -> ZN ^ | NAND2_X4  | 0.017 |   0.247 |    0.325 | 
     | FE_RC_2368_0       | A ^ -> ZN v  | INV_X8    | 0.012 |   0.259 |    0.336 | 
     | add_1801_23_g968   | B1 v -> ZN ^ | OAI21_X2  | 0.027 |   0.286 |    0.364 | 
     | add_1801_23_g949   | A ^ -> ZN ^  | XNOR2_X2  | 0.039 |   0.325 |    0.403 | 
     | g201013            | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.340 |    0.418 | 
     | FE_RC_395_0        | A1 v -> ZN ^ | NAND3_X2  | 0.017 |   0.357 |    0.435 | 
     | reg_out_reg[22]    | D ^          | DFF_X1    | 0.000 |   0.357 |    0.435 | 
     +----------------------------------------------------------------------------+ 
Path 536: MET Setup Check with Pin cpuregs_reg[17][8]/CK 
Endpoint:   cpuregs_reg[17][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.361
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.043 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.150 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.176 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.202 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.236 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.257 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.274 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.243 |    0.320 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.263 |    0.340 | 
     | g225461             | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.328 |    0.406 | 
     | g225477             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.343 |    0.421 | 
     | g196827             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.361 |    0.439 | 
     | cpuregs_reg[17][8]  | D ^          | DFF_X1    | 0.000 |   0.361 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 537: MET Setup Check with Pin cpuregs_reg[23][8]/CK 
Endpoint:   cpuregs_reg[23][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.361
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.043 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.150 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.176 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.202 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.236 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.257 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.274 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.243 |    0.320 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.263 |    0.340 | 
     | g225461             | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.328 |    0.406 | 
     | g225475             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.343 |    0.421 | 
     | g197140             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.361 |    0.439 | 
     | cpuregs_reg[23][8]  | D ^          | DFF_X1    | 0.000 |   0.361 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 538: MET Setup Check with Pin cpuregs_reg[19][5]/CK 
Endpoint:   cpuregs_reg[19][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.363
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.034 |    0.043 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.176 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.126 |    0.204 | 
     | FE_OCPC379_reg_pc_4 | A ^ -> Z ^   | BUF_X1   | 0.035 |   0.161 |    0.239 | 
     | add_1312_30_g7574   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.178 |    0.256 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.215 |    0.293 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.256 |    0.334 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.268 |    0.346 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.327 |    0.405 | 
     | g58                 | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.346 |    0.424 | 
     | g222963             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.363 |    0.441 | 
     | cpuregs_reg[19][5]  | D v          | DFF_X1   | 0.000 |   0.363 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 539: MET Setup Check with Pin cpuregs_reg[27][8]/CK 
Endpoint:   cpuregs_reg[27][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.361
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.043 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.151 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.176 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.202 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.237 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.258 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.274 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.243 |    0.321 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.263 |    0.340 | 
     | g225461             | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.328 |    0.406 | 
     | g225465             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.343 |    0.421 | 
     | g197469             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.361 |    0.439 | 
     | cpuregs_reg[27][8]  | D ^          | DFF_X1    | 0.000 |   0.361 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 540: MET Setup Check with Pin cpuregs_reg[21][8]/CK 
Endpoint:   cpuregs_reg[21][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.361
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.043 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.151 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.176 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.202 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.237 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.258 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.274 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.243 |    0.321 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.263 |    0.340 | 
     | g225461             | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.328 |    0.406 | 
     | g225471             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.343 |    0.421 | 
     | g197036             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.361 |    0.439 | 
     | cpuregs_reg[21][8]  | D ^          | DFF_X1    | 0.000 |   0.361 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 541: MET Setup Check with Pin cpuregs_reg[16][8]/CK 
Endpoint:   cpuregs_reg[16][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.361
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.043 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.151 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.176 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.202 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.237 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.258 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.274 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.243 |    0.321 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.263 |    0.340 | 
     | g225461             | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.328 |    0.406 | 
     | g225464             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.343 |    0.421 | 
     | g196773             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.361 |    0.439 | 
     | cpuregs_reg[16][8]  | D ^          | DFF_X1    | 0.000 |   0.361 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 542: MET Setup Check with Pin cpuregs_reg[11][8]/CK 
Endpoint:   cpuregs_reg[11][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.361
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.043 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.151 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.176 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.202 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.237 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.258 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.274 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.243 |    0.321 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.263 |    0.340 | 
     | g225461             | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.328 |    0.406 | 
     | g225472             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.343 |    0.421 | 
     | g197562             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.361 |    0.439 | 
     | cpuregs_reg[11][8]  | D ^          | DFF_X1    | 0.000 |   0.361 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 543: MET Setup Check with Pin cpuregs_reg[2][8]/CK 
Endpoint:   cpuregs_reg[2][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.361
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.043 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.151 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.176 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.202 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.237 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.258 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.274 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.243 |    0.321 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.263 |    0.340 | 
     | g225461             | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.328 |    0.406 | 
     | g225473             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.343 |    0.421 | 
     | g196818             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.361 |    0.439 | 
     | cpuregs_reg[2][8]   | D ^          | DFF_X1    | 0.000 |   0.361 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 544: MET Setup Check with Pin cpuregs_reg[6][5]/CK 
Endpoint:   cpuregs_reg[6][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.366
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.034 |    0.044 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.176 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.126 |    0.204 | 
     | FE_OCPC379_reg_pc_4 | A ^ -> Z ^   | BUF_X1   | 0.035 |   0.161 |    0.239 | 
     | add_1312_30_g7574   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.178 |    0.256 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.215 |    0.293 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.256 |    0.334 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.268 |    0.346 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.327 |    0.405 | 
     | g207526             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.349 |    0.427 | 
     | g197223             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.444 | 
     | cpuregs_reg[6][5]   | D v          | DFF_X1   | 0.000 |   0.366 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 545: MET Setup Check with Pin cpuregs_reg[15][19]/CK 
Endpoint:   cpuregs_reg[15][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.494
- Arrival Time                  0.416
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.039 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.171 | 
     | FE_OCPC484_reg_pc_9 | A ^ -> Z ^   | CLKBUF_X1 | 0.041 |   0.134 |    0.212 | 
     | g98                 | A2 ^ -> ZN v | NAND4_X1  | 0.035 |   0.169 |    0.247 | 
     | FE_RC_2365_0        | A v -> Z v   | BUF_X2    | 0.034 |   0.203 |    0.281 | 
     | FE_RC_2258_0        | A v -> ZN ^  | INV_X2    | 0.010 |   0.213 |    0.291 | 
     | FE_RC_2256_0        | A2 ^ -> ZN v | NAND2_X1  | 0.012 |   0.225 |    0.303 | 
     | FE_RC_2255_0        | A1 v -> ZN ^ | NOR2_X1   | 0.022 |   0.247 |    0.325 | 
     | FE_RC_2104_0        | B1 ^ -> ZN v | OAI21_X1  | 0.015 |   0.262 |    0.340 | 
     | g207444             | A1 v -> ZN ^ | NAND2_X1  | 0.022 |   0.284 |    0.362 | 
     | g227564             | A ^ -> ZN v  | OAI221_X4 | 0.074 |   0.358 |    0.436 | 
     | FE_OCPC359_n_33898  | A v -> Z v   | BUF_X2    | 0.031 |   0.389 |    0.467 | 
     | g215866             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.404 |    0.482 | 
     | FE_RC_459_0         | A2 ^ -> ZN v | NAND2_X1  | 0.012 |   0.416 |    0.494 | 
     | cpuregs_reg[15][19] | D v          | DFF_X1    | 0.000 |   0.416 |    0.494 | 
     +-----------------------------------------------------------------------------+ 
Path 546: MET Setup Check with Pin count_instr_reg[25]/CK 
Endpoint:   count_instr_reg[25]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[14]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.362
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[14]     | CK ^         |          |       |  -0.034 |    0.044 | 
     | count_instr_reg[14]     | CK ^ -> Q ^  | DFF_X1   | 0.112 |   0.077 |    0.155 | 
     | inc_add_1559_34_g1257   | A3 ^ -> ZN v | NAND4_X1 | 0.032 |   0.109 |    0.187 | 
     | inc_add_1559_34_g218866 | A2 v -> ZN ^ | NOR2_X1  | 0.069 |   0.178 |    0.256 | 
     | inc_add_1559_34_g222901 | A1 ^ -> ZN ^ | AND3_X2  | 0.079 |   0.257 |    0.335 | 
     | inc_add_1559_34_g213701 | A1 ^ -> ZN v | NAND3_X1 | 0.026 |   0.283 |    0.361 | 
     | inc_add_1559_34_g1125   | A v -> ZN v  | XNOR2_X1 | 0.040 |   0.323 |    0.401 | 
     | g200279                 | A1 v -> ZN ^ | AOI22_X1 | 0.031 |   0.354 |    0.432 | 
     | g200141                 | A ^ -> ZN v  | INV_X1   | 0.008 |   0.362 |    0.440 | 
     | count_instr_reg[25]     | D v          | DFF_X1   | 0.000 |   0.362 |    0.440 | 
     +--------------------------------------------------------------------------------+ 
Path 547: MET Setup Check with Pin cpuregs_reg[15][5]/CK 
Endpoint:   cpuregs_reg[15][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.363
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.034 |    0.044 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.176 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.126 |    0.204 | 
     | FE_OCPC379_reg_pc_4 | A ^ -> Z ^   | BUF_X1   | 0.035 |   0.161 |    0.239 | 
     | add_1312_30_g7574   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.178 |    0.256 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.215 |    0.293 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.256 |    0.334 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.268 |    0.346 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.327 |    0.405 | 
     | g215870             | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.346 |    0.424 | 
     | g218195             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.363 |    0.441 | 
     | cpuregs_reg[15][5]  | D v          | DFF_X1   | 0.000 |   0.363 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 548: MET Setup Check with Pin cpuregs_reg[17][26]/CK 
Endpoint:   cpuregs_reg[17][26]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.365
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.065 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.184 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.242 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.280 | 
     | add_1312_30_g214151 | A1 ^ -> ZN ^ | AND2_X1  | 0.033 |   0.235 |    0.313 | 
     | add_1312_30_g7565   | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.257 |    0.335 | 
     | g109                | A v -> ZN ^  | INV_X1   | 0.015 |   0.273 |    0.351 | 
     | FE_RC_2175_0        | A ^ -> ZN v  | INV_X1   | 0.009 |   0.282 |    0.360 | 
     | FE_RC_2174_0        | A1 v -> ZN ^ | NAND2_X2 | 0.016 |   0.298 |    0.376 | 
     | FE_RC_2173_0        | A1 ^ -> ZN v | NAND3_X4 | 0.028 |   0.326 |    0.404 | 
     | g213286             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.348 |    0.426 | 
     | g196856             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.365 |    0.443 | 
     | cpuregs_reg[17][26] | D v          | DFF_X1   | 0.000 |   0.365 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 549: MET Setup Check with Pin cpuregs_reg[12][30]/CK 
Endpoint:   cpuregs_reg[12][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.497
- Arrival Time                  0.419
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.065 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.184 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.242 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.280 | 
     | add_1312_30_g214152 | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.244 |    0.322 | 
     | g210315             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.261 |    0.339 | 
     | FE_OCPC225_n_15988  | A v -> ZN ^  | INV_X2    | 0.015 |   0.275 |    0.353 | 
     | FE_RC_638_0         | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.290 |    0.368 | 
     | FE_RC_637_0         | A v -> ZN ^  | OAI21_X2  | 0.019 |   0.310 |    0.388 | 
     | g199875_dup217909   | A1 ^ -> ZN v | OAI222_X4 | 0.075 |   0.385 |    0.463 | 
     | g207955             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.402 |    0.480 | 
     | g196627             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.419 |    0.497 | 
     | cpuregs_reg[12][30] | D v          | DFF_X1    | 0.000 |   0.419 |    0.497 | 
     +-----------------------------------------------------------------------------+ 
Path 550: MET Setup Check with Pin cpuregs_reg[31][16]/CK 
Endpoint:   cpuregs_reg[31][16]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.364
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.044 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.151 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.177 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.211 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.248 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.286 | 
     | FE_OCPC345_n_14702  | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.234 |    0.312 | 
     | FE_RC_2354_0        | A2 ^ -> ZN v | NAND2_X2  | 0.014 |   0.248 |    0.326 | 
     | FE_RC_2353_0        | A v -> ZN ^  | OAI211_X2 | 0.024 |   0.272 |    0.350 | 
     | FE_RC_2282_0        | A ^ -> ZN v  | INV_X2    | 0.009 |   0.281 |    0.359 | 
     | FE_RC_2281_0        | A1 v -> ZN v | OR2_X4    | 0.050 |   0.331 |    0.409 | 
     | g223322             | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.347 |    0.425 | 
     | g215716             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.364 |    0.442 | 
     | cpuregs_reg[31][16] | D v          | DFF_X1    | 0.000 |   0.364 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 551: MET Setup Check with Pin cpuregs_reg[7][16]/CK 
Endpoint:   cpuregs_reg[7][16]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.364
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.044 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.151 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.177 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.211 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.248 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.286 | 
     | FE_OCPC345_n_14702  | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.234 |    0.312 | 
     | FE_RC_2354_0        | A2 ^ -> ZN v | NAND2_X2  | 0.014 |   0.248 |    0.326 | 
     | FE_RC_2353_0        | A v -> ZN ^  | OAI211_X2 | 0.024 |   0.272 |    0.350 | 
     | FE_RC_2282_0        | A ^ -> ZN v  | INV_X2    | 0.009 |   0.281 |    0.359 | 
     | FE_RC_2281_0        | A1 v -> ZN v | OR2_X4    | 0.050 |   0.331 |    0.409 | 
     | g223924             | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.347 |    0.426 | 
     | g197320             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.364 |    0.442 | 
     | cpuregs_reg[7][16]  | D v          | DFF_X1    | 0.000 |   0.364 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 552: MET Setup Check with Pin cpuregs_reg[19][8]/CK 
Endpoint:   cpuregs_reg[19][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.360
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.044 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.151 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.177 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.203 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.237 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.258 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.275 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.243 |    0.321 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.263 |    0.341 | 
     | g222779_dup228077   | A v -> ZN ^  | OAI221_X4 | 0.064 |   0.327 |    0.405 | 
     | g228080             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.342 |    0.421 | 
     | g228079             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.360 |    0.439 | 
     | cpuregs_reg[19][8]  | D ^          | DFF_X1    | 0.000 |   0.360 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 553: MET Setup Check with Pin cpuregs_reg[14][5]/CK 
Endpoint:   cpuregs_reg[14][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.363
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.034 |    0.044 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.177 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.126 |    0.205 | 
     | FE_OCPC379_reg_pc_4 | A ^ -> Z ^   | BUF_X1   | 0.035 |   0.161 |    0.240 | 
     | add_1312_30_g7574   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.178 |    0.256 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.215 |    0.294 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.256 |    0.334 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.268 |    0.347 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.327 |    0.406 | 
     | g227670             | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.346 |    0.425 | 
     | g221681             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.363 |    0.442 | 
     | cpuregs_reg[14][5]  | D v          | DFF_X1   | 0.000 |   0.363 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 554: MET Setup Check with Pin cpuregs_reg[29][8]/CK 
Endpoint:   cpuregs_reg[29][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.360
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.044 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.151 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.177 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.203 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.237 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.258 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.275 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.243 |    0.321 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.263 |    0.341 | 
     | g222779_dup228077   | A v -> ZN ^  | OAI221_X4 | 0.064 |   0.327 |    0.405 | 
     | g225487             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.342 |    0.420 | 
     | g196857             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.360 |    0.439 | 
     | cpuregs_reg[29][8]  | D ^          | DFF_X1    | 0.000 |   0.360 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 555: MET Setup Check with Pin cpuregs_reg[26][5]/CK 
Endpoint:   cpuregs_reg[26][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.363
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.034 |    0.045 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.177 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.126 |    0.205 | 
     | FE_OCPC379_reg_pc_4 | A ^ -> Z ^   | BUF_X1   | 0.035 |   0.161 |    0.240 | 
     | add_1312_30_g7574   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.178 |    0.257 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.215 |    0.294 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.256 |    0.335 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.268 |    0.347 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.327 |    0.406 | 
     | g197758             | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.346 |    0.425 | 
     | g196724             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.363 |    0.442 | 
     | cpuregs_reg[26][5]  | D v          | DFF_X1   | 0.000 |   0.363 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 556: MET Setup Check with Pin cpuregs_reg[28][31]/CK 
Endpoint:   cpuregs_reg[28][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.359
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.066 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.185 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.242 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.281 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.221 |    0.300 | 
     | FE_RC_507_0         | A v -> ZN ^  | INV_X2    | 0.012 |   0.233 |    0.312 | 
     | add_1312_30_g7556   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.249 |    0.328 | 
     | g224934             | A v -> ZN v  | XNOR2_X2  | 0.042 |   0.291 |    0.370 | 
     | FE_RC_2198_0        | C1 v -> ZN ^ | OAI211_X4 | 0.034 |   0.325 |    0.403 | 
     | g221390             | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.341 |    0.420 | 
     | g197007             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.359 |    0.438 | 
     | cpuregs_reg[28][31] | D ^          | DFF_X1    | 0.000 |   0.359 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 557: MET Setup Check with Pin count_instr_reg[50]/CK 
Endpoint:   count_instr_reg[50]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[24]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.361
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[24]     | CK ^         |          |       |  -0.034 |    0.044 | 
     | count_instr_reg[24]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.158 | 
     | inc_add_1559_34_g1279   | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.122 |    0.201 | 
     | inc_add_1559_34_g218864 | A4 ^ -> ZN ^ | AND4_X1  | 0.074 |   0.196 |    0.275 | 
     | inc_add_1559_34_g225013 | A2 ^ -> ZN ^ | AND4_X4  | 0.063 |   0.259 |    0.338 | 
     | g218867                 | A1 ^ -> ZN ^ | AND2_X1  | 0.035 |   0.294 |    0.373 | 
     | g217230                 | A ^ -> ZN ^  | XNOR2_X1 | 0.037 |   0.332 |    0.411 | 
     | g210089                 | B1 ^ -> ZN v | AOI21_X1 | 0.016 |   0.348 |    0.427 | 
     | g200153                 | A v -> ZN ^  | INV_X1   | 0.013 |   0.361 |    0.440 | 
     | count_instr_reg[50]     | D ^          | DFF_X2   | 0.000 |   0.361 |    0.440 | 
     +--------------------------------------------------------------------------------+ 
Path 558: MET Setup Check with Pin count_cycle_reg[47]/CK 
Endpoint:   count_cycle_reg[47]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.361
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]     | CK ^         |          |       |  -0.036 |    0.043 | 
     | count_cycle_reg[20]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.075 |    0.154 | 
     | inc_add_1428_40_g210390 | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.117 |    0.195 | 
     | inc_add_1428_40_g224273 | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.180 |    0.259 | 
     | inc_add_1428_40_g218988 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.256 |    0.335 | 
     | inc_add_1428_40_g218996 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.294 |    0.373 | 
     | inc_add_1428_40_g1106   | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.330 |    0.409 | 
     | g201007                 | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.361 |    0.439 | 
     | count_cycle_reg[47]     | D ^          | DFF_X1   | 0.000 |   0.361 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 559: MET Setup Check with Pin cpuregs_reg[31][5]/CK 
Endpoint:   cpuregs_reg[31][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.363
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.034 |    0.045 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.177 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.126 |    0.205 | 
     | FE_OCPC379_reg_pc_4 | A ^ -> Z ^   | BUF_X1   | 0.035 |   0.161 |    0.240 | 
     | add_1312_30_g7574   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.178 |    0.257 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.215 |    0.294 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.256 |    0.335 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.268 |    0.347 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.327 |    0.406 | 
     | g213222             | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.346 |    0.425 | 
     | g215726             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.363 |    0.442 | 
     | cpuregs_reg[31][5]  | D v          | DFF_X1   | 0.000 |   0.363 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 560: MET Setup Check with Pin count_cycle_reg[56]/CK 
Endpoint:   count_cycle_reg[56]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.360
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]     | CK ^         |          |       |  -0.036 |    0.043 | 
     | count_cycle_reg[20]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.075 |    0.154 | 
     | inc_add_1428_40_g210390 | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.117 |    0.195 | 
     | inc_add_1428_40_g224273 | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.180 |    0.259 | 
     | inc_add_1428_40_g218988 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.256 |    0.335 | 
     | g213498                 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.294 |    0.373 | 
     | inc_add_1428_40_g210501 | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.330 |    0.408 | 
     | g200945                 | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.360 |    0.439 | 
     | count_cycle_reg[56]     | D ^          | DFF_X1   | 0.000 |   0.360 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 561: MET Setup Check with Pin count_cycle_reg[55]/CK 
Endpoint:   count_cycle_reg[55]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.360
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]     | CK ^         |          |       |  -0.036 |    0.043 | 
     | count_cycle_reg[20]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.075 |    0.154 | 
     | inc_add_1428_40_g210390 | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.117 |    0.195 | 
     | inc_add_1428_40_g224273 | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.180 |    0.259 | 
     | inc_add_1428_40_g218988 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.256 |    0.335 | 
     | g213501                 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.294 |    0.373 | 
     | inc_add_1428_40_g210493 | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.330 |    0.408 | 
     | g200974                 | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.360 |    0.439 | 
     | count_cycle_reg[55]     | D ^          | DFF_X1   | 0.000 |   0.360 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 562: MET Setup Check with Pin count_cycle_reg[54]/CK 
Endpoint:   count_cycle_reg[54]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.360
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]     | CK ^         |          |       |  -0.036 |    0.043 | 
     | count_cycle_reg[20]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.075 |    0.154 | 
     | inc_add_1428_40_g210390 | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.117 |    0.195 | 
     | inc_add_1428_40_g224273 | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.180 |    0.259 | 
     | inc_add_1428_40_g218988 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.256 |    0.335 | 
     | g218989                 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.294 |    0.373 | 
     | inc_add_1428_40_g210486 | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.330 |    0.408 | 
     | g200948                 | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.360 |    0.439 | 
     | count_cycle_reg[54]     | D ^          | DFF_X1   | 0.000 |   0.360 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 563: MET Setup Check with Pin count_cycle_reg[52]/CK 
Endpoint:   count_cycle_reg[52]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.360
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]     | CK ^         |          |       |  -0.036 |    0.043 | 
     | count_cycle_reg[20]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.075 |    0.154 | 
     | inc_add_1428_40_g210390 | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.117 |    0.195 | 
     | inc_add_1428_40_g224273 | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.180 |    0.259 | 
     | inc_add_1428_40_g218988 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.256 |    0.335 | 
     | g213503                 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.294 |    0.373 | 
     | inc_add_1428_40_g210480 | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.330 |    0.408 | 
     | g201006                 | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.360 |    0.439 | 
     | count_cycle_reg[52]     | D ^          | DFF_X1   | 0.000 |   0.360 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 564: MET Setup Check with Pin count_cycle_reg[50]/CK 
Endpoint:   count_cycle_reg[50]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.360
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]     | CK ^         |          |       |  -0.036 |    0.043 | 
     | count_cycle_reg[20]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.075 |    0.154 | 
     | inc_add_1428_40_g210390 | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.117 |    0.195 | 
     | inc_add_1428_40_g224273 | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.180 |    0.259 | 
     | inc_add_1428_40_g218988 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.256 |    0.335 | 
     | g218990                 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.294 |    0.373 | 
     | inc_add_1428_40_g210473 | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.330 |    0.408 | 
     | g201160                 | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.360 |    0.439 | 
     | count_cycle_reg[50]     | D ^          | DFF_X1   | 0.000 |   0.360 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 565: MET Setup Check with Pin cpuregs_reg[22][5]/CK 
Endpoint:   cpuregs_reg[22][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.363
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.034 |    0.045 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.177 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.126 |    0.205 | 
     | FE_OCPC379_reg_pc_4 | A ^ -> Z ^   | BUF_X1   | 0.035 |   0.161 |    0.240 | 
     | add_1312_30_g7574   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.178 |    0.257 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.215 |    0.294 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.256 |    0.335 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.268 |    0.347 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.327 |    0.406 | 
     | g213188             | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.346 |    0.425 | 
     | g218292             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.363 |    0.442 | 
     | cpuregs_reg[22][5]  | D v          | DFF_X1   | 0.000 |   0.363 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 566: MET Setup Check with Pin cpuregs_reg[13][13]/CK 
Endpoint:   cpuregs_reg[13][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.364
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.040 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.172 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1   | 0.037 |   0.130 |    0.209 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1   | 0.060 |   0.190 |    0.269 | 
     | add_1312_30_g219390 | A2 ^ -> ZN v | NAND3_X2  | 0.025 |   0.215 |    0.294 | 
     | FE_RC_2404_0        | A v -> ZN v  | XNOR2_X2  | 0.035 |   0.251 |    0.330 | 
     | FE_RC_2405_0        | A v -> ZN ^  | INV_X1    | 0.016 |   0.267 |    0.346 | 
     | g217933_dup         | A1 ^ -> ZN v | OAI222_X4 | 0.065 |   0.332 |    0.411 | 
     | g223555             | A2 v -> ZN ^ | NAND2_X1  | 0.016 |   0.347 |    0.426 | 
     | g196649             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.364 |    0.443 | 
     | cpuregs_reg[13][13] | D v          | DFF_X1    | 0.000 |   0.364 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 567: MET Setup Check with Pin count_instr_reg[58]/CK 
Endpoint:   count_instr_reg[58]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[24]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.362
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[24]     | CK ^         |          |       |  -0.034 |    0.045 | 
     | count_instr_reg[24]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.159 | 
     | inc_add_1559_34_g1279   | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.122 |    0.201 | 
     | inc_add_1559_34_g218864 | A4 ^ -> ZN ^ | AND4_X1  | 0.074 |   0.196 |    0.275 | 
     | g219773                 | A2 ^ -> ZN ^ | AND4_X4  | 0.066 |   0.262 |    0.341 | 
     | inc_add_1559_34_g216302 | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.284 |    0.363 | 
     | inc_add_1559_34_g1117   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.323 |    0.402 | 
     | g200266                 | A1 v -> ZN ^ | AOI22_X1 | 0.031 |   0.354 |    0.433 | 
     | g200133                 | A ^ -> ZN v  | INV_X1   | 0.008 |   0.362 |    0.441 | 
     | count_instr_reg[58]     | D v          | DFF_X1   | 0.000 |   0.362 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 568: MET Setup Check with Pin cpuregs_reg[7][5]/CK 
Endpoint:   cpuregs_reg[7][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.363
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.034 |    0.045 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.177 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.126 |    0.205 | 
     | FE_OCPC379_reg_pc_4 | A ^ -> Z ^   | BUF_X1   | 0.035 |   0.161 |    0.240 | 
     | add_1312_30_g7574   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.178 |    0.257 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.215 |    0.294 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.256 |    0.335 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.268 |    0.347 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.327 |    0.406 | 
     | g223943             | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.346 |    0.425 | 
     | g197296             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.363 |    0.442 | 
     | cpuregs_reg[7][5]   | D v          | DFF_X1   | 0.000 |   0.363 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 569: MET Setup Check with Pin count_cycle_reg[46]/CK 
Endpoint:   count_cycle_reg[46]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.360
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]     | CK ^         |          |       |  -0.036 |    0.043 | 
     | count_cycle_reg[20]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.075 |    0.154 | 
     | inc_add_1428_40_g210390 | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.117 |    0.196 | 
     | inc_add_1428_40_g224273 | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.180 |    0.259 | 
     | inc_add_1428_40_g218988 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.256 |    0.335 | 
     | inc_add_1428_40_g218993 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.294 |    0.373 | 
     | inc_add_1428_40_g1104   | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.330 |    0.409 | 
     | g201149                 | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.360 |    0.439 | 
     | count_cycle_reg[46]     | D ^          | DFF_X1   | 0.000 |   0.360 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 570: MET Setup Check with Pin count_cycle_reg[42]/CK 
Endpoint:   count_cycle_reg[42]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.360
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]     | CK ^         |          |       |  -0.036 |    0.043 | 
     | count_cycle_reg[20]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.075 |    0.154 | 
     | inc_add_1428_40_g210390 | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.117 |    0.196 | 
     | inc_add_1428_40_g224273 | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.180 |    0.259 | 
     | inc_add_1428_40_g218988 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.256 |    0.335 | 
     | inc_add_1428_40_g218997 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.294 |    0.373 | 
     | inc_add_1428_40_g1108   | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.330 |    0.409 | 
     | g200984                 | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.360 |    0.439 | 
     | count_cycle_reg[42]     | D ^          | DFF_X1   | 0.000 |   0.360 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 571: MET Setup Check with Pin count_cycle_reg[40]/CK 
Endpoint:   count_cycle_reg[40]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.360
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]     | CK ^         |          |       |  -0.036 |    0.043 | 
     | count_cycle_reg[20]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.075 |    0.154 | 
     | inc_add_1428_40_g210390 | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.117 |    0.196 | 
     | inc_add_1428_40_g224273 | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.180 |    0.259 | 
     | inc_add_1428_40_g218988 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.256 |    0.335 | 
     | inc_add_1428_40_g218992 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.294 |    0.373 | 
     | inc_add_1428_40_g1096   | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.330 |    0.409 | 
     | g200970                 | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.360 |    0.439 | 
     | count_cycle_reg[40]     | D ^          | DFF_X1   | 0.000 |   0.360 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 572: MET Setup Check with Pin count_cycle_reg[39]/CK 
Endpoint:   count_cycle_reg[39]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.360
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]     | CK ^         |          |       |  -0.036 |    0.043 | 
     | count_cycle_reg[20]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.075 |    0.154 | 
     | inc_add_1428_40_g210390 | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.117 |    0.196 | 
     | inc_add_1428_40_g224273 | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.180 |    0.259 | 
     | inc_add_1428_40_g218988 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.256 |    0.335 | 
     | inc_add_1428_40_g218994 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.294 |    0.373 | 
     | inc_add_1428_40_g1102   | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.330 |    0.409 | 
     | g200982                 | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.360 |    0.439 | 
     | count_cycle_reg[39]     | D ^          | DFF_X1   | 0.000 |   0.360 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 573: MET Setup Check with Pin count_cycle_reg[33]/CK 
Endpoint:   count_cycle_reg[33]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.360
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]     | CK ^         |          |       |  -0.036 |    0.043 | 
     | count_cycle_reg[20]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.075 |    0.154 | 
     | inc_add_1428_40_g210390 | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.117 |    0.196 | 
     | inc_add_1428_40_g224273 | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.180 |    0.259 | 
     | inc_add_1428_40_g218988 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.256 |    0.335 | 
     | inc_add_1428_40_g218995 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.294 |    0.373 | 
     | inc_add_1428_40_g1087   | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.330 |    0.409 | 
     | g201018                 | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.360 |    0.439 | 
     | count_cycle_reg[33]     | D ^          | DFF_X1   | 0.000 |   0.360 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 574: MET Setup Check with Pin cpuregs_reg[22][26]/CK 
Endpoint:   cpuregs_reg[22][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.361
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.047 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.149 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.185 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.206 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.263 | 
     | g219696             | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.316 | 
     | FE_OCPC179_n_25565  | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.270 |    0.349 | 
     | g213173             | A1 ^ -> ZN ^ | AND2_X2  | 0.036 |   0.305 |    0.384 | 
     | FE_OCPC412_n_18910  | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.330 |    0.409 | 
     | g213282             | A2 ^ -> ZN v | NAND2_X1 | 0.013 |   0.343 |    0.422 | 
     | g218289             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.361 |    0.440 | 
     | cpuregs_reg[22][26] | D ^          | DFF_X1   | 0.000 |   0.361 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 575: MET Setup Check with Pin count_instr_reg[63]/CK 
Endpoint:   count_instr_reg[63]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[24]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.362
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[24]     | CK ^         |          |       |  -0.034 |    0.045 | 
     | count_instr_reg[24]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.159 | 
     | inc_add_1559_34_g1279   | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.122 |    0.201 | 
     | inc_add_1559_34_g218864 | A4 ^ -> ZN ^ | AND4_X1  | 0.074 |   0.196 |    0.275 | 
     | g219773                 | A2 ^ -> ZN ^ | AND4_X4  | 0.066 |   0.262 |    0.341 | 
     | inc_add_1559_34_g216292 | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.284 |    0.363 | 
     | inc_add_1559_34_g1090   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.323 |    0.402 | 
     | g200339                 | A1 v -> ZN ^ | AOI22_X1 | 0.031 |   0.354 |    0.433 | 
     | g200173                 | A ^ -> ZN v  | INV_X1   | 0.008 |   0.362 |    0.441 | 
     | count_instr_reg[63]     | D v          | DFF_X1   | 0.000 |   0.362 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 576: MET Setup Check with Pin count_instr_reg[28]/CK 
Endpoint:   count_instr_reg[28]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[14]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.362
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[14]     | CK ^         |          |       |  -0.034 |    0.045 | 
     | count_instr_reg[14]     | CK ^ -> Q ^  | DFF_X1   | 0.112 |   0.077 |    0.156 | 
     | inc_add_1559_34_g1257   | A3 ^ -> ZN v | NAND4_X1 | 0.032 |   0.109 |    0.188 | 
     | inc_add_1559_34_g218866 | A2 v -> ZN ^ | NOR2_X1  | 0.069 |   0.178 |    0.257 | 
     | inc_add_1559_34_g222901 | A1 ^ -> ZN ^ | AND3_X2  | 0.079 |   0.257 |    0.336 | 
     | inc_add_1559_34_g208994 | A1 ^ -> ZN v | NAND3_X1 | 0.026 |   0.283 |    0.362 | 
     | inc_add_1559_34_g1123   | A v -> ZN v  | XNOR2_X1 | 0.040 |   0.323 |    0.402 | 
     | g200244                 | A1 v -> ZN ^ | AOI22_X1 | 0.032 |   0.354 |    0.433 | 
     | g200126                 | A ^ -> ZN v  | INV_X1   | 0.008 |   0.362 |    0.441 | 
     | count_instr_reg[28]     | D v          | DFF_X1   | 0.000 |   0.362 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 577: MET Setup Check with Pin cpuregs_reg[30][8]/CK 
Endpoint:   cpuregs_reg[30][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.360
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.045 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.152 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.178 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.203 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.238 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.259 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.276 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.243 |    0.322 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.263 |    0.342 | 
     | g222779_dup228077   | A v -> ZN ^  | OAI221_X4 | 0.064 |   0.327 |    0.406 | 
     | g226197             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.342 |    0.421 | 
     | g197419             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.360 |    0.439 | 
     | cpuregs_reg[30][8]  | D ^          | DFF_X1    | 0.000 |   0.360 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 578: MET Setup Check with Pin cpuregs_reg[31][8]/CK 
Endpoint:   cpuregs_reg[31][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.360
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.045 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.152 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.178 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.203 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.238 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.259 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.276 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.243 |    0.322 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.263 |    0.342 | 
     | g222779_dup228077   | A v -> ZN ^  | OAI221_X4 | 0.064 |   0.327 |    0.406 | 
     | g225480             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.342 |    0.421 | 
     | g215706             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.360 |    0.439 | 
     | cpuregs_reg[31][8]  | D ^          | DFF_X1    | 0.000 |   0.360 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 579: MET Setup Check with Pin cpuregs_reg[22][8]/CK 
Endpoint:   cpuregs_reg[22][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.360
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.045 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.152 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.178 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.203 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.238 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.259 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.276 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.243 |    0.322 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.263 |    0.342 | 
     | g222779_dup228077   | A v -> ZN ^  | OAI221_X4 | 0.064 |   0.327 |    0.406 | 
     | g225482             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.342 |    0.421 | 
     | g218296             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.360 |    0.439 | 
     | cpuregs_reg[22][8]  | D ^          | DFF_X1    | 0.000 |   0.360 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 580: MET Setup Check with Pin cpuregs_reg[15][8]/CK 
Endpoint:   cpuregs_reg[15][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.360
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.045 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.152 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.178 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.203 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.238 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.259 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.276 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.243 |    0.322 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.263 |    0.342 | 
     | g222779_dup228077   | A v -> ZN ^  | OAI221_X4 | 0.064 |   0.327 |    0.406 | 
     | g225485             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.342 |    0.421 | 
     | g218175             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.360 |    0.439 | 
     | cpuregs_reg[15][8]  | D ^          | DFF_X1    | 0.000 |   0.360 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 581: MET Setup Check with Pin cpuregs_reg[7][8]/CK 
Endpoint:   cpuregs_reg[7][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.360
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.045 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.152 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.178 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.203 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.238 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.259 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.276 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.243 |    0.322 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.263 |    0.342 | 
     | g222779_dup228077   | A v -> ZN ^  | OAI221_X4 | 0.064 |   0.327 |    0.406 | 
     | g225490             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.342 |    0.421 | 
     | g222781             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.360 |    0.439 | 
     | cpuregs_reg[7][8]   | D ^          | DFF_X1    | 0.000 |   0.360 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 582: MET Setup Check with Pin cpuregs_reg[6][8]/CK 
Endpoint:   cpuregs_reg[6][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.360
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.045 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.152 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.178 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.203 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.238 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.259 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.276 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.243 |    0.322 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.263 |    0.342 | 
     | g222779_dup228077   | A v -> ZN ^  | OAI221_X4 | 0.064 |   0.327 |    0.406 | 
     | g225479             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.342 |    0.421 | 
     | g197233             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.360 |    0.439 | 
     | cpuregs_reg[6][8]   | D ^          | DFF_X1    | 0.000 |   0.360 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 583: MET Setup Check with Pin cpuregs_reg[14][8]/CK 
Endpoint:   cpuregs_reg[14][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.360
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.045 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.152 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.178 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.203 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.238 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.259 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.276 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.243 |    0.322 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.263 |    0.342 | 
     | g222779_dup228077   | A v -> ZN ^  | OAI221_X4 | 0.064 |   0.327 |    0.406 | 
     | g225492             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.342 |    0.421 | 
     | g196685             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.360 |    0.439 | 
     | cpuregs_reg[14][8]  | D ^          | DFF_X1    | 0.000 |   0.360 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 584: MET Setup Check with Pin reg_next_pc_reg[26]/CK 
Endpoint:   reg_next_pc_reg[26]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.052
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.513
- Arrival Time                  0.433
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                         |              |          |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                           | CK ^         |          |       |  -0.035 |    0.044 | 
     | instr_jal_reg                           | CK ^ -> Q v  | SDFF_X1  | 0.086 |   0.051 |    0.130 | 
     | FE_OCPC356_instr_jal                    | A v -> Z v   | BUF_X8   | 0.035 |   0.086 |    0.165 | 
     | g90391__226536                          | A1 v -> ZN v | AND2_X4  | 0.032 |   0.118 |    0.197 | 
     | FE_OCPC245_n_32863                      | A v -> Z v   | BUF_X8   | 0.029 |   0.146 |    0.226 | 
     | add_1564_33_Y_add_1555_32_spec0_g226579 | A1 v -> ZN ^ | NOR2_X1  | 0.040 |   0.186 |    0.265 | 
     | add_1564_33_Y_add_1555_32_spec0_g1385   | A2 ^ -> ZN v | NOR2_X2  | 0.016 |   0.202 |    0.281 | 
     | add_1564_33_Y_add_1555_32_spec0_g1323   | A1 v -> ZN v | AND3_X1  | 0.039 |   0.241 |    0.320 | 
     | g222160                                 | B1 v -> ZN ^ | AOI21_X2 | 0.044 |   0.284 |    0.364 | 
     | g222158                                 | A ^ -> ZN v  | INV_X1   | 0.018 |   0.302 |    0.381 | 
     | add_1564_33_Y_add_1555_32_spec0_g214859 | B1 v -> ZN ^ | AOI21_X1 | 0.027 |   0.329 |    0.408 | 
     | g93                                     | A ^ -> ZN v  | OAI21_X1 | 0.023 |   0.352 |    0.431 | 
     | g92                                     | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.389 |    0.468 | 
     | g205817                                 | B1 v -> ZN ^ | AOI21_X1 | 0.025 |   0.414 |    0.494 | 
     | g205815                                 | A1 ^ -> ZN v | NAND3_X1 | 0.019 |   0.433 |    0.513 | 
     | reg_next_pc_reg[26]                     | D v          | DFF_X1   | 0.000 |   0.433 |    0.513 | 
     +------------------------------------------------------------------------------------------------+ 
Path 585: MET Setup Check with Pin cpuregs_reg[24][16]/CK 
Endpoint:   cpuregs_reg[24][16]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.364
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.045 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.152 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.178 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.212 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.249 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.287 | 
     | FE_OCPC345_n_14702  | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.234 |    0.313 | 
     | FE_RC_2354_0        | A2 ^ -> ZN v | NAND2_X2  | 0.014 |   0.248 |    0.327 | 
     | FE_RC_2353_0        | A v -> ZN ^  | OAI211_X2 | 0.024 |   0.272 |    0.351 | 
     | FE_RC_2282_0        | A ^ -> ZN v  | INV_X2    | 0.009 |   0.281 |    0.360 | 
     | FE_RC_2281_0        | A1 v -> ZN v | OR2_X4    | 0.050 |   0.331 |    0.410 | 
     | g223325             | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.347 |    0.426 | 
     | g197206             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.364 |    0.443 | 
     | cpuregs_reg[24][16] | D v          | DFF_X1    | 0.000 |   0.364 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 586: MET Setup Check with Pin count_cycle_reg[49]/CK 
Endpoint:   count_cycle_reg[49]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.360
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]     | CK ^         |          |       |  -0.036 |    0.043 | 
     | count_cycle_reg[20]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.075 |    0.154 | 
     | inc_add_1428_40_g210390 | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.117 |    0.196 | 
     | inc_add_1428_40_g224273 | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.180 |    0.259 | 
     | inc_add_1428_40_g218988 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.256 |    0.335 | 
     | g218991                 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.294 |    0.373 | 
     | inc_add_1428_40_g210466 | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.330 |    0.409 | 
     | g200976                 | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.360 |    0.440 | 
     | count_cycle_reg[49]     | D ^          | DFF_X2   | 0.000 |   0.360 |    0.440 | 
     +--------------------------------------------------------------------------------+ 
Path 587: MET Setup Check with Pin count_cycle_reg[48]/CK 
Endpoint:   count_cycle_reg[48]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.360
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]     | CK ^         |          |       |  -0.036 |    0.043 | 
     | count_cycle_reg[20]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.075 |    0.154 | 
     | inc_add_1428_40_g210390 | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.117 |    0.196 | 
     | inc_add_1428_40_g224273 | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.180 |    0.259 | 
     | inc_add_1428_40_g218988 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.256 |    0.335 | 
     | inc_add_1428_40_g224604 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.294 |    0.373 | 
     | inc_add_1428_40_g1097   | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.330 |    0.409 | 
     | g201163                 | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.360 |    0.440 | 
     | count_cycle_reg[48]     | D ^          | DFF_X2   | 0.000 |   0.360 |    0.440 | 
     +--------------------------------------------------------------------------------+ 
Path 588: MET Setup Check with Pin cpuregs_reg[11][26]/CK 
Endpoint:   cpuregs_reg[11][26]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.365
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.066 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.185 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.243 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.281 | 
     | add_1312_30_g214151 | A1 ^ -> ZN ^ | AND2_X1  | 0.033 |   0.235 |    0.314 | 
     | add_1312_30_g7565   | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.257 |    0.337 | 
     | g109                | A v -> ZN ^  | INV_X1   | 0.015 |   0.273 |    0.352 | 
     | FE_RC_2175_0        | A ^ -> ZN v  | INV_X1   | 0.009 |   0.282 |    0.361 | 
     | FE_RC_2174_0        | A1 v -> ZN ^ | NAND2_X2 | 0.016 |   0.298 |    0.377 | 
     | FE_RC_2173_0        | A1 ^ -> ZN v | NAND3_X4 | 0.028 |   0.326 |    0.405 | 
     | g213288             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.348 |    0.427 | 
     | g197583             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.365 |    0.444 | 
     | cpuregs_reg[11][26] | D v          | DFF_X1   | 0.000 |   0.365 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 589: MET Setup Check with Pin cpuregs_reg[9][26]/CK 
Endpoint:   cpuregs_reg[9][26]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.365
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.066 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.185 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.243 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.281 | 
     | add_1312_30_g214151 | A1 ^ -> ZN ^ | AND2_X1  | 0.033 |   0.235 |    0.314 | 
     | add_1312_30_g7565   | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.257 |    0.337 | 
     | g109                | A v -> ZN ^  | INV_X1   | 0.015 |   0.273 |    0.352 | 
     | FE_RC_2175_0        | A ^ -> ZN v  | INV_X1   | 0.009 |   0.282 |    0.361 | 
     | FE_RC_2174_0        | A1 v -> ZN ^ | NAND2_X2 | 0.016 |   0.298 |    0.377 | 
     | FE_RC_2173_0        | A1 ^ -> ZN v | NAND3_X4 | 0.028 |   0.326 |    0.405 | 
     | g213293             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.348 |    0.427 | 
     | g197510             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.365 |    0.444 | 
     | cpuregs_reg[9][26]  | D v          | DFF_X1   | 0.000 |   0.365 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 590: MET Setup Check with Pin cpuregs_reg[15][22]/CK 
Endpoint:   cpuregs_reg[15][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.358
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.045 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.152 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.178 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.212 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.249 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4  | 0.040 |   0.210 |    0.290 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.225 |    0.305 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.259 |    0.338 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.279 |    0.358 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.042 |   0.321 |    0.400 | 
     | g215886             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.338 |    0.418 | 
     | g218178             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.358 |    0.438 | 
     | cpuregs_reg[15][22] | D ^          | DFF_X1   | 0.000 |   0.358 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 591: MET Setup Check with Pin cpuregs_reg[13][3]/CK 
Endpoint:   cpuregs_reg[13][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.359
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.047 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.149 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.185 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.206 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.263 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.297 | 
     | g226184            | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.257 |    0.337 | 
     | FE_RC_2279_0       | A1 ^ -> ZN v | NAND2_X1 | 0.035 |   0.292 |    0.371 | 
     | FE_RC_2280_0       | A v -> ZN ^  | INV_X8   | 0.033 |   0.325 |    0.404 | 
     | g198283            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.340 |    0.419 | 
     | g196636            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.359 |    0.438 | 
     | cpuregs_reg[13][3] | D ^          | DFF_X1   | 0.000 |   0.359 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 592: MET Setup Check with Pin reg_sh_reg[0]/CK 
Endpoint:   reg_sh_reg[0]/D  (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.360
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | instr_slti_reg               | CK ^         |           |       |  -0.035 |    0.044 | 
     | instr_slti_reg               | CK ^ -> Q v  | DFF_X1    | 0.097 |   0.061 |    0.141 | 
     | g123                         | A2 v -> ZN ^ | NOR2_X2   | 0.030 |   0.091 |    0.171 | 
     | FE_RC_864_0                  | A3 ^ -> ZN v | NAND4_X2  | 0.031 |   0.123 |    0.202 | 
     | FE_RC_865_0                  | A v -> ZN ^  | INV_X2    | 0.021 |   0.144 |    0.223 | 
     | FE_RC_858_0                  | A2 ^ -> ZN v | NAND3_X4  | 0.020 |   0.164 |    0.243 | 
     | g2662                        | A1 v -> ZN ^ | NOR2_X4   | 0.025 |   0.189 |    0.268 | 
     | FE_OCPC302_n_11142           | A ^ -> Z ^   | BUF_X2    | 0.033 |   0.221 |    0.301 | 
     | FE_OCPC312_n_11142           | A ^ -> ZN v  | INV_X2    | 0.013 |   0.234 |    0.314 | 
     | FE_OCPC508_FE_DBTN14_n_11142 | A v -> Z v   | CLKBUF_X1 | 0.028 |   0.262 |    0.342 | 
     | FE_OCPC313_n_11142           | A v -> ZN ^  | INV_X1    | 0.016 |   0.278 |    0.357 | 
     | g80                          | A1 ^ -> ZN v | NOR2_X2   | 0.012 |   0.290 |    0.369 | 
     | g75                          | A1 v -> ZN v | AND2_X2   | 0.027 |   0.317 |    0.397 | 
     | g198988                      | A v -> ZN ^  | INV_X1    | 0.027 |   0.344 |    0.424 | 
     | g196589                      | B1 ^ -> ZN v | OAI21_X1  | 0.015 |   0.360 |    0.439 | 
     | reg_sh_reg[0]                | D v          | DFF_X1    | 0.000 |   0.360 |    0.439 | 
     +--------------------------------------------------------------------------------------+ 
Path 593: MET Setup Check with Pin cpuregs_reg[13][4]/CK 
Endpoint:   cpuregs_reg[13][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.359
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.048 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.150 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.185 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.206 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.263 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.297 | 
     | g226184            | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.257 |    0.337 | 
     | FE_RC_2279_0       | A1 ^ -> ZN v | NAND2_X1 | 0.035 |   0.292 |    0.371 | 
     | FE_RC_2280_0       | A v -> ZN ^  | INV_X8   | 0.033 |   0.325 |    0.405 | 
     | g225863            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.340 |    0.419 | 
     | g196637            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.359 |    0.438 | 
     | cpuregs_reg[13][4] | D ^          | DFF_X1   | 0.000 |   0.359 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 594: MET Setup Check with Pin cpuregs_reg[3][23]/CK 
Endpoint:   cpuregs_reg[3][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[18]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.388
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[18]       | CK ^         |           |       |  -0.013 |    0.066 | 
     | reg_pc_reg[18]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.093 |    0.173 | 
     | FE_OCPC216_reg_pc_18 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.126 |    0.205 | 
     | FE_RC_2307_0         | A1 ^ -> ZN ^ | AND4_X2   | 0.052 |   0.178 |    0.258 | 
     | add_1312_30_g7589    | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.219 |    0.299 | 
     | add_1312_30_g7569    | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.236 |    0.316 | 
     | FE_RC_2336_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.251 |    0.330 | 
     | FE_RC_2335_0         | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.274 |    0.354 | 
     | g199881_dup217914    | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.359 |    0.439 | 
     | g207684              | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.375 |    0.454 | 
     | FE_RC_707_0          | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.388 |    0.467 | 
     | cpuregs_reg[3][23]   | D ^          | DFF_X1    | 0.000 |   0.388 |    0.467 | 
     +------------------------------------------------------------------------------+ 
Path 595: MET Setup Check with Pin cpuregs_reg[13][1]/CK 
Endpoint:   cpuregs_reg[13][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.359
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.048 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.150 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.185 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.206 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.263 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.298 | 
     | g226184            | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.257 |    0.337 | 
     | FE_RC_2279_0       | A1 ^ -> ZN v | NAND2_X1 | 0.035 |   0.292 |    0.371 | 
     | FE_RC_2280_0       | A v -> ZN ^  | INV_X8   | 0.033 |   0.325 |    0.405 | 
     | g198282            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.340 |    0.420 | 
     | g196632            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.359 |    0.438 | 
     | cpuregs_reg[13][1] | D ^          | DFF_X1   | 0.000 |   0.359 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 596: MET Setup Check with Pin cpuregs_reg[16][26]/CK 
Endpoint:   cpuregs_reg[16][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.361
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.048 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.150 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.185 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.206 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.264 | 
     | g226169             | A1 ^ -> ZN ^ | AND3_X2  | 0.052 |   0.236 |    0.316 | 
     | FE_OCPC205_n_32510  | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.264 |    0.344 | 
     | g226172             | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.298 |    0.378 | 
     | FE_OCPC475_n_32514  | A ^ -> ZN v  | INV_X2   | 0.016 |   0.315 |    0.394 | 
     | FE_OCPC477_n_32514  | A v -> ZN ^  | INV_X8   | 0.015 |   0.329 |    0.409 | 
     | g213284             | A2 ^ -> ZN v | NAND2_X1 | 0.013 |   0.342 |    0.422 | 
     | g196804             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.361 |    0.440 | 
     | cpuregs_reg[16][26] | D ^          | DFF_X1   | 0.000 |   0.361 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 597: MET Setup Check with Pin cpuregs_reg[4][21]/CK 
Endpoint:   cpuregs_reg[4][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.469
- Arrival Time                  0.389
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.045 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.152 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.178 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.213 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.250 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.207 |    0.287 | 
     | add_1312_30_g7570   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.229 |    0.309 | 
     | FE_RC_2295_0        | B1 v -> ZN ^ | OAI21_X1 | 0.045 |   0.274 |    0.354 | 
     | FE_RC_463_0         | A ^ -> ZN v  | INV_X1   | 0.013 |   0.287 |    0.367 | 
     | FE_RC_462_0         | A1 v -> ZN ^ | AOI22_X2 | 0.038 |   0.325 |    0.405 | 
     | FE_RC_461_0         | A1 ^ -> ZN v | NAND2_X4 | 0.029 |   0.354 |    0.434 | 
     | g207620             | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.372 |    0.452 | 
     | g196573             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.389 |    0.469 | 
     | cpuregs_reg[4][21]  | D v          | DFF_X1   | 0.000 |   0.389 |    0.469 | 
     +----------------------------------------------------------------------------+ 
Path 598: MET Setup Check with Pin reg_sh_reg[1]/CK 
Endpoint:   reg_sh_reg[1]/D  (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.360
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | instr_slti_reg               | CK ^         |           |       |  -0.035 |    0.045 | 
     | instr_slti_reg               | CK ^ -> Q v  | DFF_X1    | 0.097 |   0.061 |    0.141 | 
     | g123                         | A2 v -> ZN ^ | NOR2_X2   | 0.030 |   0.091 |    0.171 | 
     | FE_RC_864_0                  | A3 ^ -> ZN v | NAND4_X2  | 0.031 |   0.123 |    0.202 | 
     | FE_RC_865_0                  | A v -> ZN ^  | INV_X2    | 0.021 |   0.144 |    0.223 | 
     | FE_RC_858_0                  | A2 ^ -> ZN v | NAND3_X4  | 0.020 |   0.164 |    0.243 | 
     | g2662                        | A1 v -> ZN ^ | NOR2_X4   | 0.025 |   0.189 |    0.269 | 
     | FE_OCPC302_n_11142           | A ^ -> Z ^   | BUF_X2    | 0.033 |   0.221 |    0.301 | 
     | FE_OCPC312_n_11142           | A ^ -> ZN v  | INV_X2    | 0.013 |   0.234 |    0.314 | 
     | FE_OCPC508_FE_DBTN14_n_11142 | A v -> Z v   | CLKBUF_X1 | 0.028 |   0.262 |    0.342 | 
     | FE_OCPC313_n_11142           | A v -> ZN ^  | INV_X1    | 0.016 |   0.278 |    0.358 | 
     | g80                          | A1 ^ -> ZN v | NOR2_X2   | 0.012 |   0.290 |    0.369 | 
     | g75                          | A1 v -> ZN v | AND2_X2   | 0.027 |   0.317 |    0.397 | 
     | g198988                      | A v -> ZN ^  | INV_X1    | 0.027 |   0.344 |    0.424 | 
     | g196590                      | B1 ^ -> ZN v | OAI21_X1  | 0.015 |   0.360 |    0.439 | 
     | reg_sh_reg[1]                | D v          | DFF_X1    | 0.000 |   0.360 |    0.439 | 
     +--------------------------------------------------------------------------------------+ 
Path 599: MET Setup Check with Pin cpuregs_reg[1][17]/CK 
Endpoint:   cpuregs_reg[1][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.365
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.045 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.178 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.202 | 
     | FE_OCPC529_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.147 |    0.227 | 
     | FE_RC_853_0         | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.162 |    0.242 | 
     | FE_RC_852_0         | A1 v -> ZN ^ | NOR2_X2  | 0.026 |   0.188 |    0.268 | 
     | g99                 | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.203 |    0.283 | 
     | g210527             | A v -> ZN ^  | INV_X1   | 0.012 |   0.215 |    0.295 | 
     | g225008             | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.233 |    0.313 | 
     | g225007             | A v -> ZN v  | XNOR2_X2 | 0.039 |   0.272 |    0.352 | 
     | g207431             | B1 v -> ZN ^ | AOI21_X4 | 0.035 |   0.307 |    0.387 | 
     | g221690             | A ^ -> ZN v  | INV_X8   | 0.022 |   0.329 |    0.409 | 
     | g218930             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.348 |    0.428 | 
     | g196700             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.365 |    0.444 | 
     | cpuregs_reg[1][17]  | D v          | DFF_X1   | 0.000 |   0.365 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 600: MET Setup Check with Pin cpuregs_reg[2][2]/CK 
Endpoint:   cpuregs_reg[2][2]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.360
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.048 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.150 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.185 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.206 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.264 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.299 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.342 | 
     | g226085            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.295 |    0.374 | 
     | FE_OCPC444_n_32427 | A ^ -> ZN v  | INV_X2   | 0.017 |   0.311 |    0.391 | 
     | FE_OCPC446_n_32427 | A v -> ZN ^  | INV_X8   | 0.016 |   0.327 |    0.407 | 
     | g212906            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.339 |    0.419 | 
     | g196796            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.360 |    0.440 | 
     | cpuregs_reg[2][2]  | D ^          | DFF_X1   | 0.000 |   0.360 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 601: MET Setup Check with Pin cpuregs_reg[8][16]/CK 
Endpoint:   cpuregs_reg[8][16]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.364
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.046 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.153 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.179 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.213 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.250 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.287 | 
     | FE_OCPC345_n_14702  | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.234 |    0.314 | 
     | FE_RC_2354_0        | A2 ^ -> ZN v | NAND2_X2  | 0.014 |   0.248 |    0.328 | 
     | FE_RC_2353_0        | A v -> ZN ^  | OAI211_X2 | 0.024 |   0.272 |    0.352 | 
     | FE_RC_2282_0        | A ^ -> ZN v  | INV_X2    | 0.009 |   0.281 |    0.361 | 
     | FE_RC_2281_0        | A1 v -> ZN v | OR2_X4    | 0.050 |   0.331 |    0.411 | 
     | g223312             | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.347 |    0.427 | 
     | g197392             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.364 |    0.444 | 
     | cpuregs_reg[8][16]  | D v          | DFF_X1    | 0.000 |   0.364 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 602: MET Setup Check with Pin cpuregs_reg[25][19]/CK 
Endpoint:   cpuregs_reg[25][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.364
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.048 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.150 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.185 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.206 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.264 | 
     | g226169             | A1 ^ -> ZN ^ | AND3_X2  | 0.052 |   0.236 |    0.316 | 
     | FE_OCPC205_n_32510  | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.264 |    0.344 | 
     | g226174             | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.300 |    0.379 | 
     | FE_OCPC429_n_32516  | A ^ -> ZN v  | INV_X2   | 0.011 |   0.310 |    0.390 | 
     | FE_OCPC432_n_32516  | A v -> ZN ^  | INV_X4   | 0.020 |   0.331 |    0.411 | 
     | FE_RC_2230_0        | A1 ^ -> ZN ^ | OR2_X2   | 0.022 |   0.353 |    0.433 | 
     | FE_RC_2229_0        | A2 ^ -> ZN v | NAND2_X1 | 0.011 |   0.364 |    0.444 | 
     | cpuregs_reg[25][19] | D v          | DFF_X1   | 0.000 |   0.364 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 603: MET Setup Check with Pin cpuregs_reg[26][23]/CK 
Endpoint:   cpuregs_reg[26][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[18]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.387
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[18]       | CK ^         |           |       |  -0.013 |    0.067 | 
     | reg_pc_reg[18]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.093 |    0.173 | 
     | FE_OCPC216_reg_pc_18 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.126 |    0.206 | 
     | FE_RC_2307_0         | A1 ^ -> ZN ^ | AND4_X2   | 0.052 |   0.178 |    0.258 | 
     | add_1312_30_g7589    | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.219 |    0.299 | 
     | add_1312_30_g7569    | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.236 |    0.316 | 
     | FE_RC_2336_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.251 |    0.331 | 
     | FE_RC_2335_0         | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.274 |    0.354 | 
     | g199881_dup217914    | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.359 |    0.439 | 
     | g207696              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.374 |    0.454 | 
     | FE_RC_703_0          | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.387 |    0.467 | 
     | cpuregs_reg[26][23]  | D ^          | DFF_X1    | 0.000 |   0.387 |    0.467 | 
     +------------------------------------------------------------------------------+ 
Path 604: MET Setup Check with Pin cpuregs_reg[13][0]/CK 
Endpoint:   cpuregs_reg[13][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.358
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.048 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.150 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.185 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.206 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.264 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.298 | 
     | g226184            | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.257 |    0.337 | 
     | FE_RC_2279_0       | A1 ^ -> ZN v | NAND2_X1 | 0.035 |   0.292 |    0.372 | 
     | FE_RC_2280_0       | A v -> ZN ^  | INV_X8   | 0.033 |   0.325 |    0.405 | 
     | g198281            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.340 |    0.420 | 
     | g196631            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.358 |    0.438 | 
     | cpuregs_reg[13][0] | D ^          | DFF_X1   | 0.000 |   0.358 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 605: MET Setup Check with Pin cpuregs_reg[22][6]/CK 
Endpoint:   cpuregs_reg[22][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.360
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.048 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.150 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.186 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.207 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.264 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.317 | 
     | FE_OCPC179_n_25565 | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.270 |    0.350 | 
     | g213173            | A1 ^ -> ZN ^ | AND2_X2  | 0.036 |   0.305 |    0.385 | 
     | FE_OCPC412_n_18910 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.330 |    0.410 | 
     | g226047            | A2 ^ -> ZN v | NAND2_X1 | 0.013 |   0.343 |    0.423 | 
     | g218303            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.360 |    0.440 | 
     | cpuregs_reg[22][6] | D ^          | DFF_X1   | 0.000 |   0.360 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 606: MET Setup Check with Pin cpuregs_reg[4][16]/CK 
Endpoint:   cpuregs_reg[4][16]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.364
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.046 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.153 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.179 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.213 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.250 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.287 | 
     | FE_OCPC345_n_14702  | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.234 |    0.314 | 
     | FE_RC_2354_0        | A2 ^ -> ZN v | NAND2_X2  | 0.014 |   0.248 |    0.328 | 
     | FE_RC_2353_0        | A v -> ZN ^  | OAI211_X2 | 0.024 |   0.272 |    0.352 | 
     | FE_RC_2282_0        | A ^ -> ZN v  | INV_X2    | 0.009 |   0.281 |    0.361 | 
     | FE_RC_2281_0        | A1 v -> ZN v | OR2_X4    | 0.050 |   0.331 |    0.411 | 
     | g223313             | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.347 |    0.427 | 
     | g196585             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.364 |    0.444 | 
     | cpuregs_reg[4][16]  | D v          | DFF_X1    | 0.000 |   0.364 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 607: MET Setup Check with Pin cpuregs_reg[9][23]/CK 
Endpoint:   cpuregs_reg[9][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[18]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.387
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[18]       | CK ^         |           |       |  -0.013 |    0.067 | 
     | reg_pc_reg[18]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.093 |    0.173 | 
     | FE_OCPC216_reg_pc_18 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.126 |    0.206 | 
     | FE_RC_2307_0         | A1 ^ -> ZN ^ | AND4_X2   | 0.052 |   0.178 |    0.258 | 
     | add_1312_30_g7589    | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.219 |    0.299 | 
     | add_1312_30_g7569    | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.236 |    0.316 | 
     | FE_RC_2336_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.251 |    0.331 | 
     | FE_RC_2335_0         | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.274 |    0.354 | 
     | g199881_dup217914    | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.359 |    0.439 | 
     | g207691              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.374 |    0.454 | 
     | FE_RC_594_0          | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.387 |    0.467 | 
     | cpuregs_reg[9][23]   | D ^          | DFF_X1    | 0.000 |   0.387 |    0.467 | 
     +------------------------------------------------------------------------------+ 
Path 608: MET Setup Check with Pin cpuregs_reg[8][23]/CK 
Endpoint:   cpuregs_reg[8][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[18]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.387
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[18]       | CK ^         |           |       |  -0.013 |    0.067 | 
     | reg_pc_reg[18]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.093 |    0.173 | 
     | FE_OCPC216_reg_pc_18 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.126 |    0.206 | 
     | FE_RC_2307_0         | A1 ^ -> ZN ^ | AND4_X2   | 0.052 |   0.178 |    0.258 | 
     | add_1312_30_g7589    | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.219 |    0.299 | 
     | add_1312_30_g7569    | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.236 |    0.316 | 
     | FE_RC_2336_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.251 |    0.331 | 
     | FE_RC_2335_0         | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.274 |    0.354 | 
     | g199881_dup217914    | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.359 |    0.439 | 
     | g213138              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.374 |    0.454 | 
     | FE_RC_536_0          | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.387 |    0.467 | 
     | cpuregs_reg[8][23]   | D ^          | DFF_X1    | 0.000 |   0.387 |    0.467 | 
     +------------------------------------------------------------------------------+ 
Path 609: MET Setup Check with Pin cpu_state_reg[6]/CK 
Endpoint:   cpu_state_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.437
- Arrival Time                  0.357
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[1]   | CK ^         |           |       |  -0.032 |    0.048 | 
     | reg_op1_reg[1]   | CK ^ -> Q ^  | DFF_X2    | 0.152 |   0.120 |    0.200 | 
     | g90381__222112   | A1 ^ -> ZN ^ | OR2_X2    | 0.033 |   0.152 |    0.232 | 
     | g222114          | A ^ -> ZN v  | OAI211_X1 | 0.026 |   0.179 |    0.259 | 
     | g200454          | A v -> ZN ^  | AOI21_X1  | 0.050 |   0.229 |    0.309 | 
     | g200394          | A ^ -> ZN v  | INV_X1    | 0.012 |   0.241 |    0.321 | 
     | g209573          | A1 v -> ZN v | AND3_X1   | 0.032 |   0.273 |    0.353 | 
     | g209572          | A2 v -> ZN v | AND2_X1   | 0.031 |   0.305 |    0.385 | 
     | g195626__209580  | B1 v -> ZN ^ | AOI21_X1  | 0.025 |   0.329 |    0.409 | 
     | g160             | A ^ -> ZN v  | OAI211_X1 | 0.028 |   0.357 |    0.437 | 
     | cpu_state_reg[6] | D v          | DFF_X1    | 0.000 |   0.357 |    0.437 | 
     +--------------------------------------------------------------------------+ 
Path 610: MET Setup Check with Pin cpuregs_reg[4][13]/CK 
Endpoint:   cpuregs_reg[4][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.364
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.041 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.173 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1   | 0.037 |   0.130 |    0.210 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1   | 0.060 |   0.190 |    0.270 | 
     | add_1312_30_g219390 | A2 ^ -> ZN v | NAND3_X2  | 0.025 |   0.215 |    0.296 | 
     | FE_RC_2404_0        | A v -> ZN v  | XNOR2_X2  | 0.035 |   0.251 |    0.331 | 
     | FE_RC_2405_0        | A v -> ZN ^  | INV_X1    | 0.016 |   0.267 |    0.347 | 
     | g217933_dup         | A1 ^ -> ZN v | OAI222_X4 | 0.065 |   0.332 |    0.412 | 
     | g223560             | A2 v -> ZN ^ | NAND2_X1  | 0.016 |   0.347 |    0.427 | 
     | g210558             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.364 |    0.444 | 
     | cpuregs_reg[4][13]  | D v          | DFF_X1    | 0.000 |   0.364 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 611: MET Setup Check with Pin cpuregs_reg[25][16]/CK 
Endpoint:   cpuregs_reg[25][16]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.364
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.046 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.153 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.179 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.213 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.250 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.287 | 
     | FE_OCPC345_n_14702  | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.234 |    0.314 | 
     | FE_RC_2354_0        | A2 ^ -> ZN v | NAND2_X2  | 0.014 |   0.248 |    0.328 | 
     | FE_RC_2353_0        | A v -> ZN ^  | OAI211_X2 | 0.024 |   0.272 |    0.352 | 
     | FE_RC_2282_0        | A ^ -> ZN v  | INV_X2    | 0.009 |   0.281 |    0.361 | 
     | FE_RC_2281_0        | A1 v -> ZN v | OR2_X4    | 0.050 |   0.331 |    0.411 | 
     | g223324             | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.347 |    0.427 | 
     | g197244             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.364 |    0.444 | 
     | cpuregs_reg[25][16] | D v          | DFF_X1    | 0.000 |   0.364 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 612: MET Setup Check with Pin cpuregs_reg[6][16]/CK 
Endpoint:   cpuregs_reg[6][16]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.364
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.046 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.153 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.179 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.213 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.250 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.287 | 
     | FE_OCPC345_n_14702  | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.234 |    0.314 | 
     | FE_RC_2354_0        | A2 ^ -> ZN v | NAND2_X2  | 0.014 |   0.248 |    0.328 | 
     | FE_RC_2353_0        | A v -> ZN ^  | OAI211_X2 | 0.024 |   0.272 |    0.352 | 
     | FE_RC_2282_0        | A ^ -> ZN v  | INV_X2    | 0.009 |   0.281 |    0.361 | 
     | FE_RC_2281_0        | A1 v -> ZN v | OR2_X4    | 0.050 |   0.331 |    0.411 | 
     | g223318             | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.347 |    0.427 | 
     | g197251             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.364 |    0.444 | 
     | cpuregs_reg[6][16]  | D v          | DFF_X1    | 0.000 |   0.364 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 613: MET Setup Check with Pin cpuregs_reg[2][22]/CK 
Endpoint:   cpuregs_reg[2][22]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.361
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.048 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.150 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.186 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.207 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.264 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.299 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.342 | 
     | g226082            | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.301 |    0.381 | 
     | FE_OCPC455_n_32424 | A ^ -> ZN v  | INV_X4   | 0.011 |   0.312 |    0.392 | 
     | FE_OCPC456_n_32424 | A v -> ZN ^  | INV_X4   | 0.014 |   0.327 |    0.407 | 
     | FE_RC_829_0        | A1 ^ -> ZN ^ | OR2_X1   | 0.023 |   0.350 |    0.430 | 
     | FE_RC_828_0        | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.361 |    0.442 | 
     | cpuregs_reg[2][22] | D v          | DFF_X1   | 0.000 |   0.361 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 614: MET Setup Check with Pin cpuregs_reg[2][26]/CK 
Endpoint:   cpuregs_reg[2][26]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.361
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.048 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.150 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.186 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.207 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.264 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.299 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.342 | 
     | g226082            | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.301 |    0.381 | 
     | FE_OCPC455_n_32424 | A ^ -> ZN v  | INV_X4   | 0.011 |   0.312 |    0.393 | 
     | FE_OCPC456_n_32424 | A v -> ZN ^  | INV_X4   | 0.014 |   0.327 |    0.407 | 
     | FE_RC_2304_0       | A1 ^ -> ZN ^ | OR2_X1   | 0.023 |   0.350 |    0.430 | 
     | FE_RC_2303_0       | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.361 |    0.442 | 
     | cpuregs_reg[2][26] | D v          | DFF_X1   | 0.000 |   0.361 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 615: MET Setup Check with Pin cpuregs_reg[24][17]/CK 
Endpoint:   cpuregs_reg[24][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.445
- Arrival Time                  0.365
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.046 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.179 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.202 | 
     | FE_OCPC529_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.147 |    0.227 | 
     | FE_RC_853_0         | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.162 |    0.242 | 
     | FE_RC_852_0         | A1 v -> ZN ^ | NOR2_X2  | 0.026 |   0.188 |    0.268 | 
     | g99                 | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.203 |    0.283 | 
     | g210527             | A v -> ZN ^  | INV_X1   | 0.012 |   0.215 |    0.296 | 
     | g225008             | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.233 |    0.313 | 
     | g225007             | A v -> ZN v  | XNOR2_X2 | 0.039 |   0.272 |    0.352 | 
     | g207431             | B1 v -> ZN ^ | AOI21_X4 | 0.035 |   0.307 |    0.387 | 
     | g221690             | A ^ -> ZN v  | INV_X8   | 0.022 |   0.329 |    0.409 | 
     | g218933             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.348 |    0.428 | 
     | g197207             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.365 |    0.445 | 
     | cpuregs_reg[24][17] | D v          | DFF_X1   | 0.000 |   0.365 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 616: MET Setup Check with Pin cpuregs_reg[29][23]/CK 
Endpoint:   cpuregs_reg[29][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[18]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.387
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[18]       | CK ^         |           |       |  -0.013 |    0.067 | 
     | reg_pc_reg[18]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.093 |    0.174 | 
     | FE_OCPC216_reg_pc_18 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.126 |    0.206 | 
     | FE_RC_2307_0         | A1 ^ -> ZN ^ | AND4_X2   | 0.052 |   0.178 |    0.258 | 
     | add_1312_30_g7589    | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.219 |    0.300 | 
     | add_1312_30_g7569    | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.236 |    0.317 | 
     | FE_RC_2336_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.251 |    0.331 | 
     | FE_RC_2335_0         | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.274 |    0.355 | 
     | g199881_dup217914    | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.359 |    0.440 | 
     | g213103              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.374 |    0.454 | 
     | FE_RC_598_0          | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.387 |    0.467 | 
     | cpuregs_reg[29][23]  | D ^          | DFF_X1    | 0.000 |   0.387 |    0.467 | 
     +------------------------------------------------------------------------------+ 
Path 617: MET Setup Check with Pin cpuregs_reg[21][23]/CK 
Endpoint:   cpuregs_reg[21][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[18]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.387
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[18]       | CK ^         |           |       |  -0.013 |    0.067 | 
     | reg_pc_reg[18]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.093 |    0.174 | 
     | FE_OCPC216_reg_pc_18 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.126 |    0.206 | 
     | FE_RC_2307_0         | A1 ^ -> ZN ^ | AND4_X2   | 0.052 |   0.178 |    0.258 | 
     | add_1312_30_g7589    | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.219 |    0.300 | 
     | add_1312_30_g7569    | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.236 |    0.317 | 
     | FE_RC_2336_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.251 |    0.331 | 
     | FE_RC_2335_0         | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.274 |    0.355 | 
     | g199881_dup217914    | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.359 |    0.440 | 
     | g207687              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.374 |    0.454 | 
     | FE_RC_575_0          | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.387 |    0.467 | 
     | cpuregs_reg[21][23]  | D ^          | DFF_X1    | 0.000 |   0.387 |    0.467 | 
     +------------------------------------------------------------------------------+ 
Path 618: MET Setup Check with Pin cpuregs_reg[13][23]/CK 
Endpoint:   cpuregs_reg[13][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[18]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.387
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[18]       | CK ^         |           |       |  -0.013 |    0.067 | 
     | reg_pc_reg[18]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.093 |    0.174 | 
     | FE_OCPC216_reg_pc_18 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.126 |    0.206 | 
     | FE_RC_2307_0         | A1 ^ -> ZN ^ | AND4_X2   | 0.052 |   0.178 |    0.258 | 
     | add_1312_30_g7589    | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.219 |    0.300 | 
     | add_1312_30_g7569    | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.236 |    0.317 | 
     | FE_RC_2336_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.251 |    0.331 | 
     | FE_RC_2335_0         | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.274 |    0.355 | 
     | g199881_dup217914    | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.359 |    0.440 | 
     | g207695              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.374 |    0.454 | 
     | FE_RC_699_0          | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.387 |    0.467 | 
     | cpuregs_reg[13][23]  | D ^          | DFF_X1    | 0.000 |   0.387 |    0.467 | 
     +------------------------------------------------------------------------------+ 
Path 619: MET Setup Check with Pin cpuregs_reg[11][23]/CK 
Endpoint:   cpuregs_reg[11][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[18]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.387
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[18]       | CK ^         |           |       |  -0.013 |    0.067 | 
     | reg_pc_reg[18]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.093 |    0.174 | 
     | FE_OCPC216_reg_pc_18 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.126 |    0.206 | 
     | FE_RC_2307_0         | A1 ^ -> ZN ^ | AND4_X2   | 0.052 |   0.178 |    0.258 | 
     | add_1312_30_g7589    | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.219 |    0.300 | 
     | add_1312_30_g7569    | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.236 |    0.317 | 
     | FE_RC_2336_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.251 |    0.331 | 
     | FE_RC_2335_0         | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.274 |    0.355 | 
     | g199881_dup217914    | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.359 |    0.440 | 
     | g212893              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.374 |    0.454 | 
     | FE_RC_616_0          | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.387 |    0.467 | 
     | cpuregs_reg[11][23]  | D ^          | DFF_X1    | 0.000 |   0.387 |    0.467 | 
     +------------------------------------------------------------------------------+ 
Path 620: MET Setup Check with Pin cpuregs_reg[10][23]/CK 
Endpoint:   cpuregs_reg[10][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[18]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.387
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[18]       | CK ^         |           |       |  -0.013 |    0.067 | 
     | reg_pc_reg[18]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.093 |    0.174 | 
     | FE_OCPC216_reg_pc_18 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.126 |    0.206 | 
     | FE_RC_2307_0         | A1 ^ -> ZN ^ | AND4_X2   | 0.052 |   0.178 |    0.258 | 
     | add_1312_30_g7589    | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.219 |    0.300 | 
     | add_1312_30_g7569    | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.236 |    0.317 | 
     | FE_RC_2336_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.251 |    0.331 | 
     | FE_RC_2335_0         | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.274 |    0.355 | 
     | g199881_dup217914    | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.359 |    0.440 | 
     | g212835              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.374 |    0.454 | 
     | FE_RC_567_0          | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.387 |    0.467 | 
     | cpuregs_reg[10][23]  | D ^          | DFF_X1    | 0.000 |   0.387 |    0.467 | 
     +------------------------------------------------------------------------------+ 
Path 621: MET Setup Check with Pin cpuregs_reg[2][23]/CK 
Endpoint:   cpuregs_reg[2][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[18]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.387
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[18]       | CK ^         |           |       |  -0.013 |    0.067 | 
     | reg_pc_reg[18]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.093 |    0.174 | 
     | FE_OCPC216_reg_pc_18 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.126 |    0.206 | 
     | FE_RC_2307_0         | A1 ^ -> ZN ^ | AND4_X2   | 0.052 |   0.178 |    0.258 | 
     | add_1312_30_g7589    | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.219 |    0.300 | 
     | add_1312_30_g7569    | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.236 |    0.317 | 
     | FE_RC_2336_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.251 |    0.331 | 
     | FE_RC_2335_0         | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.274 |    0.355 | 
     | g199881_dup217914    | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.359 |    0.440 | 
     | g212932              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.374 |    0.454 | 
     | FE_RC_612_0          | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.387 |    0.467 | 
     | cpuregs_reg[2][23]   | D ^          | DFF_X1    | 0.000 |   0.387 |    0.467 | 
     +------------------------------------------------------------------------------+ 
Path 622: MET Setup Check with Pin cpuregs_reg[20][30]/CK 
Endpoint:   cpuregs_reg[20][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.497
- Arrival Time                  0.417
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.067 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.186 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.244 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.282 | 
     | add_1312_30_g214152 | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.244 |    0.324 | 
     | g210315             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.261 |    0.341 | 
     | FE_OCPC225_n_15988  | A v -> ZN ^  | INV_X2    | 0.015 |   0.275 |    0.356 | 
     | FE_RC_638_0         | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.290 |    0.371 | 
     | FE_RC_637_0         | A v -> ZN ^  | OAI21_X2  | 0.019 |   0.310 |    0.390 | 
     | g199875_dup217909   | A1 ^ -> ZN v | OAI222_X4 | 0.075 |   0.385 |    0.465 | 
     | g222731             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.400 |    0.480 | 
     | g217470             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.417 |    0.497 | 
     | cpuregs_reg[20][30] | D v          | DFF_X1    | 0.000 |   0.417 |    0.497 | 
     +-----------------------------------------------------------------------------+ 
Path 623: MET Setup Check with Pin cpuregs_reg[9][30]/CK 
Endpoint:   cpuregs_reg[9][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.492
- Arrival Time                  0.412
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.067 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.186 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.244 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.282 | 
     | add_1312_30_g214152 | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.244 |    0.324 | 
     | g210315             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.261 |    0.341 | 
     | FE_OCPC225_n_15988  | A v -> ZN ^  | INV_X2    | 0.015 |   0.275 |    0.356 | 
     | FE_RC_638_0         | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.290 |    0.371 | 
     | FE_RC_637_0         | A v -> ZN ^  | OAI21_X2  | 0.019 |   0.310 |    0.390 | 
     | g199875_dup217909   | A1 ^ -> ZN v | OAI222_X4 | 0.075 |   0.385 |    0.465 | 
     | FE_OCPC227_n_23743  | A v -> ZN ^  | INV_X2    | 0.014 |   0.398 |    0.478 | 
     | g197514             | A1 ^ -> ZN v | OAI22_X1  | 0.014 |   0.412 |    0.492 | 
     | cpuregs_reg[9][30]  | D v          | DFF_X1    | 0.000 |   0.412 |    0.492 | 
     +-----------------------------------------------------------------------------+ 
Path 624: MET Setup Check with Pin cpuregs_reg[8][30]/CK 
Endpoint:   cpuregs_reg[8][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.492
- Arrival Time                  0.412
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.067 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.186 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.244 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.282 | 
     | add_1312_30_g214152 | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.244 |    0.324 | 
     | g210315             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.261 |    0.341 | 
     | FE_OCPC225_n_15988  | A v -> ZN ^  | INV_X2    | 0.015 |   0.275 |    0.356 | 
     | FE_RC_638_0         | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.290 |    0.371 | 
     | FE_RC_637_0         | A v -> ZN ^  | OAI21_X2  | 0.019 |   0.310 |    0.390 | 
     | g199875_dup217909   | A1 ^ -> ZN v | OAI222_X4 | 0.075 |   0.385 |    0.465 | 
     | FE_OCPC227_n_23743  | A v -> ZN ^  | INV_X2    | 0.014 |   0.398 |    0.478 | 
     | FE_RC_628_0         | A1 ^ -> ZN v | OAI22_X1  | 0.014 |   0.412 |    0.492 | 
     | cpuregs_reg[8][30]  | D v          | DFF_X1    | 0.000 |   0.412 |    0.492 | 
     +-----------------------------------------------------------------------------+ 
Path 625: MET Setup Check with Pin cpuregs_reg[10][16]/CK 
Endpoint:   cpuregs_reg[10][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.360
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.048 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.150 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.186 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.207 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.264 | 
     | g226138             | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.299 | 
     | g227646             | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.342 | 
     | g226084             | A1 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.300 |    0.380 | 
     | FE_OCPC394_n_32426  | A ^ -> Z ^   | BUF_X8   | 0.027 |   0.326 |    0.407 | 
     | g223331             | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.340 |    0.420 | 
     | g197534             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.360 |    0.440 | 
     | cpuregs_reg[10][16] | D ^          | DFF_X1   | 0.000 |   0.360 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 626: MET Setup Check with Pin cpuregs_reg[2][1]/CK 
Endpoint:   cpuregs_reg[2][1]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.358
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.049 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.151 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.186 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.207 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.264 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.299 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.342 | 
     | g226085            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.295 |    0.375 | 
     | FE_OCPC444_n_32427 | A ^ -> ZN v  | INV_X2   | 0.017 |   0.311 |    0.392 | 
     | FE_OCPC446_n_32427 | A v -> ZN ^  | INV_X8   | 0.016 |   0.327 |    0.408 | 
     | g212907            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.339 |    0.420 | 
     | g196791            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.358 |    0.438 | 
     | cpuregs_reg[2][1]  | D ^          | DFF_X1   | 0.000 |   0.358 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 627: MET Setup Check with Pin cpuregs_reg[2][16]/CK 
Endpoint:   cpuregs_reg[2][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.360
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.049 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.151 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.186 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.207 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.264 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.299 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.342 | 
     | g226085            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.295 |    0.375 | 
     | FE_OCPC444_n_32427 | A ^ -> ZN v  | INV_X2   | 0.017 |   0.311 |    0.392 | 
     | FE_OCPC447_n_32427 | A v -> ZN ^  | INV_X4   | 0.018 |   0.329 |    0.409 | 
     | g223329            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.341 |    0.422 | 
     | g196842            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.360 |    0.440 | 
     | cpuregs_reg[2][16] | D ^          | DFF_X1   | 0.000 |   0.360 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 628: MET Setup Check with Pin is_beq_bne_blt_bge_bltu_bgeu_reg/CK 
Endpoint:   is_beq_bne_blt_bge_bltu_bgeu_reg/D (^) checked with  leading edge 
of 'clk'
Beginpoint: mem_state_reg[0]/Q                 (^) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.437
- Arrival Time                  0.357
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |              |          |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]                 | CK ^         |          |       |  -0.034 |    0.046 | 
     | mem_state_reg[0]                 | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.160 | 
     | g197                             | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.188 | 
     | FE_RC_1025_0                     | A1 ^ -> ZN v | AOI22_X2 | 0.013 |   0.120 |    0.201 | 
     | g209212                          | A1 v -> ZN ^ | NOR2_X2  | 0.051 |   0.171 |    0.251 | 
     | g226230                          | A2 ^ -> ZN ^ | AND2_X2  | 0.059 |   0.230 |    0.311 | 
     | g222514                          | A1 ^ -> ZN ^ | AND4_X1  | 0.089 |   0.320 |    0.400 | 
     | g208907                          | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.338 |    0.418 | 
     | g219334                          | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.357 |    0.437 | 
     | is_beq_bne_blt_bge_bltu_bgeu_reg | D ^          | DFF_X1   | 0.000 |   0.357 |    0.437 | 
     +-----------------------------------------------------------------------------------------+ 
Path 629: MET Setup Check with Pin reg_out_reg[3]/CK 
Endpoint:   reg_out_reg[3]/D   (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.359
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                       |              |           |       |  Time   |   Time   | 
     |-----------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[5]      | CK ^         |           |       |  -0.036 |    0.045 | 
     | cpu_state_reg[5]      | CK ^ -> Q v  | DFF_X1    | 0.097 |   0.062 |    0.142 | 
     | FE_OCPC94_cpu_state_5 | A v -> Z v   | BUF_X1    | 0.038 |   0.100 |    0.181 | 
     | FE_OCPC45_cpu_state_5 | A v -> Z v   | BUF_X1    | 0.044 |   0.144 |    0.225 | 
     | g90384__212294        | A1 v -> ZN v | AND2_X2   | 0.043 |   0.187 |    0.267 | 
     | g90320__212306        | A1 v -> ZN v | AND2_X1   | 0.033 |   0.220 |    0.301 | 
     | g90313__4547          | A v -> ZN ^  | AOI21_X2  | 0.033 |   0.253 |    0.334 | 
     | g90216__1840          | A1 ^ -> ZN v | NAND3_X1  | 0.025 |   0.278 |    0.358 | 
     | g90147__9682          | A v -> ZN ^  | AOI221_X2 | 0.066 |   0.344 |    0.424 | 
     | g90138__1840          | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.359 |    0.440 | 
     | reg_out_reg[3]        | D v          | DFF_X1    | 0.000 |   0.359 |    0.440 | 
     +-------------------------------------------------------------------------------+ 
Path 630: MET Setup Check with Pin cpuregs_reg[30][25]/CK 
Endpoint:   cpuregs_reg[30][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.361
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.049 | 
     | latched_rd_reg[3]   | CK ^ -> QN ^ | DFF_X1   | 0.109 |   0.077 |    0.158 | 
     | g201052             | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.117 |    0.197 | 
     | g227638             | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.141 |    0.222 | 
     | g226407             | A3 v -> ZN v | AND4_X4  | 0.040 |   0.181 |    0.261 | 
     | g219696             | A1 v -> ZN v | AND2_X1  | 0.039 |   0.220 |    0.301 | 
     | g227806             | A1 v -> ZN v | AND2_X4  | 0.031 |   0.252 |    0.332 | 
     | FE_OCPC400_n_34134  | A v -> Z v   | BUF_X8   | 0.023 |   0.275 |    0.355 | 
     | FE_OCPC191_n_34134  | A v -> Z v   | BUF_X4   | 0.027 |   0.302 |    0.383 | 
     | FE_RC_481_0         | A1 v -> ZN v | OR2_X1   | 0.044 |   0.346 |    0.426 | 
     | FE_RC_480_0         | A2 v -> ZN ^ | NAND2_X1 | 0.015 |   0.361 |    0.441 | 
     | cpuregs_reg[30][25] | D ^          | DFF_X1   | 0.000 |   0.361 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 631: MET Setup Check with Pin cpuregs_reg[20][17]/CK 
Endpoint:   cpuregs_reg[20][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.358
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.046 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.179 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.203 | 
     | FE_OCPC529_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.147 |    0.227 | 
     | FE_RC_853_0         | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.162 |    0.243 | 
     | FE_RC_852_0         | A1 v -> ZN ^ | NOR2_X2  | 0.026 |   0.188 |    0.269 | 
     | g99                 | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.203 |    0.284 | 
     | g210527             | A v -> ZN ^  | INV_X1   | 0.012 |   0.215 |    0.296 | 
     | g225008             | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.233 |    0.314 | 
     | g225007             | A v -> ZN ^  | XNOR2_X2 | 0.035 |   0.268 |    0.349 | 
     | g207431             | B1 ^ -> ZN v | AOI21_X4 | 0.022 |   0.290 |    0.371 | 
     | g221690             | A v -> ZN ^  | INV_X8   | 0.032 |   0.322 |    0.403 | 
     | g226096             | A1 ^ -> ZN v | NAND3_X4 | 0.017 |   0.339 |    0.420 | 
     | g226193             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.358 |    0.439 | 
     | cpuregs_reg[20][17] | D ^          | DFF_X1   | 0.000 |   0.358 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 632: MET Setup Check with Pin cpuregs_reg[19][22]/CK 
Endpoint:   cpuregs_reg[19][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.362
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.049 | 
     | latched_rd_reg[3]   | CK ^ -> QN ^ | DFF_X1   | 0.109 |   0.077 |    0.158 | 
     | g201052             | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.117 |    0.197 | 
     | g227638             | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.141 |    0.222 | 
     | g226407             | A3 v -> ZN v | AND4_X4  | 0.040 |   0.181 |    0.261 | 
     | g226138             | A1 v -> ZN v | AND2_X4  | 0.029 |   0.210 |    0.290 | 
     | g226141             | A1 v -> ZN v | AND2_X4  | 0.026 |   0.236 |    0.317 | 
     | g226142             | A1 v -> ZN v | AND2_X1  | 0.030 |   0.266 |    0.346 | 
     | FE_OCPC422_n_32484  | A v -> ZN ^  | INV_X1   | 0.024 |   0.289 |    0.370 | 
     | FE_OCPC423_n_32484  | A ^ -> ZN v  | INV_X2   | 0.014 |   0.303 |    0.383 | 
     | FE_RC_825_0         | A1 v -> ZN v | OR2_X1   | 0.044 |   0.346 |    0.427 | 
     | FE_RC_824_0         | A2 v -> ZN ^ | NAND2_X1 | 0.015 |   0.362 |    0.442 | 
     | cpuregs_reg[19][22] | D ^          | DFF_X1   | 0.000 |   0.362 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 633: MET Setup Check with Pin reg_out_reg[27]/CK 
Endpoint:   reg_out_reg[27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.460
- Arrival Time                  0.380
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]    | CK ^         |          |       |  -0.013 |    0.067 | 
     | reg_pc_reg[21]    | CK ^ -> Q ^  | DFF_X1   | 0.115 |   0.102 |    0.183 | 
     | add_1801_23_g1243 | A2 ^ -> ZN v | NOR2_X2  | 0.015 |   0.117 |    0.198 | 
     | add_1801_23_g1160 | A2 v -> ZN ^ | NOR2_X1  | 0.033 |   0.150 |    0.230 | 
     | add_1801_23_g1078 | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.189 |    0.269 | 
     | add_1801_23_g1062 | A2 ^ -> ZN v | NAND2_X1 | 0.026 |   0.214 |    0.295 | 
     | add_1801_23_g1033 | A1 v -> ZN v | OR2_X1   | 0.047 |   0.261 |    0.342 | 
     | add_1801_23_g965  | B2 v -> ZN ^ | OAI21_X1 | 0.044 |   0.305 |    0.385 | 
     | add_1801_23_g958  | A ^ -> ZN ^  | XNOR2_X2 | 0.046 |   0.350 |    0.431 | 
     | g200979           | A1 ^ -> ZN v | NAND2_X4 | 0.013 |   0.363 |    0.444 | 
     | FE_RC_389_0       | A1 v -> ZN ^ | NAND3_X2 | 0.016 |   0.380 |    0.460 | 
     | reg_out_reg[27]   | D ^          | DFF_X1   | 0.000 |   0.380 |    0.460 | 
     +--------------------------------------------------------------------------+ 
Path 634: MET Setup Check with Pin cpuregs_reg[10][2]/CK 
Endpoint:   cpuregs_reg[10][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.358
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.049 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.151 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.186 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.207 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.265 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.300 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.343 | 
     | g198917_dup226080  | A1 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.300 |    0.380 | 
     | FE_OCPC407_n_32422 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.325 |    0.405 | 
     | g212862            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.337 |    0.418 | 
     | g197521            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.358 |    0.438 | 
     | cpuregs_reg[10][2] | D ^          | DFF_X1   | 0.000 |   0.358 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 635: MET Setup Check with Pin cpuregs_reg[27][26]/CK 
Endpoint:   cpuregs_reg[27][26]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.362
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.068 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.187 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.244 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.283 | 
     | add_1312_30_g214151 | A1 ^ -> ZN ^ | AND2_X1  | 0.033 |   0.235 |    0.315 | 
     | add_1312_30_g7565   | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.257 |    0.338 | 
     | g109                | A v -> ZN ^  | INV_X1   | 0.015 |   0.273 |    0.353 | 
     | FE_RC_2175_0        | A ^ -> ZN v  | INV_X1   | 0.009 |   0.282 |    0.363 | 
     | FE_RC_2174_0        | A1 v -> ZN ^ | NAND2_X2 | 0.016 |   0.298 |    0.379 | 
     | FE_RC_2173_0        | A1 ^ -> ZN v | NAND3_X4 | 0.028 |   0.326 |    0.407 | 
     | g213290             | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.345 |    0.426 | 
     | g197547             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.362 |    0.443 | 
     | cpuregs_reg[27][26] | D v          | DFF_X1   | 0.000 |   0.362 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 636: MET Setup Check with Pin reg_sh_reg[3]/CK 
Endpoint:   reg_sh_reg[3]/D  (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.360
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | instr_slti_reg               | CK ^         |           |       |  -0.035 |    0.046 | 
     | instr_slti_reg               | CK ^ -> Q v  | DFF_X1    | 0.097 |   0.061 |    0.142 | 
     | g123                         | A2 v -> ZN ^ | NOR2_X2   | 0.030 |   0.091 |    0.172 | 
     | FE_RC_864_0                  | A3 ^ -> ZN v | NAND4_X2  | 0.031 |   0.123 |    0.203 | 
     | FE_RC_865_0                  | A v -> ZN ^  | INV_X2    | 0.021 |   0.144 |    0.224 | 
     | FE_RC_858_0                  | A2 ^ -> ZN v | NAND3_X4  | 0.020 |   0.164 |    0.244 | 
     | g2662                        | A1 v -> ZN ^ | NOR2_X4   | 0.025 |   0.189 |    0.270 | 
     | FE_OCPC302_n_11142           | A ^ -> Z ^   | BUF_X2    | 0.033 |   0.221 |    0.302 | 
     | FE_OCPC312_n_11142           | A ^ -> ZN v  | INV_X2    | 0.013 |   0.234 |    0.315 | 
     | FE_OCPC508_FE_DBTN14_n_11142 | A v -> Z v   | CLKBUF_X1 | 0.028 |   0.262 |    0.343 | 
     | FE_OCPC313_n_11142           | A v -> ZN ^  | INV_X1    | 0.016 |   0.278 |    0.359 | 
     | g80                          | A1 ^ -> ZN v | NOR2_X2   | 0.012 |   0.290 |    0.370 | 
     | g75                          | A1 v -> ZN v | AND2_X2   | 0.027 |   0.317 |    0.398 | 
     | g198988                      | A v -> ZN ^  | INV_X1    | 0.027 |   0.344 |    0.425 | 
     | g196591                      | B1 ^ -> ZN v | OAI21_X1  | 0.015 |   0.360 |    0.440 | 
     | reg_sh_reg[3]                | D v          | DFF_X1    | 0.000 |   0.360 |    0.440 | 
     +--------------------------------------------------------------------------------------+ 
Path 637: MET Setup Check with Pin cpuregs_reg[18][29]/CK 
Endpoint:   cpuregs_reg[18][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.495
- Arrival Time                  0.414
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]      | CK ^         |           |       |  -0.013 |    0.068 | 
     | reg_pc_reg[25]      | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.201 | 
     | add_1312_30_g7598   | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.274 | 
     | FE_RC_393_0         | A ^ -> ZN v  | INV_X2    | 0.009 |   0.202 |    0.283 | 
     | FE_RC_392_0         | A1 v -> ZN ^ | NOR2_X2   | 0.018 |   0.220 |    0.301 | 
     | FE_RC_391_0         | A3 ^ -> ZN v | NAND3_X1  | 0.023 |   0.243 |    0.323 | 
     | g17                 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.284 |    0.365 | 
     | g221340             | A1 v -> ZN ^ | OAI222_X4 | 0.073 |   0.357 |    0.438 | 
     | FE_OCPC383_n_27457  | A ^ -> Z ^   | BUF_X4    | 0.030 |   0.387 |    0.468 | 
     | g221345             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.401 |    0.482 | 
     | FE_RC_571_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.414 |    0.495 | 
     | cpuregs_reg[18][29] | D ^          | DFF_X1    | 0.000 |   0.414 |    0.495 | 
     +-----------------------------------------------------------------------------+ 
Path 638: MET Setup Check with Pin reg_sh_reg[4]/CK 
Endpoint:   reg_sh_reg[4]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.359
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                          |              |          |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_j_reg[1]     | CK ^         |          |       |  -0.032 |    0.049 | 
     | decoded_imm_j_reg[1]     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.065 |    0.145 | 
     | FE_OCPC194_decoded_rs2_1 | A v -> Z v   | BUF_X4   | 0.026 |   0.091 |    0.172 | 
     | g217613                  | A1 v -> ZN ^ | NOR2_X1  | 0.030 |   0.121 |    0.202 | 
     | g200755                  | A1 ^ -> ZN ^ | AND2_X2  | 0.063 |   0.184 |    0.265 | 
     | g200479                  | A1 ^ -> ZN v | NAND2_X1 | 0.029 |   0.213 |    0.293 | 
     | g200013                  | A1 v -> ZN v | OR2_X1   | 0.047 |   0.260 |    0.341 | 
     | g199424                  | A4 v -> ZN ^ | NAND4_X1 | 0.023 |   0.283 |    0.364 | 
     | g217484                  | A1 ^ -> ZN v | NOR2_X1  | 0.008 |   0.291 |    0.372 | 
     | g217482                  | A2 v -> ZN v | AND4_X1  | 0.039 |   0.331 |    0.411 | 
     | g217480                  | B2 v -> ZN ^ | OAI21_X1 | 0.028 |   0.359 |    0.440 | 
     | reg_sh_reg[4]            | D ^          | DFF_X1   | 0.000 |   0.359 |    0.440 | 
     +---------------------------------------------------------------------------------+ 
Path 639: MET Setup Check with Pin cpuregs_reg[23][17]/CK 
Endpoint:   cpuregs_reg[23][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.447
- Arrival Time                  0.366
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.049 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.151 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.186 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.207 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.265 | 
     | g219696             | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.318 | 
     | FE_OCPC179_n_25565  | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.270 |    0.350 | 
     | g198851             | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.312 |    0.393 | 
     | FE_OCPC439_n_3085   | A ^ -> Z ^   | BUF_X16  | 0.025 |   0.337 |    0.418 | 
     | FE_RC_2246_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.018 |   0.355 |    0.436 | 
     | FE_RC_2245_0        | A2 ^ -> ZN v | NAND2_X1 | 0.011 |   0.366 |    0.447 | 
     | cpuregs_reg[23][17] | D v          | DFF_X1   | 0.000 |   0.366 |    0.447 | 
     +----------------------------------------------------------------------------+ 
Path 640: MET Setup Check with Pin cpuregs_reg[10][8]/CK 
Endpoint:   cpuregs_reg[10][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.360
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.046 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.154 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.179 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.124 |    0.205 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.159 |    0.240 | 
     | FE_RC_2291_0        | A3 ^ -> ZN v | NAND3_X4  | 0.021 |   0.180 |    0.261 | 
     | FE_RC_658_0         | A v -> ZN ^  | INV_X4    | 0.017 |   0.197 |    0.277 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.243 |    0.324 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.263 |    0.343 | 
     | g222779_dup228077   | A v -> ZN ^  | OAI221_X4 | 0.064 |   0.327 |    0.408 | 
     | g225478             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.342 |    0.423 | 
     | g197526             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.360 |    0.440 | 
     | cpuregs_reg[10][8]  | D ^          | DFF_X1    | 0.000 |   0.360 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 641: MET Setup Check with Pin cpuregs_reg[7][29]/CK 
Endpoint:   cpuregs_reg[7][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.495
- Arrival Time                  0.414
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]     | CK ^         |           |       |  -0.013 |    0.068 | 
     | reg_pc_reg[25]     | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.201 | 
     | add_1312_30_g7598  | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.274 | 
     | FE_RC_393_0        | A ^ -> ZN v  | INV_X2    | 0.009 |   0.202 |    0.283 | 
     | FE_RC_392_0        | A1 v -> ZN ^ | NOR2_X2   | 0.018 |   0.220 |    0.301 | 
     | FE_RC_391_0        | A3 ^ -> ZN v | NAND3_X1  | 0.023 |   0.243 |    0.324 | 
     | g17                | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.284 |    0.365 | 
     | g221340            | A1 v -> ZN ^ | OAI222_X4 | 0.073 |   0.357 |    0.438 | 
     | FE_OCPC383_n_27457 | A ^ -> Z ^   | BUF_X4    | 0.030 |   0.387 |    0.468 | 
     | g223947            | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.401 |    0.482 | 
     | FE_RC_569_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.414 |    0.495 | 
     | cpuregs_reg[7][29] | D ^          | DFF_X1    | 0.000 |   0.414 |    0.495 | 
     +----------------------------------------------------------------------------+ 
Path 642: MET Setup Check with Pin mem_addr_reg[15]/CK 
Endpoint:   mem_addr_reg[15]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.375
- Arrival Time                  0.294
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.047 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1  | 0.114 |   0.080 |    0.161 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4  | 0.028 |   0.108 |    0.189 | 
     | FE_RC_2132_0     | A1 ^ -> ZN v | NOR2_X1 | 0.008 |   0.116 |    0.197 | 
     | FE_RC_2130_0     | A1 v -> ZN v | AND2_X2 | 0.033 |   0.149 |    0.229 | 
     | FE_RC_2131_0     | A v -> ZN ^  | INV_X8  | 0.030 |   0.178 |    0.259 | 
     | g203582          | A1 ^ -> ZN ^ | AND2_X1 | 0.115 |   0.294 |    0.375 | 
     | mem_addr_reg[15] | SE ^         | SDFF_X1 | 0.000 |   0.294 |    0.375 | 
     +------------------------------------------------------------------------+ 
Path 643: MET Setup Check with Pin mem_addr_reg[14]/CK 
Endpoint:   mem_addr_reg[14]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.375
- Arrival Time                  0.294
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.047 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1  | 0.114 |   0.080 |    0.161 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4  | 0.028 |   0.108 |    0.189 | 
     | FE_RC_2132_0     | A1 ^ -> ZN v | NOR2_X1 | 0.008 |   0.116 |    0.197 | 
     | FE_RC_2130_0     | A1 v -> ZN v | AND2_X2 | 0.033 |   0.149 |    0.229 | 
     | FE_RC_2131_0     | A v -> ZN ^  | INV_X8  | 0.030 |   0.178 |    0.259 | 
     | g203582          | A1 ^ -> ZN ^ | AND2_X1 | 0.115 |   0.294 |    0.375 | 
     | mem_addr_reg[14] | SE ^         | SDFF_X1 | 0.000 |   0.294 |    0.375 | 
     +------------------------------------------------------------------------+ 
Path 644: MET Setup Check with Pin mem_addr_reg[13]/CK 
Endpoint:   mem_addr_reg[13]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.375
- Arrival Time                  0.294
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.047 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1  | 0.114 |   0.080 |    0.161 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4  | 0.028 |   0.108 |    0.189 | 
     | FE_RC_2132_0     | A1 ^ -> ZN v | NOR2_X1 | 0.008 |   0.116 |    0.197 | 
     | FE_RC_2130_0     | A1 v -> ZN v | AND2_X2 | 0.033 |   0.149 |    0.229 | 
     | FE_RC_2131_0     | A v -> ZN ^  | INV_X8  | 0.030 |   0.178 |    0.259 | 
     | g203582          | A1 ^ -> ZN ^ | AND2_X1 | 0.115 |   0.294 |    0.375 | 
     | mem_addr_reg[13] | SE ^         | SDFF_X1 | 0.000 |   0.294 |    0.375 | 
     +------------------------------------------------------------------------+ 
Path 645: MET Setup Check with Pin mem_addr_reg[12]/CK 
Endpoint:   mem_addr_reg[12]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.375
- Arrival Time                  0.294
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.047 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1  | 0.114 |   0.080 |    0.161 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4  | 0.028 |   0.108 |    0.189 | 
     | FE_RC_2132_0     | A1 ^ -> ZN v | NOR2_X1 | 0.008 |   0.116 |    0.197 | 
     | FE_RC_2130_0     | A1 v -> ZN v | AND2_X2 | 0.033 |   0.149 |    0.229 | 
     | FE_RC_2131_0     | A v -> ZN ^  | INV_X8  | 0.030 |   0.178 |    0.259 | 
     | g203582          | A1 ^ -> ZN ^ | AND2_X1 | 0.115 |   0.294 |    0.375 | 
     | mem_addr_reg[12] | SE ^         | SDFF_X1 | 0.000 |   0.294 |    0.375 | 
     +------------------------------------------------------------------------+ 
Path 646: MET Setup Check with Pin mem_addr_reg[11]/CK 
Endpoint:   mem_addr_reg[11]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.375
- Arrival Time                  0.294
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.047 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1  | 0.114 |   0.080 |    0.161 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4  | 0.028 |   0.108 |    0.189 | 
     | FE_RC_2132_0     | A1 ^ -> ZN v | NOR2_X1 | 0.008 |   0.116 |    0.197 | 
     | FE_RC_2130_0     | A1 v -> ZN v | AND2_X2 | 0.033 |   0.149 |    0.229 | 
     | FE_RC_2131_0     | A v -> ZN ^  | INV_X8  | 0.030 |   0.178 |    0.259 | 
     | g203582          | A1 ^ -> ZN ^ | AND2_X1 | 0.115 |   0.294 |    0.375 | 
     | mem_addr_reg[11] | SE ^         | SDFF_X1 | 0.000 |   0.294 |    0.375 | 
     +------------------------------------------------------------------------+ 
Path 647: MET Setup Check with Pin mem_addr_reg[10]/CK 
Endpoint:   mem_addr_reg[10]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.375
- Arrival Time                  0.294
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.047 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1  | 0.114 |   0.080 |    0.161 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4  | 0.028 |   0.108 |    0.189 | 
     | FE_RC_2132_0     | A1 ^ -> ZN v | NOR2_X1 | 0.008 |   0.116 |    0.197 | 
     | FE_RC_2130_0     | A1 v -> ZN v | AND2_X2 | 0.033 |   0.149 |    0.229 | 
     | FE_RC_2131_0     | A v -> ZN ^  | INV_X8  | 0.030 |   0.178 |    0.259 | 
     | g203582          | A1 ^ -> ZN ^ | AND2_X1 | 0.115 |   0.294 |    0.375 | 
     | mem_addr_reg[10] | SE ^         | SDFF_X1 | 0.000 |   0.294 |    0.375 | 
     +------------------------------------------------------------------------+ 
Path 648: MET Setup Check with Pin mem_addr_reg[9]/CK 
Endpoint:   mem_addr_reg[9]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.375
- Arrival Time                  0.294
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.047 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1  | 0.114 |   0.080 |    0.161 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4  | 0.028 |   0.108 |    0.189 | 
     | FE_RC_2132_0     | A1 ^ -> ZN v | NOR2_X1 | 0.008 |   0.116 |    0.197 | 
     | FE_RC_2130_0     | A1 v -> ZN v | AND2_X2 | 0.033 |   0.149 |    0.229 | 
     | FE_RC_2131_0     | A v -> ZN ^  | INV_X8  | 0.030 |   0.178 |    0.259 | 
     | g203582          | A1 ^ -> ZN ^ | AND2_X1 | 0.115 |   0.294 |    0.375 | 
     | mem_addr_reg[9]  | SE ^         | SDFF_X1 | 0.000 |   0.294 |    0.375 | 
     +------------------------------------------------------------------------+ 
Path 649: MET Setup Check with Pin mem_addr_reg[6]/CK 
Endpoint:   mem_addr_reg[6]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.375
- Arrival Time                  0.294
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.047 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1  | 0.114 |   0.080 |    0.161 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4  | 0.028 |   0.108 |    0.189 | 
     | FE_RC_2132_0     | A1 ^ -> ZN v | NOR2_X1 | 0.008 |   0.116 |    0.197 | 
     | FE_RC_2130_0     | A1 v -> ZN v | AND2_X2 | 0.033 |   0.149 |    0.229 | 
     | FE_RC_2131_0     | A v -> ZN ^  | INV_X8  | 0.030 |   0.178 |    0.259 | 
     | g203582          | A1 ^ -> ZN ^ | AND2_X1 | 0.115 |   0.294 |    0.375 | 
     | mem_addr_reg[6]  | SE ^         | SDFF_X1 | 0.000 |   0.294 |    0.375 | 
     +------------------------------------------------------------------------+ 
Path 650: MET Setup Check with Pin cpuregs_reg[2][3]/CK 
Endpoint:   cpuregs_reg[2][3]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.358
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.049 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.151 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.186 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.207 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.265 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.300 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.343 | 
     | g226085            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.295 |    0.375 | 
     | FE_OCPC444_n_32427 | A ^ -> ZN v  | INV_X2   | 0.017 |   0.311 |    0.392 | 
     | FE_OCPC446_n_32427 | A v -> ZN ^  | INV_X8   | 0.016 |   0.327 |    0.408 | 
     | g212908            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.339 |    0.420 | 
     | g196799            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.358 |    0.439 | 
     | cpuregs_reg[2][3]  | D ^          | DFF_X1   | 0.000 |   0.358 |    0.439 | 
     +---------------------------------------------------------------------------+ 
Path 651: MET Setup Check with Pin cpuregs_reg[25][17]/CK 
Endpoint:   cpuregs_reg[25][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.446
- Arrival Time                  0.365
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.047 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.179 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.203 | 
     | FE_OCPC529_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.147 |    0.228 | 
     | FE_RC_853_0         | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.162 |    0.243 | 
     | FE_RC_852_0         | A1 v -> ZN ^ | NOR2_X2  | 0.026 |   0.188 |    0.269 | 
     | g99                 | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.203 |    0.284 | 
     | g210527             | A v -> ZN ^  | INV_X1   | 0.012 |   0.215 |    0.296 | 
     | g225008             | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.233 |    0.314 | 
     | g225007             | A v -> ZN v  | XNOR2_X2 | 0.039 |   0.272 |    0.353 | 
     | g207431             | B1 v -> ZN ^ | AOI21_X4 | 0.035 |   0.307 |    0.388 | 
     | g221690             | A ^ -> ZN v  | INV_X8   | 0.022 |   0.329 |    0.410 | 
     | g218929             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.348 |    0.429 | 
     | g197245             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.365 |    0.446 | 
     | cpuregs_reg[25][17] | D v          | DFF_X1   | 0.000 |   0.365 |    0.446 | 
     +----------------------------------------------------------------------------+ 
Path 652: MET Setup Check with Pin cpuregs_reg[12][17]/CK 
Endpoint:   cpuregs_reg[12][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.446
- Arrival Time                  0.365
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.047 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.179 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.203 | 
     | FE_OCPC529_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.147 |    0.228 | 
     | FE_RC_853_0         | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.162 |    0.243 | 
     | FE_RC_852_0         | A1 v -> ZN ^ | NOR2_X2  | 0.026 |   0.188 |    0.269 | 
     | g99                 | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.203 |    0.284 | 
     | g210527             | A v -> ZN ^  | INV_X1   | 0.012 |   0.215 |    0.296 | 
     | g225008             | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.233 |    0.314 | 
     | g225007             | A v -> ZN v  | XNOR2_X2 | 0.039 |   0.272 |    0.353 | 
     | g207431             | B1 v -> ZN ^ | AOI21_X4 | 0.035 |   0.307 |    0.388 | 
     | g221690             | A ^ -> ZN v  | INV_X8   | 0.022 |   0.329 |    0.410 | 
     | g221693             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.348 |    0.429 | 
     | g210636             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.365 |    0.446 | 
     | cpuregs_reg[12][17] | D v          | DFF_X1   | 0.000 |   0.365 |    0.446 | 
     +----------------------------------------------------------------------------+ 
Path 653: MET Setup Check with Pin cpuregs_reg[11][17]/CK 
Endpoint:   cpuregs_reg[11][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.446
- Arrival Time                  0.365
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.047 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.179 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.203 | 
     | FE_OCPC529_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.147 |    0.228 | 
     | FE_RC_853_0         | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.162 |    0.243 | 
     | FE_RC_852_0         | A1 v -> ZN ^ | NOR2_X2  | 0.026 |   0.188 |    0.269 | 
     | g99                 | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.203 |    0.284 | 
     | g210527             | A v -> ZN ^  | INV_X1   | 0.012 |   0.215 |    0.296 | 
     | g225008             | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.233 |    0.314 | 
     | g225007             | A v -> ZN v  | XNOR2_X2 | 0.039 |   0.272 |    0.353 | 
     | g207431             | B1 v -> ZN ^ | AOI21_X4 | 0.035 |   0.307 |    0.388 | 
     | g221690             | A ^ -> ZN v  | INV_X8   | 0.022 |   0.329 |    0.410 | 
     | g218925             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.348 |    0.429 | 
     | g197573             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.365 |    0.446 | 
     | cpuregs_reg[11][17] | D v          | DFF_X1   | 0.000 |   0.365 |    0.446 | 
     +----------------------------------------------------------------------------+ 
Path 654: MET Setup Check with Pin cpuregs_reg[9][17]/CK 
Endpoint:   cpuregs_reg[9][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.446
- Arrival Time                  0.365
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.047 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.179 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.203 | 
     | FE_OCPC529_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.147 |    0.228 | 
     | FE_RC_853_0         | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.162 |    0.243 | 
     | FE_RC_852_0         | A1 v -> ZN ^ | NOR2_X2  | 0.026 |   0.188 |    0.269 | 
     | g99                 | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.203 |    0.284 | 
     | g210527             | A v -> ZN ^  | INV_X1   | 0.012 |   0.215 |    0.296 | 
     | g225008             | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.233 |    0.314 | 
     | g225007             | A v -> ZN v  | XNOR2_X2 | 0.039 |   0.272 |    0.353 | 
     | g207431             | B1 v -> ZN ^ | AOI21_X4 | 0.035 |   0.307 |    0.388 | 
     | g221690             | A ^ -> ZN v  | INV_X8   | 0.022 |   0.329 |    0.410 | 
     | g221699             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.348 |    0.429 | 
     | g219909             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.365 |    0.446 | 
     | cpuregs_reg[9][17]  | D v          | DFF_X1   | 0.000 |   0.365 |    0.446 | 
     +----------------------------------------------------------------------------+ 
Path 655: MET Setup Check with Pin cpuregs_reg[2][4]/CK 
Endpoint:   cpuregs_reg[2][4]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.358
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.049 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.151 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.187 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.208 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.265 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.300 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.343 | 
     | g226085            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.295 |    0.376 | 
     | FE_OCPC444_n_32427 | A ^ -> ZN v  | INV_X2   | 0.017 |   0.311 |    0.392 | 
     | FE_OCPC446_n_32427 | A v -> ZN ^  | INV_X8   | 0.016 |   0.327 |    0.408 | 
     | g225865            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.339 |    0.420 | 
     | g196807            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.358 |    0.439 | 
     | cpuregs_reg[2][4]  | D ^          | DFF_X1   | 0.000 |   0.358 |    0.439 | 
     +---------------------------------------------------------------------------+ 
Path 656: MET Setup Check with Pin cpuregs_reg[5][29]/CK 
Endpoint:   cpuregs_reg[5][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.412
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[25]     | CK ^         |          |       |  -0.013 |    0.068 | 
     | reg_pc_reg[25]     | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.120 |    0.201 | 
     | add_1312_30_g7598  | A1 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.193 |    0.274 | 
     | FE_RC_393_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.202 |    0.284 | 
     | FE_RC_392_0        | A1 v -> ZN ^ | NOR2_X2  | 0.018 |   0.220 |    0.301 | 
     | FE_RC_391_0        | A3 ^ -> ZN v | NAND3_X1 | 0.023 |   0.243 |    0.324 | 
     | g17                | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.284 |    0.365 | 
     | FE_RC_2078_0       | A v -> ZN ^  | INV_X1   | 0.018 |   0.302 |    0.383 | 
     | FE_RC_2077_0       | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.318 |    0.399 | 
     | FE_RC_2076_0       | A1 v -> ZN ^ | NAND3_X4 | 0.017 |   0.335 |    0.417 | 
     | FE_OCPC390_n_27473 | A ^ -> Z ^   | BUF_X2   | 0.041 |   0.376 |    0.457 | 
     | g221369            | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.392 |    0.473 | 
     | g197200            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.412 |    0.493 | 
     | cpuregs_reg[5][29] | D ^          | DFF_X1   | 0.000 |   0.412 |    0.493 | 
     +---------------------------------------------------------------------------+ 
Path 657: MET Setup Check with Pin cpuregs_reg[12][2]/CK 
Endpoint:   cpuregs_reg[12][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.360
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.049 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.151 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.187 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.208 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.265 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.299 | 
     | g226184            | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.257 |    0.338 | 
     | g198870            | A1 ^ -> ZN ^ | AND2_X2  | 0.049 |   0.307 |    0.388 | 
     | FE_OCPC208_n_3063  | A ^ -> Z ^   | BUF_X1   | 0.039 |   0.346 |    0.427 | 
     | g197594            | B1 ^ -> ZN v | OAI21_X1 | 0.015 |   0.360 |    0.442 | 
     | cpuregs_reg[12][2] | D v          | DFF_X1   | 0.000 |   0.360 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 658: MET Setup Check with Pin cpuregs_reg[12][4]/CK 
Endpoint:   cpuregs_reg[12][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.360
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.049 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.151 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.187 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.208 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.265 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.299 | 
     | g226184            | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.257 |    0.338 | 
     | g198870            | A1 ^ -> ZN ^ | AND2_X2  | 0.049 |   0.307 |    0.388 | 
     | FE_OCPC208_n_3063  | A ^ -> Z ^   | BUF_X1   | 0.039 |   0.346 |    0.427 | 
     | g197596            | B1 ^ -> ZN v | OAI21_X1 | 0.015 |   0.360 |    0.442 | 
     | cpuregs_reg[12][4] | D v          | DFF_X1   | 0.000 |   0.360 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 659: MET Setup Check with Pin cpuregs_reg[28][29]/CK 
Endpoint:   cpuregs_reg[28][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.495
- Arrival Time                  0.414
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]      | CK ^         |           |       |  -0.013 |    0.068 | 
     | reg_pc_reg[25]      | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.201 | 
     | add_1312_30_g7598   | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.275 | 
     | FE_RC_393_0         | A ^ -> ZN v  | INV_X2    | 0.009 |   0.202 |    0.284 | 
     | FE_RC_392_0         | A1 v -> ZN ^ | NOR2_X2   | 0.018 |   0.220 |    0.302 | 
     | FE_RC_391_0         | A3 ^ -> ZN v | NAND3_X1  | 0.023 |   0.243 |    0.324 | 
     | g17                 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.284 |    0.365 | 
     | g221340             | A1 v -> ZN ^ | OAI222_X4 | 0.073 |   0.357 |    0.439 | 
     | FE_OCPC383_n_27457  | A ^ -> Z ^   | BUF_X4    | 0.030 |   0.387 |    0.469 | 
     | g221354             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.401 |    0.483 | 
     | FE_RC_563_0         | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.414 |    0.495 | 
     | cpuregs_reg[28][29] | D ^          | DFF_X1    | 0.000 |   0.414 |    0.495 | 
     +-----------------------------------------------------------------------------+ 
Path 660: MET Setup Check with Pin cpuregs_reg[27][29]/CK 
Endpoint:   cpuregs_reg[27][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.495
- Arrival Time                  0.414
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]      | CK ^         |           |       |  -0.013 |    0.068 | 
     | reg_pc_reg[25]      | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.201 | 
     | add_1312_30_g7598   | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.275 | 
     | FE_RC_393_0         | A ^ -> ZN v  | INV_X2    | 0.009 |   0.202 |    0.284 | 
     | FE_RC_392_0         | A1 v -> ZN ^ | NOR2_X2   | 0.018 |   0.220 |    0.302 | 
     | FE_RC_391_0         | A3 ^ -> ZN v | NAND3_X1  | 0.023 |   0.243 |    0.324 | 
     | g17                 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.284 |    0.365 | 
     | g221340             | A1 v -> ZN ^ | OAI222_X4 | 0.073 |   0.357 |    0.439 | 
     | FE_OCPC383_n_27457  | A ^ -> Z ^   | BUF_X4    | 0.030 |   0.387 |    0.469 | 
     | g221346             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.401 |    0.483 | 
     | FE_RC_557_0         | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.414 |    0.495 | 
     | cpuregs_reg[27][29] | D ^          | DFF_X1    | 0.000 |   0.414 |    0.495 | 
     +-----------------------------------------------------------------------------+ 
Path 661: MET Setup Check with Pin cpuregs_reg[23][29]/CK 
Endpoint:   cpuregs_reg[23][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.495
- Arrival Time                  0.414
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]      | CK ^         |           |       |  -0.013 |    0.068 | 
     | reg_pc_reg[25]      | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.201 | 
     | add_1312_30_g7598   | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.275 | 
     | FE_RC_393_0         | A ^ -> ZN v  | INV_X2    | 0.009 |   0.202 |    0.284 | 
     | FE_RC_392_0         | A1 v -> ZN ^ | NOR2_X2   | 0.018 |   0.220 |    0.302 | 
     | FE_RC_391_0         | A3 ^ -> ZN v | NAND3_X1  | 0.023 |   0.243 |    0.324 | 
     | g17                 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.284 |    0.365 | 
     | g221340             | A1 v -> ZN ^ | OAI222_X4 | 0.073 |   0.357 |    0.439 | 
     | FE_OCPC383_n_27457  | A ^ -> Z ^   | BUF_X4    | 0.030 |   0.387 |    0.469 | 
     | g221350             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.401 |    0.483 | 
     | FE_RC_553_0         | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.414 |    0.495 | 
     | cpuregs_reg[23][29] | D ^          | DFF_X1    | 0.000 |   0.414 |    0.495 | 
     +-----------------------------------------------------------------------------+ 
Path 662: MET Setup Check with Pin cpuregs_reg[11][29]/CK 
Endpoint:   cpuregs_reg[11][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.361
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[25]      | CK ^         |          |       |  -0.013 |    0.068 | 
     | reg_pc_reg[25]      | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.120 |    0.201 | 
     | add_1312_30_g7598   | A1 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.193 |    0.275 | 
     | FE_RC_393_0         | A ^ -> ZN v  | INV_X2   | 0.009 |   0.202 |    0.284 | 
     | FE_RC_392_0         | A1 v -> ZN ^ | NOR2_X2  | 0.018 |   0.220 |    0.302 | 
     | FE_RC_391_0         | A3 ^ -> ZN v | NAND3_X1 | 0.023 |   0.243 |    0.324 | 
     | g17                 | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.284 |    0.366 | 
     | FE_RC_2078_0        | A v -> ZN ^  | INV_X1   | 0.018 |   0.302 |    0.383 | 
     | FE_RC_2077_0        | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.318 |    0.399 | 
     | FE_RC_2076_0        | A1 v -> ZN ^ | NAND3_X4 | 0.017 |   0.335 |    0.417 | 
     | g221360             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.349 |    0.430 | 
     | FE_RC_780_0         | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.361 |    0.442 | 
     | cpuregs_reg[11][29] | D ^          | DFF_X1   | 0.000 |   0.361 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 663: MET Setup Check with Pin cpuregs_reg[2][0]/CK 
Endpoint:   cpuregs_reg[2][0]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.357
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.050 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.152 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.187 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.208 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.265 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.300 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.343 | 
     | g226085            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.295 |    0.376 | 
     | FE_OCPC444_n_32427 | A ^ -> ZN v  | INV_X2   | 0.017 |   0.311 |    0.393 | 
     | FE_OCPC446_n_32427 | A v -> ZN ^  | INV_X8   | 0.016 |   0.327 |    0.409 | 
     | g212909            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.339 |    0.421 | 
     | g196786            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.357 |    0.439 | 
     | cpuregs_reg[2][0]  | D ^          | DFF_X1   | 0.000 |   0.357 |    0.439 | 
     +---------------------------------------------------------------------------+ 
Path 664: MET Setup Check with Pin cpuregs_reg[10][3]/CK 
Endpoint:   cpuregs_reg[10][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.437
- Arrival Time                  0.356
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.050 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.152 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.187 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.208 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.266 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.301 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.344 | 
     | g198917_dup226080  | A1 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.300 |    0.381 | 
     | FE_OCPC407_n_32422 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.325 |    0.406 | 
     | g212860            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.337 |    0.419 | 
     | g197520            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.356 |    0.437 | 
     | cpuregs_reg[10][3] | D ^          | DFF_X1   | 0.000 |   0.356 |    0.437 | 
     +---------------------------------------------------------------------------+ 
Path 665: MET Setup Check with Pin cpuregs_reg[12][22]/CK 
Endpoint:   cpuregs_reg[12][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.359
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.047 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.155 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.180 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.215 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.252 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4  | 0.040 |   0.210 |    0.292 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.225 |    0.307 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.259 |    0.341 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.279 |    0.361 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.042 |   0.321 |    0.403 | 
     | g198728             | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.339 |    0.420 | 
     | g197618             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.359 |    0.440 | 
     | cpuregs_reg[12][22] | D ^          | DFF_X1   | 0.000 |   0.359 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 666: MET Setup Check with Pin cpuregs_reg[10][4]/CK 
Endpoint:   cpuregs_reg[10][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.437
- Arrival Time                  0.356
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.050 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.152 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.187 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.208 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.266 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.301 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.344 | 
     | g198917_dup226080  | A1 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.300 |    0.381 | 
     | FE_OCPC407_n_32422 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.325 |    0.406 | 
     | g225866            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.337 |    0.419 | 
     | g197522            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.356 |    0.437 | 
     | cpuregs_reg[10][4] | D ^          | DFF_X1   | 0.000 |   0.356 |    0.437 | 
     +---------------------------------------------------------------------------+ 
Path 667: MET Setup Check with Pin cpuregs_reg[10][17]/CK 
Endpoint:   cpuregs_reg[10][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.447
- Arrival Time                  0.365
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.050 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.152 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.188 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.209 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.266 | 
     | g226138             | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.301 | 
     | g227646             | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.344 | 
     | g226087             | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.303 |    0.385 | 
     | FE_OCPC435_n_32429  | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.334 |    0.416 | 
     | FE_RC_2244_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.020 |   0.354 |    0.436 | 
     | FE_RC_2243_0        | A2 ^ -> ZN v | NAND2_X1 | 0.011 |   0.365 |    0.447 | 
     | cpuregs_reg[10][17] | D v          | DFF_X1   | 0.000 |   0.365 |    0.447 | 
     +----------------------------------------------------------------------------+ 
Path 668: MET Setup Check with Pin cpuregs_reg[19][26]/CK 
Endpoint:   cpuregs_reg[19][26]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.362
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.069 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.188 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.246 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.284 | 
     | add_1312_30_g214151 | A1 ^ -> ZN ^ | AND2_X1  | 0.033 |   0.235 |    0.317 | 
     | add_1312_30_g7565   | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.257 |    0.339 | 
     | g109                | A v -> ZN ^  | INV_X1   | 0.015 |   0.273 |    0.355 | 
     | FE_RC_2175_0        | A ^ -> ZN v  | INV_X1   | 0.009 |   0.282 |    0.364 | 
     | FE_RC_2174_0        | A1 v -> ZN ^ | NAND2_X2 | 0.016 |   0.298 |    0.380 | 
     | FE_RC_2173_0        | A1 ^ -> ZN v | NAND3_X4 | 0.028 |   0.326 |    0.408 | 
     | g215823             | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.345 |    0.427 | 
     | g218083             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.362 |    0.444 | 
     | cpuregs_reg[19][26] | D v          | DFF_X1   | 0.000 |   0.362 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 669: MET Setup Check with Pin cpuregs_reg[8][26]/CK 
Endpoint:   cpuregs_reg[8][26]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.362
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.069 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.188 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.246 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.284 | 
     | add_1312_30_g214151 | A1 ^ -> ZN ^ | AND2_X1  | 0.033 |   0.235 |    0.317 | 
     | add_1312_30_g7565   | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.257 |    0.339 | 
     | g109                | A v -> ZN ^  | INV_X1   | 0.015 |   0.273 |    0.355 | 
     | FE_RC_2175_0        | A ^ -> ZN v  | INV_X1   | 0.009 |   0.282 |    0.364 | 
     | FE_RC_2174_0        | A1 v -> ZN ^ | NAND2_X2 | 0.016 |   0.298 |    0.380 | 
     | FE_RC_2173_0        | A1 ^ -> ZN v | NAND3_X4 | 0.028 |   0.326 |    0.408 | 
     | g213283             | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.345 |    0.427 | 
     | g197416             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.362 |    0.444 | 
     | cpuregs_reg[8][26]  | D v          | DFF_X1   | 0.000 |   0.362 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 670: MET Setup Check with Pin reg_out_reg[14]/CK 
Endpoint:   reg_out_reg[14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.352
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[1]    | CK ^         |           |       |  -0.032 |    0.050 | 
     | reg_op1_reg[1]    | CK ^ -> Q v  | DFF_X2    | 0.120 |   0.088 |    0.170 | 
     | g90347__211161    | A2 v -> ZN v | AND3_X2   | 0.040 |   0.129 |    0.211 | 
     | g719              | A1 v -> ZN v | OR2_X2    | 0.042 |   0.170 |    0.252 | 
     | FE_RC_2066_0      | A v -> ZN ^  | AOI211_X2 | 0.067 |   0.237 |    0.319 | 
     | g715              | A2 ^ -> ZN v | NOR2_X2   | 0.016 |   0.254 |    0.336 | 
     | g90143__4296      | A1 v -> ZN v | OR2_X1    | 0.049 |   0.303 |    0.385 | 
     | FE_OCPC410_n_7572 | A v -> Z v   | BUF_X4    | 0.030 |   0.332 |    0.414 | 
     | g199485           | A3 v -> ZN ^ | NAND4_X1  | 0.019 |   0.352 |    0.434 | 
     | reg_out_reg[14]   | D ^          | DFF_X1    | 0.000 |   0.352 |    0.434 | 
     +---------------------------------------------------------------------------+ 
Path 671: MET Setup Check with Pin cpuregs_reg[29][26]/CK 
Endpoint:   cpuregs_reg[29][26]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.362
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.069 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.188 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.246 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.284 | 
     | add_1312_30_g214151 | A1 ^ -> ZN ^ | AND2_X1  | 0.033 |   0.235 |    0.317 | 
     | add_1312_30_g7565   | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.257 |    0.339 | 
     | g109                | A v -> ZN ^  | INV_X1   | 0.015 |   0.273 |    0.355 | 
     | FE_RC_2175_0        | A ^ -> ZN v  | INV_X1   | 0.009 |   0.282 |    0.364 | 
     | FE_RC_2174_0        | A1 v -> ZN ^ | NAND2_X2 | 0.016 |   0.298 |    0.380 | 
     | FE_RC_2173_0        | A1 ^ -> ZN v | NAND3_X4 | 0.028 |   0.326 |    0.408 | 
     | g213285             | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.345 |    0.427 | 
     | g197171             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.362 |    0.444 | 
     | cpuregs_reg[29][26] | D v          | DFF_X1   | 0.000 |   0.362 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 672: MET Setup Check with Pin cpuregs_reg[23][26]/CK 
Endpoint:   cpuregs_reg[23][26]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.362
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.069 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.188 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.246 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.284 | 
     | add_1312_30_g214151 | A1 ^ -> ZN ^ | AND2_X1  | 0.033 |   0.235 |    0.317 | 
     | add_1312_30_g7565   | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.257 |    0.340 | 
     | g109                | A v -> ZN ^  | INV_X1   | 0.015 |   0.273 |    0.355 | 
     | FE_RC_2175_0        | A ^ -> ZN v  | INV_X1   | 0.009 |   0.282 |    0.364 | 
     | FE_RC_2174_0        | A1 v -> ZN ^ | NAND2_X2 | 0.016 |   0.298 |    0.380 | 
     | FE_RC_2173_0        | A1 ^ -> ZN v | NAND3_X4 | 0.028 |   0.326 |    0.408 | 
     | g213296             | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.345 |    0.427 | 
     | g197170             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.362 |    0.444 | 
     | cpuregs_reg[23][26] | D v          | DFF_X1   | 0.000 |   0.362 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 673: MET Setup Check with Pin cpuregs_reg[7][26]/CK 
Endpoint:   cpuregs_reg[7][26]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.362
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.069 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.188 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.246 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.284 | 
     | add_1312_30_g214151 | A1 ^ -> ZN ^ | AND2_X1  | 0.033 |   0.235 |    0.317 | 
     | add_1312_30_g7565   | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.257 |    0.340 | 
     | g109                | A v -> ZN ^  | INV_X1   | 0.015 |   0.273 |    0.355 | 
     | FE_RC_2175_0        | A ^ -> ZN v  | INV_X1   | 0.009 |   0.282 |    0.364 | 
     | FE_RC_2174_0        | A1 v -> ZN ^ | NAND2_X2 | 0.016 |   0.298 |    0.380 | 
     | FE_RC_2173_0        | A1 ^ -> ZN v | NAND3_X4 | 0.028 |   0.326 |    0.408 | 
     | g223934             | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.345 |    0.427 | 
     | g197343             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.362 |    0.444 | 
     | cpuregs_reg[7][26]  | D v          | DFF_X1   | 0.000 |   0.362 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 674: MET Setup Check with Pin cpuregs_reg[31][13]/CK 
Endpoint:   cpuregs_reg[31][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.362
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.043 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.175 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1   | 0.037 |   0.130 |    0.212 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1   | 0.060 |   0.190 |    0.272 | 
     | add_1312_30_g219390 | A2 ^ -> ZN v | NAND3_X2  | 0.025 |   0.215 |    0.298 | 
     | FE_RC_2404_0        | A v -> ZN v  | XNOR2_X2  | 0.035 |   0.251 |    0.333 | 
     | FE_RC_2405_0        | A v -> ZN ^  | INV_X1    | 0.016 |   0.267 |    0.349 | 
     | g217933_dup         | A1 ^ -> ZN v | OAI222_X4 | 0.065 |   0.332 |    0.414 | 
     | g223550             | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.345 |    0.427 | 
     | g215708             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.362 |    0.444 | 
     | cpuregs_reg[31][13] | D v          | DFF_X1    | 0.000 |   0.362 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 675: MET Setup Check with Pin cpuregs_reg[29][13]/CK 
Endpoint:   cpuregs_reg[29][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.362
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.043 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.175 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1   | 0.037 |   0.130 |    0.212 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1   | 0.060 |   0.190 |    0.272 | 
     | add_1312_30_g219390 | A2 ^ -> ZN v | NAND3_X2  | 0.025 |   0.215 |    0.298 | 
     | FE_RC_2404_0        | A v -> ZN v  | XNOR2_X2  | 0.035 |   0.251 |    0.333 | 
     | FE_RC_2405_0        | A v -> ZN ^  | INV_X1    | 0.016 |   0.267 |    0.349 | 
     | g217933_dup         | A1 ^ -> ZN v | OAI222_X4 | 0.065 |   0.332 |    0.414 | 
     | g223551             | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.345 |    0.427 | 
     | g197386             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.362 |    0.444 | 
     | cpuregs_reg[29][13] | D v          | DFF_X1    | 0.000 |   0.362 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 676: MET Setup Check with Pin reg_out_reg[10]/CK 
Endpoint:   reg_out_reg[10]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.352
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[1]    | CK ^         |           |       |  -0.032 |    0.050 | 
     | reg_op1_reg[1]    | CK ^ -> Q v  | DFF_X2    | 0.120 |   0.088 |    0.170 | 
     | g90347__211161    | A2 v -> ZN v | AND3_X2   | 0.040 |   0.129 |    0.211 | 
     | g719              | A1 v -> ZN v | OR2_X2    | 0.042 |   0.170 |    0.252 | 
     | FE_RC_2066_0      | A v -> ZN ^  | AOI211_X2 | 0.067 |   0.237 |    0.319 | 
     | g715              | A2 ^ -> ZN v | NOR2_X2   | 0.016 |   0.254 |    0.336 | 
     | g90143__4296      | A1 v -> ZN v | OR2_X1    | 0.049 |   0.303 |    0.385 | 
     | FE_OCPC410_n_7572 | A v -> Z v   | BUF_X4    | 0.030 |   0.332 |    0.414 | 
     | g199486           | A3 v -> ZN ^ | NAND4_X1  | 0.019 |   0.352 |    0.434 | 
     | reg_out_reg[10]   | D ^          | DFF_X1    | 0.000 |   0.352 |    0.434 | 
     +---------------------------------------------------------------------------+ 
Path 677: MET Setup Check with Pin cpuregs_reg[2][10]/CK 
Endpoint:   cpuregs_reg[2][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.357
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.050 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.152 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.188 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.209 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.266 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.301 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.344 | 
     | g226085            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.295 |    0.377 | 
     | FE_OCPC444_n_32427 | A ^ -> ZN v  | INV_X2   | 0.017 |   0.311 |    0.393 | 
     | FE_OCPC446_n_32427 | A v -> ZN ^  | INV_X8   | 0.016 |   0.327 |    0.409 | 
     | g212923            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.339 |    0.421 | 
     | g196821            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.357 |    0.439 | 
     | cpuregs_reg[2][10] | D ^          | DFF_X1   | 0.000 |   0.357 |    0.439 | 
     +---------------------------------------------------------------------------+ 
Path 678: MET Setup Check with Pin alu_out_q_reg[3]/CK 
Endpoint:   alu_out_q_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.357
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg             | CK ^         |          |       |  -0.034 |    0.048 | 
     | instr_sub_reg             | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.076 |    0.158 | 
     | FE_OCPC149_instr_sub      | A ^ -> ZN v  | INV_X1   | 0.021 |   0.097 |    0.179 | 
     | FE_OCPC150_instr_sub      | A v -> ZN ^  | INV_X4   | 0.026 |   0.123 |    0.205 | 
     | g227439                   | B ^ -> Z ^   | MUX2_X1  | 0.038 |   0.161 |    0.244 | 
     | g3                        | A ^ -> ZN v  | INV_X1   | 0.012 |   0.174 |    0.256 | 
     | g203594                   | B1 v -> ZN ^ | AOI21_X2 | 0.027 |   0.200 |    0.283 | 
     | g210532                   | A ^ -> ZN v  | INV_X2   | 0.011 |   0.212 |    0.294 | 
     | addinc_ADD_UNS_OP_2_g2009 | B1 v -> ZN ^ | AOI21_X1 | 0.037 |   0.248 |    0.331 | 
     | addinc_ADD_UNS_OP_2_g2001 | A ^ -> ZN v  | INV_X1   | 0.009 |   0.258 |    0.340 | 
     | addinc_ADD_UNS_OP_2_g1987 | B1 v -> ZN ^ | AOI21_X1 | 0.028 |   0.286 |    0.368 | 
     | addinc_ADD_UNS_OP_2_g1976 | A ^ -> ZN ^  | XNOR2_X1 | 0.042 |   0.328 |    0.411 | 
     | g200986                   | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.343 |    0.425 | 
     | g199722                   | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.357 |    0.439 | 
     | alu_out_q_reg[3]          | D ^          | DFF_X1   | 0.000 |   0.357 |    0.439 | 
     +----------------------------------------------------------------------------------+ 
Path 679: MET Setup Check with Pin cpuregs_reg[24][27]/CK 
Endpoint:   cpuregs_reg[24][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.468
- Arrival Time                  0.386
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.069 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.188 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.246 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.284 | 
     | FE_RC_2196_0        | A1 ^ -> ZN v | NAND3_X2  | 0.017 |   0.219 |    0.301 | 
     | FE_RC_2197_0        | A v -> ZN ^  | INV_X1    | 0.013 |   0.232 |    0.314 | 
     | g210322             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.251 |    0.333 | 
     | g221916             | A v -> ZN ^  | INV_X1    | 0.018 |   0.269 |    0.351 | 
     | FE_RC_2141_0        | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.284 |    0.366 | 
     | FE_RC_2249_0        | C1 v -> ZN ^ | AOI211_X2 | 0.049 |   0.333 |    0.415 | 
     | FE_RC_587_0         | A ^ -> ZN v  | INV_X4    | 0.019 |   0.352 |    0.434 | 
     | g214735             | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.369 |    0.451 | 
     | g197498             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.386 |    0.468 | 
     | cpuregs_reg[24][27] | D v          | DFF_X1    | 0.000 |   0.386 |    0.468 | 
     +-----------------------------------------------------------------------------+ 
Path 680: MET Setup Check with Pin cpuregs_reg[23][23]/CK 
Endpoint:   cpuregs_reg[23][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[18]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.383
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[18]       | CK ^         |           |       |  -0.013 |    0.069 | 
     | reg_pc_reg[18]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.093 |    0.176 | 
     | FE_OCPC216_reg_pc_18 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.126 |    0.208 | 
     | FE_RC_2307_0         | A1 ^ -> ZN ^ | AND4_X2   | 0.052 |   0.178 |    0.260 | 
     | add_1312_30_g7589    | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.219 |    0.302 | 
     | add_1312_30_g7569    | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.236 |    0.319 | 
     | FE_RC_2336_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.251 |    0.333 | 
     | FE_RC_2335_0         | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.274 |    0.357 | 
     | g217945_dup          | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.352 |    0.435 | 
     | g221907              | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.365 |    0.448 | 
     | g197165              | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.383 |    0.465 | 
     | cpuregs_reg[23][23]  | D ^          | DFF_X1    | 0.000 |   0.383 |    0.465 | 
     +------------------------------------------------------------------------------+ 
Path 681: MET Setup Check with Pin cpuregs_reg[23][22]/CK 
Endpoint:   cpuregs_reg[23][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.358
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.048 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.155 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.181 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.215 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.252 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4  | 0.040 |   0.210 |    0.293 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.225 |    0.308 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.259 |    0.341 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.279 |    0.361 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.042 |   0.321 |    0.403 | 
     | g207486             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.338 |    0.420 | 
     | g197162             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.358 |    0.440 | 
     | cpuregs_reg[23][22] | D ^          | DFF_X1   | 0.000 |   0.358 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 682: MET Setup Check with Pin cpuregs_reg[21][22]/CK 
Endpoint:   cpuregs_reg[21][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.358
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.048 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.155 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.181 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.215 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.252 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4  | 0.040 |   0.210 |    0.293 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.225 |    0.308 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.259 |    0.341 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.279 |    0.361 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.042 |   0.321 |    0.403 | 
     | g198612             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.338 |    0.420 | 
     | g196583             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.358 |    0.440 | 
     | cpuregs_reg[21][22] | D ^          | DFF_X1   | 0.000 |   0.358 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 683: MET Setup Check with Pin cpuregs_reg[17][22]/CK 
Endpoint:   cpuregs_reg[17][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.358
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.048 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.155 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.181 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.215 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.252 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4  | 0.040 |   0.210 |    0.293 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.225 |    0.308 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.259 |    0.341 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.279 |    0.361 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.042 |   0.321 |    0.403 | 
     | g213041             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.338 |    0.420 | 
     | g196849             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.358 |    0.440 | 
     | cpuregs_reg[17][22] | D ^          | DFF_X1   | 0.000 |   0.358 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 684: MET Setup Check with Pin cpuregs_reg[29][22]/CK 
Endpoint:   cpuregs_reg[29][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.358
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.048 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.155 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.181 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.215 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.252 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4  | 0.040 |   0.210 |    0.293 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.225 |    0.308 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.259 |    0.341 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.279 |    0.361 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.042 |   0.321 |    0.403 | 
     | g213108             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.338 |    0.420 | 
     | g197385             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.358 |    0.440 | 
     | cpuregs_reg[29][22] | D ^          | DFF_X1   | 0.000 |   0.358 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 685: MET Setup Check with Pin cpuregs_reg[26][22]/CK 
Endpoint:   cpuregs_reg[26][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.358
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.048 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.155 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.181 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.215 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.252 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4  | 0.040 |   0.210 |    0.293 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.225 |    0.308 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.259 |    0.341 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.279 |    0.361 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.042 |   0.321 |    0.403 | 
     | g197872             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.338 |    0.420 | 
     | g197286             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.358 |    0.440 | 
     | cpuregs_reg[26][22] | D ^          | DFF_X1   | 0.000 |   0.358 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 686: MET Setup Check with Pin cpuregs_reg[25][22]/CK 
Endpoint:   cpuregs_reg[25][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.358
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.048 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.155 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.181 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.215 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.252 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4  | 0.040 |   0.210 |    0.293 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.225 |    0.308 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.259 |    0.341 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.279 |    0.361 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.042 |   0.321 |    0.403 | 
     | g214803             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.338 |    0.420 | 
     | g197249             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.358 |    0.440 | 
     | cpuregs_reg[25][22] | D ^          | DFF_X1   | 0.000 |   0.358 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 687: MET Setup Check with Pin cpuregs_reg[24][22]/CK 
Endpoint:   cpuregs_reg[24][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.358
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.048 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.155 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.181 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.215 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.252 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4  | 0.040 |   0.210 |    0.293 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.225 |    0.308 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.259 |    0.341 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.279 |    0.361 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.042 |   0.321 |    0.403 | 
     | g214754             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.338 |    0.420 | 
     | g197214             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.358 |    0.440 | 
     | cpuregs_reg[24][22] | D ^          | DFF_X1   | 0.000 |   0.358 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 688: MET Setup Check with Pin cpuregs_reg[20][22]/CK 
Endpoint:   cpuregs_reg[20][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.358
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.048 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.155 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.181 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.215 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.252 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4  | 0.040 |   0.210 |    0.293 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.225 |    0.308 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.259 |    0.341 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.279 |    0.361 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.042 |   0.321 |    0.403 | 
     | g222735             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.338 |    0.420 | 
     | g217384             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.358 |    0.440 | 
     | cpuregs_reg[20][22] | D ^          | DFF_X1   | 0.000 |   0.358 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 689: MET Setup Check with Pin cpuregs_reg[9][22]/CK 
Endpoint:   cpuregs_reg[9][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.358
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.048 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.155 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.181 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.215 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.252 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4  | 0.040 |   0.210 |    0.293 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.225 |    0.308 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.259 |    0.341 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.279 |    0.361 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.042 |   0.321 |    0.403 | 
     | g198661             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.338 |    0.420 | 
     | g197504             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.358 |    0.440 | 
     | cpuregs_reg[9][22]  | D ^          | DFF_X1   | 0.000 |   0.358 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 690: MET Setup Check with Pin cpuregs_reg[6][22]/CK 
Endpoint:   cpuregs_reg[6][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.358
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.048 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.155 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.181 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.215 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.252 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4  | 0.040 |   0.210 |    0.293 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.225 |    0.308 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.259 |    0.341 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.279 |    0.361 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.042 |   0.321 |    0.403 | 
     | g207521             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.338 |    0.420 | 
     | g197262             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.358 |    0.440 | 
     | cpuregs_reg[6][22]  | D ^          | DFF_X1   | 0.000 |   0.358 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 691: MET Setup Check with Pin cpuregs_reg[10][6]/CK 
Endpoint:   cpuregs_reg[10][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.357
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.050 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.152 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.188 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.209 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.266 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.301 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.344 | 
     | g226084            | A1 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.300 |    0.382 | 
     | FE_OCPC394_n_32426 | A ^ -> Z ^   | BUF_X8   | 0.027 |   0.326 |    0.409 | 
     | g212846            | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.339 |    0.421 | 
     | g197524            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.357 |    0.439 | 
     | cpuregs_reg[10][6] | D ^          | DFF_X1   | 0.000 |   0.357 |    0.439 | 
     +---------------------------------------------------------------------------+ 
Path 692: MET Setup Check with Pin cpuregs_reg[10][0]/CK 
Endpoint:   cpuregs_reg[10][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.437
- Arrival Time                  0.355
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.050 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.152 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.188 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.209 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.266 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.301 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.344 | 
     | g198917_dup226080  | A1 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.300 |    0.382 | 
     | FE_OCPC407_n_32422 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.325 |    0.407 | 
     | g212858            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.337 |    0.419 | 
     | g197516            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.355 |    0.437 | 
     | cpuregs_reg[10][0] | D ^          | DFF_X1   | 0.000 |   0.355 |    0.437 | 
     +---------------------------------------------------------------------------+ 
Path 693: MET Setup Check with Pin cpuregs_reg[30][23]/CK 
Endpoint:   cpuregs_reg[30][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[18]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.383
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[18]       | CK ^         |           |       |  -0.013 |    0.069 | 
     | reg_pc_reg[18]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.093 |    0.176 | 
     | FE_OCPC216_reg_pc_18 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.126 |    0.208 | 
     | FE_RC_2307_0         | A1 ^ -> ZN ^ | AND4_X2   | 0.052 |   0.178 |    0.260 | 
     | add_1312_30_g7589    | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.219 |    0.302 | 
     | add_1312_30_g7569    | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.236 |    0.319 | 
     | FE_RC_2336_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.251 |    0.333 | 
     | FE_RC_2335_0         | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.274 |    0.357 | 
     | g217945_dup          | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.352 |    0.435 | 
     | g221953              | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.365 |    0.448 | 
     | g197443              | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.383 |    0.465 | 
     | cpuregs_reg[30][23]  | D ^          | DFF_X1    | 0.000 |   0.383 |    0.465 | 
     +------------------------------------------------------------------------------+ 
Path 694: MET Setup Check with Pin cpuregs_reg[2][15]/CK 
Endpoint:   cpuregs_reg[2][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.357
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.050 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.152 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.188 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.209 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.266 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.301 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.344 | 
     | g226085            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.295 |    0.377 | 
     | FE_OCPC444_n_32427 | A ^ -> ZN v  | INV_X2   | 0.017 |   0.311 |    0.394 | 
     | FE_OCPC446_n_32427 | A v -> ZN ^  | INV_X8   | 0.016 |   0.327 |    0.410 | 
     | g212934            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.339 |    0.422 | 
     | g196838            | A v -> ZN ^  | OAI21_X1 | 0.017 |   0.357 |    0.439 | 
     | cpuregs_reg[2][15] | D ^          | DFF_X1   | 0.000 |   0.357 |    0.439 | 
     +---------------------------------------------------------------------------+ 
Path 695: MET Setup Check with Pin cpuregs_reg[2][17]/CK 
Endpoint:   cpuregs_reg[2][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.361
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.051 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.153 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.188 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.209 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.266 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.301 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.344 | 
     | g226082            | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.301 |    0.384 | 
     | FE_OCPC455_n_32424 | A ^ -> ZN v  | INV_X4   | 0.011 |   0.312 |    0.395 | 
     | FE_OCPC457_n_32424 | A v -> ZN ^  | INV_X4   | 0.019 |   0.331 |    0.414 | 
     | FE_RC_2442_0       | A1 ^ -> ZN v | NOR2_X1  | 0.009 |   0.340 |    0.423 | 
     | FE_RC_2441_0       | A v -> ZN ^  | INV_X1   | 0.011 |   0.351 |    0.433 | 
     | FE_RC_2440_0       | A1 ^ -> ZN v | NAND2_X1 | 0.010 |   0.361 |    0.443 | 
     | cpuregs_reg[2][17] | D v          | DFF_X1   | 0.000 |   0.361 |    0.443 | 
     +---------------------------------------------------------------------------+ 
Path 696: MET Setup Check with Pin count_instr_reg[57]/CK 
Endpoint:   count_instr_reg[57]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[24]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.359
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[24]     | CK ^         |          |       |  -0.034 |    0.048 | 
     | count_instr_reg[24]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.162 | 
     | inc_add_1559_34_g1279   | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.122 |    0.205 | 
     | inc_add_1559_34_g218864 | A4 ^ -> ZN ^ | AND4_X1  | 0.074 |   0.196 |    0.279 | 
     | inc_add_1559_34_g225013 | A2 ^ -> ZN ^ | AND4_X4  | 0.063 |   0.259 |    0.342 | 
     | g218884                 | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.281 |    0.364 | 
     | g210316                 | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.319 |    0.402 | 
     | g200270                 | A1 v -> ZN ^ | AOI22_X1 | 0.031 |   0.351 |    0.433 | 
     | g200134                 | A ^ -> ZN v  | INV_X1   | 0.008 |   0.359 |    0.441 | 
     | count_instr_reg[57]     | D v          | DFF_X1   | 0.000 |   0.359 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 697: MET Setup Check with Pin cpuregs_reg[17][29]/CK 
Endpoint:   cpuregs_reg[17][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.411
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[25]      | CK ^         |          |       |  -0.013 |    0.069 | 
     | reg_pc_reg[25]      | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.120 |    0.203 | 
     | add_1312_30_g7598   | A1 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.193 |    0.276 | 
     | FE_RC_393_0         | A ^ -> ZN v  | INV_X2   | 0.009 |   0.202 |    0.285 | 
     | FE_RC_392_0         | A1 v -> ZN ^ | NOR2_X2  | 0.018 |   0.220 |    0.303 | 
     | FE_RC_391_0         | A3 ^ -> ZN v | NAND3_X1 | 0.023 |   0.243 |    0.325 | 
     | g17                 | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.284 |    0.367 | 
     | FE_RC_2078_0        | A v -> ZN ^  | INV_X1   | 0.018 |   0.302 |    0.384 | 
     | FE_RC_2077_0        | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.318 |    0.401 | 
     | FE_RC_2076_0        | A1 v -> ZN ^ | NAND3_X4 | 0.017 |   0.335 |    0.418 | 
     | FE_OCPC390_n_27473  | A ^ -> Z ^   | BUF_X2   | 0.041 |   0.376 |    0.458 | 
     | g221358             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.392 |    0.474 | 
     | g196861             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.411 |    0.493 | 
     | cpuregs_reg[17][29] | D ^          | DFF_X1   | 0.000 |   0.411 |    0.493 | 
     +----------------------------------------------------------------------------+ 
Path 698: MET Setup Check with Pin cpuregs_reg[4][4]/CK 
Endpoint:   cpuregs_reg[4][4]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.359
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3] | CK ^         |          |       |  -0.032 |    0.051 | 
     | latched_rd_reg[3] | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.153 | 
     | g201052           | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.188 | 
     | g227638           | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.209 | 
     | g226407           | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.267 | 
     | g226181           | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.301 | 
     | g226184           | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.257 |    0.340 | 
     | g198839           | A1 ^ -> ZN ^ | AND2_X2  | 0.048 |   0.305 |    0.388 | 
     | FE_OCPC426_n_3098 | A ^ -> Z ^   | BUF_X1   | 0.039 |   0.344 |    0.427 | 
     | g197015           | B1 ^ -> ZN v | OAI21_X1 | 0.015 |   0.359 |    0.442 | 
     | cpuregs_reg[4][4] | D v          | DFF_X1   | 0.000 |   0.359 |    0.442 | 
     +--------------------------------------------------------------------------+ 
Path 699: MET Setup Check with Pin cpuregs_reg[4][3]/CK 
Endpoint:   cpuregs_reg[4][3]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.359
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3] | CK ^         |          |       |  -0.032 |    0.051 | 
     | latched_rd_reg[3] | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.153 | 
     | g201052           | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.188 | 
     | g227638           | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.209 | 
     | g226407           | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.267 | 
     | g226181           | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.301 | 
     | g226184           | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.257 |    0.340 | 
     | g198839           | A1 ^ -> ZN ^ | AND2_X2  | 0.048 |   0.305 |    0.388 | 
     | FE_OCPC426_n_3098 | A ^ -> Z ^   | BUF_X1   | 0.039 |   0.344 |    0.427 | 
     | g197013           | B1 ^ -> ZN v | OAI21_X1 | 0.015 |   0.359 |    0.442 | 
     | cpuregs_reg[4][3] | D v          | DFF_X1   | 0.000 |   0.359 |    0.442 | 
     +--------------------------------------------------------------------------+ 
Path 700: MET Setup Check with Pin cpuregs_reg[30][29]/CK 
Endpoint:   cpuregs_reg[30][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.411
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[25]      | CK ^         |          |       |  -0.013 |    0.070 | 
     | reg_pc_reg[25]      | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.120 |    0.203 | 
     | add_1312_30_g7598   | A1 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.193 |    0.276 | 
     | FE_RC_393_0         | A ^ -> ZN v  | INV_X2   | 0.009 |   0.202 |    0.285 | 
     | FE_RC_392_0         | A1 v -> ZN ^ | NOR2_X2  | 0.018 |   0.220 |    0.303 | 
     | FE_RC_391_0         | A3 ^ -> ZN v | NAND3_X1 | 0.023 |   0.243 |    0.325 | 
     | g17                 | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.284 |    0.367 | 
     | FE_RC_2078_0        | A v -> ZN ^  | INV_X1   | 0.018 |   0.302 |    0.385 | 
     | FE_RC_2077_0        | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.318 |    0.401 | 
     | FE_RC_2076_0        | A1 v -> ZN ^ | NAND3_X4 | 0.017 |   0.335 |    0.418 | 
     | FE_OCPC390_n_27473  | A ^ -> Z ^   | BUF_X2   | 0.041 |   0.376 |    0.459 | 
     | g221365             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.392 |    0.474 | 
     | g197451             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.411 |    0.493 | 
     | cpuregs_reg[30][29] | D ^          | DFF_X1   | 0.000 |   0.411 |    0.493 | 
     +----------------------------------------------------------------------------+ 
Path 701: MET Setup Check with Pin cpuregs_reg[26][29]/CK 
Endpoint:   cpuregs_reg[26][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.411
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[25]      | CK ^         |          |       |  -0.013 |    0.070 | 
     | reg_pc_reg[25]      | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.120 |    0.203 | 
     | add_1312_30_g7598   | A1 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.193 |    0.276 | 
     | FE_RC_393_0         | A ^ -> ZN v  | INV_X2   | 0.009 |   0.202 |    0.285 | 
     | FE_RC_392_0         | A1 v -> ZN ^ | NOR2_X2  | 0.018 |   0.220 |    0.303 | 
     | FE_RC_391_0         | A3 ^ -> ZN v | NAND3_X1 | 0.023 |   0.243 |    0.325 | 
     | g17                 | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.284 |    0.367 | 
     | FE_RC_2078_0        | A v -> ZN ^  | INV_X1   | 0.018 |   0.302 |    0.385 | 
     | FE_RC_2077_0        | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.318 |    0.401 | 
     | FE_RC_2076_0        | A1 v -> ZN ^ | NAND3_X4 | 0.017 |   0.335 |    0.418 | 
     | FE_OCPC390_n_27473  | A ^ -> Z ^   | BUF_X2   | 0.041 |   0.376 |    0.459 | 
     | g221370             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.392 |    0.474 | 
     | g197294             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.411 |    0.493 | 
     | cpuregs_reg[26][29] | D ^          | DFF_X1   | 0.000 |   0.411 |    0.493 | 
     +----------------------------------------------------------------------------+ 
Path 702: MET Setup Check with Pin cpuregs_reg[22][29]/CK 
Endpoint:   cpuregs_reg[22][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.411
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[25]      | CK ^         |          |       |  -0.013 |    0.070 | 
     | reg_pc_reg[25]      | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.120 |    0.203 | 
     | add_1312_30_g7598   | A1 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.193 |    0.276 | 
     | FE_RC_393_0         | A ^ -> ZN v  | INV_X2   | 0.009 |   0.202 |    0.285 | 
     | FE_RC_392_0         | A1 v -> ZN ^ | NOR2_X2  | 0.018 |   0.220 |    0.303 | 
     | FE_RC_391_0         | A3 ^ -> ZN v | NAND3_X1 | 0.023 |   0.243 |    0.325 | 
     | g17                 | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.284 |    0.367 | 
     | FE_RC_2078_0        | A v -> ZN ^  | INV_X1   | 0.018 |   0.302 |    0.385 | 
     | FE_RC_2077_0        | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.318 |    0.401 | 
     | FE_RC_2076_0        | A1 v -> ZN ^ | NAND3_X4 | 0.017 |   0.335 |    0.418 | 
     | FE_OCPC390_n_27473  | A ^ -> Z ^   | BUF_X2   | 0.041 |   0.376 |    0.459 | 
     | g221356             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.392 |    0.474 | 
     | g218299             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.411 |    0.493 | 
     | cpuregs_reg[22][29] | D ^          | DFF_X1   | 0.000 |   0.411 |    0.493 | 
     +----------------------------------------------------------------------------+ 
Path 703: MET Setup Check with Pin cpuregs_reg[3][29]/CK 
Endpoint:   cpuregs_reg[3][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.411
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[25]     | CK ^         |          |       |  -0.013 |    0.070 | 
     | reg_pc_reg[25]     | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.120 |    0.203 | 
     | add_1312_30_g7598  | A1 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.193 |    0.276 | 
     | FE_RC_393_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.202 |    0.285 | 
     | FE_RC_392_0        | A1 v -> ZN ^ | NOR2_X2  | 0.018 |   0.220 |    0.303 | 
     | FE_RC_391_0        | A3 ^ -> ZN v | NAND3_X1 | 0.023 |   0.243 |    0.325 | 
     | g17                | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.284 |    0.367 | 
     | FE_RC_2078_0       | A v -> ZN ^  | INV_X1   | 0.018 |   0.302 |    0.385 | 
     | FE_RC_2077_0       | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.318 |    0.401 | 
     | FE_RC_2076_0       | A1 v -> ZN ^ | NAND3_X4 | 0.017 |   0.335 |    0.418 | 
     | FE_OCPC390_n_27473 | A ^ -> Z ^   | BUF_X2   | 0.041 |   0.376 |    0.459 | 
     | g221366            | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.392 |    0.474 | 
     | g196990            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.411 |    0.493 | 
     | cpuregs_reg[3][29] | D ^          | DFF_X1   | 0.000 |   0.411 |    0.493 | 
     +---------------------------------------------------------------------------+ 
Path 704: MET Setup Check with Pin cpuregs_reg[29][16]/CK 
Endpoint:   cpuregs_reg[29][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.358
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.051 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.153 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.188 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.209 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.267 | 
     | g226181             | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.301 | 
     | g226180             | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.259 |    0.342 | 
     | FE_OCPC386_n_32523  | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.283 |    0.366 | 
     | g226100             | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.322 |    0.405 | 
     | g223327             | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.338 |    0.420 | 
     | g197390             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.358 |    0.440 | 
     | cpuregs_reg[29][16] | D ^          | DFF_X1   | 0.000 |   0.358 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 705: MET Setup Check with Pin cpuregs_reg[10][1]/CK 
Endpoint:   cpuregs_reg[10][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.356
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.051 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.153 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.188 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.209 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.267 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.302 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.345 | 
     | g198917_dup226080  | A1 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.300 |    0.382 | 
     | FE_OCPC407_n_32422 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.325 |    0.407 | 
     | g212859            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.337 |    0.420 | 
     | g197519            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.356 |    0.438 | 
     | cpuregs_reg[10][1] | D ^          | DFF_X1   | 0.000 |   0.356 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 706: MET Setup Check with Pin cpuregs_reg[12][3]/CK 
Endpoint:   cpuregs_reg[12][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.360
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.051 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.153 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.188 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.209 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.267 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.301 | 
     | g226184            | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.257 |    0.340 | 
     | g198870            | A1 ^ -> ZN ^ | AND2_X2  | 0.049 |   0.307 |    0.390 | 
     | FE_OCPC208_n_3063  | A ^ -> Z ^   | BUF_X1   | 0.039 |   0.346 |    0.428 | 
     | g197595            | B1 ^ -> ZN v | OAI21_X1 | 0.015 |   0.360 |    0.443 | 
     | cpuregs_reg[12][3] | D v          | DFF_X1   | 0.000 |   0.360 |    0.443 | 
     +---------------------------------------------------------------------------+ 
Path 707: MET Setup Check with Pin cpuregs_reg[12][0]/CK 
Endpoint:   cpuregs_reg[12][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.360
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.051 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.153 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.188 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.209 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.267 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.301 | 
     | g226184            | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.257 |    0.340 | 
     | g198870            | A1 ^ -> ZN ^ | AND2_X2  | 0.049 |   0.307 |    0.390 | 
     | FE_OCPC208_n_3063  | A ^ -> Z ^   | BUF_X1   | 0.039 |   0.346 |    0.428 | 
     | g197590            | B1 ^ -> ZN v | OAI21_X1 | 0.015 |   0.360 |    0.443 | 
     | cpuregs_reg[12][0] | D v          | DFF_X1   | 0.000 |   0.360 |    0.443 | 
     +---------------------------------------------------------------------------+ 
Path 708: MET Setup Check with Pin cpuregs_reg[14][17]/CK 
Endpoint:   cpuregs_reg[14][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.445
- Arrival Time                  0.362
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.049 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.181 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.205 | 
     | FE_OCPC529_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.147 |    0.230 | 
     | FE_RC_853_0         | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.162 |    0.245 | 
     | FE_RC_852_0         | A1 v -> ZN ^ | NOR2_X2  | 0.026 |   0.188 |    0.271 | 
     | g99                 | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.203 |    0.286 | 
     | g210527             | A v -> ZN ^  | INV_X1   | 0.012 |   0.215 |    0.298 | 
     | g225008             | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.233 |    0.316 | 
     | g225007             | A v -> ZN v  | XNOR2_X2 | 0.039 |   0.272 |    0.355 | 
     | g207431             | B1 v -> ZN ^ | AOI21_X4 | 0.035 |   0.307 |    0.390 | 
     | g221690             | A ^ -> ZN v  | INV_X8   | 0.022 |   0.329 |    0.412 | 
     | g227666             | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.345 |    0.428 | 
     | g221680             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.362 |    0.445 | 
     | cpuregs_reg[14][17] | D v          | DFF_X1   | 0.000 |   0.362 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 709: MET Setup Check with Pin cpuregs_reg[3][25]/CK 
Endpoint:   cpuregs_reg[3][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.358
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.051 | 
     | latched_rd_reg[3]  | CK ^ -> QN ^ | DFF_X1   | 0.109 |   0.077 |    0.160 | 
     | g201052            | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.117 |    0.200 | 
     | g227638            | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.141 |    0.224 | 
     | g226407            | A3 v -> ZN v | AND4_X4  | 0.040 |   0.181 |    0.264 | 
     | g226138            | A1 v -> ZN v | AND2_X4  | 0.029 |   0.210 |    0.293 | 
     | g227646            | A1 v -> ZN v | AND2_X4  | 0.034 |   0.243 |    0.326 | 
     | g226081            | A1 v -> ZN v | AND2_X4  | 0.032 |   0.275 |    0.358 | 
     | FE_OCPC459_n_32423 | A v -> Z v   | BUF_X16  | 0.025 |   0.301 |    0.384 | 
     | FE_RC_454_0        | A1 v -> ZN v | OR2_X1   | 0.043 |   0.343 |    0.426 | 
     | FE_RC_453_0        | A2 v -> ZN ^ | NAND2_X1 | 0.015 |   0.358 |    0.441 | 
     | cpuregs_reg[3][25] | D ^          | DFF_X1   | 0.000 |   0.358 |    0.441 | 
     +---------------------------------------------------------------------------+ 
Path 710: MET Setup Check with Pin cpuregs_reg[4][27]/CK 
Endpoint:   cpuregs_reg[4][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.469
- Arrival Time                  0.386
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.070 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.189 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.247 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.285 | 
     | FE_RC_2196_0        | A1 ^ -> ZN v | NAND3_X2  | 0.017 |   0.219 |    0.302 | 
     | FE_RC_2197_0        | A v -> ZN ^  | INV_X1    | 0.013 |   0.232 |    0.315 | 
     | g210322             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.251 |    0.334 | 
     | g221916             | A v -> ZN ^  | INV_X1    | 0.018 |   0.269 |    0.352 | 
     | FE_RC_2141_0        | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.284 |    0.367 | 
     | FE_RC_2249_0        | C1 v -> ZN ^ | AOI211_X2 | 0.049 |   0.333 |    0.416 | 
     | FE_RC_587_0         | A ^ -> ZN v  | INV_X4    | 0.019 |   0.352 |    0.435 | 
     | g213265             | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.369 |    0.452 | 
     | g197089             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.386 |    0.469 | 
     | cpuregs_reg[4][27]  | D v          | DFF_X1    | 0.000 |   0.386 |    0.469 | 
     +-----------------------------------------------------------------------------+ 
Path 711: MET Setup Check with Pin reg_out_reg[25]/CK 
Endpoint:   reg_out_reg[25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.460
- Arrival Time                  0.377
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[21]    | CK ^         |           |       |  -0.013 |    0.070 | 
     | reg_pc_reg[21]    | CK ^ -> Q ^  | DFF_X1    | 0.115 |   0.102 |    0.185 | 
     | add_1801_23_g1243 | A2 ^ -> ZN v | NOR2_X2   | 0.015 |   0.117 |    0.200 | 
     | add_1801_23_g1160 | A2 v -> ZN ^ | NOR2_X1   | 0.033 |   0.150 |    0.233 | 
     | add_1801_23_g1078 | A1 ^ -> ZN ^ | AND2_X1   | 0.039 |   0.189 |    0.272 | 
     | add_1801_23_g1062 | A2 ^ -> ZN v | NAND2_X1  | 0.026 |   0.214 |    0.297 | 
     | add_1801_23_g1032 | A1 v -> ZN v | OR2_X1    | 0.051 |   0.265 |    0.348 | 
     | FE_RC_308_0       | C2 v -> ZN ^ | OAI211_X2 | 0.037 |   0.302 |    0.386 | 
     | add_1801_23_g946  | A ^ -> ZN ^  | XNOR2_X2  | 0.040 |   0.343 |    0.426 | 
     | g201161           | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.357 |    0.440 | 
     | g199470           | A1 v -> ZN ^ | NAND4_X2  | 0.019 |   0.377 |    0.460 | 
     | reg_out_reg[25]   | D ^          | DFF_X1    | 0.000 |   0.377 |    0.460 | 
     +---------------------------------------------------------------------------+ 
Path 712: MET Setup Check with Pin cpuregs_reg[16][6]/CK 
Endpoint:   cpuregs_reg[16][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.359
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.051 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.153 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.189 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.210 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.267 | 
     | g226169            | A1 ^ -> ZN ^ | AND3_X2  | 0.052 |   0.236 |    0.319 | 
     | FE_OCPC205_n_32510 | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.264 |    0.348 | 
     | g226172            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.298 |    0.381 | 
     | FE_OCPC475_n_32514 | A ^ -> ZN v  | INV_X2   | 0.016 |   0.315 |    0.398 | 
     | FE_OCPC477_n_32514 | A v -> ZN ^  | INV_X8   | 0.015 |   0.329 |    0.412 | 
     | g198354            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.341 |    0.424 | 
     | g196770            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.359 |    0.442 | 
     | cpuregs_reg[16][6] | D ^          | DFF_X1   | 0.000 |   0.359 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 713: MET Setup Check with Pin cpuregs_reg[11][22]/CK 
Endpoint:   cpuregs_reg[11][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.359
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.051 | 
     | latched_rd_reg[3]   | CK ^ -> QN ^ | DFF_X1   | 0.109 |   0.077 |    0.161 | 
     | g201052             | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.117 |    0.200 | 
     | g227638             | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.141 |    0.224 | 
     | g226407             | A3 v -> ZN v | AND4_X4  | 0.040 |   0.181 |    0.264 | 
     | g226138             | A1 v -> ZN v | AND2_X4  | 0.029 |   0.210 |    0.293 | 
     | g227646             | A1 v -> ZN v | AND2_X4  | 0.034 |   0.243 |    0.327 | 
     | g226083             | A1 v -> ZN v | AND2_X4  | 0.032 |   0.275 |    0.358 | 
     | FE_OCPC465_n_32425  | A v -> Z v   | BUF_X16  | 0.026 |   0.301 |    0.384 | 
     | FE_RC_837_0         | A1 v -> ZN v | OR2_X1   | 0.043 |   0.344 |    0.427 | 
     | FE_RC_836_0         | A2 v -> ZN ^ | NAND2_X1 | 0.015 |   0.359 |    0.442 | 
     | cpuregs_reg[11][22] | D ^          | DFF_X1   | 0.000 |   0.359 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 714: MET Setup Check with Pin cpuregs_reg[5][2]/CK 
Endpoint:   cpuregs_reg[5][2]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.355
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3] | CK ^         |          |       |  -0.032 |    0.051 | 
     | latched_rd_reg[3] | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.153 | 
     | g201052           | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.189 | 
     | g227638           | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.210 | 
     | g226407           | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.267 | 
     | g226181           | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.301 | 
     | g226184           | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.257 |    0.340 | 
     | g198854           | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.317 |    0.400 | 
     | g198745           | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.334 |    0.418 | 
     | g197118           | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.355 |    0.438 | 
     | cpuregs_reg[5][2] | D ^          | DFF_X1   | 0.000 |   0.355 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 715: MET Setup Check with Pin cpuregs_reg[13][6]/CK 
Endpoint:   cpuregs_reg[13][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.358
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.051 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.153 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.189 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.210 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.267 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.301 | 
     | g226184            | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.257 |    0.341 | 
     | FE_RC_2279_0       | A1 ^ -> ZN v | NAND2_X1 | 0.035 |   0.292 |    0.375 | 
     | FE_RC_2280_0       | A v -> ZN ^  | INV_X8   | 0.033 |   0.325 |    0.408 | 
     | g198287            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.340 |    0.423 | 
     | g196640            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.358 |    0.442 | 
     | cpuregs_reg[13][6] | D ^          | DFF_X1   | 0.000 |   0.358 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 716: MET Setup Check with Pin cpuregs_reg[10][30]/CK 
Endpoint:   cpuregs_reg[10][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.494
- Arrival Time                  0.411
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.070 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.189 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.247 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.286 | 
     | add_1312_30_g214152 | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.244 |    0.327 | 
     | g210315             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.261 |    0.344 | 
     | FE_OCPC225_n_15988  | A v -> ZN ^  | INV_X2    | 0.015 |   0.275 |    0.359 | 
     | FE_RC_638_0         | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.290 |    0.374 | 
     | FE_RC_637_0         | A v -> ZN ^  | OAI21_X2  | 0.019 |   0.310 |    0.393 | 
     | g199875_dup217909   | A1 ^ -> ZN v | OAI222_X4 | 0.075 |   0.385 |    0.468 | 
     | g212834             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.400 |    0.483 | 
     | FE_RC_743_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.411 |    0.494 | 
     | cpuregs_reg[10][30] | D v          | DFF_X1    | 0.000 |   0.411 |    0.494 | 
     +-----------------------------------------------------------------------------+ 
Path 717: MET Setup Check with Pin cpuregs_reg[2][30]/CK 
Endpoint:   cpuregs_reg[2][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.494
- Arrival Time                  0.411
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.070 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.189 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.247 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.286 | 
     | add_1312_30_g214152 | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.244 |    0.327 | 
     | g210315             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.261 |    0.344 | 
     | FE_OCPC225_n_15988  | A v -> ZN ^  | INV_X2    | 0.015 |   0.275 |    0.359 | 
     | FE_RC_638_0         | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.290 |    0.374 | 
     | FE_RC_637_0         | A v -> ZN ^  | OAI21_X2  | 0.019 |   0.310 |    0.393 | 
     | g199875_dup217909   | A1 ^ -> ZN v | OAI222_X4 | 0.075 |   0.385 |    0.468 | 
     | g212933             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.400 |    0.483 | 
     | FE_RC_778_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.411 |    0.494 | 
     | cpuregs_reg[2][30]  | D v          | DFF_X1    | 0.000 |   0.411 |    0.494 | 
     +-----------------------------------------------------------------------------+ 
Path 718: MET Setup Check with Pin reg_out_reg[8]/CK 
Endpoint:   reg_out_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.029
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.437
- Arrival Time                  0.354
= Slack Time                    0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.049 | 
     | reg_pc_reg[2]       | CK ^ -> Q v  | DFF_X1    | 0.099 |   0.064 |    0.148 | 
     | FE_OCPC167_reg_pc_2 | A v -> Z v   | BUF_X4    | 0.025 |   0.089 |    0.173 | 
     | FE_RC_178_0         | B2 v -> ZN ^ | OAI22_X1  | 0.048 |   0.137 |    0.220 | 
     | FE_RC_2352_0        | C1 ^ -> ZN v | OAI211_X2 | 0.032 |   0.169 |    0.253 | 
     | FE_RC_2343_0        | A2 v -> ZN ^ | NAND2_X2  | 0.025 |   0.195 |    0.278 | 
     | FE_RC_2342_0        | A1 ^ -> ZN v | NAND3_X4  | 0.020 |   0.215 |    0.298 | 
     | FE_OCPC395_n_19378  | A v -> Z v   | BUF_X1    | 0.032 |   0.247 |    0.330 | 
     | add_1801_23_g997    | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.285 |    0.369 | 
     | g200192             | C1 v -> ZN ^ | AOI221_X2 | 0.039 |   0.324 |    0.408 | 
     | g199459             | A1 ^ -> ZN v | NAND4_X1  | 0.029 |   0.354 |    0.437 | 
     | reg_out_reg[8]      | D v          | DFF_X1    | 0.000 |   0.354 |    0.437 | 
     +-----------------------------------------------------------------------------+ 
Path 719: MET Setup Check with Pin cpuregs_reg[15][30]/CK 
Endpoint:   cpuregs_reg[15][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.494
- Arrival Time                  0.410
= Slack Time                    0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.071 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.190 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.247 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.286 | 
     | add_1312_30_g214152 | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.244 |    0.328 | 
     | g210315             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.261 |    0.345 | 
     | FE_OCPC225_n_15988  | A v -> ZN ^  | INV_X2    | 0.015 |   0.275 |    0.359 | 
     | FE_RC_638_0         | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.290 |    0.374 | 
     | FE_RC_637_0         | A v -> ZN ^  | OAI21_X2  | 0.019 |   0.310 |    0.394 | 
     | g217929             | A1 ^ -> ZN v | OAI222_X4 | 0.074 |   0.384 |    0.468 | 
     | g215860             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.399 |    0.483 | 
     | FE_RC_543_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.410 |    0.494 | 
     | cpuregs_reg[15][30] | D v          | DFF_X1    | 0.000 |   0.410 |    0.494 | 
     +-----------------------------------------------------------------------------+ 
Path 720: MET Setup Check with Pin cpuregs_reg[18][25]/CK 
Endpoint:   cpuregs_reg[18][25]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.358
= Slack Time                    0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.052 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.154 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.190 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.211 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.268 | 
     | g226138             | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.303 | 
     | g226141_dup         | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.256 |    0.340 | 
     | g226147             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.316 |    0.400 | 
     | FE_RC_495_0         | A1 ^ -> ZN ^ | OR2_X1   | 0.030 |   0.346 |    0.430 | 
     | FE_RC_494_0         | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.358 |    0.442 | 
     | cpuregs_reg[18][25] | D v          | DFF_X1   | 0.000 |   0.358 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 721: MET Setup Check with Pin reg_out_reg[16]/CK 
Endpoint:   reg_out_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.029
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.433
- Arrival Time                  0.349
= Slack Time                    0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.050 | 
     | reg_pc_reg[2]       | CK ^ -> Q v  | DFF_X1    | 0.099 |   0.064 |    0.149 | 
     | FE_OCPC167_reg_pc_2 | A v -> Z v   | BUF_X4    | 0.025 |   0.089 |    0.173 | 
     | FE_RC_178_0         | B2 v -> ZN ^ | OAI22_X1  | 0.048 |   0.137 |    0.221 | 
     | FE_RC_2352_0        | C1 ^ -> ZN v | OAI211_X2 | 0.032 |   0.169 |    0.253 | 
     | FE_RC_2343_0        | A2 v -> ZN ^ | NAND2_X2  | 0.025 |   0.195 |    0.279 | 
     | FE_RC_2342_0        | A1 ^ -> ZN v | NAND3_X4  | 0.020 |   0.215 |    0.299 | 
     | add_1801_23_g1004   | A1 v -> ZN ^ | NAND2_X4  | 0.018 |   0.232 |    0.317 | 
     | FE_RC_2367_0        | A1 ^ -> ZN v | NAND2_X4  | 0.015 |   0.248 |    0.332 | 
     | FE_RC_2368_0        | A v -> ZN ^  | INV_X8    | 0.019 |   0.266 |    0.350 | 
     | add_1801_23_g986    | A ^ -> ZN v  | INV_X2    | 0.012 |   0.278 |    0.362 | 
     | add_1801_23_g977    | A v -> ZN v  | XNOR2_X2  | 0.034 |   0.312 |    0.396 | 
     | g210993             | A1 v -> ZN ^ | NAND2_X2  | 0.014 |   0.327 |    0.411 | 
     | FE_RC_2061_0        | A1 ^ -> ZN v | NAND4_X2  | 0.022 |   0.349 |    0.433 | 
     | reg_out_reg[16]     | D v          | DFF_X1    | 0.000 |   0.349 |    0.433 | 
     +-----------------------------------------------------------------------------+ 
Path 722: MET Setup Check with Pin cpuregs_reg[5][4]/CK 
Endpoint:   cpuregs_reg[5][4]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.354
= Slack Time                    0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3] | CK ^         |          |       |  -0.032 |    0.052 | 
     | latched_rd_reg[3] | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.154 | 
     | g201052           | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.190 | 
     | g227638           | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.211 | 
     | g226407           | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.268 | 
     | g226181           | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.302 | 
     | g226184           | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.257 |    0.341 | 
     | g198854           | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.317 |    0.401 | 
     | g225868           | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.334 |    0.418 | 
     | g197115           | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.354 |    0.438 | 
     | cpuregs_reg[5][4] | D ^          | DFF_X1   | 0.000 |   0.354 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 723: MET Setup Check with Pin cpuregs_reg[5][3]/CK 
Endpoint:   cpuregs_reg[5][3]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.354
= Slack Time                    0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3] | CK ^         |          |       |  -0.032 |    0.052 | 
     | latched_rd_reg[3] | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.154 | 
     | g201052           | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.190 | 
     | g227638           | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.211 | 
     | g226407           | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.268 | 
     | g226181           | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.302 | 
     | g226184           | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.257 |    0.341 | 
     | g198854           | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.317 |    0.401 | 
     | g198525           | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.334 |    0.418 | 
     | g197113           | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.354 |    0.438 | 
     | cpuregs_reg[5][3] | D ^          | DFF_X1   | 0.000 |   0.354 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 724: MET Setup Check with Pin cpuregs_reg[5][1]/CK 
Endpoint:   cpuregs_reg[5][1]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.354
= Slack Time                    0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3] | CK ^         |          |       |  -0.032 |    0.052 | 
     | latched_rd_reg[3] | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.154 | 
     | g201052           | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.190 | 
     | g227638           | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.211 | 
     | g226407           | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.268 | 
     | g226181           | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.302 | 
     | g226184           | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.257 |    0.341 | 
     | g198854           | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.317 |    0.401 | 
     | g198558           | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.334 |    0.418 | 
     | g197106           | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.354 |    0.438 | 
     | cpuregs_reg[5][1] | D ^          | DFF_X1   | 0.000 |   0.354 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 725: MET Setup Check with Pin count_instr_reg[61]/CK 
Endpoint:   count_instr_reg[61]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[24]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.357
= Slack Time                    0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[24]     | CK ^         |          |       |  -0.034 |    0.050 | 
     | count_instr_reg[24]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.164 | 
     | inc_add_1559_34_g1279   | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.122 |    0.207 | 
     | inc_add_1559_34_g218864 | A4 ^ -> ZN ^ | AND4_X1  | 0.074 |   0.196 |    0.281 | 
     | g219773                 | A2 ^ -> ZN ^ | AND4_X4  | 0.066 |   0.262 |    0.346 | 
     | inc_add_1559_34_g216293 | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.284 |    0.369 | 
     | g68                     | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.323 |    0.407 | 
     | g66                     | B1 v -> ZN ^ | AOI21_X1 | 0.026 |   0.349 |    0.434 | 
     | g200171                 | A ^ -> ZN v  | INV_X1   | 0.008 |   0.357 |    0.441 | 
     | count_instr_reg[61]     | D v          | DFF_X1   | 0.000 |   0.357 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 726: MET Setup Check with Pin cpuregs_reg[4][2]/CK 
Endpoint:   cpuregs_reg[4][2]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.359
= Slack Time                    0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3] | CK ^         |          |       |  -0.032 |    0.052 | 
     | latched_rd_reg[3] | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.154 | 
     | g201052           | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.190 | 
     | g227638           | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.211 | 
     | g226407           | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.268 | 
     | g226181           | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.302 | 
     | g226184           | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.257 |    0.341 | 
     | g198839           | A1 ^ -> ZN ^ | AND2_X2  | 0.048 |   0.305 |    0.390 | 
     | FE_OCPC426_n_3098 | A ^ -> Z ^   | BUF_X1   | 0.039 |   0.344 |    0.428 | 
     | g197009           | B1 ^ -> ZN v | OAI21_X1 | 0.015 |   0.359 |    0.443 | 
     | cpuregs_reg[4][2] | D v          | DFF_X1   | 0.000 |   0.359 |    0.443 | 
     +--------------------------------------------------------------------------+ 
Path 727: MET Setup Check with Pin cpuregs_reg[4][1]/CK 
Endpoint:   cpuregs_reg[4][1]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.359
= Slack Time                    0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3] | CK ^         |          |       |  -0.032 |    0.052 | 
     | latched_rd_reg[3] | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.154 | 
     | g201052           | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.190 | 
     | g227638           | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.211 | 
     | g226407           | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.268 | 
     | g226181           | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.302 | 
     | g226184           | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.257 |    0.341 | 
     | g198839           | A1 ^ -> ZN ^ | AND2_X2  | 0.048 |   0.305 |    0.390 | 
     | FE_OCPC426_n_3098 | A ^ -> Z ^   | BUF_X1   | 0.039 |   0.344 |    0.428 | 
     | g197004           | B1 ^ -> ZN v | OAI21_X1 | 0.015 |   0.359 |    0.443 | 
     | cpuregs_reg[4][1] | D v          | DFF_X1   | 0.000 |   0.359 |    0.443 | 
     +--------------------------------------------------------------------------+ 
Path 728: MET Setup Check with Pin cpuregs_reg[27][6]/CK 
Endpoint:   cpuregs_reg[27][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.360
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.034 |    0.050 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.183 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.126 |    0.211 | 
     | add_1312_30_g219384 | A1 ^ -> ZN ^ | AND2_X4   | 0.033 |   0.159 |    0.244 | 
     | add_1312_30_g217207 | A ^ -> ZN v  | INV_X1    | 0.011 |   0.170 |    0.254 | 
     | add_1312_30_g7573   | A2 v -> ZN ^ | NOR2_X2   | 0.026 |   0.196 |    0.280 | 
     | FE_RC_2421_0        | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.211 |    0.295 | 
     | FE_RC_2420_0        | A v -> ZN ^  | OAI211_X1 | 0.021 |   0.231 |    0.316 | 
     | FE_RC_2419_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.033 |   0.265 |    0.349 | 
     | g226037             | A ^ -> ZN v  | INV_X2    | 0.011 |   0.276 |    0.360 | 
     | g199891_0           | A1 v -> ZN v | OR2_X4    | 0.048 |   0.324 |    0.409 | 
     | g198108             | A2 v -> ZN ^ | NAND2_X1  | 0.019 |   0.343 |    0.427 | 
     | g197517             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.360 |    0.444 | 
     | cpuregs_reg[27][6]  | D v          | DFF_X1    | 0.000 |   0.360 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 729: MET Setup Check with Pin cpuregs_reg[21][6]/CK 
Endpoint:   cpuregs_reg[21][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.357
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.053 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.155 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.190 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.211 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.268 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.302 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.259 |    0.343 | 
     | g226102            | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.299 |    0.384 | 
     | FE_OCPC451_n_32444 | A ^ -> Z ^   | BUF_X8   | 0.028 |   0.327 |    0.412 | 
     | g198506            | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.340 |    0.424 | 
     | g197033            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.357 |    0.442 | 
     | cpuregs_reg[21][6] | D ^          | DFF_X1   | 0.000 |   0.357 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 730: MET Setup Check with Pin cpuregs_reg[3][14]/CK 
Endpoint:   cpuregs_reg[3][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.356
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.046 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.178 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.215 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.275 | 
     | add_1312_30_g219391 | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.216 |    0.300 | 
     | g228148             | A v -> Z v   | XOR2_X1  | 0.056 |   0.272 |    0.357 | 
     | FE_RC_2373_0        | A v -> ZN ^  | INV_X2   | 0.016 |   0.288 |    0.372 | 
     | FE_RC_2371_0        | A2 ^ -> ZN v | NAND2_X2 | 0.020 |   0.307 |    0.392 | 
     | FE_RC_2370_0        | A1 v -> ZN ^ | NAND3_X2 | 0.021 |   0.328 |    0.413 | 
     | FE_RC_2369_0        | A1 ^ -> ZN v | NAND2_X4 | 0.011 |   0.339 |    0.423 | 
     | g196944             | A v -> ZN ^  | OAI21_X1 | 0.017 |   0.356 |    0.440 | 
     | cpuregs_reg[3][14]  | D ^          | DFF_X1   | 0.000 |   0.356 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 731: MET Setup Check with Pin cpuregs_reg[18][6]/CK 
Endpoint:   cpuregs_reg[18][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.360
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.034 |    0.050 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.183 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.126 |    0.211 | 
     | add_1312_30_g219384 | A1 ^ -> ZN ^ | AND2_X4   | 0.033 |   0.159 |    0.244 | 
     | add_1312_30_g217207 | A ^ -> ZN v  | INV_X1    | 0.011 |   0.170 |    0.254 | 
     | add_1312_30_g7573   | A2 v -> ZN ^ | NOR2_X2   | 0.026 |   0.196 |    0.281 | 
     | FE_RC_2421_0        | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.211 |    0.295 | 
     | FE_RC_2420_0        | A v -> ZN ^  | OAI211_X1 | 0.021 |   0.231 |    0.316 | 
     | FE_RC_2419_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.033 |   0.265 |    0.349 | 
     | g226037             | A ^ -> ZN v  | INV_X2    | 0.011 |   0.276 |    0.360 | 
     | g199891_0           | A1 v -> ZN v | OR2_X4    | 0.048 |   0.324 |    0.409 | 
     | g218376             | A2 v -> ZN ^ | NAND2_X1  | 0.019 |   0.343 |    0.427 | 
     | g196877             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.360 |    0.444 | 
     | cpuregs_reg[18][6]  | D v          | DFF_X1    | 0.000 |   0.360 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 732: MET Setup Check with Pin cpuregs_reg[17][6]/CK 
Endpoint:   cpuregs_reg[17][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.360
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.034 |    0.050 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.183 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.126 |    0.211 | 
     | add_1312_30_g219384 | A1 ^ -> ZN ^ | AND2_X4   | 0.033 |   0.159 |    0.244 | 
     | add_1312_30_g217207 | A ^ -> ZN v  | INV_X1    | 0.011 |   0.170 |    0.255 | 
     | add_1312_30_g7573   | A2 v -> ZN ^ | NOR2_X2   | 0.026 |   0.196 |    0.281 | 
     | FE_RC_2421_0        | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.211 |    0.295 | 
     | FE_RC_2420_0        | A v -> ZN ^  | OAI211_X1 | 0.021 |   0.231 |    0.316 | 
     | FE_RC_2419_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.033 |   0.265 |    0.349 | 
     | g226037             | A ^ -> ZN v  | INV_X2    | 0.011 |   0.276 |    0.360 | 
     | g199891_0           | A1 v -> ZN v | OR2_X4    | 0.048 |   0.324 |    0.409 | 
     | g213034             | A2 v -> ZN ^ | NAND2_X1  | 0.019 |   0.343 |    0.427 | 
     | g196823             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.360 |    0.444 | 
     | cpuregs_reg[17][6]  | D v          | DFF_X1    | 0.000 |   0.360 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 733: MET Setup Check with Pin cpuregs_reg[9][31]/CK 
Endpoint:   cpuregs_reg[9][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.487
- Arrival Time                  0.402
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.072 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.191 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.248 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.287 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND3_X2 | 0.019 |   0.221 |    0.306 | 
     | FE_RC_507_0         | A v -> ZN ^  | INV_X2   | 0.012 |   0.233 |    0.318 | 
     | add_1312_30_g7556   | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.249 |    0.334 | 
     | g224934             | A v -> ZN v  | XNOR2_X2 | 0.042 |   0.291 |    0.375 | 
     | FE_RC_2169_0        | A v -> ZN ^  | INV_X2   | 0.015 |   0.306 |    0.390 | 
     | FE_RC_2168_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.321 |    0.406 | 
     | FE_RC_2167_0        | A1 v -> ZN ^ | NAND3_X4 | 0.017 |   0.338 |    0.423 | 
     | FE_OCPC418_n_27509  | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.368 |    0.453 | 
     | FE_OCPC220_n_27509  | A ^ -> ZN v  | INV_X1   | 0.011 |   0.379 |    0.464 | 
     | g197515             | A1 v -> ZN ^ | OAI22_X1 | 0.023 |   0.402 |    0.487 | 
     | cpuregs_reg[9][31]  | D ^          | DFF_X1   | 0.000 |   0.402 |    0.487 | 
     +----------------------------------------------------------------------------+ 
Path 734: MET Setup Check with Pin cpuregs_reg[8][31]/CK 
Endpoint:   cpuregs_reg[8][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.487
- Arrival Time                  0.402
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.072 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.191 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.248 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.287 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND3_X2 | 0.019 |   0.221 |    0.306 | 
     | FE_RC_507_0         | A v -> ZN ^  | INV_X2   | 0.012 |   0.233 |    0.318 | 
     | add_1312_30_g7556   | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.249 |    0.334 | 
     | g224934             | A v -> ZN v  | XNOR2_X2 | 0.042 |   0.291 |    0.375 | 
     | FE_RC_2169_0        | A v -> ZN ^  | INV_X2   | 0.015 |   0.306 |    0.390 | 
     | FE_RC_2168_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.321 |    0.406 | 
     | FE_RC_2167_0        | A1 v -> ZN ^ | NAND3_X4 | 0.017 |   0.338 |    0.423 | 
     | FE_OCPC418_n_27509  | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.368 |    0.453 | 
     | FE_OCPC220_n_27509  | A ^ -> ZN v  | INV_X1   | 0.011 |   0.379 |    0.464 | 
     | g213168             | A1 v -> ZN ^ | OAI22_X1 | 0.023 |   0.402 |    0.487 | 
     | cpuregs_reg[8][31]  | D ^          | DFF_X1   | 0.000 |   0.402 |    0.487 | 
     +----------------------------------------------------------------------------+ 
Path 735: MET Setup Check with Pin decoded_imm_j_reg[7]/CK 
Endpoint:   decoded_imm_j_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.436
- Arrival Time                  0.351
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]     | CK ^         |          |       |  -0.034 |    0.050 | 
     | mem_state_reg[0]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.164 | 
     | g197                 | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.193 | 
     | FE_RC_1025_0         | A1 ^ -> ZN v | AOI22_X2 | 0.013 |   0.120 |    0.205 | 
     | g209212              | A1 v -> ZN ^ | NOR2_X2  | 0.051 |   0.171 |    0.256 | 
     | g226230              | A2 ^ -> ZN ^ | AND2_X2  | 0.059 |   0.230 |    0.315 | 
     | g212690              | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.308 |    0.393 | 
     | g226034              | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.328 |    0.413 | 
     | g222073              | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.351 |    0.436 | 
     | decoded_imm_j_reg[7] | D ^          | DFF_X1   | 0.000 |   0.351 |    0.436 | 
     +-----------------------------------------------------------------------------+ 
Path 736: MET Setup Check with Pin cpuregs_reg[21][16]/CK 
Endpoint:   cpuregs_reg[21][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.354
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.053 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.155 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.190 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.211 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.269 | 
     | g226181             | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.303 | 
     | g226180             | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.259 |    0.344 | 
     | g226102             | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.299 |    0.384 | 
     | FE_OCPC452_n_32444  | A ^ -> Z ^   | BUF_X16  | 0.024 |   0.324 |    0.409 | 
     | g223334             | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.335 |    0.420 | 
     | g197049             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.354 |    0.439 | 
     | cpuregs_reg[21][16] | D ^          | DFF_X1   | 0.000 |   0.354 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 737: MET Setup Check with Pin cpuregs_reg[22][22]/CK 
Endpoint:   cpuregs_reg[22][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.357
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.053 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.155 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.190 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.211 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.269 | 
     | g219696             | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.322 | 
     | FE_OCPC179_n_25565  | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.270 |    0.355 | 
     | g213173             | A1 ^ -> ZN ^ | AND2_X2  | 0.036 |   0.305 |    0.390 | 
     | FE_OCPC412_n_18910  | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.330 |    0.415 | 
     | g213180             | A2 ^ -> ZN v | NAND2_X1 | 0.013 |   0.343 |    0.428 | 
     | FE_RC_832_0         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.357 |    0.442 | 
     | cpuregs_reg[22][22] | D ^          | DFF_X1   | 0.000 |   0.357 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 738: MET Setup Check with Pin cpuregs_reg[13][30]/CK 
Endpoint:   cpuregs_reg[13][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.498
- Arrival Time                  0.413
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.072 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.191 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.249 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.287 | 
     | add_1312_30_g214152 | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.244 |    0.329 | 
     | g210315             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.261 |    0.346 | 
     | FE_OCPC225_n_15988  | A v -> ZN ^  | INV_X2    | 0.015 |   0.275 |    0.360 | 
     | FE_RC_638_0         | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.290 |    0.375 | 
     | FE_RC_637_0         | A v -> ZN ^  | OAI21_X2  | 0.019 |   0.310 |    0.395 | 
     | g199875_dup217909   | A1 ^ -> ZN v | OAI222_X4 | 0.075 |   0.385 |    0.470 | 
     | g207952             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.402 |    0.487 | 
     | FE_RC_668_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.413 |    0.498 | 
     | cpuregs_reg[13][30] | D v          | DFF_X1    | 0.000 |   0.413 |    0.498 | 
     +-----------------------------------------------------------------------------+ 
Path 739: MET Setup Check with Pin cpuregs_reg[5][30]/CK 
Endpoint:   cpuregs_reg[5][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.498
- Arrival Time                  0.413
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.072 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.191 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.249 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.287 | 
     | add_1312_30_g214152 | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.244 |    0.329 | 
     | g210315             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.261 |    0.346 | 
     | FE_OCPC225_n_15988  | A v -> ZN ^  | INV_X2    | 0.015 |   0.275 |    0.360 | 
     | FE_RC_638_0         | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.290 |    0.375 | 
     | FE_RC_637_0         | A v -> ZN ^  | OAI21_X2  | 0.019 |   0.310 |    0.395 | 
     | g199875_dup217909   | A1 ^ -> ZN v | OAI222_X4 | 0.075 |   0.385 |    0.470 | 
     | g207950             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.402 |    0.487 | 
     | FE_RC_723_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.413 |    0.498 | 
     | cpuregs_reg[5][30]  | D v          | DFF_X1    | 0.000 |   0.413 |    0.498 | 
     +-----------------------------------------------------------------------------+ 
Path 740: MET Setup Check with Pin cpuregs_reg[4][30]/CK 
Endpoint:   cpuregs_reg[4][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.498
- Arrival Time                  0.413
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.072 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.191 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.249 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.287 | 
     | add_1312_30_g214152 | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.244 |    0.329 | 
     | g210315             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.261 |    0.346 | 
     | FE_OCPC225_n_15988  | A v -> ZN ^  | INV_X2    | 0.015 |   0.275 |    0.360 | 
     | FE_RC_638_0         | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.290 |    0.375 | 
     | FE_RC_637_0         | A v -> ZN ^  | OAI21_X2  | 0.019 |   0.310 |    0.395 | 
     | g199875_dup217909   | A1 ^ -> ZN v | OAI222_X4 | 0.075 |   0.385 |    0.470 | 
     | g207951             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.402 |    0.487 | 
     | FE_RC_555_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.413 |    0.498 | 
     | cpuregs_reg[4][30]  | D v          | DFF_X1    | 0.000 |   0.413 |    0.498 | 
     +-----------------------------------------------------------------------------+ 
Path 741: MET Setup Check with Pin cpuregs_reg[3][30]/CK 
Endpoint:   cpuregs_reg[3][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.498
- Arrival Time                  0.413
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.072 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.191 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.249 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.287 | 
     | add_1312_30_g214152 | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.244 |    0.329 | 
     | g210315             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.261 |    0.346 | 
     | FE_OCPC225_n_15988  | A v -> ZN ^  | INV_X2    | 0.015 |   0.275 |    0.360 | 
     | FE_RC_638_0         | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.290 |    0.375 | 
     | FE_RC_637_0         | A v -> ZN ^  | OAI21_X2  | 0.019 |   0.310 |    0.395 | 
     | g199875_dup217909   | A1 ^ -> ZN v | OAI222_X4 | 0.075 |   0.385 |    0.470 | 
     | g207945             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.402 |    0.487 | 
     | FE_RC_547_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.413 |    0.498 | 
     | cpuregs_reg[3][30]  | D v          | DFF_X1    | 0.000 |   0.413 |    0.498 | 
     +-----------------------------------------------------------------------------+ 
Path 742: MET Setup Check with Pin cpuregs_reg[3][17]/CK 
Endpoint:   cpuregs_reg[3][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.358
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.053 | 
     | latched_rd_reg[3]  | CK ^ -> QN ^ | DFF_X1   | 0.109 |   0.077 |    0.162 | 
     | g201052            | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.117 |    0.202 | 
     | g227638            | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.141 |    0.226 | 
     | g226407            | A3 v -> ZN v | AND4_X4  | 0.040 |   0.181 |    0.266 | 
     | g226138            | A1 v -> ZN v | AND2_X4  | 0.029 |   0.210 |    0.295 | 
     | g227646            | A1 v -> ZN v | AND2_X4  | 0.034 |   0.243 |    0.329 | 
     | g226081            | A1 v -> ZN v | AND2_X4  | 0.032 |   0.275 |    0.360 | 
     | FE_OCPC459_n_32423 | A v -> Z v   | BUF_X16  | 0.025 |   0.301 |    0.386 | 
     | FE_RC_2224_0       | A1 v -> ZN v | OR2_X1   | 0.043 |   0.343 |    0.428 | 
     | FE_RC_2223_0       | A2 v -> ZN ^ | NAND2_X1 | 0.015 |   0.358 |    0.444 | 
     | cpuregs_reg[3][17] | D ^          | DFF_X1   | 0.000 |   0.358 |    0.444 | 
     +---------------------------------------------------------------------------+ 
Path 743: MET Setup Check with Pin mem_addr_reg[8]/CK 
Endpoint:   mem_addr_reg[8]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.379
- Arrival Time                  0.294
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.051 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1  | 0.114 |   0.080 |    0.165 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4  | 0.028 |   0.108 |    0.193 | 
     | FE_RC_2132_0     | A1 ^ -> ZN v | NOR2_X1 | 0.008 |   0.116 |    0.201 | 
     | FE_RC_2130_0     | A1 v -> ZN v | AND2_X2 | 0.033 |   0.149 |    0.234 | 
     | FE_RC_2131_0     | A v -> ZN ^  | INV_X8  | 0.030 |   0.178 |    0.264 | 
     | g203582          | A1 ^ -> ZN ^ | AND2_X1 | 0.115 |   0.294 |    0.379 | 
     | mem_addr_reg[8]  | SE ^         | SDFF_X1 | 0.000 |   0.294 |    0.379 | 
     +------------------------------------------------------------------------+ 
Path 744: MET Setup Check with Pin mem_addr_reg[7]/CK 
Endpoint:   mem_addr_reg[7]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.379
- Arrival Time                  0.294
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.051 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1  | 0.114 |   0.080 |    0.165 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4  | 0.028 |   0.108 |    0.193 | 
     | FE_RC_2132_0     | A1 ^ -> ZN v | NOR2_X1 | 0.008 |   0.116 |    0.201 | 
     | FE_RC_2130_0     | A1 v -> ZN v | AND2_X2 | 0.033 |   0.149 |    0.234 | 
     | FE_RC_2131_0     | A v -> ZN ^  | INV_X8  | 0.030 |   0.178 |    0.264 | 
     | g203582          | A1 ^ -> ZN ^ | AND2_X1 | 0.115 |   0.294 |    0.379 | 
     | mem_addr_reg[7]  | SE ^         | SDFF_X1 | 0.000 |   0.294 |    0.379 | 
     +------------------------------------------------------------------------+ 
Path 745: MET Setup Check with Pin mem_addr_reg[5]/CK 
Endpoint:   mem_addr_reg[5]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.379
- Arrival Time                  0.294
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.051 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1  | 0.114 |   0.080 |    0.165 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4  | 0.028 |   0.108 |    0.193 | 
     | FE_RC_2132_0     | A1 ^ -> ZN v | NOR2_X1 | 0.008 |   0.116 |    0.201 | 
     | FE_RC_2130_0     | A1 v -> ZN v | AND2_X2 | 0.033 |   0.149 |    0.234 | 
     | FE_RC_2131_0     | A v -> ZN ^  | INV_X8  | 0.030 |   0.178 |    0.264 | 
     | g203582          | A1 ^ -> ZN ^ | AND2_X1 | 0.115 |   0.294 |    0.379 | 
     | mem_addr_reg[5]  | SE ^         | SDFF_X1 | 0.000 |   0.294 |    0.379 | 
     +------------------------------------------------------------------------+ 
Path 746: MET Setup Check with Pin mem_addr_reg[4]/CK 
Endpoint:   mem_addr_reg[4]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.379
- Arrival Time                  0.294
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.051 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1  | 0.114 |   0.080 |    0.165 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4  | 0.028 |   0.108 |    0.193 | 
     | FE_RC_2132_0     | A1 ^ -> ZN v | NOR2_X1 | 0.008 |   0.116 |    0.201 | 
     | FE_RC_2130_0     | A1 v -> ZN v | AND2_X2 | 0.033 |   0.149 |    0.234 | 
     | FE_RC_2131_0     | A v -> ZN ^  | INV_X8  | 0.030 |   0.178 |    0.264 | 
     | g203582          | A1 ^ -> ZN ^ | AND2_X1 | 0.115 |   0.294 |    0.379 | 
     | mem_addr_reg[4]  | SE ^         | SDFF_X1 | 0.000 |   0.294 |    0.379 | 
     +------------------------------------------------------------------------+ 
Path 747: MET Setup Check with Pin mem_addr_reg[3]/CK 
Endpoint:   mem_addr_reg[3]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.379
- Arrival Time                  0.294
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.051 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1  | 0.114 |   0.080 |    0.165 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4  | 0.028 |   0.108 |    0.193 | 
     | FE_RC_2132_0     | A1 ^ -> ZN v | NOR2_X1 | 0.008 |   0.116 |    0.201 | 
     | FE_RC_2130_0     | A1 v -> ZN v | AND2_X2 | 0.033 |   0.149 |    0.234 | 
     | FE_RC_2131_0     | A v -> ZN ^  | INV_X8  | 0.030 |   0.178 |    0.264 | 
     | g203582          | A1 ^ -> ZN ^ | AND2_X1 | 0.115 |   0.294 |    0.379 | 
     | mem_addr_reg[3]  | SE ^         | SDFF_X1 | 0.000 |   0.294 |    0.379 | 
     +------------------------------------------------------------------------+ 
Path 748: MET Setup Check with Pin mem_addr_reg[2]/CK 
Endpoint:   mem_addr_reg[2]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.379
- Arrival Time                  0.294
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.051 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1  | 0.114 |   0.080 |    0.165 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4  | 0.028 |   0.108 |    0.193 | 
     | FE_RC_2132_0     | A1 ^ -> ZN v | NOR2_X1 | 0.008 |   0.116 |    0.201 | 
     | FE_RC_2130_0     | A1 v -> ZN v | AND2_X2 | 0.033 |   0.149 |    0.234 | 
     | FE_RC_2131_0     | A v -> ZN ^  | INV_X8  | 0.030 |   0.178 |    0.264 | 
     | g203582          | A1 ^ -> ZN ^ | AND2_X1 | 0.115 |   0.294 |    0.379 | 
     | mem_addr_reg[2]  | SE ^         | SDFF_X1 | 0.000 |   0.294 |    0.379 | 
     +------------------------------------------------------------------------+ 
Path 749: MET Setup Check with Pin cpuregs_reg[14][19]/CK 
Endpoint:   cpuregs_reg[14][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.355
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.053 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.155 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.191 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.212 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.269 | 
     | g227442             | A1 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.228 |    0.313 | 
     | g227665             | A1 ^ -> ZN ^ | AND2_X4  | 0.051 |   0.278 |    0.364 | 
     | FE_OFC10_n_33997    | A ^ -> Z ^   | BUF_X4   | 0.041 |   0.319 |    0.404 | 
     | g207469             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.335 |    0.420 | 
     | g196699             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.355 |    0.440 | 
     | cpuregs_reg[14][19] | D ^          | DFF_X1   | 0.000 |   0.355 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 750: MET Setup Check with Pin cpuregs_reg[14][6]/CK 
Endpoint:   cpuregs_reg[14][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.357
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.053 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.155 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.191 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.212 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.269 | 
     | g227442            | A1 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.228 |    0.313 | 
     | g227665            | A1 ^ -> ZN ^ | AND2_X4  | 0.051 |   0.278 |    0.364 | 
     | FE_OFC9_n_33997    | A ^ -> Z ^   | BUF_X4   | 0.044 |   0.322 |    0.407 | 
     | g227679            | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.339 |    0.424 | 
     | g226001            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.357 |    0.442 | 
     | cpuregs_reg[14][6] | D ^          | DFF_X1   | 0.000 |   0.357 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 751: MET Setup Check with Pin reg_out_reg[1]/CK 
Endpoint:   reg_out_reg[1]/D   (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.353
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                       |              |           |       |  Time   |   Time   | 
     |-----------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[5]      | CK ^         |           |       |  -0.036 |    0.049 | 
     | cpu_state_reg[5]      | CK ^ -> Q v  | DFF_X1    | 0.097 |   0.062 |    0.147 | 
     | FE_OCPC94_cpu_state_5 | A v -> Z v   | BUF_X1    | 0.038 |   0.100 |    0.185 | 
     | FE_OCPC45_cpu_state_5 | A v -> Z v   | BUF_X1    | 0.044 |   0.144 |    0.229 | 
     | g90382__2703          | A1 v -> ZN v | AND2_X1   | 0.056 |   0.200 |    0.285 | 
     | g90308__9906          | B1 v -> ZN ^ | AOI22_X1  | 0.046 |   0.245 |    0.331 | 
     | g90214__5795          | A1 ^ -> ZN v | NAND3_X1  | 0.021 |   0.267 |    0.352 | 
     | g90145__1474          | A v -> ZN ^  | AOI221_X1 | 0.070 |   0.337 |    0.423 | 
     | g90126__5953          | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.353 |    0.438 | 
     | reg_out_reg[1]        | D v          | DFF_X1    | 0.000 |   0.353 |    0.438 | 
     +-------------------------------------------------------------------------------+ 
Path 752: MET Setup Check with Pin cpuregs_reg[1][4]/CK 
Endpoint:   cpuregs_reg[1][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.354
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.051 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.158 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.184 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.124 |    0.209 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.159 |    0.244 | 
     | add_1312_30_g7583   | A ^ -> ZN v  | INV_X1   | 0.014 |   0.172 |    0.258 | 
     | add_1312_30_g7561   | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.208 |    0.294 | 
     | FE_RC_2290_0        | A1 v -> ZN ^ | AOI22_X1 | 0.053 |   0.262 |    0.347 | 
     | g227600             | A1 ^ -> ZN v | NAND2_X4 | 0.049 |   0.311 |    0.396 | 
     | g207394             | A2 v -> ZN ^ | NAND2_X1 | 0.026 |   0.336 |    0.422 | 
     | g196630             | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.354 |    0.440 | 
     | cpuregs_reg[1][4]   | D v          | DFF_X1   | 0.000 |   0.354 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 753: MET Setup Check with Pin cpuregs_reg[2][6]/CK 
Endpoint:   cpuregs_reg[2][6]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.354
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.053 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.155 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.191 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.212 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.269 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.304 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.347 | 
     | g226085            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.295 |    0.380 | 
     | FE_OCPC445_n_32427 | A ^ -> Z ^   | BUF_X4   | 0.028 |   0.322 |    0.408 | 
     | g226044            | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.336 |    0.421 | 
     | g196810            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.354 |    0.439 | 
     | cpuregs_reg[2][6]  | D ^          | DFF_X1   | 0.000 |   0.354 |    0.439 | 
     +---------------------------------------------------------------------------+ 
Path 754: MET Setup Check with Pin cpuregs_reg[3][2]/CK 
Endpoint:   cpuregs_reg[3][2]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.353
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3] | CK ^         |          |       |  -0.032 |    0.053 | 
     | latched_rd_reg[3] | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.155 | 
     | g201052           | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.191 | 
     | g227638           | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.212 | 
     | g226407           | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.269 | 
     | g226138           | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.304 | 
     | g227646           | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.347 | 
     | FE_RC_2284_0      | A1 ^ -> ZN v | NAND2_X2 | 0.025 |   0.286 |    0.372 | 
     | FE_RC_2285_0      | A v -> ZN ^  | INV_X8   | 0.031 |   0.317 |    0.402 | 
     | g198743           | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.332 |    0.417 | 
     | g196905           | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.353 |    0.438 | 
     | cpuregs_reg[3][2] | D ^          | DFF_X1   | 0.000 |   0.353 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 755: MET Setup Check with Pin cpuregs_reg[12][1]/CK 
Endpoint:   cpuregs_reg[12][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.354
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.053 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.155 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.191 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.212 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.269 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.303 | 
     | g226184            | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.257 |    0.343 | 
     | g198869            | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.317 |    0.403 | 
     | g198705            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.334 |    0.420 | 
     | g197593            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.354 |    0.440 | 
     | cpuregs_reg[12][1] | D ^          | DFF_X1   | 0.000 |   0.354 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 756: MET Setup Check with Pin cpuregs_reg[5][19]/CK 
Endpoint:   cpuregs_reg[5][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.354
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.054 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.156 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.191 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.212 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.269 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.303 | 
     | g226184            | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.257 |    0.343 | 
     | g198854            | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.317 |    0.403 | 
     | g207465            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.334 |    0.420 | 
     | g197166            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.354 |    0.440 | 
     | cpuregs_reg[5][19] | D ^          | DFF_X1   | 0.000 |   0.354 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 757: MET Setup Check with Pin decoded_imm_j_reg[10]/CK 
Endpoint:   decoded_imm_j_reg[10]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.437
- Arrival Time                  0.351
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]      | CK ^         |          |       |  -0.034 |    0.051 | 
     | mem_state_reg[0]      | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.165 | 
     | g197                  | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.193 | 
     | FE_RC_1025_0          | A1 ^ -> ZN v | AOI22_X2 | 0.013 |   0.120 |    0.206 | 
     | g209212               | A1 v -> ZN ^ | NOR2_X2  | 0.051 |   0.171 |    0.256 | 
     | g226230               | A2 ^ -> ZN ^ | AND2_X2  | 0.059 |   0.230 |    0.316 | 
     | g212690               | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.308 |    0.394 | 
     | g226015               | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.328 |    0.414 | 
     | g222075               | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.351 |    0.437 | 
     | decoded_imm_j_reg[10] | D ^          | DFF_X1   | 0.000 |   0.351 |    0.437 | 
     +------------------------------------------------------------------------------+ 
Path 758: MET Setup Check with Pin decoded_imm_j_reg[9]/CK 
Endpoint:   decoded_imm_j_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.437
- Arrival Time                  0.351
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]     | CK ^         |          |       |  -0.034 |    0.051 | 
     | mem_state_reg[0]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.165 | 
     | g197                 | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.193 | 
     | FE_RC_1025_0         | A1 ^ -> ZN v | AOI22_X2 | 0.013 |   0.120 |    0.206 | 
     | g209212              | A1 v -> ZN ^ | NOR2_X2  | 0.051 |   0.171 |    0.256 | 
     | g226230              | A2 ^ -> ZN ^ | AND2_X2  | 0.059 |   0.230 |    0.316 | 
     | g212690              | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.308 |    0.394 | 
     | g226109              | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.328 |    0.414 | 
     | g222081              | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.351 |    0.437 | 
     | decoded_imm_j_reg[9] | D ^          | DFF_X1   | 0.000 |   0.351 |    0.437 | 
     +-----------------------------------------------------------------------------+ 
Path 759: MET Setup Check with Pin decoded_imm_j_reg[6]/CK 
Endpoint:   decoded_imm_j_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.437
- Arrival Time                  0.351
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]     | CK ^         |          |       |  -0.034 |    0.051 | 
     | mem_state_reg[0]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.165 | 
     | g197                 | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.193 | 
     | FE_RC_1025_0         | A1 ^ -> ZN v | AOI22_X2 | 0.013 |   0.120 |    0.206 | 
     | g209212              | A1 v -> ZN ^ | NOR2_X2  | 0.051 |   0.171 |    0.256 | 
     | g226230              | A2 ^ -> ZN ^ | AND2_X2  | 0.059 |   0.230 |    0.316 | 
     | g212690              | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.308 |    0.394 | 
     | g226112              | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.328 |    0.414 | 
     | g222069              | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.351 |    0.437 | 
     | decoded_imm_j_reg[6] | D ^          | DFF_X1   | 0.000 |   0.351 |    0.437 | 
     +-----------------------------------------------------------------------------+ 
Path 760: MET Setup Check with Pin decoded_imm_j_reg[5]/CK 
Endpoint:   decoded_imm_j_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.437
- Arrival Time                  0.351
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]     | CK ^         |          |       |  -0.034 |    0.051 | 
     | mem_state_reg[0]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.165 | 
     | g197                 | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.193 | 
     | FE_RC_1025_0         | A1 ^ -> ZN v | AOI22_X2 | 0.013 |   0.120 |    0.206 | 
     | g209212              | A1 v -> ZN ^ | NOR2_X2  | 0.051 |   0.171 |    0.256 | 
     | g226230              | A2 ^ -> ZN ^ | AND2_X2  | 0.059 |   0.230 |    0.316 | 
     | g212690              | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.308 |    0.394 | 
     | g226235              | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.328 |    0.414 | 
     | g222078              | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.351 |    0.437 | 
     | decoded_imm_j_reg[5] | D ^          | DFF_X1   | 0.000 |   0.351 |    0.437 | 
     +-----------------------------------------------------------------------------+ 
Path 761: MET Setup Check with Pin cpuregs_reg[16][30]/CK 
Endpoint:   cpuregs_reg[16][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.498
- Arrival Time                  0.412
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.072 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.192 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.249 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.288 | 
     | add_1312_30_g214152 | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.244 |    0.330 | 
     | g210315             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.261 |    0.346 | 
     | FE_OCPC225_n_15988  | A v -> ZN ^  | INV_X2    | 0.015 |   0.275 |    0.361 | 
     | FE_RC_638_0         | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.290 |    0.376 | 
     | FE_RC_637_0         | A v -> ZN ^  | OAI21_X2  | 0.019 |   0.310 |    0.395 | 
     | g217929             | A1 ^ -> ZN v | OAI222_X4 | 0.074 |   0.384 |    0.470 | 
     | g207938             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.401 |    0.487 | 
     | FE_RC_626_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.412 |    0.498 | 
     | cpuregs_reg[16][30] | D v          | DFF_X1    | 0.000 |   0.412 |    0.498 | 
     +-----------------------------------------------------------------------------+ 
Path 762: MET Setup Check with Pin cpuregs_reg[16][22]/CK 
Endpoint:   cpuregs_reg[16][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.357
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.054 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.156 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.191 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.212 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.269 | 
     | g226169             | A1 ^ -> ZN ^ | AND3_X2  | 0.052 |   0.236 |    0.322 | 
     | FE_OCPC205_n_32510  | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.264 |    0.350 | 
     | g226172             | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.298 |    0.384 | 
     | FE_OCPC475_n_32514  | A ^ -> ZN v  | INV_X2   | 0.016 |   0.315 |    0.400 | 
     | FE_OCPC477_n_32514  | A v -> ZN ^  | INV_X8   | 0.015 |   0.329 |    0.415 | 
     | g198377             | A2 ^ -> ZN v | NAND2_X1 | 0.013 |   0.342 |    0.428 | 
     | FE_RC_844_0         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.357 |    0.442 | 
     | cpuregs_reg[16][22] | D ^          | DFF_X1   | 0.000 |   0.357 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 763: MET Setup Check with Pin cpuregs_reg[5][0]/CK 
Endpoint:   cpuregs_reg[5][0]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.354
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3] | CK ^         |          |       |  -0.032 |    0.054 | 
     | latched_rd_reg[3] | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.156 | 
     | g201052           | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.191 | 
     | g227638           | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.212 | 
     | g226407           | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.269 | 
     | g226181           | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.304 | 
     | g226184           | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.257 |    0.343 | 
     | g198854           | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.317 |    0.403 | 
     | g198523           | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.334 |    0.420 | 
     | g197103           | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.354 |    0.440 | 
     | cpuregs_reg[5][0] | D ^          | DFF_X1   | 0.000 |   0.354 |    0.440 | 
     +--------------------------------------------------------------------------+ 
Path 764: MET Setup Check with Pin cpuregs_reg[13][25]/CK 
Endpoint:   cpuregs_reg[13][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.354
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.054 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.156 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.191 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.212 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.270 | 
     | g226181             | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.304 | 
     | g226184             | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.257 |    0.343 | 
     | FE_RC_2279_0        | A1 ^ -> ZN v | NAND2_X1 | 0.035 |   0.292 |    0.377 | 
     | FE_RC_2280_0        | A v -> ZN ^  | INV_X8   | 0.033 |   0.325 |    0.411 | 
     | g215922             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.341 |    0.426 | 
     | FE_RC_429_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.354 |    0.439 | 
     | cpuregs_reg[13][25] | D ^          | DFF_X1   | 0.000 |   0.354 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 765: MET Setup Check with Pin cpuregs_reg[28][6]/CK 
Endpoint:   cpuregs_reg[28][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.356
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.054 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.156 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.191 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.212 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.270 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.304 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.259 |    0.345 | 
     | g226101            | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.300 |    0.386 | 
     | FE_OCPC440_n_32443 | A ^ -> Z ^   | BUF_X8   | 0.026 |   0.327 |    0.412 | 
     | g226039            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.339 |    0.424 | 
     | g197344            | A v -> ZN ^  | OAI21_X1 | 0.017 |   0.356 |    0.442 | 
     | cpuregs_reg[28][6] | D ^          | DFF_X1   | 0.000 |   0.356 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 766: MET Setup Check with Pin reg_op2_reg[4]/CK 
Endpoint:   reg_op2_reg[4]/D       (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.354
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                          |              |          |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_j_reg[1]     | CK ^         |          |       |  -0.032 |    0.054 | 
     | decoded_imm_j_reg[1]     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.065 |    0.150 | 
     | FE_OCPC194_decoded_rs2_1 | A v -> Z v   | BUF_X4   | 0.026 |   0.091 |    0.177 | 
     | g217613                  | A1 v -> ZN ^ | NOR2_X1  | 0.030 |   0.121 |    0.207 | 
     | g200755                  | A1 ^ -> ZN ^ | AND2_X2  | 0.063 |   0.184 |    0.270 | 
     | g200479                  | A1 ^ -> ZN v | NAND2_X1 | 0.029 |   0.213 |    0.298 | 
     | g200013                  | A1 v -> ZN v | OR2_X1   | 0.047 |   0.260 |    0.346 | 
     | g199424                  | A4 v -> ZN ^ | NAND4_X1 | 0.023 |   0.283 |    0.369 | 
     | g217484                  | A1 ^ -> ZN v | NOR2_X1  | 0.008 |   0.291 |    0.377 | 
     | g217482                  | A2 v -> ZN v | AND4_X1  | 0.039 |   0.331 |    0.416 | 
     | g217487                  | B1 v -> ZN ^ | OAI21_X1 | 0.023 |   0.354 |    0.440 | 
     | reg_op2_reg[4]           | D ^          | DFF_X1   | 0.000 |   0.354 |    0.440 | 
     +---------------------------------------------------------------------------------+ 
Path 767: MET Setup Check with Pin count_instr_reg[23]/CK 
Endpoint:   count_instr_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[14]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.354
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[14]     | CK ^         |          |       |  -0.034 |    0.051 | 
     | count_instr_reg[14]     | CK ^ -> Q ^  | DFF_X1   | 0.112 |   0.077 |    0.163 | 
     | inc_add_1559_34_g1257   | A3 ^ -> ZN v | NAND4_X1 | 0.032 |   0.109 |    0.194 | 
     | inc_add_1559_34_g218866 | A2 v -> ZN ^ | NOR2_X1  | 0.069 |   0.178 |    0.264 | 
     | inc_add_1559_34_g222901 | A1 ^ -> ZN ^ | AND3_X2  | 0.079 |   0.257 |    0.343 | 
     | g209886                 | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.276 |    0.362 | 
     | inc_add_1559_34_g209885 | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.315 |    0.401 | 
     | g200222                 | A1 v -> ZN ^ | AOI22_X1 | 0.031 |   0.346 |    0.432 | 
     | g200117                 | A ^ -> ZN v  | INV_X1   | 0.008 |   0.354 |    0.440 | 
     | count_instr_reg[23]     | D v          | DFF_X1   | 0.000 |   0.354 |    0.440 | 
     +--------------------------------------------------------------------------------+ 
Path 768: MET Setup Check with Pin cpuregs_reg[14][25]/CK 
Endpoint:   cpuregs_reg[14][25]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.358
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.054 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.156 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.191 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.212 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.270 | 
     | g227442             | A1 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.228 |    0.314 | 
     | g227665             | A1 ^ -> ZN ^ | AND2_X4  | 0.051 |   0.278 |    0.364 | 
     | FE_OFC10_n_33997    | A ^ -> Z ^   | BUF_X4   | 0.041 |   0.319 |    0.405 | 
     | FE_RC_418_0         | A1 ^ -> ZN ^ | OR2_X1   | 0.027 |   0.347 |    0.432 | 
     | FE_RC_417_0         | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.358 |    0.444 | 
     | cpuregs_reg[14][25] | D v          | DFF_X1   | 0.000 |   0.358 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 769: MET Setup Check with Pin cpuregs_reg[9][4]/CK 
Endpoint:   cpuregs_reg[9][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.354
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.052 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.159 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.185 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.124 |    0.210 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.159 |    0.245 | 
     | add_1312_30_g7583   | A ^ -> ZN v  | INV_X1   | 0.014 |   0.172 |    0.258 | 
     | add_1312_30_g7561   | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.208 |    0.294 | 
     | FE_RC_2290_0        | A1 v -> ZN ^ | AOI22_X1 | 0.053 |   0.262 |    0.348 | 
     | g227600             | A1 ^ -> ZN v | NAND2_X4 | 0.049 |   0.311 |    0.397 | 
     | g225867             | A2 v -> ZN ^ | NAND2_X1 | 0.026 |   0.336 |    0.422 | 
     | g197450             | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.354 |    0.440 | 
     | cpuregs_reg[9][4]   | D v          | DFF_X1   | 0.000 |   0.354 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 770: MET Setup Check with Pin cpuregs_reg[25][6]/CK 
Endpoint:   cpuregs_reg[25][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.446
- Arrival Time                  0.360
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.034 |    0.052 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.184 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.126 |    0.212 | 
     | add_1312_30_g219384 | A1 ^ -> ZN ^ | AND2_X4   | 0.033 |   0.159 |    0.245 | 
     | add_1312_30_g217207 | A ^ -> ZN v  | INV_X1    | 0.011 |   0.170 |    0.256 | 
     | add_1312_30_g7573   | A2 v -> ZN ^ | NOR2_X2   | 0.026 |   0.196 |    0.282 | 
     | FE_RC_2421_0        | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.211 |    0.297 | 
     | FE_RC_2420_0        | A v -> ZN ^  | OAI211_X1 | 0.021 |   0.231 |    0.317 | 
     | FE_RC_2419_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.033 |   0.265 |    0.350 | 
     | g226037             | A ^ -> ZN v  | INV_X2    | 0.011 |   0.276 |    0.362 | 
     | g199891_0           | A1 v -> ZN v | OR2_X4    | 0.048 |   0.324 |    0.410 | 
     | g214796             | A2 v -> ZN ^ | NAND2_X1  | 0.019 |   0.343 |    0.429 | 
     | g197321             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.360 |    0.446 | 
     | cpuregs_reg[25][6]  | D v          | DFF_X1    | 0.000 |   0.360 |    0.446 | 
     +-----------------------------------------------------------------------------+ 
Path 771: MET Setup Check with Pin cpuregs_reg[11][6]/CK 
Endpoint:   cpuregs_reg[11][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.446
- Arrival Time                  0.360
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.034 |    0.052 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.184 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.126 |    0.212 | 
     | add_1312_30_g219384 | A1 ^ -> ZN ^ | AND2_X4   | 0.033 |   0.159 |    0.245 | 
     | add_1312_30_g217207 | A ^ -> ZN v  | INV_X1    | 0.011 |   0.170 |    0.256 | 
     | add_1312_30_g7573   | A2 v -> ZN ^ | NOR2_X2   | 0.026 |   0.196 |    0.282 | 
     | FE_RC_2421_0        | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.211 |    0.297 | 
     | FE_RC_2420_0        | A v -> ZN ^  | OAI211_X1 | 0.021 |   0.231 |    0.317 | 
     | FE_RC_2419_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.033 |   0.265 |    0.350 | 
     | g226037             | A ^ -> ZN v  | INV_X2    | 0.011 |   0.276 |    0.362 | 
     | g199891_0           | A1 v -> ZN v | OR2_X4    | 0.048 |   0.324 |    0.410 | 
     | g212882             | A2 v -> ZN ^ | NAND2_X1  | 0.019 |   0.343 |    0.429 | 
     | g197561             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.360 |    0.446 | 
     | cpuregs_reg[11][6]  | D v          | DFF_X1    | 0.000 |   0.360 |    0.446 | 
     +-----------------------------------------------------------------------------+ 
Path 772: MET Setup Check with Pin cpuregs_reg[9][6]/CK 
Endpoint:   cpuregs_reg[9][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.446
- Arrival Time                  0.360
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.034 |    0.052 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.184 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.126 |    0.212 | 
     | add_1312_30_g219384 | A1 ^ -> ZN ^ | AND2_X4   | 0.033 |   0.159 |    0.245 | 
     | add_1312_30_g217207 | A ^ -> ZN v  | INV_X1    | 0.011 |   0.170 |    0.256 | 
     | add_1312_30_g7573   | A2 v -> ZN ^ | NOR2_X2   | 0.026 |   0.196 |    0.282 | 
     | FE_RC_2421_0        | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.211 |    0.297 | 
     | FE_RC_2420_0        | A v -> ZN ^  | OAI211_X1 | 0.021 |   0.231 |    0.317 | 
     | FE_RC_2419_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.033 |   0.265 |    0.350 | 
     | g226037             | A ^ -> ZN v  | INV_X2    | 0.011 |   0.276 |    0.362 | 
     | g199891_0           | A1 v -> ZN v | OR2_X4    | 0.048 |   0.324 |    0.410 | 
     | g198644             | A2 v -> ZN ^ | NAND2_X1  | 0.019 |   0.343 |    0.429 | 
     | g197454             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.360 |    0.446 | 
     | cpuregs_reg[9][6]   | D v          | DFF_X1    | 0.000 |   0.360 |    0.446 | 
     +-----------------------------------------------------------------------------+ 
Path 773: MET Setup Check with Pin cpuregs_reg[3][6]/CK 
Endpoint:   cpuregs_reg[3][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.446
- Arrival Time                  0.360
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.034 |    0.052 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.184 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.126 |    0.212 | 
     | add_1312_30_g219384 | A1 ^ -> ZN ^ | AND2_X4   | 0.033 |   0.159 |    0.245 | 
     | add_1312_30_g217207 | A ^ -> ZN v  | INV_X1    | 0.011 |   0.170 |    0.256 | 
     | add_1312_30_g7573   | A2 v -> ZN ^ | NOR2_X2   | 0.026 |   0.196 |    0.282 | 
     | FE_RC_2421_0        | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.211 |    0.297 | 
     | FE_RC_2420_0        | A v -> ZN ^  | OAI211_X1 | 0.021 |   0.231 |    0.317 | 
     | FE_RC_2419_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.033 |   0.265 |    0.350 | 
     | g226037             | A ^ -> ZN v  | INV_X2    | 0.011 |   0.276 |    0.362 | 
     | g199891_0           | A1 v -> ZN v | OR2_X4    | 0.048 |   0.324 |    0.410 | 
     | g198578             | A2 v -> ZN ^ | NAND2_X1  | 0.019 |   0.343 |    0.429 | 
     | g196917             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.360 |    0.446 | 
     | cpuregs_reg[3][6]   | D v          | DFF_X1    | 0.000 |   0.360 |    0.446 | 
     +-----------------------------------------------------------------------------+ 
Path 774: MET Setup Check with Pin count_instr_reg[21]/CK 
Endpoint:   count_instr_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[14]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.354
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[14]     | CK ^         |          |       |  -0.034 |    0.052 | 
     | count_instr_reg[14]     | CK ^ -> Q ^  | DFF_X1   | 0.112 |   0.077 |    0.163 | 
     | inc_add_1559_34_g1257   | A3 ^ -> ZN v | NAND4_X1 | 0.032 |   0.109 |    0.195 | 
     | inc_add_1559_34_g218866 | A2 v -> ZN ^ | NOR2_X1  | 0.069 |   0.178 |    0.264 | 
     | inc_add_1559_34_g222901 | A1 ^ -> ZN ^ | AND3_X2  | 0.079 |   0.257 |    0.343 | 
     | g210199                 | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.276 |    0.362 | 
     | inc_add_1559_34_g210198 | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.315 |    0.401 | 
     | g200272                 | A1 v -> ZN ^ | AOI22_X1 | 0.031 |   0.346 |    0.432 | 
     | g200135                 | A ^ -> ZN v  | INV_X1   | 0.008 |   0.354 |    0.440 | 
     | count_instr_reg[21]     | D v          | DFF_X1   | 0.000 |   0.354 |    0.440 | 
     +--------------------------------------------------------------------------------+ 
Path 775: MET Setup Check with Pin count_instr_reg[19]/CK 
Endpoint:   count_instr_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[14]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.354
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[14]     | CK ^         |          |       |  -0.034 |    0.052 | 
     | count_instr_reg[14]     | CK ^ -> Q ^  | DFF_X1   | 0.112 |   0.077 |    0.163 | 
     | inc_add_1559_34_g1257   | A3 ^ -> ZN v | NAND4_X1 | 0.032 |   0.109 |    0.195 | 
     | inc_add_1559_34_g218866 | A2 v -> ZN ^ | NOR2_X1  | 0.069 |   0.178 |    0.264 | 
     | inc_add_1559_34_g222901 | A1 ^ -> ZN ^ | AND3_X2  | 0.079 |   0.257 |    0.343 | 
     | g214455                 | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.276 |    0.362 | 
     | inc_add_1559_34_g214454 | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.315 |    0.401 | 
     | g200238                 | A1 v -> ZN ^ | AOI22_X1 | 0.031 |   0.346 |    0.432 | 
     | g200122                 | A ^ -> ZN v  | INV_X1   | 0.008 |   0.354 |    0.440 | 
     | count_instr_reg[19]     | D v          | DFF_X1   | 0.000 |   0.354 |    0.440 | 
     +--------------------------------------------------------------------------------+ 
Path 776: MET Setup Check with Pin cpuregs_reg[27][4]/CK 
Endpoint:   cpuregs_reg[27][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.354
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.052 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.159 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.185 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.124 |    0.210 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.159 |    0.245 | 
     | add_1312_30_g7583   | A ^ -> ZN v  | INV_X1   | 0.014 |   0.172 |    0.258 | 
     | add_1312_30_g7561   | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.208 |    0.294 | 
     | FE_RC_2290_0        | A1 v -> ZN ^ | AOI22_X1 | 0.053 |   0.262 |    0.348 | 
     | g227600             | A1 ^ -> ZN v | NAND2_X4 | 0.049 |   0.311 |    0.397 | 
     | g225870             | A2 v -> ZN ^ | NAND2_X1 | 0.026 |   0.336 |    0.422 | 
     | g197302             | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.354 |    0.440 | 
     | cpuregs_reg[27][4]  | D v          | DFF_X1   | 0.000 |   0.354 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 777: MET Setup Check with Pin cpuregs_reg[5][22]/CK 
Endpoint:   cpuregs_reg[5][22]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.445
- Arrival Time                  0.359
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.054 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.156 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.192 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.213 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.270 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.304 | 
     | g226184            | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.257 |    0.343 | 
     | g198855            | A1 ^ -> ZN ^ | AND2_X4  | 0.046 |   0.303 |    0.389 | 
     | FE_OFC4_n_3081     | A ^ -> Z ^   | BUF_X16  | 0.027 |   0.330 |    0.416 | 
     | FE_RC_849_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.018 |   0.348 |    0.434 | 
     | FE_RC_848_0        | A2 ^ -> ZN v | NAND2_X1 | 0.011 |   0.359 |    0.445 | 
     | cpuregs_reg[5][22] | D v          | DFF_X1   | 0.000 |   0.359 |    0.445 | 
     +---------------------------------------------------------------------------+ 
Path 778: MET Setup Check with Pin cpuregs_reg[12][25]/CK 
Endpoint:   cpuregs_reg[12][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.354
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.054 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.156 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.192 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.213 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.270 | 
     | g226181             | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.304 | 
     | g226184             | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.257 |    0.343 | 
     | g198869             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.317 |    0.403 | 
     | g215916             | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.335 |    0.421 | 
     | g197621             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.354 |    0.440 | 
     | cpuregs_reg[12][25] | D ^          | DFF_X1   | 0.000 |   0.354 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 779: MET Setup Check with Pin decoded_imm_j_reg[20]/CK 
Endpoint:   decoded_imm_j_reg[20]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.351
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]      | CK ^         |          |       |  -0.034 |    0.052 | 
     | mem_state_reg[0]      | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.166 | 
     | g197                  | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.194 | 
     | FE_RC_1025_0          | A1 ^ -> ZN v | AOI22_X2 | 0.013 |   0.120 |    0.207 | 
     | g209212               | A1 v -> ZN ^ | NOR2_X2  | 0.051 |   0.171 |    0.257 | 
     | g226230               | A2 ^ -> ZN ^ | AND2_X2  | 0.059 |   0.230 |    0.317 | 
     | g212690               | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.308 |    0.394 | 
     | g221732               | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.328 |    0.414 | 
     | g222068               | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.351 |    0.438 | 
     | decoded_imm_j_reg[20] | D ^          | DFF_X1   | 0.000 |   0.351 |    0.438 | 
     +------------------------------------------------------------------------------+ 
Path 780: MET Setup Check with Pin decoded_imm_j_reg[8]/CK 
Endpoint:   decoded_imm_j_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.351
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]     | CK ^         |          |       |  -0.034 |    0.052 | 
     | mem_state_reg[0]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.166 | 
     | g197                 | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.194 | 
     | FE_RC_1025_0         | A1 ^ -> ZN v | AOI22_X2 | 0.013 |   0.120 |    0.207 | 
     | g209212              | A1 v -> ZN ^ | NOR2_X2  | 0.051 |   0.171 |    0.257 | 
     | g226230              | A2 ^ -> ZN ^ | AND2_X2  | 0.059 |   0.230 |    0.317 | 
     | g212690              | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.308 |    0.394 | 
     | g226237              | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.328 |    0.414 | 
     | g222076              | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.351 |    0.438 | 
     | decoded_imm_j_reg[8] | D ^          | DFF_X1   | 0.000 |   0.351 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 781: MET Setup Check with Pin cpuregs_reg[22][17]/CK 
Endpoint:   cpuregs_reg[22][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.446
- Arrival Time                  0.359
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.052 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.185 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.208 | 
     | FE_OCPC529_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.147 |    0.233 | 
     | FE_RC_853_0         | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.162 |    0.248 | 
     | FE_RC_852_0         | A1 v -> ZN ^ | NOR2_X2  | 0.026 |   0.188 |    0.274 | 
     | g99                 | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.203 |    0.289 | 
     | g210527             | A v -> ZN ^  | INV_X1   | 0.012 |   0.215 |    0.302 | 
     | g225008             | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.233 |    0.319 | 
     | g225007             | A v -> ZN v  | XNOR2_X2 | 0.039 |   0.272 |    0.358 | 
     | g207431             | B1 v -> ZN ^ | AOI21_X4 | 0.035 |   0.307 |    0.393 | 
     | g221690             | A ^ -> ZN v  | INV_X8   | 0.022 |   0.329 |    0.415 | 
     | g218923             | A1 v -> ZN ^ | NAND2_X2 | 0.014 |   0.343 |    0.429 | 
     | g218310             | A ^ -> ZN v  | OAI21_X1 | 0.016 |   0.359 |    0.446 | 
     | cpuregs_reg[22][17] | D v          | DFF_X1   | 0.000 |   0.359 |    0.446 | 
     +----------------------------------------------------------------------------+ 
Path 782: MET Setup Check with Pin reg_out_reg[23]/CK 
Endpoint:   reg_out_reg[23]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[3]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.460
- Arrival Time                  0.373
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[3] | CK ^         |           |       |  -0.032 |    0.054 | 
     | decoded_imm_reg[3] | CK ^ -> Q ^  | DFF_X2    | 0.141 |   0.109 |    0.195 | 
     | FE_RC_178_0        | A2 ^ -> ZN v | OAI22_X1  | 0.026 |   0.135 |    0.221 | 
     | FE_RC_2352_0       | C1 v -> ZN ^ | OAI211_X2 | 0.040 |   0.175 |    0.261 | 
     | FE_RC_2343_0       | A2 ^ -> ZN v | NAND2_X2  | 0.022 |   0.196 |    0.283 | 
     | FE_RC_2342_0       | A1 v -> ZN ^ | NAND3_X4  | 0.018 |   0.215 |    0.301 | 
     | add_1801_23_g1004  | A1 ^ -> ZN v | NAND2_X4  | 0.015 |   0.230 |    0.316 | 
     | FE_RC_2367_0       | A1 v -> ZN ^ | NAND2_X4  | 0.017 |   0.247 |    0.333 | 
     | FE_RC_2368_0       | A ^ -> ZN v  | INV_X8    | 0.012 |   0.259 |    0.345 | 
     | add_1801_23_g964   | B1 v -> ZN ^ | OAI21_X1  | 0.037 |   0.296 |    0.382 | 
     | add_1801_23_g948   | A ^ -> ZN ^  | XNOR2_X2  | 0.046 |   0.342 |    0.428 | 
     | g200966            | A1 ^ -> ZN v | NAND2_X4  | 0.013 |   0.355 |    0.441 | 
     | FE_RC_401_0        | A1 v -> ZN ^ | NAND4_X2  | 0.019 |   0.373 |    0.460 | 
     | reg_out_reg[23]    | D ^          | DFF_X1    | 0.000 |   0.373 |    0.460 | 
     +----------------------------------------------------------------------------+ 
Path 783: MET Setup Check with Pin cpuregs_reg[12][18]/CK 
Endpoint:   cpuregs_reg[12][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.407
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.052 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.159 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.185 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.219 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.256 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.294 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.315 | 
     | FE_RC_2292_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.354 | 
     | g217934_dup226434   | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.431 | 
     | FE_OCPC374_n_32766  | A v -> Z v   | BUF_X2    | 0.029 |   0.374 |    0.460 | 
     | g223667             | A2 v -> ZN ^ | NAND2_X1  | 0.016 |   0.390 |    0.476 | 
     | g197613             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.407 |    0.493 | 
     | cpuregs_reg[12][18] | D v          | DFF_X1    | 0.000 |   0.407 |    0.493 | 
     +-----------------------------------------------------------------------------+ 
Path 784: MET Setup Check with Pin cpuregs_reg[27][15]/CK 
Endpoint:   cpuregs_reg[27][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.469
- Arrival Time                  0.383
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.047 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.179 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.217 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.276 | 
     | FE_RC_504_0         | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.216 |    0.302 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.254 |    0.341 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.269 |    0.355 | 
     | FE_RC_765_0         | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.310 |    0.396 | 
     | FE_RC_766_0         | A ^ -> ZN v  | INV_X8   | 0.013 |   0.323 |    0.409 | 
     | FE_OCPC419_n_13090  | A v -> Z v   | BUF_X4   | 0.028 |   0.350 |    0.437 | 
     | g198073             | A2 v -> ZN ^ | NAND2_X1 | 0.016 |   0.366 |    0.452 | 
     | g196846             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.383 |    0.469 | 
     | cpuregs_reg[27][15] | D v          | DFF_X1   | 0.000 |   0.383 |    0.469 | 
     +----------------------------------------------------------------------------+ 
Path 785: MET Setup Check with Pin cpuregs_reg[26][21]/CK 
Endpoint:   cpuregs_reg[26][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.470
- Arrival Time                  0.384
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.052 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.159 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.185 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.219 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.256 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.207 |    0.294 | 
     | add_1312_30_g7570   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.229 |    0.316 | 
     | FE_RC_2295_0        | B1 v -> ZN ^ | OAI21_X1 | 0.045 |   0.274 |    0.360 | 
     | FE_RC_463_0         | A ^ -> ZN v  | INV_X1   | 0.013 |   0.287 |    0.373 | 
     | FE_RC_462_0         | A1 v -> ZN ^ | AOI22_X2 | 0.038 |   0.325 |    0.412 | 
     | FE_RC_461_0         | A1 ^ -> ZN v | NAND2_X4 | 0.029 |   0.354 |    0.441 | 
     | g207623             | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.372 |    0.459 | 
     | FE_RC_729_0         | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.384 |    0.470 | 
     | cpuregs_reg[26][21] | D v          | DFF_X1   | 0.000 |   0.384 |    0.470 | 
     +----------------------------------------------------------------------------+ 
Path 786: MET Setup Check with Pin cpuregs_reg[12][21]/CK 
Endpoint:   cpuregs_reg[12][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.470
- Arrival Time                  0.384
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.052 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.159 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.185 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.219 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.256 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.207 |    0.294 | 
     | add_1312_30_g7570   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.229 |    0.316 | 
     | FE_RC_2295_0        | B1 v -> ZN ^ | OAI21_X1 | 0.045 |   0.274 |    0.360 | 
     | FE_RC_463_0         | A ^ -> ZN v  | INV_X1   | 0.013 |   0.287 |    0.373 | 
     | FE_RC_462_0         | A1 v -> ZN ^ | AOI22_X2 | 0.038 |   0.325 |    0.412 | 
     | FE_RC_461_0         | A1 ^ -> ZN v | NAND2_X4 | 0.029 |   0.354 |    0.441 | 
     | g207615             | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.372 |    0.459 | 
     | FE_RC_801_0         | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.384 |    0.470 | 
     | cpuregs_reg[12][21] | D v          | DFF_X1   | 0.000 |   0.384 |    0.470 | 
     +----------------------------------------------------------------------------+ 
Path 787: MET Setup Check with Pin cpuregs_reg[9][21]/CK 
Endpoint:   cpuregs_reg[9][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.470
- Arrival Time                  0.384
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.052 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.159 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.185 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.219 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.256 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.207 |    0.294 | 
     | add_1312_30_g7570   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.229 |    0.316 | 
     | FE_RC_2295_0        | B1 v -> ZN ^ | OAI21_X1 | 0.045 |   0.274 |    0.360 | 
     | FE_RC_463_0         | A ^ -> ZN v  | INV_X1   | 0.013 |   0.287 |    0.373 | 
     | FE_RC_462_0         | A1 v -> ZN ^ | AOI22_X2 | 0.038 |   0.325 |    0.412 | 
     | FE_RC_461_0         | A1 ^ -> ZN v | NAND2_X4 | 0.029 |   0.354 |    0.441 | 
     | g207616             | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.372 |    0.459 | 
     | FE_RC_624_0         | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.384 |    0.470 | 
     | cpuregs_reg[9][21]  | D v          | DFF_X1   | 0.000 |   0.384 |    0.470 | 
     +----------------------------------------------------------------------------+ 
Path 788: MET Setup Check with Pin cpuregs_reg[8][21]/CK 
Endpoint:   cpuregs_reg[8][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.470
- Arrival Time                  0.384
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.052 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.159 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.185 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.219 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.256 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.207 |    0.294 | 
     | add_1312_30_g7570   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.229 |    0.316 | 
     | FE_RC_2295_0        | B1 v -> ZN ^ | OAI21_X1 | 0.045 |   0.274 |    0.360 | 
     | FE_RC_463_0         | A ^ -> ZN v  | INV_X1   | 0.013 |   0.287 |    0.373 | 
     | FE_RC_462_0         | A1 v -> ZN ^ | AOI22_X2 | 0.038 |   0.325 |    0.412 | 
     | FE_RC_461_0         | A1 ^ -> ZN v | NAND2_X4 | 0.029 |   0.354 |    0.441 | 
     | g213140             | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.372 |    0.459 | 
     | FE_RC_739_0         | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.384 |    0.470 | 
     | cpuregs_reg[8][21]  | D v          | DFF_X1   | 0.000 |   0.384 |    0.470 | 
     +----------------------------------------------------------------------------+ 
Path 789: MET Setup Check with Pin cpuregs_reg[29][19]/CK 
Endpoint:   cpuregs_reg[29][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.353
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.054 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.156 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.192 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.213 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.270 | 
     | g226181             | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.304 | 
     | FE_OCPC139_n_32522  | A ^ -> Z ^   | BUF_X4   | 0.028 |   0.245 |    0.332 | 
     | g226182             | A1 ^ -> ZN ^ | AND3_X2  | 0.070 |   0.316 |    0.402 | 
     | g221483             | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.333 |    0.420 | 
     | g197393             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.353 |    0.439 | 
     | cpuregs_reg[29][19] | D ^          | DFF_X1   | 0.000 |   0.353 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 790: MET Setup Check with Pin cpuregs_reg[28][22]/CK 
Endpoint:   cpuregs_reg[28][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.356
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.054 | 
     | latched_rd_reg[3]   | CK ^ -> QN ^ | DFF_X1   | 0.109 |   0.077 |    0.164 | 
     | g201052             | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.117 |    0.203 | 
     | g227638             | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.141 |    0.228 | 
     | g226407             | A3 v -> ZN v | AND4_X4  | 0.040 |   0.181 |    0.267 | 
     | g226181             | A1 v -> ZN v | AND2_X4  | 0.028 |   0.209 |    0.295 | 
     | g226180             | A1 v -> ZN v | AND2_X4  | 0.032 |   0.242 |    0.328 | 
     | g226095             | A1 v -> ZN v | AND2_X4  | 0.030 |   0.271 |    0.358 | 
     | FE_OCPC448_n_32437  | A v -> Z v   | BUF_X4   | 0.026 |   0.297 |    0.384 | 
     | FE_RC_839_0         | A1 v -> ZN v | OR2_X1   | 0.043 |   0.340 |    0.427 | 
     | FE_RC_838_0         | A2 v -> ZN ^ | NAND2_X1 | 0.015 |   0.356 |    0.442 | 
     | cpuregs_reg[28][22] | D ^          | DFF_X1   | 0.000 |   0.356 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 791: MET Setup Check with Pin cpuregs_reg[4][19]/CK 
Endpoint:   cpuregs_reg[4][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.353
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.048 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.179 | 
     | FE_OCPC484_reg_pc_9 | A ^ -> Z ^   | CLKBUF_X1 | 0.041 |   0.134 |    0.221 | 
     | g98                 | A2 ^ -> ZN v | NAND4_X1  | 0.035 |   0.169 |    0.256 | 
     | FE_RC_2365_0        | A v -> Z v   | BUF_X2    | 0.034 |   0.203 |    0.290 | 
     | FE_RC_2253_0        | A v -> ZN ^  | INV_X2    | 0.012 |   0.215 |    0.302 | 
     | FE_RC_2251_0        | A2 ^ -> ZN v | NAND4_X2  | 0.024 |   0.239 |    0.325 | 
     | FE_RC_2104_0        | A v -> ZN ^  | OAI21_X1  | 0.022 |   0.261 |    0.347 | 
     | g207444             | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.283 |    0.369 | 
     | FE_RC_2360_0        | A1 v -> ZN ^ | NAND2_X2  | 0.034 |   0.317 |    0.403 | 
     | g207463             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.334 |    0.420 | 
     | g196580             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.353 |    0.440 | 
     | cpuregs_reg[4][19]  | D ^          | DFF_X1    | 0.000 |   0.353 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 792: MET Setup Check with Pin cpuregs_reg[17][18]/CK 
Endpoint:   cpuregs_reg[17][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.492
- Arrival Time                  0.405
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.052 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.159 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.185 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.219 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.256 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.294 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.315 | 
     | FE_RC_2292_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.355 | 
     | g223639             | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.432 | 
     | FE_OCPC372_n_29872  | A v -> Z v   | BUF_X2    | 0.030 |   0.375 |    0.461 | 
     | g223653             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.389 |    0.475 | 
     | g196843             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.405 |    0.492 | 
     | cpuregs_reg[17][18] | D v          | DFF_X1    | 0.000 |   0.405 |    0.492 | 
     +-----------------------------------------------------------------------------+ 
Path 793: MET Setup Check with Pin reg_out_reg[9]/CK 
Endpoint:   reg_out_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.352
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[1]    | CK ^         |           |       |  -0.032 |    0.054 | 
     | reg_op1_reg[1]    | CK ^ -> Q v  | DFF_X2    | 0.120 |   0.088 |    0.175 | 
     | g90347__211161    | A2 v -> ZN v | AND3_X2   | 0.040 |   0.129 |    0.215 | 
     | g719              | A1 v -> ZN v | OR2_X2    | 0.042 |   0.170 |    0.257 | 
     | FE_RC_2066_0      | A v -> ZN ^  | AOI211_X2 | 0.067 |   0.237 |    0.324 | 
     | g715              | A2 ^ -> ZN v | NOR2_X2   | 0.016 |   0.254 |    0.340 | 
     | g90143__4296      | A1 v -> ZN v | OR2_X1    | 0.049 |   0.303 |    0.389 | 
     | FE_OCPC410_n_7572 | A v -> Z v   | BUF_X4    | 0.030 |   0.332 |    0.419 | 
     | g199487           | A3 v -> ZN ^ | NAND4_X1  | 0.019 |   0.352 |    0.438 | 
     | reg_out_reg[9]    | D ^          | DFF_X1    | 0.000 |   0.352 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 794: MET Setup Check with Pin cpuregs_reg[24][21]/CK 
Endpoint:   cpuregs_reg[24][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.470
- Arrival Time                  0.383
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.052 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.159 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.185 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.219 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.257 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.207 |    0.294 | 
     | add_1312_30_g7570   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.229 |    0.316 | 
     | FE_RC_2295_0        | B1 v -> ZN ^ | OAI21_X1 | 0.045 |   0.274 |    0.360 | 
     | FE_RC_463_0         | A ^ -> ZN v  | INV_X1   | 0.013 |   0.287 |    0.374 | 
     | FE_RC_462_0         | A1 v -> ZN ^ | AOI22_X2 | 0.038 |   0.325 |    0.412 | 
     | FE_RC_461_0         | A1 ^ -> ZN v | NAND2_X4 | 0.029 |   0.354 |    0.441 | 
     | g214759             | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.372 |    0.459 | 
     | FE_RC_435_0         | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.383 |    0.470 | 
     | cpuregs_reg[24][21] | D v          | DFF_X1   | 0.000 |   0.383 |    0.470 | 
     +----------------------------------------------------------------------------+ 
Path 795: MET Setup Check with Pin count_instr_reg[59]/CK 
Endpoint:   count_instr_reg[59]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[24]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.355
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[24]     | CK ^         |          |       |  -0.034 |    0.052 | 
     | count_instr_reg[24]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.166 | 
     | inc_add_1559_34_g1279   | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.122 |    0.209 | 
     | inc_add_1559_34_g218864 | A4 ^ -> ZN ^ | AND4_X1  | 0.074 |   0.196 |    0.283 | 
     | g219773                 | A2 ^ -> ZN ^ | AND4_X4  | 0.066 |   0.262 |    0.349 | 
     | g219745                 | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.279 |    0.366 | 
     | g219744                 | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.316 |    0.402 | 
     | g200334                 | A1 v -> ZN ^ | AOI22_X1 | 0.031 |   0.347 |    0.433 | 
     | g200169                 | A ^ -> ZN v  | INV_X1   | 0.008 |   0.355 |    0.441 | 
     | count_instr_reg[59]     | D v          | DFF_X1   | 0.000 |   0.355 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 796: MET Setup Check with Pin cpuregs_reg[29][21]/CK 
Endpoint:   cpuregs_reg[29][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.470
- Arrival Time                  0.383
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.052 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.159 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.185 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.220 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.257 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.207 |    0.294 | 
     | add_1312_30_g7570   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.229 |    0.316 | 
     | FE_RC_2295_0        | B1 v -> ZN ^ | OAI21_X1 | 0.045 |   0.274 |    0.360 | 
     | FE_RC_463_0         | A ^ -> ZN v  | INV_X1   | 0.013 |   0.287 |    0.374 | 
     | FE_RC_462_0         | A1 v -> ZN ^ | AOI22_X2 | 0.038 |   0.325 |    0.412 | 
     | FE_RC_461_0         | A1 ^ -> ZN v | NAND2_X4 | 0.029 |   0.354 |    0.441 | 
     | g213105             | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.372 |    0.459 | 
     | FE_RC_439_0         | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.383 |    0.470 | 
     | cpuregs_reg[29][21] | D v          | DFF_X1   | 0.000 |   0.383 |    0.470 | 
     +----------------------------------------------------------------------------+ 
Path 797: MET Setup Check with Pin cpuregs_reg[21][21]/CK 
Endpoint:   cpuregs_reg[21][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.470
- Arrival Time                  0.383
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.052 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.159 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.185 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.220 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.257 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.207 |    0.294 | 
     | add_1312_30_g7570   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.229 |    0.316 | 
     | FE_RC_2295_0        | B1 v -> ZN ^ | OAI21_X1 | 0.045 |   0.274 |    0.360 | 
     | FE_RC_463_0         | A ^ -> ZN v  | INV_X1   | 0.013 |   0.287 |    0.374 | 
     | FE_RC_462_0         | A1 v -> ZN ^ | AOI22_X2 | 0.038 |   0.325 |    0.412 | 
     | FE_RC_461_0         | A1 ^ -> ZN v | NAND2_X4 | 0.029 |   0.354 |    0.441 | 
     | g207618             | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.372 |    0.459 | 
     | FE_RC_735_0         | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.383 |    0.470 | 
     | cpuregs_reg[21][21] | D v          | DFF_X1   | 0.000 |   0.383 |    0.470 | 
     +----------------------------------------------------------------------------+ 
Path 798: MET Setup Check with Pin cpuregs_reg[14][21]/CK 
Endpoint:   cpuregs_reg[14][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.470
- Arrival Time                  0.383
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.052 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.159 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.185 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.220 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.257 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.207 |    0.294 | 
     | add_1312_30_g7570   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.229 |    0.316 | 
     | FE_RC_2295_0        | B1 v -> ZN ^ | OAI21_X1 | 0.045 |   0.274 |    0.360 | 
     | FE_RC_463_0         | A ^ -> ZN v  | INV_X1   | 0.013 |   0.287 |    0.374 | 
     | FE_RC_462_0         | A1 v -> ZN ^ | AOI22_X2 | 0.038 |   0.325 |    0.412 | 
     | FE_RC_461_0         | A1 ^ -> ZN v | NAND2_X4 | 0.029 |   0.354 |    0.441 | 
     | g226246             | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.372 |    0.459 | 
     | FE_RC_517_0         | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.383 |    0.470 | 
     | cpuregs_reg[14][21] | D v          | DFF_X1   | 0.000 |   0.383 |    0.470 | 
     +----------------------------------------------------------------------------+ 
Path 799: MET Setup Check with Pin cpuregs_reg[11][21]/CK 
Endpoint:   cpuregs_reg[11][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.470
- Arrival Time                  0.383
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.052 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.159 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.185 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.220 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.257 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.207 |    0.294 | 
     | add_1312_30_g7570   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.229 |    0.316 | 
     | FE_RC_2295_0        | B1 v -> ZN ^ | OAI21_X1 | 0.045 |   0.274 |    0.360 | 
     | FE_RC_463_0         | A ^ -> ZN v  | INV_X1   | 0.013 |   0.287 |    0.374 | 
     | FE_RC_462_0         | A1 v -> ZN ^ | AOI22_X2 | 0.038 |   0.325 |    0.412 | 
     | FE_RC_461_0         | A1 ^ -> ZN v | NAND2_X4 | 0.029 |   0.354 |    0.441 | 
     | g212891             | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.372 |    0.459 | 
     | FE_RC_670_0         | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.383 |    0.470 | 
     | cpuregs_reg[11][21] | D v          | DFF_X1   | 0.000 |   0.383 |    0.470 | 
     +----------------------------------------------------------------------------+ 
Path 800: MET Setup Check with Pin cpuregs_reg[3][21]/CK 
Endpoint:   cpuregs_reg[3][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.470
- Arrival Time                  0.383
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.052 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.159 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.185 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.220 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.257 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.207 |    0.294 | 
     | add_1312_30_g7570   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.229 |    0.316 | 
     | FE_RC_2295_0        | B1 v -> ZN ^ | OAI21_X1 | 0.045 |   0.274 |    0.360 | 
     | FE_RC_463_0         | A ^ -> ZN v  | INV_X1   | 0.013 |   0.287 |    0.374 | 
     | FE_RC_462_0         | A1 v -> ZN ^ | AOI22_X2 | 0.038 |   0.325 |    0.412 | 
     | FE_RC_461_0         | A1 ^ -> ZN v | NAND2_X4 | 0.029 |   0.354 |    0.441 | 
     | g207610             | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.372 |    0.459 | 
     | FE_RC_633_0         | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.383 |    0.470 | 
     | cpuregs_reg[3][21]  | D v          | DFF_X1   | 0.000 |   0.383 |    0.470 | 
     +----------------------------------------------------------------------------+ 
Path 801: MET Setup Check with Pin cpuregs_reg[2][21]/CK 
Endpoint:   cpuregs_reg[2][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.470
- Arrival Time                  0.383
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.052 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.159 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.185 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.220 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.257 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.207 |    0.294 | 
     | add_1312_30_g7570   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.229 |    0.316 | 
     | FE_RC_2295_0        | B1 v -> ZN ^ | OAI21_X1 | 0.045 |   0.274 |    0.360 | 
     | FE_RC_463_0         | A ^ -> ZN v  | INV_X1   | 0.013 |   0.287 |    0.374 | 
     | FE_RC_462_0         | A1 v -> ZN ^ | AOI22_X2 | 0.038 |   0.325 |    0.412 | 
     | FE_RC_461_0         | A1 ^ -> ZN v | NAND2_X4 | 0.029 |   0.354 |    0.441 | 
     | g212930             | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.372 |    0.459 | 
     | FE_RC_519_0         | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.383 |    0.470 | 
     | cpuregs_reg[2][21]  | D v          | DFF_X1   | 0.000 |   0.383 |    0.470 | 
     +----------------------------------------------------------------------------+ 
Path 802: MET Setup Check with Pin cpuregs_reg[13][15]/CK 
Endpoint:   cpuregs_reg[13][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.470
- Arrival Time                  0.383
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.048 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.180 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.217 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.277 | 
     | FE_RC_504_0         | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.216 |    0.302 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.254 |    0.341 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.269 |    0.356 | 
     | FE_RC_765_0         | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.310 |    0.396 | 
     | FE_RC_766_0         | A ^ -> ZN v  | INV_X8   | 0.013 |   0.323 |    0.409 | 
     | FE_OCPC419_n_13090  | A v -> Z v   | BUF_X4   | 0.028 |   0.350 |    0.437 | 
     | g198299             | A2 v -> ZN ^ | NAND2_X1 | 0.016 |   0.366 |    0.453 | 
     | g196652             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.383 |    0.470 | 
     | cpuregs_reg[13][15] | D v          | DFF_X1   | 0.000 |   0.383 |    0.470 | 
     +----------------------------------------------------------------------------+ 
Path 803: MET Setup Check with Pin cpuregs_reg[9][19]/CK 
Endpoint:   cpuregs_reg[9][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.354
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.048 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.180 | 
     | FE_OCPC484_reg_pc_9 | A ^ -> Z ^   | CLKBUF_X1 | 0.041 |   0.134 |    0.221 | 
     | g98                 | A2 ^ -> ZN v | NAND4_X1  | 0.035 |   0.169 |    0.256 | 
     | FE_RC_2365_0        | A v -> Z v   | BUF_X2    | 0.034 |   0.203 |    0.290 | 
     | FE_RC_2253_0        | A v -> ZN ^  | INV_X2    | 0.012 |   0.215 |    0.302 | 
     | FE_RC_2251_0        | A2 ^ -> ZN v | NAND4_X2  | 0.024 |   0.239 |    0.326 | 
     | FE_RC_2104_0        | A v -> ZN ^  | OAI21_X1  | 0.022 |   0.261 |    0.348 | 
     | g207444             | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.283 |    0.370 | 
     | FE_RC_2360_0        | A1 v -> ZN ^ | NAND2_X2  | 0.034 |   0.317 |    0.404 | 
     | g207467             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.334 |    0.420 | 
     | g197496             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.354 |    0.440 | 
     | cpuregs_reg[9][19]  | D ^          | DFF_X1    | 0.000 |   0.354 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 804: MET Setup Check with Pin cpuregs_reg[21][18]/CK 
Endpoint:   cpuregs_reg[21][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.492
- Arrival Time                  0.405
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.052 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.159 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.185 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.220 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.257 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.294 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.316 | 
     | FE_RC_2292_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.355 | 
     | g223639             | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.432 | 
     | FE_OCPC372_n_29872  | A v -> Z v   | BUF_X2    | 0.030 |   0.375 |    0.462 | 
     | g223642             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.389 |    0.475 | 
     | g197052             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.405 |    0.492 | 
     | cpuregs_reg[21][18] | D v          | DFF_X1    | 0.000 |   0.405 |    0.492 | 
     +-----------------------------------------------------------------------------+ 
Path 805: MET Setup Check with Pin cpuregs_reg[28][17]/CK 
Endpoint:   cpuregs_reg[28][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.447
- Arrival Time                  0.360
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.052 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.185 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.209 | 
     | FE_OCPC529_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.147 |    0.233 | 
     | FE_RC_853_0         | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.162 |    0.249 | 
     | FE_RC_852_0         | A1 v -> ZN ^ | NOR2_X2  | 0.026 |   0.188 |    0.275 | 
     | g99                 | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.203 |    0.290 | 
     | g210527             | A v -> ZN ^  | INV_X1   | 0.012 |   0.215 |    0.302 | 
     | g225008             | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.233 |    0.320 | 
     | g225007             | A v -> ZN v  | XNOR2_X2 | 0.039 |   0.272 |    0.359 | 
     | g207431             | B1 v -> ZN ^ | AOI21_X4 | 0.035 |   0.307 |    0.394 | 
     | g221690             | A ^ -> ZN v  | INV_X8   | 0.022 |   0.329 |    0.416 | 
     | g221706             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.348 |    0.434 | 
     | FE_RC_2386_0        | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.360 |    0.447 | 
     | cpuregs_reg[28][17] | D v          | DFF_X1   | 0.000 |   0.360 |    0.447 | 
     +----------------------------------------------------------------------------+ 
Path 806: MET Setup Check with Pin cpuregs_reg[13][17]/CK 
Endpoint:   cpuregs_reg[13][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.447
- Arrival Time                  0.360
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.052 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.185 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.209 | 
     | FE_OCPC529_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.147 |    0.233 | 
     | FE_RC_853_0         | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.162 |    0.249 | 
     | FE_RC_852_0         | A1 v -> ZN ^ | NOR2_X2  | 0.026 |   0.188 |    0.275 | 
     | g99                 | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.203 |    0.290 | 
     | g210527             | A v -> ZN ^  | INV_X1   | 0.012 |   0.215 |    0.302 | 
     | g225008             | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.233 |    0.320 | 
     | g225007             | A v -> ZN v  | XNOR2_X2 | 0.039 |   0.272 |    0.359 | 
     | g207431             | B1 v -> ZN ^ | AOI21_X4 | 0.035 |   0.307 |    0.394 | 
     | g221690             | A ^ -> ZN v  | INV_X8   | 0.022 |   0.329 |    0.416 | 
     | g218926             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.348 |    0.434 | 
     | FE_RC_2461_0        | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.360 |    0.447 | 
     | cpuregs_reg[13][17] | D v          | DFF_X1   | 0.000 |   0.360 |    0.447 | 
     +----------------------------------------------------------------------------+ 
Path 807: MET Setup Check with Pin cpuregs_reg[5][17]/CK 
Endpoint:   cpuregs_reg[5][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.447
- Arrival Time                  0.360
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.052 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.185 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.209 | 
     | FE_OCPC529_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.147 |    0.233 | 
     | FE_RC_853_0         | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.162 |    0.249 | 
     | FE_RC_852_0         | A1 v -> ZN ^ | NOR2_X2  | 0.026 |   0.188 |    0.275 | 
     | g99                 | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.203 |    0.290 | 
     | g210527             | A v -> ZN ^  | INV_X1   | 0.012 |   0.215 |    0.302 | 
     | g225008             | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.233 |    0.320 | 
     | g225007             | A v -> ZN v  | XNOR2_X2 | 0.039 |   0.272 |    0.359 | 
     | g207431             | B1 v -> ZN ^ | AOI21_X4 | 0.035 |   0.307 |    0.394 | 
     | g221690             | A ^ -> ZN v  | INV_X8   | 0.022 |   0.329 |    0.416 | 
     | g221694             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.348 |    0.434 | 
     | FE_RC_2401_0        | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.360 |    0.447 | 
     | cpuregs_reg[5][17]  | D v          | DFF_X1   | 0.000 |   0.360 |    0.447 | 
     +----------------------------------------------------------------------------+ 
Path 808: MET Setup Check with Pin cpuregs_reg[25][4]/CK 
Endpoint:   cpuregs_reg[25][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.354
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.053 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.160 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.186 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.124 |    0.211 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.159 |    0.246 | 
     | add_1312_30_g7583   | A ^ -> ZN v  | INV_X1   | 0.014 |   0.172 |    0.259 | 
     | add_1312_30_g7561   | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.208 |    0.295 | 
     | FE_RC_2290_0        | A1 v -> ZN ^ | AOI22_X1 | 0.053 |   0.262 |    0.349 | 
     | g227600             | A1 ^ -> ZN v | NAND2_X4 | 0.049 |   0.311 |    0.398 | 
     | g214787             | A2 v -> ZN ^ | NAND2_X1 | 0.026 |   0.336 |    0.423 | 
     | g197340             | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.354 |    0.441 | 
     | cpuregs_reg[25][4]  | D v          | DFF_X1   | 0.000 |   0.354 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 809: MET Setup Check with Pin cpuregs_reg[25][2]/CK 
Endpoint:   cpuregs_reg[25][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.437
- Arrival Time                  0.351
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.055 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.157 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.192 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.213 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.271 | 
     | g226169            | A1 ^ -> ZN ^ | AND3_X2  | 0.052 |   0.236 |    0.323 | 
     | FE_OCPC205_n_32510 | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.264 |    0.351 | 
     | FE_RC_2339_0       | A1 ^ -> ZN v | NAND2_X2 | 0.021 |   0.286 |    0.373 | 
     | FE_RC_2340_0       | A v -> ZN ^  | INV_X8   | 0.029 |   0.315 |    0.402 | 
     | g214789            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.330 |    0.417 | 
     | g197356            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.351 |    0.437 | 
     | cpuregs_reg[25][2] | D ^          | DFF_X1   | 0.000 |   0.351 |    0.437 | 
     +---------------------------------------------------------------------------+ 
Path 810: MET Setup Check with Pin cpuregs_reg[5][31]/CK 
Endpoint:   cpuregs_reg[5][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.490
- Arrival Time                  0.403
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.074 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.193 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.251 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.289 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND3_X2 | 0.019 |   0.221 |    0.308 | 
     | FE_RC_507_0         | A v -> ZN ^  | INV_X2   | 0.012 |   0.233 |    0.320 | 
     | add_1312_30_g7556   | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.249 |    0.336 | 
     | g224934             | A v -> ZN v  | XNOR2_X2 | 0.042 |   0.291 |    0.378 | 
     | FE_RC_2169_0        | A v -> ZN ^  | INV_X2   | 0.015 |   0.306 |    0.393 | 
     | FE_RC_2168_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.321 |    0.408 | 
     | FE_RC_2167_0        | A1 v -> ZN ^ | NAND3_X4 | 0.017 |   0.338 |    0.425 | 
     | FE_OCPC418_n_27509  | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.368 |    0.455 | 
     | g221403             | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.383 |    0.470 | 
     | g197208             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.403 |    0.490 | 
     | cpuregs_reg[5][31]  | D ^          | DFF_X1   | 0.000 |   0.403 |    0.490 | 
     +----------------------------------------------------------------------------+ 
Path 811: MET Setup Check with Pin cpuregs_reg[17][17]/CK 
Endpoint:   cpuregs_reg[17][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.447
- Arrival Time                  0.360
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.055 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.157 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.193 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.214 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.271 | 
     | g226169             | A1 ^ -> ZN ^ | AND3_X2  | 0.052 |   0.236 |    0.323 | 
     | FE_OCPC205_n_32510  | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.264 |    0.351 | 
     | g226168             | A1 ^ -> ZN ^ | AND2_X4  | 0.057 |   0.322 |    0.409 | 
     | FE_RC_2228_0        | A1 ^ -> ZN ^ | OR2_X2   | 0.026 |   0.348 |    0.435 | 
     | FE_RC_2227_0        | A2 ^ -> ZN v | NAND2_X1 | 0.011 |   0.360 |    0.447 | 
     | cpuregs_reg[17][17] | D v          | DFF_X1   | 0.000 |   0.360 |    0.447 | 
     +----------------------------------------------------------------------------+ 
Path 812: MET Setup Check with Pin cpuregs_reg[25][15]/CK 
Endpoint:   cpuregs_reg[25][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.355
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.048 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.180 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.217 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.277 | 
     | FE_RC_504_0         | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.216 |    0.303 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.254 |    0.341 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.269 |    0.356 | 
     | FE_RC_765_0         | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.310 |    0.397 | 
     | FE_RC_766_0         | A ^ -> ZN v  | INV_X8   | 0.013 |   0.323 |    0.410 | 
     | g224560             | A1 v -> ZN ^ | NAND3_X1 | 0.015 |   0.338 |    0.425 | 
     | g214779             | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.355 |    0.442 | 
     | cpuregs_reg[25][15] | D v          | DFF_X1   | 0.000 |   0.355 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 813: MET Setup Check with Pin cpuregs_reg[26][30]/CK 
Endpoint:   cpuregs_reg[26][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.498
- Arrival Time                  0.411
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.074 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.193 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.251 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.289 | 
     | add_1312_30_g214152 | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.244 |    0.331 | 
     | g210315             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.261 |    0.348 | 
     | FE_OCPC225_n_15988  | A v -> ZN ^  | INV_X2    | 0.015 |   0.275 |    0.362 | 
     | FE_RC_638_0         | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.290 |    0.377 | 
     | FE_RC_637_0         | A v -> ZN ^  | OAI21_X2  | 0.019 |   0.310 |    0.397 | 
     | g199875_dup217909   | A1 ^ -> ZN v | OAI222_X4 | 0.075 |   0.385 |    0.472 | 
     | g207954             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.400 |    0.487 | 
     | FE_RC_521_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.411 |    0.498 | 
     | cpuregs_reg[26][30] | D v          | DFF_X1    | 0.000 |   0.411 |    0.498 | 
     +-----------------------------------------------------------------------------+ 
Path 814: MET Setup Check with Pin count_instr_reg[30]/CK 
Endpoint:   count_instr_reg[30]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[14]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.352
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | count_instr_reg[14]     | CK ^         |           |       |  -0.034 |    0.053 | 
     | count_instr_reg[14]     | CK ^ -> Q ^  | DFF_X1    | 0.112 |   0.077 |    0.164 | 
     | inc_add_1559_34_g1257   | A3 ^ -> ZN v | NAND4_X1  | 0.032 |   0.109 |    0.196 | 
     | inc_add_1559_34_g218866 | A2 v -> ZN ^ | NOR2_X1   | 0.069 |   0.178 |    0.265 | 
     | inc_add_1559_34_g222901 | A1 ^ -> ZN ^ | AND3_X2   | 0.079 |   0.257 |    0.344 | 
     | inc_add_1559_34_g208995 | A1 ^ -> ZN v | NAND4_X1  | 0.036 |   0.293 |    0.380 | 
     | g183                    | B1 v -> ZN ^ | OAI221_X1 | 0.051 |   0.344 |    0.431 | 
     | g200114                 | A ^ -> ZN v  | INV_X1    | 0.008 |   0.352 |    0.439 | 
     | count_instr_reg[30]     | D v          | DFF_X1    | 0.000 |   0.352 |    0.439 | 
     +---------------------------------------------------------------------------------+ 
Path 815: MET Setup Check with Pin cpuregs_reg[11][15]/CK 
Endpoint:   cpuregs_reg[11][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.355
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.055 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.157 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.193 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.214 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.271 | 
     | g226138             | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.306 | 
     | g227646             | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.349 | 
     | g226086             | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.298 |    0.385 | 
     | FE_OCPC480_n_32428  | A ^ -> Z ^   | BUF_X8   | 0.026 |   0.325 |    0.412 | 
     | g212896             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.337 |    0.424 | 
     | g197570             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.355 |    0.442 | 
     | cpuregs_reg[11][15] | D ^          | DFF_X1   | 0.000 |   0.355 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 816: MET Setup Check with Pin cpuregs_reg[7][17]/CK 
Endpoint:   cpuregs_reg[7][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.356
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.055 | 
     | latched_rd_reg[3]  | CK ^ -> QN ^ | DFF_X1   | 0.109 |   0.077 |    0.164 | 
     | g201052            | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.117 |    0.204 | 
     | g227638            | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.141 |    0.228 | 
     | g226407            | A3 v -> ZN v | AND4_X4  | 0.040 |   0.181 |    0.268 | 
     | g227442            | A1 v -> ZN v | AND2_X2  | 0.034 |   0.215 |    0.302 | 
     | FE_OCPC51_n_33777  | A v -> Z v   | BUF_X8   | 0.029 |   0.244 |    0.331 | 
     | g227451            | A1 v -> ZN v | AND2_X4  | 0.028 |   0.272 |    0.359 | 
     | FE_OCPC470_n_33786 | A v -> ZN ^  | INV_X4   | 0.015 |   0.287 |    0.374 | 
     | FE_OCPC472_n_33786 | A ^ -> ZN v  | INV_X8   | 0.011 |   0.298 |    0.386 | 
     | FE_RC_2234_0       | A1 v -> ZN v | OR2_X1   | 0.043 |   0.341 |    0.428 | 
     | FE_RC_2233_0       | A2 v -> ZN ^ | NAND2_X1 | 0.015 |   0.356 |    0.444 | 
     | cpuregs_reg[7][17] | D ^          | DFF_X1   | 0.000 |   0.356 |    0.444 | 
     +---------------------------------------------------------------------------+ 
Path 817: MET Setup Check with Pin cpuregs_reg[24][4]/CK 
Endpoint:   cpuregs_reg[24][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.354
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.053 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.160 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.186 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.124 |    0.211 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.159 |    0.246 | 
     | add_1312_30_g7583   | A ^ -> ZN v  | INV_X1   | 0.014 |   0.172 |    0.259 | 
     | add_1312_30_g7561   | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.208 |    0.296 | 
     | FE_RC_2290_0        | A1 v -> ZN ^ | AOI22_X1 | 0.053 |   0.262 |    0.349 | 
     | g227600             | A1 ^ -> ZN v | NAND2_X4 | 0.049 |   0.311 |    0.398 | 
     | g225862             | A2 v -> ZN ^ | NAND2_X1 | 0.026 |   0.336 |    0.424 | 
     | g197188             | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.354 |    0.441 | 
     | cpuregs_reg[24][4]  | D v          | DFF_X1   | 0.000 |   0.354 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 818: MET Setup Check with Pin count_instr_reg[24]/CK 
Endpoint:   count_instr_reg[24]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[14]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.354
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[14]     | CK ^         |          |       |  -0.034 |    0.053 | 
     | count_instr_reg[14]     | CK ^ -> Q ^  | DFF_X1   | 0.112 |   0.077 |    0.164 | 
     | inc_add_1559_34_g1257   | A3 ^ -> ZN v | NAND4_X1 | 0.032 |   0.109 |    0.196 | 
     | inc_add_1559_34_g218866 | A2 v -> ZN ^ | NOR2_X1  | 0.069 |   0.178 |    0.265 | 
     | inc_add_1559_34_g222901 | A1 ^ -> ZN ^ | AND3_X2  | 0.079 |   0.257 |    0.344 | 
     | inc_add_1559_34_g213699 | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.276 |    0.363 | 
     | inc_add_1559_34_g1126   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.315 |    0.402 | 
     | g200314                 | A1 v -> ZN ^ | AOI22_X1 | 0.032 |   0.346 |    0.433 | 
     | g200152                 | A ^ -> ZN v  | INV_X1   | 0.008 |   0.354 |    0.441 | 
     | count_instr_reg[24]     | D v          | DFF_X1   | 0.000 |   0.354 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 819: MET Setup Check with Pin cpuregs_reg[24][30]/CK 
Endpoint:   cpuregs_reg[24][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.498
- Arrival Time                  0.411
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.074 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.193 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.251 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.289 | 
     | add_1312_30_g214152 | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.244 |    0.331 | 
     | g210315             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.261 |    0.348 | 
     | FE_OCPC225_n_15988  | A v -> ZN ^  | INV_X2    | 0.015 |   0.275 |    0.362 | 
     | FE_RC_638_0         | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.290 |    0.377 | 
     | FE_RC_637_0         | A v -> ZN ^  | OAI21_X2  | 0.019 |   0.310 |    0.397 | 
     | g199875_dup217909   | A1 ^ -> ZN v | OAI222_X4 | 0.075 |   0.385 |    0.472 | 
     | g217479             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.400 |    0.487 | 
     | FE_RC_526_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.411 |    0.498 | 
     | cpuregs_reg[24][30] | D v          | DFF_X1    | 0.000 |   0.411 |    0.498 | 
     +-----------------------------------------------------------------------------+ 
Path 820: MET Setup Check with Pin cpuregs_reg[19][18]/CK 
Endpoint:   cpuregs_reg[19][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.492
- Arrival Time                  0.405
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.053 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.160 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.186 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.220 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.257 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.294 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.316 | 
     | FE_RC_2292_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.355 | 
     | g217934_dup226434   | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.432 | 
     | FE_OCPC374_n_32766  | A v -> Z v   | BUF_X2    | 0.029 |   0.374 |    0.461 | 
     | g223662             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.388 |    0.475 | 
     | g218096             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.405 |    0.492 | 
     | cpuregs_reg[19][18] | D v          | DFF_X1    | 0.000 |   0.405 |    0.492 | 
     +-----------------------------------------------------------------------------+ 
Path 821: MET Setup Check with Pin cpuregs_reg[8][4]/CK 
Endpoint:   cpuregs_reg[8][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.354
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.053 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.160 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.186 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.124 |    0.211 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.159 |    0.246 | 
     | add_1312_30_g7583   | A ^ -> ZN v  | INV_X1   | 0.014 |   0.172 |    0.260 | 
     | add_1312_30_g7561   | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.208 |    0.296 | 
     | FE_RC_2290_0        | A1 v -> ZN ^ | AOI22_X1 | 0.053 |   0.262 |    0.349 | 
     | g227600             | A1 ^ -> ZN v | NAND2_X4 | 0.049 |   0.311 |    0.398 | 
     | g213163             | A2 v -> ZN ^ | NAND2_X1 | 0.026 |   0.336 |    0.424 | 
     | g197368             | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.354 |    0.441 | 
     | cpuregs_reg[8][4]   | D v          | DFF_X1   | 0.000 |   0.354 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 822: MET Setup Check with Pin count_instr_reg[20]/CK 
Endpoint:   count_instr_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[14]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.354
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[14]     | CK ^         |          |       |  -0.034 |    0.053 | 
     | count_instr_reg[14]     | CK ^ -> Q ^  | DFF_X1   | 0.112 |   0.077 |    0.164 | 
     | inc_add_1559_34_g1257   | A3 ^ -> ZN v | NAND4_X1 | 0.032 |   0.109 |    0.196 | 
     | inc_add_1559_34_g218866 | A2 v -> ZN ^ | NOR2_X1  | 0.069 |   0.178 |    0.265 | 
     | inc_add_1559_34_g222901 | A1 ^ -> ZN ^ | AND3_X2  | 0.079 |   0.257 |    0.344 | 
     | inc_add_1559_34_g213705 | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.276 |    0.364 | 
     | g210120                 | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.315 |    0.402 | 
     | g210119                 | A1 v -> ZN ^ | AOI22_X1 | 0.031 |   0.346 |    0.433 | 
     | g200118                 | A ^ -> ZN v  | INV_X1   | 0.008 |   0.354 |    0.441 | 
     | count_instr_reg[20]     | D v          | DFF_X1   | 0.000 |   0.354 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 823: MET Setup Check with Pin cpuregs_reg[3][3]/CK 
Endpoint:   cpuregs_reg[3][3]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.351
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3] | CK ^         |          |       |  -0.032 |    0.055 | 
     | latched_rd_reg[3] | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.157 | 
     | g201052           | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.193 | 
     | g227638           | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.214 | 
     | g226407           | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.271 | 
     | g226138           | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.306 | 
     | g227646           | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.349 | 
     | FE_RC_2284_0      | A1 ^ -> ZN v | NAND2_X2 | 0.025 |   0.286 |    0.374 | 
     | FE_RC_2285_0      | A v -> ZN ^  | INV_X8   | 0.031 |   0.317 |    0.404 | 
     | g198441           | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.332 |    0.419 | 
     | g196908           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.351 |    0.438 | 
     | cpuregs_reg[3][3] | D ^          | DFF_X1   | 0.000 |   0.351 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 824: MET Setup Check with Pin cpuregs_reg[26][19]/CK 
Endpoint:   cpuregs_reg[26][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.352
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.048 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.180 | 
     | FE_OCPC484_reg_pc_9 | A ^ -> Z ^   | CLKBUF_X1 | 0.041 |   0.134 |    0.222 | 
     | g98                 | A2 ^ -> ZN v | NAND4_X1  | 0.035 |   0.169 |    0.257 | 
     | FE_RC_2365_0        | A v -> Z v   | BUF_X2    | 0.034 |   0.203 |    0.291 | 
     | FE_RC_2253_0        | A v -> ZN ^  | INV_X2    | 0.012 |   0.215 |    0.302 | 
     | FE_RC_2251_0        | A2 ^ -> ZN v | NAND4_X2  | 0.024 |   0.239 |    0.326 | 
     | FE_RC_2104_0        | A v -> ZN ^  | OAI21_X1  | 0.022 |   0.261 |    0.348 | 
     | g207444             | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.283 |    0.370 | 
     | FE_RC_2360_0        | A1 v -> ZN ^ | NAND2_X2  | 0.034 |   0.317 |    0.404 | 
     | g207474             | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.333 |    0.420 | 
     | g197282             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.352 |    0.440 | 
     | cpuregs_reg[26][19] | D ^          | DFF_X1    | 0.000 |   0.352 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 825: MET Setup Check with Pin cpuregs_reg[6][19]/CK 
Endpoint:   cpuregs_reg[6][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.352
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.048 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.180 | 
     | FE_OCPC484_reg_pc_9 | A ^ -> Z ^   | CLKBUF_X1 | 0.041 |   0.134 |    0.222 | 
     | g98                 | A2 ^ -> ZN v | NAND4_X1  | 0.035 |   0.169 |    0.257 | 
     | FE_RC_2365_0        | A v -> Z v   | BUF_X2    | 0.034 |   0.203 |    0.291 | 
     | FE_RC_2253_0        | A v -> ZN ^  | INV_X2    | 0.012 |   0.215 |    0.302 | 
     | FE_RC_2251_0        | A2 ^ -> ZN v | NAND4_X2  | 0.024 |   0.239 |    0.326 | 
     | FE_RC_2104_0        | A v -> ZN ^  | OAI21_X1  | 0.022 |   0.261 |    0.348 | 
     | g207444             | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.283 |    0.370 | 
     | FE_RC_2360_0        | A1 v -> ZN ^ | NAND2_X2  | 0.034 |   0.317 |    0.404 | 
     | g214775             | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.333 |    0.420 | 
     | g214774             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.352 |    0.440 | 
     | cpuregs_reg[6][19]  | D ^          | DFF_X1    | 0.000 |   0.352 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 826: MET Setup Check with Pin cpuregs_reg[25][30]/CK 
Endpoint:   cpuregs_reg[25][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.498
- Arrival Time                  0.411
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.074 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.193 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.251 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.289 | 
     | add_1312_30_g214152 | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.244 |    0.331 | 
     | g210315             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.261 |    0.348 | 
     | FE_OCPC225_n_15988  | A v -> ZN ^  | INV_X2    | 0.015 |   0.275 |    0.363 | 
     | FE_RC_638_0         | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.290 |    0.378 | 
     | FE_RC_637_0         | A v -> ZN ^  | OAI21_X2  | 0.019 |   0.310 |    0.397 | 
     | g199875_dup217909   | A1 ^ -> ZN v | OAI222_X4 | 0.075 |   0.385 |    0.472 | 
     | g214811             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.400 |    0.487 | 
     | FE_RC_551_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.411 |    0.498 | 
     | cpuregs_reg[25][30] | D v          | DFF_X1    | 0.000 |   0.411 |    0.498 | 
     +-----------------------------------------------------------------------------+ 
Path 827: MET Setup Check with Pin cpuregs_reg[28][2]/CK 
Endpoint:   cpuregs_reg[28][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.378
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.055 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.157 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.193 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.214 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.271 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.305 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.259 |    0.346 | 
     | g226101            | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.300 |    0.388 | 
     | FE_OCPC441_n_32443 | A ^ -> ZN v  | INV_X2   | 0.018 |   0.318 |    0.405 | 
     | FE_OCPC443_n_32443 | A v -> ZN ^  | INV_X2   | 0.025 |   0.343 |    0.430 | 
     | g214662            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.357 |    0.445 | 
     | g197337            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.378 |    0.465 | 
     | cpuregs_reg[28][2] | D ^          | DFF_X1   | 0.000 |   0.378 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 828: MET Setup Check with Pin cpuregs_reg[5][18]/CK 
Endpoint:   cpuregs_reg[5][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.406
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.053 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.160 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.186 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.220 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.257 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.295 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.316 | 
     | FE_RC_2292_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.355 | 
     | g223639             | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.433 | 
     | FE_OCPC372_n_29872  | A v -> Z v   | BUF_X2    | 0.030 |   0.375 |    0.462 | 
     | g223645             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.389 |    0.476 | 
     | g197164             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.406 |    0.493 | 
     | cpuregs_reg[5][18]  | D v          | DFF_X1    | 0.000 |   0.406 |    0.493 | 
     +-----------------------------------------------------------------------------+ 
Path 829: MET Setup Check with Pin cpuregs_reg[27][2]/CK 
Endpoint:   cpuregs_reg[27][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.351
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.055 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.157 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.193 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.214 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.271 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.306 | 
     | g226141_dup        | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.256 |    0.343 | 
     | g226149            | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.293 |    0.381 | 
     | FE_OCPC473_n_32491 | A ^ -> Z ^   | BUF_X16  | 0.025 |   0.318 |    0.406 | 
     | g198113            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.330 |    0.417 | 
     | g197108            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.351 |    0.438 | 
     | cpuregs_reg[27][2] | D ^          | DFF_X1   | 0.000 |   0.351 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 830: MET Setup Check with Pin cpuregs_reg[29][30]/CK 
Endpoint:   cpuregs_reg[29][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.498
- Arrival Time                  0.411
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.074 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.193 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.251 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.289 | 
     | add_1312_30_g214152 | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.244 |    0.331 | 
     | g210315             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.261 |    0.348 | 
     | FE_OCPC225_n_15988  | A v -> ZN ^  | INV_X2    | 0.015 |   0.275 |    0.363 | 
     | FE_RC_638_0         | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.290 |    0.378 | 
     | FE_RC_637_0         | A v -> ZN ^  | OAI21_X2  | 0.019 |   0.310 |    0.397 | 
     | g199875_dup217909   | A1 ^ -> ZN v | OAI222_X4 | 0.075 |   0.385 |    0.472 | 
     | g213101             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.400 |    0.487 | 
     | FE_RC_549_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.411 |    0.498 | 
     | cpuregs_reg[29][30] | D v          | DFF_X1    | 0.000 |   0.411 |    0.498 | 
     +-----------------------------------------------------------------------------+ 
Path 831: MET Setup Check with Pin cpuregs_reg[26][4]/CK 
Endpoint:   cpuregs_reg[26][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.354
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.053 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.160 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.186 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.124 |    0.211 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.159 |    0.246 | 
     | add_1312_30_g7583   | A ^ -> ZN v  | INV_X1   | 0.014 |   0.172 |    0.260 | 
     | add_1312_30_g7561   | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.208 |    0.296 | 
     | FE_RC_2290_0        | A1 v -> ZN ^ | AOI22_X1 | 0.053 |   0.262 |    0.349 | 
     | g227600             | A1 ^ -> ZN v | NAND2_X4 | 0.049 |   0.311 |    0.398 | 
     | g197771             | A2 v -> ZN ^ | NAND2_X1 | 0.026 |   0.336 |    0.424 | 
     | g197266             | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.354 |    0.442 | 
     | cpuregs_reg[26][4]  | D v          | DFF_X1   | 0.000 |   0.354 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 832: MET Setup Check with Pin cpuregs_reg[21][30]/CK 
Endpoint:   cpuregs_reg[21][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.498
- Arrival Time                  0.411
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.074 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.193 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.251 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.289 | 
     | add_1312_30_g214152 | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.244 |    0.331 | 
     | g210315             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.261 |    0.348 | 
     | FE_OCPC225_n_15988  | A v -> ZN ^  | INV_X2    | 0.015 |   0.275 |    0.363 | 
     | FE_RC_638_0         | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.290 |    0.378 | 
     | FE_RC_637_0         | A v -> ZN ^  | OAI21_X2  | 0.019 |   0.310 |    0.397 | 
     | g199875_dup217909   | A1 ^ -> ZN v | OAI222_X4 | 0.075 |   0.385 |    0.472 | 
     | g207948             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.400 |    0.487 | 
     | FE_RC_795_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.411 |    0.498 | 
     | cpuregs_reg[21][30] | D v          | DFF_X1    | 0.000 |   0.411 |    0.498 | 
     +-----------------------------------------------------------------------------+ 
Path 833: MET Setup Check with Pin cpuregs_reg[11][30]/CK 
Endpoint:   cpuregs_reg[11][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.498
- Arrival Time                  0.411
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.074 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.193 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.251 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.289 | 
     | add_1312_30_g214152 | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.244 |    0.331 | 
     | g210315             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.261 |    0.348 | 
     | FE_OCPC225_n_15988  | A v -> ZN ^  | INV_X2    | 0.015 |   0.275 |    0.363 | 
     | FE_RC_638_0         | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.290 |    0.378 | 
     | FE_RC_637_0         | A v -> ZN ^  | OAI21_X2  | 0.019 |   0.310 |    0.397 | 
     | g199875_dup217909   | A1 ^ -> ZN v | OAI222_X4 | 0.075 |   0.385 |    0.472 | 
     | g212894             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.400 |    0.487 | 
     | FE_RC_727_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.411 |    0.498 | 
     | cpuregs_reg[11][30] | D v          | DFF_X1    | 0.000 |   0.411 |    0.498 | 
     +-----------------------------------------------------------------------------+ 
Path 834: MET Setup Check with Pin cpuregs_reg[24][26]/CK 
Endpoint:   cpuregs_reg[24][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.518
- Arrival Time                  0.430
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.074 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.193 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.251 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.289 | 
     | add_1312_30_g214151 | A1 ^ -> ZN ^ | AND2_X1  | 0.033 |   0.235 |    0.322 | 
     | add_1312_30_g7565   | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.257 |    0.345 | 
     | FE_RC_483_0         | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.274 |    0.362 | 
     | FE_RC_482_0         | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.296 |    0.383 | 
     | FE_RC_2110_0        | A v -> ZN ^  | INV_X2   | 0.014 |   0.309 |    0.397 | 
     | FE_RC_2109_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.324 |    0.412 | 
     | FE_RC_2108_0        | A1 v -> ZN ^ | NAND3_X4 | 0.021 |   0.346 |    0.433 | 
     | FE_OCPC382_n_23746  | A ^ -> Z ^   | BUF_X1   | 0.048 |   0.394 |    0.482 | 
     | g214734             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.411 |    0.498 | 
     | g197218             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.430 |    0.518 | 
     | cpuregs_reg[24][26] | D ^          | DFF_X1   | 0.000 |   0.430 |    0.518 | 
     +----------------------------------------------------------------------------+ 
Path 835: MET Setup Check with Pin cpuregs_reg[12][26]/CK 
Endpoint:   cpuregs_reg[12][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.518
- Arrival Time                  0.430
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.074 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.193 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.251 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.289 | 
     | add_1312_30_g214151 | A1 ^ -> ZN ^ | AND2_X1  | 0.033 |   0.235 |    0.322 | 
     | add_1312_30_g7565   | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.257 |    0.345 | 
     | FE_RC_483_0         | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.274 |    0.362 | 
     | FE_RC_482_0         | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.296 |    0.383 | 
     | FE_RC_2110_0        | A v -> ZN ^  | INV_X2   | 0.014 |   0.309 |    0.397 | 
     | FE_RC_2109_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.324 |    0.412 | 
     | FE_RC_2108_0        | A1 v -> ZN ^ | NAND3_X4 | 0.021 |   0.346 |    0.433 | 
     | FE_OCPC382_n_23746  | A ^ -> Z ^   | BUF_X1   | 0.048 |   0.394 |    0.482 | 
     | g213303             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.411 |    0.498 | 
     | g196623             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.430 |    0.518 | 
     | cpuregs_reg[12][26] | D ^          | DFF_X1   | 0.000 |   0.430 |    0.518 | 
     +----------------------------------------------------------------------------+ 
Path 836: MET Setup Check with Pin cpuregs_reg[4][26]/CK 
Endpoint:   cpuregs_reg[4][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.518
- Arrival Time                  0.430
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.074 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.193 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.251 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.289 | 
     | add_1312_30_g214151 | A1 ^ -> ZN ^ | AND2_X1  | 0.033 |   0.235 |    0.322 | 
     | add_1312_30_g7565   | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.257 |    0.345 | 
     | FE_RC_483_0         | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.274 |    0.362 | 
     | FE_RC_482_0         | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.296 |    0.383 | 
     | FE_RC_2110_0        | A v -> ZN ^  | INV_X2   | 0.014 |   0.309 |    0.397 | 
     | FE_RC_2109_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.324 |    0.412 | 
     | FE_RC_2108_0        | A1 v -> ZN ^ | NAND3_X4 | 0.021 |   0.346 |    0.433 | 
     | FE_OCPC382_n_23746  | A ^ -> Z ^   | BUF_X1   | 0.048 |   0.394 |    0.482 | 
     | g213307             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.411 |    0.498 | 
     | g197085             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.430 |    0.518 | 
     | cpuregs_reg[4][26]  | D ^          | DFF_X1   | 0.000 |   0.430 |    0.518 | 
     +----------------------------------------------------------------------------+ 
Path 837: MET Setup Check with Pin cpuregs_reg[3][26]/CK 
Endpoint:   cpuregs_reg[3][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.518
- Arrival Time                  0.430
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.074 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.193 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.251 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.289 | 
     | add_1312_30_g214151 | A1 ^ -> ZN ^ | AND2_X1  | 0.033 |   0.235 |    0.322 | 
     | add_1312_30_g7565   | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.257 |    0.345 | 
     | FE_RC_483_0         | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.274 |    0.362 | 
     | FE_RC_482_0         | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.296 |    0.383 | 
     | FE_RC_2110_0        | A v -> ZN ^  | INV_X2   | 0.014 |   0.309 |    0.397 | 
     | FE_RC_2109_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.324 |    0.412 | 
     | FE_RC_2108_0        | A1 v -> ZN ^ | NAND3_X4 | 0.021 |   0.346 |    0.433 | 
     | FE_OCPC382_n_23746  | A ^ -> Z ^   | BUF_X1   | 0.048 |   0.394 |    0.482 | 
     | g213301             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.411 |    0.498 | 
     | g196980             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.430 |    0.518 | 
     | cpuregs_reg[3][26]  | D ^          | DFF_X1   | 0.000 |   0.430 |    0.518 | 
     +----------------------------------------------------------------------------+ 
Path 838: MET Setup Check with Pin count_instr_reg[17]/CK 
Endpoint:   count_instr_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[14]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.354
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[14]     | CK ^         |          |       |  -0.034 |    0.053 | 
     | count_instr_reg[14]     | CK ^ -> Q ^  | DFF_X1   | 0.112 |   0.077 |    0.165 | 
     | inc_add_1559_34_g1257   | A3 ^ -> ZN v | NAND4_X1 | 0.032 |   0.109 |    0.196 | 
     | inc_add_1559_34_g218866 | A2 v -> ZN ^ | NOR2_X1  | 0.069 |   0.178 |    0.265 | 
     | inc_add_1559_34_g222901 | A1 ^ -> ZN ^ | AND3_X2  | 0.079 |   0.257 |    0.345 | 
     | inc_add_1559_34_g213704 | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.276 |    0.364 | 
     | inc_add_1559_34_g1088   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.315 |    0.402 | 
     | g200183                 | A1 v -> ZN ^ | AOI22_X1 | 0.031 |   0.346 |    0.433 | 
     | g200112                 | A ^ -> ZN v  | INV_X1   | 0.008 |   0.354 |    0.441 | 
     | count_instr_reg[17]     | D v          | DFF_X1   | 0.000 |   0.354 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 839: MET Setup Check with Pin cpuregs_reg[3][1]/CK 
Endpoint:   cpuregs_reg[3][1]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.351
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3] | CK ^         |          |       |  -0.032 |    0.055 | 
     | latched_rd_reg[3] | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.157 | 
     | g201052           | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.193 | 
     | g227638           | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.214 | 
     | g226407           | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.271 | 
     | g226138           | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.306 | 
     | g227646           | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.349 | 
     | FE_RC_2284_0      | A1 ^ -> ZN v | NAND2_X2 | 0.025 |   0.286 |    0.374 | 
     | FE_RC_2285_0      | A v -> ZN ^  | INV_X8   | 0.031 |   0.317 |    0.405 | 
     | g198438           | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.332 |    0.420 | 
     | g196901           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.351 |    0.438 | 
     | cpuregs_reg[3][1] | D ^          | DFF_X1   | 0.000 |   0.351 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 840: MET Setup Check with Pin count_cycle_reg[28]/CK 
Endpoint:   count_cycle_reg[28]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[13]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.353
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[13]     | CK ^         |          |       |  -0.034 |    0.053 | 
     | count_cycle_reg[13]     | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.163 | 
     | inc_add_1428_40_g1257   | A4 ^ -> ZN v | NAND4_X1 | 0.032 |   0.107 |    0.194 | 
     | inc_add_1428_40_g224274 | A2 v -> ZN ^ | NOR2_X1  | 0.044 |   0.151 |    0.238 | 
     | inc_add_1428_40_g210388 | A2 ^ -> ZN ^ | AND3_X1  | 0.104 |   0.254 |    0.342 | 
     | inc_add_1428_40_g1181   | A1 ^ -> ZN v | NAND3_X1 | 0.030 |   0.284 |    0.372 | 
     | inc_add_1428_40_g1123   | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.326 |    0.413 | 
     | g200964                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.353 |    0.440 | 
     | count_cycle_reg[28]     | D v          | DFF_X1   | 0.000 |   0.353 |    0.440 | 
     +--------------------------------------------------------------------------------+ 
Path 841: MET Setup Check with Pin cpuregs_reg[15][18]/CK 
Endpoint:   cpuregs_reg[15][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.492
- Arrival Time                  0.405
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.053 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.160 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.186 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.220 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.257 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.295 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.316 | 
     | FE_RC_2292_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.356 | 
     | g217934_dup226434   | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.432 | 
     | FE_OCPC374_n_32766  | A v -> Z v   | BUF_X2    | 0.029 |   0.374 |    0.461 | 
     | g223663             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.388 |    0.475 | 
     | g218204             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.405 |    0.492 | 
     | cpuregs_reg[15][18] | D v          | DFF_X1    | 0.000 |   0.405 |    0.492 | 
     +-----------------------------------------------------------------------------+ 
Path 842: MET Setup Check with Pin cpuregs_reg[20][6]/CK 
Endpoint:   cpuregs_reg[20][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.354
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.056 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.158 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.193 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.214 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.271 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.305 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.259 |    0.346 | 
     | g226097            | A1 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.318 |    0.405 | 
     | g226052            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.335 |    0.422 | 
     | g196982            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.354 |    0.442 | 
     | cpuregs_reg[20][6] | D ^          | DFF_X1   | 0.000 |   0.354 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 843: MET Setup Check with Pin cpuregs_reg[12][10]/CK 
Endpoint:   cpuregs_reg[12][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.354
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.056 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.158 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.193 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.214 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.271 | 
     | g226181             | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.305 | 
     | g226184             | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.257 |    0.345 | 
     | g198869             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.317 |    0.405 | 
     | g210622             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.334 |    0.422 | 
     | g210621             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.354 |    0.442 | 
     | cpuregs_reg[12][10] | D ^          | DFF_X1   | 0.000 |   0.354 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 844: MET Setup Check with Pin decoded_imm_j_reg[19]/CK 
Endpoint:   decoded_imm_j_reg[19]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.351
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]      | CK ^         |          |       |  -0.034 |    0.053 | 
     | mem_state_reg[0]      | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.167 | 
     | g197                  | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.195 | 
     | FE_RC_1025_0          | A1 ^ -> ZN v | AOI22_X2 | 0.013 |   0.120 |    0.208 | 
     | g209212               | A1 v -> ZN ^ | NOR2_X2  | 0.051 |   0.171 |    0.259 | 
     | g226230               | A2 ^ -> ZN ^ | AND2_X2  | 0.059 |   0.230 |    0.318 | 
     | g212690               | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.308 |    0.396 | 
     | g226234               | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.328 |    0.416 | 
     | g222072               | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.351 |    0.439 | 
     | decoded_imm_j_reg[19] | D ^          | DFF_X1   | 0.000 |   0.351 |    0.439 | 
     +------------------------------------------------------------------------------+ 
Path 845: MET Setup Check with Pin decoded_imm_j_reg[17]/CK 
Endpoint:   decoded_imm_j_reg[17]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.351
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]      | CK ^         |          |       |  -0.034 |    0.053 | 
     | mem_state_reg[0]      | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.167 | 
     | g197                  | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.195 | 
     | FE_RC_1025_0          | A1 ^ -> ZN v | AOI22_X2 | 0.013 |   0.120 |    0.208 | 
     | g209212               | A1 v -> ZN ^ | NOR2_X2  | 0.051 |   0.171 |    0.259 | 
     | g226230               | A2 ^ -> ZN ^ | AND2_X2  | 0.059 |   0.230 |    0.318 | 
     | g212690               | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.308 |    0.396 | 
     | g226107               | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.328 |    0.416 | 
     | g222086               | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.351 |    0.439 | 
     | decoded_imm_j_reg[17] | D ^          | DFF_X1   | 0.000 |   0.351 |    0.439 | 
     +------------------------------------------------------------------------------+ 
Path 846: MET Setup Check with Pin decoded_imm_j_reg[15]/CK 
Endpoint:   decoded_imm_j_reg[15]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.351
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]      | CK ^         |          |       |  -0.034 |    0.053 | 
     | mem_state_reg[0]      | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.167 | 
     | g197                  | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.195 | 
     | FE_RC_1025_0          | A1 ^ -> ZN v | AOI22_X2 | 0.013 |   0.120 |    0.208 | 
     | g209212               | A1 v -> ZN ^ | NOR2_X2  | 0.051 |   0.171 |    0.259 | 
     | g226230               | A2 ^ -> ZN ^ | AND2_X2  | 0.059 |   0.230 |    0.318 | 
     | g212690               | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.308 |    0.396 | 
     | g226105               | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.328 |    0.416 | 
     | g222080               | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.351 |    0.439 | 
     | decoded_imm_j_reg[15] | D ^          | DFF_X1   | 0.000 |   0.351 |    0.439 | 
     +------------------------------------------------------------------------------+ 
Path 847: MET Setup Check with Pin cpuregs_reg[31][18]/CK 
Endpoint:   cpuregs_reg[31][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.405
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.053 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.160 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.186 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.221 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.258 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.295 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.317 | 
     | FE_RC_2292_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.356 | 
     | g223639             | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.433 | 
     | FE_OCPC372_n_29872  | A v -> Z v   | BUF_X2    | 0.030 |   0.375 |    0.462 | 
     | g223656             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.389 |    0.476 | 
     | g215735             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.405 |    0.493 | 
     | cpuregs_reg[31][18] | D v          | DFF_X1    | 0.000 |   0.405 |    0.493 | 
     +-----------------------------------------------------------------------------+ 
Path 848: MET Setup Check with Pin cpuregs_reg[19][30]/CK 
Endpoint:   cpuregs_reg[19][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.498
- Arrival Time                  0.410
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.074 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.194 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.251 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.290 | 
     | add_1312_30_g214152 | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.244 |    0.332 | 
     | g210315             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.261 |    0.348 | 
     | FE_OCPC225_n_15988  | A v -> ZN ^  | INV_X2    | 0.015 |   0.275 |    0.363 | 
     | FE_RC_638_0         | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.290 |    0.378 | 
     | FE_RC_637_0         | A v -> ZN ^  | OAI21_X2  | 0.019 |   0.310 |    0.397 | 
     | g217929             | A1 ^ -> ZN v | OAI222_X4 | 0.074 |   0.384 |    0.472 | 
     | g215820             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.399 |    0.487 | 
     | FE_RC_768_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.410 |    0.498 | 
     | cpuregs_reg[19][30] | D v          | DFF_X1    | 0.000 |   0.410 |    0.498 | 
     +-----------------------------------------------------------------------------+ 
Path 849: MET Setup Check with Pin cpuregs_reg[1][30]/CK 
Endpoint:   cpuregs_reg[1][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.498
- Arrival Time                  0.410
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.074 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.194 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.251 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.290 | 
     | add_1312_30_g214152 | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.244 |    0.332 | 
     | g210315             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.261 |    0.348 | 
     | FE_OCPC225_n_15988  | A v -> ZN ^  | INV_X2    | 0.015 |   0.275 |    0.363 | 
     | FE_RC_638_0         | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.290 |    0.378 | 
     | FE_RC_637_0         | A v -> ZN ^  | OAI21_X2  | 0.019 |   0.310 |    0.397 | 
     | g217929             | A1 ^ -> ZN v | OAI222_X4 | 0.074 |   0.384 |    0.472 | 
     | g207932             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.399 |    0.487 | 
     | FE_RC_545_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.410 |    0.498 | 
     | cpuregs_reg[1][30]  | D v          | DFF_X1    | 0.000 |   0.410 |    0.498 | 
     +-----------------------------------------------------------------------------+ 
Path 850: MET Setup Check with Pin cpuregs_reg[12][15]/CK 
Endpoint:   cpuregs_reg[12][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.471
- Arrival Time                  0.383
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.049 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.181 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.218 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.278 | 
     | FE_RC_504_0         | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.216 |    0.303 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.254 |    0.342 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.269 |    0.357 | 
     | FE_RC_765_0         | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.310 |    0.397 | 
     | FE_RC_766_0         | A ^ -> ZN v  | INV_X8   | 0.013 |   0.323 |    0.410 | 
     | FE_OCPC419_n_13090  | A v -> Z v   | BUF_X4   | 0.028 |   0.350 |    0.438 | 
     | g198720             | A2 v -> ZN ^ | NAND2_X1 | 0.016 |   0.366 |    0.454 | 
     | g197610             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.383 |    0.471 | 
     | cpuregs_reg[12][15] | D v          | DFF_X1   | 0.000 |   0.383 |    0.471 | 
     +----------------------------------------------------------------------------+ 
Path 851: MET Setup Check with Pin cpuregs_reg[5][15]/CK 
Endpoint:   cpuregs_reg[5][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.471
- Arrival Time                  0.383
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.049 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.181 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.218 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.278 | 
     | FE_RC_504_0         | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.216 |    0.303 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.254 |    0.342 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.269 |    0.357 | 
     | FE_RC_765_0         | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.310 |    0.397 | 
     | FE_RC_766_0         | A ^ -> ZN v  | INV_X8   | 0.013 |   0.323 |    0.410 | 
     | FE_OCPC419_n_13090  | A v -> Z v   | BUF_X4   | 0.028 |   0.350 |    0.438 | 
     | g198534             | A2 v -> ZN ^ | NAND2_X1 | 0.016 |   0.366 |    0.454 | 
     | g197153             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.383 |    0.471 | 
     | cpuregs_reg[5][15]  | D v          | DFF_X1   | 0.000 |   0.383 |    0.471 | 
     +----------------------------------------------------------------------------+ 
Path 852: MET Setup Check with Pin cpuregs_reg[30][18]/CK 
Endpoint:   cpuregs_reg[30][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.405
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.053 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.160 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.186 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.221 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.258 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.295 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.317 | 
     | FE_RC_2292_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.356 | 
     | g223639             | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.433 | 
     | FE_OCPC372_n_29872  | A v -> Z v   | BUF_X2    | 0.030 |   0.375 |    0.463 | 
     | g223647             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.389 |    0.476 | 
     | g197436             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.405 |    0.493 | 
     | cpuregs_reg[30][18] | D v          | DFF_X1    | 0.000 |   0.405 |    0.493 | 
     +-----------------------------------------------------------------------------+ 
Path 853: MET Setup Check with Pin cpuregs_reg[5][6]/CK 
Endpoint:   cpuregs_reg[5][6]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.354
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3] | CK ^         |          |       |  -0.032 |    0.056 | 
     | latched_rd_reg[3] | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.158 | 
     | g201052           | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.193 | 
     | g227638           | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.214 | 
     | g226407           | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.272 | 
     | g226181           | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.306 | 
     | g226184           | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.257 |    0.345 | 
     | g198854           | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.317 |    0.405 | 
     | g226042           | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.334 |    0.422 | 
     | g210573           | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.354 |    0.442 | 
     | cpuregs_reg[5][6] | D ^          | DFF_X1   | 0.000 |   0.354 |    0.442 | 
     +--------------------------------------------------------------------------+ 
Path 854: MET Setup Check with Pin cpuregs_reg[18][30]/CK 
Endpoint:   cpuregs_reg[18][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.498
- Arrival Time                  0.410
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.075 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.194 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.251 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.290 | 
     | add_1312_30_g214152 | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.244 |    0.332 | 
     | g210315             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.261 |    0.348 | 
     | FE_OCPC225_n_15988  | A v -> ZN ^  | INV_X2    | 0.015 |   0.275 |    0.363 | 
     | FE_RC_638_0         | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.290 |    0.378 | 
     | FE_RC_637_0         | A v -> ZN ^  | OAI21_X2  | 0.019 |   0.310 |    0.398 | 
     | g217929             | A1 ^ -> ZN v | OAI222_X4 | 0.074 |   0.384 |    0.472 | 
     | g218354             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.399 |    0.487 | 
     | FE_RC_793_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.410 |    0.498 | 
     | cpuregs_reg[18][30] | D v          | DFF_X1    | 0.000 |   0.410 |    0.498 | 
     +-----------------------------------------------------------------------------+ 
Path 855: MET Setup Check with Pin cpuregs_reg[3][0]/CK 
Endpoint:   cpuregs_reg[3][0]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.351
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3] | CK ^         |          |       |  -0.032 |    0.056 | 
     | latched_rd_reg[3] | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.158 | 
     | g201052           | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.193 | 
     | g227638           | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.214 | 
     | g226407           | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.272 | 
     | g226138           | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.307 | 
     | g227646           | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.350 | 
     | FE_RC_2284_0      | A1 ^ -> ZN v | NAND2_X2 | 0.025 |   0.286 |    0.374 | 
     | FE_RC_2285_0      | A v -> ZN ^  | INV_X8   | 0.031 |   0.317 |    0.405 | 
     | g198437           | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.332 |    0.420 | 
     | g196899           | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.351 |    0.438 | 
     | cpuregs_reg[3][0] | D ^          | DFF_X1   | 0.000 |   0.351 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 856: MET Setup Check with Pin cpuregs_reg[4][15]/CK 
Endpoint:   cpuregs_reg[4][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.471
- Arrival Time                  0.383
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.049 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.181 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.218 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.278 | 
     | FE_RC_504_0         | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.216 |    0.303 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.254 |    0.342 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.269 |    0.357 | 
     | FE_RC_765_0         | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.310 |    0.397 | 
     | FE_RC_766_0         | A ^ -> ZN v  | INV_X8   | 0.013 |   0.323 |    0.410 | 
     | FE_OCPC419_n_13090  | A v -> Z v   | BUF_X4   | 0.028 |   0.350 |    0.438 | 
     | g198502             | A2 v -> ZN ^ | NAND2_X1 | 0.016 |   0.366 |    0.454 | 
     | g196620             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.383 |    0.471 | 
     | cpuregs_reg[4][15]  | D v          | DFF_X1   | 0.000 |   0.383 |    0.471 | 
     +----------------------------------------------------------------------------+ 
Path 857: MET Setup Check with Pin count_cycle_reg[19]/CK 
Endpoint:   count_cycle_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[13]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.353
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[13]     | CK ^         |          |       |  -0.034 |    0.053 | 
     | count_cycle_reg[13]     | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.163 | 
     | inc_add_1428_40_g1257   | A4 ^ -> ZN v | NAND4_X1 | 0.032 |   0.107 |    0.195 | 
     | inc_add_1428_40_g224274 | A2 v -> ZN ^ | NOR2_X1  | 0.044 |   0.151 |    0.238 | 
     | inc_add_1428_40_g210388 | A2 ^ -> ZN ^ | AND3_X1  | 0.104 |   0.254 |    0.342 | 
     | inc_add_1428_40_g1192   | A1 ^ -> ZN v | NAND3_X1 | 0.030 |   0.284 |    0.372 | 
     | inc_add_1428_40_g1130   | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.326 |    0.413 | 
     | g200977                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.353 |    0.440 | 
     | count_cycle_reg[19]     | D v          | DFF_X1   | 0.000 |   0.353 |    0.440 | 
     +--------------------------------------------------------------------------------+ 
Path 858: MET Setup Check with Pin cpuregs_reg[29][17]/CK 
Endpoint:   cpuregs_reg[29][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.447
- Arrival Time                  0.359
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.053 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.186 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.210 | 
     | FE_OCPC529_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.147 |    0.235 | 
     | FE_RC_853_0         | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.162 |    0.250 | 
     | FE_RC_852_0         | A1 v -> ZN ^ | NOR2_X2  | 0.026 |   0.188 |    0.276 | 
     | g99                 | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.203 |    0.291 | 
     | g210527             | A v -> ZN ^  | INV_X1   | 0.012 |   0.215 |    0.303 | 
     | g225008             | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.233 |    0.321 | 
     | g225007             | A v -> ZN v  | XNOR2_X2 | 0.039 |   0.272 |    0.360 | 
     | g207431             | B1 v -> ZN ^ | AOI21_X4 | 0.035 |   0.307 |    0.395 | 
     | g221690             | A ^ -> ZN v  | INV_X8   | 0.022 |   0.329 |    0.417 | 
     | g221471             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.348 |    0.435 | 
     | FE_RC_2239_0        | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.359 |    0.447 | 
     | cpuregs_reg[29][17] | D v          | DFF_X1   | 0.000 |   0.359 |    0.447 | 
     +----------------------------------------------------------------------------+ 
Path 859: MET Setup Check with Pin cpuregs_reg[27][17]/CK 
Endpoint:   cpuregs_reg[27][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.447
- Arrival Time                  0.359
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.053 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.186 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.210 | 
     | FE_OCPC529_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.147 |    0.235 | 
     | FE_RC_853_0         | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.162 |    0.250 | 
     | FE_RC_852_0         | A1 v -> ZN ^ | NOR2_X2  | 0.026 |   0.188 |    0.276 | 
     | g99                 | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.203 |    0.291 | 
     | g210527             | A v -> ZN ^  | INV_X1   | 0.012 |   0.215 |    0.303 | 
     | g225008             | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.233 |    0.321 | 
     | g225007             | A v -> ZN v  | XNOR2_X2 | 0.039 |   0.272 |    0.360 | 
     | g207431             | B1 v -> ZN ^ | AOI21_X4 | 0.035 |   0.307 |    0.395 | 
     | g221690             | A ^ -> ZN v  | INV_X8   | 0.022 |   0.329 |    0.417 | 
     | g221697             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.348 |    0.435 | 
     | FE_RC_2269_0        | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.359 |    0.447 | 
     | cpuregs_reg[27][17] | D v          | DFF_X1   | 0.000 |   0.359 |    0.447 | 
     +----------------------------------------------------------------------------+ 
Path 860: MET Setup Check with Pin cpuregs_reg[18][17]/CK 
Endpoint:   cpuregs_reg[18][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.447
- Arrival Time                  0.359
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.053 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.186 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.210 | 
     | FE_OCPC529_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.147 |    0.235 | 
     | FE_RC_853_0         | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.162 |    0.250 | 
     | FE_RC_852_0         | A1 v -> ZN ^ | NOR2_X2  | 0.026 |   0.188 |    0.276 | 
     | g99                 | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.203 |    0.291 | 
     | g210527             | A v -> ZN ^  | INV_X1   | 0.012 |   0.215 |    0.303 | 
     | g225008             | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.233 |    0.321 | 
     | g225007             | A v -> ZN v  | XNOR2_X2 | 0.039 |   0.272 |    0.360 | 
     | g207431             | B1 v -> ZN ^ | AOI21_X4 | 0.035 |   0.307 |    0.395 | 
     | g221690             | A ^ -> ZN v  | INV_X8   | 0.022 |   0.329 |    0.417 | 
     | g218920             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.348 |    0.435 | 
     | FE_RC_2241_0        | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.359 |    0.447 | 
     | cpuregs_reg[18][17] | D v          | DFF_X1   | 0.000 |   0.359 |    0.447 | 
     +----------------------------------------------------------------------------+ 
Path 861: MET Setup Check with Pin cpuregs_reg[16][17]/CK 
Endpoint:   cpuregs_reg[16][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.447
- Arrival Time                  0.359
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.053 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.186 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.210 | 
     | FE_OCPC529_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.147 |    0.235 | 
     | FE_RC_853_0         | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.162 |    0.250 | 
     | FE_RC_852_0         | A1 v -> ZN ^ | NOR2_X2  | 0.026 |   0.188 |    0.276 | 
     | g99                 | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.203 |    0.291 | 
     | g210527             | A v -> ZN ^  | INV_X1   | 0.012 |   0.215 |    0.303 | 
     | g225008             | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.233 |    0.321 | 
     | g225007             | A v -> ZN v  | XNOR2_X2 | 0.039 |   0.272 |    0.360 | 
     | g207431             | B1 v -> ZN ^ | AOI21_X4 | 0.035 |   0.307 |    0.395 | 
     | g221690             | A ^ -> ZN v  | INV_X8   | 0.022 |   0.329 |    0.417 | 
     | g221705             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.348 |    0.435 | 
     | FE_RC_2267_0        | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.359 |    0.447 | 
     | cpuregs_reg[16][17] | D v          | DFF_X1   | 0.000 |   0.359 |    0.447 | 
     +----------------------------------------------------------------------------+ 
Path 862: MET Setup Check with Pin count_instr_reg[62]/CK 
Endpoint:   count_instr_reg[62]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[24]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.354
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[24]     | CK ^         |          |       |  -0.034 |    0.053 | 
     | count_instr_reg[24]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.167 | 
     | inc_add_1559_34_g1279   | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.122 |    0.210 | 
     | inc_add_1559_34_g218864 | A4 ^ -> ZN ^ | AND4_X1  | 0.074 |   0.196 |    0.284 | 
     | inc_add_1559_34_g225013 | A2 ^ -> ZN ^ | AND4_X4  | 0.063 |   0.259 |    0.347 | 
     | inc_add_1559_34_g218879 | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.281 |    0.369 | 
     | g210102                 | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.320 |    0.407 | 
     | g210099                 | B1 v -> ZN ^ | AOI21_X1 | 0.026 |   0.346 |    0.434 | 
     | g200172                 | A ^ -> ZN v  | INV_X1   | 0.008 |   0.354 |    0.441 | 
     | count_instr_reg[62]     | D v          | DFF_X1   | 0.000 |   0.354 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 863: MET Setup Check with Pin count_cycle_reg[21]/CK 
Endpoint:   count_cycle_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[13]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.352
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[13]     | CK ^         |          |       |  -0.034 |    0.053 | 
     | count_cycle_reg[13]     | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.163 | 
     | inc_add_1428_40_g1257   | A4 ^ -> ZN v | NAND4_X1 | 0.032 |   0.107 |    0.195 | 
     | inc_add_1428_40_g224274 | A2 v -> ZN ^ | NOR2_X1  | 0.044 |   0.151 |    0.238 | 
     | inc_add_1428_40_g210388 | A2 ^ -> ZN ^ | AND3_X1  | 0.104 |   0.254 |    0.342 | 
     | inc_add_1428_40_g1191   | A1 ^ -> ZN v | NAND3_X1 | 0.030 |   0.284 |    0.372 | 
     | inc_add_1428_40_g1132   | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.326 |    0.413 | 
     | g201164                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.352 |    0.440 | 
     | count_cycle_reg[21]     | D v          | DFF_X1   | 0.000 |   0.352 |    0.440 | 
     +--------------------------------------------------------------------------------+ 
Path 864: MET Setup Check with Pin cpuregs_reg[14][29]/CK 
Endpoint:   cpuregs_reg[14][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.495
- Arrival Time                  0.407
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[25]      | CK ^         |          |       |  -0.013 |    0.075 | 
     | reg_pc_reg[25]      | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.120 |    0.208 | 
     | add_1312_30_g7598   | A1 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.193 |    0.281 | 
     | FE_RC_393_0         | A ^ -> ZN v  | INV_X2   | 0.009 |   0.202 |    0.290 | 
     | FE_RC_392_0         | A1 v -> ZN ^ | NOR2_X2  | 0.018 |   0.220 |    0.308 | 
     | FE_RC_391_0         | A3 ^ -> ZN v | NAND3_X1 | 0.023 |   0.243 |    0.331 | 
     | g17                 | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.284 |    0.372 | 
     | FE_RC_2078_0        | A v -> ZN ^  | INV_X1   | 0.018 |   0.302 |    0.390 | 
     | FE_RC_2077_0        | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.318 |    0.406 | 
     | FE_RC_2076_0        | A1 v -> ZN ^ | NAND3_X4 | 0.017 |   0.335 |    0.423 | 
     | FE_OCPC390_n_27473  | A ^ -> Z ^   | BUF_X2   | 0.041 |   0.376 |    0.464 | 
     | g221367             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.392 |    0.479 | 
     | FE_RC_629_0         | A2 v -> ZN ^ | NAND2_X1 | 0.016 |   0.407 |    0.495 | 
     | cpuregs_reg[14][29] | D ^          | DFF_X1   | 0.000 |   0.407 |    0.495 | 
     +----------------------------------------------------------------------------+ 
Path 865: MET Setup Check with Pin cpuregs_reg[31][30]/CK 
Endpoint:   cpuregs_reg[31][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.498
- Arrival Time                  0.410
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.075 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.194 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.251 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.290 | 
     | add_1312_30_g214152 | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.244 |    0.332 | 
     | g210315             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.261 |    0.349 | 
     | FE_OCPC225_n_15988  | A v -> ZN ^  | INV_X2    | 0.015 |   0.275 |    0.363 | 
     | FE_RC_638_0         | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.290 |    0.378 | 
     | FE_RC_637_0         | A v -> ZN ^  | OAI21_X2  | 0.019 |   0.310 |    0.398 | 
     | g217929             | A1 ^ -> ZN v | OAI222_X4 | 0.074 |   0.384 |    0.472 | 
     | g213207             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.399 |    0.487 | 
     | FE_RC_811_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.410 |    0.498 | 
     | cpuregs_reg[31][30] | D v          | DFF_X1    | 0.000 |   0.410 |    0.498 | 
     +-----------------------------------------------------------------------------+ 
Path 866: MET Setup Check with Pin cpuregs_reg[30][30]/CK 
Endpoint:   cpuregs_reg[30][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.498
- Arrival Time                  0.410
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.075 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.194 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.251 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.290 | 
     | add_1312_30_g214152 | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.244 |    0.332 | 
     | g210315             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.261 |    0.349 | 
     | FE_OCPC225_n_15988  | A v -> ZN ^  | INV_X2    | 0.015 |   0.275 |    0.363 | 
     | FE_RC_638_0         | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.290 |    0.378 | 
     | FE_RC_637_0         | A v -> ZN ^  | OAI21_X2  | 0.019 |   0.310 |    0.398 | 
     | g217929             | A1 ^ -> ZN v | OAI222_X4 | 0.074 |   0.384 |    0.472 | 
     | g224457             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.399 |    0.487 | 
     | FE_RC_807_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.410 |    0.498 | 
     | cpuregs_reg[30][30] | D v          | DFF_X1    | 0.000 |   0.410 |    0.498 | 
     +-----------------------------------------------------------------------------+ 
Path 867: MET Setup Check with Pin cpuregs_reg[23][30]/CK 
Endpoint:   cpuregs_reg[23][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.498
- Arrival Time                  0.410
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.075 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.194 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.251 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.290 | 
     | add_1312_30_g214152 | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.244 |    0.332 | 
     | g210315             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.261 |    0.349 | 
     | FE_OCPC225_n_15988  | A v -> ZN ^  | INV_X2    | 0.015 |   0.275 |    0.363 | 
     | FE_RC_638_0         | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.290 |    0.378 | 
     | FE_RC_637_0         | A v -> ZN ^  | OAI21_X2  | 0.019 |   0.310 |    0.398 | 
     | g217929             | A1 ^ -> ZN v | OAI222_X4 | 0.074 |   0.384 |    0.472 | 
     | g207931             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.399 |    0.487 | 
     | FE_RC_799_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.410 |    0.498 | 
     | cpuregs_reg[23][30] | D v          | DFF_X1    | 0.000 |   0.410 |    0.498 | 
     +-----------------------------------------------------------------------------+ 
Path 868: MET Setup Check with Pin cpuregs_reg[17][30]/CK 
Endpoint:   cpuregs_reg[17][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.498
- Arrival Time                  0.410
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.075 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.194 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.251 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.290 | 
     | add_1312_30_g214152 | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.244 |    0.332 | 
     | g210315             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.261 |    0.349 | 
     | FE_OCPC225_n_15988  | A v -> ZN ^  | INV_X2    | 0.015 |   0.275 |    0.363 | 
     | FE_RC_638_0         | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.290 |    0.378 | 
     | FE_RC_637_0         | A v -> ZN ^  | OAI21_X2  | 0.019 |   0.310 |    0.398 | 
     | g217929             | A1 ^ -> ZN v | OAI222_X4 | 0.074 |   0.384 |    0.472 | 
     | g213025             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.399 |    0.487 | 
     | FE_RC_686_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.410 |    0.498 | 
     | cpuregs_reg[17][30] | D v          | DFF_X1    | 0.000 |   0.410 |    0.498 | 
     +-----------------------------------------------------------------------------+ 
Path 869: MET Setup Check with Pin cpuregs_reg[14][30]/CK 
Endpoint:   cpuregs_reg[14][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.498
- Arrival Time                  0.410
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.075 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.194 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.251 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.290 | 
     | add_1312_30_g214152 | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.244 |    0.332 | 
     | g210315             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.261 |    0.349 | 
     | FE_OCPC225_n_15988  | A v -> ZN ^  | INV_X2    | 0.015 |   0.275 |    0.363 | 
     | FE_RC_638_0         | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.290 |    0.378 | 
     | FE_RC_637_0         | A v -> ZN ^  | OAI21_X2  | 0.019 |   0.310 |    0.398 | 
     | g217929             | A1 ^ -> ZN v | OAI222_X4 | 0.074 |   0.384 |    0.472 | 
     | g226247             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.399 |    0.487 | 
     | FE_RC_511_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.410 |    0.498 | 
     | cpuregs_reg[14][30] | D v          | DFF_X1    | 0.000 |   0.410 |    0.498 | 
     +-----------------------------------------------------------------------------+ 
Path 870: MET Setup Check with Pin cpuregs_reg[7][30]/CK 
Endpoint:   cpuregs_reg[7][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.498
- Arrival Time                  0.410
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.075 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.194 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.251 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.290 | 
     | add_1312_30_g214152 | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.244 |    0.332 | 
     | g210315             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.261 |    0.349 | 
     | FE_OCPC225_n_15988  | A v -> ZN ^  | INV_X2    | 0.015 |   0.275 |    0.363 | 
     | FE_RC_638_0         | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.290 |    0.378 | 
     | FE_RC_637_0         | A v -> ZN ^  | OAI21_X2  | 0.019 |   0.310 |    0.398 | 
     | g217929             | A1 ^ -> ZN v | OAI222_X4 | 0.074 |   0.384 |    0.472 | 
     | g223928             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.399 |    0.487 | 
     | FE_RC_815_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.410 |    0.498 | 
     | cpuregs_reg[7][30]  | D v          | DFF_X1    | 0.000 |   0.410 |    0.498 | 
     +-----------------------------------------------------------------------------+ 
Path 871: MET Setup Check with Pin cpuregs_reg[6][30]/CK 
Endpoint:   cpuregs_reg[6][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.498
- Arrival Time                  0.410
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.075 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.194 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.251 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.290 | 
     | add_1312_30_g214152 | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.244 |    0.332 | 
     | g210315             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.261 |    0.349 | 
     | FE_OCPC225_n_15988  | A v -> ZN ^  | INV_X2    | 0.015 |   0.275 |    0.363 | 
     | FE_RC_638_0         | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.290 |    0.378 | 
     | FE_RC_637_0         | A v -> ZN ^  | OAI21_X2  | 0.019 |   0.310 |    0.398 | 
     | g217929             | A1 ^ -> ZN v | OAI222_X4 | 0.074 |   0.384 |    0.472 | 
     | g207930             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.399 |    0.487 | 
     | FE_RC_783_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.410 |    0.498 | 
     | cpuregs_reg[6][30]  | D v          | DFF_X1    | 0.000 |   0.410 |    0.498 | 
     +-----------------------------------------------------------------------------+ 
Path 872: MET Setup Check with Pin decoded_imm_j_reg[18]/CK 
Endpoint:   decoded_imm_j_reg[18]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.351
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]      | CK ^         |          |       |  -0.034 |    0.054 | 
     | mem_state_reg[0]      | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.168 | 
     | g197                  | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.196 | 
     | FE_RC_1025_0          | A1 ^ -> ZN v | AOI22_X2 | 0.013 |   0.120 |    0.208 | 
     | g209212               | A1 v -> ZN ^ | NOR2_X2  | 0.051 |   0.171 |    0.259 | 
     | g226230               | A2 ^ -> ZN ^ | AND2_X2  | 0.059 |   0.230 |    0.318 | 
     | g212690               | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.308 |    0.396 | 
     | g226036               | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.328 |    0.416 | 
     | g222083               | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.351 |    0.439 | 
     | decoded_imm_j_reg[18] | D ^          | DFF_X2   | 0.000 |   0.351 |    0.439 | 
     +------------------------------------------------------------------------------+ 
Path 873: MET Setup Check with Pin decoded_imm_j_reg[16]/CK 
Endpoint:   decoded_imm_j_reg[16]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.351
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]      | CK ^         |          |       |  -0.034 |    0.054 | 
     | mem_state_reg[0]      | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.168 | 
     | g197                  | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.196 | 
     | FE_RC_1025_0          | A1 ^ -> ZN v | AOI22_X2 | 0.013 |   0.120 |    0.208 | 
     | g209212               | A1 v -> ZN ^ | NOR2_X2  | 0.051 |   0.171 |    0.259 | 
     | g226230               | A2 ^ -> ZN ^ | AND2_X2  | 0.059 |   0.230 |    0.318 | 
     | g212690               | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.308 |    0.396 | 
     | g226033               | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.328 |    0.416 | 
     | g222084               | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.351 |    0.439 | 
     | decoded_imm_j_reg[16] | D ^          | DFF_X2   | 0.000 |   0.351 |    0.439 | 
     +------------------------------------------------------------------------------+ 
Path 874: MET Setup Check with Pin count_instr_reg[60]/CK 
Endpoint:   count_instr_reg[60]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[24]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.354
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[24]     | CK ^         |          |       |  -0.034 |    0.053 | 
     | count_instr_reg[24]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.167 | 
     | inc_add_1559_34_g1279   | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.122 |    0.210 | 
     | inc_add_1559_34_g218864 | A4 ^ -> ZN ^ | AND4_X1  | 0.074 |   0.196 |    0.284 | 
     | inc_add_1559_34_g225013 | A2 ^ -> ZN ^ | AND4_X4  | 0.063 |   0.259 |    0.347 | 
     | inc_add_1559_34_g218878 | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.281 |    0.369 | 
     | g210097                 | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.319 |    0.407 | 
     | g210094                 | B1 v -> ZN ^ | AOI21_X1 | 0.026 |   0.346 |    0.434 | 
     | g200170                 | A ^ -> ZN v  | INV_X1   | 0.008 |   0.354 |    0.441 | 
     | count_instr_reg[60]     | D v          | DFF_X1   | 0.000 |   0.354 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 875: MET Setup Check with Pin cpuregs_reg[24][19]/CK 
Endpoint:   cpuregs_reg[24][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.352
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.049 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.181 | 
     | FE_OCPC484_reg_pc_9 | A ^ -> Z ^   | CLKBUF_X1 | 0.041 |   0.134 |    0.222 | 
     | g98                 | A2 ^ -> ZN v | NAND4_X1  | 0.035 |   0.169 |    0.257 | 
     | FE_RC_2365_0        | A v -> Z v   | BUF_X2    | 0.034 |   0.203 |    0.291 | 
     | FE_RC_2253_0        | A v -> ZN ^  | INV_X2    | 0.012 |   0.215 |    0.303 | 
     | FE_RC_2251_0        | A2 ^ -> ZN v | NAND4_X2  | 0.024 |   0.239 |    0.327 | 
     | FE_RC_2104_0        | A v -> ZN ^  | OAI21_X1  | 0.022 |   0.261 |    0.349 | 
     | g207444             | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.283 |    0.371 | 
     | FE_RC_2360_0        | A1 v -> ZN ^ | NAND2_X2  | 0.034 |   0.317 |    0.405 | 
     | g228054             | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.333 |    0.421 | 
     | g228053             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.352 |    0.440 | 
     | cpuregs_reg[24][19] | D ^          | DFF_X1    | 0.000 |   0.352 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 876: MET Setup Check with Pin cpuregs_reg[28][30]/CK 
Endpoint:   cpuregs_reg[28][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.498
- Arrival Time                  0.410
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.075 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.194 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.252 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.290 | 
     | add_1312_30_g214152 | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.244 |    0.332 | 
     | g210315             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.261 |    0.349 | 
     | FE_OCPC225_n_15988  | A v -> ZN ^  | INV_X2    | 0.015 |   0.275 |    0.363 | 
     | FE_RC_638_0         | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.290 |    0.378 | 
     | FE_RC_637_0         | A v -> ZN ^  | OAI21_X2  | 0.019 |   0.310 |    0.398 | 
     | g217929             | A1 ^ -> ZN v | OAI222_X4 | 0.074 |   0.384 |    0.472 | 
     | g214684             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.399 |    0.487 | 
     | FE_RC_789_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.410 |    0.498 | 
     | cpuregs_reg[28][30] | D v          | DFF_X1    | 0.000 |   0.410 |    0.498 | 
     +-----------------------------------------------------------------------------+ 
Path 877: MET Setup Check with Pin cpuregs_reg[27][30]/CK 
Endpoint:   cpuregs_reg[27][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.498
- Arrival Time                  0.410
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.075 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.194 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.252 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.290 | 
     | add_1312_30_g214152 | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.244 |    0.332 | 
     | g210315             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.261 |    0.349 | 
     | FE_OCPC225_n_15988  | A v -> ZN ^  | INV_X2    | 0.015 |   0.275 |    0.363 | 
     | FE_RC_638_0         | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.290 |    0.378 | 
     | FE_RC_637_0         | A v -> ZN ^  | OAI21_X2  | 0.019 |   0.310 |    0.398 | 
     | g217929             | A1 ^ -> ZN v | OAI222_X4 | 0.074 |   0.384 |    0.472 | 
     | g207941             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.399 |    0.487 | 
     | FE_RC_791_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.410 |    0.498 | 
     | cpuregs_reg[27][30] | D v          | DFF_X1    | 0.000 |   0.410 |    0.498 | 
     +-----------------------------------------------------------------------------+ 
Path 878: MET Setup Check with Pin cpuregs_reg[22][30]/CK 
Endpoint:   cpuregs_reg[22][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.498
- Arrival Time                  0.410
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.075 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.194 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.252 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.290 | 
     | add_1312_30_g214152 | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.244 |    0.332 | 
     | g210315             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.261 |    0.349 | 
     | FE_OCPC225_n_15988  | A v -> ZN ^  | INV_X2    | 0.015 |   0.275 |    0.363 | 
     | FE_RC_638_0         | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.290 |    0.378 | 
     | FE_RC_637_0         | A v -> ZN ^  | OAI21_X2  | 0.019 |   0.310 |    0.398 | 
     | g217929             | A1 ^ -> ZN v | OAI222_X4 | 0.074 |   0.384 |    0.472 | 
     | g213175             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.399 |    0.487 | 
     | FE_RC_515_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.410 |    0.498 | 
     | cpuregs_reg[22][30] | D v          | DFF_X1    | 0.000 |   0.410 |    0.498 | 
     +-----------------------------------------------------------------------------+ 
Path 879: MET Setup Check with Pin cpuregs_reg[19][15]/CK 
Endpoint:   cpuregs_reg[19][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.353
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.049 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.181 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.218 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.278 | 
     | FE_RC_504_0         | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.216 |    0.304 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.254 |    0.342 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.269 |    0.357 | 
     | FE_RC_765_0         | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.310 |    0.398 | 
     | FE_RC_766_0         | A ^ -> ZN v  | INV_X8   | 0.013 |   0.323 |    0.411 | 
     | g221925             | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.336 |    0.424 | 
     | g218086             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.353 |    0.441 | 
     | cpuregs_reg[19][15] | D v          | DFF_X1   | 0.000 |   0.353 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 880: MET Setup Check with Pin cpuregs_reg[29][6]/CK 
Endpoint:   cpuregs_reg[29][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.446
- Arrival Time                  0.357
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.034 |    0.054 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.187 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.126 |    0.214 | 
     | add_1312_30_g219384 | A1 ^ -> ZN ^ | AND2_X4   | 0.033 |   0.159 |    0.247 | 
     | add_1312_30_g217207 | A ^ -> ZN v  | INV_X1    | 0.011 |   0.170 |    0.258 | 
     | add_1312_30_g7573   | A2 v -> ZN ^ | NOR2_X2   | 0.026 |   0.196 |    0.284 | 
     | FE_RC_2421_0        | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.211 |    0.299 | 
     | FE_RC_2420_0        | A v -> ZN ^  | OAI211_X1 | 0.021 |   0.231 |    0.319 | 
     | FE_RC_2419_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.033 |   0.265 |    0.353 | 
     | g226037             | A ^ -> ZN v  | INV_X2    | 0.011 |   0.276 |    0.364 | 
     | g199891_0           | A1 v -> ZN v | OR2_X4    | 0.048 |   0.324 |    0.412 | 
     | g221486             | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.340 |    0.429 | 
     | g196866             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.357 |    0.446 | 
     | cpuregs_reg[29][6]  | D v          | DFF_X1    | 0.000 |   0.357 |    0.446 | 
     +-----------------------------------------------------------------------------+ 
Path 881: MET Setup Check with Pin decoded_rd_reg[4]/CK 
Endpoint:   decoded_rd_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.351
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.034 |    0.054 | 
     | mem_state_reg[0]  | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.168 | 
     | g197              | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.196 | 
     | FE_RC_1025_0      | A1 ^ -> ZN v | AOI22_X2 | 0.013 |   0.120 |    0.209 | 
     | g209212           | A1 v -> ZN ^ | NOR2_X2  | 0.051 |   0.171 |    0.259 | 
     | g226230           | A2 ^ -> ZN ^ | AND2_X2  | 0.059 |   0.230 |    0.319 | 
     | g212690           | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.308 |    0.397 | 
     | g226021           | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.328 |    0.417 | 
     | g222077           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.351 |    0.440 | 
     | decoded_rd_reg[4] | D ^          | DFF_X1   | 0.000 |   0.351 |    0.440 | 
     +--------------------------------------------------------------------------+ 
Path 882: MET Setup Check with Pin decoded_rd_reg[3]/CK 
Endpoint:   decoded_rd_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.351
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.034 |    0.054 | 
     | mem_state_reg[0]  | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.168 | 
     | g197              | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.196 | 
     | FE_RC_1025_0      | A1 ^ -> ZN v | AOI22_X2 | 0.013 |   0.120 |    0.209 | 
     | g209212           | A1 v -> ZN ^ | NOR2_X2  | 0.051 |   0.171 |    0.259 | 
     | g226230           | A2 ^ -> ZN ^ | AND2_X2  | 0.059 |   0.230 |    0.319 | 
     | g212690           | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.308 |    0.397 | 
     | g226019           | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.328 |    0.417 | 
     | g222070           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.351 |    0.440 | 
     | decoded_rd_reg[3] | D ^          | DFF_X1   | 0.000 |   0.351 |    0.440 | 
     +--------------------------------------------------------------------------+ 
Path 883: MET Setup Check with Pin decoded_rd_reg[2]/CK 
Endpoint:   decoded_rd_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.351
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.034 |    0.054 | 
     | mem_state_reg[0]  | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.168 | 
     | g197              | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.196 | 
     | FE_RC_1025_0      | A1 ^ -> ZN v | AOI22_X2 | 0.013 |   0.120 |    0.209 | 
     | g209212           | A1 v -> ZN ^ | NOR2_X2  | 0.051 |   0.171 |    0.259 | 
     | g226230           | A2 ^ -> ZN ^ | AND2_X2  | 0.059 |   0.230 |    0.319 | 
     | g212690           | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.308 |    0.397 | 
     | g226020           | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.328 |    0.417 | 
     | g222071           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.351 |    0.440 | 
     | decoded_rd_reg[2] | D ^          | DFF_X1   | 0.000 |   0.351 |    0.440 | 
     +--------------------------------------------------------------------------+ 
Path 884: MET Setup Check with Pin decoded_rd_reg[1]/CK 
Endpoint:   decoded_rd_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.351
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.034 |    0.054 | 
     | mem_state_reg[0]  | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.168 | 
     | g197              | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.196 | 
     | FE_RC_1025_0      | A1 ^ -> ZN v | AOI22_X2 | 0.013 |   0.120 |    0.209 | 
     | g209212           | A1 v -> ZN ^ | NOR2_X2  | 0.051 |   0.171 |    0.259 | 
     | g226230           | A2 ^ -> ZN ^ | AND2_X2  | 0.059 |   0.230 |    0.319 | 
     | g212690           | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.308 |    0.397 | 
     | g226114           | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.328 |    0.417 | 
     | g222067           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.351 |    0.440 | 
     | decoded_rd_reg[1] | D ^          | DFF_X1   | 0.000 |   0.351 |    0.440 | 
     +--------------------------------------------------------------------------+ 
Path 885: MET Setup Check with Pin decoded_rd_reg[0]/CK 
Endpoint:   decoded_rd_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.351
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.034 |    0.054 | 
     | mem_state_reg[0]  | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.168 | 
     | g197              | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.196 | 
     | FE_RC_1025_0      | A1 ^ -> ZN v | AOI22_X2 | 0.013 |   0.120 |    0.209 | 
     | g209212           | A1 v -> ZN ^ | NOR2_X2  | 0.051 |   0.171 |    0.259 | 
     | g226230           | A2 ^ -> ZN ^ | AND2_X2  | 0.059 |   0.230 |    0.319 | 
     | g212690           | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.308 |    0.397 | 
     | g226110           | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.328 |    0.417 | 
     | g222079           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.351 |    0.440 | 
     | decoded_rd_reg[0] | D ^          | DFF_X1   | 0.000 |   0.351 |    0.440 | 
     +--------------------------------------------------------------------------+ 
Path 886: MET Setup Check with Pin decoded_imm_j_reg[11]/CK 
Endpoint:   decoded_imm_j_reg[11]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.351
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]      | CK ^         |          |       |  -0.034 |    0.054 | 
     | mem_state_reg[0]      | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.168 | 
     | g197                  | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.196 | 
     | FE_RC_1025_0          | A1 ^ -> ZN v | AOI22_X2 | 0.013 |   0.120 |    0.209 | 
     | g209212               | A1 v -> ZN ^ | NOR2_X2  | 0.051 |   0.171 |    0.259 | 
     | g226230               | A2 ^ -> ZN ^ | AND2_X2  | 0.059 |   0.230 |    0.319 | 
     | g212690               | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.308 |    0.397 | 
     | g226025               | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.328 |    0.417 | 
     | g222082               | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.351 |    0.440 | 
     | decoded_imm_j_reg[11] | D ^          | DFF_X1   | 0.000 |   0.351 |    0.440 | 
     +------------------------------------------------------------------------------+ 
Path 887: MET Setup Check with Pin decoded_imm_j_reg[4]/CK 
Endpoint:   decoded_imm_j_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.351
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]     | CK ^         |          |       |  -0.034 |    0.054 | 
     | mem_state_reg[0]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.168 | 
     | g197                 | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.196 | 
     | FE_RC_1025_0         | A1 ^ -> ZN v | AOI22_X2 | 0.013 |   0.120 |    0.209 | 
     | g209212              | A1 v -> ZN ^ | NOR2_X2  | 0.051 |   0.171 |    0.259 | 
     | g226230              | A2 ^ -> ZN ^ | AND2_X2  | 0.059 |   0.230 |    0.319 | 
     | g212690              | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.308 |    0.397 | 
     | g226035              | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.328 |    0.417 | 
     | g222085              | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.351 |    0.440 | 
     | decoded_imm_j_reg[4] | D ^          | DFF_X1   | 0.000 |   0.351 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 888: MET Setup Check with Pin decoded_imm_j_reg[3]/CK 
Endpoint:   decoded_imm_j_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.351
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]     | CK ^         |          |       |  -0.034 |    0.054 | 
     | mem_state_reg[0]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.168 | 
     | g197                 | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.196 | 
     | FE_RC_1025_0         | A1 ^ -> ZN v | AOI22_X2 | 0.013 |   0.120 |    0.209 | 
     | g209212              | A1 v -> ZN ^ | NOR2_X2  | 0.051 |   0.171 |    0.259 | 
     | g226230              | A2 ^ -> ZN ^ | AND2_X2  | 0.059 |   0.230 |    0.319 | 
     | g212690              | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.308 |    0.397 | 
     | g226111              | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.328 |    0.417 | 
     | g222074              | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.351 |    0.440 | 
     | decoded_imm_j_reg[3] | D ^          | DFF_X1   | 0.000 |   0.351 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 889: MET Setup Check with Pin decoded_imm_j_reg[2]/CK 
Endpoint:   decoded_imm_j_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.351
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]     | CK ^         |          |       |  -0.034 |    0.054 | 
     | mem_state_reg[0]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.168 | 
     | g197                 | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.196 | 
     | FE_RC_1025_0         | A1 ^ -> ZN v | AOI22_X2 | 0.013 |   0.120 |    0.209 | 
     | g209212              | A1 v -> ZN ^ | NOR2_X2  | 0.051 |   0.171 |    0.259 | 
     | g226230              | A2 ^ -> ZN ^ | AND2_X2  | 0.059 |   0.230 |    0.319 | 
     | g212690              | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.308 |    0.397 | 
     | g226232              | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.328 |    0.417 | 
     | g222062              | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.351 |    0.440 | 
     | decoded_imm_j_reg[2] | D ^          | DFF_X1   | 0.000 |   0.351 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 890: MET Setup Check with Pin decoded_imm_j_reg[1]/CK 
Endpoint:   decoded_imm_j_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.351
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]     | CK ^         |          |       |  -0.034 |    0.054 | 
     | mem_state_reg[0]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.168 | 
     | g197                 | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.196 | 
     | FE_RC_1025_0         | A1 ^ -> ZN v | AOI22_X2 | 0.013 |   0.120 |    0.209 | 
     | g209212              | A1 v -> ZN ^ | NOR2_X2  | 0.051 |   0.171 |    0.259 | 
     | g226230              | A2 ^ -> ZN ^ | AND2_X2  | 0.059 |   0.230 |    0.319 | 
     | g212690              | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.308 |    0.397 | 
     | g226236              | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.328 |    0.417 | 
     | g222065              | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.351 |    0.440 | 
     | decoded_imm_j_reg[1] | D ^          | DFF_X1   | 0.000 |   0.351 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 891: MET Setup Check with Pin cpuregs_reg[1][16]/CK 
Endpoint:   cpuregs_reg[1][16]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.354
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.054 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.161 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.187 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.221 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.258 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.296 | 
     | FE_OCPC345_n_14702  | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.234 |    0.322 | 
     | FE_RC_2354_0        | A2 ^ -> ZN v | NAND2_X2  | 0.014 |   0.248 |    0.336 | 
     | FE_RC_2353_0        | A v -> ZN ^  | OAI211_X2 | 0.024 |   0.272 |    0.360 | 
     | FE_RC_2379_0        | A1 ^ -> ZN v | NAND2_X2  | 0.041 |   0.313 |    0.401 | 
     | g223336             | A2 v -> ZN ^ | NAND2_X1  | 0.024 |   0.337 |    0.425 | 
     | g196691             | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.354 |    0.443 | 
     | cpuregs_reg[1][16]  | D v          | DFF_X1    | 0.000 |   0.354 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 892: MET Setup Check with Pin cpuregs_reg[8][10]/CK 
Endpoint:   cpuregs_reg[8][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.354
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.054 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.187 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.210 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.160 |    0.249 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1 | 0.032 |   0.193 |    0.281 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.234 |    0.322 | 
     | g207398             | A v -> ZN ^  | INV_X1   | 0.017 |   0.250 |    0.339 | 
     | FE_RC_663_0         | A1 ^ -> ZN v | OAI22_X2 | 0.019 |   0.269 |    0.358 | 
     | FE_RC_661_0         | A1 v -> ZN ^ | NOR2_X4  | 0.032 |   0.301 |    0.389 | 
     | FE_RC_662_0         | A ^ -> ZN v  | INV_X8   | 0.019 |   0.320 |    0.408 | 
     | g213147             | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.337 |    0.425 | 
     | g196879             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.354 |    0.442 | 
     | cpuregs_reg[8][10]  | D v          | DFF_X1   | 0.000 |   0.354 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 893: MET Setup Check with Pin cpuregs_reg[19][6]/CK 
Endpoint:   cpuregs_reg[19][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.446
- Arrival Time                  0.357
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.034 |    0.054 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.187 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.126 |    0.214 | 
     | add_1312_30_g219384 | A1 ^ -> ZN ^ | AND2_X4   | 0.033 |   0.159 |    0.248 | 
     | add_1312_30_g217207 | A ^ -> ZN v  | INV_X1    | 0.011 |   0.170 |    0.258 | 
     | add_1312_30_g7573   | A2 v -> ZN ^ | NOR2_X2   | 0.026 |   0.196 |    0.284 | 
     | FE_RC_2421_0        | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.211 |    0.299 | 
     | FE_RC_2420_0        | A v -> ZN ^  | OAI211_X1 | 0.021 |   0.231 |    0.320 | 
     | FE_RC_2419_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.033 |   0.265 |    0.353 | 
     | g226037             | A ^ -> ZN v  | INV_X2    | 0.011 |   0.276 |    0.364 | 
     | g199891_0           | A1 v -> ZN v | OR2_X4    | 0.048 |   0.324 |    0.412 | 
     | g221928             | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.340 |    0.429 | 
     | g218072             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.357 |    0.446 | 
     | cpuregs_reg[19][6]  | D v          | DFF_X1    | 0.000 |   0.357 |    0.446 | 
     +-----------------------------------------------------------------------------+ 
Path 894: MET Setup Check with Pin cpuregs_reg[7][18]/CK 
Endpoint:   cpuregs_reg[7][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.405
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.054 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.161 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.187 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.221 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.259 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.296 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.318 | 
     | FE_RC_2292_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.357 | 
     | g217934_dup226434   | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.433 | 
     | FE_OCPC374_n_32766  | A v -> Z v   | BUF_X2    | 0.029 |   0.374 |    0.463 | 
     | g223919             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.388 |    0.476 | 
     | g197326             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.405 |    0.493 | 
     | cpuregs_reg[7][18]  | D v          | DFF_X1    | 0.000 |   0.405 |    0.493 | 
     +-----------------------------------------------------------------------------+ 
Path 895: MET Setup Check with Pin cpuregs_reg[14][4]/CK 
Endpoint:   cpuregs_reg[14][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.354
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.054 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.161 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.187 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.124 |    0.213 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.159 |    0.247 | 
     | add_1312_30_g7583   | A ^ -> ZN v  | INV_X1   | 0.014 |   0.172 |    0.261 | 
     | add_1312_30_g7561   | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.208 |    0.297 | 
     | FE_RC_2290_0        | A1 v -> ZN ^ | AOI22_X1 | 0.053 |   0.262 |    0.350 | 
     | g227600             | A1 ^ -> ZN v | NAND2_X4 | 0.049 |   0.311 |    0.399 | 
     | g227678             | A2 v -> ZN ^ | NAND2_X1 | 0.026 |   0.336 |    0.425 | 
     | g210672             | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.354 |    0.443 | 
     | cpuregs_reg[14][4]  | D v          | DFF_X1   | 0.000 |   0.354 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 896: MET Setup Check with Pin reg_out_reg[6]/CK 
Endpoint:   reg_out_reg[6]/D     (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[5]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.029
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.436
- Arrival Time                  0.348
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[5]  | CK ^         |           |       |  -0.032 |    0.057 | 
     | decoded_imm_reg[5]  | CK ^ -> Q ^  | DFF_X2    | 0.139 |   0.107 |    0.195 | 
     | add_1801_23_g219107 | A1 ^ -> ZN v | NOR2_X2   | 0.015 |   0.122 |    0.211 | 
     | add_1801_23_g216570 | A2 v -> ZN ^ | NOR2_X2   | 0.029 |   0.151 |    0.240 | 
     | FE_OCPC534_n_22387  | A ^ -> Z ^   | CLKBUF_X1 | 0.034 |   0.185 |    0.274 | 
     | FE_OCPC337_n_22387  | A ^ -> Z ^   | CLKBUF_X1 | 0.029 |   0.215 |    0.303 | 
     | add_1801_23_g219108 | B2 ^ -> ZN v | AOI21_X1  | 0.017 |   0.232 |    0.321 | 
     | FE_RC_857_0         | A2 v -> ZN ^ | NAND2_X1  | 0.018 |   0.250 |    0.338 | 
     | FE_RC_856_0         | A ^ -> ZN v  | OAI21_X1  | 0.021 |   0.270 |    0.359 | 
     | g90233__212298      | A1 v -> ZN ^ | AOI222_X2 | 0.047 |   0.317 |    0.406 | 
     | g90140__1857        | A1 ^ -> ZN v | NAND4_X1  | 0.031 |   0.348 |    0.436 | 
     | reg_out_reg[6]      | D v          | DFF_X1    | 0.000 |   0.348 |    0.436 | 
     +-----------------------------------------------------------------------------+ 
Path 897: MET Setup Check with Pin cpuregs_reg[27][22]/CK 
Endpoint:   cpuregs_reg[27][22]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.445
- Arrival Time                  0.356
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.054 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.161 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.187 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.222 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.259 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4  | 0.040 |   0.210 |    0.299 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.225 |    0.314 | 
     | add_1312_30_g7543   | A v -> ZN v  | XNOR2_X1 | 0.040 |   0.265 |    0.353 | 
     | g207735             | A1 v -> ZN ^ | NAND2_X2 | 0.020 |   0.285 |    0.374 | 
     | g207734             | A1 ^ -> ZN v | NAND2_X4 | 0.035 |   0.321 |    0.409 | 
     | g210990             | A2 v -> ZN ^ | NAND2_X1 | 0.024 |   0.344 |    0.433 | 
     | FE_RC_846_0         | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.356 |    0.445 | 
     | cpuregs_reg[27][22] | D v          | DFF_X1   | 0.000 |   0.356 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 898: MET Setup Check with Pin cpuregs_reg[13][22]/CK 
Endpoint:   cpuregs_reg[13][22]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.445
- Arrival Time                  0.356
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.054 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.161 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.187 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.222 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.259 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4  | 0.040 |   0.210 |    0.299 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.225 |    0.314 | 
     | add_1312_30_g7543   | A v -> ZN v  | XNOR2_X1 | 0.040 |   0.265 |    0.353 | 
     | g207735             | A1 v -> ZN ^ | NAND2_X2 | 0.020 |   0.285 |    0.374 | 
     | g207734             | A1 ^ -> ZN v | NAND2_X4 | 0.035 |   0.321 |    0.409 | 
     | g198309             | A2 v -> ZN ^ | NAND2_X1 | 0.024 |   0.344 |    0.433 | 
     | FE_RC_822_0         | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.356 |    0.445 | 
     | cpuregs_reg[13][22] | D v          | DFF_X1   | 0.000 |   0.356 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 899: MET Setup Check with Pin cpuregs_reg[1][23]/CK 
Endpoint:   cpuregs_reg[1][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[18]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.379
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[18]       | CK ^         |           |       |  -0.013 |    0.075 | 
     | reg_pc_reg[18]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.093 |    0.182 | 
     | FE_OCPC216_reg_pc_18 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.126 |    0.214 | 
     | FE_RC_2307_0         | A1 ^ -> ZN ^ | AND4_X2   | 0.052 |   0.178 |    0.267 | 
     | add_1312_30_g7589    | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.219 |    0.308 | 
     | add_1312_30_g7569    | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.236 |    0.325 | 
     | FE_RC_2336_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.251 |    0.339 | 
     | FE_RC_2335_0         | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.274 |    0.363 | 
     | g217945_dup          | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.352 |    0.441 | 
     | g221906              | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.366 |    0.454 | 
     | FE_RC_751_0          | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.379 |    0.467 | 
     | cpuregs_reg[1][23]   | D ^          | DFF_X1    | 0.000 |   0.379 |    0.467 | 
     +------------------------------------------------------------------------------+ 
Path 900: MET Setup Check with Pin cpuregs_reg[28][23]/CK 
Endpoint:   cpuregs_reg[28][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[18]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.378
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[18]       | CK ^         |           |       |  -0.013 |    0.076 | 
     | reg_pc_reg[18]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.093 |    0.182 | 
     | FE_OCPC216_reg_pc_18 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.126 |    0.215 | 
     | FE_RC_2307_0         | A1 ^ -> ZN ^ | AND4_X2   | 0.052 |   0.178 |    0.267 | 
     | add_1312_30_g7589    | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.219 |    0.308 | 
     | add_1312_30_g7569    | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.236 |    0.325 | 
     | FE_RC_2336_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.251 |    0.339 | 
     | FE_RC_2335_0         | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.274 |    0.363 | 
     | g226492              | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.353 |    0.441 | 
     | g221900              | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.367 |    0.455 | 
     | FE_RC_803_0          | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.378 |    0.467 | 
     | cpuregs_reg[28][23]  | D ^          | DFF_X1    | 0.000 |   0.378 |    0.467 | 
     +------------------------------------------------------------------------------+ 
Path 901: MET Setup Check with Pin instr_jal_reg/CK 
Endpoint:   instr_jal_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.059
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.406
- Arrival Time                  0.317
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------+ 
     |   Instance    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |               |              |          |       |  Time   |   Time   | 
     |---------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg | CK ^         |          |       |  -0.034 |    0.054 | 
     | mem_valid_reg | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.159 | 
     | g216258       | A1 ^ -> ZN ^ | AND2_X1  | 0.065 |   0.135 |    0.224 | 
     | g217241       | S ^ -> Z ^   | MUX2_X1  | 0.061 |   0.196 |    0.285 | 
     | g200086       | A2 ^ -> ZN v | NAND2_X1 | 0.025 |   0.221 |    0.310 | 
     | g222515       | A3 v -> ZN ^ | NOR3_X1  | 0.060 |   0.281 |    0.369 | 
     | g199272       | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.317 |    0.406 | 
     | instr_jal_reg | D ^          | SDFF_X1  | 0.000 |   0.317 |    0.406 | 
     +----------------------------------------------------------------------+ 
Path 902: MET Setup Check with Pin cpuregs_reg[8][15]/CK 
Endpoint:   cpuregs_reg[8][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.353
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.050 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.182 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.219 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.279 | 
     | FE_RC_504_0         | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.216 |    0.304 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.254 |    0.343 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.269 |    0.358 | 
     | FE_RC_765_0         | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.310 |    0.399 | 
     | FE_RC_766_0         | A ^ -> ZN v  | INV_X8   | 0.013 |   0.323 |    0.412 | 
     | g213160             | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.336 |    0.425 | 
     | g197389             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.353 |    0.442 | 
     | cpuregs_reg[8][15]  | D v          | DFF_X1   | 0.000 |   0.353 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 903: MET Setup Check with Pin cpuregs_reg[26][17]/CK 
Endpoint:   cpuregs_reg[26][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.447
- Arrival Time                  0.358
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.055 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.187 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.211 | 
     | FE_OCPC529_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.147 |    0.236 | 
     | FE_RC_853_0         | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.162 |    0.251 | 
     | FE_RC_852_0         | A1 v -> ZN ^ | NOR2_X2  | 0.026 |   0.188 |    0.277 | 
     | g99                 | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.203 |    0.292 | 
     | g210527             | A v -> ZN ^  | INV_X1   | 0.012 |   0.215 |    0.304 | 
     | g225008             | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.233 |    0.322 | 
     | g225007             | A v -> ZN v  | XNOR2_X2 | 0.039 |   0.272 |    0.361 | 
     | g207431             | B1 v -> ZN ^ | AOI21_X4 | 0.035 |   0.307 |    0.396 | 
     | g221690             | A ^ -> ZN v  | INV_X8   | 0.022 |   0.329 |    0.418 | 
     | g221707             | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.345 |    0.434 | 
     | FE_RC_2425_0        | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.358 |    0.447 | 
     | cpuregs_reg[26][17] | D v          | DFF_X1   | 0.000 |   0.358 |    0.447 | 
     +----------------------------------------------------------------------------+ 
Path 904: MET Setup Check with Pin cpuregs_reg[26][31]/CK 
Endpoint:   cpuregs_reg[26][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.490
- Arrival Time                  0.401
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.076 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.195 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.253 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.291 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND3_X2 | 0.019 |   0.221 |    0.310 | 
     | FE_RC_507_0         | A v -> ZN ^  | INV_X2   | 0.012 |   0.233 |    0.322 | 
     | add_1312_30_g7556   | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.249 |    0.338 | 
     | g224934             | A v -> ZN v  | XNOR2_X2 | 0.042 |   0.291 |    0.380 | 
     | FE_RC_2169_0        | A v -> ZN ^  | INV_X2   | 0.015 |   0.306 |    0.395 | 
     | FE_RC_2168_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.321 |    0.410 | 
     | FE_RC_2167_0        | A1 v -> ZN ^ | NAND3_X4 | 0.017 |   0.338 |    0.427 | 
     | FE_OCPC418_n_27509  | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.368 |    0.457 | 
     | g221402             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.382 |    0.471 | 
     | g197375             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.401 |    0.490 | 
     | cpuregs_reg[26][31] | D ^          | DFF_X1   | 0.000 |   0.401 |    0.490 | 
     +----------------------------------------------------------------------------+ 
Path 905: MET Setup Check with Pin cpuregs_reg[7][27]/CK 
Endpoint:   cpuregs_reg[7][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.376
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.076 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.195 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.253 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.291 | 
     | FE_RC_2196_0        | A1 ^ -> ZN v | NAND3_X2  | 0.017 |   0.219 |    0.308 | 
     | FE_RC_2197_0        | A v -> ZN ^  | INV_X1    | 0.013 |   0.232 |    0.321 | 
     | g210322             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.251 |    0.340 | 
     | g221909             | B1 v -> ZN ^ | OAI221_X4 | 0.092 |   0.343 |    0.432 | 
     | g223946             | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.357 |    0.446 | 
     | g197350             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.376 |    0.465 | 
     | cpuregs_reg[7][27]  | D ^          | DFF_X1    | 0.000 |   0.376 |    0.465 | 
     +-----------------------------------------------------------------------------+ 
Path 906: MET Setup Check with Pin cpuregs_reg[22][4]/CK 
Endpoint:   cpuregs_reg[22][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.350
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.057 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.159 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.195 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.216 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.273 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.326 | 
     | FE_OCPC179_n_25565 | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.270 |    0.359 | 
     | g198848_dup        | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.314 |    0.403 | 
     | g225858            | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.330 |    0.419 | 
     | g218291            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.350 |    0.439 | 
     | cpuregs_reg[22][4] | D ^          | DFF_X1   | 0.000 |   0.350 |    0.439 | 
     +---------------------------------------------------------------------------+ 
Path 907: MET Setup Check with Pin cpuregs_reg[25][1]/CK 
Endpoint:   cpuregs_reg[25][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.437
- Arrival Time                  0.348
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.057 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.159 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.195 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.216 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.273 | 
     | g226169            | A1 ^ -> ZN ^ | AND3_X2  | 0.052 |   0.236 |    0.325 | 
     | FE_OCPC205_n_32510 | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.264 |    0.353 | 
     | FE_RC_2339_0       | A1 ^ -> ZN v | NAND2_X2 | 0.021 |   0.286 |    0.375 | 
     | FE_RC_2340_0       | A v -> ZN ^  | INV_X8   | 0.029 |   0.315 |    0.404 | 
     | g214788            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.330 |    0.419 | 
     | g197226            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.348 |    0.437 | 
     | cpuregs_reg[25][1] | D ^          | DFF_X1   | 0.000 |   0.348 |    0.437 | 
     +---------------------------------------------------------------------------+ 
Path 908: MET Setup Check with Pin reg_out_reg[24]/CK 
Endpoint:   reg_out_reg[24]/D    (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[3]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.460
- Arrival Time                  0.371
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[3]           | CK ^         |           |       |  -0.032 |    0.057 | 
     | decoded_imm_reg[3]           | CK ^ -> Q ^  | DFF_X2    | 0.141 |   0.109 |    0.198 | 
     | FE_RC_178_0                  | A2 ^ -> ZN v | OAI22_X1  | 0.026 |   0.135 |    0.224 | 
     | FE_RC_2352_0                 | C1 v -> ZN ^ | OAI211_X2 | 0.040 |   0.175 |    0.264 | 
     | FE_RC_2343_0                 | A2 ^ -> ZN v | NAND2_X2  | 0.022 |   0.196 |    0.286 | 
     | FE_RC_2342_0                 | A1 v -> ZN ^ | NAND3_X4  | 0.018 |   0.215 |    0.304 | 
     | add_1801_23_g1004            | A1 ^ -> ZN v | NAND2_X4  | 0.015 |   0.230 |    0.319 | 
     | add_1801_23_g993             | A1 v -> ZN v | AND2_X4   | 0.027 |   0.257 |    0.346 | 
     | FE_OCPC391_add_1801_23_n_636 | A v -> Z v   | BUF_X4    | 0.024 |   0.281 |    0.370 | 
     | add_1801_23_g213940          | C1 v -> ZN ^ | OAI211_X1 | 0.036 |   0.317 |    0.406 | 
     | add_1801_23_g947             | A ^ -> ZN v  | OAI21_X2  | 0.023 |   0.339 |    0.428 | 
     | g201172                      | A1 v -> ZN ^ | NAND2_X2  | 0.016 |   0.355 |    0.444 | 
     | g199481                      | A1 ^ -> ZN v | NAND3_X2  | 0.016 |   0.371 |    0.460 | 
     | reg_out_reg[24]              | D v          | DFF_X1    | 0.000 |   0.371 |    0.460 | 
     +--------------------------------------------------------------------------------------+ 
Path 909: MET Setup Check with Pin cpuregs_reg[28][3]/CK 
Endpoint:   cpuregs_reg[28][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.376
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.057 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.159 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.195 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.216 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.273 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.307 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.259 |    0.348 | 
     | g226101            | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.300 |    0.389 | 
     | FE_OCPC441_n_32443 | A ^ -> ZN v  | INV_X2   | 0.018 |   0.318 |    0.407 | 
     | FE_OCPC443_n_32443 | A v -> ZN ^  | INV_X2   | 0.025 |   0.343 |    0.432 | 
     | g214661            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.357 |    0.447 | 
     | g197360            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.376 |    0.465 | 
     | cpuregs_reg[28][3] | D ^          | DFF_X1   | 0.000 |   0.376 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 910: MET Setup Check with Pin count_cycle_reg[25]/CK 
Endpoint:   count_cycle_reg[25]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[13]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.353
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[13]     | CK ^         |          |       |  -0.034 |    0.055 | 
     | count_cycle_reg[13]     | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.165 | 
     | inc_add_1428_40_g1257   | A4 ^ -> ZN v | NAND4_X1 | 0.032 |   0.107 |    0.196 | 
     | inc_add_1428_40_g224274 | A2 v -> ZN ^ | NOR2_X1  | 0.044 |   0.151 |    0.240 | 
     | inc_add_1428_40_g210388 | A2 ^ -> ZN ^ | AND3_X1  | 0.104 |   0.254 |    0.343 | 
     | inc_add_1428_40_g209006 | A1 ^ -> ZN v | NAND3_X1 | 0.030 |   0.284 |    0.373 | 
     | inc_add_1428_40_g1125   | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.326 |    0.415 | 
     | g200952                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.353 |    0.442 | 
     | count_cycle_reg[25]     | D v          | DFF_X1   | 0.000 |   0.353 |    0.442 | 
     +--------------------------------------------------------------------------------+ 
Path 911: MET Setup Check with Pin cpuregs_reg[27][3]/CK 
Endpoint:   cpuregs_reg[27][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.349
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.057 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.159 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.195 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.216 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.273 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.308 | 
     | g226141_dup        | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.256 |    0.345 | 
     | g226149            | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.293 |    0.382 | 
     | FE_OCPC473_n_32491 | A ^ -> Z ^   | BUF_X16  | 0.025 |   0.318 |    0.408 | 
     | g198110            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.330 |    0.419 | 
     | g197353            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.349 |    0.438 | 
     | cpuregs_reg[27][3] | D ^          | DFF_X1   | 0.000 |   0.349 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 912: MET Setup Check with Pin cpuregs_reg[21][17]/CK 
Endpoint:   cpuregs_reg[21][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.447
- Arrival Time                  0.357
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.055 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.188 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.211 | 
     | FE_OCPC529_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.147 |    0.236 | 
     | FE_RC_853_0         | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.162 |    0.251 | 
     | FE_RC_852_0         | A1 v -> ZN ^ | NOR2_X2  | 0.026 |   0.188 |    0.277 | 
     | g99                 | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.203 |    0.292 | 
     | g210527             | A v -> ZN ^  | INV_X1   | 0.012 |   0.215 |    0.305 | 
     | g225008             | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.233 |    0.322 | 
     | g225007             | A v -> ZN v  | XNOR2_X2 | 0.039 |   0.272 |    0.361 | 
     | g207431             | B1 v -> ZN ^ | AOI21_X4 | 0.035 |   0.307 |    0.396 | 
     | g221690             | A ^ -> ZN v  | INV_X8   | 0.022 |   0.329 |    0.418 | 
     | g218927             | A2 v -> ZN ^ | NAND2_X2 | 0.016 |   0.346 |    0.435 | 
     | FE_RC_2458_0        | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.357 |    0.447 | 
     | cpuregs_reg[21][17] | D v          | DFF_X1   | 0.000 |   0.357 |    0.447 | 
     +----------------------------------------------------------------------------+ 
Path 913: MET Setup Check with Pin cpuregs_reg[15][17]/CK 
Endpoint:   cpuregs_reg[15][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.447
- Arrival Time                  0.357
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.055 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.188 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.211 | 
     | FE_OCPC529_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.147 |    0.236 | 
     | FE_RC_853_0         | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.162 |    0.251 | 
     | FE_RC_852_0         | A1 v -> ZN ^ | NOR2_X2  | 0.026 |   0.188 |    0.277 | 
     | g99                 | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.203 |    0.292 | 
     | g210527             | A v -> ZN ^  | INV_X1   | 0.012 |   0.215 |    0.305 | 
     | g225008             | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.233 |    0.322 | 
     | g225007             | A v -> ZN v  | XNOR2_X2 | 0.039 |   0.272 |    0.361 | 
     | g207431             | B1 v -> ZN ^ | AOI21_X4 | 0.035 |   0.307 |    0.396 | 
     | g221690             | A ^ -> ZN v  | INV_X8   | 0.022 |   0.329 |    0.418 | 
     | g221691             | A2 v -> ZN ^ | NAND2_X2 | 0.016 |   0.346 |    0.435 | 
     | FE_RC_2389_0        | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.357 |    0.447 | 
     | cpuregs_reg[15][17] | D v          | DFF_X1   | 0.000 |   0.357 |    0.447 | 
     +----------------------------------------------------------------------------+ 
Path 914: MET Setup Check with Pin cpuregs_reg[28][4]/CK 
Endpoint:   cpuregs_reg[28][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.376
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.057 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.159 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.195 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.216 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.273 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.307 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.259 |    0.348 | 
     | g226101            | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.300 |    0.390 | 
     | FE_OCPC441_n_32443 | A ^ -> ZN v  | INV_X2   | 0.018 |   0.318 |    0.407 | 
     | FE_OCPC443_n_32443 | A v -> ZN ^  | INV_X2   | 0.025 |   0.343 |    0.432 | 
     | g214663            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.357 |    0.447 | 
     | g197339            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.376 |    0.465 | 
     | cpuregs_reg[28][4] | D ^          | DFF_X1   | 0.000 |   0.376 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 915: MET Setup Check with Pin cpuregs_reg[25][23]/CK 
Endpoint:   cpuregs_reg[25][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[18]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.378
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[18]       | CK ^         |           |       |  -0.013 |    0.076 | 
     | reg_pc_reg[18]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.093 |    0.183 | 
     | FE_OCPC216_reg_pc_18 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.126 |    0.215 | 
     | FE_RC_2307_0         | A1 ^ -> ZN ^ | AND4_X2   | 0.052 |   0.178 |    0.267 | 
     | add_1312_30_g7589    | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.219 |    0.309 | 
     | add_1312_30_g7569    | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.236 |    0.326 | 
     | FE_RC_2336_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.251 |    0.340 | 
     | FE_RC_2335_0         | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.274 |    0.364 | 
     | g226492              | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.353 |    0.442 | 
     | g221899              | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.366 |    0.455 | 
     | FE_RC_692_0          | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.378 |    0.467 | 
     | cpuregs_reg[25][23]  | D ^          | DFF_X1    | 0.000 |   0.378 |    0.467 | 
     +------------------------------------------------------------------------------+ 
Path 916: MET Setup Check with Pin cpuregs_reg[14][23]/CK 
Endpoint:   cpuregs_reg[14][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[18]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.378
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[18]       | CK ^         |           |       |  -0.013 |    0.076 | 
     | reg_pc_reg[18]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.093 |    0.183 | 
     | FE_OCPC216_reg_pc_18 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.126 |    0.215 | 
     | FE_RC_2307_0         | A1 ^ -> ZN ^ | AND4_X2   | 0.052 |   0.178 |    0.267 | 
     | add_1312_30_g7589    | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.219 |    0.309 | 
     | add_1312_30_g7569    | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.236 |    0.326 | 
     | FE_RC_2336_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.251 |    0.340 | 
     | FE_RC_2335_0         | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.274 |    0.364 | 
     | g217945_dup          | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.352 |    0.442 | 
     | g226253              | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.366 |    0.455 | 
     | FE_RC_674_0          | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.378 |    0.467 | 
     | cpuregs_reg[14][23]  | D ^          | DFF_X1    | 0.000 |   0.378 |    0.467 | 
     +------------------------------------------------------------------------------+ 
Path 917: MET Setup Check with Pin cpuregs_reg[14][15]/CK 
Endpoint:   cpuregs_reg[14][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.470
- Arrival Time                  0.381
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.050 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.182 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.220 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.279 | 
     | FE_RC_504_0         | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.216 |    0.305 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.254 |    0.344 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.269 |    0.358 | 
     | FE_RC_765_0         | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.310 |    0.399 | 
     | FE_RC_766_0         | A ^ -> ZN v  | INV_X8   | 0.013 |   0.323 |    0.412 | 
     | FE_OCPC419_n_13090  | A v -> Z v   | BUF_X4   | 0.028 |   0.350 |    0.440 | 
     | g227668             | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.364 |    0.453 | 
     | g196694             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.381 |    0.470 | 
     | cpuregs_reg[14][15] | D v          | DFF_X1   | 0.000 |   0.381 |    0.470 | 
     +----------------------------------------------------------------------------+ 
Path 918: MET Setup Check with Pin cpuregs_reg[28][1]/CK 
Endpoint:   cpuregs_reg[28][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.376
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.057 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.159 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.195 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.216 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.273 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.307 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.259 |    0.348 | 
     | g226101            | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.300 |    0.390 | 
     | FE_OCPC441_n_32443 | A ^ -> ZN v  | INV_X2   | 0.018 |   0.318 |    0.407 | 
     | FE_OCPC443_n_32443 | A v -> ZN ^  | INV_X2   | 0.025 |   0.343 |    0.432 | 
     | g214660            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.357 |    0.447 | 
     | g197243            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.376 |    0.465 | 
     | cpuregs_reg[28][1] | D ^          | DFF_X1   | 0.000 |   0.376 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 919: MET Setup Check with Pin cpuregs_reg[27][1]/CK 
Endpoint:   cpuregs_reg[27][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.349
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.057 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.159 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.195 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.216 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.273 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.308 | 
     | g226141_dup        | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.256 |    0.345 | 
     | g226149            | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.293 |    0.383 | 
     | FE_OCPC473_n_32491 | A ^ -> Z ^   | BUF_X16  | 0.025 |   0.318 |    0.408 | 
     | g198077            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.330 |    0.420 | 
     | g197301            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.349 |    0.438 | 
     | cpuregs_reg[27][1] | D ^          | DFF_X1   | 0.000 |   0.349 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 920: MET Setup Check with Pin cpuregs_reg[31][4]/CK 
Endpoint:   cpuregs_reg[31][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.349
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.058 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.160 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.195 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.216 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.273 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.326 | 
     | FE_OCPC179_n_25565 | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.270 |    0.359 | 
     | g198867_dup        | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.313 |    0.403 | 
     | g225875            | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.329 |    0.418 | 
     | g215715            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.349 |    0.438 | 
     | cpuregs_reg[31][4] | D ^          | DFF_X1   | 0.000 |   0.349 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 921: MET Setup Check with Pin cpuregs_reg[28][7]/CK 
Endpoint:   cpuregs_reg[28][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.376
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.058 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.160 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.195 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.216 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.273 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.307 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.259 |    0.348 | 
     | g226101            | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.300 |    0.390 | 
     | FE_OCPC441_n_32443 | A ^ -> ZN v  | INV_X2   | 0.018 |   0.318 |    0.407 | 
     | FE_OCPC443_n_32443 | A v -> ZN ^  | INV_X2   | 0.025 |   0.343 |    0.432 | 
     | g214664            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.357 |    0.447 | 
     | g197357            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.376 |    0.465 | 
     | cpuregs_reg[28][7] | D ^          | DFF_X1   | 0.000 |   0.376 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 922: MET Setup Check with Pin cpuregs_reg[17][23]/CK 
Endpoint:   cpuregs_reg[17][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[18]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.378
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[18]       | CK ^         |           |       |  -0.013 |    0.076 | 
     | reg_pc_reg[18]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.093 |    0.183 | 
     | FE_OCPC216_reg_pc_18 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.126 |    0.215 | 
     | FE_RC_2307_0         | A1 ^ -> ZN ^ | AND4_X2   | 0.052 |   0.178 |    0.267 | 
     | add_1312_30_g7589    | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.219 |    0.309 | 
     | add_1312_30_g7569    | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.236 |    0.326 | 
     | FE_RC_2336_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.251 |    0.340 | 
     | FE_RC_2335_0         | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.274 |    0.364 | 
     | g217945_dup          | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.352 |    0.442 | 
     | g221903              | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.366 |    0.455 | 
     | FE_RC_772_0          | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.378 |    0.467 | 
     | cpuregs_reg[17][23]  | D ^          | DFF_X1    | 0.000 |   0.378 |    0.467 | 
     +------------------------------------------------------------------------------+ 
Path 923: MET Setup Check with Pin cpuregs_reg[6][23]/CK 
Endpoint:   cpuregs_reg[6][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[18]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.378
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[18]       | CK ^         |           |       |  -0.013 |    0.076 | 
     | reg_pc_reg[18]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.093 |    0.183 | 
     | FE_OCPC216_reg_pc_18 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.126 |    0.215 | 
     | FE_RC_2307_0         | A1 ^ -> ZN ^ | AND4_X2   | 0.052 |   0.178 |    0.267 | 
     | add_1312_30_g7589    | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.219 |    0.309 | 
     | add_1312_30_g7569    | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.236 |    0.326 | 
     | FE_RC_2336_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.251 |    0.340 | 
     | FE_RC_2335_0         | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.274 |    0.364 | 
     | g217945_dup          | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.352 |    0.442 | 
     | g221908              | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.366 |    0.455 | 
     | FE_RC_713_0          | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.378 |    0.467 | 
     | cpuregs_reg[6][23]   | D ^          | DFF_X1    | 0.000 |   0.378 |    0.467 | 
     +------------------------------------------------------------------------------+ 
Path 924: MET Setup Check with Pin cpuregs_reg[9][16]/CK 
Endpoint:   cpuregs_reg[9][16]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.354
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.055 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.162 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.188 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.223 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.260 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.297 | 
     | FE_OCPC345_n_14702  | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.234 |    0.323 | 
     | FE_RC_2354_0        | A2 ^ -> ZN v | NAND2_X2  | 0.014 |   0.248 |    0.337 | 
     | FE_RC_2353_0        | A v -> ZN ^  | OAI211_X2 | 0.024 |   0.272 |    0.361 | 
     | FE_RC_2379_0        | A1 ^ -> ZN v | NAND2_X2  | 0.041 |   0.313 |    0.402 | 
     | g223337             | A2 v -> ZN ^ | NAND2_X1  | 0.024 |   0.337 |    0.426 | 
     | g197485             | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.354 |    0.444 | 
     | cpuregs_reg[9][16]  | D v          | DFF_X1    | 0.000 |   0.354 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 925: MET Setup Check with Pin cpuregs_reg[3][16]/CK 
Endpoint:   cpuregs_reg[3][16]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.354
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.055 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.162 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.188 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.223 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.260 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.297 | 
     | FE_OCPC345_n_14702  | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.234 |    0.323 | 
     | FE_RC_2354_0        | A2 ^ -> ZN v | NAND2_X2  | 0.014 |   0.248 |    0.337 | 
     | FE_RC_2353_0        | A v -> ZN ^  | OAI211_X2 | 0.024 |   0.272 |    0.361 | 
     | FE_RC_2379_0        | A1 ^ -> ZN v | NAND2_X2  | 0.041 |   0.313 |    0.402 | 
     | g223335             | A2 v -> ZN ^ | NAND2_X1  | 0.024 |   0.337 |    0.426 | 
     | g196948             | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.354 |    0.444 | 
     | cpuregs_reg[3][16]  | D v          | DFF_X1    | 0.000 |   0.354 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 926: MET Setup Check with Pin cpuregs_reg[21][25]/CK 
Endpoint:   cpuregs_reg[21][25]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.354
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.058 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.160 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.195 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.216 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.273 | 
     | g226181             | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.308 | 
     | g226180             | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.259 |    0.348 | 
     | g226094             | A1 ^ -> ZN ^ | AND2_X4  | 0.058 |   0.317 |    0.407 | 
     | FE_RC_503_0         | A1 ^ -> ZN ^ | OR2_X2   | 0.026 |   0.343 |    0.433 | 
     | FE_RC_502_0         | A2 ^ -> ZN v | NAND2_X1 | 0.011 |   0.354 |    0.444 | 
     | cpuregs_reg[21][25] | D v          | DFF_X1   | 0.000 |   0.354 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 927: MET Setup Check with Pin cpuregs_reg[24][15]/CK 
Endpoint:   cpuregs_reg[24][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.445
- Arrival Time                  0.355
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.051 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.183 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.220 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.280 | 
     | FE_RC_504_0         | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.216 |    0.305 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.254 |    0.344 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.269 |    0.359 | 
     | FE_RC_765_0         | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.310 |    0.399 | 
     | FE_RC_766_0         | A ^ -> ZN v  | INV_X8   | 0.013 |   0.323 |    0.412 | 
     | g214753             | A2 v -> ZN ^ | NAND2_X1 | 0.016 |   0.339 |    0.428 | 
     | g197204             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.355 |    0.445 | 
     | cpuregs_reg[24][15] | D v          | DFF_X1   | 0.000 |   0.355 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 928: MET Setup Check with Pin cpuregs_reg[9][15]/CK 
Endpoint:   cpuregs_reg[9][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.471
- Arrival Time                  0.381
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.051 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.183 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.220 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.280 | 
     | FE_RC_504_0         | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.216 |    0.305 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.254 |    0.344 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.269 |    0.359 | 
     | FE_RC_765_0         | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.310 |    0.399 | 
     | FE_RC_766_0         | A ^ -> ZN v  | INV_X8   | 0.013 |   0.323 |    0.412 | 
     | FE_OCPC419_n_13090  | A v -> Z v   | BUF_X4   | 0.028 |   0.350 |    0.440 | 
     | g198654             | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.364 |    0.454 | 
     | g197488             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.381 |    0.471 | 
     | cpuregs_reg[9][15]  | D v          | DFF_X1   | 0.000 |   0.381 |    0.471 | 
     +----------------------------------------------------------------------------+ 
Path 929: MET Setup Check with Pin cpuregs_reg[1][27]/CK 
Endpoint:   cpuregs_reg[1][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.470
- Arrival Time                  0.380
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.077 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.196 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.253 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.292 | 
     | FE_RC_2196_0        | A1 ^ -> ZN v | NAND3_X2  | 0.017 |   0.219 |    0.309 | 
     | FE_RC_2197_0        | A v -> ZN ^  | INV_X1    | 0.013 |   0.232 |    0.322 | 
     | g210322             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.251 |    0.341 | 
     | g221916             | A v -> ZN ^  | INV_X1    | 0.018 |   0.269 |    0.358 | 
     | FE_RC_2141_0        | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.284 |    0.373 | 
     | FE_RC_2249_0        | C1 v -> ZN ^ | AOI211_X2 | 0.049 |   0.333 |    0.422 | 
     | FE_RC_587_0         | A ^ -> ZN v  | INV_X4    | 0.019 |   0.352 |    0.441 | 
     | g213272             | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.369 |    0.459 | 
     | FE_RC_635_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.380 |    0.470 | 
     | cpuregs_reg[1][27]  | D v          | DFF_X1    | 0.000 |   0.380 |    0.470 | 
     +-----------------------------------------------------------------------------+ 
Path 930: MET Setup Check with Pin cpuregs_reg[31][22]/CK 
Endpoint:   cpuregs_reg[31][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.352
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.055 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.162 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.188 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.223 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.260 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4  | 0.040 |   0.210 |    0.300 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.225 |    0.315 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.259 |    0.348 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.279 |    0.369 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.042 |   0.321 |    0.411 | 
     | g213215             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.338 |    0.428 | 
     | FE_RC_826_0         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.352 |    0.442 | 
     | cpuregs_reg[31][22] | D ^          | DFF_X1   | 0.000 |   0.352 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 931: MET Setup Check with Pin cpuregs_reg[18][22]/CK 
Endpoint:   cpuregs_reg[18][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.352
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.055 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.162 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.188 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.223 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.260 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4  | 0.040 |   0.210 |    0.300 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.225 |    0.315 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.259 |    0.348 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.279 |    0.369 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.042 |   0.321 |    0.411 | 
     | g218365             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.338 |    0.428 | 
     | FE_RC_840_0         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.352 |    0.442 | 
     | cpuregs_reg[18][22] | D ^          | DFF_X1   | 0.000 |   0.352 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 932: MET Setup Check with Pin cpuregs_reg[7][22]/CK 
Endpoint:   cpuregs_reg[7][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.352
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.055 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.162 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.188 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.223 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.260 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4  | 0.040 |   0.210 |    0.300 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.225 |    0.315 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.259 |    0.348 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.279 |    0.369 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.042 |   0.321 |    0.411 | 
     | g223935             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.338 |    0.428 | 
     | FE_RC_834_0         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.352 |    0.442 | 
     | cpuregs_reg[7][22]  | D ^          | DFF_X1   | 0.000 |   0.352 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 933: MET Setup Check with Pin cpuregs_reg[21][31]/CK 
Endpoint:   cpuregs_reg[21][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.490
- Arrival Time                  0.400
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.077 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.196 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.253 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.292 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND3_X2 | 0.019 |   0.221 |    0.311 | 
     | FE_RC_507_0         | A v -> ZN ^  | INV_X2   | 0.012 |   0.233 |    0.323 | 
     | add_1312_30_g7556   | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.249 |    0.339 | 
     | g224934             | A v -> ZN v  | XNOR2_X2 | 0.042 |   0.291 |    0.380 | 
     | FE_RC_2169_0        | A v -> ZN ^  | INV_X2   | 0.015 |   0.306 |    0.395 | 
     | FE_RC_2168_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.321 |    0.411 | 
     | FE_RC_2167_0        | A1 v -> ZN ^ | NAND3_X4 | 0.017 |   0.338 |    0.428 | 
     | FE_OCPC418_n_27509  | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.368 |    0.458 | 
     | g221404             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.382 |    0.472 | 
     | g196569             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.400 |    0.490 | 
     | cpuregs_reg[21][31] | D ^          | DFF_X1   | 0.000 |   0.400 |    0.490 | 
     +----------------------------------------------------------------------------+ 
Path 934: MET Setup Check with Pin cpuregs_reg[30][31]/CK 
Endpoint:   cpuregs_reg[30][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.490
- Arrival Time                  0.400
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.077 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.196 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.253 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.292 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND3_X2 | 0.019 |   0.221 |    0.311 | 
     | FE_RC_507_0         | A v -> ZN ^  | INV_X2   | 0.012 |   0.233 |    0.323 | 
     | add_1312_30_g7556   | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.249 |    0.339 | 
     | g224934             | A v -> ZN v  | XNOR2_X2 | 0.042 |   0.291 |    0.381 | 
     | FE_RC_2169_0        | A v -> ZN ^  | INV_X2   | 0.015 |   0.306 |    0.395 | 
     | FE_RC_2168_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.321 |    0.411 | 
     | FE_RC_2167_0        | A1 v -> ZN ^ | NAND3_X4 | 0.017 |   0.338 |    0.428 | 
     | FE_OCPC418_n_27509  | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.368 |    0.458 | 
     | g221399             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.382 |    0.472 | 
     | g197455             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.400 |    0.490 | 
     | cpuregs_reg[30][31] | D ^          | DFF_X1   | 0.000 |   0.400 |    0.490 | 
     +----------------------------------------------------------------------------+ 
Path 935: MET Setup Check with Pin cpuregs_reg[22][31]/CK 
Endpoint:   cpuregs_reg[22][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.490
- Arrival Time                  0.400
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.077 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.196 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.253 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.292 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND3_X2 | 0.019 |   0.221 |    0.311 | 
     | FE_RC_507_0         | A v -> ZN ^  | INV_X2   | 0.012 |   0.233 |    0.323 | 
     | add_1312_30_g7556   | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.249 |    0.339 | 
     | g224934             | A v -> ZN v  | XNOR2_X2 | 0.042 |   0.291 |    0.381 | 
     | FE_RC_2169_0        | A v -> ZN ^  | INV_X2   | 0.015 |   0.306 |    0.395 | 
     | FE_RC_2168_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.321 |    0.411 | 
     | FE_RC_2167_0        | A1 v -> ZN ^ | NAND3_X4 | 0.017 |   0.338 |    0.428 | 
     | FE_OCPC418_n_27509  | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.368 |    0.458 | 
     | g221392             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.382 |    0.472 | 
     | g218309             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.400 |    0.490 | 
     | cpuregs_reg[22][31] | D ^          | DFF_X1   | 0.000 |   0.400 |    0.490 | 
     +----------------------------------------------------------------------------+ 
Path 936: MET Setup Check with Pin cpuregs_reg[10][31]/CK 
Endpoint:   cpuregs_reg[10][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.490
- Arrival Time                  0.400
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.077 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.196 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.253 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.292 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND3_X2 | 0.019 |   0.221 |    0.311 | 
     | FE_RC_507_0         | A v -> ZN ^  | INV_X2   | 0.012 |   0.233 |    0.323 | 
     | add_1312_30_g7556   | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.249 |    0.339 | 
     | g224934             | A v -> ZN v  | XNOR2_X2 | 0.042 |   0.291 |    0.381 | 
     | FE_RC_2169_0        | A v -> ZN ^  | INV_X2   | 0.015 |   0.306 |    0.395 | 
     | FE_RC_2168_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.321 |    0.411 | 
     | FE_RC_2167_0        | A1 v -> ZN ^ | NAND3_X4 | 0.017 |   0.338 |    0.428 | 
     | FE_OCPC418_n_27509  | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.368 |    0.458 | 
     | g221395             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.382 |    0.472 | 
     | g197552             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.400 |    0.490 | 
     | cpuregs_reg[10][31] | D ^          | DFF_X1   | 0.000 |   0.400 |    0.490 | 
     +----------------------------------------------------------------------------+ 
Path 937: MET Setup Check with Pin cpuregs_reg[21][15]/CK 
Endpoint:   cpuregs_reg[21][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.470
- Arrival Time                  0.380
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.051 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.183 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.220 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.280 | 
     | FE_RC_504_0         | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.216 |    0.305 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.254 |    0.344 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.269 |    0.359 | 
     | FE_RC_765_0         | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.310 |    0.400 | 
     | FE_RC_766_0         | A ^ -> ZN v  | INV_X8   | 0.013 |   0.323 |    0.413 | 
     | FE_OCPC493_n_13090  | A v -> Z v   | BUF_X8   | 0.025 |   0.348 |    0.438 | 
     | g198622             | A2 v -> ZN ^ | NAND2_X1 | 0.015 |   0.363 |    0.453 | 
     | g197048             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.380 |    0.470 | 
     | cpuregs_reg[21][15] | D v          | DFF_X1   | 0.000 |   0.380 |    0.470 | 
     +----------------------------------------------------------------------------+ 
Path 938: MET Setup Check with Pin cpuregs_reg[28][0]/CK 
Endpoint:   cpuregs_reg[28][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.376
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.058 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.160 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.195 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.216 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.274 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.308 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.259 |    0.349 | 
     | g226101            | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.300 |    0.390 | 
     | FE_OCPC441_n_32443 | A ^ -> ZN v  | INV_X2   | 0.018 |   0.318 |    0.408 | 
     | FE_OCPC443_n_32443 | A v -> ZN ^  | INV_X2   | 0.025 |   0.343 |    0.433 | 
     | g214659            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.357 |    0.447 | 
     | g197591            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.376 |    0.465 | 
     | cpuregs_reg[28][0] | D ^          | DFF_X1   | 0.000 |   0.376 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 939: MET Setup Check with Pin cpuregs_reg[22][15]/CK 
Endpoint:   cpuregs_reg[22][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.471
- Arrival Time                  0.381
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.051 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.183 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.220 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.280 | 
     | FE_RC_504_0         | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.216 |    0.305 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.254 |    0.344 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.269 |    0.359 | 
     | FE_RC_765_0         | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.310 |    0.400 | 
     | FE_RC_766_0         | A ^ -> ZN v  | INV_X8   | 0.013 |   0.323 |    0.413 | 
     | FE_OCPC419_n_13090  | A v -> Z v   | BUF_X4   | 0.028 |   0.350 |    0.440 | 
     | g213192             | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.364 |    0.454 | 
     | g218297             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.381 |    0.471 | 
     | cpuregs_reg[22][15] | D v          | DFF_X1   | 0.000 |   0.381 |    0.471 | 
     +----------------------------------------------------------------------------+ 
Path 940: MET Setup Check with Pin cpuregs_reg[27][0]/CK 
Endpoint:   cpuregs_reg[27][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.348
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.058 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.160 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.195 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.216 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.274 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.309 | 
     | g226141_dup        | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.256 |    0.346 | 
     | g226149            | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.293 |    0.383 | 
     | FE_OCPC473_n_32491 | A ^ -> Z ^   | BUF_X16  | 0.025 |   0.318 |    0.408 | 
     | g198069            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.330 |    0.420 | 
     | g197298            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.348 |    0.438 | 
     | cpuregs_reg[27][0] | D ^          | DFF_X1   | 0.000 |   0.348 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 941: MET Setup Check with Pin cpuregs_reg[6][15]/CK 
Endpoint:   cpuregs_reg[6][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.471
- Arrival Time                  0.381
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.051 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.183 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.220 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.280 | 
     | FE_RC_504_0         | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.216 |    0.305 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.254 |    0.344 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.269 |    0.359 | 
     | FE_RC_765_0         | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.310 |    0.400 | 
     | FE_RC_766_0         | A ^ -> ZN v  | INV_X8   | 0.013 |   0.323 |    0.413 | 
     | FE_OCPC419_n_13090  | A v -> Z v   | BUF_X4   | 0.028 |   0.350 |    0.440 | 
     | g217467             | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.364 |    0.454 | 
     | g217466             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.381 |    0.471 | 
     | cpuregs_reg[6][15]  | D v          | DFF_X1   | 0.000 |   0.381 |    0.471 | 
     +----------------------------------------------------------------------------+ 
Path 942: MET Setup Check with Pin cpuregs_reg[28][15]/CK 
Endpoint:   cpuregs_reg[28][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.376
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.058 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.160 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.195 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.216 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.274 | 
     | g226181             | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.308 | 
     | g226180             | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.259 |    0.349 | 
     | g226101             | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.300 |    0.390 | 
     | FE_OCPC441_n_32443  | A ^ -> ZN v  | INV_X2   | 0.018 |   0.318 |    0.408 | 
     | FE_OCPC443_n_32443  | A v -> ZN ^  | INV_X2   | 0.025 |   0.343 |    0.433 | 
     | g214685             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.357 |    0.447 | 
     | g197352             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.376 |    0.465 | 
     | cpuregs_reg[28][15] | D ^          | DFF_X1   | 0.000 |   0.376 |    0.465 | 
     +----------------------------------------------------------------------------+ 
Path 943: MET Setup Check with Pin cpuregs_reg[28][10]/CK 
Endpoint:   cpuregs_reg[28][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.376
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.058 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.160 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.195 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.216 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.274 | 
     | g226181             | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.308 | 
     | g226180             | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.259 |    0.349 | 
     | g226101             | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.300 |    0.390 | 
     | FE_OCPC441_n_32443  | A ^ -> ZN v  | INV_X2   | 0.018 |   0.318 |    0.408 | 
     | FE_OCPC443_n_32443  | A v -> ZN ^  | INV_X2   | 0.025 |   0.343 |    0.433 | 
     | g214669             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.357 |    0.447 | 
     | g197348             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.376 |    0.465 | 
     | cpuregs_reg[28][10] | D ^          | DFF_X1   | 0.000 |   0.376 |    0.465 | 
     +----------------------------------------------------------------------------+ 
Path 944: MET Setup Check with Pin cpuregs_reg[25][27]/CK 
Endpoint:   cpuregs_reg[25][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.470
- Arrival Time                  0.380
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.077 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.196 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.253 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.292 | 
     | FE_RC_2196_0        | A1 ^ -> ZN v | NAND3_X2  | 0.017 |   0.219 |    0.309 | 
     | FE_RC_2197_0        | A v -> ZN ^  | INV_X1    | 0.013 |   0.232 |    0.322 | 
     | g210322             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.251 |    0.341 | 
     | g221916             | A v -> ZN ^  | INV_X1    | 0.018 |   0.269 |    0.359 | 
     | FE_RC_2141_0        | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.284 |    0.374 | 
     | FE_RC_2249_0        | C1 v -> ZN ^ | AOI211_X2 | 0.049 |   0.333 |    0.423 | 
     | FE_RC_587_0         | A ^ -> ZN v  | INV_X4    | 0.019 |   0.352 |    0.442 | 
     | g214785             | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.369 |    0.459 | 
     | FE_RC_498_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.380 |    0.470 | 
     | cpuregs_reg[25][27] | D v          | DFF_X1    | 0.000 |   0.380 |    0.470 | 
     +-----------------------------------------------------------------------------+ 
Path 945: MET Setup Check with Pin cpuregs_reg[23][27]/CK 
Endpoint:   cpuregs_reg[23][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.470
- Arrival Time                  0.380
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.077 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.196 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.253 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.292 | 
     | FE_RC_2196_0        | A1 ^ -> ZN v | NAND3_X2  | 0.017 |   0.219 |    0.309 | 
     | FE_RC_2197_0        | A v -> ZN ^  | INV_X1    | 0.013 |   0.232 |    0.322 | 
     | g210322             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.251 |    0.341 | 
     | g221916             | A v -> ZN ^  | INV_X1    | 0.018 |   0.269 |    0.359 | 
     | FE_RC_2141_0        | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.284 |    0.374 | 
     | FE_RC_2249_0        | C1 v -> ZN ^ | AOI211_X2 | 0.049 |   0.333 |    0.423 | 
     | FE_RC_587_0         | A ^ -> ZN v  | INV_X4    | 0.019 |   0.352 |    0.442 | 
     | g213273             | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.369 |    0.459 | 
     | FE_RC_680_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.380 |    0.470 | 
     | cpuregs_reg[23][27] | D v          | DFF_X1    | 0.000 |   0.380 |    0.470 | 
     +-----------------------------------------------------------------------------+ 
Path 946: MET Setup Check with Pin cpuregs_reg[14][27]/CK 
Endpoint:   cpuregs_reg[14][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.470
- Arrival Time                  0.380
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.077 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.196 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.253 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.292 | 
     | FE_RC_2196_0        | A1 ^ -> ZN v | NAND3_X2  | 0.017 |   0.219 |    0.309 | 
     | FE_RC_2197_0        | A v -> ZN ^  | INV_X1    | 0.013 |   0.232 |    0.322 | 
     | g210322             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.251 |    0.341 | 
     | g221916             | A v -> ZN ^  | INV_X1    | 0.018 |   0.269 |    0.359 | 
     | FE_RC_2141_0        | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.284 |    0.374 | 
     | FE_RC_2249_0        | C1 v -> ZN ^ | AOI211_X2 | 0.049 |   0.333 |    0.423 | 
     | FE_RC_587_0         | A ^ -> ZN v  | INV_X4    | 0.019 |   0.352 |    0.442 | 
     | g226248             | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.369 |    0.459 | 
     | FE_RC_606_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.380 |    0.470 | 
     | cpuregs_reg[14][27] | D v          | DFF_X1    | 0.000 |   0.380 |    0.470 | 
     +-----------------------------------------------------------------------------+ 
Path 947: MET Setup Check with Pin cpuregs_reg[6][27]/CK 
Endpoint:   cpuregs_reg[6][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.470
- Arrival Time                  0.380
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.077 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.196 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.253 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.292 | 
     | FE_RC_2196_0        | A1 ^ -> ZN v | NAND3_X2  | 0.017 |   0.219 |    0.309 | 
     | FE_RC_2197_0        | A v -> ZN ^  | INV_X1    | 0.013 |   0.232 |    0.322 | 
     | g210322             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.251 |    0.341 | 
     | g221916             | A v -> ZN ^  | INV_X1    | 0.018 |   0.269 |    0.359 | 
     | FE_RC_2141_0        | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.284 |    0.374 | 
     | FE_RC_2249_0        | C1 v -> ZN ^ | AOI211_X2 | 0.049 |   0.333 |    0.423 | 
     | FE_RC_587_0         | A ^ -> ZN v  | INV_X4    | 0.019 |   0.352 |    0.442 | 
     | g213274             | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.369 |    0.459 | 
     | FE_RC_561_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.380 |    0.470 | 
     | cpuregs_reg[6][27]  | D v          | DFF_X1    | 0.000 |   0.380 |    0.470 | 
     +-----------------------------------------------------------------------------+ 
Path 948: MET Setup Check with Pin cpuregs_reg[3][27]/CK 
Endpoint:   cpuregs_reg[3][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.470
- Arrival Time                  0.380
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.077 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.196 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.253 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.292 | 
     | FE_RC_2196_0        | A1 ^ -> ZN v | NAND3_X2  | 0.017 |   0.219 |    0.309 | 
     | FE_RC_2197_0        | A v -> ZN ^  | INV_X1    | 0.013 |   0.232 |    0.322 | 
     | g210322             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.251 |    0.341 | 
     | g221916             | A v -> ZN ^  | INV_X1    | 0.018 |   0.269 |    0.359 | 
     | FE_RC_2141_0        | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.284 |    0.374 | 
     | FE_RC_2249_0        | C1 v -> ZN ^ | AOI211_X2 | 0.049 |   0.333 |    0.423 | 
     | FE_RC_587_0         | A ^ -> ZN v  | INV_X4    | 0.019 |   0.352 |    0.442 | 
     | g213267             | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.369 |    0.459 | 
     | FE_RC_492_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.380 |    0.470 | 
     | cpuregs_reg[3][27]  | D v          | DFF_X1    | 0.000 |   0.380 |    0.470 | 
     +-----------------------------------------------------------------------------+ 
Path 949: MET Setup Check with Pin cpuregs_reg[4][28]/CK 
Endpoint:   cpuregs_reg[4][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.518
- Arrival Time                  0.428
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]                | CK ^         |           |       |  -0.013 |    0.077 | 
     | reg_pc_reg[25]                | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.210 | 
     | add_1312_30_g7598             | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.283 | 
     | FE_OCPC343_add_1312_30_n_8747 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.225 |    0.315 | 
     | add_1312_30_g227775           | A3 ^ -> ZN v | NAND3_X2  | 0.023 |   0.248 |    0.338 | 
     | FE_RC_408_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.264 |    0.354 | 
     | FE_RC_404_0                   | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.280 |    0.370 | 
     | g199870_dup227559             | A1 v -> ZN ^ | OAI222_X4 | 0.072 |   0.352 |    0.442 | 
     | FE_OCPC421_n_33892            | A ^ -> Z ^   | BUF_X2    | 0.041 |   0.393 |    0.483 | 
     | g207654                       | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.409 |    0.499 | 
     | g197091                       | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.428 |    0.518 | 
     | cpuregs_reg[4][28]            | D ^          | DFF_X1    | 0.000 |   0.428 |    0.518 | 
     +---------------------------------------------------------------------------------------+ 
Path 950: MET Setup Check with Pin cpuregs_reg[10][15]/CK 
Endpoint:   cpuregs_reg[10][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.471
- Arrival Time                  0.381
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.051 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.183 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.220 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.280 | 
     | FE_RC_504_0         | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.216 |    0.305 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.254 |    0.344 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.269 |    0.359 | 
     | FE_RC_765_0         | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.310 |    0.400 | 
     | FE_RC_766_0         | A ^ -> ZN v  | INV_X8   | 0.013 |   0.323 |    0.413 | 
     | FE_OCPC419_n_13090  | A v -> Z v   | BUF_X4   | 0.028 |   0.350 |    0.440 | 
     | g212832             | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.364 |    0.454 | 
     | g197533             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.381 |    0.471 | 
     | cpuregs_reg[10][15] | D v          | DFF_X1   | 0.000 |   0.381 |    0.471 | 
     +----------------------------------------------------------------------------+ 
Path 951: MET Setup Check with Pin cpuregs_reg[3][4]/CK 
Endpoint:   cpuregs_reg[3][4]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.348
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3] | CK ^         |          |       |  -0.032 |    0.058 | 
     | latched_rd_reg[3] | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.160 | 
     | g201052           | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.196 | 
     | g227638           | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.217 | 
     | g226407           | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.274 | 
     | g226138           | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.309 | 
     | g227646           | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.352 | 
     | FE_RC_2284_0      | A1 ^ -> ZN v | NAND2_X2 | 0.025 |   0.286 |    0.376 | 
     | FE_RC_2285_0      | A v -> ZN ^  | INV_X8   | 0.031 |   0.317 |    0.407 | 
     | g198443           | A1 ^ -> ZN v | NAND2_X2 | 0.013 |   0.330 |    0.420 | 
     | g196910           | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.348 |    0.438 | 
     | cpuregs_reg[3][4] | D ^          | DFF_X1   | 0.000 |   0.348 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 952: MET Setup Check with Pin cpuregs_reg[28][27]/CK 
Endpoint:   cpuregs_reg[28][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.470
- Arrival Time                  0.380
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.077 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.196 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.254 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.292 | 
     | FE_RC_2196_0        | A1 ^ -> ZN v | NAND3_X2  | 0.017 |   0.219 |    0.309 | 
     | FE_RC_2197_0        | A v -> ZN ^  | INV_X1    | 0.013 |   0.232 |    0.322 | 
     | g210322             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.251 |    0.341 | 
     | g221916             | A v -> ZN ^  | INV_X1    | 0.018 |   0.269 |    0.359 | 
     | FE_RC_2141_0        | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.284 |    0.374 | 
     | FE_RC_2249_0        | C1 v -> ZN ^ | AOI211_X2 | 0.049 |   0.333 |    0.423 | 
     | FE_RC_587_0         | A ^ -> ZN v  | INV_X4    | 0.019 |   0.352 |    0.442 | 
     | g214658             | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.369 |    0.459 | 
     | FE_RC_631_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.380 |    0.470 | 
     | cpuregs_reg[28][27] | D v          | DFF_X1    | 0.000 |   0.380 |    0.470 | 
     +-----------------------------------------------------------------------------+ 
Path 953: MET Setup Check with Pin cpuregs_reg[29][29]/CK 
Endpoint:   cpuregs_reg[29][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.495
- Arrival Time                  0.405
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[25]      | CK ^         |          |       |  -0.013 |    0.077 | 
     | reg_pc_reg[25]      | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.120 |    0.210 | 
     | add_1312_30_g7598   | A1 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.193 |    0.283 | 
     | FE_RC_393_0         | A ^ -> ZN v  | INV_X2   | 0.009 |   0.202 |    0.292 | 
     | FE_RC_392_0         | A1 v -> ZN ^ | NOR2_X2  | 0.018 |   0.220 |    0.310 | 
     | FE_RC_391_0         | A3 ^ -> ZN v | NAND3_X1 | 0.023 |   0.243 |    0.333 | 
     | g17                 | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.284 |    0.374 | 
     | FE_RC_2078_0        | A v -> ZN ^  | INV_X1   | 0.018 |   0.302 |    0.392 | 
     | FE_RC_2077_0        | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.318 |    0.408 | 
     | FE_RC_2076_0        | A1 v -> ZN ^ | NAND3_X4 | 0.017 |   0.335 |    0.425 | 
     | FE_OCPC390_n_27473  | A ^ -> Z ^   | BUF_X2   | 0.041 |   0.376 |    0.466 | 
     | g221357             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.392 |    0.482 | 
     | FE_RC_645_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.405 |    0.495 | 
     | cpuregs_reg[29][29] | D ^          | DFF_X1   | 0.000 |   0.405 |    0.495 | 
     +----------------------------------------------------------------------------+ 
Path 954: MET Setup Check with Pin cpuregs_reg[21][29]/CK 
Endpoint:   cpuregs_reg[21][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.495
- Arrival Time                  0.405
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[25]      | CK ^         |          |       |  -0.013 |    0.077 | 
     | reg_pc_reg[25]      | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.120 |    0.210 | 
     | add_1312_30_g7598   | A1 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.193 |    0.283 | 
     | FE_RC_393_0         | A ^ -> ZN v  | INV_X2   | 0.009 |   0.202 |    0.292 | 
     | FE_RC_392_0         | A1 v -> ZN ^ | NOR2_X2  | 0.018 |   0.220 |    0.310 | 
     | FE_RC_391_0         | A3 ^ -> ZN v | NAND3_X1 | 0.023 |   0.243 |    0.333 | 
     | g17                 | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.284 |    0.374 | 
     | FE_RC_2078_0        | A v -> ZN ^  | INV_X1   | 0.018 |   0.302 |    0.392 | 
     | FE_RC_2077_0        | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.318 |    0.408 | 
     | FE_RC_2076_0        | A1 v -> ZN ^ | NAND3_X4 | 0.017 |   0.335 |    0.425 | 
     | FE_OCPC390_n_27473  | A ^ -> Z ^   | BUF_X2   | 0.041 |   0.376 |    0.466 | 
     | g221368             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.392 |    0.482 | 
     | FE_RC_805_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.405 |    0.495 | 
     | cpuregs_reg[21][29] | D ^          | DFF_X1   | 0.000 |   0.405 |    0.495 | 
     +----------------------------------------------------------------------------+ 
Path 955: MET Setup Check with Pin cpuregs_reg[6][29]/CK 
Endpoint:   cpuregs_reg[6][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.495
- Arrival Time                  0.405
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[25]     | CK ^         |          |       |  -0.013 |    0.077 | 
     | reg_pc_reg[25]     | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.120 |    0.210 | 
     | add_1312_30_g7598  | A1 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.193 |    0.283 | 
     | FE_RC_393_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.202 |    0.292 | 
     | FE_RC_392_0        | A1 v -> ZN ^ | NOR2_X2  | 0.018 |   0.220 |    0.310 | 
     | FE_RC_391_0        | A3 ^ -> ZN v | NAND3_X1 | 0.023 |   0.243 |    0.333 | 
     | g17                | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.284 |    0.374 | 
     | FE_RC_2078_0       | A v -> ZN ^  | INV_X1   | 0.018 |   0.302 |    0.392 | 
     | FE_RC_2077_0       | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.318 |    0.408 | 
     | FE_RC_2076_0       | A1 v -> ZN ^ | NAND3_X4 | 0.017 |   0.335 |    0.425 | 
     | FE_OCPC390_n_27473 | A ^ -> Z ^   | BUF_X2   | 0.041 |   0.376 |    0.466 | 
     | g221363            | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.392 |    0.482 | 
     | FE_RC_757_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.405 |    0.495 | 
     | cpuregs_reg[6][29] | D ^          | DFF_X1   | 0.000 |   0.405 |    0.495 | 
     +---------------------------------------------------------------------------+ 
Path 956: MET Setup Check with Pin cpuregs_reg[1][29]/CK 
Endpoint:   cpuregs_reg[1][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.495
- Arrival Time                  0.405
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[25]     | CK ^         |          |       |  -0.013 |    0.077 | 
     | reg_pc_reg[25]     | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.120 |    0.210 | 
     | add_1312_30_g7598  | A1 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.193 |    0.283 | 
     | FE_RC_393_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.202 |    0.292 | 
     | FE_RC_392_0        | A1 v -> ZN ^ | NOR2_X2  | 0.018 |   0.220 |    0.310 | 
     | FE_RC_391_0        | A3 ^ -> ZN v | NAND3_X1 | 0.023 |   0.243 |    0.333 | 
     | g17                | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.284 |    0.374 | 
     | FE_RC_2078_0       | A v -> ZN ^  | INV_X1   | 0.018 |   0.302 |    0.392 | 
     | FE_RC_2077_0       | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.318 |    0.408 | 
     | FE_RC_2076_0       | A1 v -> ZN ^ | NAND3_X4 | 0.017 |   0.335 |    0.425 | 
     | FE_OCPC390_n_27473 | A ^ -> Z ^   | BUF_X2   | 0.041 |   0.376 |    0.466 | 
     | g221364            | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.392 |    0.482 | 
     | FE_RC_717_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.405 |    0.495 | 
     | cpuregs_reg[1][29] | D ^          | DFF_X1   | 0.000 |   0.405 |    0.495 | 
     +---------------------------------------------------------------------------+ 
Path 957: MET Setup Check with Pin cpu_state_reg[2]/CK 
Endpoint:   cpu_state_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.030
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.344
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[1]   | CK ^         |           |       |  -0.032 |    0.058 | 
     | reg_op1_reg[1]   | CK ^ -> Q ^  | DFF_X2    | 0.152 |   0.120 |    0.210 | 
     | g90381__222112   | A1 ^ -> ZN ^ | OR2_X2    | 0.033 |   0.152 |    0.242 | 
     | g222114          | A ^ -> ZN v  | OAI211_X1 | 0.026 |   0.179 |    0.269 | 
     | g200454          | A v -> ZN ^  | AOI21_X1  | 0.050 |   0.229 |    0.319 | 
     | g200202          | A1 ^ -> ZN v | NOR2_X1   | 0.011 |   0.240 |    0.330 | 
     | g209569          | A4 v -> ZN ^ | NAND4_X1  | 0.029 |   0.269 |    0.359 | 
     | g1               | A1 ^ -> ZN v | NAND3_X1  | 0.042 |   0.311 |    0.401 | 
     | g194525__209576  | A1 v -> ZN ^ | OAI22_X1  | 0.033 |   0.344 |    0.434 | 
     | cpu_state_reg[2] | D ^          | DFF_X2    | 0.000 |   0.344 |    0.434 | 
     +--------------------------------------------------------------------------+ 
Path 958: MET Setup Check with Pin cpuregs_reg[4][25]/CK 
Endpoint:   cpuregs_reg[4][25]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.353
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.056 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.163 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.189 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.223 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.260 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4  | 0.040 |   0.210 |    0.300 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1 | 0.018 |   0.229 |    0.319 | 
     | FE_RC_2089_0        | A v -> ZN ^  | INV_X1   | 0.017 |   0.246 |    0.336 | 
     | FE_RC_2088_0        | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.262 |    0.352 | 
     | FE_RC_2412_0        | A2 v -> ZN ^ | NAND3_X2 | 0.022 |   0.284 |    0.374 | 
     | FE_RC_2411_0        | A1 ^ -> ZN v | NAND3_X4 | 0.032 |   0.316 |    0.406 | 
     | g215921             | A1 v -> ZN ^ | NAND2_X1 | 0.020 |   0.336 |    0.426 | 
     | g197083             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.353 |    0.443 | 
     | cpuregs_reg[4][25]  | D v          | DFF_X1   | 0.000 |   0.353 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 959: MET Setup Check with Pin cpuregs_reg[25][0]/CK 
Endpoint:   cpuregs_reg[25][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.348
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.058 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.160 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.196 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.217 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.274 | 
     | g226169            | A1 ^ -> ZN ^ | AND3_X2  | 0.052 |   0.236 |    0.326 | 
     | FE_OCPC205_n_32510 | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.264 |    0.355 | 
     | FE_RC_2339_0       | A1 ^ -> ZN v | NAND2_X2 | 0.021 |   0.286 |    0.376 | 
     | FE_RC_2340_0       | A v -> ZN ^  | INV_X8   | 0.029 |   0.315 |    0.405 | 
     | g214790            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.330 |    0.420 | 
     | g197225            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.348 |    0.438 | 
     | cpuregs_reg[25][0] | D ^          | DFF_X1   | 0.000 |   0.348 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 960: MET Setup Check with Pin cpuregs_reg[19][17]/CK 
Endpoint:   cpuregs_reg[19][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.447
- Arrival Time                  0.356
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.056 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.189 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.212 | 
     | FE_OCPC529_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.147 |    0.237 | 
     | FE_RC_853_0         | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.162 |    0.252 | 
     | FE_RC_852_0         | A1 v -> ZN ^ | NOR2_X2  | 0.026 |   0.188 |    0.278 | 
     | g99                 | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.203 |    0.293 | 
     | g210527             | A v -> ZN ^  | INV_X1   | 0.012 |   0.215 |    0.306 | 
     | g225008             | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.233 |    0.323 | 
     | g225007             | A v -> ZN v  | XNOR2_X2 | 0.039 |   0.272 |    0.362 | 
     | g207431             | B1 v -> ZN ^ | AOI21_X4 | 0.035 |   0.307 |    0.397 | 
     | g221690             | A ^ -> ZN v  | INV_X8   | 0.022 |   0.329 |    0.419 | 
     | g221929             | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.345 |    0.435 | 
     | FE_RC_2209_0        | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.356 |    0.447 | 
     | cpuregs_reg[19][17] | D v          | DFF_X1   | 0.000 |   0.356 |    0.447 | 
     +----------------------------------------------------------------------------+ 
Path 961: MET Setup Check with Pin reg_out_reg[26]/CK 
Endpoint:   reg_out_reg[26]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[20]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.459
- Arrival Time                  0.369
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[20]          | CK ^         |           |       |  -0.013 |    0.077 | 
     | reg_pc_reg[20]          | CK ^ -> Q v  | DFF_X1    | 0.101 |   0.087 |    0.178 | 
     | add_1801_23_g1207       | A2 v -> ZN ^ | NOR2_X1   | 0.055 |   0.142 |    0.232 | 
     | add_1801_23_g1160       | A1 ^ -> ZN v | NOR2_X1   | 0.013 |   0.155 |    0.246 | 
     | add_1801_23_g1078       | A1 v -> ZN v | AND2_X1   | 0.032 |   0.188 |    0.278 | 
     | add_1801_23_g213934     | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.208 |    0.298 | 
     | add_1801_23_g216919_dup | A1 ^ -> ZN ^ | AND2_X2   | 0.031 |   0.238 |    0.329 | 
     | FE_RC_310_0             | A ^ -> ZN v  | INV_X2    | 0.011 |   0.249 |    0.339 | 
     | add_1801_23_g216922     | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.266 |    0.356 | 
     | add_1801_23_g966        | A ^ -> ZN v  | OAI211_X2 | 0.029 |   0.294 |    0.385 | 
     | add_1801_23_g945        | A v -> ZN v  | XNOR2_X2  | 0.038 |   0.333 |    0.423 | 
     | g200953                 | A1 v -> ZN ^ | NAND2_X2  | 0.014 |   0.347 |    0.437 | 
     | g199475                 | A1 ^ -> ZN v | NAND4_X2  | 0.022 |   0.369 |    0.459 | 
     | reg_out_reg[26]         | D v          | DFF_X1    | 0.000 |   0.369 |    0.459 | 
     +---------------------------------------------------------------------------------+ 
Path 962: MET Setup Check with Pin cpuregs_reg[6][4]/CK 
Endpoint:   cpuregs_reg[6][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.351
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.056 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.163 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.189 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.124 |    0.214 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.159 |    0.249 | 
     | add_1312_30_g7583   | A ^ -> ZN v  | INV_X1   | 0.014 |   0.172 |    0.263 | 
     | add_1312_30_g7561   | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.208 |    0.299 | 
     | FE_RC_2290_0        | A1 v -> ZN ^ | AOI22_X1 | 0.053 |   0.262 |    0.352 | 
     | g227600             | A1 ^ -> ZN v | NAND2_X4 | 0.049 |   0.311 |    0.401 | 
     | g207544             | A1 v -> ZN ^ | NAND2_X1 | 0.023 |   0.333 |    0.424 | 
     | g197219             | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.351 |    0.441 | 
     | cpuregs_reg[6][4]   | D v          | DFF_X1   | 0.000 |   0.351 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 963: MET Setup Check with Pin cpuregs_reg[30][7]/CK 
Endpoint:   cpuregs_reg[30][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.376
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.058 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.160 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.196 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.217 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.274 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.327 | 
     | g227806            | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.276 |    0.367 | 
     | FE_OCPC399_n_34134 | A ^ -> Z ^   | BUF_X8   | 0.022 |   0.298 |    0.389 | 
     | FE_OCPC192_n_34134 | A ^ -> Z ^   | BUF_X1   | 0.042 |   0.340 |    0.430 | 
     | g226202            | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.357 |    0.447 | 
     | g227810            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.376 |    0.467 | 
     | cpuregs_reg[30][7] | D ^          | DFF_X1   | 0.000 |   0.376 |    0.467 | 
     +---------------------------------------------------------------------------+ 
Path 964: MET Setup Check with Pin cpuregs_reg[7][4]/CK 
Endpoint:   cpuregs_reg[7][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.351
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.056 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.163 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.189 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.124 |    0.215 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.159 |    0.249 | 
     | add_1312_30_g7583   | A ^ -> ZN v  | INV_X1   | 0.014 |   0.172 |    0.263 | 
     | add_1312_30_g7561   | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.208 |    0.299 | 
     | FE_RC_2290_0        | A1 v -> ZN ^ | AOI22_X1 | 0.053 |   0.262 |    0.352 | 
     | g227600             | A1 ^ -> ZN v | NAND2_X4 | 0.049 |   0.311 |    0.401 | 
     | g223939             | A1 v -> ZN ^ | NAND2_X1 | 0.023 |   0.333 |    0.424 | 
     | g196779             | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.351 |    0.441 | 
     | cpuregs_reg[7][4]   | D v          | DFF_X1   | 0.000 |   0.351 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 965: MET Setup Check with Pin cpuregs_reg[4][0]/CK 
Endpoint:   cpuregs_reg[4][0]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.349
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3] | CK ^         |          |       |  -0.032 |    0.059 | 
     | latched_rd_reg[3] | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.161 | 
     | g201052           | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.196 | 
     | g227638           | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.217 | 
     | g226407           | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.274 | 
     | g226181           | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.308 | 
     | g226184           | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.257 |    0.348 | 
     | g217394           | A1 ^ -> ZN ^ | AND2_X4  | 0.056 |   0.313 |    0.404 | 
     | g198477           | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.330 |    0.420 | 
     | g197000           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.349 |    0.440 | 
     | cpuregs_reg[4][0] | D ^          | DFF_X1   | 0.000 |   0.349 |    0.440 | 
     +--------------------------------------------------------------------------+ 
Path 966: MET Setup Check with Pin reg_out_reg[21]/CK 
Endpoint:   reg_out_reg[21]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[3]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.461
- Arrival Time                  0.370
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[3] | CK ^         |           |       |  -0.032 |    0.059 | 
     | decoded_imm_reg[3] | CK ^ -> Q ^  | DFF_X2    | 0.141 |   0.109 |    0.200 | 
     | FE_RC_178_0        | A2 ^ -> ZN v | OAI22_X1  | 0.026 |   0.135 |    0.225 | 
     | FE_RC_2352_0       | C1 v -> ZN ^ | OAI211_X2 | 0.040 |   0.175 |    0.265 | 
     | FE_RC_2343_0       | A2 ^ -> ZN v | NAND2_X2  | 0.022 |   0.196 |    0.287 | 
     | FE_RC_2342_0       | A1 v -> ZN ^ | NAND3_X4  | 0.018 |   0.215 |    0.305 | 
     | add_1801_23_g1004  | A1 ^ -> ZN v | NAND2_X4  | 0.015 |   0.230 |    0.320 | 
     | FE_RC_2367_0       | A1 v -> ZN ^ | NAND2_X4  | 0.017 |   0.247 |    0.338 | 
     | FE_RC_2368_0       | A ^ -> ZN v  | INV_X8    | 0.012 |   0.259 |    0.349 | 
     | add_1801_23_g970   | B1 v -> ZN ^ | OAI21_X1  | 0.037 |   0.296 |    0.387 | 
     | add_1801_23_g944   | A ^ -> ZN ^  | XNOR2_X2  | 0.042 |   0.338 |    0.429 | 
     | g201148            | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.353 |    0.443 | 
     | FE_RC_2029_0       | A1 v -> ZN ^ | NAND3_X2  | 0.017 |   0.370 |    0.461 | 
     | reg_out_reg[21]    | D ^          | DFF_X1    | 0.000 |   0.370 |    0.461 | 
     +----------------------------------------------------------------------------+ 
Path 967: MET Setup Check with Pin cpuregs_reg[23][16]/CK 
Endpoint:   cpuregs_reg[23][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.348
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.059 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.161 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.196 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.217 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.274 | 
     | g219696             | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.328 | 
     | FE_OCPC179_n_25565  | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.270 |    0.360 | 
     | g198850_dup225217   | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.313 |    0.403 | 
     | g223332             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.328 |    0.419 | 
     | g197152             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.348 |    0.439 | 
     | cpuregs_reg[23][16] | D ^          | DFF_X1   | 0.000 |   0.348 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 968: MET Setup Check with Pin cpuregs_reg[22][3]/CK 
Endpoint:   cpuregs_reg[22][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.348
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.059 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.161 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.196 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.217 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.275 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.328 | 
     | FE_OCPC179_n_25565 | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.270 |    0.360 | 
     | g198848_dup        | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.314 |    0.405 | 
     | g213204            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.329 |    0.420 | 
     | g218295            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.348 |    0.439 | 
     | cpuregs_reg[22][3] | D ^          | DFF_X1   | 0.000 |   0.348 |    0.439 | 
     +---------------------------------------------------------------------------+ 
Path 969: MET Setup Check with Pin cpuregs_reg[16][2]/CK 
Endpoint:   cpuregs_reg[16][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.375
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.059 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.161 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.196 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.217 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.275 | 
     | g226169            | A1 ^ -> ZN ^ | AND3_X2  | 0.052 |   0.236 |    0.327 | 
     | FE_OCPC205_n_32510 | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.264 |    0.355 | 
     | g226172            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.298 |    0.389 | 
     | FE_OCPC475_n_32514 | A ^ -> ZN v  | INV_X2   | 0.016 |   0.315 |    0.406 | 
     | FE_OCPC478_n_32514 | A v -> ZN ^  | INV_X2   | 0.025 |   0.339 |    0.430 | 
     | g198740            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.354 |    0.445 | 
     | g196765            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.375 |    0.465 | 
     | cpuregs_reg[16][2] | D ^          | DFF_X1   | 0.000 |   0.375 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 970: MET Setup Check with Pin cpuregs_reg[9][27]/CK 
Endpoint:   cpuregs_reg[9][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.375
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.078 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.197 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.254 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.293 | 
     | FE_RC_2196_0        | A1 ^ -> ZN v | NAND3_X2  | 0.017 |   0.219 |    0.310 | 
     | FE_RC_2197_0        | A v -> ZN ^  | INV_X1    | 0.013 |   0.232 |    0.323 | 
     | g210322             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.251 |    0.342 | 
     | g221909             | B1 v -> ZN ^ | OAI221_X4 | 0.092 |   0.343 |    0.433 | 
     | g213257             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.356 |    0.447 | 
     | g197512             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.375 |    0.465 | 
     | cpuregs_reg[9][27]  | D ^          | DFF_X1    | 0.000 |   0.375 |    0.465 | 
     +-----------------------------------------------------------------------------+ 
Path 971: MET Setup Check with Pin cpuregs_reg[20][15]/CK 
Endpoint:   cpuregs_reg[20][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.471
- Arrival Time                  0.380
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.052 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.184 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.221 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.281 | 
     | FE_RC_504_0         | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.216 |    0.306 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.254 |    0.345 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.269 |    0.360 | 
     | FE_RC_765_0         | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.310 |    0.401 | 
     | FE_RC_766_0         | A ^ -> ZN v  | INV_X8   | 0.013 |   0.323 |    0.414 | 
     | FE_OCPC493_n_13090  | A v -> Z v   | BUF_X8   | 0.025 |   0.348 |    0.439 | 
     | g222726             | A2 v -> ZN ^ | NAND2_X1 | 0.015 |   0.363 |    0.454 | 
     | g196996             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.380 |    0.471 | 
     | cpuregs_reg[20][15] | D v          | DFF_X1   | 0.000 |   0.380 |    0.471 | 
     +----------------------------------------------------------------------------+ 
Path 972: MET Setup Check with Pin cpuregs_reg[3][15]/CK 
Endpoint:   cpuregs_reg[3][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.471
- Arrival Time                  0.380
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.052 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.184 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.221 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.281 | 
     | FE_RC_504_0         | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.216 |    0.306 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.254 |    0.345 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.269 |    0.360 | 
     | FE_RC_765_0         | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.310 |    0.401 | 
     | FE_RC_766_0         | A ^ -> ZN v  | INV_X8   | 0.013 |   0.323 |    0.414 | 
     | FE_OCPC493_n_13090  | A v -> Z v   | BUF_X8   | 0.025 |   0.348 |    0.439 | 
     | g198455             | A2 v -> ZN ^ | NAND2_X1 | 0.015 |   0.363 |    0.454 | 
     | g196945             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.380 |    0.471 | 
     | cpuregs_reg[3][15]  | D v          | DFF_X1   | 0.000 |   0.380 |    0.471 | 
     +----------------------------------------------------------------------------+ 
Path 973: MET Setup Check with Pin cpuregs_reg[22][1]/CK 
Endpoint:   cpuregs_reg[22][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.348
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.059 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.161 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.197 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.218 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.275 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.328 | 
     | FE_OCPC179_n_25565 | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.270 |    0.361 | 
     | g198848_dup        | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.314 |    0.405 | 
     | g213202            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.329 |    0.420 | 
     | g218311            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.348 |    0.439 | 
     | cpuregs_reg[22][1] | D ^          | DFF_X1   | 0.000 |   0.348 |    0.439 | 
     +---------------------------------------------------------------------------+ 
Path 974: MET Setup Check with Pin cpu_state_reg[1]/CK 
Endpoint:   cpu_state_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.435
- Arrival Time                  0.344
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[1]   | CK ^         |           |       |  -0.032 |    0.059 | 
     | reg_op1_reg[1]   | CK ^ -> Q ^  | DFF_X2    | 0.152 |   0.120 |    0.211 | 
     | g90381__222112   | A1 ^ -> ZN ^ | OR2_X2    | 0.033 |   0.152 |    0.243 | 
     | g222114          | A ^ -> ZN v  | OAI211_X1 | 0.026 |   0.179 |    0.270 | 
     | g200454          | A v -> ZN ^  | AOI21_X1  | 0.050 |   0.229 |    0.320 | 
     | g200202          | A1 ^ -> ZN v | NOR2_X1   | 0.011 |   0.240 |    0.331 | 
     | g209569          | A4 v -> ZN ^ | NAND4_X1  | 0.029 |   0.269 |    0.360 | 
     | g1               | A1 ^ -> ZN v | NAND3_X1  | 0.042 |   0.311 |    0.402 | 
     | g194519__209577  | A1 v -> ZN ^ | OAI22_X1  | 0.033 |   0.344 |    0.435 | 
     | cpu_state_reg[1] | D ^          | DFF_X1    | 0.000 |   0.344 |    0.435 | 
     +--------------------------------------------------------------------------+ 
Path 975: MET Setup Check with Pin reg_out_reg[0]/CK 
Endpoint:   reg_out_reg[0]/D   (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.347
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                       |              |           |       |  Time   |   Time   | 
     |-----------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[5]      | CK ^         |           |       |  -0.036 |    0.055 | 
     | cpu_state_reg[5]      | CK ^ -> Q v  | DFF_X1    | 0.097 |   0.062 |    0.153 | 
     | FE_OCPC94_cpu_state_5 | A v -> Z v   | BUF_X1    | 0.038 |   0.100 |    0.191 | 
     | FE_OCPC45_cpu_state_5 | A v -> Z v   | BUF_X1    | 0.044 |   0.144 |    0.235 | 
     | g90383__212279        | A1 v -> ZN v | AND2_X4   | 0.032 |   0.176 |    0.267 | 
     | g90303__212288        | A1 v -> ZN ^ | AOI222_X1 | 0.051 |   0.227 |    0.318 | 
     | g90213__2703          | B ^ -> ZN v  | OAI211_X1 | 0.033 |   0.260 |    0.351 | 
     | g90146__4547          | A v -> ZN ^  | AOI221_X1 | 0.072 |   0.332 |    0.423 | 
     | g90127__5703          | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.347 |    0.438 | 
     | reg_out_reg[0]        | D v          | DFF_X1    | 0.000 |   0.347 |    0.438 | 
     +-------------------------------------------------------------------------------+ 
Path 976: MET Setup Check with Pin cpuregs_reg[22][0]/CK 
Endpoint:   cpuregs_reg[22][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.348
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.059 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.161 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.197 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.218 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.275 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.328 | 
     | FE_OCPC179_n_25565 | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.270 |    0.361 | 
     | g198848_dup        | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.314 |    0.405 | 
     | g213200            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.329 |    0.420 | 
     | g218315            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.348 |    0.439 | 
     | cpuregs_reg[22][0] | D ^          | DFF_X1   | 0.000 |   0.348 |    0.439 | 
     +---------------------------------------------------------------------------+ 
Path 977: MET Setup Check with Pin cpuregs_reg[2][28]/CK 
Endpoint:   cpuregs_reg[2][28]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.470
- Arrival Time                  0.379
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]                | CK ^         |           |       |  -0.013 |    0.078 | 
     | reg_pc_reg[25]                | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.211 | 
     | add_1312_30_g7598             | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.284 | 
     | FE_OCPC343_add_1312_30_n_8747 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.225 |    0.317 | 
     | add_1312_30_g227775           | A3 ^ -> ZN v | NAND3_X2  | 0.023 |   0.248 |    0.339 | 
     | FE_OCPC223_n_34107            | A v -> ZN ^  | INV_X1    | 0.014 |   0.262 |    0.353 | 
     | FE_RC_405_0                   | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.273 |    0.364 | 
     | FE_RC_404_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.290 |    0.381 | 
     | g199870_dup227559             | A1 ^ -> ZN v | OAI222_X4 | 0.065 |   0.355 |    0.446 | 
     | g212931                       | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.368 |    0.459 | 
     | FE_RC_733_0                   | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.379 |    0.470 | 
     | cpuregs_reg[2][28]            | D v          | DFF_X1    | 0.000 |   0.379 |    0.470 | 
     +---------------------------------------------------------------------------------------+ 
Path 978: MET Setup Check with Pin cpuregs_reg[8][6]/CK 
Endpoint:   cpuregs_reg[8][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.353
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.034 |    0.057 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.190 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.126 |    0.217 | 
     | add_1312_30_g219384 | A1 ^ -> ZN ^ | AND2_X4   | 0.033 |   0.159 |    0.250 | 
     | add_1312_30_g217207 | A ^ -> ZN v  | INV_X1    | 0.011 |   0.170 |    0.261 | 
     | add_1312_30_g7573   | A2 v -> ZN ^ | NOR2_X2   | 0.026 |   0.196 |    0.287 | 
     | FE_RC_2421_0        | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.211 |    0.302 | 
     | FE_RC_2420_0        | A v -> ZN ^  | OAI211_X1 | 0.021 |   0.231 |    0.322 | 
     | FE_RC_2419_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.033 |   0.265 |    0.356 | 
     | g226037             | A ^ -> ZN v  | INV_X2    | 0.011 |   0.276 |    0.367 | 
     | g226040             | A1 v -> ZN v | OR2_X4    | 0.043 |   0.319 |    0.410 | 
     | g226045             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.336 |    0.427 | 
     | g197372             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.353 |    0.444 | 
     | cpuregs_reg[8][6]   | D v          | DFF_X1    | 0.000 |   0.353 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 979: MET Setup Check with Pin cpuregs_reg[24][10]/CK 
Endpoint:   cpuregs_reg[24][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.445
- Arrival Time                  0.354
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.057 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.190 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.213 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.160 |    0.251 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1 | 0.032 |   0.193 |    0.284 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.234 |    0.325 | 
     | g207398             | A v -> ZN ^  | INV_X1   | 0.017 |   0.250 |    0.342 | 
     | FE_RC_663_0         | A1 ^ -> ZN v | OAI22_X2 | 0.019 |   0.269 |    0.361 | 
     | FE_RC_661_0         | A1 v -> ZN ^ | NOR2_X4  | 0.032 |   0.301 |    0.392 | 
     | FE_RC_662_0         | A ^ -> ZN v  | INV_X8   | 0.019 |   0.320 |    0.411 | 
     | g214741             | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.337 |    0.428 | 
     | g197198             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.354 |    0.445 | 
     | cpuregs_reg[24][10] | D v          | DFF_X1   | 0.000 |   0.354 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 980: MET Setup Check with Pin cpuregs_reg[31][15]/CK 
Endpoint:   cpuregs_reg[31][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.469
- Arrival Time                  0.378
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.052 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.184 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.222 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.281 | 
     | FE_RC_504_0         | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.216 |    0.307 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.254 |    0.346 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.269 |    0.360 | 
     | FE_RC_765_0         | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.310 |    0.401 | 
     | FE_RC_766_0         | A ^ -> ZN v  | INV_X8   | 0.013 |   0.323 |    0.414 | 
     | FE_OCPC493_n_13090  | A v -> Z v   | BUF_X8   | 0.025 |   0.348 |    0.439 | 
     | g213234             | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.361 |    0.452 | 
     | g215725             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.378 |    0.469 | 
     | cpuregs_reg[31][15] | D v          | DFF_X1   | 0.000 |   0.378 |    0.469 | 
     +----------------------------------------------------------------------------+ 
Path 981: MET Setup Check with Pin cpuregs_reg[1][25]/CK 
Endpoint:   cpuregs_reg[1][25]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.353
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.059 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.161 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.197 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.218 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.275 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.309 | 
     | FE_OCPC139_n_32522 | A ^ -> Z ^   | BUF_X4   | 0.028 |   0.245 |    0.337 | 
     | g219141            | A1 ^ -> ZN ^ | AND3_X4  | 0.066 |   0.311 |    0.403 | 
     | FE_RC_473_0        | A1 ^ -> ZN ^ | OR2_X1   | 0.030 |   0.341 |    0.432 | 
     | FE_RC_472_0        | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.353 |    0.444 | 
     | cpuregs_reg[1][25] | D v          | DFF_X1   | 0.000 |   0.353 |    0.444 | 
     +---------------------------------------------------------------------------+ 
Path 982: MET Setup Check with Pin cpuregs_reg[18][15]/CK 
Endpoint:   cpuregs_reg[18][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.469
- Arrival Time                  0.378
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.052 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.184 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.222 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.281 | 
     | FE_RC_504_0         | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.216 |    0.307 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.254 |    0.346 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.269 |    0.360 | 
     | FE_RC_765_0         | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.310 |    0.401 | 
     | FE_RC_766_0         | A ^ -> ZN v  | INV_X8   | 0.013 |   0.323 |    0.414 | 
     | FE_OCPC493_n_13090  | A v -> Z v   | BUF_X8   | 0.025 |   0.348 |    0.439 | 
     | g222775             | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.361 |    0.452 | 
     | g222774             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.378 |    0.469 | 
     | cpuregs_reg[18][15] | D v          | DFF_X1   | 0.000 |   0.378 |    0.469 | 
     +----------------------------------------------------------------------------+ 
Path 983: MET Setup Check with Pin cpuregs_reg[31][3]/CK 
Endpoint:   cpuregs_reg[31][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.347
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.059 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.161 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.197 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.218 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.275 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.328 | 
     | FE_OCPC179_n_25565 | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.270 |    0.361 | 
     | g198867_dup        | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.313 |    0.404 | 
     | g213239            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.328 |    0.419 | 
     | g215714            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.347 |    0.438 | 
     | cpuregs_reg[31][3] | D ^          | DFF_X1   | 0.000 |   0.347 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 984: MET Setup Check with Pin cpu_state_reg[3]/CK 
Endpoint:   cpu_state_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.030
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.435
- Arrival Time                  0.344
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[1]   | CK ^         |           |       |  -0.032 |    0.060 | 
     | reg_op1_reg[1]   | CK ^ -> Q ^  | DFF_X2    | 0.152 |   0.120 |    0.211 | 
     | g90381__222112   | A1 ^ -> ZN ^ | OR2_X2    | 0.033 |   0.152 |    0.244 | 
     | g222114          | A ^ -> ZN v  | OAI211_X1 | 0.026 |   0.179 |    0.270 | 
     | g200454          | A v -> ZN ^  | AOI21_X1  | 0.050 |   0.229 |    0.320 | 
     | g200202          | A1 ^ -> ZN v | NOR2_X1   | 0.011 |   0.240 |    0.331 | 
     | g209569          | A4 v -> ZN ^ | NAND4_X1  | 0.029 |   0.269 |    0.360 | 
     | g1               | A1 ^ -> ZN v | NAND3_X1  | 0.042 |   0.311 |    0.403 | 
     | g194520__209575  | A1 v -> ZN ^ | OAI22_X1  | 0.033 |   0.344 |    0.435 | 
     | cpu_state_reg[3] | D ^          | DFF_X2    | 0.000 |   0.344 |    0.435 | 
     +--------------------------------------------------------------------------+ 
Path 985: MET Setup Check with Pin cpu_state_reg[0]/CK 
Endpoint:   cpu_state_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.030
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.435
- Arrival Time                  0.344
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[1]   | CK ^         |           |       |  -0.032 |    0.060 | 
     | reg_op1_reg[1]   | CK ^ -> Q ^  | DFF_X2    | 0.152 |   0.120 |    0.211 | 
     | g90381__222112   | A1 ^ -> ZN ^ | OR2_X2    | 0.033 |   0.152 |    0.244 | 
     | g222114          | A ^ -> ZN v  | OAI211_X1 | 0.026 |   0.179 |    0.270 | 
     | g200454          | A v -> ZN ^  | AOI21_X1  | 0.050 |   0.229 |    0.320 | 
     | g200202          | A1 ^ -> ZN v | NOR2_X1   | 0.011 |   0.240 |    0.331 | 
     | g209569          | A4 v -> ZN ^ | NAND4_X1  | 0.029 |   0.269 |    0.360 | 
     | g1               | A1 ^ -> ZN v | NAND3_X1  | 0.042 |   0.311 |    0.403 | 
     | g194526__209578  | A1 v -> ZN ^ | OAI22_X1  | 0.033 |   0.344 |    0.435 | 
     | cpu_state_reg[0] | D ^          | DFF_X2    | 0.000 |   0.344 |    0.435 | 
     +--------------------------------------------------------------------------+ 
Path 986: MET Setup Check with Pin cpuregs_reg[1][15]/CK 
Endpoint:   cpuregs_reg[1][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.469
- Arrival Time                  0.378
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.053 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.185 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.222 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.282 | 
     | FE_RC_504_0         | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.216 |    0.307 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.254 |    0.346 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.269 |    0.360 | 
     | FE_RC_765_0         | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.310 |    0.401 | 
     | FE_RC_766_0         | A ^ -> ZN v  | INV_X8   | 0.013 |   0.323 |    0.414 | 
     | FE_OCPC493_n_13090  | A v -> Z v   | BUF_X8   | 0.025 |   0.348 |    0.440 | 
     | g207371             | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.361 |    0.452 | 
     | g196698             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.378 |    0.469 | 
     | cpuregs_reg[1][15]  | D v          | DFF_X1   | 0.000 |   0.378 |    0.469 | 
     +----------------------------------------------------------------------------+ 
Path 987: MET Setup Check with Pin cpuregs_reg[25][3]/CK 
Endpoint:   cpuregs_reg[25][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.437
- Arrival Time                  0.346
= Slack Time                    0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.060 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.162 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.197 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.218 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.275 | 
     | g226169            | A1 ^ -> ZN ^ | AND3_X2  | 0.052 |   0.236 |    0.327 | 
     | FE_OCPC205_n_32510 | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.264 |    0.356 | 
     | FE_RC_2339_0       | A1 ^ -> ZN v | NAND2_X2 | 0.021 |   0.286 |    0.377 | 
     | FE_RC_2340_0       | A v -> ZN ^  | INV_X8   | 0.029 |   0.315 |    0.407 | 
     | g214786            | A1 ^ -> ZN v | NAND2_X2 | 0.013 |   0.328 |    0.419 | 
     | g197228            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.346 |    0.437 | 
     | cpuregs_reg[25][3] | D ^          | DFF_X1   | 0.000 |   0.346 |    0.437 | 
     +---------------------------------------------------------------------------+ 
Path 988: MET Setup Check with Pin cpuregs_reg[17][15]/CK 
Endpoint:   cpuregs_reg[17][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.469
- Arrival Time                  0.378
= Slack Time                    0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.053 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.185 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.222 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.282 | 
     | FE_RC_504_0         | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.216 |    0.307 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.254 |    0.346 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.269 |    0.361 | 
     | FE_RC_765_0         | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.310 |    0.401 | 
     | FE_RC_766_0         | A ^ -> ZN v  | INV_X8   | 0.013 |   0.323 |    0.414 | 
     | FE_OCPC493_n_13090  | A v -> Z v   | BUF_X8   | 0.025 |   0.348 |    0.440 | 
     | g213024             | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.361 |    0.453 | 
     | g196839             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.378 |    0.469 | 
     | cpuregs_reg[17][15] | D v          | DFF_X1   | 0.000 |   0.378 |    0.469 | 
     +----------------------------------------------------------------------------+ 
Path 989: MET Setup Check with Pin cpuregs_reg[29][27]/CK 
Endpoint:   cpuregs_reg[29][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.374
= Slack Time                    0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.079 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.198 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.255 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.294 | 
     | FE_RC_2196_0        | A1 ^ -> ZN v | NAND3_X2  | 0.017 |   0.219 |    0.311 | 
     | FE_RC_2197_0        | A v -> ZN ^  | INV_X1    | 0.013 |   0.232 |    0.324 | 
     | g210322             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.251 |    0.343 | 
     | g221909             | B1 v -> ZN ^ | OAI221_X4 | 0.092 |   0.343 |    0.434 | 
     | g213249             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.356 |    0.448 | 
     | g197275             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.374 |    0.465 | 
     | cpuregs_reg[29][27] | D ^          | DFF_X1    | 0.000 |   0.374 |    0.465 | 
     +-----------------------------------------------------------------------------+ 
Path 990: MET Setup Check with Pin cpuregs_reg[10][27]/CK 
Endpoint:   cpuregs_reg[10][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.374
= Slack Time                    0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.079 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.198 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.255 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.294 | 
     | FE_RC_2196_0        | A1 ^ -> ZN v | NAND3_X2  | 0.017 |   0.219 |    0.311 | 
     | FE_RC_2197_0        | A v -> ZN ^  | INV_X1    | 0.013 |   0.232 |    0.324 | 
     | g210322             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.251 |    0.343 | 
     | g221909             | B1 v -> ZN ^ | OAI221_X4 | 0.092 |   0.343 |    0.434 | 
     | g213253             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.356 |    0.448 | 
     | g197546             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.374 |    0.465 | 
     | cpuregs_reg[10][27] | D ^          | DFF_X1    | 0.000 |   0.374 |    0.465 | 
     +-----------------------------------------------------------------------------+ 
Path 991: MET Setup Check with Pin cpuregs_reg[20][0]/CK 
Endpoint:   cpuregs_reg[20][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.347
= Slack Time                    0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.060 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.162 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.197 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.218 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.276 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.310 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.259 |    0.351 | 
     | FE_OCPC387_n_32523 | A ^ -> Z ^   | BUF_X1   | 0.046 |   0.305 |    0.396 | 
     | g226090            | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.327 |    0.418 | 
     | g224504            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.347 |    0.439 | 
     | cpuregs_reg[20][0] | D ^          | DFF_X1   | 0.000 |   0.347 |    0.439 | 
     +---------------------------------------------------------------------------+ 
Path 992: MET Setup Check with Pin cpuregs_reg[25][10]/CK 
Endpoint:   cpuregs_reg[25][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.446
- Arrival Time                  0.354
= Slack Time                    0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.057 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.190 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.214 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.160 |    0.252 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1 | 0.032 |   0.193 |    0.284 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.234 |    0.326 | 
     | g207398             | A v -> ZN ^  | INV_X1   | 0.017 |   0.250 |    0.342 | 
     | FE_RC_663_0         | A1 ^ -> ZN v | OAI22_X2 | 0.019 |   0.269 |    0.361 | 
     | FE_RC_661_0         | A1 v -> ZN ^ | NOR2_X4  | 0.032 |   0.301 |    0.393 | 
     | FE_RC_662_0         | A ^ -> ZN v  | INV_X8   | 0.019 |   0.320 |    0.411 | 
     | g214800             | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.337 |    0.429 | 
     | g197292             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.354 |    0.446 | 
     | cpuregs_reg[25][10] | D v          | DFF_X1   | 0.000 |   0.354 |    0.446 | 
     +----------------------------------------------------------------------------+ 
Path 993: MET Setup Check with Pin cpuregs_reg[30][10]/CK 
Endpoint:   cpuregs_reg[30][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.375
= Slack Time                    0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.060 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.162 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.198 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.219 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.276 | 
     | g219696             | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.329 | 
     | g227806             | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.276 |    0.368 | 
     | FE_OCPC399_n_34134  | A ^ -> Z ^   | BUF_X8   | 0.022 |   0.298 |    0.390 | 
     | FE_OCPC192_n_34134  | A ^ -> Z ^   | BUF_X1   | 0.042 |   0.340 |    0.432 | 
     | g225255             | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.357 |    0.449 | 
     | g197421             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.375 |    0.467 | 
     | cpuregs_reg[30][10] | D ^          | DFF_X1   | 0.000 |   0.375 |    0.467 | 
     +----------------------------------------------------------------------------+ 
Path 994: MET Setup Check with Pin cpuregs_reg[3][31]/CK 
Endpoint:   cpuregs_reg[3][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.401
= Slack Time                    0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.079 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.198 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.256 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.294 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND3_X2 | 0.019 |   0.221 |    0.313 | 
     | FE_RC_507_0         | A v -> ZN ^  | INV_X2   | 0.012 |   0.233 |    0.325 | 
     | add_1312_30_g7556   | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.249 |    0.341 | 
     | g224934             | A v -> ZN v  | XNOR2_X2 | 0.042 |   0.291 |    0.383 | 
     | FE_RC_2169_0        | A v -> ZN ^  | INV_X2   | 0.015 |   0.306 |    0.398 | 
     | FE_RC_2168_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.321 |    0.413 | 
     | FE_RC_2167_0        | A1 v -> ZN ^ | NAND3_X4 | 0.017 |   0.338 |    0.430 | 
     | FE_OCPC418_n_27509  | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.368 |    0.460 | 
     | g221400             | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.383 |    0.475 | 
     | g196995             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.401 |    0.493 | 
     | cpuregs_reg[3][31]  | D ^          | DFF_X1   | 0.000 |   0.401 |    0.493 | 
     +----------------------------------------------------------------------------+ 
Path 995: MET Setup Check with Pin cpuregs_reg[30][15]/CK 
Endpoint:   cpuregs_reg[30][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.470
- Arrival Time                  0.378
= Slack Time                    0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.053 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.185 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.222 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.282 | 
     | FE_RC_504_0         | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.216 |    0.308 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.254 |    0.346 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.269 |    0.361 | 
     | FE_RC_765_0         | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.310 |    0.402 | 
     | FE_RC_766_0         | A ^ -> ZN v  | INV_X8   | 0.013 |   0.323 |    0.415 | 
     | FE_OCPC493_n_13090  | A v -> Z v   | BUF_X8   | 0.025 |   0.348 |    0.440 | 
     | g197890             | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.361 |    0.453 | 
     | g197429             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.378 |    0.470 | 
     | cpuregs_reg[30][15] | D v          | DFF_X1   | 0.000 |   0.378 |    0.470 | 
     +----------------------------------------------------------------------------+ 
Path 996: MET Setup Check with Pin cpuregs_reg[24][6]/CK 
Endpoint:   cpuregs_reg[24][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.445
- Arrival Time                  0.353
= Slack Time                    0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.034 |    0.058 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.191 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.126 |    0.218 | 
     | add_1312_30_g219384 | A1 ^ -> ZN ^ | AND2_X4   | 0.033 |   0.159 |    0.251 | 
     | add_1312_30_g217207 | A ^ -> ZN v  | INV_X1    | 0.011 |   0.170 |    0.262 | 
     | add_1312_30_g7573   | A2 v -> ZN ^ | NOR2_X2   | 0.026 |   0.196 |    0.288 | 
     | FE_RC_2421_0        | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.211 |    0.303 | 
     | FE_RC_2420_0        | A v -> ZN ^  | OAI211_X1 | 0.021 |   0.231 |    0.323 | 
     | FE_RC_2419_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.033 |   0.265 |    0.357 | 
     | g226037             | A ^ -> ZN v  | INV_X2    | 0.011 |   0.276 |    0.368 | 
     | g210979_dup         | A1 v -> ZN v | OR2_X4    | 0.043 |   0.319 |    0.411 | 
     | g226048             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.336 |    0.428 | 
     | g197191             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.353 |    0.445 | 
     | cpuregs_reg[24][6]  | D v          | DFF_X1    | 0.000 |   0.353 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 997: MET Setup Check with Pin cpuregs_reg[30][4]/CK 
Endpoint:   cpuregs_reg[30][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.469
- Arrival Time                  0.377
= Slack Time                    0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.060 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.162 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.198 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.219 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.276 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.329 | 
     | g227806            | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.276 |    0.369 | 
     | FE_OCPC399_n_34134 | A ^ -> Z ^   | BUF_X8   | 0.022 |   0.298 |    0.391 | 
     | FE_OCPC402_n_34134 | A ^ -> Z ^   | BUF_X1   | 0.035 |   0.334 |    0.426 | 
     | g227694            | A1 ^ -> ZN ^ | OR2_X1   | 0.027 |   0.361 |    0.453 | 
     | g219614            | A ^ -> ZN v  | OAI21_X1 | 0.016 |   0.377 |    0.469 | 
     | cpuregs_reg[30][4] | D v          | DFF_X1   | 0.000 |   0.377 |    0.469 | 
     +---------------------------------------------------------------------------+ 
Path 998: MET Setup Check with Pin cpu_state_reg[7]/CK 
Endpoint:   cpu_state_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.029
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.436
- Arrival Time                  0.343
= Slack Time                    0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[1]   | CK ^         |           |       |  -0.032 |    0.060 | 
     | reg_op1_reg[1]   | CK ^ -> Q ^  | DFF_X2    | 0.152 |   0.120 |    0.212 | 
     | g90381__222112   | A1 ^ -> ZN ^ | OR2_X2    | 0.033 |   0.152 |    0.245 | 
     | g222114          | A ^ -> ZN v  | OAI211_X1 | 0.026 |   0.179 |    0.271 | 
     | g200454          | A v -> ZN ^  | AOI21_X1  | 0.050 |   0.229 |    0.321 | 
     | g200202          | A1 ^ -> ZN v | NOR2_X1   | 0.011 |   0.240 |    0.332 | 
     | g209569          | A4 v -> ZN ^ | NAND4_X1  | 0.029 |   0.269 |    0.361 | 
     | g1               | A1 ^ -> ZN v | NAND3_X1  | 0.042 |   0.311 |    0.404 | 
     | g209574          | B1 v -> ZN ^ | OAI21_X1  | 0.032 |   0.343 |    0.436 | 
     | cpu_state_reg[7] | D ^          | DFF_X1    | 0.000 |   0.343 |    0.436 | 
     +--------------------------------------------------------------------------+ 
Path 999: MET Setup Check with Pin cpuregs_reg[14][16]/CK 
Endpoint:   cpuregs_reg[14][16]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.351
= Slack Time                    0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.058 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.165 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.191 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.225 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.262 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.300 | 
     | FE_OCPC345_n_14702  | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.234 |    0.326 | 
     | FE_RC_2354_0        | A2 ^ -> ZN v | NAND2_X2  | 0.014 |   0.248 |    0.340 | 
     | FE_RC_2353_0        | A v -> ZN ^  | OAI211_X2 | 0.024 |   0.272 |    0.364 | 
     | FE_RC_2379_0        | A1 ^ -> ZN v | NAND2_X2  | 0.041 |   0.313 |    0.405 | 
     | g223338             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.334 |    0.426 | 
     | g196695             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.351 |    0.444 | 
     | cpuregs_reg[14][16] | D v          | DFF_X1    | 0.000 |   0.351 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 1000: MET Setup Check with Pin cpuregs_reg[1][31]/CK 
Endpoint:   cpuregs_reg[1][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.401
= Slack Time                    0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.079 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.198 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.256 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.294 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND3_X2 | 0.019 |   0.221 |    0.314 | 
     | FE_RC_507_0         | A v -> ZN ^  | INV_X2   | 0.012 |   0.233 |    0.325 | 
     | add_1312_30_g7556   | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.249 |    0.341 | 
     | g224934             | A v -> ZN v  | XNOR2_X2 | 0.042 |   0.291 |    0.383 | 
     | FE_RC_2169_0        | A v -> ZN ^  | INV_X2   | 0.015 |   0.306 |    0.398 | 
     | FE_RC_2168_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.321 |    0.413 | 
     | FE_RC_2167_0        | A1 v -> ZN ^ | NAND3_X4 | 0.017 |   0.338 |    0.430 | 
     | FE_OCPC418_n_27509  | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.368 |    0.461 | 
     | g221398             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.382 |    0.474 | 
     | g196781             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.401 |    0.493 | 
     | cpuregs_reg[1][31]  | D ^          | DFF_X1   | 0.000 |   0.401 |    0.493 | 
     +----------------------------------------------------------------------------+ 
Path 1001: MET Setup Check with Pin cpuregs_reg[7][15]/CK 
Endpoint:   cpuregs_reg[7][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.446
- Arrival Time                  0.353
= Slack Time                    0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.054 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.185 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.223 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.282 | 
     | FE_RC_504_0         | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.216 |    0.308 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.254 |    0.347 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.269 |    0.361 | 
     | FE_RC_765_0         | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.310 |    0.402 | 
     | FE_RC_766_0         | A ^ -> ZN v  | INV_X8   | 0.013 |   0.323 |    0.415 | 
     | g223927             | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.336 |    0.429 | 
     | g222756             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.353 |    0.446 | 
     | cpuregs_reg[7][15]  | D v          | DFF_X1   | 0.000 |   0.353 |    0.446 | 
     +----------------------------------------------------------------------------+ 
Path 1002: MET Setup Check with Pin cpuregs_reg[10][13]/CK 
Endpoint:   cpuregs_reg[10][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.490
- Arrival Time                  0.397
= Slack Time                    0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.054 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.186 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1   | 0.037 |   0.130 |    0.223 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1   | 0.060 |   0.190 |    0.283 | 
     | add_1312_30_g219390 | A2 ^ -> ZN v | NAND3_X2  | 0.025 |   0.215 |    0.308 | 
     | FE_RC_2404_0        | A v -> ZN ^  | XNOR2_X2  | 0.024 |   0.239 |    0.332 | 
     | FE_RC_2405_0        | A ^ -> ZN v  | INV_X1    | 0.011 |   0.250 |    0.343 | 
     | g217933_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.072 |   0.323 |    0.415 | 
     | FE_OCPC404_n_29777  | A ^ -> Z ^   | BUF_X2    | 0.040 |   0.363 |    0.455 | 
     | g223554             | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.378 |    0.471 | 
     | g197531             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.397 |    0.490 | 
     | cpuregs_reg[10][13] | D ^          | DFF_X1    | 0.000 |   0.397 |    0.490 | 
     +-----------------------------------------------------------------------------+ 
Path 1003: MET Setup Check with Pin cpuregs_reg[23][15]/CK 
Endpoint:   cpuregs_reg[23][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.470
- Arrival Time                  0.378
= Slack Time                    0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.054 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.186 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.223 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.283 | 
     | FE_RC_504_0         | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.216 |    0.308 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.254 |    0.347 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.269 |    0.361 | 
     | FE_RC_765_0         | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.310 |    0.402 | 
     | FE_RC_766_0         | A ^ -> ZN v  | INV_X8   | 0.013 |   0.323 |    0.415 | 
     | FE_OCPC493_n_13090  | A v -> Z v   | BUF_X8   | 0.025 |   0.348 |    0.441 | 
     | g207504             | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.361 |    0.453 | 
     | g197151             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.378 |    0.470 | 
     | cpuregs_reg[23][15] | D v          | DFF_X1   | 0.000 |   0.378 |    0.470 | 
     +----------------------------------------------------------------------------+ 
Path 1004: MET Setup Check with Pin cpuregs_reg[15][13]/CK 
Endpoint:   cpuregs_reg[15][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.400
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.054 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.186 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1   | 0.037 |   0.130 |    0.223 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1   | 0.060 |   0.190 |    0.283 | 
     | add_1312_30_g219390 | A2 ^ -> ZN v | NAND3_X2  | 0.025 |   0.215 |    0.308 | 
     | FE_RC_2404_0        | A v -> ZN v  | XNOR2_X2  | 0.035 |   0.251 |    0.343 | 
     | FE_RC_2405_0        | A v -> ZN ^  | INV_X1    | 0.016 |   0.267 |    0.359 | 
     | g226464             | A1 ^ -> ZN v | OAI222_X4 | 0.071 |   0.337 |    0.430 | 
     | FE_OCPC376_n_32795  | A v -> Z v   | BUF_X1    | 0.032 |   0.369 |    0.462 | 
     | g223543             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.384 |    0.476 | 
     | g218177             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.400 |    0.493 | 
     | cpuregs_reg[15][13] | D v          | DFF_X1    | 0.000 |   0.400 |    0.493 | 
     +-----------------------------------------------------------------------------+ 
Path 1005: MET Setup Check with Pin cpuregs_reg[4][6]/CK 
Endpoint:   cpuregs_reg[4][6]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.349
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3] | CK ^         |          |       |  -0.032 |    0.061 | 
     | latched_rd_reg[3] | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.163 | 
     | g201052           | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.198 | 
     | g227638           | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.219 | 
     | g226407           | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.276 | 
     | g226181           | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.311 | 
     | g226184           | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.257 |    0.350 | 
     | g217394           | A1 ^ -> ZN ^ | AND2_X4  | 0.056 |   0.313 |    0.406 | 
     | g226041           | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.330 |    0.422 | 
     | g210540           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.349 |    0.442 | 
     | cpuregs_reg[4][6] | D ^          | DFF_X1   | 0.000 |   0.349 |    0.442 | 
     +--------------------------------------------------------------------------+ 
Path 1006: MET Setup Check with Pin cpuregs_reg[29][15]/CK 
Endpoint:   cpuregs_reg[29][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.471
- Arrival Time                  0.378
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.054 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.186 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.223 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.283 | 
     | FE_RC_504_0         | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.216 |    0.308 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.254 |    0.347 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.269 |    0.362 | 
     | FE_RC_765_0         | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.310 |    0.402 | 
     | FE_RC_766_0         | A ^ -> ZN v  | INV_X8   | 0.013 |   0.323 |    0.415 | 
     | FE_OCPC493_n_13090  | A v -> Z v   | BUF_X8   | 0.025 |   0.348 |    0.441 | 
     | g225042             | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.361 |    0.454 | 
     | g197388             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.378 |    0.471 | 
     | cpuregs_reg[29][15] | D v          | DFF_X1   | 0.000 |   0.378 |    0.471 | 
     +----------------------------------------------------------------------------+ 
Path 1007: MET Setup Check with Pin cpuregs_reg[26][15]/CK 
Endpoint:   cpuregs_reg[26][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.471
- Arrival Time                  0.378
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.054 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.186 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.223 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.283 | 
     | FE_RC_504_0         | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.216 |    0.308 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.254 |    0.347 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.269 |    0.362 | 
     | FE_RC_765_0         | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.310 |    0.402 | 
     | FE_RC_766_0         | A ^ -> ZN v  | INV_X8   | 0.013 |   0.323 |    0.415 | 
     | FE_OCPC493_n_13090  | A v -> Z v   | BUF_X8   | 0.025 |   0.348 |    0.441 | 
     | g197914             | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.361 |    0.454 | 
     | g197278             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.378 |    0.471 | 
     | cpuregs_reg[26][15] | D v          | DFF_X1   | 0.000 |   0.378 |    0.471 | 
     +----------------------------------------------------------------------------+ 
Path 1008: MET Setup Check with Pin cpuregs_reg[16][3]/CK 
Endpoint:   cpuregs_reg[16][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.373
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.061 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.163 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.198 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.219 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.277 | 
     | g226169            | A1 ^ -> ZN ^ | AND3_X2  | 0.052 |   0.236 |    0.329 | 
     | FE_OCPC205_n_32510 | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.264 |    0.357 | 
     | g226172            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.298 |    0.391 | 
     | FE_OCPC475_n_32514 | A ^ -> ZN v  | INV_X2   | 0.016 |   0.315 |    0.407 | 
     | FE_OCPC478_n_32514 | A v -> ZN ^  | INV_X2   | 0.025 |   0.339 |    0.432 | 
     | g198347            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.354 |    0.447 | 
     | g196766            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.373 |    0.465 | 
     | cpuregs_reg[16][3] | D ^          | DFF_X1   | 0.000 |   0.373 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1009: MET Setup Check with Pin reg_next_pc_reg[6]/CK 
Endpoint:   reg_next_pc_reg[6]/D   (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.346
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                                  |              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_j_reg[1]                             | CK ^         |           |       |  -0.032 |    0.061 | 
     | decoded_imm_j_reg[1]                             | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.072 |    0.165 | 
     | FE_OCPC194_decoded_rs2_1                         | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.097 |    0.190 | 
     | g90398__224290                                   | A2 ^ -> ZN ^ | AND2_X4   | 0.029 |   0.126 |    0.219 | 
     | FE_OCPC212_n_30541                               | A ^ -> Z ^   | BUF_X4    | 0.023 |   0.149 |    0.242 | 
     | add_1564_33_Y_add_1555_32_spec2_g1483            | A1 ^ -> ZN v | NAND2_X2  | 0.014 |   0.164 |    0.256 | 
     | add_1564_33_Y_add_1555_32_spec2_g1271            | C2 v -> ZN ^ | OAI211_X2 | 0.033 |   0.196 |    0.289 | 
     | FE_OCPC178_add_1564_33_Y_add_1555_32_spec2_n_984 | A ^ -> Z ^   | BUF_X1    | 0.039 |   0.235 |    0.328 | 
     | add_1564_33_Y_add_1555_32_spec2_g216866          | B1 ^ -> ZN v | AOI21_X1  | 0.018 |   0.253 |    0.346 | 
     | add_1564_33_Y_add_1555_32_spec2_g1234            | A v -> ZN v  | XNOR2_X1  | 0.038 |   0.292 |    0.384 | 
     | g199496                                          | B1 v -> ZN ^ | AOI21_X1  | 0.025 |   0.317 |    0.410 | 
     | g199214                                          | A2 ^ -> ZN v | NAND4_X1  | 0.028 |   0.346 |    0.438 | 
     | reg_next_pc_reg[6]                               | D v          | DFF_X1    | 0.000 |   0.346 |    0.438 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 1010: MET Setup Check with Pin count_cycle_reg[14]/CK 
Endpoint:   count_cycle_reg[14]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.347
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +-------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                         |              |         |       |  Time   |   Time   | 
     |-------------------------+--------------+---------+-------+---------+----------| 
     | count_cycle_reg[0]      | CK ^         |         |       |  -0.036 |    0.057 | 
     | count_cycle_reg[0]      | CK ^ -> Q ^  | DFF_X1  | 0.110 |   0.074 |    0.166 | 
     | inc_add_1428_40_g209264 | A1 ^ -> ZN ^ | AND2_X1 | 0.043 |   0.117 |    0.210 | 
     | inc_add_1428_40_g1221   | A1 ^ -> ZN ^ | AND3_X1 | 0.050 |   0.167 |    0.260 | 
     | inc_add_1428_40_g1207   | A1 ^ -> ZN ^ | AND2_X1 | 0.056 |   0.223 |    0.315 | 
     | inc_add_1428_40_g1202   | A1 ^ -> ZN ^ | AND3_X1 | 0.049 |   0.271 |    0.364 | 
     | inc_add_1428_40_g1160   | A ^ -> Z ^   | XOR2_X1 | 0.043 |   0.315 |    0.407 | 
     | g201159                 | A1 ^ -> ZN ^ | AND2_X1 | 0.032 |   0.347 |    0.439 | 
     | count_cycle_reg[14]     | D ^          | DFF_X1  | 0.000 |   0.347 |    0.439 | 
     +-------------------------------------------------------------------------------+ 
Path 1011: MET Setup Check with Pin cpuregs_reg[1][6]/CK 
Endpoint:   cpuregs_reg[1][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.447
- Arrival Time                  0.354
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.034 |    0.058 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.191 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.126 |    0.219 | 
     | add_1312_30_g219384 | A1 ^ -> ZN ^ | AND2_X4   | 0.033 |   0.159 |    0.252 | 
     | add_1312_30_g217207 | A ^ -> ZN v  | INV_X1    | 0.011 |   0.170 |    0.263 | 
     | add_1312_30_g7573   | A2 v -> ZN ^ | NOR2_X2   | 0.026 |   0.196 |    0.289 | 
     | FE_RC_2421_0        | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.211 |    0.303 | 
     | FE_RC_2420_0        | A v -> ZN ^  | OAI211_X1 | 0.021 |   0.231 |    0.324 | 
     | FE_RC_2419_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.033 |   0.265 |    0.357 | 
     | g226037             | A ^ -> ZN v  | INV_X2    | 0.011 |   0.276 |    0.369 | 
     | g199891_0           | A1 v -> ZN v | OR2_X4    | 0.048 |   0.324 |    0.417 | 
     | g207388             | A2 v -> ZN ^ | NAND2_X1  | 0.019 |   0.343 |    0.435 | 
     | FE_RC_2325_0        | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.354 |    0.447 | 
     | cpuregs_reg[1][6]   | D v          | DFF_X1    | 0.000 |   0.354 |    0.447 | 
     +-----------------------------------------------------------------------------+ 
Path 1012: MET Setup Check with Pin cpuregs_reg[16][4]/CK 
Endpoint:   cpuregs_reg[16][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.373
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.061 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.163 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.198 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.219 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.277 | 
     | g226169            | A1 ^ -> ZN ^ | AND3_X2  | 0.052 |   0.236 |    0.329 | 
     | FE_OCPC205_n_32510 | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.264 |    0.357 | 
     | g226172            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.298 |    0.391 | 
     | FE_OCPC475_n_32514 | A ^ -> ZN v  | INV_X2   | 0.016 |   0.315 |    0.408 | 
     | FE_OCPC478_n_32514 | A v -> ZN ^  | INV_X2   | 0.025 |   0.339 |    0.432 | 
     | g225864            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.354 |    0.447 | 
     | g196768            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.373 |    0.465 | 
     | cpuregs_reg[16][4] | D ^          | DFF_X1   | 0.000 |   0.373 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1013: MET Setup Check with Pin cpuregs_reg[26][16]/CK 
Endpoint:   cpuregs_reg[26][16]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.351
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.058 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.166 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.191 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.226 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.263 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.300 | 
     | FE_OCPC345_n_14702  | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.234 |    0.327 | 
     | FE_RC_2354_0        | A2 ^ -> ZN v | NAND2_X2  | 0.014 |   0.248 |    0.340 | 
     | FE_RC_2353_0        | A v -> ZN ^  | OAI211_X2 | 0.024 |   0.272 |    0.365 | 
     | FE_RC_2379_0        | A1 ^ -> ZN v | NAND2_X2  | 0.041 |   0.313 |    0.405 | 
     | g223333             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.334 |    0.427 | 
     | g197279             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.351 |    0.444 | 
     | cpuregs_reg[26][16] | D v          | DFF_X1    | 0.000 |   0.351 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 1014: MET Setup Check with Pin reg_op2_reg[0]/CK 
Endpoint:   reg_op2_reg[0]/D       (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.345
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                          |              |          |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_j_reg[1]     | CK ^         |          |       |  -0.032 |    0.061 | 
     | decoded_imm_j_reg[1]     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.065 |    0.158 | 
     | FE_OCPC194_decoded_rs2_1 | A v -> Z v   | BUF_X4   | 0.026 |   0.091 |    0.184 | 
     | g217613                  | A1 v -> ZN ^ | NOR2_X1  | 0.030 |   0.121 |    0.214 | 
     | g200755                  | A1 ^ -> ZN ^ | AND2_X2  | 0.063 |   0.184 |    0.277 | 
     | g200474                  | A1 ^ -> ZN v | NAND2_X1 | 0.025 |   0.209 |    0.302 | 
     | g200069                  | A1 v -> ZN v | OR2_X1   | 0.046 |   0.255 |    0.348 | 
     | g199407                  | A4 v -> ZN ^ | NAND4_X1 | 0.023 |   0.278 |    0.371 | 
     | g199247                  | A2 ^ -> ZN v | NOR2_X1  | 0.010 |   0.288 |    0.381 | 
     | g198897                  | A1 v -> ZN v | AND4_X1  | 0.034 |   0.322 |    0.414 | 
     | g197127                  | B1 v -> ZN ^ | OAI21_X1 | 0.023 |   0.345 |    0.438 | 
     | reg_op2_reg[0]           | D ^          | DFF_X2   | 0.000 |   0.345 |    0.438 | 
     +---------------------------------------------------------------------------------+ 
Path 1015: MET Setup Check with Pin cpuregs_reg[16][1]/CK 
Endpoint:   cpuregs_reg[16][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.373
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.061 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.163 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.198 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.219 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.277 | 
     | g226169            | A1 ^ -> ZN ^ | AND3_X2  | 0.052 |   0.236 |    0.329 | 
     | FE_OCPC205_n_32510 | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.264 |    0.357 | 
     | g226172            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.298 |    0.391 | 
     | FE_OCPC475_n_32514 | A ^ -> ZN v  | INV_X2   | 0.016 |   0.315 |    0.408 | 
     | FE_OCPC478_n_32514 | A v -> ZN ^  | INV_X2   | 0.025 |   0.339 |    0.432 | 
     | g198346            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.354 |    0.447 | 
     | g196763            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.373 |    0.465 | 
     | cpuregs_reg[16][1] | D ^          | DFF_X1   | 0.000 |   0.373 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1016: MET Setup Check with Pin count_cycle_reg[61]/CK 
Endpoint:   count_cycle_reg[61]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.349
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]          | CK ^         |          |       |  -0.036 |    0.057 | 
     | count_cycle_reg[20]          | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.075 |    0.168 | 
     | inc_add_1428_40_g210390      | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.117 |    0.209 | 
     | inc_add_1428_40_g224273      | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.180 |    0.273 | 
     | inc_add_1428_40_g1193_224276 | A3 ^ -> ZN ^ | AND4_X2  | 0.079 |   0.258 |    0.351 | 
     | inc_add_1428_40_g224595      | A1 ^ -> ZN v | NAND3_X1 | 0.025 |   0.283 |    0.376 | 
     | inc_add_1428_40_g1111        | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.321 |    0.414 | 
     | g201139                      | A1 v -> ZN v | AND2_X1  | 0.027 |   0.349 |    0.442 | 
     | count_cycle_reg[61]          | D v          | DFF_X1   | 0.000 |   0.349 |    0.442 | 
     +-------------------------------------------------------------------------------------+ 
Path 1017: MET Setup Check with Pin count_cycle_reg[58]/CK 
Endpoint:   count_cycle_reg[58]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.349
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]          | CK ^         |          |       |  -0.036 |    0.057 | 
     | count_cycle_reg[20]          | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.075 |    0.168 | 
     | inc_add_1428_40_g210390      | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.117 |    0.209 | 
     | inc_add_1428_40_g224273      | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.180 |    0.273 | 
     | inc_add_1428_40_g1193_224276 | A3 ^ -> ZN ^ | AND4_X2  | 0.079 |   0.258 |    0.351 | 
     | inc_add_1428_40_g224599      | A1 ^ -> ZN v | NAND3_X1 | 0.025 |   0.283 |    0.376 | 
     | inc_add_1428_40_g1117        | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.321 |    0.414 | 
     | g201162                      | A1 v -> ZN v | AND2_X1  | 0.027 |   0.349 |    0.442 | 
     | count_cycle_reg[58]          | D v          | DFF_X1   | 0.000 |   0.349 |    0.442 | 
     +-------------------------------------------------------------------------------------+ 
Path 1018: MET Setup Check with Pin reg_next_pc_reg[7]/CK 
Endpoint:   reg_next_pc_reg[7]/D   (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.345
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                                  |              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_j_reg[1]                             | CK ^         |           |       |  -0.032 |    0.061 | 
     | decoded_imm_j_reg[1]                             | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.072 |    0.165 | 
     | FE_OCPC194_decoded_rs2_1                         | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.097 |    0.190 | 
     | g90398__224290                                   | A2 ^ -> ZN ^ | AND2_X4   | 0.029 |   0.126 |    0.219 | 
     | FE_OCPC212_n_30541                               | A ^ -> Z ^   | BUF_X4    | 0.023 |   0.149 |    0.242 | 
     | add_1564_33_Y_add_1555_32_spec3_g1483            | A1 ^ -> ZN v | NAND2_X2  | 0.014 |   0.164 |    0.257 | 
     | add_1564_33_Y_add_1555_32_spec3_g1271            | C2 v -> ZN ^ | OAI211_X2 | 0.032 |   0.196 |    0.289 | 
     | FE_OCPC181_add_1564_33_Y_add_1555_32_spec3_n_984 | A ^ -> Z ^   | BUF_X1    | 0.039 |   0.235 |    0.328 | 
     | add_1564_33_Y_add_1555_32_spec3_g1260            | A1 ^ -> ZN v | NAND3_X1  | 0.020 |   0.256 |    0.349 | 
     | add_1564_33_Y_add_1555_32_spec3_g1254            | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.273 |    0.366 | 
     | add_1564_33_Y_add_1555_32_spec3_g1233            | A ^ -> ZN ^  | XNOR2_X1  | 0.038 |   0.310 |    0.403 | 
     | g200007                                          | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.325 |    0.418 | 
     | g199189                                          | A3 v -> ZN ^ | NAND4_X1  | 0.020 |   0.345 |    0.438 | 
     | reg_next_pc_reg[7]                               | D ^          | DFF_X1    | 0.000 |   0.345 |    0.438 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 1019: MET Setup Check with Pin cpuregs_reg[1][21]/CK 
Endpoint:   cpuregs_reg[1][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.374
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.059 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.166 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.192 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.226 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.263 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.300 | 
     | add_1312_30_g7570   | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.229 |    0.322 | 
     | FE_RC_2296_0        | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.246 |    0.339 | 
     | FE_RC_2295_0        | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.270 |    0.363 | 
     | g217941_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.348 |    0.441 | 
     | g221864             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.361 |    0.454 | 
     | FE_RC_690_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.374 |    0.467 | 
     | cpuregs_reg[1][21]  | D ^          | DFF_X1    | 0.000 |   0.374 |    0.467 | 
     +-----------------------------------------------------------------------------+ 
Path 1020: MET Setup Check with Pin cpuregs_reg[18][13]/CK 
Endpoint:   cpuregs_reg[18][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.496
- Arrival Time                  0.403
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.054 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.186 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1   | 0.037 |   0.130 |    0.223 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1   | 0.060 |   0.190 |    0.283 | 
     | add_1312_30_g219390 | A2 ^ -> ZN v | NAND3_X2  | 0.025 |   0.215 |    0.308 | 
     | FE_RC_2404_0        | A v -> ZN v  | XNOR2_X2  | 0.035 |   0.251 |    0.344 | 
     | FE_RC_2405_0        | A v -> ZN ^  | INV_X1    | 0.016 |   0.267 |    0.360 | 
     | g226464             | A1 ^ -> ZN v | OAI222_X4 | 0.071 |   0.337 |    0.430 | 
     | FE_OCPC376_n_32795  | A v -> Z v   | BUF_X1    | 0.032 |   0.369 |    0.462 | 
     | g223540             | A2 v -> ZN ^ | NAND2_X1  | 0.016 |   0.386 |    0.479 | 
     | g196890             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.403 |    0.496 | 
     | cpuregs_reg[18][13] | D v          | DFF_X1    | 0.000 |   0.403 |    0.496 | 
     +-----------------------------------------------------------------------------+ 
Path 1021: MET Setup Check with Pin cpuregs_reg[14][31]/CK 
Endpoint:   cpuregs_reg[14][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.400
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.080 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.199 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.257 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.295 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND3_X2 | 0.019 |   0.221 |    0.315 | 
     | FE_RC_507_0         | A v -> ZN ^  | INV_X2   | 0.012 |   0.233 |    0.326 | 
     | add_1312_30_g7556   | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.249 |    0.342 | 
     | g224934             | A v -> ZN v  | XNOR2_X2 | 0.042 |   0.291 |    0.384 | 
     | FE_RC_2169_0        | A v -> ZN ^  | INV_X2   | 0.015 |   0.306 |    0.399 | 
     | FE_RC_2168_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.321 |    0.414 | 
     | FE_RC_2167_0        | A1 v -> ZN ^ | NAND3_X4 | 0.017 |   0.338 |    0.431 | 
     | FE_OCPC418_n_27509  | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.368 |    0.462 | 
     | g226250             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.382 |    0.475 | 
     | g221677             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.400 |    0.493 | 
     | cpuregs_reg[14][31] | D ^          | DFF_X1   | 0.000 |   0.400 |    0.493 | 
     +----------------------------------------------------------------------------+ 
Path 1022: MET Setup Check with Pin count_cycle_reg[59]/CK 
Endpoint:   count_cycle_reg[59]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.349
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]          | CK ^         |          |       |  -0.036 |    0.057 | 
     | count_cycle_reg[20]          | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.075 |    0.168 | 
     | inc_add_1428_40_g210390      | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.117 |    0.210 | 
     | inc_add_1428_40_g224273      | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.180 |    0.273 | 
     | inc_add_1428_40_g1193_224276 | A3 ^ -> ZN ^ | AND4_X2  | 0.079 |   0.258 |    0.352 | 
     | inc_add_1428_40_g224600      | A1 ^ -> ZN v | NAND3_X1 | 0.025 |   0.283 |    0.376 | 
     | inc_add_1428_40_g1112        | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.321 |    0.415 | 
     | g201155                      | A1 v -> ZN v | AND2_X1  | 0.027 |   0.349 |    0.442 | 
     | count_cycle_reg[59]          | D v          | DFF_X1   | 0.000 |   0.349 |    0.442 | 
     +-------------------------------------------------------------------------------------+ 
Path 1023: MET Setup Check with Pin mem_wstrb_reg[3]/CK 
Endpoint:   mem_wstrb_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.345
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |          |       |  -0.034 |    0.059 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.173 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.201 | 
     | FE_RC_2132_0     | A1 ^ -> ZN v | NOR2_X1  | 0.008 |   0.116 |    0.209 | 
     | FE_RC_2130_0     | A1 v -> ZN v | AND2_X2  | 0.033 |   0.149 |    0.242 | 
     | FE_RC_2131_0     | A v -> ZN ^  | INV_X8   | 0.030 |   0.178 |    0.272 | 
     | g203582          | A1 ^ -> ZN ^ | AND2_X1  | 0.115 |   0.294 |    0.387 | 
     | g199490          | B1 ^ -> ZN v | AOI22_X1 | 0.034 |   0.327 |    0.421 | 
     | g199399          | A v -> ZN ^  | INV_X1   | 0.018 |   0.345 |    0.438 | 
     | mem_wstrb_reg[3] | D ^          | DFF_X1   | 0.000 |   0.345 |    0.438 | 
     +-------------------------------------------------------------------------+ 
Path 1024: MET Setup Check with Pin mem_wstrb_reg[2]/CK 
Endpoint:   mem_wstrb_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.345
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |          |       |  -0.034 |    0.059 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.173 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.201 | 
     | FE_RC_2132_0     | A1 ^ -> ZN v | NOR2_X1  | 0.008 |   0.116 |    0.209 | 
     | FE_RC_2130_0     | A1 v -> ZN v | AND2_X2  | 0.033 |   0.149 |    0.242 | 
     | FE_RC_2131_0     | A v -> ZN ^  | INV_X8   | 0.030 |   0.178 |    0.272 | 
     | g203582          | A1 ^ -> ZN ^ | AND2_X1  | 0.115 |   0.294 |    0.387 | 
     | g199522          | B1 ^ -> ZN v | AOI22_X1 | 0.034 |   0.327 |    0.421 | 
     | g199400          | A v -> ZN ^  | INV_X1   | 0.018 |   0.345 |    0.438 | 
     | mem_wstrb_reg[2] | D ^          | DFF_X1   | 0.000 |   0.345 |    0.438 | 
     +-------------------------------------------------------------------------+ 
Path 1025: MET Setup Check with Pin mem_wstrb_reg[1]/CK 
Endpoint:   mem_wstrb_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.345
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |          |       |  -0.034 |    0.059 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.173 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.201 | 
     | FE_RC_2132_0     | A1 ^ -> ZN v | NOR2_X1  | 0.008 |   0.116 |    0.209 | 
     | FE_RC_2130_0     | A1 v -> ZN v | AND2_X2  | 0.033 |   0.149 |    0.242 | 
     | FE_RC_2131_0     | A v -> ZN ^  | INV_X8   | 0.030 |   0.178 |    0.272 | 
     | g203582          | A1 ^ -> ZN ^ | AND2_X1  | 0.115 |   0.294 |    0.387 | 
     | g199489          | B1 ^ -> ZN v | AOI22_X1 | 0.034 |   0.327 |    0.421 | 
     | g199398          | A v -> ZN ^  | INV_X1   | 0.018 |   0.345 |    0.438 | 
     | mem_wstrb_reg[1] | D ^          | DFF_X1   | 0.000 |   0.345 |    0.438 | 
     +-------------------------------------------------------------------------+ 
Path 1026: MET Setup Check with Pin mem_wstrb_reg[0]/CK 
Endpoint:   mem_wstrb_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.345
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |          |       |  -0.034 |    0.059 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.173 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.201 | 
     | FE_RC_2132_0     | A1 ^ -> ZN v | NOR2_X1  | 0.008 |   0.116 |    0.209 | 
     | FE_RC_2130_0     | A1 v -> ZN v | AND2_X2  | 0.033 |   0.149 |    0.242 | 
     | FE_RC_2131_0     | A v -> ZN ^  | INV_X8   | 0.030 |   0.178 |    0.272 | 
     | g203582          | A1 ^ -> ZN ^ | AND2_X1  | 0.115 |   0.294 |    0.387 | 
     | g199488          | B1 ^ -> ZN v | AOI22_X1 | 0.034 |   0.327 |    0.421 | 
     | g199397          | A v -> ZN ^  | INV_X1   | 0.018 |   0.345 |    0.438 | 
     | mem_wstrb_reg[0] | D ^          | DFF_X1   | 0.000 |   0.345 |    0.438 | 
     +-------------------------------------------------------------------------+ 
Path 1027: MET Setup Check with Pin cpuregs_reg[17][31]/CK 
Endpoint:   cpuregs_reg[17][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.400
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.080 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.199 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.257 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.295 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND3_X2 | 0.019 |   0.221 |    0.315 | 
     | FE_RC_507_0         | A v -> ZN ^  | INV_X2   | 0.012 |   0.233 |    0.326 | 
     | add_1312_30_g7556   | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.249 |    0.342 | 
     | g224934             | A v -> ZN v  | XNOR2_X2 | 0.042 |   0.291 |    0.384 | 
     | FE_RC_2169_0        | A v -> ZN ^  | INV_X2   | 0.015 |   0.306 |    0.399 | 
     | FE_RC_2168_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.321 |    0.414 | 
     | FE_RC_2167_0        | A1 v -> ZN ^ | NAND3_X4 | 0.017 |   0.338 |    0.431 | 
     | FE_OCPC418_n_27509  | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.368 |    0.462 | 
     | g221394             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.382 |    0.475 | 
     | g196864             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.400 |    0.493 | 
     | cpuregs_reg[17][31] | D ^          | DFF_X1   | 0.000 |   0.400 |    0.493 | 
     +----------------------------------------------------------------------------+ 
Path 1028: MET Setup Check with Pin cpuregs_reg[6][31]/CK 
Endpoint:   cpuregs_reg[6][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.400
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.080 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.199 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.257 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.295 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND3_X2 | 0.019 |   0.221 |    0.315 | 
     | FE_RC_507_0         | A v -> ZN ^  | INV_X2   | 0.012 |   0.233 |    0.326 | 
     | add_1312_30_g7556   | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.249 |    0.342 | 
     | g224934             | A v -> ZN v  | XNOR2_X2 | 0.042 |   0.291 |    0.384 | 
     | FE_RC_2169_0        | A v -> ZN ^  | INV_X2   | 0.015 |   0.306 |    0.399 | 
     | FE_RC_2168_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.321 |    0.414 | 
     | FE_RC_2167_0        | A1 v -> ZN ^ | NAND3_X4 | 0.017 |   0.338 |    0.431 | 
     | FE_OCPC418_n_27509  | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.368 |    0.462 | 
     | g221396             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.382 |    0.475 | 
     | g197280             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.400 |    0.493 | 
     | cpuregs_reg[6][31]  | D ^          | DFF_X1   | 0.000 |   0.400 |    0.493 | 
     +----------------------------------------------------------------------------+ 
Path 1029: MET Setup Check with Pin cpuregs_reg[16][0]/CK 
Endpoint:   cpuregs_reg[16][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.372
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.061 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.163 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.199 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.220 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.277 | 
     | g226169            | A1 ^ -> ZN ^ | AND3_X2  | 0.052 |   0.236 |    0.329 | 
     | FE_OCPC205_n_32510 | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.264 |    0.358 | 
     | g226172            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.298 |    0.392 | 
     | FE_OCPC475_n_32514 | A ^ -> ZN v  | INV_X2   | 0.016 |   0.315 |    0.408 | 
     | FE_OCPC478_n_32514 | A v -> ZN ^  | INV_X2   | 0.025 |   0.339 |    0.433 | 
     | g198344            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.354 |    0.447 | 
     | g196761            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.372 |    0.465 | 
     | cpuregs_reg[16][0] | D ^          | DFF_X1   | 0.000 |   0.372 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1030: MET Setup Check with Pin cpuregs_reg[31][6]/CK 
Endpoint:   cpuregs_reg[31][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.351
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.034 |    0.059 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.192 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.126 |    0.219 | 
     | add_1312_30_g219384 | A1 ^ -> ZN ^ | AND2_X4   | 0.033 |   0.159 |    0.253 | 
     | add_1312_30_g217207 | A ^ -> ZN v  | INV_X1    | 0.011 |   0.170 |    0.263 | 
     | add_1312_30_g7573   | A2 v -> ZN ^ | NOR2_X2   | 0.026 |   0.196 |    0.289 | 
     | FE_RC_2421_0        | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.211 |    0.304 | 
     | FE_RC_2420_0        | A v -> ZN ^  | OAI211_X1 | 0.021 |   0.231 |    0.324 | 
     | FE_RC_2419_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.033 |   0.265 |    0.358 | 
     | g226037             | A ^ -> ZN v  | INV_X2    | 0.011 |   0.276 |    0.369 | 
     | g210979_dup         | A1 v -> ZN v | OR2_X4    | 0.043 |   0.319 |    0.412 | 
     | g226049             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.334 |    0.427 | 
     | g215711             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.351 |    0.444 | 
     | cpuregs_reg[31][6]  | D v          | DFF_X1    | 0.000 |   0.351 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 1031: MET Setup Check with Pin cpuregs_reg[15][6]/CK 
Endpoint:   cpuregs_reg[15][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.351
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.034 |    0.059 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.192 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.126 |    0.219 | 
     | add_1312_30_g219384 | A1 ^ -> ZN ^ | AND2_X4   | 0.033 |   0.159 |    0.253 | 
     | add_1312_30_g217207 | A ^ -> ZN v  | INV_X1    | 0.011 |   0.170 |    0.263 | 
     | add_1312_30_g7573   | A2 v -> ZN ^ | NOR2_X2   | 0.026 |   0.196 |    0.289 | 
     | FE_RC_2421_0        | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.211 |    0.304 | 
     | FE_RC_2420_0        | A v -> ZN ^  | OAI211_X1 | 0.021 |   0.231 |    0.324 | 
     | FE_RC_2419_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.033 |   0.265 |    0.358 | 
     | g226037             | A ^ -> ZN v  | INV_X2    | 0.011 |   0.276 |    0.369 | 
     | g210979_dup         | A1 v -> ZN v | OR2_X4    | 0.043 |   0.319 |    0.412 | 
     | g226050             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.334 |    0.427 | 
     | g218180             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.351 |    0.444 | 
     | cpuregs_reg[15][6]  | D v          | DFF_X1    | 0.000 |   0.351 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 1032: MET Setup Check with Pin cpuregs_reg[23][6]/CK 
Endpoint:   cpuregs_reg[23][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.351
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.034 |    0.059 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.192 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.126 |    0.219 | 
     | add_1312_30_g219384 | A1 ^ -> ZN ^ | AND2_X4   | 0.033 |   0.159 |    0.253 | 
     | add_1312_30_g217207 | A ^ -> ZN v  | INV_X1    | 0.011 |   0.170 |    0.263 | 
     | add_1312_30_g7573   | A2 v -> ZN ^ | NOR2_X2   | 0.026 |   0.196 |    0.289 | 
     | FE_RC_2421_0        | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.211 |    0.304 | 
     | FE_RC_2420_0        | A v -> ZN ^  | OAI211_X1 | 0.021 |   0.231 |    0.325 | 
     | FE_RC_2419_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.033 |   0.265 |    0.358 | 
     | g226037             | A ^ -> ZN v  | INV_X2    | 0.011 |   0.276 |    0.369 | 
     | g210979_dup         | A1 v -> ZN v | OR2_X4    | 0.043 |   0.319 |    0.412 | 
     | g226051             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.334 |    0.427 | 
     | g197134             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.351 |    0.444 | 
     | cpuregs_reg[23][6]  | D v          | DFF_X1    | 0.000 |   0.351 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 1033: MET Setup Check with Pin cpuregs_reg[6][6]/CK 
Endpoint:   cpuregs_reg[6][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.351
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.034 |    0.059 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.192 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.126 |    0.219 | 
     | add_1312_30_g219384 | A1 ^ -> ZN ^ | AND2_X4   | 0.033 |   0.159 |    0.253 | 
     | add_1312_30_g217207 | A ^ -> ZN v  | INV_X1    | 0.011 |   0.170 |    0.263 | 
     | add_1312_30_g7573   | A2 v -> ZN ^ | NOR2_X2   | 0.026 |   0.196 |    0.289 | 
     | FE_RC_2421_0        | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.211 |    0.304 | 
     | FE_RC_2420_0        | A v -> ZN ^  | OAI211_X1 | 0.021 |   0.231 |    0.325 | 
     | FE_RC_2419_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.033 |   0.265 |    0.358 | 
     | g226037             | A ^ -> ZN v  | INV_X2    | 0.011 |   0.276 |    0.369 | 
     | g226040             | A1 v -> ZN v | OR2_X4    | 0.043 |   0.319 |    0.412 | 
     | g226046             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.334 |    0.427 | 
     | g197430             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.351 |    0.444 | 
     | cpuregs_reg[6][6]   | D v          | DFF_X1    | 0.000 |   0.351 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 1034: MET Setup Check with Pin cpuregs_reg[16][15]/CK 
Endpoint:   cpuregs_reg[16][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.372
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.061 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.163 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.199 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.220 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.277 | 
     | g226169             | A1 ^ -> ZN ^ | AND3_X2  | 0.052 |   0.236 |    0.329 | 
     | FE_OCPC205_n_32510  | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.264 |    0.358 | 
     | g226172             | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.298 |    0.392 | 
     | FE_OCPC475_n_32514  | A ^ -> ZN v  | INV_X2   | 0.016 |   0.315 |    0.408 | 
     | FE_OCPC478_n_32514  | A v -> ZN ^  | INV_X2   | 0.025 |   0.339 |    0.433 | 
     | g198368             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.354 |    0.447 | 
     | g196784             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.372 |    0.465 | 
     | cpuregs_reg[16][15] | D ^          | DFF_X1   | 0.000 |   0.372 |    0.465 | 
     +----------------------------------------------------------------------------+ 
Path 1035: MET Setup Check with Pin cpuregs_reg[16][10]/CK 
Endpoint:   cpuregs_reg[16][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.372
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.061 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.163 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.199 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.220 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.277 | 
     | g226169             | A1 ^ -> ZN ^ | AND3_X2  | 0.052 |   0.236 |    0.329 | 
     | FE_OCPC205_n_32510  | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.264 |    0.358 | 
     | g226172             | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.298 |    0.392 | 
     | FE_OCPC475_n_32514  | A ^ -> ZN v  | INV_X2   | 0.016 |   0.315 |    0.408 | 
     | FE_OCPC478_n_32514  | A v -> ZN ^  | INV_X2   | 0.025 |   0.339 |    0.433 | 
     | g198360             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.354 |    0.447 | 
     | g196777             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.372 |    0.465 | 
     | cpuregs_reg[16][10] | D ^          | DFF_X1   | 0.000 |   0.372 |    0.465 | 
     +----------------------------------------------------------------------------+ 
Path 1036: MET Setup Check with Pin count_cycle_reg[63]/CK 
Endpoint:   count_cycle_reg[63]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.348
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]          | CK ^         |          |       |  -0.036 |    0.058 | 
     | count_cycle_reg[20]          | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.075 |    0.168 | 
     | inc_add_1428_40_g210390      | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.117 |    0.210 | 
     | inc_add_1428_40_g224273      | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.180 |    0.273 | 
     | inc_add_1428_40_g1193_224276 | A3 ^ -> ZN ^ | AND4_X2  | 0.079 |   0.258 |    0.352 | 
     | inc_add_1428_40_g224601      | A1 ^ -> ZN v | NAND3_X1 | 0.025 |   0.283 |    0.377 | 
     | inc_add_1428_40_g1090        | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.321 |    0.415 | 
     | g201147                      | A1 v -> ZN v | AND2_X1  | 0.027 |   0.348 |    0.442 | 
     | count_cycle_reg[63]          | D v          | DFF_X1   | 0.000 |   0.348 |    0.442 | 
     +-------------------------------------------------------------------------------------+ 
Path 1037: MET Setup Check with Pin count_instr_reg[32]/CK 
Endpoint:   count_instr_reg[32]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[24]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.344
= Slack Time                    0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[24]     | CK ^         |          |       |  -0.034 |    0.059 | 
     | count_instr_reg[24]     | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.173 | 
     | inc_add_1559_34_g1279   | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.122 |    0.216 | 
     | inc_add_1559_34_g218864 | A4 ^ -> ZN ^ | AND4_X1  | 0.074 |   0.196 |    0.290 | 
     | g219773                 | A2 ^ -> ZN ^ | AND4_X4  | 0.066 |   0.262 |    0.356 | 
     | inc_add_1559_34_g213465 | A ^ -> Z ^   | XOR2_X1  | 0.049 |   0.311 |    0.405 | 
     | g200318                 | A2 ^ -> ZN v | AOI22_X1 | 0.018 |   0.329 |    0.422 | 
     | g200155                 | A v -> ZN ^  | INV_X1   | 0.015 |   0.344 |    0.438 | 
     | count_instr_reg[32]     | D ^          | DFF_X1   | 0.000 |   0.344 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 1038: MET Setup Check with Pin cpuregs_reg[5][25]/CK 
Endpoint:   cpuregs_reg[5][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.348
= Slack Time                    0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.062 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.164 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.199 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.220 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.277 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.312 | 
     | g226184            | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.257 |    0.351 | 
     | g198854            | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.317 |    0.411 | 
     | g215920            | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.335 |    0.428 | 
     | FE_RC_415_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.348 |    0.441 | 
     | cpuregs_reg[5][25] | D ^          | DFF_X1   | 0.000 |   0.348 |    0.441 | 
     +---------------------------------------------------------------------------+ 
Path 1039: MET Setup Check with Pin reg_next_pc_reg[5]/CK 
Endpoint:   reg_next_pc_reg[5]/D   (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.345
= Slack Time                    0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                                  |              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_j_reg[1]                             | CK ^         |           |       |  -0.032 |    0.062 | 
     | decoded_imm_j_reg[1]                             | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.072 |    0.166 | 
     | FE_OCPC194_decoded_rs2_1                         | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.097 |    0.191 | 
     | g90398__224290                                   | A2 ^ -> ZN ^ | AND2_X4   | 0.029 |   0.126 |    0.220 | 
     | FE_OCPC212_n_30541                               | A ^ -> Z ^   | BUF_X4    | 0.023 |   0.149 |    0.243 | 
     | add_1564_33_Y_add_1555_32_spec2_g1483            | A1 ^ -> ZN v | NAND2_X2  | 0.014 |   0.164 |    0.257 | 
     | add_1564_33_Y_add_1555_32_spec2_g1271            | C2 v -> ZN ^ | OAI211_X2 | 0.033 |   0.196 |    0.290 | 
     | FE_OCPC178_add_1564_33_Y_add_1555_32_spec2_n_984 | A ^ -> Z ^   | BUF_X1    | 0.039 |   0.235 |    0.329 | 
     | add_1564_33_Y_add_1555_32_spec2_g216864          | B1 ^ -> ZN v | AOI21_X1  | 0.018 |   0.253 |    0.347 | 
     | add_1564_33_Y_add_1555_32_spec2_g1235            | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.291 |    0.384 | 
     | g199495                                          | B1 v -> ZN ^ | AOI21_X1  | 0.025 |   0.316 |    0.410 | 
     | g199188                                          | A2 ^ -> ZN v | NAND4_X1  | 0.028 |   0.345 |    0.438 | 
     | reg_next_pc_reg[5]                               | D v          | DFF_X1    | 0.000 |   0.345 |    0.438 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 1040: MET Setup Check with Pin cpuregs_reg[23][25]/CK 
Endpoint:   cpuregs_reg[23][25]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.350
= Slack Time                    0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.062 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.164 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.199 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.220 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.278 | 
     | g219696             | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.331 | 
     | FE_OCPC179_n_25565  | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.270 |    0.363 | 
     | g198851             | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.312 |    0.406 | 
     | FE_RC_434_0         | A1 ^ -> ZN ^ | OR2_X1   | 0.026 |   0.339 |    0.432 | 
     | FE_RC_433_0         | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.350 |    0.444 | 
     | cpuregs_reg[23][25] | D v          | DFF_X1   | 0.000 |   0.350 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 1041: MET Setup Check with Pin reg_op2_reg[2]/CK 
Endpoint:   reg_op2_reg[2]/D       (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.346
= Slack Time                    0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                          |              |          |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_j_reg[1]     | CK ^         |          |       |  -0.032 |    0.062 | 
     | decoded_imm_j_reg[1]     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.065 |    0.159 | 
     | FE_OCPC194_decoded_rs2_1 | A v -> Z v   | BUF_X4   | 0.026 |   0.091 |    0.185 | 
     | g217613                  | A1 v -> ZN ^ | NOR2_X1  | 0.030 |   0.121 |    0.215 | 
     | g200755                  | A1 ^ -> ZN ^ | AND2_X2  | 0.063 |   0.184 |    0.278 | 
     | g200479                  | A1 ^ -> ZN v | NAND2_X1 | 0.029 |   0.213 |    0.307 | 
     | g200018                  | A1 v -> ZN v | OR2_X1   | 0.046 |   0.258 |    0.352 | 
     | g203557                  | A3 v -> ZN v | AND4_X1  | 0.036 |   0.295 |    0.388 | 
     | g209279                  | A1 v -> ZN ^ | NAND4_X1 | 0.017 |   0.311 |    0.405 | 
     | g209278                  | A1 ^ -> ZN v | NOR2_X1  | 0.012 |   0.323 |    0.417 | 
     | g197160                  | B1 v -> ZN ^ | OAI21_X1 | 0.023 |   0.346 |    0.440 | 
     | reg_op2_reg[2]           | D ^          | DFF_X2   | 0.000 |   0.346 |    0.440 | 
     +---------------------------------------------------------------------------------+ 
Path 1042: MET Setup Check with Pin cpuregs_reg[23][21]/CK 
Endpoint:   cpuregs_reg[23][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.373
= Slack Time                    0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.060 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.167 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.193 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.227 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.264 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.301 | 
     | add_1312_30_g7570   | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.229 |    0.323 | 
     | FE_RC_2296_0        | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.246 |    0.340 | 
     | FE_RC_2295_0        | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.270 |    0.364 | 
     | g217941_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.348 |    0.442 | 
     | g221865             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.361 |    0.455 | 
     | FE_RC_747_0         | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.373 |    0.467 | 
     | cpuregs_reg[23][21] | D ^          | DFF_X1    | 0.000 |   0.373 |    0.467 | 
     +-----------------------------------------------------------------------------+ 
Path 1043: MET Setup Check with Pin cpuregs_reg[17][21]/CK 
Endpoint:   cpuregs_reg[17][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.373
= Slack Time                    0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.060 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.167 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.193 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.227 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.264 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.301 | 
     | add_1312_30_g7570   | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.229 |    0.323 | 
     | FE_RC_2296_0        | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.246 |    0.340 | 
     | FE_RC_2295_0        | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.270 |    0.364 | 
     | g217941_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.348 |    0.442 | 
     | g221861             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.361 |    0.455 | 
     | FE_RC_573_0         | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.373 |    0.467 | 
     | cpuregs_reg[17][21] | D ^          | DFF_X1    | 0.000 |   0.373 |    0.467 | 
     +-----------------------------------------------------------------------------+ 
Path 1044: MET Setup Check with Pin cpuregs_reg[6][21]/CK 
Endpoint:   cpuregs_reg[6][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.373
= Slack Time                    0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.060 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.167 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.193 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.227 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.264 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.301 | 
     | add_1312_30_g7570   | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.229 |    0.323 | 
     | FE_RC_2296_0        | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.246 |    0.340 | 
     | FE_RC_2295_0        | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.270 |    0.364 | 
     | g217941_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.348 |    0.442 | 
     | g221866             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.361 |    0.455 | 
     | FE_RC_641_0         | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.373 |    0.467 | 
     | cpuregs_reg[6][21]  | D ^          | DFF_X1    | 0.000 |   0.373 |    0.467 | 
     +-----------------------------------------------------------------------------+ 
Path 1045: MET Setup Check with Pin cpuregs_reg[25][21]/CK 
Endpoint:   cpuregs_reg[25][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.373
= Slack Time                    0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.060 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.167 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.193 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.227 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.264 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.301 | 
     | add_1312_30_g7570   | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.229 |    0.323 | 
     | FE_RC_2296_0        | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.246 |    0.340 | 
     | FE_RC_2295_0        | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.270 |    0.364 | 
     | g226468             | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.348 |    0.442 | 
     | g226470             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.361 |    0.455 | 
     | FE_RC_647_0         | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.373 |    0.467 | 
     | cpuregs_reg[25][21] | D ^          | DFF_X1    | 0.000 |   0.373 |    0.467 | 
     +-----------------------------------------------------------------------------+ 
Path 1046: MET Setup Check with Pin cpuregs_reg[30][21]/CK 
Endpoint:   cpuregs_reg[30][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.373
= Slack Time                    0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.060 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.167 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.193 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.227 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.264 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.301 | 
     | add_1312_30_g7570   | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.229 |    0.323 | 
     | FE_RC_2296_0        | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.246 |    0.340 | 
     | FE_RC_2295_0        | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.270 |    0.364 | 
     | g217941_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.348 |    0.442 | 
     | g224451             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.361 |    0.455 | 
     | FE_RC_676_0         | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.373 |    0.467 | 
     | cpuregs_reg[30][21] | D ^          | DFF_X1    | 0.000 |   0.373 |    0.467 | 
     +-----------------------------------------------------------------------------+ 
Path 1047: MET Setup Check with Pin cpuregs_reg[10][21]/CK 
Endpoint:   cpuregs_reg[10][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.373
= Slack Time                    0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.060 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.167 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.193 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.227 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.264 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.301 | 
     | add_1312_30_g7570   | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.229 |    0.323 | 
     | FE_RC_2296_0        | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.246 |    0.340 | 
     | FE_RC_2295_0        | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.270 |    0.364 | 
     | g217941_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.348 |    0.442 | 
     | g221862             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.361 |    0.455 | 
     | FE_RC_701_0         | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.373 |    0.467 | 
     | cpuregs_reg[10][21] | D ^          | DFF_X1    | 0.000 |   0.373 |    0.467 | 
     +-----------------------------------------------------------------------------+ 
Path 1048: MET Setup Check with Pin cpuregs_reg[20][26]/CK 
Endpoint:   cpuregs_reg[20][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.519
- Arrival Time                  0.425
= Slack Time                    0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.081 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.200 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.258 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.296 | 
     | add_1312_30_g214151 | A1 ^ -> ZN ^ | AND2_X1  | 0.033 |   0.235 |    0.329 | 
     | add_1312_30_g7565   | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.257 |    0.351 | 
     | FE_RC_483_0         | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.274 |    0.368 | 
     | FE_RC_482_0         | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.296 |    0.390 | 
     | FE_RC_2110_0        | A v -> ZN ^  | INV_X2   | 0.014 |   0.309 |    0.403 | 
     | FE_RC_2109_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.324 |    0.418 | 
     | FE_RC_2108_0        | A1 v -> ZN ^ | NAND3_X4 | 0.021 |   0.346 |    0.440 | 
     | FE_OCPC382_n_23746  | A ^ -> Z ^   | BUF_X1   | 0.048 |   0.394 |    0.488 | 
     | g222751             | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.411 |    0.505 | 
     | FE_RC_478_0         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.425 |    0.519 | 
     | cpuregs_reg[20][26] | D ^          | DFF_X1   | 0.000 |   0.425 |    0.519 | 
     +----------------------------------------------------------------------------+ 
Path 1049: MET Setup Check with Pin cpuregs_reg[21][13]/CK 
Endpoint:   cpuregs_reg[21][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.496
- Arrival Time                  0.402
= Slack Time                    0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.056 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.187 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1   | 0.037 |   0.130 |    0.225 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1   | 0.060 |   0.190 |    0.284 | 
     | add_1312_30_g219390 | A2 ^ -> ZN v | NAND3_X2  | 0.025 |   0.215 |    0.310 | 
     | FE_RC_2404_0        | A v -> ZN v  | XNOR2_X2  | 0.035 |   0.251 |    0.345 | 
     | FE_RC_2405_0        | A v -> ZN ^  | INV_X1    | 0.016 |   0.267 |    0.361 | 
     | g217933_dup         | A1 ^ -> ZN v | OAI222_X4 | 0.065 |   0.332 |    0.426 | 
     | FE_OCPC404_n_29777  | A v -> Z v   | BUF_X2    | 0.035 |   0.367 |    0.461 | 
     | g223557             | A2 v -> ZN ^ | NAND2_X1  | 0.018 |   0.385 |    0.479 | 
     | g197045             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.402 |    0.496 | 
     | cpuregs_reg[21][13] | D v          | DFF_X1    | 0.000 |   0.402 |    0.496 | 
     +-----------------------------------------------------------------------------+ 
Path 1050: MET Setup Check with Pin cpuregs_reg[12][13]/CK 
Endpoint:   cpuregs_reg[12][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.399
= Slack Time                    0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.056 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.187 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1   | 0.037 |   0.130 |    0.225 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1   | 0.060 |   0.190 |    0.284 | 
     | add_1312_30_g219390 | A2 ^ -> ZN v | NAND3_X2  | 0.025 |   0.215 |    0.310 | 
     | FE_RC_2404_0        | A v -> ZN ^  | XNOR2_X2  | 0.024 |   0.239 |    0.334 | 
     | FE_RC_2405_0        | A ^ -> ZN v  | INV_X1    | 0.011 |   0.250 |    0.345 | 
     | g217933_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.072 |   0.323 |    0.417 | 
     | FE_OCPC404_n_29777  | A ^ -> Z ^   | BUF_X2    | 0.040 |   0.363 |    0.457 | 
     | g223562             | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.379 |    0.473 | 
     | g210630             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.399 |    0.493 | 
     | cpuregs_reg[12][13] | D ^          | DFF_X1    | 0.000 |   0.399 |    0.493 | 
     +-----------------------------------------------------------------------------+ 
Path 1051: MET Setup Check with Pin cpuregs_reg[16][7]/CK 
Endpoint:   cpuregs_reg[16][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.372
= Slack Time                    0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.062 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.164 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.200 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.221 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.278 | 
     | g226169            | A1 ^ -> ZN ^ | AND3_X2  | 0.052 |   0.236 |    0.330 | 
     | FE_OCPC205_n_32510 | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.264 |    0.359 | 
     | g226172            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.298 |    0.393 | 
     | FE_OCPC475_n_32514 | A ^ -> ZN v  | INV_X2   | 0.016 |   0.315 |    0.409 | 
     | FE_OCPC478_n_32514 | A v -> ZN ^  | INV_X2   | 0.025 |   0.339 |    0.434 | 
     | g198355            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.354 |    0.448 | 
     | g196772            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.372 |    0.467 | 
     | cpuregs_reg[16][7] | D ^          | DFF_X1   | 0.000 |   0.372 |    0.467 | 
     +---------------------------------------------------------------------------+ 
Path 1052: MET Setup Check with Pin cpuregs_reg[5][13]/CK 
Endpoint:   cpuregs_reg[5][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.399
= Slack Time                    0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.056 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.188 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1   | 0.037 |   0.130 |    0.225 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1   | 0.060 |   0.190 |    0.285 | 
     | add_1312_30_g219390 | A2 ^ -> ZN v | NAND3_X2  | 0.025 |   0.215 |    0.310 | 
     | FE_RC_2404_0        | A v -> ZN ^  | XNOR2_X2  | 0.024 |   0.239 |    0.334 | 
     | FE_RC_2405_0        | A ^ -> ZN v  | INV_X1    | 0.011 |   0.250 |    0.345 | 
     | g217933_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.072 |   0.323 |    0.417 | 
     | FE_OCPC404_n_29777  | A ^ -> Z ^   | BUF_X2    | 0.040 |   0.363 |    0.457 | 
     | g223561             | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.379 |    0.473 | 
     | g210594             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.399 |    0.493 | 
     | cpuregs_reg[5][13]  | D ^          | DFF_X1    | 0.000 |   0.399 |    0.493 | 
     +-----------------------------------------------------------------------------+ 
Path 1053: MET Setup Check with Pin cpuregs_reg[26][6]/CK 
Endpoint:   cpuregs_reg[26][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.446
- Arrival Time                  0.351
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.034 |    0.060 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.193 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.126 |    0.221 | 
     | add_1312_30_g219384 | A1 ^ -> ZN ^ | AND2_X4   | 0.033 |   0.159 |    0.254 | 
     | add_1312_30_g217207 | A ^ -> ZN v  | INV_X1    | 0.011 |   0.170 |    0.265 | 
     | add_1312_30_g7573   | A2 v -> ZN ^ | NOR2_X2   | 0.026 |   0.196 |    0.291 | 
     | FE_RC_2421_0        | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.211 |    0.305 | 
     | FE_RC_2420_0        | A v -> ZN ^  | OAI211_X1 | 0.021 |   0.231 |    0.326 | 
     | FE_RC_2419_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.033 |   0.265 |    0.359 | 
     | g226037             | A ^ -> ZN v  | INV_X2    | 0.011 |   0.276 |    0.370 | 
     | g210979_dup         | A1 v -> ZN v | OR2_X4    | 0.043 |   0.319 |    0.414 | 
     | g226055             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.334 |    0.429 | 
     | g196706             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.351 |    0.446 | 
     | cpuregs_reg[26][6]  | D v          | DFF_X1    | 0.000 |   0.351 |    0.446 | 
     +-----------------------------------------------------------------------------+ 
Path 1054: MET Setup Check with Pin reg_op2_reg[1]/CK 
Endpoint:   reg_op2_reg[1]/D       (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.345
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                          |              |          |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_j_reg[1]     | CK ^         |          |       |  -0.032 |    0.063 | 
     | decoded_imm_j_reg[1]     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.065 |    0.160 | 
     | FE_OCPC194_decoded_rs2_1 | A v -> Z v   | BUF_X4   | 0.026 |   0.091 |    0.186 | 
     | g227767                  | A2 v -> ZN ^ | NOR2_X2  | 0.027 |   0.118 |    0.212 | 
     | g222091                  | A1 ^ -> ZN ^ | AND2_X2  | 0.059 |   0.177 |    0.271 | 
     | g222093                  | A1 ^ -> ZN v | NAND2_X1 | 0.026 |   0.203 |    0.298 | 
     | g200066                  | A1 v -> ZN v | OR2_X1   | 0.045 |   0.248 |    0.343 | 
     | g199413                  | A4 v -> ZN v | AND4_X1  | 0.038 |   0.286 |    0.381 | 
     | g199002                  | A3 v -> ZN ^ | NAND4_X1 | 0.025 |   0.311 |    0.405 | 
     | FE_RC_821_0              | A1 ^ -> ZN v | NOR3_X2  | 0.011 |   0.322 |    0.417 | 
     | g197148                  | B1 v -> ZN ^ | OAI21_X1 | 0.023 |   0.345 |    0.440 | 
     | reg_op2_reg[1]           | D ^          | DFF_X1   | 0.000 |   0.345 |    0.440 | 
     +---------------------------------------------------------------------------------+ 
Path 1055: MET Setup Check with Pin cpuregs_reg[14][26]/CK 
Endpoint:   cpuregs_reg[14][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.519
- Arrival Time                  0.425
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.082 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.201 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.258 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.297 | 
     | add_1312_30_g214151 | A1 ^ -> ZN ^ | AND2_X1  | 0.033 |   0.235 |    0.329 | 
     | add_1312_30_g7565   | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.257 |    0.352 | 
     | FE_RC_483_0         | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.274 |    0.369 | 
     | FE_RC_482_0         | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.296 |    0.390 | 
     | FE_RC_2110_0        | A v -> ZN ^  | INV_X2   | 0.014 |   0.309 |    0.404 | 
     | FE_RC_2109_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.324 |    0.419 | 
     | FE_RC_2108_0        | A1 v -> ZN ^ | NAND3_X4 | 0.021 |   0.346 |    0.441 | 
     | FE_OCPC382_n_23746  | A ^ -> Z ^   | BUF_X1   | 0.048 |   0.394 |    0.489 | 
     | g213298             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.411 |    0.506 | 
     | FE_RC_474_0         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.425 |    0.519 | 
     | cpuregs_reg[14][26] | D ^          | DFF_X1   | 0.000 |   0.425 |    0.519 | 
     +----------------------------------------------------------------------------+ 
Path 1056: MET Setup Check with Pin cpuregs_reg[1][26]/CK 
Endpoint:   cpuregs_reg[1][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.519
- Arrival Time                  0.425
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.082 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.201 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.258 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.297 | 
     | add_1312_30_g214151 | A1 ^ -> ZN ^ | AND2_X1  | 0.033 |   0.235 |    0.329 | 
     | add_1312_30_g7565   | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.257 |    0.352 | 
     | FE_RC_483_0         | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.274 |    0.369 | 
     | FE_RC_482_0         | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.296 |    0.390 | 
     | FE_RC_2110_0        | A v -> ZN ^  | INV_X2   | 0.014 |   0.309 |    0.404 | 
     | FE_RC_2109_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.324 |    0.419 | 
     | FE_RC_2108_0        | A1 v -> ZN ^ | NAND3_X4 | 0.021 |   0.346 |    0.441 | 
     | FE_OCPC382_n_23746  | A ^ -> Z ^   | BUF_X1   | 0.048 |   0.394 |    0.489 | 
     | g213297             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.411 |    0.506 | 
     | FE_RC_486_0         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.425 |    0.519 | 
     | cpuregs_reg[1][26]  | D ^          | DFF_X1   | 0.000 |   0.425 |    0.519 | 
     +----------------------------------------------------------------------------+ 
Path 1057: MET Setup Check with Pin cpuregs_reg[7][6]/CK 
Endpoint:   cpuregs_reg[7][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.446
- Arrival Time                  0.351
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.034 |    0.060 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.098 |    0.193 | 
     | FE_OCPC340_reg_pc_4 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.126 |    0.221 | 
     | add_1312_30_g219384 | A1 ^ -> ZN ^ | AND2_X4   | 0.033 |   0.159 |    0.254 | 
     | add_1312_30_g217207 | A ^ -> ZN v  | INV_X1    | 0.011 |   0.170 |    0.265 | 
     | add_1312_30_g7573   | A2 v -> ZN ^ | NOR2_X2   | 0.026 |   0.196 |    0.291 | 
     | FE_RC_2421_0        | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.211 |    0.305 | 
     | FE_RC_2420_0        | A v -> ZN ^  | OAI211_X1 | 0.021 |   0.231 |    0.326 | 
     | FE_RC_2419_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.033 |   0.265 |    0.359 | 
     | g226037             | A ^ -> ZN v  | INV_X2    | 0.011 |   0.276 |    0.371 | 
     | g210979_dup         | A1 v -> ZN v | OR2_X4    | 0.043 |   0.319 |    0.414 | 
     | g226053             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.334 |    0.429 | 
     | g197382             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.351 |    0.446 | 
     | cpuregs_reg[7][6]   | D v          | DFF_X1    | 0.000 |   0.351 |    0.446 | 
     +-----------------------------------------------------------------------------+ 
Path 1058: MET Setup Check with Pin cpuregs_reg[12][6]/CK 
Endpoint:   cpuregs_reg[12][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.349
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.063 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.165 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.200 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.221 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.279 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.313 | 
     | g226184            | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.257 |    0.352 | 
     | g198869            | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.317 |    0.412 | 
     | g226043            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.334 |    0.429 | 
     | FE_RC_830_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.349 |    0.444 | 
     | cpuregs_reg[12][6] | D ^          | DFF_X1   | 0.000 |   0.349 |    0.444 | 
     +---------------------------------------------------------------------------+ 
Path 1059: MET Setup Check with Pin cpuregs_reg[18][18]/CK 
Endpoint:   cpuregs_reg[18][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.494
- Arrival Time                  0.399
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.061 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.168 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.194 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.228 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.265 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.303 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.324 | 
     | FE_RC_2292_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.363 | 
     | g217934_dup226434   | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.440 | 
     | FE_OCPC374_n_32766  | A v -> Z v   | BUF_X2    | 0.029 |   0.374 |    0.469 | 
     | g223671             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.388 |    0.483 | 
     | FE_RC_596_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.399 |    0.494 | 
     | cpuregs_reg[18][18] | D v          | DFF_X1    | 0.000 |   0.399 |    0.494 | 
     +-----------------------------------------------------------------------------+ 
Path 1060: MET Setup Check with Pin cpuregs_reg[28][13]/CK 
Endpoint:   cpuregs_reg[28][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.497
- Arrival Time                  0.402
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.057 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.188 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1   | 0.037 |   0.130 |    0.226 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1   | 0.060 |   0.190 |    0.285 | 
     | add_1312_30_g219390 | A2 ^ -> ZN v | NAND3_X2  | 0.025 |   0.215 |    0.311 | 
     | FE_RC_2404_0        | A v -> ZN v  | XNOR2_X2  | 0.035 |   0.251 |    0.346 | 
     | FE_RC_2405_0        | A v -> ZN ^  | INV_X1    | 0.016 |   0.267 |    0.362 | 
     | g217933_dup         | A1 ^ -> ZN v | OAI222_X4 | 0.065 |   0.332 |    0.427 | 
     | FE_OCPC404_n_29777  | A v -> Z v   | BUF_X2    | 0.035 |   0.367 |    0.462 | 
     | g223549             | A2 v -> ZN ^ | NAND2_X1  | 0.018 |   0.385 |    0.480 | 
     | g197293             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.402 |    0.497 | 
     | cpuregs_reg[28][13] | D v          | DFF_X1    | 0.000 |   0.402 |    0.497 | 
     +-----------------------------------------------------------------------------+ 
Path 1061: MET Setup Check with Pin cpuregs_reg[11][13]/CK 
Endpoint:   cpuregs_reg[11][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.497
- Arrival Time                  0.402
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.057 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.188 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1   | 0.037 |   0.130 |    0.226 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1   | 0.060 |   0.190 |    0.285 | 
     | add_1312_30_g219390 | A2 ^ -> ZN v | NAND3_X2  | 0.025 |   0.215 |    0.311 | 
     | FE_RC_2404_0        | A v -> ZN v  | XNOR2_X2  | 0.035 |   0.251 |    0.346 | 
     | FE_RC_2405_0        | A v -> ZN ^  | INV_X1    | 0.016 |   0.267 |    0.362 | 
     | g217933_dup         | A1 ^ -> ZN v | OAI222_X4 | 0.065 |   0.332 |    0.427 | 
     | FE_OCPC404_n_29777  | A v -> Z v   | BUF_X2    | 0.035 |   0.367 |    0.462 | 
     | g223553             | A2 v -> ZN ^ | NAND2_X1  | 0.018 |   0.385 |    0.480 | 
     | g197571             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.402 |    0.497 | 
     | cpuregs_reg[11][13] | D v          | DFF_X1    | 0.000 |   0.402 |    0.497 | 
     +-----------------------------------------------------------------------------+ 
Path 1062: MET Setup Check with Pin cpuregs_reg[3][13]/CK 
Endpoint:   cpuregs_reg[3][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.497
- Arrival Time                  0.402
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.057 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.188 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1   | 0.037 |   0.130 |    0.226 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1   | 0.060 |   0.190 |    0.285 | 
     | add_1312_30_g219390 | A2 ^ -> ZN v | NAND3_X2  | 0.025 |   0.215 |    0.311 | 
     | FE_RC_2404_0        | A v -> ZN v  | XNOR2_X2  | 0.035 |   0.251 |    0.346 | 
     | FE_RC_2405_0        | A v -> ZN ^  | INV_X1    | 0.016 |   0.267 |    0.362 | 
     | g217933_dup         | A1 ^ -> ZN v | OAI222_X4 | 0.065 |   0.332 |    0.427 | 
     | FE_OCPC404_n_29777  | A v -> Z v   | BUF_X2    | 0.035 |   0.367 |    0.462 | 
     | g223559             | A2 v -> ZN ^ | NAND2_X1  | 0.018 |   0.385 |    0.480 | 
     | g196940             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.402 |    0.497 | 
     | cpuregs_reg[3][13]  | D v          | DFF_X1    | 0.000 |   0.402 |    0.497 | 
     +-----------------------------------------------------------------------------+ 
Path 1063: MET Setup Check with Pin cpuregs_reg[30][2]/CK 
Endpoint:   cpuregs_reg[30][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.370
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.064 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.166 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.201 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.222 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.279 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.332 | 
     | g227806            | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.276 |    0.372 | 
     | FE_OCPC399_n_34134 | A ^ -> Z ^   | BUF_X8   | 0.022 |   0.298 |    0.394 | 
     | FE_OCPC402_n_34134 | A ^ -> Z ^   | BUF_X1   | 0.035 |   0.334 |    0.429 | 
     | g226204            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.349 |    0.445 | 
     | g197409            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.370 |    0.465 | 
     | cpuregs_reg[30][2] | D ^          | DFF_X1   | 0.000 |   0.370 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1064: MET Setup Check with Pin cpuregs_reg[8][0]/CK 
Endpoint:   cpuregs_reg[8][0]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.346
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.064 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.166 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.201 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.222 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.280 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.314 | 
     | FE_OCPC139_n_32522 | A ^ -> Z ^   | BUF_X4   | 0.028 |   0.245 |    0.341 | 
     | g227645            | A1 ^ -> ZN ^ | AND3_X2  | 0.047 |   0.292 |    0.388 | 
     | FE_OCPC490_n_33977 | A ^ -> Z ^   | BUF_X2   | 0.038 |   0.330 |    0.426 | 
     | g197359            | B1 ^ -> ZN v | OAI21_X1 | 0.015 |   0.346 |    0.441 | 
     | cpuregs_reg[8][0]  | D v          | DFF_X1   | 0.000 |   0.346 |    0.441 | 
     +---------------------------------------------------------------------------+ 
Path 1065: MET Setup Check with Pin cpuregs_reg[8][2]/CK 
Endpoint:   cpuregs_reg[8][2]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.343
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.064 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.166 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.201 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.222 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.280 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.314 | 
     | FE_OCPC139_n_32522 | A ^ -> Z ^   | BUF_X4   | 0.028 |   0.245 |    0.341 | 
     | g217456            | A1 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.305 |    0.400 | 
     | g213162            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.322 |    0.418 | 
     | g197363            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.343 |    0.438 | 
     | cpuregs_reg[8][2]  | D ^          | DFF_X1   | 0.000 |   0.343 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1066: MET Setup Check with Pin cpuregs_reg[8][3]/CK 
Endpoint:   cpuregs_reg[8][3]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.346
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.064 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.166 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.201 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.222 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.280 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.314 | 
     | FE_OCPC139_n_32522 | A ^ -> Z ^   | BUF_X4   | 0.028 |   0.245 |    0.341 | 
     | g227645            | A1 ^ -> ZN ^ | AND3_X2  | 0.047 |   0.292 |    0.388 | 
     | FE_OCPC490_n_33977 | A ^ -> Z ^   | BUF_X2   | 0.038 |   0.330 |    0.426 | 
     | g197365            | B1 ^ -> ZN v | OAI21_X1 | 0.015 |   0.346 |    0.441 | 
     | cpuregs_reg[8][3]  | D v          | DFF_X1   | 0.000 |   0.346 |    0.441 | 
     +---------------------------------------------------------------------------+ 
Path 1067: MET Setup Check with Pin cpuregs_reg[8][1]/CK 
Endpoint:   cpuregs_reg[8][1]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.346
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.064 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.166 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.201 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.222 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.280 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.314 | 
     | FE_OCPC139_n_32522 | A ^ -> Z ^   | BUF_X4   | 0.028 |   0.245 |    0.341 | 
     | g227645            | A1 ^ -> ZN ^ | AND3_X2  | 0.047 |   0.292 |    0.388 | 
     | FE_OCPC490_n_33977 | A ^ -> Z ^   | BUF_X2   | 0.038 |   0.330 |    0.426 | 
     | g197373            | B1 ^ -> ZN v | OAI21_X1 | 0.015 |   0.346 |    0.441 | 
     | cpuregs_reg[8][1]  | D v          | DFF_X1   | 0.000 |   0.346 |    0.441 | 
     +---------------------------------------------------------------------------+ 
Path 1068: MET Setup Check with Pin cpuregs_reg[1][3]/CK 
Endpoint:   cpuregs_reg[1][3]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.437
- Arrival Time                  0.342
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.064 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.166 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.201 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.222 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.280 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.314 | 
     | FE_OCPC139_n_32522 | A ^ -> Z ^   | BUF_X4   | 0.028 |   0.245 |    0.341 | 
     | g228085            | A1 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.304 |    0.400 | 
     | g207393            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.322 |    0.417 | 
     | g196635            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.342 |    0.437 | 
     | cpuregs_reg[1][3]  | D ^          | DFF_X1   | 0.000 |   0.342 |    0.437 | 
     +---------------------------------------------------------------------------+ 
Path 1069: MET Setup Check with Pin cpuregs_reg[1][2]/CK 
Endpoint:   cpuregs_reg[1][2]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.342
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.064 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.166 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.201 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.222 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.280 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.314 | 
     | FE_OCPC139_n_32522 | A ^ -> Z ^   | BUF_X4   | 0.028 |   0.245 |    0.341 | 
     | g228085            | A1 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.304 |    0.400 | 
     | g207391            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.322 |    0.417 | 
     | g196634            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.342 |    0.438 | 
     | cpuregs_reg[1][2]  | D ^          | DFF_X1   | 0.000 |   0.342 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1070: MET Setup Check with Pin cpuregs_reg[17][13]/CK 
Endpoint:   cpuregs_reg[17][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.397
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.057 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.189 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1   | 0.037 |   0.130 |    0.226 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1   | 0.060 |   0.190 |    0.286 | 
     | add_1312_30_g219390 | A2 ^ -> ZN v | NAND3_X2  | 0.025 |   0.215 |    0.311 | 
     | FE_RC_2404_0        | A v -> ZN ^  | XNOR2_X2  | 0.024 |   0.239 |    0.335 | 
     | FE_RC_2405_0        | A ^ -> ZN v  | INV_X1    | 0.011 |   0.250 |    0.346 | 
     | g217933_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.072 |   0.323 |    0.419 | 
     | FE_OCPC404_n_29777  | A ^ -> Z ^   | BUF_X2    | 0.040 |   0.363 |    0.458 | 
     | g223552             | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.378 |    0.474 | 
     | g196834             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.397 |    0.493 | 
     | cpuregs_reg[17][13] | D ^          | DFF_X1    | 0.000 |   0.397 |    0.493 | 
     +-----------------------------------------------------------------------------+ 
Path 1071: MET Setup Check with Pin cpuregs_reg[1][13]/CK 
Endpoint:   cpuregs_reg[1][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.397
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.057 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.189 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1   | 0.037 |   0.130 |    0.226 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1   | 0.060 |   0.190 |    0.286 | 
     | add_1312_30_g219390 | A2 ^ -> ZN v | NAND3_X2  | 0.025 |   0.215 |    0.311 | 
     | FE_RC_2404_0        | A v -> ZN ^  | XNOR2_X2  | 0.024 |   0.239 |    0.335 | 
     | FE_RC_2405_0        | A ^ -> ZN v  | INV_X1    | 0.011 |   0.250 |    0.346 | 
     | g217933_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.072 |   0.323 |    0.419 | 
     | FE_OCPC404_n_29777  | A ^ -> Z ^   | BUF_X2    | 0.040 |   0.363 |    0.458 | 
     | g223558             | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.378 |    0.474 | 
     | g196680             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.397 |    0.493 | 
     | cpuregs_reg[1][13]  | D ^          | DFF_X1    | 0.000 |   0.397 |    0.493 | 
     +-----------------------------------------------------------------------------+ 
Path 1072: MET Setup Check with Pin cpuregs_reg[26][13]/CK 
Endpoint:   cpuregs_reg[26][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.397
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.057 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.189 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1   | 0.037 |   0.130 |    0.226 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1   | 0.060 |   0.190 |    0.286 | 
     | add_1312_30_g219390 | A2 ^ -> ZN v | NAND3_X2  | 0.025 |   0.215 |    0.311 | 
     | FE_RC_2404_0        | A v -> ZN ^  | XNOR2_X2  | 0.024 |   0.239 |    0.335 | 
     | FE_RC_2405_0        | A ^ -> ZN v  | INV_X1    | 0.011 |   0.250 |    0.346 | 
     | g217933_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.072 |   0.323 |    0.419 | 
     | FE_OCPC404_n_29777  | A ^ -> Z ^   | BUF_X2    | 0.040 |   0.363 |    0.459 | 
     | g223556             | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.378 |    0.474 | 
     | g196959             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.397 |    0.493 | 
     | cpuregs_reg[26][13] | D ^          | DFF_X1    | 0.000 |   0.397 |    0.493 | 
     +-----------------------------------------------------------------------------+ 
Path 1073: MET Setup Check with Pin cpuregs_reg[6][13]/CK 
Endpoint:   cpuregs_reg[6][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.397
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.057 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.189 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1   | 0.037 |   0.130 |    0.226 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1   | 0.060 |   0.190 |    0.286 | 
     | add_1312_30_g219390 | A2 ^ -> ZN v | NAND3_X2  | 0.025 |   0.215 |    0.311 | 
     | FE_RC_2404_0        | A v -> ZN ^  | XNOR2_X2  | 0.024 |   0.239 |    0.335 | 
     | FE_RC_2405_0        | A ^ -> ZN v  | INV_X1    | 0.011 |   0.250 |    0.346 | 
     | g217933_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.072 |   0.323 |    0.419 | 
     | FE_OCPC404_n_29777  | A ^ -> Z ^   | BUF_X2    | 0.040 |   0.363 |    0.459 | 
     | g223548             | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.378 |    0.474 | 
     | g197239             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.397 |    0.493 | 
     | cpuregs_reg[6][13]  | D ^          | DFF_X1    | 0.000 |   0.397 |    0.493 | 
     +-----------------------------------------------------------------------------+ 
Path 1074: MET Setup Check with Pin cpuregs_reg[14][13]/CK 
Endpoint:   cpuregs_reg[14][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.496
- Arrival Time                  0.400
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.057 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.189 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1   | 0.037 |   0.130 |    0.226 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1   | 0.060 |   0.190 |    0.286 | 
     | add_1312_30_g219390 | A2 ^ -> ZN v | NAND3_X2  | 0.025 |   0.215 |    0.311 | 
     | FE_RC_2404_0        | A v -> ZN v  | XNOR2_X2  | 0.035 |   0.251 |    0.347 | 
     | FE_RC_2405_0        | A v -> ZN ^  | INV_X1    | 0.016 |   0.267 |    0.363 | 
     | g226464             | A1 ^ -> ZN v | OAI222_X4 | 0.071 |   0.337 |    0.433 | 
     | FE_OCPC376_n_32795  | A v -> Z v   | BUF_X1    | 0.032 |   0.369 |    0.465 | 
     | g223535             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.384 |    0.480 | 
     | g196692             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.400 |    0.496 | 
     | cpuregs_reg[14][13] | D v          | DFF_X1    | 0.000 |   0.400 |    0.496 | 
     +-----------------------------------------------------------------------------+ 
Path 1075: MET Setup Check with Pin cpuregs_reg[18][26]/CK 
Endpoint:   cpuregs_reg[18][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.397
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.083 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.202 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.260 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.298 | 
     | add_1312_30_g214151 | A1 ^ -> ZN ^ | AND2_X1  | 0.033 |   0.235 |    0.331 | 
     | add_1312_30_g7565   | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.257 |    0.353 | 
     | FE_RC_2178_0        | A v -> ZN ^  | INV_X1   | 0.015 |   0.272 |    0.368 | 
     | FE_RC_2177_0        | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.295 |    0.391 | 
     | FE_RC_2173_0        | A2 v -> ZN ^ | NAND3_X4 | 0.030 |   0.324 |    0.420 | 
     | FE_OCPC416_n_27940  | A ^ -> Z ^   | BUF_X1   | 0.038 |   0.362 |    0.458 | 
     | g218357             | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.377 |    0.473 | 
     | g196911             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.397 |    0.493 | 
     | cpuregs_reg[18][26] | D ^          | DFF_X1   | 0.000 |   0.397 |    0.493 | 
     +----------------------------------------------------------------------------+ 
Path 1076: MET Setup Check with Pin cpuregs_reg[9][3]/CK 
Endpoint:   cpuregs_reg[9][3]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.437
- Arrival Time                  0.341
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.064 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.166 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.202 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.223 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.280 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.314 | 
     | FE_OCPC139_n_32522 | A ^ -> Z ^   | BUF_X4   | 0.028 |   0.245 |    0.342 | 
     | g210514            | A1 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.304 |    0.400 | 
     | g198641            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.321 |    0.417 | 
     | g219907            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.341 |    0.437 | 
     | cpuregs_reg[9][3]  | D ^          | DFF_X1   | 0.000 |   0.341 |    0.437 | 
     +---------------------------------------------------------------------------+ 
Path 1077: MET Setup Check with Pin cpuregs_reg[9][2]/CK 
Endpoint:   cpuregs_reg[9][2]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.342
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.064 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.166 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.202 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.223 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.280 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.314 | 
     | FE_OCPC139_n_32522 | A ^ -> Z ^   | BUF_X4   | 0.028 |   0.245 |    0.342 | 
     | g210514            | A1 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.304 |    0.400 | 
     | g198750            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.321 |    0.418 | 
     | g197442            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.342 |    0.438 | 
     | cpuregs_reg[9][2]  | D ^          | DFF_X1   | 0.000 |   0.342 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1078: MET Setup Check with Pin cpuregs_reg[12][31]/CK 
Endpoint:   cpuregs_reg[12][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.490
- Arrival Time                  0.393
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.083 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.202 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.260 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.298 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.221 |    0.318 | 
     | FE_RC_507_0         | A v -> ZN ^  | INV_X2    | 0.012 |   0.233 |    0.329 | 
     | add_1312_30_g7556   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.249 |    0.345 | 
     | g224934             | A v -> ZN v  | XNOR2_X2  | 0.042 |   0.291 |    0.387 | 
     | FE_RC_2198_0        | C1 v -> ZN ^ | OAI211_X4 | 0.034 |   0.325 |    0.421 | 
     | FE_OCPC358_n_32807  | A ^ -> Z ^   | BUF_X4    | 0.034 |   0.359 |    0.455 | 
     | g221379             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.373 |    0.470 | 
     | g196628             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.393 |    0.490 | 
     | cpuregs_reg[12][31] | D ^          | DFF_X1    | 0.000 |   0.393 |    0.490 | 
     +-----------------------------------------------------------------------------+ 
Path 1079: MET Setup Check with Pin reg_op2_reg[3]/CK 
Endpoint:   reg_op2_reg[3]/D       (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.343
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                          |              |          |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_j_reg[1]     | CK ^         |          |       |  -0.032 |    0.064 | 
     | decoded_imm_j_reg[1]     | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.065 |    0.161 | 
     | FE_OCPC194_decoded_rs2_1 | A v -> Z v   | BUF_X4   | 0.026 |   0.091 |    0.187 | 
     | g217613                  | A1 v -> ZN ^ | NOR2_X1  | 0.030 |   0.121 |    0.217 | 
     | g200755                  | A1 ^ -> ZN ^ | AND2_X2  | 0.063 |   0.184 |    0.280 | 
     | g200479                  | A1 ^ -> ZN v | NAND2_X1 | 0.029 |   0.213 |    0.309 | 
     | g200019                  | A1 v -> ZN v | OR2_X1   | 0.047 |   0.260 |    0.357 | 
     | g199418                  | A3 v -> ZN ^ | NAND4_X1 | 0.021 |   0.282 |    0.378 | 
     | g199251                  | A2 ^ -> ZN v | NOR2_X1  | 0.011 |   0.293 |    0.389 | 
     | g198901                  | A1 v -> ZN v | AND4_X2  | 0.030 |   0.323 |    0.420 | 
     | g197172                  | B1 v -> ZN ^ | OAI21_X2 | 0.020 |   0.343 |    0.440 | 
     | reg_op2_reg[3]           | D ^          | DFF_X1   | 0.000 |   0.343 |    0.440 | 
     +---------------------------------------------------------------------------------+ 
Path 1080: MET Setup Check with Pin cpuregs_reg[1][7]/CK 
Endpoint:   cpuregs_reg[1][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[5]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.468
- Arrival Time                  0.371
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[5]       | CK ^         |          |       |  -0.034 |    0.062 | 
     | reg_pc_reg[5]       | CK ^ -> Q v  | DFF_X1   | 0.096 |   0.062 |    0.158 | 
     | FE_OCPC527_reg_pc_5 | A v -> Z v   | BUF_X4   | 0.025 |   0.087 |    0.184 | 
     | FE_OCPC268_reg_pc_5 | A v -> Z v   | BUF_X2   | 0.029 |   0.116 |    0.213 | 
     | g219703             | A3 v -> ZN v | AND3_X1  | 0.033 |   0.149 |    0.245 | 
     | g219702             | A2 v -> ZN v | AND2_X1  | 0.031 |   0.180 |    0.276 | 
     | add_1312_30_g219701 | B v -> Z v   | XOR2_X1  | 0.054 |   0.233 |    0.330 | 
     | g201016             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.249 |    0.345 | 
     | FE_RC_2310_0        | A ^ -> ZN v  | INV_X1   | 0.007 |   0.256 |    0.353 | 
     | FE_RC_2308_0        | A1 v -> ZN ^ | NOR2_X1  | 0.045 |   0.301 |    0.398 | 
     | FE_RC_2309_0        | A ^ -> ZN v  | INV_X4   | 0.032 |   0.333 |    0.429 | 
     | g207389             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.354 |    0.451 | 
     | g196650             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.371 |    0.468 | 
     | cpuregs_reg[1][7]   | D v          | DFF_X1   | 0.000 |   0.371 |    0.468 | 
     +----------------------------------------------------------------------------+ 
Path 1081: MET Setup Check with Pin cpuregs_reg[18][31]/CK 
Endpoint:   cpuregs_reg[18][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.490
- Arrival Time                  0.393
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.083 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.202 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.260 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.298 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.221 |    0.318 | 
     | FE_RC_507_0         | A v -> ZN ^  | INV_X2    | 0.012 |   0.233 |    0.329 | 
     | add_1312_30_g7556   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.249 |    0.345 | 
     | g224934             | A v -> ZN v  | XNOR2_X2  | 0.042 |   0.291 |    0.387 | 
     | FE_RC_2198_0        | C1 v -> ZN ^ | OAI211_X4 | 0.034 |   0.325 |    0.421 | 
     | FE_OCPC358_n_32807  | A ^ -> Z ^   | BUF_X4    | 0.034 |   0.359 |    0.455 | 
     | g221381             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.373 |    0.470 | 
     | g196918             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.393 |    0.490 | 
     | cpuregs_reg[18][31] | D ^          | DFF_X1    | 0.000 |   0.393 |    0.490 | 
     +-----------------------------------------------------------------------------+ 
Path 1082: MET Setup Check with Pin cpuregs_reg[24][31]/CK 
Endpoint:   cpuregs_reg[24][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.490
- Arrival Time                  0.393
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.083 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.202 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.260 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.299 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.221 |    0.318 | 
     | FE_RC_507_0         | A v -> ZN ^  | INV_X2    | 0.012 |   0.233 |    0.329 | 
     | add_1312_30_g7556   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.249 |    0.345 | 
     | g224934             | A v -> ZN v  | XNOR2_X2  | 0.042 |   0.291 |    0.387 | 
     | FE_RC_2198_0        | C1 v -> ZN ^ | OAI211_X4 | 0.034 |   0.325 |    0.421 | 
     | FE_OCPC358_n_32807  | A ^ -> Z ^   | BUF_X4    | 0.034 |   0.359 |    0.455 | 
     | g221388             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.373 |    0.470 | 
     | g197418             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.393 |    0.490 | 
     | cpuregs_reg[24][31] | D ^          | DFF_X1    | 0.000 |   0.393 |    0.490 | 
     +-----------------------------------------------------------------------------+ 
Path 1083: MET Setup Check with Pin cpuregs_reg[22][20]/CK 
Endpoint:   cpuregs_reg[22][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.518
- Arrival Time                  0.421
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.062 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.169 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.195 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.229 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.267 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.304 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.326 | 
     | FE_RC_2138_0        | A v -> ZN ^  | INV_X2    | 0.015 |   0.244 |    0.340 | 
     | FE_RC_2137_0        | A1 ^ -> ZN v | OAI22_X2  | 0.015 |   0.259 |    0.355 | 
     | g223603             | A1 v -> ZN ^ | OAI222_X4 | 0.079 |   0.338 |    0.434 | 
     | FE_OCPC388_n_29834  | A ^ -> Z ^   | BUF_X1    | 0.047 |   0.385 |    0.482 | 
     | g223613             | A1 ^ -> ZN v | NAND2_X1  | 0.017 |   0.402 |    0.498 | 
     | g218312             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.421 |    0.518 | 
     | cpuregs_reg[22][20] | D ^          | DFF_X1    | 0.000 |   0.421 |    0.518 | 
     +-----------------------------------------------------------------------------+ 
Path 1084: MET Setup Check with Pin cpuregs_reg[12][20]/CK 
Endpoint:   cpuregs_reg[12][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.518
- Arrival Time                  0.421
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.062 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.169 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.195 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.229 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.267 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.304 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.326 | 
     | FE_RC_2138_0        | A v -> ZN ^  | INV_X2    | 0.015 |   0.244 |    0.340 | 
     | FE_RC_2137_0        | A1 ^ -> ZN v | OAI22_X2  | 0.015 |   0.259 |    0.355 | 
     | g223603             | A1 v -> ZN ^ | OAI222_X4 | 0.079 |   0.338 |    0.434 | 
     | FE_OCPC388_n_29834  | A ^ -> Z ^   | BUF_X1    | 0.047 |   0.385 |    0.482 | 
     | g223610             | A1 ^ -> ZN v | NAND2_X1  | 0.017 |   0.402 |    0.498 | 
     | g197615             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.421 |    0.518 | 
     | cpuregs_reg[12][20] | D ^          | DFF_X1    | 0.000 |   0.421 |    0.518 | 
     +-----------------------------------------------------------------------------+ 
Path 1085: MET Setup Check with Pin cpuregs_reg[4][20]/CK 
Endpoint:   cpuregs_reg[4][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.518
- Arrival Time                  0.421
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.062 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.169 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.195 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.229 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.267 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.304 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.326 | 
     | FE_RC_2138_0        | A v -> ZN ^  | INV_X2    | 0.015 |   0.244 |    0.340 | 
     | FE_RC_2137_0        | A1 ^ -> ZN v | OAI22_X2  | 0.015 |   0.259 |    0.355 | 
     | g223603             | A1 v -> ZN ^ | OAI222_X4 | 0.079 |   0.338 |    0.434 | 
     | FE_OCPC388_n_29834  | A ^ -> Z ^   | BUF_X1    | 0.047 |   0.385 |    0.482 | 
     | g223609             | A1 ^ -> ZN v | NAND2_X1  | 0.017 |   0.402 |    0.498 | 
     | g196576             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.421 |    0.518 | 
     | cpuregs_reg[4][20]  | D ^          | DFF_X1    | 0.000 |   0.421 |    0.518 | 
     +-----------------------------------------------------------------------------+ 
Path 1086: MET Setup Check with Pin cpuregs_reg[20][31]/CK 
Endpoint:   cpuregs_reg[20][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.490
- Arrival Time                  0.393
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.083 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.203 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.260 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.299 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.221 |    0.318 | 
     | FE_RC_507_0         | A v -> ZN ^  | INV_X2    | 0.012 |   0.233 |    0.330 | 
     | add_1312_30_g7556   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.249 |    0.345 | 
     | g224934             | A v -> ZN v  | XNOR2_X2  | 0.042 |   0.291 |    0.387 | 
     | FE_RC_2198_0        | C1 v -> ZN ^ | OAI211_X4 | 0.034 |   0.325 |    0.421 | 
     | FE_OCPC358_n_32807  | A ^ -> Z ^   | BUF_X4    | 0.034 |   0.359 |    0.455 | 
     | g222724             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.373 |    0.470 | 
     | g197021             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.393 |    0.490 | 
     | cpuregs_reg[20][31] | D ^          | DFF_X1    | 0.000 |   0.393 |    0.490 | 
     +-----------------------------------------------------------------------------+ 
Path 1087: MET Setup Check with Pin count_cycle_reg[62]/CK 
Endpoint:   count_cycle_reg[62]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.345
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]     | CK ^         |          |       |  -0.036 |    0.061 | 
     | count_cycle_reg[20]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.075 |    0.171 | 
     | inc_add_1428_40_g210390 | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.117 |    0.213 | 
     | inc_add_1428_40_g224273 | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.180 |    0.276 | 
     | inc_add_1428_40_g218988 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.256 |    0.352 | 
     | inc_add_1428_40_g224613 | A1 ^ -> ZN v | NAND3_X1 | 0.024 |   0.280 |    0.377 | 
     | inc_add_1428_40_g1091   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.318 |    0.415 | 
     | g201158                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.345 |    0.442 | 
     | count_cycle_reg[62]     | D v          | DFF_X1   | 0.000 |   0.345 |    0.442 | 
     +--------------------------------------------------------------------------------+ 
Path 1088: MET Setup Check with Pin cpuregs_reg[1][1]/CK 
Endpoint:   cpuregs_reg[1][1]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.342
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.065 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.167 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.202 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.223 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.281 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.315 | 
     | FE_OCPC139_n_32522 | A ^ -> Z ^   | BUF_X4   | 0.028 |   0.245 |    0.342 | 
     | g228085            | A1 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.304 |    0.401 | 
     | g207392            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.322 |    0.418 | 
     | g197617            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.342 |    0.438 | 
     | cpuregs_reg[1][1]  | D ^          | DFF_X1   | 0.000 |   0.342 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1089: MET Setup Check with Pin cpuregs_reg[1][0]/CK 
Endpoint:   cpuregs_reg[1][0]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.342
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.065 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.167 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.202 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.223 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.281 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.315 | 
     | FE_OCPC139_n_32522 | A ^ -> Z ^   | BUF_X4   | 0.028 |   0.245 |    0.342 | 
     | g228085            | A1 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.304 |    0.401 | 
     | g207390            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.322 |    0.418 | 
     | g197604            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.342 |    0.438 | 
     | cpuregs_reg[1][0]  | D ^          | DFF_X1   | 0.000 |   0.342 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1090: MET Setup Check with Pin cpuregs_reg[9][1]/CK 
Endpoint:   cpuregs_reg[9][1]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.341
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.065 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.167 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.203 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.224 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.281 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.315 | 
     | FE_OCPC139_n_32522 | A ^ -> Z ^   | BUF_X4   | 0.028 |   0.245 |    0.342 | 
     | g210514            | A1 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.304 |    0.401 | 
     | g198640            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.321 |    0.418 | 
     | g219921            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.341 |    0.438 | 
     | cpuregs_reg[9][1]  | D ^          | DFF_X1   | 0.000 |   0.341 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1091: MET Setup Check with Pin cpuregs_reg[9][0]/CK 
Endpoint:   cpuregs_reg[9][0]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.341
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.065 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.167 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.203 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.224 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.281 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.315 | 
     | FE_OCPC139_n_32522 | A ^ -> Z ^   | BUF_X4   | 0.028 |   0.245 |    0.342 | 
     | g210514            | A1 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.304 |    0.401 | 
     | g210695            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.321 |    0.418 | 
     | g210694            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.341 |    0.438 | 
     | cpuregs_reg[9][0]  | D ^          | DFF_X1   | 0.000 |   0.341 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1092: MET Setup Check with Pin cpuregs_reg[26][25]/CK 
Endpoint:   cpuregs_reg[26][25]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.347
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.063 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.170 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.196 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.230 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.267 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4  | 0.040 |   0.210 |    0.307 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1 | 0.018 |   0.229 |    0.326 | 
     | FE_RC_2089_0        | A v -> ZN ^  | INV_X1   | 0.017 |   0.246 |    0.343 | 
     | FE_RC_2088_0        | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.262 |    0.359 | 
     | FE_RC_2412_0        | A2 v -> ZN ^ | NAND3_X2 | 0.022 |   0.284 |    0.381 | 
     | FE_RC_2411_0        | A1 ^ -> ZN v | NAND3_X4 | 0.032 |   0.316 |    0.413 | 
     | g215923             | A1 v -> ZN ^ | NAND2_X1 | 0.020 |   0.336 |    0.433 | 
     | FE_RC_449_0         | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.347 |    0.444 | 
     | cpuregs_reg[26][25] | D v          | DFF_X1   | 0.000 |   0.347 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 1093: MET Setup Check with Pin cpuregs_reg[9][25]/CK 
Endpoint:   cpuregs_reg[9][25]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.347
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.063 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.170 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.196 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.230 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.267 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4  | 0.040 |   0.210 |    0.307 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1 | 0.018 |   0.229 |    0.326 | 
     | FE_RC_2089_0        | A v -> ZN ^  | INV_X1   | 0.017 |   0.246 |    0.343 | 
     | FE_RC_2088_0        | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.262 |    0.359 | 
     | FE_RC_2412_0        | A2 v -> ZN ^ | NAND3_X2 | 0.022 |   0.284 |    0.381 | 
     | FE_RC_2411_0        | A1 ^ -> ZN v | NAND3_X4 | 0.032 |   0.316 |    0.413 | 
     | g215918             | A1 v -> ZN ^ | NAND2_X1 | 0.020 |   0.336 |    0.433 | 
     | FE_RC_431_0         | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.347 |    0.444 | 
     | cpuregs_reg[9][25]  | D v          | DFF_X1   | 0.000 |   0.347 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 1094: MET Setup Check with Pin cpuregs_reg[6][25]/CK 
Endpoint:   cpuregs_reg[6][25]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.444
- Arrival Time                  0.347
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.063 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.170 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.196 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.230 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.267 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4  | 0.040 |   0.210 |    0.307 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1 | 0.018 |   0.229 |    0.326 | 
     | FE_RC_2089_0        | A v -> ZN ^  | INV_X1   | 0.017 |   0.246 |    0.343 | 
     | FE_RC_2088_0        | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.262 |    0.359 | 
     | FE_RC_2412_0        | A2 v -> ZN ^ | NAND3_X2 | 0.022 |   0.284 |    0.381 | 
     | FE_RC_2411_0        | A1 ^ -> ZN v | NAND3_X4 | 0.032 |   0.316 |    0.413 | 
     | g215911             | A1 v -> ZN ^ | NAND2_X1 | 0.020 |   0.336 |    0.433 | 
     | FE_RC_427_0         | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.347 |    0.444 | 
     | cpuregs_reg[6][25]  | D v          | DFF_X1   | 0.000 |   0.347 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 1095: MET Setup Check with Pin count_instr_reg[16]/CK 
Endpoint:   count_instr_reg[16]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[14]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.342
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[14]     | CK ^         |          |       |  -0.034 |    0.063 | 
     | count_instr_reg[14]     | CK ^ -> Q ^  | DFF_X1   | 0.112 |   0.077 |    0.174 | 
     | inc_add_1559_34_g1257   | A3 ^ -> ZN v | NAND4_X1 | 0.032 |   0.109 |    0.206 | 
     | inc_add_1559_34_g218866 | A2 v -> ZN ^ | NOR2_X1  | 0.069 |   0.178 |    0.275 | 
     | inc_add_1559_34_g222901 | A1 ^ -> ZN ^ | AND3_X2  | 0.079 |   0.257 |    0.354 | 
     | inc_add_1559_34_g213702 | A ^ -> Z ^   | XOR2_X1  | 0.051 |   0.309 |    0.406 | 
     | g200252                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.326 |    0.423 | 
     | g200130                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.342 |    0.439 | 
     | count_instr_reg[16]     | D ^          | DFF_X1   | 0.000 |   0.342 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 1096: MET Setup Check with Pin cpuregs_reg[29][28]/CK 
Endpoint:   cpuregs_reg[29][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.519
- Arrival Time                  0.422
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]                | CK ^         |           |       |  -0.013 |    0.084 | 
     | reg_pc_reg[25]                | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.217 | 
     | add_1312_30_g7598             | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.290 | 
     | FE_OCPC343_add_1312_30_n_8747 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.225 |    0.323 | 
     | add_1312_30_g227775           | A3 ^ -> ZN v | NAND3_X2  | 0.023 |   0.248 |    0.345 | 
     | FE_RC_408_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.264 |    0.361 | 
     | FE_RC_404_0                   | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.280 |    0.377 | 
     | g199870_dup227559             | A1 v -> ZN ^ | OAI222_X4 | 0.072 |   0.352 |    0.449 | 
     | FE_OCPC421_n_33892            | A ^ -> Z ^   | BUF_X2    | 0.041 |   0.393 |    0.490 | 
     | g213104                       | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.409 |    0.506 | 
     | FE_RC_397_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.422 |    0.519 | 
     | cpuregs_reg[29][28]           | D ^          | DFF_X1    | 0.000 |   0.422 |    0.519 | 
     +---------------------------------------------------------------------------------------+ 
Path 1097: MET Setup Check with Pin cpuregs_reg[24][28]/CK 
Endpoint:   cpuregs_reg[24][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.519
- Arrival Time                  0.422
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]                | CK ^         |           |       |  -0.013 |    0.084 | 
     | reg_pc_reg[25]                | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.217 | 
     | add_1312_30_g7598             | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.290 | 
     | FE_OCPC343_add_1312_30_n_8747 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.225 |    0.323 | 
     | add_1312_30_g227775           | A3 ^ -> ZN v | NAND3_X2  | 0.023 |   0.248 |    0.345 | 
     | FE_RC_408_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.264 |    0.361 | 
     | FE_RC_404_0                   | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.280 |    0.377 | 
     | g199870_dup227559             | A1 v -> ZN ^ | OAI222_X4 | 0.072 |   0.352 |    0.449 | 
     | FE_OCPC421_n_33892            | A ^ -> Z ^   | BUF_X2    | 0.041 |   0.393 |    0.490 | 
     | g214760                       | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.409 |    0.506 | 
     | FE_RC_402_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.422 |    0.519 | 
     | cpuregs_reg[24][28]           | D ^          | DFF_X1    | 0.000 |   0.422 |    0.519 | 
     +---------------------------------------------------------------------------------------+ 
Path 1098: MET Setup Check with Pin cpuregs_reg[21][28]/CK 
Endpoint:   cpuregs_reg[21][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.519
- Arrival Time                  0.422
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]                | CK ^         |           |       |  -0.013 |    0.084 | 
     | reg_pc_reg[25]                | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.217 | 
     | add_1312_30_g7598             | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.290 | 
     | FE_OCPC343_add_1312_30_n_8747 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.225 |    0.323 | 
     | add_1312_30_g227775           | A3 ^ -> ZN v | NAND3_X2  | 0.023 |   0.248 |    0.345 | 
     | FE_RC_408_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.264 |    0.361 | 
     | FE_RC_404_0                   | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.280 |    0.377 | 
     | g199870_dup227559             | A1 v -> ZN ^ | OAI222_X4 | 0.072 |   0.352 |    0.449 | 
     | FE_OCPC421_n_33892            | A ^ -> Z ^   | BUF_X2    | 0.041 |   0.393 |    0.490 | 
     | g207656                       | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.409 |    0.506 | 
     | FE_RC_651_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.422 |    0.519 | 
     | cpuregs_reg[21][28]           | D ^          | DFF_X1    | 0.000 |   0.422 |    0.519 | 
     +---------------------------------------------------------------------------------------+ 
Path 1099: MET Setup Check with Pin cpuregs_reg[20][28]/CK 
Endpoint:   cpuregs_reg[20][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.519
- Arrival Time                  0.422
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]                | CK ^         |           |       |  -0.013 |    0.084 | 
     | reg_pc_reg[25]                | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.217 | 
     | add_1312_30_g7598             | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.290 | 
     | FE_OCPC343_add_1312_30_n_8747 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.225 |    0.323 | 
     | add_1312_30_g227775           | A3 ^ -> ZN v | NAND3_X2  | 0.023 |   0.248 |    0.345 | 
     | FE_RC_408_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.264 |    0.361 | 
     | FE_RC_404_0                   | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.280 |    0.377 | 
     | g199870_dup227559             | A1 v -> ZN ^ | OAI222_X4 | 0.072 |   0.352 |    0.449 | 
     | FE_OCPC421_n_33892            | A ^ -> Z ^   | BUF_X2    | 0.041 |   0.393 |    0.490 | 
     | g222738                       | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.409 |    0.506 | 
     | FE_RC_770_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.422 |    0.519 | 
     | cpuregs_reg[20][28]           | D ^          | DFF_X1    | 0.000 |   0.422 |    0.519 | 
     +---------------------------------------------------------------------------------------+ 
Path 1100: MET Setup Check with Pin cpuregs_reg[14][28]/CK 
Endpoint:   cpuregs_reg[14][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.519
- Arrival Time                  0.422
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]                | CK ^         |           |       |  -0.013 |    0.084 | 
     | reg_pc_reg[25]                | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.217 | 
     | add_1312_30_g7598             | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.290 | 
     | FE_OCPC343_add_1312_30_n_8747 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.225 |    0.323 | 
     | add_1312_30_g227775           | A3 ^ -> ZN v | NAND3_X2  | 0.023 |   0.248 |    0.345 | 
     | FE_RC_408_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.264 |    0.361 | 
     | FE_RC_404_0                   | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.280 |    0.377 | 
     | g199870_dup227559             | A1 v -> ZN ^ | OAI222_X4 | 0.072 |   0.352 |    0.449 | 
     | FE_OCPC421_n_33892            | A ^ -> Z ^   | BUF_X2    | 0.041 |   0.393 |    0.490 | 
     | g207649                       | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.409 |    0.506 | 
     | FE_RC_399_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.422 |    0.519 | 
     | cpuregs_reg[14][28]           | D ^          | DFF_X1    | 0.000 |   0.422 |    0.519 | 
     +---------------------------------------------------------------------------------------+ 
Path 1101: MET Setup Check with Pin cpuregs_reg[13][28]/CK 
Endpoint:   cpuregs_reg[13][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.519
- Arrival Time                  0.422
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]                | CK ^         |           |       |  -0.013 |    0.084 | 
     | reg_pc_reg[25]                | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.217 | 
     | add_1312_30_g7598             | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.290 | 
     | FE_OCPC343_add_1312_30_n_8747 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.225 |    0.323 | 
     | add_1312_30_g227775           | A3 ^ -> ZN v | NAND3_X2  | 0.023 |   0.248 |    0.345 | 
     | FE_RC_408_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.264 |    0.361 | 
     | FE_RC_404_0                   | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.280 |    0.377 | 
     | g199870_dup227559             | A1 v -> ZN ^ | OAI222_X4 | 0.072 |   0.352 |    0.449 | 
     | FE_OCPC421_n_33892            | A ^ -> Z ^   | BUF_X2    | 0.041 |   0.393 |    0.490 | 
     | g207658                       | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.409 |    0.506 | 
     | FE_RC_725_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.422 |    0.519 | 
     | cpuregs_reg[13][28]           | D ^          | DFF_X1    | 0.000 |   0.422 |    0.519 | 
     +---------------------------------------------------------------------------------------+ 
Path 1102: MET Setup Check with Pin cpuregs_reg[12][28]/CK 
Endpoint:   cpuregs_reg[12][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.519
- Arrival Time                  0.422
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]                | CK ^         |           |       |  -0.013 |    0.084 | 
     | reg_pc_reg[25]                | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.217 | 
     | add_1312_30_g7598             | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.290 | 
     | FE_OCPC343_add_1312_30_n_8747 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.225 |    0.323 | 
     | add_1312_30_g227775           | A3 ^ -> ZN v | NAND3_X2  | 0.023 |   0.248 |    0.345 | 
     | FE_RC_408_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.264 |    0.361 | 
     | FE_RC_404_0                   | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.280 |    0.377 | 
     | g199870_dup227559             | A1 v -> ZN ^ | OAI222_X4 | 0.072 |   0.352 |    0.449 | 
     | FE_OCPC421_n_33892            | A ^ -> Z ^   | BUF_X2    | 0.041 |   0.393 |    0.490 | 
     | g207650                       | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.409 |    0.506 | 
     | FE_RC_809_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.422 |    0.519 | 
     | cpuregs_reg[12][28]           | D ^          | DFF_X1    | 0.000 |   0.422 |    0.519 | 
     +---------------------------------------------------------------------------------------+ 
Path 1103: MET Setup Check with Pin cpuregs_reg[9][28]/CK 
Endpoint:   cpuregs_reg[9][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.519
- Arrival Time                  0.422
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]                | CK ^         |           |       |  -0.013 |    0.084 | 
     | reg_pc_reg[25]                | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.217 | 
     | add_1312_30_g7598             | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.290 | 
     | FE_OCPC343_add_1312_30_n_8747 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.225 |    0.323 | 
     | add_1312_30_g227775           | A3 ^ -> ZN v | NAND3_X2  | 0.023 |   0.248 |    0.345 | 
     | FE_RC_408_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.264 |    0.361 | 
     | FE_RC_404_0                   | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.280 |    0.377 | 
     | g199870_dup227559             | A1 v -> ZN ^ | OAI222_X4 | 0.072 |   0.352 |    0.449 | 
     | FE_OCPC421_n_33892            | A ^ -> Z ^   | BUF_X2    | 0.041 |   0.393 |    0.490 | 
     | g207651                       | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.409 |    0.506 | 
     | FE_RC_538_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.422 |    0.519 | 
     | cpuregs_reg[9][28]            | D ^          | DFF_X1    | 0.000 |   0.422 |    0.519 | 
     +---------------------------------------------------------------------------------------+ 
Path 1104: MET Setup Check with Pin cpuregs_reg[8][28]/CK 
Endpoint:   cpuregs_reg[8][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.519
- Arrival Time                  0.422
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]                | CK ^         |           |       |  -0.013 |    0.084 | 
     | reg_pc_reg[25]                | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.217 | 
     | add_1312_30_g7598             | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.290 | 
     | FE_OCPC343_add_1312_30_n_8747 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.225 |    0.323 | 
     | add_1312_30_g227775           | A3 ^ -> ZN v | NAND3_X2  | 0.023 |   0.248 |    0.345 | 
     | FE_RC_408_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.264 |    0.361 | 
     | FE_RC_404_0                   | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.280 |    0.377 | 
     | g199870_dup227559             | A1 v -> ZN ^ | OAI222_X4 | 0.072 |   0.352 |    0.449 | 
     | FE_OCPC421_n_33892            | A ^ -> Z ^   | BUF_X2    | 0.041 |   0.393 |    0.490 | 
     | g213139                       | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.409 |    0.506 | 
     | FE_RC_705_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.422 |    0.519 | 
     | cpuregs_reg[8][28]            | D ^          | DFF_X1    | 0.000 |   0.422 |    0.519 | 
     +---------------------------------------------------------------------------------------+ 
Path 1105: MET Setup Check with Pin cpuregs_reg[5][28]/CK 
Endpoint:   cpuregs_reg[5][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.519
- Arrival Time                  0.422
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]                | CK ^         |           |       |  -0.013 |    0.084 | 
     | reg_pc_reg[25]                | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.217 | 
     | add_1312_30_g7598             | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.290 | 
     | FE_OCPC343_add_1312_30_n_8747 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.225 |    0.323 | 
     | add_1312_30_g227775           | A3 ^ -> ZN v | NAND3_X2  | 0.023 |   0.248 |    0.345 | 
     | FE_RC_408_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.264 |    0.361 | 
     | FE_RC_404_0                   | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.280 |    0.377 | 
     | g199870_dup227559             | A1 v -> ZN ^ | OAI222_X4 | 0.072 |   0.352 |    0.449 | 
     | FE_OCPC421_n_33892            | A ^ -> Z ^   | BUF_X2    | 0.041 |   0.393 |    0.490 | 
     | g207653                       | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.409 |    0.506 | 
     | FE_RC_524_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.422 |    0.519 | 
     | cpuregs_reg[5][28]            | D ^          | DFF_X1    | 0.000 |   0.422 |    0.519 | 
     +---------------------------------------------------------------------------------------+ 
Path 1106: MET Setup Check with Pin cpuregs_reg[3][28]/CK 
Endpoint:   cpuregs_reg[3][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.519
- Arrival Time                  0.422
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]                | CK ^         |           |       |  -0.013 |    0.084 | 
     | reg_pc_reg[25]                | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.217 | 
     | add_1312_30_g7598             | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.290 | 
     | FE_OCPC343_add_1312_30_n_8747 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.225 |    0.323 | 
     | add_1312_30_g227775           | A3 ^ -> ZN v | NAND3_X2  | 0.023 |   0.248 |    0.345 | 
     | FE_RC_408_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.264 |    0.361 | 
     | FE_RC_404_0                   | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.280 |    0.377 | 
     | g199870_dup227559             | A1 v -> ZN ^ | OAI222_X4 | 0.072 |   0.352 |    0.449 | 
     | FE_OCPC421_n_33892            | A ^ -> Z ^   | BUF_X2    | 0.041 |   0.393 |    0.490 | 
     | g207647                       | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.409 |    0.506 | 
     | FE_RC_688_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.422 |    0.519 | 
     | cpuregs_reg[3][28]            | D ^          | DFF_X1    | 0.000 |   0.422 |    0.519 | 
     +---------------------------------------------------------------------------------------+ 
Path 1107: MET Setup Check with Pin cpuregs_reg[27][7]/CK 
Endpoint:   cpuregs_reg[27][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[5]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.469
- Arrival Time                  0.371
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[5]       | CK ^         |          |       |  -0.034 |    0.063 | 
     | reg_pc_reg[5]       | CK ^ -> Q v  | DFF_X1   | 0.096 |   0.062 |    0.160 | 
     | FE_OCPC527_reg_pc_5 | A v -> Z v   | BUF_X4   | 0.025 |   0.087 |    0.185 | 
     | FE_OCPC268_reg_pc_5 | A v -> Z v   | BUF_X2   | 0.029 |   0.116 |    0.214 | 
     | g219703             | A3 v -> ZN v | AND3_X1  | 0.033 |   0.149 |    0.247 | 
     | g219702             | A2 v -> ZN v | AND2_X1  | 0.031 |   0.180 |    0.277 | 
     | add_1312_30_g219701 | B v -> Z v   | XOR2_X1  | 0.054 |   0.233 |    0.331 | 
     | g201016             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.249 |    0.347 | 
     | FE_RC_2310_0        | A ^ -> ZN v  | INV_X1   | 0.007 |   0.256 |    0.354 | 
     | FE_RC_2308_0        | A1 v -> ZN ^ | NOR2_X1  | 0.045 |   0.301 |    0.399 | 
     | FE_RC_2309_0        | A ^ -> ZN v  | INV_X4   | 0.032 |   0.333 |    0.430 | 
     | g198070             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.354 |    0.452 | 
     | g197305             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.371 |    0.469 | 
     | cpuregs_reg[27][7]  | D v          | DFF_X1   | 0.000 |   0.371 |    0.469 | 
     +----------------------------------------------------------------------------+ 
Path 1108: MET Setup Check with Pin count_cycle_reg[10]/CK 
Endpoint:   count_cycle_reg[10]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.340
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +-------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                         |              |         |       |  Time   |   Time   | 
     |-------------------------+--------------+---------+-------+---------+----------| 
     | count_cycle_reg[0]      | CK ^         |         |       |  -0.036 |    0.062 | 
     | count_cycle_reg[0]      | CK ^ -> Q ^  | DFF_X1  | 0.110 |   0.074 |    0.172 | 
     | inc_add_1428_40_g209264 | A1 ^ -> ZN ^ | AND2_X1 | 0.043 |   0.117 |    0.215 | 
     | inc_add_1428_40_g1221   | A1 ^ -> ZN ^ | AND3_X1 | 0.050 |   0.167 |    0.265 | 
     | inc_add_1428_40_g1207   | A1 ^ -> ZN ^ | AND2_X1 | 0.056 |   0.223 |    0.321 | 
     | inc_add_1428_40_g1206   | A ^ -> ZN v  | INV_X1  | 0.015 |   0.237 |    0.335 | 
     | inc_add_1428_40_g1196   | A1 v -> ZN ^ | NOR2_X1 | 0.026 |   0.263 |    0.361 | 
     | inc_add_1428_40_g1162   | A ^ -> Z ^   | XOR2_X1 | 0.045 |   0.308 |    0.406 | 
     | g200969                 | A1 ^ -> ZN ^ | AND2_X1 | 0.032 |   0.340 |    0.438 | 
     | count_cycle_reg[10]     | D ^          | DFF_X1  | 0.000 |   0.340 |    0.438 | 
     +-------------------------------------------------------------------------------+ 
Path 1109: MET Setup Check with Pin cpuregs_reg[18][7]/CK 
Endpoint:   cpuregs_reg[18][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[5]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.469
- Arrival Time                  0.371
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[5]       | CK ^         |          |       |  -0.034 |    0.063 | 
     | reg_pc_reg[5]       | CK ^ -> Q v  | DFF_X1   | 0.096 |   0.062 |    0.160 | 
     | FE_OCPC527_reg_pc_5 | A v -> Z v   | BUF_X4   | 0.025 |   0.087 |    0.185 | 
     | FE_OCPC268_reg_pc_5 | A v -> Z v   | BUF_X2   | 0.029 |   0.116 |    0.214 | 
     | g219703             | A3 v -> ZN v | AND3_X1  | 0.033 |   0.149 |    0.247 | 
     | g219702             | A2 v -> ZN v | AND2_X1  | 0.031 |   0.180 |    0.277 | 
     | add_1312_30_g219701 | B v -> Z v   | XOR2_X1  | 0.054 |   0.233 |    0.331 | 
     | g201016             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.249 |    0.347 | 
     | FE_RC_2310_0        | A ^ -> ZN v  | INV_X1   | 0.007 |   0.256 |    0.354 | 
     | FE_RC_2308_0        | A1 v -> ZN ^ | NOR2_X1  | 0.045 |   0.301 |    0.399 | 
     | FE_RC_2309_0        | A ^ -> ZN v  | INV_X4   | 0.032 |   0.333 |    0.431 | 
     | g218375             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.354 |    0.452 | 
     | g196881             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.371 |    0.469 | 
     | cpuregs_reg[18][7]  | D v          | DFF_X1   | 0.000 |   0.371 |    0.469 | 
     +----------------------------------------------------------------------------+ 
Path 1110: MET Setup Check with Pin cpuregs_reg[13][31]/CK 
Endpoint:   cpuregs_reg[13][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.490
- Arrival Time                  0.392
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.085 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.204 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.261 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.300 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.221 |    0.319 | 
     | FE_RC_507_0         | A v -> ZN ^  | INV_X2    | 0.012 |   0.233 |    0.331 | 
     | add_1312_30_g7556   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.249 |    0.347 | 
     | g224934             | A v -> ZN v  | XNOR2_X2  | 0.042 |   0.291 |    0.389 | 
     | FE_RC_2198_0        | C1 v -> ZN ^ | OAI211_X4 | 0.034 |   0.325 |    0.422 | 
     | FE_OCPC358_n_32807  | A ^ -> Z ^   | BUF_X4    | 0.034 |   0.359 |    0.457 | 
     | g221380             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.373 |    0.471 | 
     | g196673             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.392 |    0.490 | 
     | cpuregs_reg[13][31] | D ^          | DFF_X1    | 0.000 |   0.392 |    0.490 | 
     +-----------------------------------------------------------------------------+ 
Path 1111: MET Setup Check with Pin count_cycle_reg[20]/CK 
Endpoint:   count_cycle_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[13]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.342
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[13]     | CK ^         |          |       |  -0.034 |    0.063 | 
     | count_cycle_reg[13]     | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.173 | 
     | inc_add_1428_40_g1257   | A4 ^ -> ZN v | NAND4_X1 | 0.032 |   0.107 |    0.205 | 
     | inc_add_1428_40_g224274 | A2 v -> ZN ^ | NOR2_X1  | 0.044 |   0.151 |    0.248 | 
     | inc_add_1428_40_g210388 | A2 ^ -> ZN ^ | AND3_X1  | 0.104 |   0.254 |    0.352 | 
     | inc_add_1428_40_g209010 | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.276 |    0.373 | 
     | inc_add_1428_40_g1129   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.315 |    0.413 | 
     | g201144                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.342 |    0.440 | 
     | count_cycle_reg[20]     | D v          | DFF_X1   | 0.000 |   0.342 |    0.440 | 
     +--------------------------------------------------------------------------------+ 
Path 1112: MET Setup Check with Pin cpuregs_reg[21][7]/CK 
Endpoint:   cpuregs_reg[21][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[5]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.470
- Arrival Time                  0.371
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[5]       | CK ^         |          |       |  -0.034 |    0.064 | 
     | reg_pc_reg[5]       | CK ^ -> Q v  | DFF_X1   | 0.096 |   0.062 |    0.160 | 
     | FE_OCPC527_reg_pc_5 | A v -> Z v   | BUF_X4   | 0.025 |   0.087 |    0.185 | 
     | FE_OCPC268_reg_pc_5 | A v -> Z v   | BUF_X2   | 0.029 |   0.116 |    0.214 | 
     | g219703             | A3 v -> ZN v | AND3_X1  | 0.033 |   0.149 |    0.247 | 
     | g219702             | A2 v -> ZN v | AND2_X1  | 0.031 |   0.180 |    0.278 | 
     | add_1312_30_g219701 | B v -> Z v   | XOR2_X1  | 0.054 |   0.233 |    0.332 | 
     | g201016             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.249 |    0.347 | 
     | FE_RC_2310_0        | A ^ -> ZN v  | INV_X1   | 0.007 |   0.256 |    0.354 | 
     | FE_RC_2308_0        | A1 v -> ZN ^ | NOR2_X1  | 0.045 |   0.301 |    0.399 | 
     | FE_RC_2309_0        | A ^ -> ZN v  | INV_X4   | 0.032 |   0.333 |    0.431 | 
     | g198492             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.354 |    0.452 | 
     | g197035             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.371 |    0.470 | 
     | cpuregs_reg[21][7]  | D v          | DFF_X1   | 0.000 |   0.371 |    0.470 | 
     +----------------------------------------------------------------------------+ 
Path 1113: MET Setup Check with Pin cpuregs_reg[13][7]/CK 
Endpoint:   cpuregs_reg[13][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[5]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.470
- Arrival Time                  0.371
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[5]       | CK ^         |          |       |  -0.034 |    0.064 | 
     | reg_pc_reg[5]       | CK ^ -> Q v  | DFF_X1   | 0.096 |   0.062 |    0.160 | 
     | FE_OCPC527_reg_pc_5 | A v -> Z v   | BUF_X4   | 0.025 |   0.087 |    0.185 | 
     | FE_OCPC268_reg_pc_5 | A v -> Z v   | BUF_X2   | 0.029 |   0.116 |    0.214 | 
     | g219703             | A3 v -> ZN v | AND3_X1  | 0.033 |   0.149 |    0.247 | 
     | g219702             | A2 v -> ZN v | AND2_X1  | 0.031 |   0.180 |    0.278 | 
     | add_1312_30_g219701 | B v -> Z v   | XOR2_X1  | 0.054 |   0.233 |    0.332 | 
     | g201016             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.249 |    0.347 | 
     | FE_RC_2310_0        | A ^ -> ZN v  | INV_X1   | 0.007 |   0.256 |    0.354 | 
     | FE_RC_2308_0        | A1 v -> ZN ^ | NOR2_X1  | 0.045 |   0.301 |    0.399 | 
     | FE_RC_2309_0        | A ^ -> ZN v  | INV_X4   | 0.032 |   0.333 |    0.431 | 
     | g198288             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.354 |    0.452 | 
     | g196641             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.371 |    0.470 | 
     | cpuregs_reg[13][7]  | D v          | DFF_X1   | 0.000 |   0.371 |    0.470 | 
     +----------------------------------------------------------------------------+ 
Path 1114: MET Setup Check with Pin cpuregs_reg[31][26]/CK 
Endpoint:   cpuregs_reg[31][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.395
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.085 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.204 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.262 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.300 | 
     | add_1312_30_g214151 | A1 ^ -> ZN ^ | AND2_X1  | 0.033 |   0.235 |    0.333 | 
     | add_1312_30_g7565   | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.257 |    0.356 | 
     | FE_RC_2178_0        | A v -> ZN ^  | INV_X1   | 0.015 |   0.272 |    0.370 | 
     | FE_RC_2177_0        | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.295 |    0.393 | 
     | FE_RC_2173_0        | A2 v -> ZN ^ | NAND3_X4 | 0.030 |   0.324 |    0.422 | 
     | FE_OCPC416_n_27940  | A ^ -> Z ^   | BUF_X1   | 0.038 |   0.362 |    0.460 | 
     | g213279             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.377 |    0.475 | 
     | g215722             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.395 |    0.493 | 
     | cpuregs_reg[31][26] | D ^          | DFF_X1   | 0.000 |   0.395 |    0.493 | 
     +----------------------------------------------------------------------------+ 
Path 1115: MET Setup Check with Pin cpuregs_reg[24][20]/CK 
Endpoint:   cpuregs_reg[24][20]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.521
- Arrival Time                  0.423
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.064 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.171 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.197 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.231 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.268 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.305 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.327 | 
     | FE_RC_2137_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.366 | 
     | g217928_dup         | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.443 | 
     | FE_OCPC425_n_29851  | A v -> Z v   | CLKBUF_X1 | 0.042 |   0.387 |    0.485 | 
     | g223620             | A1 v -> ZN ^ | NAND2_X1  | 0.018 |   0.406 |    0.504 | 
     | g197212             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.423 |    0.521 | 
     | cpuregs_reg[24][20] | D v          | DFF_X1    | 0.000 |   0.423 |    0.521 | 
     +-----------------------------------------------------------------------------+ 
Path 1116: MET Setup Check with Pin cpuregs_reg[19][31]/CK 
Endpoint:   cpuregs_reg[19][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.490
- Arrival Time                  0.392
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.085 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.204 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.262 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.300 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.221 |    0.320 | 
     | FE_RC_507_0         | A v -> ZN ^  | INV_X2    | 0.012 |   0.233 |    0.331 | 
     | add_1312_30_g7556   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.249 |    0.347 | 
     | g224934             | A v -> ZN v  | XNOR2_X2  | 0.042 |   0.291 |    0.389 | 
     | FE_RC_2198_0        | C1 v -> ZN ^ | OAI211_X4 | 0.034 |   0.325 |    0.423 | 
     | FE_OCPC358_n_32807  | A ^ -> Z ^   | BUF_X4    | 0.034 |   0.359 |    0.457 | 
     | g221385             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.373 |    0.471 | 
     | g218099             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.392 |    0.490 | 
     | cpuregs_reg[19][31] | D ^          | DFF_X1    | 0.000 |   0.392 |    0.490 | 
     +-----------------------------------------------------------------------------+ 
Path 1117: MET Setup Check with Pin cpuregs_reg[2][31]/CK 
Endpoint:   cpuregs_reg[2][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.490
- Arrival Time                  0.391
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.085 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.204 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.262 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.300 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.221 |    0.320 | 
     | FE_RC_507_0         | A v -> ZN ^  | INV_X2    | 0.012 |   0.233 |    0.331 | 
     | add_1312_30_g7556   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.249 |    0.347 | 
     | g224934             | A v -> ZN v  | XNOR2_X2  | 0.042 |   0.291 |    0.389 | 
     | FE_RC_2198_0        | C1 v -> ZN ^ | OAI211_X4 | 0.034 |   0.325 |    0.423 | 
     | FE_OCPC358_n_32807  | A ^ -> Z ^   | BUF_X4    | 0.034 |   0.359 |    0.457 | 
     | g221374             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.373 |    0.472 | 
     | g196892             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.391 |    0.490 | 
     | cpuregs_reg[2][31]  | D ^          | DFF_X1    | 0.000 |   0.391 |    0.490 | 
     +-----------------------------------------------------------------------------+ 
Path 1118: MET Setup Check with Pin cpuregs_reg[24][7]/CK 
Endpoint:   cpuregs_reg[24][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[5]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.470
- Arrival Time                  0.371
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[5]       | CK ^         |          |       |  -0.034 |    0.064 | 
     | reg_pc_reg[5]       | CK ^ -> Q v  | DFF_X1   | 0.096 |   0.062 |    0.160 | 
     | FE_OCPC527_reg_pc_5 | A v -> Z v   | BUF_X4   | 0.025 |   0.087 |    0.186 | 
     | FE_OCPC268_reg_pc_5 | A v -> Z v   | BUF_X2   | 0.029 |   0.116 |    0.215 | 
     | g219703             | A3 v -> ZN v | AND3_X1  | 0.033 |   0.149 |    0.247 | 
     | g219702             | A2 v -> ZN v | AND2_X1  | 0.031 |   0.180 |    0.278 | 
     | add_1312_30_g219701 | B v -> Z v   | XOR2_X1  | 0.054 |   0.233 |    0.332 | 
     | g201016             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.249 |    0.347 | 
     | FE_RC_2310_0        | A ^ -> ZN v  | INV_X1   | 0.007 |   0.256 |    0.355 | 
     | FE_RC_2308_0        | A1 v -> ZN ^ | NOR2_X1  | 0.045 |   0.301 |    0.400 | 
     | FE_RC_2309_0        | A ^ -> ZN v  | INV_X4   | 0.032 |   0.333 |    0.431 | 
     | g214746             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.354 |    0.453 | 
     | g197192             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.371 |    0.470 | 
     | cpuregs_reg[24][7]  | D v          | DFF_X1   | 0.000 |   0.371 |    0.470 | 
     +----------------------------------------------------------------------------+ 
Path 1119: MET Setup Check with Pin cpuregs_reg[4][31]/CK 
Endpoint:   cpuregs_reg[4][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.490
- Arrival Time                  0.391
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.085 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.205 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.262 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.301 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.221 |    0.320 | 
     | FE_RC_507_0         | A v -> ZN ^  | INV_X2    | 0.012 |   0.233 |    0.332 | 
     | add_1312_30_g7556   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.249 |    0.347 | 
     | g224934             | A v -> ZN v  | XNOR2_X2  | 0.042 |   0.291 |    0.389 | 
     | FE_RC_2198_0        | C1 v -> ZN ^ | OAI211_X4 | 0.034 |   0.325 |    0.423 | 
     | FE_OCPC358_n_32807  | A ^ -> Z ^   | BUF_X4    | 0.034 |   0.359 |    0.457 | 
     | g221378             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.373 |    0.471 | 
     | g197101             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.391 |    0.490 | 
     | cpuregs_reg[4][31]  | D ^          | DFF_X1    | 0.000 |   0.391 |    0.490 | 
     +-----------------------------------------------------------------------------+ 
Path 1120: MET Setup Check with Pin cpuregs_reg[16][31]/CK 
Endpoint:   cpuregs_reg[16][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.490
- Arrival Time                  0.391
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.085 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.205 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.262 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.301 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.221 |    0.320 | 
     | FE_RC_507_0         | A v -> ZN ^  | INV_X2    | 0.012 |   0.233 |    0.332 | 
     | add_1312_30_g7556   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.249 |    0.347 | 
     | g224934             | A v -> ZN v  | XNOR2_X2  | 0.042 |   0.291 |    0.389 | 
     | FE_RC_2198_0        | C1 v -> ZN ^ | OAI211_X4 | 0.034 |   0.325 |    0.423 | 
     | FE_OCPC358_n_32807  | A ^ -> Z ^   | BUF_X4    | 0.034 |   0.359 |    0.457 | 
     | g221386             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.373 |    0.472 | 
     | g196812             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.391 |    0.490 | 
     | cpuregs_reg[16][31] | D ^          | DFF_X1    | 0.000 |   0.391 |    0.490 | 
     +-----------------------------------------------------------------------------+ 
Path 1121: MET Setup Check with Pin cpuregs_reg[14][20]/CK 
Endpoint:   cpuregs_reg[14][20]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.521
- Arrival Time                  0.422
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.064 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.171 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.197 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.232 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.269 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.306 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.328 | 
     | FE_RC_2137_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.367 | 
     | g217928_dup         | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.444 | 
     | FE_OCPC425_n_29851  | A v -> Z v   | CLKBUF_X1 | 0.042 |   0.387 |    0.486 | 
     | g227676             | A1 v -> ZN ^ | NAND2_X1  | 0.018 |   0.406 |    0.504 | 
     | g196701             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.422 |    0.521 | 
     | cpuregs_reg[14][20] | D v          | DFF_X1    | 0.000 |   0.422 |    0.521 | 
     +-----------------------------------------------------------------------------+ 
Path 1122: MET Setup Check with Pin cpuregs_reg[27][31]/CK 
Endpoint:   cpuregs_reg[27][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.490
- Arrival Time                  0.391
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.086 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.205 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.262 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.301 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.221 |    0.320 | 
     | FE_RC_507_0         | A v -> ZN ^  | INV_X2    | 0.012 |   0.233 |    0.332 | 
     | add_1312_30_g7556   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.249 |    0.348 | 
     | g224934             | A v -> ZN v  | XNOR2_X2  | 0.042 |   0.291 |    0.389 | 
     | FE_RC_2198_0        | C1 v -> ZN ^ | OAI211_X4 | 0.034 |   0.325 |    0.423 | 
     | FE_OCPC358_n_32807  | A ^ -> Z ^   | BUF_X4    | 0.034 |   0.359 |    0.457 | 
     | g221382             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.373 |    0.472 | 
     | g197334             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.391 |    0.490 | 
     | cpuregs_reg[27][31] | D ^          | DFF_X1    | 0.000 |   0.391 |    0.490 | 
     +-----------------------------------------------------------------------------+ 
Path 1123: MET Setup Check with Pin cpuregs_reg[11][31]/CK 
Endpoint:   cpuregs_reg[11][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.490
- Arrival Time                  0.391
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.086 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.205 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.262 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.301 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.221 |    0.320 | 
     | FE_RC_507_0         | A v -> ZN ^  | INV_X2    | 0.012 |   0.233 |    0.332 | 
     | add_1312_30_g7556   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.249 |    0.348 | 
     | g224934             | A v -> ZN v  | XNOR2_X2  | 0.042 |   0.291 |    0.390 | 
     | FE_RC_2198_0        | C1 v -> ZN ^ | OAI211_X4 | 0.034 |   0.325 |    0.423 | 
     | FE_OCPC358_n_32807  | A ^ -> Z ^   | BUF_X4    | 0.034 |   0.359 |    0.458 | 
     | g221384             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.373 |    0.472 | 
     | g197589             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.391 |    0.490 | 
     | cpuregs_reg[11][31] | D ^          | DFF_X1    | 0.000 |   0.391 |    0.490 | 
     +-----------------------------------------------------------------------------+ 
Path 1124: MET Setup Check with Pin cpuregs_reg[23][7]/CK 
Endpoint:   cpuregs_reg[23][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[5]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.470
- Arrival Time                  0.371
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[5]       | CK ^         |          |       |  -0.034 |    0.064 | 
     | reg_pc_reg[5]       | CK ^ -> Q v  | DFF_X1   | 0.096 |   0.062 |    0.161 | 
     | FE_OCPC527_reg_pc_5 | A v -> Z v   | BUF_X4   | 0.025 |   0.087 |    0.186 | 
     | FE_OCPC268_reg_pc_5 | A v -> Z v   | BUF_X2   | 0.029 |   0.116 |    0.215 | 
     | g219703             | A3 v -> ZN v | AND3_X1  | 0.033 |   0.149 |    0.248 | 
     | g219702             | A2 v -> ZN v | AND2_X1  | 0.031 |   0.180 |    0.278 | 
     | add_1312_30_g219701 | B v -> Z v   | XOR2_X1  | 0.054 |   0.233 |    0.332 | 
     | g201016             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.249 |    0.348 | 
     | FE_RC_2310_0        | A ^ -> ZN v  | INV_X1   | 0.007 |   0.256 |    0.355 | 
     | FE_RC_2308_0        | A1 v -> ZN ^ | NOR2_X1  | 0.045 |   0.301 |    0.400 | 
     | FE_RC_2309_0        | A ^ -> ZN v  | INV_X4   | 0.032 |   0.333 |    0.432 | 
     | g219847             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.354 |    0.453 | 
     | g219846             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.371 |    0.470 | 
     | cpuregs_reg[23][7]  | D v          | DFF_X1   | 0.000 |   0.371 |    0.470 | 
     +----------------------------------------------------------------------------+ 
Path 1125: MET Setup Check with Pin cpuregs_reg[15][31]/CK 
Endpoint:   cpuregs_reg[15][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.490
- Arrival Time                  0.391
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.086 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.205 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.262 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.301 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.221 |    0.320 | 
     | FE_RC_507_0         | A v -> ZN ^  | INV_X2    | 0.012 |   0.233 |    0.332 | 
     | add_1312_30_g7556   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.249 |    0.348 | 
     | g224934             | A v -> ZN v  | XNOR2_X2  | 0.042 |   0.291 |    0.390 | 
     | FE_RC_2198_0        | C1 v -> ZN ^ | OAI211_X4 | 0.034 |   0.325 |    0.423 | 
     | FE_OCPC358_n_32807  | A ^ -> Z ^   | BUF_X4    | 0.034 |   0.359 |    0.458 | 
     | g221383             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.373 |    0.472 | 
     | g218207             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.391 |    0.490 | 
     | cpuregs_reg[15][31] | D ^          | DFF_X1    | 0.000 |   0.391 |    0.490 | 
     +-----------------------------------------------------------------------------+ 
Path 1126: MET Setup Check with Pin cpuregs_reg[25][31]/CK 
Endpoint:   cpuregs_reg[25][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.490
- Arrival Time                  0.391
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.086 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.205 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.262 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.301 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.221 |    0.320 | 
     | FE_RC_507_0         | A v -> ZN ^  | INV_X2    | 0.012 |   0.233 |    0.332 | 
     | add_1312_30_g7556   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.249 |    0.348 | 
     | g224934             | A v -> ZN v  | XNOR2_X2  | 0.042 |   0.291 |    0.390 | 
     | FE_RC_2198_0        | C1 v -> ZN ^ | OAI211_X4 | 0.034 |   0.325 |    0.423 | 
     | FE_OCPC358_n_32807  | A ^ -> Z ^   | BUF_X4    | 0.034 |   0.359 |    0.458 | 
     | g226478             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.373 |    0.472 | 
     | g226477             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.391 |    0.490 | 
     | cpuregs_reg[25][31] | D ^          | DFF_X1    | 0.000 |   0.391 |    0.490 | 
     +-----------------------------------------------------------------------------+ 
Path 1127: MET Setup Check with Pin cpuregs_reg[8][7]/CK 
Endpoint:   cpuregs_reg[8][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[5]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.470
- Arrival Time                  0.371
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[5]       | CK ^         |          |       |  -0.034 |    0.065 | 
     | reg_pc_reg[5]       | CK ^ -> Q v  | DFF_X1   | 0.096 |   0.062 |    0.161 | 
     | FE_OCPC527_reg_pc_5 | A v -> Z v   | BUF_X4   | 0.025 |   0.087 |    0.186 | 
     | FE_OCPC268_reg_pc_5 | A v -> Z v   | BUF_X2   | 0.029 |   0.116 |    0.215 | 
     | g219703             | A3 v -> ZN v | AND3_X1  | 0.033 |   0.149 |    0.248 | 
     | g219702             | A2 v -> ZN v | AND2_X1  | 0.031 |   0.180 |    0.278 | 
     | add_1312_30_g219701 | B v -> Z v   | XOR2_X1  | 0.054 |   0.233 |    0.332 | 
     | g201016             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.249 |    0.348 | 
     | FE_RC_2310_0        | A ^ -> ZN v  | INV_X1   | 0.007 |   0.256 |    0.355 | 
     | FE_RC_2308_0        | A1 v -> ZN ^ | NOR2_X1  | 0.045 |   0.301 |    0.400 | 
     | FE_RC_2309_0        | A ^ -> ZN v  | INV_X4   | 0.032 |   0.333 |    0.432 | 
     | g213153             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.354 |    0.453 | 
     | g197374             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.371 |    0.470 | 
     | cpuregs_reg[8][7]   | D v          | DFF_X1   | 0.000 |   0.371 |    0.470 | 
     +----------------------------------------------------------------------------+ 
Path 1128: MET Setup Check with Pin cpuregs_reg[29][7]/CK 
Endpoint:   cpuregs_reg[29][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[5]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.471
- Arrival Time                  0.371
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[5]       | CK ^         |          |       |  -0.034 |    0.065 | 
     | reg_pc_reg[5]       | CK ^ -> Q v  | DFF_X1   | 0.096 |   0.062 |    0.161 | 
     | FE_OCPC527_reg_pc_5 | A v -> Z v   | BUF_X4   | 0.025 |   0.087 |    0.186 | 
     | FE_OCPC268_reg_pc_5 | A v -> Z v   | BUF_X2   | 0.029 |   0.116 |    0.215 | 
     | g219703             | A3 v -> ZN v | AND3_X1  | 0.033 |   0.149 |    0.248 | 
     | g219702             | A2 v -> ZN v | AND2_X1  | 0.031 |   0.180 |    0.279 | 
     | add_1312_30_g219701 | B v -> Z v   | XOR2_X1  | 0.054 |   0.233 |    0.333 | 
     | g201016             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.249 |    0.348 | 
     | FE_RC_2310_0        | A ^ -> ZN v  | INV_X1   | 0.007 |   0.256 |    0.355 | 
     | FE_RC_2308_0        | A1 v -> ZN ^ | NOR2_X1  | 0.045 |   0.301 |    0.400 | 
     | FE_RC_2309_0        | A ^ -> ZN v  | INV_X4   | 0.032 |   0.333 |    0.432 | 
     | g221484             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.354 |    0.453 | 
     | g196871             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.371 |    0.471 | 
     | cpuregs_reg[29][7]  | D v          | DFF_X1   | 0.000 |   0.371 |    0.471 | 
     +----------------------------------------------------------------------------+ 
Path 1129: MET Setup Check with Pin cpuregs_reg[22][7]/CK 
Endpoint:   cpuregs_reg[22][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[5]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.471
- Arrival Time                  0.371
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[5]       | CK ^         |          |       |  -0.034 |    0.065 | 
     | reg_pc_reg[5]       | CK ^ -> Q v  | DFF_X1   | 0.096 |   0.062 |    0.161 | 
     | FE_OCPC527_reg_pc_5 | A v -> Z v   | BUF_X4   | 0.025 |   0.087 |    0.186 | 
     | FE_OCPC268_reg_pc_5 | A v -> Z v   | BUF_X2   | 0.029 |   0.116 |    0.215 | 
     | g219703             | A3 v -> ZN v | AND3_X1  | 0.033 |   0.149 |    0.248 | 
     | g219702             | A2 v -> ZN v | AND2_X1  | 0.031 |   0.180 |    0.279 | 
     | add_1312_30_g219701 | B v -> Z v   | XOR2_X1  | 0.054 |   0.233 |    0.333 | 
     | g201016             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.249 |    0.348 | 
     | FE_RC_2310_0        | A ^ -> ZN v  | INV_X1   | 0.007 |   0.256 |    0.355 | 
     | FE_RC_2308_0        | A1 v -> ZN ^ | NOR2_X1  | 0.045 |   0.301 |    0.400 | 
     | FE_RC_2309_0        | A ^ -> ZN v  | INV_X4   | 0.032 |   0.333 |    0.432 | 
     | g213199             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.354 |    0.453 | 
     | g218288             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.371 |    0.471 | 
     | cpuregs_reg[22][7]  | D v          | DFF_X1   | 0.000 |   0.371 |    0.471 | 
     +----------------------------------------------------------------------------+ 
Path 1130: MET Setup Check with Pin cpuregs_reg[20][7]/CK 
Endpoint:   cpuregs_reg[20][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[5]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.471
- Arrival Time                  0.371
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[5]       | CK ^         |          |       |  -0.034 |    0.065 | 
     | reg_pc_reg[5]       | CK ^ -> Q v  | DFF_X1   | 0.096 |   0.062 |    0.161 | 
     | FE_OCPC527_reg_pc_5 | A v -> Z v   | BUF_X4   | 0.025 |   0.087 |    0.186 | 
     | FE_OCPC268_reg_pc_5 | A v -> Z v   | BUF_X2   | 0.029 |   0.116 |    0.215 | 
     | g219703             | A3 v -> ZN v | AND3_X1  | 0.033 |   0.149 |    0.248 | 
     | g219702             | A2 v -> ZN v | AND2_X1  | 0.031 |   0.180 |    0.279 | 
     | add_1312_30_g219701 | B v -> Z v   | XOR2_X1  | 0.054 |   0.233 |    0.333 | 
     | g201016             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.249 |    0.348 | 
     | FE_RC_2310_0        | A ^ -> ZN v  | INV_X1   | 0.007 |   0.256 |    0.355 | 
     | FE_RC_2308_0        | A1 v -> ZN ^ | NOR2_X1  | 0.045 |   0.301 |    0.400 | 
     | FE_RC_2309_0        | A ^ -> ZN v  | INV_X4   | 0.032 |   0.333 |    0.432 | 
     | g222729             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.354 |    0.453 | 
     | g196983             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.371 |    0.471 | 
     | cpuregs_reg[20][7]  | D v          | DFF_X1   | 0.000 |   0.371 |    0.471 | 
     +----------------------------------------------------------------------------+ 
Path 1131: MET Setup Check with Pin cpuregs_reg[19][7]/CK 
Endpoint:   cpuregs_reg[19][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[5]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.471
- Arrival Time                  0.371
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[5]       | CK ^         |          |       |  -0.034 |    0.065 | 
     | reg_pc_reg[5]       | CK ^ -> Q v  | DFF_X1   | 0.096 |   0.062 |    0.161 | 
     | FE_OCPC527_reg_pc_5 | A v -> Z v   | BUF_X4   | 0.025 |   0.087 |    0.186 | 
     | FE_OCPC268_reg_pc_5 | A v -> Z v   | BUF_X2   | 0.029 |   0.116 |    0.215 | 
     | g219703             | A3 v -> ZN v | AND3_X1  | 0.033 |   0.149 |    0.248 | 
     | g219702             | A2 v -> ZN v | AND2_X1  | 0.031 |   0.180 |    0.279 | 
     | add_1312_30_g219701 | B v -> Z v   | XOR2_X1  | 0.054 |   0.233 |    0.333 | 
     | g201016             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.249 |    0.348 | 
     | FE_RC_2310_0        | A ^ -> ZN v  | INV_X1   | 0.007 |   0.256 |    0.355 | 
     | FE_RC_2308_0        | A1 v -> ZN ^ | NOR2_X1  | 0.045 |   0.301 |    0.400 | 
     | FE_RC_2309_0        | A ^ -> ZN v  | INV_X4   | 0.032 |   0.333 |    0.432 | 
     | g221937             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.354 |    0.453 | 
     | g218080             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.371 |    0.471 | 
     | cpuregs_reg[19][7]  | D v          | DFF_X1   | 0.000 |   0.371 |    0.471 | 
     +----------------------------------------------------------------------------+ 
Path 1132: MET Setup Check with Pin cpuregs_reg[12][7]/CK 
Endpoint:   cpuregs_reg[12][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[5]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.471
- Arrival Time                  0.371
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[5]       | CK ^         |          |       |  -0.034 |    0.065 | 
     | reg_pc_reg[5]       | CK ^ -> Q v  | DFF_X1   | 0.096 |   0.062 |    0.161 | 
     | FE_OCPC527_reg_pc_5 | A v -> Z v   | BUF_X4   | 0.025 |   0.087 |    0.186 | 
     | FE_OCPC268_reg_pc_5 | A v -> Z v   | BUF_X2   | 0.029 |   0.116 |    0.215 | 
     | g219703             | A3 v -> ZN v | AND3_X1  | 0.033 |   0.149 |    0.248 | 
     | g219702             | A2 v -> ZN v | AND2_X1  | 0.031 |   0.180 |    0.279 | 
     | add_1312_30_g219701 | B v -> Z v   | XOR2_X1  | 0.054 |   0.233 |    0.333 | 
     | g201016             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.249 |    0.348 | 
     | FE_RC_2310_0        | A ^ -> ZN v  | INV_X1   | 0.007 |   0.256 |    0.355 | 
     | FE_RC_2308_0        | A1 v -> ZN ^ | NOR2_X1  | 0.045 |   0.301 |    0.400 | 
     | FE_RC_2309_0        | A ^ -> ZN v  | INV_X4   | 0.032 |   0.333 |    0.432 | 
     | g210613             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.354 |    0.453 | 
     | g210612             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.371 |    0.471 | 
     | cpuregs_reg[12][7]  | D v          | DFF_X1   | 0.000 |   0.371 |    0.471 | 
     +----------------------------------------------------------------------------+ 
Path 1133: MET Setup Check with Pin cpuregs_reg[11][7]/CK 
Endpoint:   cpuregs_reg[11][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[5]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.471
- Arrival Time                  0.371
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[5]       | CK ^         |          |       |  -0.034 |    0.065 | 
     | reg_pc_reg[5]       | CK ^ -> Q v  | DFF_X1   | 0.096 |   0.062 |    0.161 | 
     | FE_OCPC527_reg_pc_5 | A v -> Z v   | BUF_X4   | 0.025 |   0.087 |    0.186 | 
     | FE_OCPC268_reg_pc_5 | A v -> Z v   | BUF_X2   | 0.029 |   0.116 |    0.215 | 
     | g219703             | A3 v -> ZN v | AND3_X1  | 0.033 |   0.149 |    0.248 | 
     | g219702             | A2 v -> ZN v | AND2_X1  | 0.031 |   0.180 |    0.279 | 
     | add_1312_30_g219701 | B v -> Z v   | XOR2_X1  | 0.054 |   0.233 |    0.333 | 
     | g201016             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.249 |    0.348 | 
     | FE_RC_2310_0        | A ^ -> ZN v  | INV_X1   | 0.007 |   0.256 |    0.355 | 
     | FE_RC_2308_0        | A1 v -> ZN ^ | NOR2_X1  | 0.045 |   0.301 |    0.400 | 
     | FE_RC_2309_0        | A ^ -> ZN v  | INV_X4   | 0.032 |   0.333 |    0.432 | 
     | g212883             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.354 |    0.453 | 
     | g197563             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.371 |    0.471 | 
     | cpuregs_reg[11][7]  | D v          | DFF_X1   | 0.000 |   0.371 |    0.471 | 
     +----------------------------------------------------------------------------+ 
Path 1134: MET Setup Check with Pin cpuregs_reg[10][7]/CK 
Endpoint:   cpuregs_reg[10][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[5]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.471
- Arrival Time                  0.371
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[5]       | CK ^         |          |       |  -0.034 |    0.065 | 
     | reg_pc_reg[5]       | CK ^ -> Q v  | DFF_X1   | 0.096 |   0.062 |    0.161 | 
     | FE_OCPC527_reg_pc_5 | A v -> Z v   | BUF_X4   | 0.025 |   0.087 |    0.186 | 
     | FE_OCPC268_reg_pc_5 | A v -> Z v   | BUF_X2   | 0.029 |   0.116 |    0.215 | 
     | g219703             | A3 v -> ZN v | AND3_X1  | 0.033 |   0.149 |    0.248 | 
     | g219702             | A2 v -> ZN v | AND2_X1  | 0.031 |   0.180 |    0.279 | 
     | add_1312_30_g219701 | B v -> Z v   | XOR2_X1  | 0.054 |   0.233 |    0.333 | 
     | g201016             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.249 |    0.348 | 
     | FE_RC_2310_0        | A ^ -> ZN v  | INV_X1   | 0.007 |   0.256 |    0.355 | 
     | FE_RC_2308_0        | A1 v -> ZN ^ | NOR2_X1  | 0.045 |   0.301 |    0.400 | 
     | FE_RC_2309_0        | A ^ -> ZN v  | INV_X4   | 0.032 |   0.333 |    0.432 | 
     | g212845             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.354 |    0.453 | 
     | g197525             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.371 |    0.471 | 
     | cpuregs_reg[10][7]  | D v          | DFF_X1   | 0.000 |   0.371 |    0.471 | 
     +----------------------------------------------------------------------------+ 
Path 1135: MET Setup Check with Pin cpuregs_reg[9][7]/CK 
Endpoint:   cpuregs_reg[9][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[5]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.471
- Arrival Time                  0.371
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[5]       | CK ^         |          |       |  -0.034 |    0.065 | 
     | reg_pc_reg[5]       | CK ^ -> Q v  | DFF_X1   | 0.096 |   0.062 |    0.161 | 
     | FE_OCPC527_reg_pc_5 | A v -> Z v   | BUF_X4   | 0.025 |   0.087 |    0.186 | 
     | FE_OCPC268_reg_pc_5 | A v -> Z v   | BUF_X2   | 0.029 |   0.116 |    0.215 | 
     | g219703             | A3 v -> ZN v | AND3_X1  | 0.033 |   0.149 |    0.248 | 
     | g219702             | A2 v -> ZN v | AND2_X1  | 0.031 |   0.180 |    0.279 | 
     | add_1312_30_g219701 | B v -> Z v   | XOR2_X1  | 0.054 |   0.233 |    0.333 | 
     | g201016             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.249 |    0.348 | 
     | FE_RC_2310_0        | A ^ -> ZN v  | INV_X1   | 0.007 |   0.256 |    0.355 | 
     | FE_RC_2308_0        | A1 v -> ZN ^ | NOR2_X1  | 0.045 |   0.301 |    0.400 | 
     | FE_RC_2309_0        | A ^ -> ZN v  | INV_X4   | 0.032 |   0.333 |    0.432 | 
     | g198646             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.354 |    0.453 | 
     | g197463             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.371 |    0.471 | 
     | cpuregs_reg[9][7]   | D v          | DFF_X1   | 0.000 |   0.371 |    0.471 | 
     +----------------------------------------------------------------------------+ 
Path 1136: MET Setup Check with Pin cpuregs_reg[7][7]/CK 
Endpoint:   cpuregs_reg[7][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[5]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.471
- Arrival Time                  0.371
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[5]       | CK ^         |          |       |  -0.034 |    0.065 | 
     | reg_pc_reg[5]       | CK ^ -> Q v  | DFF_X1   | 0.096 |   0.062 |    0.161 | 
     | FE_OCPC527_reg_pc_5 | A v -> Z v   | BUF_X4   | 0.025 |   0.087 |    0.186 | 
     | FE_OCPC268_reg_pc_5 | A v -> Z v   | BUF_X2   | 0.029 |   0.116 |    0.215 | 
     | g219703             | A3 v -> ZN v | AND3_X1  | 0.033 |   0.149 |    0.248 | 
     | g219702             | A2 v -> ZN v | AND2_X1  | 0.031 |   0.180 |    0.279 | 
     | add_1312_30_g219701 | B v -> Z v   | XOR2_X1  | 0.054 |   0.233 |    0.333 | 
     | g201016             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.249 |    0.348 | 
     | FE_RC_2310_0        | A ^ -> ZN v  | INV_X1   | 0.007 |   0.256 |    0.355 | 
     | FE_RC_2308_0        | A1 v -> ZN ^ | NOR2_X1  | 0.045 |   0.301 |    0.400 | 
     | FE_RC_2309_0        | A ^ -> ZN v  | INV_X4   | 0.032 |   0.333 |    0.432 | 
     | g223940             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.354 |    0.453 | 
     | g197300             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.371 |    0.471 | 
     | cpuregs_reg[7][7]   | D v          | DFF_X1   | 0.000 |   0.371 |    0.471 | 
     +----------------------------------------------------------------------------+ 
Path 1137: MET Setup Check with Pin cpuregs_reg[6][7]/CK 
Endpoint:   cpuregs_reg[6][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[5]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.471
- Arrival Time                  0.371
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[5]       | CK ^         |          |       |  -0.034 |    0.065 | 
     | reg_pc_reg[5]       | CK ^ -> Q v  | DFF_X1   | 0.096 |   0.062 |    0.161 | 
     | FE_OCPC527_reg_pc_5 | A v -> Z v   | BUF_X4   | 0.025 |   0.087 |    0.186 | 
     | FE_OCPC268_reg_pc_5 | A v -> Z v   | BUF_X2   | 0.029 |   0.116 |    0.215 | 
     | g219703             | A3 v -> ZN v | AND3_X1  | 0.033 |   0.149 |    0.248 | 
     | g219702             | A2 v -> ZN v | AND2_X1  | 0.031 |   0.180 |    0.279 | 
     | add_1312_30_g219701 | B v -> Z v   | XOR2_X1  | 0.054 |   0.233 |    0.333 | 
     | g201016             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.249 |    0.348 | 
     | FE_RC_2310_0        | A ^ -> ZN v  | INV_X1   | 0.007 |   0.256 |    0.355 | 
     | FE_RC_2308_0        | A1 v -> ZN ^ | NOR2_X1  | 0.045 |   0.301 |    0.400 | 
     | FE_RC_2309_0        | A ^ -> ZN v  | INV_X4   | 0.032 |   0.333 |    0.432 | 
     | g207538             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.354 |    0.453 | 
     | g197224             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.371 |    0.471 | 
     | cpuregs_reg[6][7]   | D v          | DFF_X1   | 0.000 |   0.371 |    0.471 | 
     +----------------------------------------------------------------------------+ 
Path 1138: MET Setup Check with Pin cpuregs_reg[5][7]/CK 
Endpoint:   cpuregs_reg[5][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[5]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.471
- Arrival Time                  0.371
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[5]       | CK ^         |          |       |  -0.034 |    0.065 | 
     | reg_pc_reg[5]       | CK ^ -> Q v  | DFF_X1   | 0.096 |   0.062 |    0.161 | 
     | FE_OCPC527_reg_pc_5 | A v -> Z v   | BUF_X4   | 0.025 |   0.087 |    0.186 | 
     | FE_OCPC268_reg_pc_5 | A v -> Z v   | BUF_X2   | 0.029 |   0.116 |    0.215 | 
     | g219703             | A3 v -> ZN v | AND3_X1  | 0.033 |   0.149 |    0.248 | 
     | g219702             | A2 v -> ZN v | AND2_X1  | 0.031 |   0.180 |    0.279 | 
     | add_1312_30_g219701 | B v -> Z v   | XOR2_X1  | 0.054 |   0.233 |    0.333 | 
     | g201016             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.249 |    0.348 | 
     | FE_RC_2310_0        | A ^ -> ZN v  | INV_X1   | 0.007 |   0.256 |    0.355 | 
     | FE_RC_2308_0        | A1 v -> ZN ^ | NOR2_X1  | 0.045 |   0.301 |    0.400 | 
     | FE_RC_2309_0        | A ^ -> ZN v  | INV_X4   | 0.032 |   0.333 |    0.432 | 
     | g210577             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.354 |    0.453 | 
     | g210576             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.371 |    0.471 | 
     | cpuregs_reg[5][7]   | D v          | DFF_X1   | 0.000 |   0.371 |    0.471 | 
     +----------------------------------------------------------------------------+ 
Path 1139: MET Setup Check with Pin cpuregs_reg[4][7]/CK 
Endpoint:   cpuregs_reg[4][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[5]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.471
- Arrival Time                  0.371
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[5]       | CK ^         |          |       |  -0.034 |    0.065 | 
     | reg_pc_reg[5]       | CK ^ -> Q v  | DFF_X1   | 0.096 |   0.062 |    0.161 | 
     | FE_OCPC527_reg_pc_5 | A v -> Z v   | BUF_X4   | 0.025 |   0.087 |    0.186 | 
     | FE_OCPC268_reg_pc_5 | A v -> Z v   | BUF_X2   | 0.029 |   0.116 |    0.215 | 
     | g219703             | A3 v -> ZN v | AND3_X1  | 0.033 |   0.149 |    0.248 | 
     | g219702             | A2 v -> ZN v | AND2_X1  | 0.031 |   0.180 |    0.279 | 
     | add_1312_30_g219701 | B v -> Z v   | XOR2_X1  | 0.054 |   0.233 |    0.333 | 
     | g201016             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.249 |    0.348 | 
     | FE_RC_2310_0        | A ^ -> ZN v  | INV_X1   | 0.007 |   0.256 |    0.355 | 
     | FE_RC_2308_0        | A1 v -> ZN ^ | NOR2_X1  | 0.045 |   0.301 |    0.400 | 
     | FE_RC_2309_0        | A ^ -> ZN v  | INV_X4   | 0.032 |   0.333 |    0.432 | 
     | g210544             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.354 |    0.453 | 
     | g210543             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.371 |    0.471 | 
     | cpuregs_reg[4][7]   | D v          | DFF_X1   | 0.000 |   0.371 |    0.471 | 
     +----------------------------------------------------------------------------+ 
Path 1140: MET Setup Check with Pin cpuregs_reg[3][7]/CK 
Endpoint:   cpuregs_reg[3][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[5]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.471
- Arrival Time                  0.371
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[5]       | CK ^         |          |       |  -0.034 |    0.065 | 
     | reg_pc_reg[5]       | CK ^ -> Q v  | DFF_X1   | 0.096 |   0.062 |    0.161 | 
     | FE_OCPC527_reg_pc_5 | A v -> Z v   | BUF_X4   | 0.025 |   0.087 |    0.186 | 
     | FE_OCPC268_reg_pc_5 | A v -> Z v   | BUF_X2   | 0.029 |   0.116 |    0.215 | 
     | g219703             | A3 v -> ZN v | AND3_X1  | 0.033 |   0.149 |    0.248 | 
     | g219702             | A2 v -> ZN v | AND2_X1  | 0.031 |   0.180 |    0.279 | 
     | add_1312_30_g219701 | B v -> Z v   | XOR2_X1  | 0.054 |   0.233 |    0.333 | 
     | g201016             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.249 |    0.348 | 
     | FE_RC_2310_0        | A ^ -> ZN v  | INV_X1   | 0.007 |   0.256 |    0.355 | 
     | FE_RC_2308_0        | A1 v -> ZN ^ | NOR2_X1  | 0.045 |   0.301 |    0.400 | 
     | FE_RC_2309_0        | A ^ -> ZN v  | INV_X4   | 0.032 |   0.333 |    0.432 | 
     | g198379             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.354 |    0.453 | 
     | g196919             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.371 |    0.471 | 
     | cpuregs_reg[3][7]   | D v          | DFF_X1   | 0.000 |   0.371 |    0.471 | 
     +----------------------------------------------------------------------------+ 
Path 1141: MET Setup Check with Pin count_cycle_reg[24]/CK 
Endpoint:   count_cycle_reg[24]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[13]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.342
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[13]     | CK ^         |          |       |  -0.034 |    0.065 | 
     | count_cycle_reg[13]     | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.175 | 
     | inc_add_1428_40_g1257   | A4 ^ -> ZN v | NAND4_X1 | 0.032 |   0.107 |    0.206 | 
     | inc_add_1428_40_g224274 | A2 v -> ZN ^ | NOR2_X1  | 0.044 |   0.151 |    0.250 | 
     | inc_add_1428_40_g210388 | A2 ^ -> ZN ^ | AND3_X1  | 0.104 |   0.254 |    0.354 | 
     | inc_add_1428_40_g209011 | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.276 |    0.375 | 
     | inc_add_1428_40_g1126   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.315 |    0.414 | 
     | g200946                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.342 |    0.442 | 
     | count_cycle_reg[24]     | D v          | DFF_X1   | 0.000 |   0.342 |    0.442 | 
     +--------------------------------------------------------------------------------+ 
Path 1142: MET Setup Check with Pin alu_out_q_reg[2]/CK 
Endpoint:   alu_out_q_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.341
= Slack Time                    0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | instr_sub_reg             | CK ^         |           |       |  -0.034 |    0.065 | 
     | instr_sub_reg             | CK ^ -> Q ^  | DFF_X1    | 0.110 |   0.076 |    0.176 | 
     | FE_OCPC148_instr_sub      | A ^ -> ZN v  | INV_X1    | 0.017 |   0.093 |    0.193 | 
     | FE_OCPC163_instr_sub      | A v -> Z v   | BUF_X8    | 0.029 |   0.122 |    0.222 | 
     | g227439                   | A v -> Z v   | MUX2_X1   | 0.057 |   0.179 |    0.278 | 
     | g3                        | A v -> ZN ^  | INV_X1    | 0.022 |   0.201 |    0.301 | 
     | g203594                   | B1 ^ -> ZN v | AOI21_X2  | 0.016 |   0.217 |    0.317 | 
     | g210532                   | A v -> ZN ^  | INV_X2    | 0.014 |   0.231 |    0.331 | 
     | addinc_ADD_UNS_OP_2_g2009 | B1 ^ -> ZN v | AOI21_X1  | 0.018 |   0.249 |    0.348 | 
     | addinc_ADD_UNS_OP_2_g1990 | A v -> ZN v  | XNOR2_X1  | 0.038 |   0.286 |    0.386 | 
     | g90128__203807            | C1 v -> ZN ^ | AOI221_X1 | 0.047 |   0.333 |    0.433 | 
     | g90125                    | A ^ -> ZN v  | INV_X1    | 0.008 |   0.341 |    0.440 | 
     | alu_out_q_reg[2]          | D v          | DFF_X1    | 0.000 |   0.341 |    0.440 | 
     +-----------------------------------------------------------------------------------+ 
Path 1143: MET Setup Check with Pin count_cycle_reg[17]/CK 
Endpoint:   count_cycle_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[13]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.342
= Slack Time                    0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[13]     | CK ^         |          |       |  -0.034 |    0.065 | 
     | count_cycle_reg[13]     | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.175 | 
     | inc_add_1428_40_g1257   | A4 ^ -> ZN v | NAND4_X1 | 0.032 |   0.107 |    0.207 | 
     | inc_add_1428_40_g224274 | A2 v -> ZN ^ | NOR2_X1  | 0.044 |   0.151 |    0.250 | 
     | inc_add_1428_40_g210388 | A2 ^ -> ZN ^ | AND3_X1  | 0.104 |   0.254 |    0.354 | 
     | inc_add_1428_40_g209009 | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.276 |    0.375 | 
     | inc_add_1428_40_g1088   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.315 |    0.415 | 
     | g200958                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.342 |    0.442 | 
     | count_cycle_reg[17]     | D v          | DFF_X1   | 0.000 |   0.342 |    0.442 | 
     +--------------------------------------------------------------------------------+ 
Path 1144: MET Setup Check with Pin cpuregs_reg[23][3]/CK 
Endpoint:   cpuregs_reg[23][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.469
- Arrival Time                  0.369
= Slack Time                    0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.068 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.170 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.205 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.226 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.284 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.337 | 
     | FE_OCPC179_n_25565 | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.270 |    0.369 | 
     | g198851            | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.312 |    0.412 | 
     | FE_OCPC438_n_3085  | A ^ -> Z ^   | BUF_X2   | 0.041 |   0.353 |    0.453 | 
     | g197131            | B1 ^ -> ZN v | OAI21_X1 | 0.016 |   0.369 |    0.469 | 
     | cpuregs_reg[23][3] | D v          | DFF_X1   | 0.000 |   0.369 |    0.469 | 
     +---------------------------------------------------------------------------+ 
Path 1145: MET Setup Check with Pin cpuregs_reg[23][2]/CK 
Endpoint:   cpuregs_reg[23][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.469
- Arrival Time                  0.369
= Slack Time                    0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.068 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.170 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.205 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.226 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.284 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.337 | 
     | FE_OCPC179_n_25565 | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.270 |    0.369 | 
     | g198851            | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.312 |    0.412 | 
     | FE_OCPC438_n_3085  | A ^ -> Z ^   | BUF_X2   | 0.041 |   0.353 |    0.453 | 
     | g197128            | B1 ^ -> ZN v | OAI21_X1 | 0.016 |   0.369 |    0.469 | 
     | cpuregs_reg[23][2] | D v          | DFF_X1   | 0.000 |   0.369 |    0.469 | 
     +---------------------------------------------------------------------------+ 
Path 1146: MET Setup Check with Pin cpuregs_reg[23][1]/CK 
Endpoint:   cpuregs_reg[23][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.469
- Arrival Time                  0.369
= Slack Time                    0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.068 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.170 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.205 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.226 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.284 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.337 | 
     | FE_OCPC179_n_25565 | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.270 |    0.369 | 
     | g198851            | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.312 |    0.412 | 
     | FE_OCPC438_n_3085  | A ^ -> Z ^   | BUF_X2   | 0.041 |   0.353 |    0.453 | 
     | g197034            | B1 ^ -> ZN v | OAI21_X1 | 0.016 |   0.369 |    0.469 | 
     | cpuregs_reg[23][1] | D v          | DFF_X1   | 0.000 |   0.369 |    0.469 | 
     +---------------------------------------------------------------------------+ 
Path 1147: MET Setup Check with Pin cpuregs_reg[23][0]/CK 
Endpoint:   cpuregs_reg[23][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.469
- Arrival Time                  0.369
= Slack Time                    0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.068 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.170 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.205 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.226 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.284 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.337 | 
     | FE_OCPC179_n_25565 | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.270 |    0.369 | 
     | g198851            | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.312 |    0.412 | 
     | FE_OCPC438_n_3085  | A ^ -> Z ^   | BUF_X2   | 0.041 |   0.353 |    0.453 | 
     | g197125            | B1 ^ -> ZN v | OAI21_X1 | 0.016 |   0.369 |    0.469 | 
     | cpuregs_reg[23][0] | D v          | DFF_X1   | 0.000 |   0.369 |    0.469 | 
     +---------------------------------------------------------------------------+ 
Path 1148: MET Setup Check with Pin cpuregs_reg[10][10]/CK 
Endpoint:   cpuregs_reg[10][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.471
- Arrival Time                  0.371
= Slack Time                    0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.068 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.170 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.205 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.226 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.284 | 
     | g226138             | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.319 | 
     | g227646             | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.362 | 
     | g226087             | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.303 |    0.403 | 
     | FE_OCPC435_n_32429  | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.334 |    0.433 | 
     | FE_OCPC437_n_32429  | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.359 |    0.459 | 
     | g197528             | B1 ^ -> ZN v | OAI21_X1 | 0.012 |   0.371 |    0.471 | 
     | cpuregs_reg[10][10] | D v          | DFF_X1   | 0.000 |   0.371 |    0.471 | 
     +----------------------------------------------------------------------------+ 
Path 1149: MET Setup Check with Pin cpuregs_reg[6][3]/CK 
Endpoint:   cpuregs_reg[6][3]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.340
= Slack Time                    0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.068 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.170 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.206 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.227 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.284 | 
     | g227442            | A1 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.228 |    0.328 | 
     | FE_OCPC51_n_33777  | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.258 |    0.358 | 
     | g227456            | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.295 |    0.395 | 
     | FE_OCPC496_n_33791 | A ^ -> Z ^   | BUF_X4   | 0.032 |   0.326 |    0.426 | 
     | g197468            | B1 ^ -> ZN v | OAI21_X1 | 0.014 |   0.340 |    0.440 | 
     | cpuregs_reg[6][3]  | D v          | DFF_X1   | 0.000 |   0.340 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1150: MET Setup Check with Pin cpuregs_reg[6][2]/CK 
Endpoint:   cpuregs_reg[6][2]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.340
= Slack Time                    0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.068 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.170 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.206 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.227 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.284 | 
     | g227442            | A1 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.228 |    0.328 | 
     | FE_OCPC51_n_33777  | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.258 |    0.358 | 
     | g227456            | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.295 |    0.395 | 
     | FE_OCPC496_n_33791 | A ^ -> Z ^   | BUF_X4   | 0.032 |   0.326 |    0.426 | 
     | g197217            | B1 ^ -> ZN v | OAI21_X1 | 0.014 |   0.340 |    0.440 | 
     | cpuregs_reg[6][2]  | D v          | DFF_X1   | 0.000 |   0.340 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1151: MET Setup Check with Pin cpuregs_reg[6][1]/CK 
Endpoint:   cpuregs_reg[6][1]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.340
= Slack Time                    0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.068 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.170 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.206 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.227 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.284 | 
     | g227442            | A1 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.228 |    0.328 | 
     | FE_OCPC51_n_33777  | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.258 |    0.358 | 
     | g227456            | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.295 |    0.395 | 
     | FE_OCPC496_n_33791 | A ^ -> Z ^   | BUF_X4   | 0.032 |   0.326 |    0.426 | 
     | g197213            | B1 ^ -> ZN v | OAI21_X1 | 0.014 |   0.340 |    0.440 | 
     | cpuregs_reg[6][1]  | D v          | DFF_X1   | 0.000 |   0.340 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1152: MET Setup Check with Pin cpuregs_reg[31][7]/CK 
Endpoint:   cpuregs_reg[31][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[5]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.469
- Arrival Time                  0.369
= Slack Time                    0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[5]       | CK ^         |          |       |  -0.034 |    0.066 | 
     | reg_pc_reg[5]       | CK ^ -> Q v  | DFF_X1   | 0.096 |   0.062 |    0.162 | 
     | FE_OCPC527_reg_pc_5 | A v -> Z v   | BUF_X4   | 0.025 |   0.087 |    0.188 | 
     | FE_OCPC268_reg_pc_5 | A v -> Z v   | BUF_X2   | 0.029 |   0.116 |    0.216 | 
     | g219703             | A3 v -> ZN v | AND3_X1  | 0.033 |   0.149 |    0.249 | 
     | g219702             | A2 v -> ZN v | AND2_X1  | 0.031 |   0.180 |    0.280 | 
     | add_1312_30_g219701 | B v -> Z v   | XOR2_X1  | 0.054 |   0.233 |    0.334 | 
     | g201016             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.249 |    0.349 | 
     | FE_RC_2310_0        | A ^ -> ZN v  | INV_X1   | 0.007 |   0.256 |    0.357 | 
     | FE_RC_2308_0        | A1 v -> ZN ^ | NOR2_X1  | 0.045 |   0.301 |    0.401 | 
     | FE_RC_2309_0        | A ^ -> ZN v  | INV_X4   | 0.032 |   0.333 |    0.433 | 
     | g213233             | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.352 |    0.452 | 
     | g215719             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.369 |    0.469 | 
     | cpuregs_reg[31][7]  | D v          | DFF_X1   | 0.000 |   0.369 |    0.469 | 
     +----------------------------------------------------------------------------+ 
Path 1153: MET Setup Check with Pin count_cycle_reg[32]/CK 
Endpoint:   count_cycle_reg[32]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.337
= Slack Time                    0.101
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                              |              |         |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+---------+----------| 
     | count_cycle_reg[20]          | CK ^         |         |       |  -0.036 |    0.065 | 
     | count_cycle_reg[20]          | CK ^ -> Q ^  | DFF_X1  | 0.111 |   0.075 |    0.175 | 
     | inc_add_1428_40_g210390      | A2 ^ -> ZN ^ | AND2_X1 | 0.042 |   0.117 |    0.217 | 
     | inc_add_1428_40_g224273      | A3 ^ -> ZN ^ | AND4_X1 | 0.063 |   0.180 |    0.281 | 
     | inc_add_1428_40_g1193_224276 | A3 ^ -> ZN ^ | AND4_X2 | 0.079 |   0.258 |    0.359 | 
     | inc_add_1428_40_g222188      | A ^ -> Z ^   | XOR2_X1 | 0.047 |   0.305 |    0.406 | 
     | g201171                      | A1 ^ -> ZN ^ | AND2_X1 | 0.032 |   0.337 |    0.438 | 
     | count_cycle_reg[32]          | D ^          | DFF_X1  | 0.000 |   0.337 |    0.438 | 
     +------------------------------------------------------------------------------------+ 
Path 1154: MET Setup Check with Pin count_cycle_reg[57]/CK 
Endpoint:   count_cycle_reg[57]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[32]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.341
= Slack Time                    0.101
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[32]     | CK ^         |          |       |  -0.036 |    0.065 | 
     | count_cycle_reg[32]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.075 |    0.176 | 
     | inc_add_1428_40_g224594 | A4 ^ -> ZN ^ | AND4_X1  | 0.064 |   0.139 |    0.240 | 
     | inc_add_1428_40_g226518 | A2 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.215 |    0.316 | 
     | g224605                 | A1 ^ -> ZN ^ | AND3_X1  | 0.047 |   0.262 |    0.363 | 
     | g218999                 | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.277 |    0.378 | 
     | inc_add_1428_40_g217098 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.314 |    0.415 | 
     | g200965                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.341 |    0.442 | 
     | count_cycle_reg[57]     | D v          | DFF_X1   | 0.000 |   0.341 |    0.442 | 
     +--------------------------------------------------------------------------------+ 
Path 1155: MET Setup Check with Pin cpuregs_reg[6][0]/CK 
Endpoint:   cpuregs_reg[6][0]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.340
= Slack Time                    0.101
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.069 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.171 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.207 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.228 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.285 | 
     | g227442            | A1 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.228 |    0.329 | 
     | FE_OCPC51_n_33777  | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.258 |    0.359 | 
     | g227456            | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.295 |    0.396 | 
     | FE_OCPC496_n_33791 | A ^ -> Z ^   | BUF_X4   | 0.032 |   0.326 |    0.427 | 
     | g197209            | B1 ^ -> ZN v | OAI21_X1 | 0.014 |   0.340 |    0.441 | 
     | cpuregs_reg[6][0]  | D v          | DFF_X1   | 0.000 |   0.340 |    0.441 | 
     +---------------------------------------------------------------------------+ 
Path 1156: MET Setup Check with Pin reg_out_reg[7]/CK 
Endpoint:   reg_out_reg[7]/D     (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[5]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.336
= Slack Time                    0.101
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[5]  | CK ^         |           |       |  -0.032 |    0.069 | 
     | decoded_imm_reg[5]  | CK ^ -> Q ^  | DFF_X2    | 0.139 |   0.107 |    0.208 | 
     | add_1801_23_g219107 | A1 ^ -> ZN v | NOR2_X2   | 0.015 |   0.122 |    0.223 | 
     | add_1801_23_g216570 | A2 v -> ZN ^ | NOR2_X2   | 0.029 |   0.151 |    0.252 | 
     | FE_OCPC534_n_22387  | A ^ -> Z ^   | CLKBUF_X1 | 0.034 |   0.185 |    0.287 | 
     | add_1801_23_g208872 | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.198 |    0.299 | 
     | add_1801_23_g1022   | C2 v -> ZN ^ | OAI211_X1 | 0.036 |   0.233 |    0.335 | 
     | add_1801_23_g998    | A ^ -> ZN v  | XNOR2_X1  | 0.017 |   0.250 |    0.352 | 
     | g90235__212284      | A1 v -> ZN ^ | AOI222_X1 | 0.052 |   0.302 |    0.403 | 
     | g90133__2250        | A ^ -> ZN v  | OAI211_X1 | 0.034 |   0.336 |    0.438 | 
     | reg_out_reg[7]      | D v          | DFF_X1    | 0.000 |   0.336 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 1157: MET Setup Check with Pin cpuregs_reg[23][10]/CK 
Endpoint:   cpuregs_reg[23][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.470
- Arrival Time                  0.369
= Slack Time                    0.101
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.069 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.171 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.207 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.228 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.285 | 
     | g219696             | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.338 | 
     | FE_OCPC179_n_25565  | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.270 |    0.371 | 
     | g198851             | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.312 |    0.414 | 
     | FE_OCPC438_n_3085   | A ^ -> Z ^   | BUF_X2   | 0.041 |   0.353 |    0.455 | 
     | g214828             | B1 ^ -> ZN v | OAI21_X1 | 0.016 |   0.369 |    0.470 | 
     | cpuregs_reg[23][10] | D v          | DFF_X1   | 0.000 |   0.369 |    0.470 | 
     +----------------------------------------------------------------------------+ 
Path 1158: MET Setup Check with Pin cpuregs_reg[14][7]/CK 
Endpoint:   cpuregs_reg[14][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[5]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.470
- Arrival Time                  0.369
= Slack Time                    0.101
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[5]       | CK ^         |          |       |  -0.034 |    0.067 | 
     | reg_pc_reg[5]       | CK ^ -> Q v  | DFF_X1   | 0.096 |   0.062 |    0.163 | 
     | FE_OCPC527_reg_pc_5 | A v -> Z v   | BUF_X4   | 0.025 |   0.087 |    0.189 | 
     | FE_OCPC268_reg_pc_5 | A v -> Z v   | BUF_X2   | 0.029 |   0.116 |    0.218 | 
     | g219703             | A3 v -> ZN v | AND3_X1  | 0.033 |   0.149 |    0.250 | 
     | g219702             | A2 v -> ZN v | AND2_X1  | 0.031 |   0.180 |    0.281 | 
     | add_1312_30_g219701 | B v -> Z v   | XOR2_X1  | 0.054 |   0.233 |    0.335 | 
     | g201016             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.249 |    0.350 | 
     | FE_RC_2310_0        | A ^ -> ZN v  | INV_X1   | 0.007 |   0.256 |    0.358 | 
     | FE_RC_2308_0        | A1 v -> ZN ^ | NOR2_X1  | 0.045 |   0.301 |    0.403 | 
     | FE_RC_2309_0        | A ^ -> ZN v  | INV_X4   | 0.032 |   0.333 |    0.434 | 
     | g221670             | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.352 |    0.453 | 
     | g196684             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.369 |    0.470 | 
     | cpuregs_reg[14][7]  | D v          | DFF_X1   | 0.000 |   0.369 |    0.470 | 
     +----------------------------------------------------------------------------+ 
Path 1159: MET Setup Check with Pin cpuregs_reg[26][7]/CK 
Endpoint:   cpuregs_reg[26][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[5]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.471
- Arrival Time                  0.369
= Slack Time                    0.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[5]       | CK ^         |          |       |  -0.034 |    0.067 | 
     | reg_pc_reg[5]       | CK ^ -> Q v  | DFF_X1   | 0.096 |   0.062 |    0.164 | 
     | FE_OCPC527_reg_pc_5 | A v -> Z v   | BUF_X4   | 0.025 |   0.087 |    0.189 | 
     | FE_OCPC268_reg_pc_5 | A v -> Z v   | BUF_X2   | 0.029 |   0.116 |    0.218 | 
     | g219703             | A3 v -> ZN v | AND3_X1  | 0.033 |   0.149 |    0.251 | 
     | g219702             | A2 v -> ZN v | AND2_X1  | 0.031 |   0.180 |    0.281 | 
     | add_1312_30_g219701 | B v -> Z v   | XOR2_X1  | 0.054 |   0.233 |    0.335 | 
     | g201016             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.249 |    0.351 | 
     | FE_RC_2310_0        | A ^ -> ZN v  | INV_X1   | 0.007 |   0.256 |    0.358 | 
     | FE_RC_2308_0        | A1 v -> ZN ^ | NOR2_X1  | 0.045 |   0.301 |    0.403 | 
     | FE_RC_2309_0        | A ^ -> ZN v  | INV_X4   | 0.032 |   0.333 |    0.435 | 
     | g197812             | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.352 |    0.454 | 
     | g197269             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.369 |    0.471 | 
     | cpuregs_reg[26][7]  | D v          | DFF_X1   | 0.000 |   0.369 |    0.471 | 
     +----------------------------------------------------------------------------+ 
Path 1160: MET Setup Check with Pin decoded_imm_reg[31]/CK 
Endpoint:   decoded_imm_reg[31]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.435
- Arrival Time                  0.333
= Slack Time                    0.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.068 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.162 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.082 |    0.184 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.105 |    0.207 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4   | 0.040 |   0.145 |    0.247 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1 | 0.037 |   0.181 |    0.283 | 
     | g213581                    | A2 v -> ZN v | AND2_X2  | 0.042 |   0.223 |    0.325 | 
     | g213583                    | A1 v -> ZN v | OR2_X2   | 0.054 |   0.277 |    0.379 | 
     | g213584                    | A1 v -> ZN v | AND2_X2  | 0.041 |   0.318 |    0.420 | 
     | g208698                    | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.333 |    0.435 | 
     | decoded_imm_reg[31]        | D ^          | DFF_X1   | 0.000 |   0.333 |    0.435 | 
     +-----------------------------------------------------------------------------------+ 
Path 1161: MET Setup Check with Pin decoded_imm_reg[30]/CK 
Endpoint:   decoded_imm_reg[30]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.435
- Arrival Time                  0.333
= Slack Time                    0.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.068 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.162 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.082 |    0.184 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.105 |    0.207 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4   | 0.040 |   0.145 |    0.247 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1 | 0.037 |   0.181 |    0.283 | 
     | g213581                    | A2 v -> ZN v | AND2_X2  | 0.042 |   0.223 |    0.325 | 
     | g213583                    | A1 v -> ZN v | OR2_X2   | 0.054 |   0.277 |    0.379 | 
     | g213584                    | A1 v -> ZN v | AND2_X2  | 0.041 |   0.318 |    0.420 | 
     | g208695                    | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.333 |    0.435 | 
     | decoded_imm_reg[30]        | D ^          | DFF_X1   | 0.000 |   0.333 |    0.435 | 
     +-----------------------------------------------------------------------------------+ 
Path 1162: MET Setup Check with Pin decoded_imm_reg[29]/CK 
Endpoint:   decoded_imm_reg[29]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.435
- Arrival Time                  0.333
= Slack Time                    0.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.068 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.162 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.082 |    0.184 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.105 |    0.207 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4   | 0.040 |   0.145 |    0.247 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1 | 0.037 |   0.181 |    0.283 | 
     | g213581                    | A2 v -> ZN v | AND2_X2  | 0.042 |   0.223 |    0.325 | 
     | g213583                    | A1 v -> ZN v | OR2_X2   | 0.054 |   0.277 |    0.379 | 
     | g213584                    | A1 v -> ZN v | AND2_X2  | 0.041 |   0.318 |    0.420 | 
     | g208694                    | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.333 |    0.435 | 
     | decoded_imm_reg[29]        | D ^          | DFF_X1   | 0.000 |   0.333 |    0.435 | 
     +-----------------------------------------------------------------------------------+ 
Path 1163: MET Setup Check with Pin cpu_state_reg[5]/CK 
Endpoint:   cpu_state_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.335
= Slack Time                    0.103
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[1]   | CK ^         |           |       |  -0.032 |    0.071 | 
     | reg_op1_reg[1]   | CK ^ -> Q ^  | DFF_X2    | 0.152 |   0.120 |    0.223 | 
     | g90381__222112   | A1 ^ -> ZN ^ | OR2_X2    | 0.033 |   0.152 |    0.255 | 
     | g222114          | A ^ -> ZN v  | OAI211_X1 | 0.026 |   0.179 |    0.282 | 
     | g200454          | A v -> ZN ^  | AOI21_X1  | 0.050 |   0.229 |    0.332 | 
     | g200202          | A1 ^ -> ZN v | NOR2_X1   | 0.011 |   0.240 |    0.343 | 
     | g209569          | A4 v -> ZN ^ | NAND4_X1  | 0.029 |   0.269 |    0.372 | 
     | g209572          | A1 ^ -> ZN ^ | AND2_X1   | 0.037 |   0.306 |    0.409 | 
     | g209571          | A1 ^ -> ZN ^ | AND2_X1   | 0.029 |   0.335 |    0.438 | 
     | cpu_state_reg[5] | D ^          | DFF_X1    | 0.000 |   0.335 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 1164: MET Setup Check with Pin count_cycle_reg[16]/CK 
Endpoint:   count_cycle_reg[16]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[13]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.336
= Slack Time                    0.103
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[13]     | CK ^         |          |       |  -0.034 |    0.069 | 
     | count_cycle_reg[13]     | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.179 | 
     | inc_add_1428_40_g1257   | A4 ^ -> ZN v | NAND4_X1 | 0.032 |   0.107 |    0.210 | 
     | inc_add_1428_40_g224274 | A2 v -> ZN ^ | NOR2_X1  | 0.044 |   0.151 |    0.254 | 
     | inc_add_1428_40_g210388 | A2 ^ -> ZN ^ | AND3_X1  | 0.104 |   0.254 |    0.357 | 
     | inc_add_1428_40_g209007 | A ^ -> Z ^   | XOR2_X1  | 0.050 |   0.304 |    0.407 | 
     | g200956                 | A1 ^ -> ZN ^ | AND2_X1  | 0.032 |   0.336 |    0.439 | 
     | count_cycle_reg[16]     | D ^          | DFF_X1   | 0.000 |   0.336 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 1165: MET Setup Check with Pin cpuregs_reg[4][24]/CK 
Endpoint:   cpuregs_reg[4][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.521
- Arrival Time                  0.418
= Slack Time                    0.103
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.069 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.176 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.202 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.236 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.273 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.313 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.225 |    0.329 | 
     | FE_RC_2134_0        | B1 v -> ZN ^ | OAI22_X1  | 0.045 |   0.270 |    0.373 | 
     | g199880_dup217923   | A1 ^ -> ZN v | OAI222_X4 | 0.080 |   0.350 |    0.453 | 
     | FE_OCPC392_n_23756  | A v -> Z v   | BUF_X1    | 0.034 |   0.384 |    0.487 | 
     | g213340             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.401 |    0.505 | 
     | g197314             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.418 |    0.521 | 
     | cpuregs_reg[4][24]  | D v          | DFF_X1    | 0.000 |   0.418 |    0.521 | 
     +-----------------------------------------------------------------------------+ 
Path 1166: MET Setup Check with Pin count_cycle_reg[60]/CK 
Endpoint:   count_cycle_reg[60]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.338
= Slack Time                    0.103
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]     | CK ^         |          |       |  -0.036 |    0.068 | 
     | count_cycle_reg[20]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.075 |    0.178 | 
     | inc_add_1428_40_g210390 | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.117 |    0.220 | 
     | inc_add_1428_40_g224273 | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.180 |    0.283 | 
     | inc_add_1428_40_g218988 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.256 |    0.359 | 
     | g219001                 | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.274 |    0.377 | 
     | inc_add_1428_40_g217185 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.310 |    0.414 | 
     | g200968                 | A1 v -> ZN v | AND2_X1  | 0.028 |   0.338 |    0.442 | 
     | count_cycle_reg[60]     | D v          | DFF_X1   | 0.000 |   0.338 |    0.442 | 
     +--------------------------------------------------------------------------------+ 
Path 1167: MET Setup Check with Pin cpuregs_reg[18][14]/CK 
Endpoint:   cpuregs_reg[18][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.490
- Arrival Time                  0.386
= Slack Time                    0.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.065 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.197 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.234 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.294 | 
     | add_1312_30_g219391 | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.216 |    0.319 | 
     | g228148             | A v -> Z v   | XOR2_X1  | 0.056 |   0.272 |    0.376 | 
     | FE_RC_2357_0        | A1 v -> ZN ^ | NOR2_X1  | 0.034 |   0.306 |    0.409 | 
     | FE_RC_2355_0        | A1 ^ -> ZN v | NOR3_X2  | 0.015 |   0.321 |    0.424 | 
     | FE_RC_2356_0        | A v -> ZN ^  | INV_X4   | 0.025 |   0.346 |    0.450 | 
     | g226144             | A1 ^ -> ZN v | NAND3_X1 | 0.020 |   0.366 |    0.469 | 
     | g218386             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.386 |    0.490 | 
     | cpuregs_reg[18][14] | D ^          | DFF_X1   | 0.000 |   0.386 |    0.490 | 
     +----------------------------------------------------------------------------+ 
Path 1168: MET Setup Check with Pin cpuregs_reg[30][20]/CK 
Endpoint:   cpuregs_reg[30][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.519
- Arrival Time                  0.415
= Slack Time                    0.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.070 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.177 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.203 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.237 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.274 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.311 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.333 | 
     | FE_RC_2138_0        | A v -> ZN ^  | INV_X2    | 0.015 |   0.244 |    0.348 | 
     | FE_RC_2137_0        | A1 ^ -> ZN v | OAI22_X2  | 0.015 |   0.259 |    0.363 | 
     | g223603             | A1 v -> ZN ^ | OAI222_X4 | 0.079 |   0.338 |    0.442 | 
     | FE_OCPC388_n_29834  | A ^ -> Z ^   | BUF_X1    | 0.047 |   0.385 |    0.489 | 
     | g223607             | A1 ^ -> ZN v | NAND2_X1  | 0.017 |   0.402 |    0.506 | 
     | FE_RC_413_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.415 |    0.519 | 
     | cpuregs_reg[30][20] | D ^          | DFF_X1    | 0.000 |   0.415 |    0.519 | 
     +-----------------------------------------------------------------------------+ 
Path 1169: MET Setup Check with Pin cpuregs_reg[23][20]/CK 
Endpoint:   cpuregs_reg[23][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.519
- Arrival Time                  0.415
= Slack Time                    0.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.070 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.177 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.203 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.237 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.274 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.311 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.333 | 
     | FE_RC_2138_0        | A v -> ZN ^  | INV_X2    | 0.015 |   0.244 |    0.348 | 
     | FE_RC_2137_0        | A1 ^ -> ZN v | OAI22_X2  | 0.015 |   0.259 |    0.363 | 
     | g223603             | A1 v -> ZN ^ | OAI222_X4 | 0.079 |   0.338 |    0.442 | 
     | FE_OCPC388_n_29834  | A ^ -> Z ^   | BUF_X1    | 0.047 |   0.385 |    0.489 | 
     | g223619             | A1 ^ -> ZN v | NAND2_X1  | 0.017 |   0.402 |    0.506 | 
     | FE_RC_470_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.415 |    0.519 | 
     | cpuregs_reg[23][20] | D ^          | DFF_X1    | 0.000 |   0.415 |    0.519 | 
     +-----------------------------------------------------------------------------+ 
Path 1170: MET Setup Check with Pin cpuregs_reg[20][20]/CK 
Endpoint:   cpuregs_reg[20][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.519
- Arrival Time                  0.415
= Slack Time                    0.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.070 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.177 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.203 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.237 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.274 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.311 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.333 | 
     | FE_RC_2138_0        | A v -> ZN ^  | INV_X2    | 0.015 |   0.244 |    0.348 | 
     | FE_RC_2137_0        | A1 ^ -> ZN v | OAI22_X2  | 0.015 |   0.259 |    0.363 | 
     | g223603             | A1 v -> ZN ^ | OAI222_X4 | 0.079 |   0.338 |    0.442 | 
     | FE_OCPC388_n_29834  | A ^ -> Z ^   | BUF_X1    | 0.047 |   0.385 |    0.489 | 
     | g223606             | A1 ^ -> ZN v | NAND2_X1  | 0.017 |   0.402 |    0.506 | 
     | FE_RC_421_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.415 |    0.519 | 
     | cpuregs_reg[20][20] | D ^          | DFF_X1    | 0.000 |   0.415 |    0.519 | 
     +-----------------------------------------------------------------------------+ 
Path 1171: MET Setup Check with Pin cpuregs_reg[13][20]/CK 
Endpoint:   cpuregs_reg[13][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.519
- Arrival Time                  0.415
= Slack Time                    0.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.070 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.177 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.203 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.237 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.274 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.311 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.333 | 
     | FE_RC_2138_0        | A v -> ZN ^  | INV_X2    | 0.015 |   0.244 |    0.348 | 
     | FE_RC_2137_0        | A1 ^ -> ZN v | OAI22_X2  | 0.015 |   0.259 |    0.363 | 
     | g223603             | A1 v -> ZN ^ | OAI222_X4 | 0.079 |   0.338 |    0.442 | 
     | FE_OCPC388_n_29834  | A ^ -> Z ^   | BUF_X1    | 0.047 |   0.385 |    0.489 | 
     | g223611             | A1 ^ -> ZN v | NAND2_X1  | 0.017 |   0.402 |    0.506 | 
     | FE_RC_468_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.415 |    0.519 | 
     | cpuregs_reg[13][20] | D ^          | DFF_X1    | 0.000 |   0.415 |    0.519 | 
     +-----------------------------------------------------------------------------+ 
Path 1172: MET Setup Check with Pin cpuregs_reg[1][24]/CK 
Endpoint:   cpuregs_reg[1][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.520
- Arrival Time                  0.416
= Slack Time                    0.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.070 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.177 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.203 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.237 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.274 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.314 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.225 |    0.329 | 
     | FE_RC_2134_0        | B1 v -> ZN ^ | OAI22_X1  | 0.045 |   0.270 |    0.374 | 
     | g199880_dup217923   | A1 ^ -> ZN v | OAI222_X4 | 0.080 |   0.350 |    0.454 | 
     | FE_OCPC392_n_23756  | A v -> Z v   | BUF_X1    | 0.034 |   0.384 |    0.488 | 
     | g213334             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.399 |    0.503 | 
     | g196741             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.416 |    0.520 | 
     | cpuregs_reg[1][24]  | D v          | DFF_X1    | 0.000 |   0.416 |    0.520 | 
     +-----------------------------------------------------------------------------+ 
Path 1173: MET Setup Check with Pin cpuregs_reg[24][2]/CK 
Endpoint:   cpuregs_reg[24][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.334
= Slack Time                    0.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.072 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.174 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.210 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.231 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.288 | 
     | g226169            | A1 ^ -> ZN ^ | AND3_X2  | 0.052 |   0.236 |    0.340 | 
     | g226463            | A1 ^ -> ZN ^ | AND2_X4  | 0.061 |   0.296 |    0.401 | 
     | g214739            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.313 |    0.418 | 
     | g197185            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.334 |    0.438 | 
     | cpuregs_reg[24][2] | D ^          | DFF_X1   | 0.000 |   0.334 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1174: MET Setup Check with Pin reg_out_reg[5]/CK 
Endpoint:   reg_out_reg[5]/D   (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.030
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.436
- Arrival Time                  0.332
= Slack Time                    0.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                       |              |           |       |  Time   |   Time   | 
     |-----------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[5]      | CK ^         |           |       |  -0.036 |    0.069 | 
     | cpu_state_reg[5]      | CK ^ -> Q v  | DFF_X1    | 0.097 |   0.062 |    0.166 | 
     | FE_OCPC94_cpu_state_5 | A v -> Z v   | BUF_X1    | 0.038 |   0.100 |    0.204 | 
     | FE_OCPC45_cpu_state_5 | A v -> Z v   | BUF_X1    | 0.044 |   0.144 |    0.249 | 
     | g90414__7344          | A1 v -> ZN v | AND2_X1   | 0.045 |   0.189 |    0.294 | 
     | FE_OCPC428_n_7313     | A v -> Z v   | BUF_X2    | 0.034 |   0.223 |    0.328 | 
     | g90231__212299        | B1 v -> ZN ^ | AOI222_X1 | 0.075 |   0.298 |    0.402 | 
     | g90141__9906          | A3 ^ -> ZN v | NAND4_X1  | 0.034 |   0.332 |    0.436 | 
     | reg_out_reg[5]        | D v          | DFF_X1    | 0.000 |   0.332 |    0.436 | 
     +-------------------------------------------------------------------------------+ 
Path 1175: MET Setup Check with Pin cpuregs_reg[15][0]/CK 
Endpoint:   cpuregs_reg[15][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.334
= Slack Time                    0.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.073 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.175 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.210 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.231 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.288 | 
     | g227442            | A1 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.228 |    0.332 | 
     | FE_OCPC51_n_33777  | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.258 |    0.363 | 
     | g198878_dup227450  | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.301 |    0.406 | 
     | g215881            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.316 |    0.421 | 
     | g218203            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.334 |    0.439 | 
     | cpuregs_reg[15][0] | D ^          | DFF_X1   | 0.000 |   0.334 |    0.439 | 
     +---------------------------------------------------------------------------+ 
Path 1176: MET Setup Check with Pin count_instr_reg[14]/CK 
Endpoint:   count_instr_reg[14]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.334
= Slack Time                    0.105
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[1]    | CK ^         |          |       |  -0.036 |    0.069 | 
     | count_instr_reg[1]    | CK ^ -> Q ^  | DFF_X1   | 0.115 |   0.079 |    0.184 | 
     | g209722               | A3 ^ -> ZN ^ | AND4_X1  | 0.069 |   0.148 |    0.253 | 
     | g209766               | A2 ^ -> ZN ^ | AND2_X1  | 0.057 |   0.205 |    0.310 | 
     | inc_add_1559_34_g1202 | A1 ^ -> ZN ^ | AND3_X1  | 0.049 |   0.253 |    0.358 | 
     | inc_add_1559_34_g1160 | A ^ -> Z ^   | XOR2_X1  | 0.047 |   0.301 |    0.405 | 
     | g200251               | A2 ^ -> ZN v | AOI22_X1 | 0.018 |   0.318 |    0.423 | 
     | g200129               | A v -> ZN ^  | INV_X1   | 0.016 |   0.334 |    0.439 | 
     | count_instr_reg[14]   | D ^          | DFF_X1   | 0.000 |   0.334 |    0.439 | 
     +------------------------------------------------------------------------------+ 
Path 1177: MET Setup Check with Pin cpuregs_reg[21][2]/CK 
Endpoint:   cpuregs_reg[21][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.360
= Slack Time                    0.105
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.073 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.175 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.211 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.232 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.289 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.323 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.259 |    0.364 | 
     | g226102            | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.299 |    0.404 | 
     | FE_OCPC451_n_32444 | A ^ -> Z ^   | BUF_X8   | 0.028 |   0.327 |    0.432 | 
     | g198744            | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.340 |    0.445 | 
     | g197026            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.360 |    0.465 | 
     | cpuregs_reg[21][2] | D ^          | DFF_X1   | 0.000 |   0.360 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1178: MET Setup Check with Pin cpuregs_reg[24][0]/CK 
Endpoint:   cpuregs_reg[24][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.333
= Slack Time                    0.105
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.073 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.175 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.211 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.232 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.289 | 
     | g226169            | A1 ^ -> ZN ^ | AND3_X2  | 0.052 |   0.236 |    0.341 | 
     | g226463            | A1 ^ -> ZN ^ | AND2_X4  | 0.061 |   0.296 |    0.401 | 
     | g214743            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.313 |    0.418 | 
     | g197180            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.333 |    0.438 | 
     | cpuregs_reg[24][0] | D ^          | DFF_X1   | 0.000 |   0.333 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1179: MET Setup Check with Pin cpuregs_reg[24][3]/CK 
Endpoint:   cpuregs_reg[24][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.333
= Slack Time                    0.105
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.073 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.175 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.211 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.232 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.289 | 
     | g226169            | A1 ^ -> ZN ^ | AND3_X2  | 0.052 |   0.236 |    0.341 | 
     | g226463            | A1 ^ -> ZN ^ | AND2_X4  | 0.061 |   0.296 |    0.402 | 
     | g214736            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.313 |    0.419 | 
     | g197187            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.333 |    0.438 | 
     | cpuregs_reg[24][3] | D ^          | DFF_X1   | 0.000 |   0.333 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1180: MET Setup Check with Pin cpuregs_reg[24][1]/CK 
Endpoint:   cpuregs_reg[24][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.333
= Slack Time                    0.105
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.073 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.175 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.211 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.232 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.289 | 
     | g226169            | A1 ^ -> ZN ^ | AND3_X2  | 0.052 |   0.236 |    0.341 | 
     | g226463            | A1 ^ -> ZN ^ | AND2_X4  | 0.061 |   0.296 |    0.402 | 
     | g214737            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.313 |    0.419 | 
     | g197182            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.333 |    0.438 | 
     | cpuregs_reg[24][1] | D ^          | DFF_X1   | 0.000 |   0.333 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1181: MET Setup Check with Pin cpuregs_reg[26][0]/CK 
Endpoint:   cpuregs_reg[26][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.333
= Slack Time                    0.105
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.073 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.175 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.211 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.232 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.289 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.324 | 
     | g226141            | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.249 |    0.354 | 
     | FE_RC_659_0        | A1 ^ -> ZN v | NAND2_X2 | 0.021 |   0.270 |    0.375 | 
     | FE_RC_660_0        | A v -> ZN ^  | INV_X8   | 0.026 |   0.296 |    0.401 | 
     | g198819            | A ^ -> ZN v  | INV_X1   | 0.014 |   0.310 |    0.415 | 
     | g225997            | B1 v -> ZN ^ | OAI21_X1 | 0.023 |   0.333 |    0.438 | 
     | cpuregs_reg[26][0] | D ^          | DFF_X1   | 0.000 |   0.333 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1182: MET Setup Check with Pin cpuregs_reg[14][24]/CK 
Endpoint:   cpuregs_reg[14][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.521
- Arrival Time                  0.416
= Slack Time                    0.105
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.071 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.178 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.204 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.238 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.275 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.315 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.225 |    0.331 | 
     | FE_RC_2134_0        | B1 v -> ZN ^ | OAI22_X1  | 0.045 |   0.270 |    0.375 | 
     | g199880_dup217923   | A1 ^ -> ZN v | OAI222_X4 | 0.080 |   0.350 |    0.455 | 
     | FE_OCPC392_n_23756  | A v -> Z v   | BUF_X1    | 0.034 |   0.384 |    0.489 | 
     | g213341             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.399 |    0.504 | 
     | g196705             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.416 |    0.521 | 
     | cpuregs_reg[14][24] | D v          | DFF_X1    | 0.000 |   0.416 |    0.521 | 
     +-----------------------------------------------------------------------------+ 
Path 1183: MET Setup Check with Pin cpuregs_reg[26][2]/CK 
Endpoint:   cpuregs_reg[26][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.333
= Slack Time                    0.105
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.073 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.175 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.211 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.232 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.289 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.324 | 
     | g226141            | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.249 |    0.354 | 
     | FE_RC_659_0        | A1 ^ -> ZN v | NAND2_X2 | 0.021 |   0.270 |    0.375 | 
     | FE_RC_660_0        | A v -> ZN ^  | INV_X8   | 0.026 |   0.296 |    0.401 | 
     | g198819            | A ^ -> ZN v  | INV_X1   | 0.014 |   0.310 |    0.415 | 
     | g196757            | B1 v -> ZN ^ | OAI21_X1 | 0.023 |   0.333 |    0.438 | 
     | cpuregs_reg[26][2] | D ^          | DFF_X1   | 0.000 |   0.333 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1184: MET Setup Check with Pin cpuregs_reg[26][1]/CK 
Endpoint:   cpuregs_reg[26][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.333
= Slack Time                    0.105
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.073 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.175 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.211 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.232 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.289 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.324 | 
     | g226141            | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.249 |    0.354 | 
     | FE_RC_659_0        | A1 ^ -> ZN v | NAND2_X2 | 0.021 |   0.270 |    0.375 | 
     | FE_RC_660_0        | A v -> ZN ^  | INV_X8   | 0.026 |   0.296 |    0.401 | 
     | g198819            | A ^ -> ZN v  | INV_X1   | 0.014 |   0.310 |    0.415 | 
     | g196824            | B1 v -> ZN ^ | OAI21_X1 | 0.023 |   0.333 |    0.438 | 
     | cpuregs_reg[26][1] | D ^          | DFF_X1   | 0.000 |   0.333 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1185: MET Setup Check with Pin cpuregs_reg[3][24]/CK 
Endpoint:   cpuregs_reg[3][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.521
- Arrival Time                  0.416
= Slack Time                    0.105
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.071 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.178 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.204 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.238 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.275 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.316 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.225 |    0.331 | 
     | FE_RC_2134_0        | B1 v -> ZN ^ | OAI22_X1  | 0.045 |   0.270 |    0.376 | 
     | g199880_dup217923   | A1 ^ -> ZN v | OAI222_X4 | 0.080 |   0.350 |    0.455 | 
     | FE_OCPC392_n_23756  | A v -> Z v   | BUF_X1    | 0.034 |   0.384 |    0.490 | 
     | g213338             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.399 |    0.504 | 
     | g196971             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.416 |    0.521 | 
     | cpuregs_reg[3][24]  | D v          | DFF_X1    | 0.000 |   0.416 |    0.521 | 
     +-----------------------------------------------------------------------------+ 
Path 1186: MET Setup Check with Pin cpuregs_reg[1][20]/CK 
Endpoint:   cpuregs_reg[1][20]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.522
- Arrival Time                  0.417
= Slack Time                    0.105
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.071 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.178 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.204 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.238 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.276 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.313 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.335 | 
     | FE_RC_2137_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.374 | 
     | g217928_dup         | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.451 | 
     | FE_OCPC425_n_29851  | A v -> Z v   | CLKBUF_X1 | 0.042 |   0.387 |    0.493 | 
     | g223628             | A1 v -> ZN ^ | NAND2_X1  | 0.018 |   0.405 |    0.511 | 
     | FE_RC_451_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.417 |    0.522 | 
     | cpuregs_reg[1][20]  | D v          | DFF_X1    | 0.000 |   0.417 |    0.522 | 
     +-----------------------------------------------------------------------------+ 
Path 1187: MET Setup Check with Pin cpuregs_reg[21][20]/CK 
Endpoint:   cpuregs_reg[21][20]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.522
- Arrival Time                  0.417
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.071 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.178 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.204 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.239 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.276 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.313 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.335 | 
     | FE_RC_2137_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.374 | 
     | g217928_dup         | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.451 | 
     | FE_OCPC425_n_29851  | A v -> Z v   | CLKBUF_X1 | 0.042 |   0.387 |    0.493 | 
     | g223630             | A1 v -> ZN ^ | NAND2_X1  | 0.018 |   0.405 |    0.511 | 
     | FE_RC_423_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.417 |    0.522 | 
     | cpuregs_reg[21][20] | D v          | DFF_X1    | 0.000 |   0.417 |    0.522 | 
     +-----------------------------------------------------------------------------+ 
Path 1188: MET Setup Check with Pin cpuregs_reg[8][17]/CK 
Endpoint:   cpuregs_reg[8][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.470
- Arrival Time                  0.365
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.071 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.204 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.228 | 
     | FE_OCPC529_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.147 |    0.252 | 
     | FE_RC_853_0         | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.162 |    0.268 | 
     | FE_RC_852_0         | A1 v -> ZN ^ | NOR2_X2  | 0.026 |   0.188 |    0.294 | 
     | g99                 | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.203 |    0.309 | 
     | g210527             | A v -> ZN ^  | INV_X1   | 0.012 |   0.215 |    0.321 | 
     | g225008             | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.233 |    0.339 | 
     | g225007             | A v -> ZN v  | XNOR2_X2 | 0.039 |   0.272 |    0.378 | 
     | g207431             | B1 v -> ZN ^ | AOI21_X4 | 0.035 |   0.307 |    0.413 | 
     | g221690             | A ^ -> ZN v  | INV_X8   | 0.022 |   0.329 |    0.435 | 
     | g218934             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.348 |    0.453 | 
     | g197396             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.365 |    0.470 | 
     | cpuregs_reg[8][17]  | D v          | DFF_X1   | 0.000 |   0.365 |    0.470 | 
     +----------------------------------------------------------------------------+ 
Path 1189: MET Setup Check with Pin cpuregs_reg[6][17]/CK 
Endpoint:   cpuregs_reg[6][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.471
- Arrival Time                  0.365
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.072 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.204 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.228 | 
     | FE_OCPC529_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.147 |    0.253 | 
     | FE_RC_853_0         | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.162 |    0.268 | 
     | FE_RC_852_0         | A1 v -> ZN ^ | NOR2_X2  | 0.026 |   0.188 |    0.294 | 
     | g99                 | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.203 |    0.309 | 
     | g210527             | A v -> ZN ^  | INV_X1   | 0.012 |   0.215 |    0.321 | 
     | g225008             | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.233 |    0.339 | 
     | g225007             | A v -> ZN v  | XNOR2_X2 | 0.039 |   0.272 |    0.378 | 
     | g207431             | B1 v -> ZN ^ | AOI21_X4 | 0.035 |   0.307 |    0.413 | 
     | g221690             | A ^ -> ZN v  | INV_X8   | 0.022 |   0.329 |    0.435 | 
     | g221695             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.348 |    0.454 | 
     | g197163             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.365 |    0.471 | 
     | cpuregs_reg[6][17]  | D v          | DFF_X1   | 0.000 |   0.365 |    0.471 | 
     +----------------------------------------------------------------------------+ 
Path 1190: MET Setup Check with Pin cpuregs_reg[4][17]/CK 
Endpoint:   cpuregs_reg[4][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.471
- Arrival Time                  0.365
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.072 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.204 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.228 | 
     | FE_OCPC529_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.147 |    0.253 | 
     | FE_RC_853_0         | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.162 |    0.268 | 
     | FE_RC_852_0         | A1 v -> ZN ^ | NOR2_X2  | 0.026 |   0.188 |    0.294 | 
     | g99                 | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.203 |    0.309 | 
     | g210527             | A v -> ZN ^  | INV_X1   | 0.012 |   0.215 |    0.321 | 
     | g225008             | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.233 |    0.339 | 
     | g225007             | A v -> ZN v  | XNOR2_X2 | 0.039 |   0.272 |    0.378 | 
     | g207431             | B1 v -> ZN ^ | AOI21_X4 | 0.035 |   0.307 |    0.413 | 
     | g221690             | A ^ -> ZN v  | INV_X8   | 0.022 |   0.329 |    0.435 | 
     | g218928             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.348 |    0.454 | 
     | g210567             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.365 |    0.471 | 
     | cpuregs_reg[4][17]  | D v          | DFF_X1   | 0.000 |   0.365 |    0.471 | 
     +----------------------------------------------------------------------------+ 
Path 1191: MET Setup Check with Pin cpuregs_reg[20][19]/CK 
Endpoint:   cpuregs_reg[20][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.490
- Arrival Time                  0.384
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.067 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.199 | 
     | FE_OCPC484_reg_pc_9 | A ^ -> Z ^   | CLKBUF_X1 | 0.041 |   0.134 |    0.240 | 
     | g98                 | A2 ^ -> ZN v | NAND4_X1  | 0.035 |   0.169 |    0.276 | 
     | FE_RC_2365_0        | A v -> Z v   | BUF_X2    | 0.034 |   0.203 |    0.310 | 
     | FE_RC_2253_0        | A v -> ZN ^  | INV_X2    | 0.012 |   0.215 |    0.321 | 
     | FE_RC_2251_0        | A2 ^ -> ZN v | NAND4_X2  | 0.024 |   0.239 |    0.345 | 
     | FE_RC_2104_0        | A v -> ZN ^  | OAI21_X1  | 0.022 |   0.261 |    0.367 | 
     | g207444             | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.283 |    0.389 | 
     | FE_RC_2360_0        | A1 v -> ZN ^ | NAND2_X2  | 0.034 |   0.317 |    0.423 | 
     | FE_OCPC360_n_34355  | A ^ -> Z ^   | BUF_X2    | 0.033 |   0.350 |    0.456 | 
     | g222740             | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.364 |    0.470 | 
     | g197002             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.384 |    0.490 | 
     | cpuregs_reg[20][19] | D ^          | DFF_X1    | 0.000 |   0.384 |    0.490 | 
     +-----------------------------------------------------------------------------+ 
Path 1192: MET Setup Check with Pin cpuregs_reg[7][19]/CK 
Endpoint:   cpuregs_reg[7][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.490
- Arrival Time                  0.384
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.067 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.199 | 
     | FE_OCPC484_reg_pc_9 | A ^ -> Z ^   | CLKBUF_X1 | 0.041 |   0.134 |    0.240 | 
     | g98                 | A2 ^ -> ZN v | NAND4_X1  | 0.035 |   0.169 |    0.276 | 
     | FE_RC_2365_0        | A v -> Z v   | BUF_X2    | 0.034 |   0.203 |    0.310 | 
     | FE_RC_2253_0        | A v -> ZN ^  | INV_X2    | 0.012 |   0.215 |    0.321 | 
     | FE_RC_2251_0        | A2 ^ -> ZN v | NAND4_X2  | 0.024 |   0.239 |    0.345 | 
     | FE_RC_2104_0        | A v -> ZN ^  | OAI21_X1  | 0.022 |   0.261 |    0.367 | 
     | g207444             | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.283 |    0.389 | 
     | FE_RC_2360_0        | A1 v -> ZN ^ | NAND2_X2  | 0.034 |   0.317 |    0.423 | 
     | FE_OCPC360_n_34355  | A ^ -> Z ^   | BUF_X2    | 0.033 |   0.350 |    0.456 | 
     | g223945             | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.364 |    0.470 | 
     | g197328             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.384 |    0.490 | 
     | cpuregs_reg[7][19]  | D ^          | DFF_X1    | 0.000 |   0.384 |    0.490 | 
     +-----------------------------------------------------------------------------+ 
Path 1193: MET Setup Check with Pin mem_wdata_reg[18]/CK 
Endpoint:   mem_wdata_reg[18]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.029
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.332
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.034 |    0.072 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1   | 0.103 |   0.069 |    0.175 | 
     | g197              | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.222 | 
     | FE_RC_2132_0      | A1 v -> ZN ^ | NOR2_X1  | 0.023 |   0.138 |    0.245 | 
     | FE_RC_2130_0      | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.181 |    0.288 | 
     | FE_RC_2131_0      | A ^ -> ZN v  | INV_X8   | 0.021 |   0.202 |    0.308 | 
     | g200492           | A1 v -> ZN ^ | NOR2_X1  | 0.084 |   0.286 |    0.392 | 
     | g199809           | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.307 |    0.413 | 
     | g199460           | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.332 |    0.439 | 
     | mem_wdata_reg[18] | D ^          | DFF_X1   | 0.000 |   0.332 |    0.439 | 
     +--------------------------------------------------------------------------+ 
Path 1194: MET Setup Check with Pin mem_wdata_reg[17]/CK 
Endpoint:   mem_wdata_reg[17]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.029
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.332
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.034 |    0.072 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1   | 0.103 |   0.069 |    0.175 | 
     | g197              | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.222 | 
     | FE_RC_2132_0      | A1 v -> ZN ^ | NOR2_X1  | 0.023 |   0.138 |    0.245 | 
     | FE_RC_2130_0      | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.181 |    0.288 | 
     | FE_RC_2131_0      | A ^ -> ZN v  | INV_X8   | 0.021 |   0.202 |    0.308 | 
     | g200492           | A1 v -> ZN ^ | NOR2_X1  | 0.084 |   0.286 |    0.392 | 
     | g199808           | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.307 |    0.413 | 
     | g199464           | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.332 |    0.439 | 
     | mem_wdata_reg[17] | D ^          | DFF_X1   | 0.000 |   0.332 |    0.439 | 
     +--------------------------------------------------------------------------+ 
Path 1195: MET Setup Check with Pin mem_wordsize_reg[1]/CK 
Endpoint:   mem_wordsize_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.332
= Slack Time                    0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | mem_state_reg[0]    | CK ^         |           |       |  -0.034 |    0.072 | 
     | mem_state_reg[0]    | CK ^ -> Q ^  | DFF_X1    | 0.114 |   0.080 |    0.186 | 
     | g197                | A2 ^ -> ZN ^ | OR2_X4    | 0.028 |   0.108 |    0.214 | 
     | FE_RC_1025_0        | A1 ^ -> ZN v | AOI22_X2  | 0.013 |   0.120 |    0.227 | 
     | g209212             | A1 v -> ZN ^ | NOR2_X2   | 0.051 |   0.171 |    0.277 | 
     | g205416             | A1 ^ -> ZN v | NOR2_X4   | 0.013 |   0.184 |    0.291 | 
     | g209468             | A1 v -> ZN ^ | NOR2_X1   | 0.049 |   0.233 |    0.340 | 
     | g198898             | A1 ^ -> ZN v | NOR2_X1   | 0.015 |   0.249 |    0.355 | 
     | g198165             | A1 v -> ZN ^ | NAND2_X1  | 0.032 |   0.280 |    0.387 | 
     | g195629__205413     | A ^ -> ZN v  | OAI211_X1 | 0.030 |   0.311 |    0.417 | 
     | g194512__214369     | A3 v -> ZN ^ | NAND3_X1  | 0.021 |   0.332 |    0.438 | 
     | mem_wordsize_reg[1] | D ^          | DFF_X1    | 0.000 |   0.332 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 1196: MET Setup Check with Pin mem_wordsize_reg[0]/CK 
Endpoint:   mem_wordsize_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.332
= Slack Time                    0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | mem_state_reg[0]    | CK ^         |           |       |  -0.034 |    0.072 | 
     | mem_state_reg[0]    | CK ^ -> Q ^  | DFF_X1    | 0.114 |   0.080 |    0.186 | 
     | g197                | A2 ^ -> ZN ^ | OR2_X4    | 0.028 |   0.108 |    0.214 | 
     | FE_RC_1025_0        | A1 ^ -> ZN v | AOI22_X2  | 0.013 |   0.120 |    0.227 | 
     | g209212             | A1 v -> ZN ^ | NOR2_X2   | 0.051 |   0.171 |    0.277 | 
     | g205416             | A1 ^ -> ZN v | NOR2_X4   | 0.013 |   0.184 |    0.291 | 
     | g209468             | A1 v -> ZN ^ | NOR2_X1   | 0.049 |   0.233 |    0.340 | 
     | g198898             | A1 ^ -> ZN v | NOR2_X1   | 0.015 |   0.249 |    0.355 | 
     | g198165             | A1 v -> ZN ^ | NAND2_X1  | 0.032 |   0.280 |    0.387 | 
     | g195628__7344       | A ^ -> ZN v  | OAI211_X1 | 0.030 |   0.311 |    0.417 | 
     | g194511__222914     | A3 v -> ZN ^ | NAND3_X1  | 0.021 |   0.332 |    0.438 | 
     | mem_wordsize_reg[0] | D ^          | DFF_X1    | 0.000 |   0.332 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 1197: MET Setup Check with Pin mem_wdata_reg[15]/CK 
Endpoint:   mem_wdata_reg[15]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.332
= Slack Time                    0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.034 |    0.072 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1   | 0.103 |   0.069 |    0.176 | 
     | g197              | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.222 | 
     | FE_RC_2132_0      | A1 v -> ZN ^ | NOR2_X1  | 0.023 |   0.138 |    0.245 | 
     | FE_RC_2130_0      | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.181 |    0.288 | 
     | FE_RC_2131_0      | A ^ -> ZN v  | INV_X8   | 0.021 |   0.202 |    0.308 | 
     | g200491           | A1 v -> ZN ^ | NOR2_X1  | 0.084 |   0.286 |    0.392 | 
     | g199806           | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.307 |    0.413 | 
     | g199440           | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.332 |    0.439 | 
     | mem_wdata_reg[15] | D ^          | DFF_X1   | 0.000 |   0.332 |    0.439 | 
     +--------------------------------------------------------------------------+ 
Path 1198: MET Setup Check with Pin mem_wdata_reg[11]/CK 
Endpoint:   mem_wdata_reg[11]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.332
= Slack Time                    0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.034 |    0.072 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1   | 0.103 |   0.069 |    0.176 | 
     | g197              | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.222 | 
     | FE_RC_2132_0      | A1 v -> ZN ^ | NOR2_X1  | 0.023 |   0.138 |    0.245 | 
     | FE_RC_2130_0      | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.181 |    0.288 | 
     | FE_RC_2131_0      | A ^ -> ZN v  | INV_X8   | 0.021 |   0.202 |    0.308 | 
     | g200491           | A1 v -> ZN ^ | NOR2_X1  | 0.084 |   0.286 |    0.392 | 
     | g199802           | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.307 |    0.413 | 
     | g199437           | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.332 |    0.439 | 
     | mem_wdata_reg[11] | D ^          | DFF_X1   | 0.000 |   0.332 |    0.439 | 
     +--------------------------------------------------------------------------+ 
Path 1199: MET Setup Check with Pin mem_wdata_reg[10]/CK 
Endpoint:   mem_wdata_reg[10]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.332
= Slack Time                    0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.034 |    0.072 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1   | 0.103 |   0.069 |    0.176 | 
     | g197              | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.222 | 
     | FE_RC_2132_0      | A1 v -> ZN ^ | NOR2_X1  | 0.023 |   0.138 |    0.245 | 
     | FE_RC_2130_0      | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.181 |    0.288 | 
     | FE_RC_2131_0      | A ^ -> ZN v  | INV_X8   | 0.021 |   0.202 |    0.308 | 
     | g200491           | A1 v -> ZN ^ | NOR2_X1  | 0.084 |   0.286 |    0.392 | 
     | g199801           | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.307 |    0.413 | 
     | g199436           | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.332 |    0.439 | 
     | mem_wdata_reg[10] | D ^          | DFF_X1   | 0.000 |   0.332 |    0.439 | 
     +--------------------------------------------------------------------------+ 
Path 1200: MET Setup Check with Pin mem_wdata_reg[9]/CK 
Endpoint:   mem_wdata_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.332
= Slack Time                    0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |          |       |  -0.034 |    0.072 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1   | 0.103 |   0.069 |    0.176 | 
     | g197             | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.222 | 
     | FE_RC_2132_0     | A1 v -> ZN ^ | NOR2_X1  | 0.023 |   0.138 |    0.245 | 
     | FE_RC_2130_0     | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.181 |    0.288 | 
     | FE_RC_2131_0     | A ^ -> ZN v  | INV_X8   | 0.021 |   0.202 |    0.308 | 
     | g200491          | A1 v -> ZN ^ | NOR2_X1  | 0.084 |   0.286 |    0.392 | 
     | g199800          | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.307 |    0.413 | 
     | g199435          | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.332 |    0.439 | 
     | mem_wdata_reg[9] | D ^          | DFF_X1   | 0.000 |   0.332 |    0.439 | 
     +-------------------------------------------------------------------------+ 
Path 1201: MET Setup Check with Pin mem_wdata_reg[8]/CK 
Endpoint:   mem_wdata_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.332
= Slack Time                    0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |          |       |  -0.034 |    0.072 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1   | 0.103 |   0.069 |    0.176 | 
     | g197             | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.222 | 
     | FE_RC_2132_0     | A1 v -> ZN ^ | NOR2_X1  | 0.023 |   0.138 |    0.245 | 
     | FE_RC_2130_0     | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.181 |    0.288 | 
     | FE_RC_2131_0     | A ^ -> ZN v  | INV_X8   | 0.021 |   0.202 |    0.308 | 
     | g200491          | A1 v -> ZN ^ | NOR2_X1  | 0.084 |   0.286 |    0.392 | 
     | g199799          | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.307 |    0.413 | 
     | g199434          | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.332 |    0.439 | 
     | mem_wdata_reg[8] | D ^          | DFF_X1   | 0.000 |   0.332 |    0.439 | 
     +-------------------------------------------------------------------------+ 
Path 1202: MET Setup Check with Pin cpuregs_reg[21][3]/CK 
Endpoint:   cpuregs_reg[21][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.359
= Slack Time                    0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.075 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.177 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.212 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.233 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.291 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.325 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.259 |    0.366 | 
     | g226102            | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.299 |    0.406 | 
     | FE_OCPC451_n_32444 | A ^ -> Z ^   | BUF_X8   | 0.028 |   0.327 |    0.434 | 
     | g198487            | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.340 |    0.447 | 
     | g197028            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.359 |    0.465 | 
     | cpuregs_reg[21][3] | D ^          | DFF_X1   | 0.000 |   0.359 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1203: MET Setup Check with Pin cpuregs_reg[21][4]/CK 
Endpoint:   cpuregs_reg[21][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.358
= Slack Time                    0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.075 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.177 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.213 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.234 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.291 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.325 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.259 |    0.366 | 
     | g226102            | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.299 |    0.406 | 
     | FE_OCPC451_n_32444 | A ^ -> Z ^   | BUF_X8   | 0.028 |   0.327 |    0.434 | 
     | g198414            | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.340 |    0.447 | 
     | g197029            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.358 |    0.465 | 
     | cpuregs_reg[21][4] | D ^          | DFF_X1   | 0.000 |   0.358 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1204: MET Setup Check with Pin cpuregs_reg[21][1]/CK 
Endpoint:   cpuregs_reg[21][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.358
= Slack Time                    0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.075 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.177 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.213 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.234 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.291 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.325 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.259 |    0.366 | 
     | g226102            | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.299 |    0.407 | 
     | FE_OCPC451_n_32444 | A ^ -> Z ^   | BUF_X8   | 0.028 |   0.327 |    0.434 | 
     | g198485            | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.340 |    0.447 | 
     | g197024            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.358 |    0.465 | 
     | cpuregs_reg[21][1] | D ^          | DFF_X1   | 0.000 |   0.358 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1205: MET Setup Check with Pin reg_next_pc_reg[4]/CK 
Endpoint:   reg_next_pc_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.331
= Slack Time                    0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[6]   | CK ^         |          |       |  -0.036 |    0.071 | 
     | cpu_state_reg[6]   | CK ^ -> Q ^  | DFF_X1   | 0.106 |   0.070 |    0.177 | 
     | g213647            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.115 |    0.223 | 
     | g200759            | A2 ^ -> ZN v | NAND2_X4 | 0.037 |   0.153 |    0.260 | 
     | g216871            | B1 v -> ZN ^ | OAI21_X1 | 0.082 |   0.234 |    0.341 | 
     | FE_DBTC11_n_22719  | A ^ -> ZN v  | INV_X4   | 0.033 |   0.267 |    0.375 | 
     | g199581            | A1 v -> ZN ^ | NOR2_X1  | 0.029 |   0.297 |    0.404 | 
     | g199494            | A ^ -> ZN v  | AOI21_X1 | 0.015 |   0.312 |    0.419 | 
     | g199187            | A2 v -> ZN ^ | NAND4_X1 | 0.019 |   0.331 |    0.438 | 
     | reg_next_pc_reg[4] | D ^          | DFF_X1   | 0.000 |   0.331 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1206: MET Setup Check with Pin mem_addr_reg[19]/CK 
Endpoint:   mem_addr_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.387
- Arrival Time                  0.280
= Slack Time                    0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.034 |    0.073 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.105 |   0.071 |    0.178 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.113 |    0.220 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.017 |   0.130 |    0.237 | 
     | g203589          | A2 v -> ZN v | AND2_X1   | 0.061 |   0.191 |    0.298 | 
     | g90210__5266     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.272 |    0.379 | 
     | g90195           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.280 |    0.387 | 
     | mem_addr_reg[19] | D v          | SDFF_X1   | 0.000 |   0.280 |    0.387 | 
     +--------------------------------------------------------------------------+ 
Path 1207: MET Setup Check with Pin mem_addr_reg[18]/CK 
Endpoint:   mem_addr_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.387
- Arrival Time                  0.280
= Slack Time                    0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.034 |    0.073 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.105 |   0.071 |    0.178 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.113 |    0.220 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.017 |   0.130 |    0.237 | 
     | g203589          | A2 v -> ZN v | AND2_X1   | 0.061 |   0.191 |    0.298 | 
     | g90094__4547     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.272 |    0.379 | 
     | g90093           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.280 |    0.387 | 
     | mem_addr_reg[18] | D v          | SDFF_X1   | 0.000 |   0.280 |    0.387 | 
     +--------------------------------------------------------------------------+ 
Path 1208: MET Setup Check with Pin mem_addr_reg[15]/CK 
Endpoint:   mem_addr_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.387
- Arrival Time                  0.280
= Slack Time                    0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.034 |    0.073 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.105 |   0.071 |    0.178 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.113 |    0.220 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.017 |   0.130 |    0.237 | 
     | g203589          | A2 v -> ZN v | AND2_X1   | 0.061 |   0.191 |    0.298 | 
     | g90182__3772     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.272 |    0.379 | 
     | g90163           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.280 |    0.387 | 
     | mem_addr_reg[15] | D v          | SDFF_X1   | 0.000 |   0.280 |    0.387 | 
     +--------------------------------------------------------------------------+ 
Path 1209: MET Setup Check with Pin mem_addr_reg[14]/CK 
Endpoint:   mem_addr_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.387
- Arrival Time                  0.280
= Slack Time                    0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.034 |    0.073 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.105 |   0.071 |    0.178 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.113 |    0.220 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.017 |   0.130 |    0.237 | 
     | g203589          | A2 v -> ZN v | AND2_X1   | 0.061 |   0.191 |    0.298 | 
     | g90184__4547     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.272 |    0.379 | 
     | g90165           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.280 |    0.387 | 
     | mem_addr_reg[14] | D v          | SDFF_X1   | 0.000 |   0.280 |    0.387 | 
     +--------------------------------------------------------------------------+ 
Path 1210: MET Setup Check with Pin mem_addr_reg[13]/CK 
Endpoint:   mem_addr_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.387
- Arrival Time                  0.280
= Slack Time                    0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.034 |    0.073 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.105 |   0.071 |    0.178 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.113 |    0.220 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.017 |   0.130 |    0.237 | 
     | g203589          | A2 v -> ZN v | AND2_X1   | 0.061 |   0.191 |    0.298 | 
     | g90098__9682     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.272 |    0.379 | 
     | g90095           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.280 |    0.387 | 
     | mem_addr_reg[13] | D v          | SDFF_X1   | 0.000 |   0.280 |    0.387 | 
     +--------------------------------------------------------------------------+ 
Path 1211: MET Setup Check with Pin mem_addr_reg[10]/CK 
Endpoint:   mem_addr_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.387
- Arrival Time                  0.280
= Slack Time                    0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.034 |    0.073 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.105 |   0.071 |    0.178 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.113 |    0.220 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.017 |   0.130 |    0.237 | 
     | g203589          | A2 v -> ZN v | AND2_X1   | 0.061 |   0.191 |    0.298 | 
     | g90200__6877     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.272 |    0.379 | 
     | g90188           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.280 |    0.387 | 
     | mem_addr_reg[10] | D v          | SDFF_X1   | 0.000 |   0.280 |    0.387 | 
     +--------------------------------------------------------------------------+ 
Path 1212: MET Setup Check with Pin cpuregs_reg[17][19]/CK 
Endpoint:   cpuregs_reg[17][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.490
- Arrival Time                  0.382
= Slack Time                    0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.068 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.200 | 
     | FE_OCPC484_reg_pc_9 | A ^ -> Z ^   | CLKBUF_X1 | 0.041 |   0.134 |    0.242 | 
     | g98                 | A2 ^ -> ZN v | NAND4_X1  | 0.035 |   0.169 |    0.277 | 
     | FE_RC_2365_0        | A v -> Z v   | BUF_X2    | 0.034 |   0.203 |    0.311 | 
     | FE_RC_2253_0        | A v -> ZN ^  | INV_X2    | 0.012 |   0.215 |    0.322 | 
     | FE_RC_2251_0        | A2 ^ -> ZN v | NAND4_X2  | 0.024 |   0.239 |    0.346 | 
     | FE_RC_2104_0        | A v -> ZN ^  | OAI21_X1  | 0.022 |   0.261 |    0.368 | 
     | g207444             | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.283 |    0.390 | 
     | FE_RC_2360_0        | A1 v -> ZN ^ | NAND2_X2  | 0.034 |   0.317 |    0.424 | 
     | FE_OCPC360_n_34355  | A ^ -> Z ^   | BUF_X2    | 0.033 |   0.350 |    0.457 | 
     | g213029             | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.364 |    0.471 | 
     | g196844             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.382 |    0.490 | 
     | cpuregs_reg[17][19] | D ^          | DFF_X1    | 0.000 |   0.382 |    0.490 | 
     +-----------------------------------------------------------------------------+ 
Path 1213: MET Setup Check with Pin cpuregs_reg[13][19]/CK 
Endpoint:   cpuregs_reg[13][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.490
- Arrival Time                  0.382
= Slack Time                    0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.068 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.200 | 
     | FE_OCPC484_reg_pc_9 | A ^ -> Z ^   | CLKBUF_X1 | 0.041 |   0.134 |    0.242 | 
     | g98                 | A2 ^ -> ZN v | NAND4_X1  | 0.035 |   0.169 |    0.277 | 
     | FE_RC_2365_0        | A v -> Z v   | BUF_X2    | 0.034 |   0.203 |    0.311 | 
     | FE_RC_2253_0        | A v -> ZN ^  | INV_X2    | 0.012 |   0.215 |    0.322 | 
     | FE_RC_2251_0        | A2 ^ -> ZN v | NAND4_X2  | 0.024 |   0.239 |    0.346 | 
     | FE_RC_2104_0        | A v -> ZN ^  | OAI21_X1  | 0.022 |   0.261 |    0.368 | 
     | g207444             | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.283 |    0.390 | 
     | FE_RC_2360_0        | A1 v -> ZN ^ | NAND2_X2  | 0.034 |   0.317 |    0.424 | 
     | FE_OCPC360_n_34355  | A ^ -> Z ^   | BUF_X2    | 0.033 |   0.350 |    0.457 | 
     | g207472             | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.364 |    0.471 | 
     | g196659             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.382 |    0.490 | 
     | cpuregs_reg[13][19] | D ^          | DFF_X1    | 0.000 |   0.382 |    0.490 | 
     +-----------------------------------------------------------------------------+ 
Path 1214: MET Setup Check with Pin cpuregs_reg[21][0]/CK 
Endpoint:   cpuregs_reg[21][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.358
= Slack Time                    0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.076 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.178 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.213 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.234 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.291 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.325 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.259 |    0.366 | 
     | g226102            | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.299 |    0.407 | 
     | FE_OCPC451_n_32444 | A ^ -> Z ^   | BUF_X8   | 0.028 |   0.327 |    0.435 | 
     | g198483            | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.340 |    0.447 | 
     | g197023            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.358 |    0.465 | 
     | cpuregs_reg[21][0] | D ^          | DFF_X1   | 0.000 |   0.358 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1215: MET Setup Check with Pin mem_wdata_reg[23]/CK 
Endpoint:   mem_wdata_reg[23]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.332
= Slack Time                    0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.034 |    0.073 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1   | 0.103 |   0.069 |    0.177 | 
     | g197              | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.224 | 
     | FE_RC_2132_0      | A1 v -> ZN ^ | NOR2_X1  | 0.023 |   0.138 |    0.246 | 
     | FE_RC_2130_0      | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.181 |    0.289 | 
     | FE_RC_2131_0      | A ^ -> ZN v  | INV_X8   | 0.021 |   0.202 |    0.310 | 
     | g200492           | A1 v -> ZN ^ | NOR2_X1  | 0.084 |   0.286 |    0.394 | 
     | g199814           | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.307 |    0.414 | 
     | g199469           | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.332 |    0.440 | 
     | mem_wdata_reg[23] | D ^          | DFF_X1   | 0.000 |   0.332 |    0.440 | 
     +--------------------------------------------------------------------------+ 
Path 1216: MET Setup Check with Pin mem_wdata_reg[22]/CK 
Endpoint:   mem_wdata_reg[22]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.332
= Slack Time                    0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.034 |    0.073 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1   | 0.103 |   0.069 |    0.177 | 
     | g197              | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.224 | 
     | FE_RC_2132_0      | A1 v -> ZN ^ | NOR2_X1  | 0.023 |   0.138 |    0.246 | 
     | FE_RC_2130_0      | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.181 |    0.289 | 
     | FE_RC_2131_0      | A ^ -> ZN v  | INV_X8   | 0.021 |   0.202 |    0.310 | 
     | g200492           | A1 v -> ZN ^ | NOR2_X1  | 0.084 |   0.286 |    0.394 | 
     | g199813           | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.307 |    0.414 | 
     | g199468           | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.332 |    0.440 | 
     | mem_wdata_reg[22] | D ^          | DFF_X1   | 0.000 |   0.332 |    0.440 | 
     +--------------------------------------------------------------------------+ 
Path 1217: MET Setup Check with Pin mem_wdata_reg[21]/CK 
Endpoint:   mem_wdata_reg[21]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.332
= Slack Time                    0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.034 |    0.073 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1   | 0.103 |   0.069 |    0.177 | 
     | g197              | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.224 | 
     | FE_RC_2132_0      | A1 v -> ZN ^ | NOR2_X1  | 0.023 |   0.138 |    0.246 | 
     | FE_RC_2130_0      | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.181 |    0.289 | 
     | FE_RC_2131_0      | A ^ -> ZN v  | INV_X8   | 0.021 |   0.202 |    0.310 | 
     | g200492           | A1 v -> ZN ^ | NOR2_X1  | 0.084 |   0.286 |    0.394 | 
     | g199812           | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.307 |    0.414 | 
     | g199405           | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.332 |    0.440 | 
     | mem_wdata_reg[21] | D ^          | DFF_X1   | 0.000 |   0.332 |    0.440 | 
     +--------------------------------------------------------------------------+ 
Path 1218: MET Setup Check with Pin mem_wdata_reg[20]/CK 
Endpoint:   mem_wdata_reg[20]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.332
= Slack Time                    0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.034 |    0.073 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1   | 0.103 |   0.069 |    0.177 | 
     | g197              | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.224 | 
     | FE_RC_2132_0      | A1 v -> ZN ^ | NOR2_X1  | 0.023 |   0.138 |    0.246 | 
     | FE_RC_2130_0      | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.181 |    0.289 | 
     | FE_RC_2131_0      | A ^ -> ZN v  | INV_X8   | 0.021 |   0.202 |    0.310 | 
     | g200492           | A1 v -> ZN ^ | NOR2_X1  | 0.084 |   0.286 |    0.394 | 
     | g199811           | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.307 |    0.414 | 
     | g199466           | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.332 |    0.440 | 
     | mem_wdata_reg[20] | D ^          | DFF_X1   | 0.000 |   0.332 |    0.440 | 
     +--------------------------------------------------------------------------+ 
Path 1219: MET Setup Check with Pin mem_wdata_reg[19]/CK 
Endpoint:   mem_wdata_reg[19]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.332
= Slack Time                    0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.034 |    0.073 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1   | 0.103 |   0.069 |    0.177 | 
     | g197              | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.224 | 
     | FE_RC_2132_0      | A1 v -> ZN ^ | NOR2_X1  | 0.023 |   0.138 |    0.246 | 
     | FE_RC_2130_0      | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.181 |    0.289 | 
     | FE_RC_2131_0      | A ^ -> ZN v  | INV_X8   | 0.021 |   0.202 |    0.310 | 
     | g200492           | A1 v -> ZN ^ | NOR2_X1  | 0.084 |   0.286 |    0.394 | 
     | g199810           | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.307 |    0.414 | 
     | g199465           | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.332 |    0.440 | 
     | mem_wdata_reg[19] | D ^          | DFF_X1   | 0.000 |   0.332 |    0.440 | 
     +--------------------------------------------------------------------------+ 
Path 1220: MET Setup Check with Pin mem_wdata_reg[16]/CK 
Endpoint:   mem_wdata_reg[16]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.332
= Slack Time                    0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.034 |    0.073 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1   | 0.103 |   0.069 |    0.177 | 
     | g197              | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.224 | 
     | FE_RC_2132_0      | A1 v -> ZN ^ | NOR2_X1  | 0.023 |   0.138 |    0.246 | 
     | FE_RC_2130_0      | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.181 |    0.289 | 
     | FE_RC_2131_0      | A ^ -> ZN v  | INV_X8   | 0.021 |   0.202 |    0.310 | 
     | g200492           | A1 v -> ZN ^ | NOR2_X1  | 0.084 |   0.286 |    0.394 | 
     | g199807           | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.307 |    0.414 | 
     | g199463           | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.332 |    0.440 | 
     | mem_wdata_reg[16] | D ^          | DFF_X1   | 0.000 |   0.332 |    0.440 | 
     +--------------------------------------------------------------------------+ 
Path 1221: MET Setup Check with Pin mem_wdata_reg[14]/CK 
Endpoint:   mem_wdata_reg[14]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.332
= Slack Time                    0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.034 |    0.074 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1   | 0.103 |   0.069 |    0.177 | 
     | g197              | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.224 | 
     | FE_RC_2132_0      | A1 v -> ZN ^ | NOR2_X1  | 0.023 |   0.138 |    0.246 | 
     | FE_RC_2130_0      | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.181 |    0.289 | 
     | FE_RC_2131_0      | A ^ -> ZN v  | INV_X8   | 0.021 |   0.202 |    0.310 | 
     | g200491           | A1 v -> ZN ^ | NOR2_X1  | 0.084 |   0.286 |    0.394 | 
     | g199805           | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.307 |    0.415 | 
     | g199447           | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.332 |    0.440 | 
     | mem_wdata_reg[14] | D ^          | DFF_X1   | 0.000 |   0.332 |    0.440 | 
     +--------------------------------------------------------------------------+ 
Path 1222: MET Setup Check with Pin mem_wdata_reg[13]/CK 
Endpoint:   mem_wdata_reg[13]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.332
= Slack Time                    0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.034 |    0.074 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1   | 0.103 |   0.069 |    0.177 | 
     | g197              | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.224 | 
     | FE_RC_2132_0      | A1 v -> ZN ^ | NOR2_X1  | 0.023 |   0.138 |    0.246 | 
     | FE_RC_2130_0      | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.181 |    0.289 | 
     | FE_RC_2131_0      | A ^ -> ZN v  | INV_X8   | 0.021 |   0.202 |    0.310 | 
     | g200491           | A1 v -> ZN ^ | NOR2_X1  | 0.084 |   0.286 |    0.394 | 
     | g199804           | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.307 |    0.415 | 
     | g199439           | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.332 |    0.440 | 
     | mem_wdata_reg[13] | D ^          | DFF_X1   | 0.000 |   0.332 |    0.440 | 
     +--------------------------------------------------------------------------+ 
Path 1223: MET Setup Check with Pin mem_wdata_reg[12]/CK 
Endpoint:   mem_wdata_reg[12]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.332
= Slack Time                    0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.034 |    0.074 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1   | 0.103 |   0.069 |    0.177 | 
     | g197              | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.224 | 
     | FE_RC_2132_0      | A1 v -> ZN ^ | NOR2_X1  | 0.023 |   0.138 |    0.246 | 
     | FE_RC_2130_0      | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.181 |    0.289 | 
     | FE_RC_2131_0      | A ^ -> ZN v  | INV_X8   | 0.021 |   0.202 |    0.310 | 
     | g200491           | A1 v -> ZN ^ | NOR2_X1  | 0.084 |   0.286 |    0.394 | 
     | g199803           | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.307 |    0.415 | 
     | g199438           | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.332 |    0.440 | 
     | mem_wdata_reg[12] | D ^          | DFF_X1   | 0.000 |   0.332 |    0.440 | 
     +--------------------------------------------------------------------------+ 
Path 1224: MET Setup Check with Pin cpuregs_reg[31][17]/CK 
Endpoint:   cpuregs_reg[31][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.471
- Arrival Time                  0.362
= Slack Time                    0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.074 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.207 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.230 | 
     | FE_OCPC529_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.147 |    0.255 | 
     | FE_RC_853_0         | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.162 |    0.270 | 
     | FE_RC_852_0         | A1 v -> ZN ^ | NOR2_X2  | 0.026 |   0.188 |    0.297 | 
     | g99                 | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.203 |    0.312 | 
     | g210527             | A v -> ZN ^  | INV_X1   | 0.012 |   0.215 |    0.324 | 
     | g225008             | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.233 |    0.341 | 
     | g225007             | A v -> ZN v  | XNOR2_X2 | 0.039 |   0.272 |    0.380 | 
     | g207431             | B1 v -> ZN ^ | AOI21_X4 | 0.035 |   0.307 |    0.415 | 
     | g221690             | A ^ -> ZN v  | INV_X8   | 0.022 |   0.329 |    0.437 | 
     | g221703             | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.345 |    0.454 | 
     | g215736             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.362 |    0.471 | 
     | cpuregs_reg[31][17] | D v          | DFF_X1   | 0.000 |   0.362 |    0.471 | 
     +----------------------------------------------------------------------------+ 
Path 1225: MET Setup Check with Pin cpuregs_reg[21][19]/CK 
Endpoint:   cpuregs_reg[21][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.490
- Arrival Time                  0.381
= Slack Time                    0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.070 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.201 | 
     | FE_OCPC484_reg_pc_9 | A ^ -> Z ^   | CLKBUF_X1 | 0.041 |   0.134 |    0.243 | 
     | g98                 | A2 ^ -> ZN v | NAND4_X1  | 0.035 |   0.169 |    0.278 | 
     | FE_RC_2365_0        | A v -> Z v   | BUF_X2    | 0.034 |   0.203 |    0.312 | 
     | FE_RC_2253_0        | A v -> ZN ^  | INV_X2    | 0.012 |   0.215 |    0.324 | 
     | FE_RC_2251_0        | A2 ^ -> ZN v | NAND4_X2  | 0.024 |   0.239 |    0.347 | 
     | FE_RC_2104_0        | A v -> ZN ^  | OAI21_X1  | 0.022 |   0.261 |    0.369 | 
     | g207444             | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.283 |    0.391 | 
     | FE_RC_2360_0        | A1 v -> ZN ^ | NAND2_X2  | 0.034 |   0.317 |    0.425 | 
     | FE_OCPC360_n_34355  | A ^ -> Z ^   | BUF_X2    | 0.033 |   0.350 |    0.458 | 
     | g207462             | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.364 |    0.472 | 
     | g197053             | A v -> ZN ^  | OAI21_X1  | 0.017 |   0.381 |    0.490 | 
     | cpuregs_reg[21][19] | D ^          | DFF_X1    | 0.000 |   0.381 |    0.490 | 
     +-----------------------------------------------------------------------------+ 
Path 1226: MET Setup Check with Pin cpuregs_reg[13][10]/CK 
Endpoint:   cpuregs_reg[13][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.358
= Slack Time                    0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.076 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.178 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.214 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.235 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.292 | 
     | g226181             | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.326 | 
     | g226184             | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.257 |    0.366 | 
     | FE_RC_2279_0        | A1 ^ -> ZN v | NAND2_X1 | 0.035 |   0.292 |    0.400 | 
     | FE_RC_2280_0        | A v -> ZN ^  | INV_X8   | 0.033 |   0.325 |    0.433 | 
     | g198292             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.340 |    0.448 | 
     | g196646             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.358 |    0.467 | 
     | cpuregs_reg[13][10] | D ^          | DFF_X1   | 0.000 |   0.358 |    0.467 | 
     +----------------------------------------------------------------------------+ 
Path 1227: MET Setup Check with Pin decoded_imm_reg[28]/CK 
Endpoint:   decoded_imm_reg[28]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.333
= Slack Time                    0.109
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.074 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.168 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.082 |    0.190 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.105 |    0.214 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4   | 0.040 |   0.145 |    0.253 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1 | 0.037 |   0.181 |    0.290 | 
     | g213581                    | A2 v -> ZN v | AND2_X2  | 0.042 |   0.223 |    0.331 | 
     | g213583                    | A1 v -> ZN v | OR2_X2   | 0.054 |   0.277 |    0.386 | 
     | g213584                    | A1 v -> ZN v | AND2_X2  | 0.041 |   0.318 |    0.427 | 
     | g208699                    | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.333 |    0.441 | 
     | decoded_imm_reg[28]        | D ^          | DFF_X1   | 0.000 |   0.333 |    0.441 | 
     +-----------------------------------------------------------------------------------+ 
Path 1228: MET Setup Check with Pin decoded_imm_reg[27]/CK 
Endpoint:   decoded_imm_reg[27]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.333
= Slack Time                    0.109
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.074 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.168 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.082 |    0.190 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.105 |    0.214 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4   | 0.040 |   0.145 |    0.253 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1 | 0.037 |   0.181 |    0.290 | 
     | g213581                    | A2 v -> ZN v | AND2_X2  | 0.042 |   0.223 |    0.331 | 
     | g213583                    | A1 v -> ZN v | OR2_X2   | 0.054 |   0.277 |    0.386 | 
     | g213584                    | A1 v -> ZN v | AND2_X2  | 0.041 |   0.318 |    0.427 | 
     | g208701                    | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.333 |    0.441 | 
     | decoded_imm_reg[27]        | D ^          | DFF_X1   | 0.000 |   0.333 |    0.441 | 
     +-----------------------------------------------------------------------------------+ 
Path 1229: MET Setup Check with Pin decoded_imm_reg[26]/CK 
Endpoint:   decoded_imm_reg[26]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.333
= Slack Time                    0.109
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.074 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.168 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.082 |    0.190 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.105 |    0.214 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4   | 0.040 |   0.145 |    0.253 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1 | 0.037 |   0.181 |    0.290 | 
     | g213581                    | A2 v -> ZN v | AND2_X2  | 0.042 |   0.223 |    0.331 | 
     | g213583                    | A1 v -> ZN v | OR2_X2   | 0.054 |   0.277 |    0.386 | 
     | g213584                    | A1 v -> ZN v | AND2_X2  | 0.041 |   0.318 |    0.427 | 
     | g208689                    | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.333 |    0.441 | 
     | decoded_imm_reg[26]        | D ^          | DFF_X1   | 0.000 |   0.333 |    0.441 | 
     +-----------------------------------------------------------------------------------+ 
Path 1230: MET Setup Check with Pin decoded_imm_reg[24]/CK 
Endpoint:   decoded_imm_reg[24]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.333
= Slack Time                    0.109
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.074 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.168 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.082 |    0.190 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.105 |    0.214 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4   | 0.040 |   0.145 |    0.253 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1 | 0.037 |   0.181 |    0.290 | 
     | g213581                    | A2 v -> ZN v | AND2_X2  | 0.042 |   0.223 |    0.331 | 
     | g213583                    | A1 v -> ZN v | OR2_X2   | 0.054 |   0.277 |    0.386 | 
     | g213584                    | A1 v -> ZN v | AND2_X2  | 0.041 |   0.318 |    0.427 | 
     | g208693                    | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.333 |    0.441 | 
     | decoded_imm_reg[24]        | D ^          | DFF_X1   | 0.000 |   0.333 |    0.441 | 
     +-----------------------------------------------------------------------------------+ 
Path 1231: MET Setup Check with Pin decoded_imm_reg[23]/CK 
Endpoint:   decoded_imm_reg[23]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.333
= Slack Time                    0.109
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.074 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.168 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.082 |    0.190 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.105 |    0.214 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4   | 0.040 |   0.145 |    0.253 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1 | 0.037 |   0.181 |    0.290 | 
     | g213581                    | A2 v -> ZN v | AND2_X2  | 0.042 |   0.223 |    0.331 | 
     | g213583                    | A1 v -> ZN v | OR2_X2   | 0.054 |   0.277 |    0.386 | 
     | g213584                    | A1 v -> ZN v | AND2_X2  | 0.041 |   0.318 |    0.427 | 
     | g208692                    | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.333 |    0.441 | 
     | decoded_imm_reg[23]        | D ^          | DFF_X1   | 0.000 |   0.333 |    0.441 | 
     +-----------------------------------------------------------------------------------+ 
Path 1232: MET Setup Check with Pin decoded_imm_reg[22]/CK 
Endpoint:   decoded_imm_reg[22]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.333
= Slack Time                    0.109
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.074 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.168 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.082 |    0.190 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.105 |    0.214 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4   | 0.040 |   0.145 |    0.253 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1 | 0.037 |   0.181 |    0.290 | 
     | g213581                    | A2 v -> ZN v | AND2_X2  | 0.042 |   0.223 |    0.331 | 
     | g213583                    | A1 v -> ZN v | OR2_X2   | 0.054 |   0.277 |    0.386 | 
     | g213584                    | A1 v -> ZN v | AND2_X2  | 0.041 |   0.318 |    0.427 | 
     | g208697                    | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.333 |    0.441 | 
     | decoded_imm_reg[22]        | D ^          | DFF_X1   | 0.000 |   0.333 |    0.441 | 
     +-----------------------------------------------------------------------------------+ 
Path 1233: MET Setup Check with Pin decoded_imm_reg[21]/CK 
Endpoint:   decoded_imm_reg[21]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.333
= Slack Time                    0.109
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.074 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.168 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.082 |    0.190 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.105 |    0.214 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4   | 0.040 |   0.145 |    0.253 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1 | 0.037 |   0.181 |    0.290 | 
     | g213581                    | A2 v -> ZN v | AND2_X2  | 0.042 |   0.223 |    0.331 | 
     | g213583                    | A1 v -> ZN v | OR2_X2   | 0.054 |   0.277 |    0.386 | 
     | g213584                    | A1 v -> ZN v | AND2_X2  | 0.041 |   0.318 |    0.427 | 
     | g208700                    | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.333 |    0.441 | 
     | decoded_imm_reg[21]        | D ^          | DFF_X1   | 0.000 |   0.333 |    0.441 | 
     +-----------------------------------------------------------------------------------+ 
Path 1234: MET Setup Check with Pin decoded_imm_reg[20]/CK 
Endpoint:   decoded_imm_reg[20]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.333
= Slack Time                    0.109
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.074 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.168 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.082 |    0.190 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.105 |    0.214 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4   | 0.040 |   0.145 |    0.253 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1 | 0.037 |   0.181 |    0.290 | 
     | g213581                    | A2 v -> ZN v | AND2_X2  | 0.042 |   0.223 |    0.331 | 
     | g213583                    | A1 v -> ZN v | OR2_X2   | 0.054 |   0.277 |    0.386 | 
     | g213584                    | A1 v -> ZN v | AND2_X2  | 0.041 |   0.318 |    0.427 | 
     | g208696                    | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.333 |    0.441 | 
     | decoded_imm_reg[20]        | D ^          | DFF_X1   | 0.000 |   0.333 |    0.441 | 
     +-----------------------------------------------------------------------------------+ 
Path 1235: MET Setup Check with Pin cpuregs_reg[7][3]/CK 
Endpoint:   cpuregs_reg[7][3]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.332
= Slack Time                    0.109
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.077 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.179 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.215 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.236 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.293 | 
     | g227442            | A1 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.228 |    0.337 | 
     | FE_OCPC51_n_33777  | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.258 |    0.367 | 
     | g227451            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.291 |    0.401 | 
     | FE_OCPC470_n_33786 | A ^ -> ZN v  | INV_X4   | 0.010 |   0.302 |    0.411 | 
     | FE_OCPC472_n_33786 | A v -> ZN ^  | INV_X8   | 0.018 |   0.319 |    0.428 | 
     | g197291            | B1 ^ -> ZN v | OAI21_X1 | 0.013 |   0.332 |    0.441 | 
     | cpuregs_reg[7][3]  | D v          | DFF_X1   | 0.000 |   0.332 |    0.441 | 
     +---------------------------------------------------------------------------+ 
Path 1236: MET Setup Check with Pin cpuregs_reg[7][2]/CK 
Endpoint:   cpuregs_reg[7][2]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.332
= Slack Time                    0.109
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.077 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.179 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.215 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.236 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.293 | 
     | g227442            | A1 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.228 |    0.337 | 
     | FE_OCPC51_n_33777  | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.258 |    0.367 | 
     | g227451            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.291 |    0.401 | 
     | FE_OCPC470_n_33786 | A ^ -> ZN v  | INV_X4   | 0.010 |   0.302 |    0.411 | 
     | FE_OCPC472_n_33786 | A v -> ZN ^  | INV_X8   | 0.018 |   0.319 |    0.428 | 
     | g197287            | B1 ^ -> ZN v | OAI21_X1 | 0.013 |   0.332 |    0.441 | 
     | cpuregs_reg[7][2]  | D v          | DFF_X1   | 0.000 |   0.332 |    0.441 | 
     +---------------------------------------------------------------------------+ 
Path 1237: MET Setup Check with Pin cpuregs_reg[7][1]/CK 
Endpoint:   cpuregs_reg[7][1]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.332
= Slack Time                    0.109
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.077 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.179 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.215 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.236 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.293 | 
     | g227442            | A1 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.228 |    0.337 | 
     | FE_OCPC51_n_33777  | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.258 |    0.367 | 
     | g227451            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.291 |    0.401 | 
     | FE_OCPC470_n_33786 | A ^ -> ZN v  | INV_X4   | 0.010 |   0.302 |    0.411 | 
     | FE_OCPC472_n_33786 | A v -> ZN ^  | INV_X8   | 0.018 |   0.319 |    0.428 | 
     | g197361            | B1 ^ -> ZN v | OAI21_X1 | 0.013 |   0.332 |    0.441 | 
     | cpuregs_reg[7][1]  | D v          | DFF_X1   | 0.000 |   0.332 |    0.441 | 
     +---------------------------------------------------------------------------+ 
Path 1238: MET Setup Check with Pin cpuregs_reg[21][10]/CK 
Endpoint:   cpuregs_reg[21][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.357
= Slack Time                    0.110
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.078 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.180 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.215 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.236 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.293 | 
     | g226181             | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.327 | 
     | g226180             | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.259 |    0.368 | 
     | g226102             | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.299 |    0.409 | 
     | FE_OCPC451_n_32444  | A ^ -> Z ^   | BUF_X8   | 0.028 |   0.327 |    0.437 | 
     | g198423             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.340 |    0.449 | 
     | g197040             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.357 |    0.467 | 
     | cpuregs_reg[21][10] | D ^          | DFF_X1   | 0.000 |   0.357 |    0.467 | 
     +----------------------------------------------------------------------------+ 
Path 1239: MET Setup Check with Pin mem_addr_reg[17]/CK 
Endpoint:   mem_addr_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.387
- Arrival Time                  0.277
= Slack Time                    0.110
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.034 |    0.075 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.105 |   0.071 |    0.181 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.113 |    0.223 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.017 |   0.130 |    0.240 | 
     | g15              | A1 v -> ZN v | AND2_X1   | 0.059 |   0.188 |    0.298 | 
     | g90180__8780     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.270 |    0.379 | 
     | g90161           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.277 |    0.387 | 
     | mem_addr_reg[17] | D v          | SDFF_X1   | 0.000 |   0.277 |    0.387 | 
     +--------------------------------------------------------------------------+ 
Path 1240: MET Setup Check with Pin mem_addr_reg[16]/CK 
Endpoint:   mem_addr_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.387
- Arrival Time                  0.277
= Slack Time                    0.110
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.034 |    0.075 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.105 |   0.071 |    0.181 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.113 |    0.223 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.017 |   0.130 |    0.240 | 
     | g15              | A1 v -> ZN v | AND2_X1   | 0.059 |   0.188 |    0.298 | 
     | g90181__4296     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.270 |    0.379 | 
     | g90162           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.277 |    0.387 | 
     | mem_addr_reg[16] | D v          | SDFF_X1   | 0.000 |   0.277 |    0.387 | 
     +--------------------------------------------------------------------------+ 
Path 1241: MET Setup Check with Pin mem_addr_reg[12]/CK 
Endpoint:   mem_addr_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.387
- Arrival Time                  0.277
= Slack Time                    0.110
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.034 |    0.075 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.105 |   0.071 |    0.181 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.113 |    0.223 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.017 |   0.130 |    0.240 | 
     | g15              | A1 v -> ZN v | AND2_X1   | 0.059 |   0.188 |    0.298 | 
     | g90099__2683     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.270 |    0.379 | 
     | g90096           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.277 |    0.387 | 
     | mem_addr_reg[12] | D v          | SDFF_X1   | 0.000 |   0.277 |    0.387 | 
     +--------------------------------------------------------------------------+ 
Path 1242: MET Setup Check with Pin mem_addr_reg[11]/CK 
Endpoint:   mem_addr_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.387
- Arrival Time                  0.277
= Slack Time                    0.110
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.034 |    0.075 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.105 |   0.071 |    0.181 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.113 |    0.223 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.017 |   0.130 |    0.240 | 
     | g15              | A1 v -> ZN v | AND2_X1   | 0.059 |   0.188 |    0.298 | 
     | g90100__1309     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.270 |    0.379 | 
     | g90097           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.277 |    0.387 | 
     | mem_addr_reg[11] | D v          | SDFF_X1   | 0.000 |   0.277 |    0.387 | 
     +--------------------------------------------------------------------------+ 
Path 1243: MET Setup Check with Pin mem_addr_reg[9]/CK 
Endpoint:   mem_addr_reg[9]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.387
- Arrival Time                  0.277
= Slack Time                    0.110
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.034 |    0.075 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.105 |   0.071 |    0.181 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.113 |    0.223 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.017 |   0.130 |    0.240 | 
     | g15              | A1 v -> ZN v | AND2_X1   | 0.059 |   0.188 |    0.298 | 
     | g90202__2391     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.270 |    0.379 | 
     | g90190           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.277 |    0.387 | 
     | mem_addr_reg[9]  | D v          | SDFF_X1   | 0.000 |   0.277 |    0.387 | 
     +--------------------------------------------------------------------------+ 
Path 1244: MET Setup Check with Pin mem_addr_reg[6]/CK 
Endpoint:   mem_addr_reg[6]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.387
- Arrival Time                  0.277
= Slack Time                    0.110
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.034 |    0.075 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.105 |   0.071 |    0.181 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.113 |    0.223 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.017 |   0.130 |    0.240 | 
     | g15              | A1 v -> ZN v | AND2_X1   | 0.059 |   0.188 |    0.298 | 
     | g90112__7118     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.270 |    0.379 | 
     | g90110           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.277 |    0.387 | 
     | mem_addr_reg[6]  | D v          | SDFF_X1   | 0.000 |   0.277 |    0.387 | 
     +--------------------------------------------------------------------------+ 
Path 1245: MET Setup Check with Pin cpuregs_reg[19][2]/CK 
Endpoint:   cpuregs_reg[19][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.356
= Slack Time                    0.110
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.078 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.180 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.215 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.236 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.294 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.329 | 
     | g226141_dup        | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.256 |    0.366 | 
     | g226140            | A2 ^ -> ZN ^ | AND2_X1  | 0.062 |   0.318 |    0.428 | 
     | g221934            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.335 |    0.445 | 
     | g218079            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.356 |    0.465 | 
     | cpuregs_reg[19][2] | D ^          | DFF_X1   | 0.000 |   0.356 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1246: MET Setup Check with Pin cpuregs_reg[20][2]/CK 
Endpoint:   cpuregs_reg[20][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.355
= Slack Time                    0.110
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.078 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.180 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.216 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.237 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.294 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.328 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.259 |    0.369 | 
     | g226097            | A1 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.318 |    0.428 | 
     | g222748            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.335 |    0.445 | 
     | g196975            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.355 |    0.465 | 
     | cpuregs_reg[20][2] | D ^          | DFF_X1   | 0.000 |   0.355 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1247: MET Setup Check with Pin cpuregs_reg[14][10]/CK 
Endpoint:   cpuregs_reg[14][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.357
= Slack Time                    0.110
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.078 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.180 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.216 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.237 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.294 | 
     | g227442             | A1 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.228 |    0.338 | 
     | g227665             | A1 ^ -> ZN ^ | AND2_X4  | 0.051 |   0.278 |    0.389 | 
     | FE_OFC9_n_33997     | A ^ -> Z ^   | BUF_X4   | 0.044 |   0.322 |    0.432 | 
     | g227669             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.339 |    0.449 | 
     | g221679             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.357 |    0.467 | 
     | cpuregs_reg[14][10] | D ^          | DFF_X1   | 0.000 |   0.357 |    0.467 | 
     +----------------------------------------------------------------------------+ 
Path 1248: MET Setup Check with Pin cpuregs_reg[22][28]/CK 
Endpoint:   cpuregs_reg[22][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.518
- Arrival Time                  0.408
= Slack Time                    0.110
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.078 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.180 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.216 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.237 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.294 | 
     | g219696             | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.347 | 
     | FE_OCPC179_n_25565  | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.270 |    0.380 | 
     | g213173             | A1 ^ -> ZN ^ | AND2_X2  | 0.036 |   0.305 |    0.415 | 
     | FE_OCPC413_n_18910  | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.336 |    0.446 | 
     | FE_OCPC414_n_18910  | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.372 |    0.482 | 
     | g221881             | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.387 |    0.497 | 
     | g218305             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.408 |    0.518 | 
     | cpuregs_reg[22][28] | D ^          | DFF_X1   | 0.000 |   0.408 |    0.518 | 
     +----------------------------------------------------------------------------+ 
Path 1249: MET Setup Check with Pin cpuregs_reg[19][1]/CK 
Endpoint:   cpuregs_reg[19][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.355
= Slack Time                    0.111
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.079 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.181 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.216 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.237 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.295 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.330 | 
     | g226141_dup        | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.256 |    0.367 | 
     | g226140            | A2 ^ -> ZN ^ | AND2_X1  | 0.062 |   0.318 |    0.428 | 
     | g221932            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.335 |    0.445 | 
     | g218098            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.355 |    0.465 | 
     | cpuregs_reg[19][1] | D ^          | DFF_X1   | 0.000 |   0.355 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1250: MET Setup Check with Pin cpuregs_reg[19][0]/CK 
Endpoint:   cpuregs_reg[19][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.355
= Slack Time                    0.111
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.079 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.181 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.216 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.237 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.295 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.330 | 
     | g226141_dup        | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.256 |    0.367 | 
     | g226140            | A2 ^ -> ZN ^ | AND2_X1  | 0.062 |   0.318 |    0.428 | 
     | g221935            | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.335 |    0.446 | 
     | g218095            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.355 |    0.465 | 
     | cpuregs_reg[19][0] | D ^          | DFF_X1   | 0.000 |   0.355 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1251: MET Setup Check with Pin cpuregs_reg[19][4]/CK 
Endpoint:   cpuregs_reg[19][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.355
= Slack Time                    0.111
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.079 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.181 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.216 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.237 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.295 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.330 | 
     | g226141_dup        | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.256 |    0.367 | 
     | g226140            | A2 ^ -> ZN ^ | AND2_X1  | 0.062 |   0.318 |    0.428 | 
     | g227598            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.335 |    0.445 | 
     | g40                | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.355 |    0.465 | 
     | cpuregs_reg[19][4] | D ^          | DFF_X1   | 0.000 |   0.355 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1252: MET Setup Check with Pin cpuregs_reg[7][0]/CK 
Endpoint:   cpuregs_reg[7][0]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.332
= Slack Time                    0.111
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.079 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.181 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.216 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.237 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.295 | 
     | g227442            | A1 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.228 |    0.339 | 
     | FE_OCPC51_n_33777  | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.258 |    0.369 | 
     | g227451            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.291 |    0.402 | 
     | FE_OCPC470_n_33786 | A ^ -> ZN v  | INV_X4   | 0.010 |   0.302 |    0.412 | 
     | FE_OCPC472_n_33786 | A v -> ZN ^  | INV_X8   | 0.018 |   0.319 |    0.430 | 
     | g222796            | B1 ^ -> ZN v | OAI21_X1 | 0.013 |   0.332 |    0.443 | 
     | cpuregs_reg[7][0]  | D v          | DFF_X1   | 0.000 |   0.332 |    0.443 | 
     +---------------------------------------------------------------------------+ 
Path 1253: MET Setup Check with Pin cpuregs_reg[20][1]/CK 
Endpoint:   cpuregs_reg[20][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.354
= Slack Time                    0.111
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.079 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.181 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.217 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.238 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.295 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.329 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.259 |    0.370 | 
     | g226097            | A1 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.318 |    0.429 | 
     | g222747            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.335 |    0.446 | 
     | g196972            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.354 |    0.465 | 
     | cpuregs_reg[20][1] | D ^          | DFF_X1   | 0.000 |   0.354 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1254: MET Setup Check with Pin cpuregs_reg[20][4]/CK 
Endpoint:   cpuregs_reg[20][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.354
= Slack Time                    0.111
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.079 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.181 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.217 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.238 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.295 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.329 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.259 |    0.370 | 
     | g226097            | A1 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.318 |    0.429 | 
     | g225873            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.335 |    0.446 | 
     | g196979            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.354 |    0.465 | 
     | cpuregs_reg[20][4] | D ^          | DFF_X1   | 0.000 |   0.354 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1255: MET Setup Check with Pin cpuregs_reg[20][3]/CK 
Endpoint:   cpuregs_reg[20][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.354
= Slack Time                    0.111
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.079 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.181 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.217 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.238 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.295 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.329 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.259 |    0.370 | 
     | g226097            | A1 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.318 |    0.429 | 
     | g222746            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.335 |    0.446 | 
     | g196978            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.354 |    0.465 | 
     | cpuregs_reg[20][3] | D ^          | DFF_X1   | 0.000 |   0.354 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1256: MET Setup Check with Pin mem_addr_reg[8]/CK 
Endpoint:   mem_addr_reg[8]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.391
- Arrival Time                  0.280
= Slack Time                    0.111
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.034 |    0.077 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.105 |   0.071 |    0.182 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.113 |    0.224 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.017 |   0.130 |    0.241 | 
     | g203589          | A2 v -> ZN v | AND2_X1   | 0.061 |   0.191 |    0.302 | 
     | g90204__7118     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.272 |    0.384 | 
     | g90191           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.280 |    0.391 | 
     | mem_addr_reg[8]  | D v          | SDFF_X1   | 0.000 |   0.280 |    0.391 | 
     +--------------------------------------------------------------------------+ 
Path 1257: MET Setup Check with Pin mem_addr_reg[3]/CK 
Endpoint:   mem_addr_reg[3]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.391
- Arrival Time                  0.280
= Slack Time                    0.111
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.034 |    0.077 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.105 |   0.071 |    0.182 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.113 |    0.224 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.017 |   0.130 |    0.241 | 
     | g203589          | A2 v -> ZN v | AND2_X1   | 0.061 |   0.191 |    0.302 | 
     | g90105__6877     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.272 |    0.384 | 
     | g90101           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.280 |    0.391 | 
     | mem_addr_reg[3]  | D v          | SDFF_X1   | 0.000 |   0.280 |    0.391 | 
     +--------------------------------------------------------------------------+ 
Path 1258: MET Setup Check with Pin count_instr_reg[53]/CK 
Endpoint:   count_instr_reg[53]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/QN   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.435
- Arrival Time                  0.323
= Slack Time                    0.112
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[6]    | CK ^         |          |       |  -0.036 |    0.076 | 
     | cpu_state_reg[6]    | CK ^ -> QN ^ | DFF_X1   | 0.095 |   0.059 |    0.171 | 
     | g219231             | A ^ -> ZN v  | INV_X1   | 0.018 |   0.077 |    0.188 | 
     | g200989             | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.094 |    0.206 | 
     | g210084             | A1 ^ -> ZN ^ | AND2_X1  | 0.067 |   0.161 |    0.273 | 
     | FE_OFC32_n_15727    | A ^ -> Z ^   | BUF_X2   | 0.054 |   0.215 |    0.327 | 
     | FE_OFC36_n_15727    | A ^ -> Z ^   | BUF_X1   | 0.055 |   0.270 |    0.382 | 
     | g163                | A2 ^ -> ZN v | AOI22_X1 | 0.019 |   0.289 |    0.401 | 
     | g117                | A2 v -> ZN ^ | OAI22_X1 | 0.034 |   0.323 |    0.435 | 
     | count_instr_reg[53] | D ^          | DFF_X1   | 0.000 |   0.323 |    0.435 | 
     +----------------------------------------------------------------------------+ 
Path 1259: MET Setup Check with Pin cpuregs_reg[29][2]/CK 
Endpoint:   cpuregs_reg[29][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.354
= Slack Time                    0.112
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.080 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.182 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.217 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.238 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.296 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.330 | 
     | FE_OCPC139_n_32522 | A ^ -> Z ^   | BUF_X4   | 0.028 |   0.245 |    0.357 | 
     | g226182            | A1 ^ -> ZN ^ | AND3_X2  | 0.070 |   0.316 |    0.427 | 
     | g221480            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.333 |    0.445 | 
     | g197376            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.354 |    0.465 | 
     | cpuregs_reg[29][2] | D ^          | DFF_X1   | 0.000 |   0.354 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1260: MET Setup Check with Pin cpuregs_reg[11][10]/CK 
Endpoint:   cpuregs_reg[11][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.355
= Slack Time                    0.112
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.080 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.182 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.218 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.239 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.296 | 
     | g226138             | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.331 | 
     | g227646             | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.374 | 
     | g226086             | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.298 |    0.410 | 
     | FE_OCPC480_n_32428  | A ^ -> Z ^   | BUF_X8   | 0.026 |   0.325 |    0.437 | 
     | g212886             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.337 |    0.449 | 
     | g197565             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.355 |    0.467 | 
     | cpuregs_reg[11][10] | D ^          | DFF_X1   | 0.000 |   0.355 |    0.467 | 
     +----------------------------------------------------------------------------+ 
Path 1261: MET Setup Check with Pin cpuregs_reg[20][10]/CK 
Endpoint:   cpuregs_reg[20][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.354
= Slack Time                    0.112
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.081 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.183 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.218 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.239 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.296 | 
     | g226181             | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.330 | 
     | g226180             | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.259 |    0.371 | 
     | g226097             | A1 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.318 |    0.430 | 
     | g222732             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.335 |    0.447 | 
     | g226194             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.354 |    0.467 | 
     | cpuregs_reg[20][10] | D ^          | DFF_X1   | 0.000 |   0.354 |    0.467 | 
     +----------------------------------------------------------------------------+ 
Path 1262: MET Setup Check with Pin cpuregs_reg[29][4]/CK 
Endpoint:   cpuregs_reg[29][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.353
= Slack Time                    0.113
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.081 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.183 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.218 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.239 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.296 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.331 | 
     | FE_OCPC139_n_32522 | A ^ -> Z ^   | BUF_X4   | 0.028 |   0.245 |    0.358 | 
     | g226182            | A1 ^ -> ZN ^ | AND3_X2  | 0.070 |   0.316 |    0.428 | 
     | g221479            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.333 |    0.445 | 
     | g197379            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.353 |    0.465 | 
     | cpuregs_reg[29][4] | D ^          | DFF_X1   | 0.000 |   0.353 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1263: MET Setup Check with Pin cpuregs_reg[29][3]/CK 
Endpoint:   cpuregs_reg[29][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.353
= Slack Time                    0.113
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.081 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.183 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.218 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.239 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.296 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.331 | 
     | FE_OCPC139_n_32522 | A ^ -> Z ^   | BUF_X4   | 0.028 |   0.245 |    0.358 | 
     | g226182            | A1 ^ -> ZN ^ | AND3_X2  | 0.070 |   0.316 |    0.428 | 
     | g221481            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.333 |    0.445 | 
     | g196762            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.353 |    0.465 | 
     | cpuregs_reg[29][3] | D ^          | DFF_X1   | 0.000 |   0.353 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1264: MET Setup Check with Pin cpuregs_reg[29][1]/CK 
Endpoint:   cpuregs_reg[29][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.353
= Slack Time                    0.113
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.081 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.183 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.218 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.239 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.296 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.331 | 
     | FE_OCPC139_n_32522 | A ^ -> Z ^   | BUF_X4   | 0.028 |   0.245 |    0.358 | 
     | g226182            | A1 ^ -> ZN ^ | AND3_X2  | 0.070 |   0.316 |    0.428 | 
     | g221477            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.333 |    0.445 | 
     | g196958            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.353 |    0.465 | 
     | cpuregs_reg[29][1] | D ^          | DFF_X1   | 0.000 |   0.353 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1265: MET Setup Check with Pin cpuregs_reg[29][0]/CK 
Endpoint:   cpuregs_reg[29][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.353
= Slack Time                    0.113
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.081 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.183 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.218 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.239 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.296 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.331 | 
     | FE_OCPC139_n_32522 | A ^ -> Z ^   | BUF_X4   | 0.028 |   0.245 |    0.358 | 
     | g226182            | A1 ^ -> ZN ^ | AND3_X2  | 0.070 |   0.316 |    0.428 | 
     | g221478            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.333 |    0.445 | 
     | g196987            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.353 |    0.465 | 
     | cpuregs_reg[29][0] | D ^          | DFF_X1   | 0.000 |   0.353 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1266: MET Setup Check with Pin cpuregs_reg[5][10]/CK 
Endpoint:   cpuregs_reg[5][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.354
= Slack Time                    0.113
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.081 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.183 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.218 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.239 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.297 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.331 | 
     | g226184            | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.257 |    0.370 | 
     | g198854            | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.317 |    0.430 | 
     | g210586            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.334 |    0.447 | 
     | g210585            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.354 |    0.467 | 
     | cpuregs_reg[5][10] | D ^          | DFF_X1   | 0.000 |   0.354 |    0.467 | 
     +---------------------------------------------------------------------------+ 
Path 1267: MET Setup Check with Pin cpuregs_reg[19][10]/CK 
Endpoint:   cpuregs_reg[19][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.354
= Slack Time                    0.113
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.081 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.183 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.218 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.239 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.297 | 
     | g226138             | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.332 | 
     | g226141_dup         | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.256 |    0.369 | 
     | g226140             | A2 ^ -> ZN ^ | AND2_X1  | 0.062 |   0.318 |    0.431 | 
     | g221939             | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.335 |    0.448 | 
     | g218071             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.354 |    0.467 | 
     | cpuregs_reg[19][10] | D ^          | DFF_X1   | 0.000 |   0.354 |    0.467 | 
     +----------------------------------------------------------------------------+ 
Path 1268: MET Setup Check with Pin cpuregs_reg[18][2]/CK 
Endpoint:   cpuregs_reg[18][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.352
= Slack Time                    0.113
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.081 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.183 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.219 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.240 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.297 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.332 | 
     | g226141_dup        | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.256 |    0.369 | 
     | g226150            | A1 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.315 |    0.428 | 
     | g218379            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.332 |    0.445 | 
     | g196869            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.352 |    0.465 | 
     | cpuregs_reg[18][2] | D ^          | DFF_X1   | 0.000 |   0.352 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1269: MET Setup Check with Pin count_instr_reg[10]/CK 
Endpoint:   count_instr_reg[10]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.326
= Slack Time                    0.113
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[1]    | CK ^         |          |       |  -0.036 |    0.077 | 
     | count_instr_reg[1]    | CK ^ -> Q ^  | DFF_X1   | 0.115 |   0.079 |    0.193 | 
     | g209722               | A3 ^ -> ZN ^ | AND4_X1  | 0.069 |   0.148 |    0.261 | 
     | g209766               | A2 ^ -> ZN ^ | AND2_X1  | 0.057 |   0.205 |    0.318 | 
     | g209765               | A ^ -> ZN v  | INV_X1   | 0.015 |   0.219 |    0.333 | 
     | inc_add_1559_34_g1196 | A1 v -> ZN ^ | NOR2_X1  | 0.027 |   0.246 |    0.360 | 
     | inc_add_1559_34_g1162 | B ^ -> Z ^   | XOR2_X1  | 0.047 |   0.294 |    0.407 | 
     | g200291               | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.311 |    0.424 | 
     | g200143               | A v -> ZN ^  | INV_X1   | 0.015 |   0.326 |    0.439 | 
     | count_instr_reg[10]   | D ^          | DFF_X1   | 0.000 |   0.326 |    0.439 | 
     +------------------------------------------------------------------------------+ 
Path 1270: MET Setup Check with Pin cpuregs_reg[18][4]/CK 
Endpoint:   cpuregs_reg[18][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.468
- Arrival Time                  0.354
= Slack Time                    0.113
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.079 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.186 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.212 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.124 |    0.238 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.159 |    0.272 | 
     | add_1312_30_g7583   | A ^ -> ZN v  | INV_X1   | 0.014 |   0.172 |    0.286 | 
     | add_1312_30_g7561   | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.208 |    0.322 | 
     | FE_RC_2290_0        | A1 v -> ZN ^ | AOI22_X1 | 0.053 |   0.262 |    0.375 | 
     | g227600             | A1 ^ -> ZN v | NAND2_X4 | 0.049 |   0.311 |    0.424 | 
     | g225874             | A2 v -> ZN ^ | NAND2_X1 | 0.026 |   0.336 |    0.450 | 
     | g196875             | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.354 |    0.468 | 
     | cpuregs_reg[18][4]  | D v          | DFF_X1   | 0.000 |   0.354 |    0.468 | 
     +----------------------------------------------------------------------------+ 
Path 1271: MET Setup Check with Pin cpuregs_reg[26][3]/CK 
Endpoint:   cpuregs_reg[26][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.325
= Slack Time                    0.114
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.082 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.184 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.219 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.240 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.298 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.333 | 
     | g214163            | A1 ^ -> ZN ^ | AND3_X4  | 0.068 |   0.287 |    0.401 | 
     | g197772            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.304 |    0.418 | 
     | g197264            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.325 |    0.438 | 
     | cpuregs_reg[26][3] | D ^          | DFF_X1   | 0.000 |   0.325 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1272: MET Setup Check with Pin cpuregs_reg[29][10]/CK 
Endpoint:   cpuregs_reg[29][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.353
= Slack Time                    0.114
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.082 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.184 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.220 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.241 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.298 | 
     | g226181             | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.332 | 
     | FE_OCPC139_n_32522  | A ^ -> Z ^   | BUF_X4   | 0.028 |   0.245 |    0.359 | 
     | g226182             | A1 ^ -> ZN ^ | AND3_X2  | 0.070 |   0.316 |    0.430 | 
     | g221475             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.333 |    0.447 | 
     | g196801             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.353 |    0.467 | 
     | cpuregs_reg[29][10] | D ^          | DFF_X1   | 0.000 |   0.353 |    0.467 | 
     +----------------------------------------------------------------------------+ 
Path 1273: MET Setup Check with Pin mem_addr_reg[7]/CK 
Endpoint:   mem_addr_reg[7]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.391
- Arrival Time                  0.277
= Slack Time                    0.114
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.034 |    0.080 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.105 |   0.071 |    0.185 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.113 |    0.227 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.017 |   0.130 |    0.244 | 
     | g15              | A1 v -> ZN v | AND2_X1   | 0.059 |   0.188 |    0.302 | 
     | g90107__2391     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.270 |    0.384 | 
     | g90103           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.277 |    0.391 | 
     | mem_addr_reg[7]  | D v          | SDFF_X1   | 0.000 |   0.277 |    0.391 | 
     +--------------------------------------------------------------------------+ 
Path 1274: MET Setup Check with Pin mem_addr_reg[5]/CK 
Endpoint:   mem_addr_reg[5]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.391
- Arrival Time                  0.277
= Slack Time                    0.114
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.034 |    0.080 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.105 |   0.071 |    0.185 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.113 |    0.227 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.017 |   0.130 |    0.244 | 
     | g15              | A1 v -> ZN v | AND2_X1   | 0.059 |   0.188 |    0.302 | 
     | g90113__8757     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.270 |    0.384 | 
     | g90111           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.277 |    0.391 | 
     | mem_addr_reg[5]  | D v          | SDFF_X1   | 0.000 |   0.277 |    0.391 | 
     +--------------------------------------------------------------------------+ 
Path 1275: MET Setup Check with Pin mem_addr_reg[4]/CK 
Endpoint:   mem_addr_reg[4]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.391
- Arrival Time                  0.277
= Slack Time                    0.114
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.034 |    0.080 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.105 |   0.071 |    0.185 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.113 |    0.227 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.017 |   0.130 |    0.244 | 
     | g15              | A1 v -> ZN v | AND2_X1   | 0.059 |   0.188 |    0.302 | 
     | g90106__2900     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.270 |    0.384 | 
     | g90102           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.277 |    0.391 | 
     | mem_addr_reg[4]  | D v          | SDFF_X1   | 0.000 |   0.277 |    0.391 | 
     +--------------------------------------------------------------------------+ 
Path 1276: MET Setup Check with Pin mem_addr_reg[2]/CK 
Endpoint:   mem_addr_reg[2]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.391
- Arrival Time                  0.277
= Slack Time                    0.114
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.034 |    0.080 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.105 |   0.071 |    0.185 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.113 |    0.227 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.017 |   0.130 |    0.244 | 
     | g15              | A1 v -> ZN v | AND2_X1   | 0.059 |   0.188 |    0.302 | 
     | g90108__7675     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.270 |    0.384 | 
     | g90104           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.277 |    0.391 | 
     | mem_addr_reg[2]  | D v          | SDFF_X1   | 0.000 |   0.277 |    0.391 | 
     +--------------------------------------------------------------------------+ 
Path 1277: MET Setup Check with Pin cpuregs_reg[18][3]/CK 
Endpoint:   cpuregs_reg[18][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.351
= Slack Time                    0.114
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.082 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.184 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.220 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.241 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.298 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.333 | 
     | g226141_dup        | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.256 |    0.370 | 
     | g226150            | A1 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.315 |    0.429 | 
     | g218382            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.332 |    0.446 | 
     | g196873            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.351 |    0.465 | 
     | cpuregs_reg[18][3] | D ^          | DFF_X1   | 0.000 |   0.351 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1278: MET Setup Check with Pin cpuregs_reg[18][1]/CK 
Endpoint:   cpuregs_reg[18][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.351
= Slack Time                    0.114
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.082 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.184 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.220 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.241 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.298 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.333 | 
     | g226141_dup        | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.256 |    0.370 | 
     | g226150            | A1 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.315 |    0.429 | 
     | g218381            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.332 |    0.446 | 
     | g196868            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.351 |    0.465 | 
     | cpuregs_reg[18][1] | D ^          | DFF_X1   | 0.000 |   0.351 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1279: MET Setup Check with Pin cpuregs_reg[18][0]/CK 
Endpoint:   cpuregs_reg[18][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.351
= Slack Time                    0.114
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.082 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.184 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.220 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.241 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.298 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.333 | 
     | g226141_dup        | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.256 |    0.370 | 
     | g226150            | A1 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.315 |    0.429 | 
     | g218378            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.332 |    0.446 | 
     | g196867            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.351 |    0.465 | 
     | cpuregs_reg[18][0] | D ^          | DFF_X1   | 0.000 |   0.351 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1280: MET Setup Check with Pin mem_state_reg[0]/CK 
Endpoint:   mem_state_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.435
- Arrival Time                  0.320
= Slack Time                    0.115
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |          |       |  -0.034 |    0.080 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1   | 0.103 |   0.069 |    0.184 | 
     | g197             | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.230 | 
     | FE_RC_2132_0     | A1 v -> ZN ^ | NOR2_X1  | 0.023 |   0.138 |    0.253 | 
     | FE_RC_2130_0     | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.181 |    0.296 | 
     | FE_RC_2131_0     | A ^ -> ZN v  | INV_X8   | 0.021 |   0.202 |    0.316 | 
     | g203582          | A1 v -> ZN v | AND2_X1  | 0.071 |   0.272 |    0.387 | 
     | g199430          | B1 v -> ZN ^ | OAI22_X1 | 0.048 |   0.320 |    0.435 | 
     | mem_state_reg[0] | D ^          | DFF_X1   | 0.000 |   0.320 |    0.435 | 
     +-------------------------------------------------------------------------+ 
Path 1281: MET Setup Check with Pin reg_next_pc_reg[3]/CK 
Endpoint:   reg_next_pc_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.324
= Slack Time                    0.115
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_store_reg  | CK ^         |          |       |  -0.036 |    0.079 | 
     | latched_store_reg  | CK ^ -> Q ^  | DFF_X1   | 0.112 |   0.076 |    0.190 | 
     | g208377            | A1 ^ -> ZN v | NAND2_X2 | 0.029 |   0.105 |    0.220 | 
     | g201178            | A1 v -> ZN ^ | NOR2_X1  | 0.047 |   0.152 |    0.267 | 
     | g200757            | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.192 |    0.307 | 
     | g200497_0          | A1 ^ -> ZN ^ | AND2_X1  | 0.089 |   0.281 |    0.395 | 
     | g218655            | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.302 |    0.416 | 
     | g199186            | A2 v -> ZN ^ | NAND3_X1 | 0.022 |   0.324 |    0.439 | 
     | reg_next_pc_reg[3] | D ^          | DFF_X1   | 0.000 |   0.324 |    0.439 | 
     +---------------------------------------------------------------------------+ 
Path 1282: MET Setup Check with Pin reg_next_pc_reg[2]/CK 
Endpoint:   reg_next_pc_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.324
= Slack Time                    0.115
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_store_reg  | CK ^         |          |       |  -0.036 |    0.079 | 
     | latched_store_reg  | CK ^ -> Q ^  | DFF_X1   | 0.112 |   0.076 |    0.190 | 
     | g208377            | A1 ^ -> ZN v | NAND2_X2 | 0.029 |   0.105 |    0.220 | 
     | g201178            | A1 v -> ZN ^ | NOR2_X1  | 0.047 |   0.152 |    0.267 | 
     | g200757            | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.192 |    0.307 | 
     | g200497_0          | A1 ^ -> ZN ^ | AND2_X1  | 0.089 |   0.281 |    0.395 | 
     | g218624            | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.302 |    0.416 | 
     | g199215            | A2 v -> ZN ^ | NAND3_X1 | 0.022 |   0.324 |    0.439 | 
     | reg_next_pc_reg[2] | D ^          | DFF_X1   | 0.000 |   0.324 |    0.439 | 
     +---------------------------------------------------------------------------+ 
Path 1283: MET Setup Check with Pin instr_sltu_reg/CK 
Endpoint:   instr_sltu_reg/D      (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[25]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.433
- Arrival Time                  0.318
= Slack Time                    0.115
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[25] | CK ^         |          |       |  -0.032 |    0.083 | 
     | mem_rdata_q_reg[25] | CK ^ -> Q v  | SDFF_X1  | 0.086 |   0.054 |    0.168 | 
     | g201033             | A2 v -> ZN ^ | NOR2_X1  | 0.035 |   0.089 |    0.204 | 
     | g200744             | A1 ^ -> ZN ^ | AND2_X1  | 0.047 |   0.136 |    0.251 | 
     | g200580             | A1 ^ -> ZN v | NAND3_X1 | 0.034 |   0.170 |    0.285 | 
     | g209849             | A2 v -> ZN v | OR4_X1   | 0.118 |   0.288 |    0.403 | 
     | g199221             | A1 v -> ZN ^ | OAI22_X1 | 0.030 |   0.318 |    0.433 | 
     | instr_sltu_reg      | D ^          | DFF_X1   | 0.000 |   0.318 |    0.433 | 
     +----------------------------------------------------------------------------+ 
Path 1284: MET Setup Check with Pin instr_slt_reg/CK 
Endpoint:   instr_slt_reg/D       (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[25]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.433
- Arrival Time                  0.318
= Slack Time                    0.115
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[25] | CK ^         |          |       |  -0.032 |    0.083 | 
     | mem_rdata_q_reg[25] | CK ^ -> Q v  | SDFF_X1  | 0.086 |   0.054 |    0.168 | 
     | g201033             | A2 v -> ZN ^ | NOR2_X1  | 0.035 |   0.089 |    0.204 | 
     | g200744             | A1 ^ -> ZN ^ | AND2_X1  | 0.047 |   0.136 |    0.251 | 
     | g200580             | A1 ^ -> ZN v | NAND3_X1 | 0.034 |   0.170 |    0.285 | 
     | g209849             | A2 v -> ZN v | OR4_X1   | 0.118 |   0.288 |    0.403 | 
     | g205481             | A1 v -> ZN ^ | OAI22_X1 | 0.030 |   0.318 |    0.433 | 
     | instr_slt_reg       | D ^          | DFF_X1   | 0.000 |   0.318 |    0.433 | 
     +----------------------------------------------------------------------------+ 
Path 1285: MET Setup Check with Pin instr_sll_reg/CK 
Endpoint:   instr_sll_reg/D       (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[25]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.433
- Arrival Time                  0.318
= Slack Time                    0.115
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[25] | CK ^         |          |       |  -0.032 |    0.083 | 
     | mem_rdata_q_reg[25] | CK ^ -> Q v  | SDFF_X1  | 0.086 |   0.054 |    0.168 | 
     | g201033             | A2 v -> ZN ^ | NOR2_X1  | 0.035 |   0.089 |    0.204 | 
     | g200744             | A1 ^ -> ZN ^ | AND2_X1  | 0.047 |   0.136 |    0.251 | 
     | g200580             | A1 ^ -> ZN v | NAND3_X1 | 0.034 |   0.170 |    0.285 | 
     | g209849             | A2 v -> ZN v | OR4_X1   | 0.118 |   0.288 |    0.403 | 
     | g199219             | A1 v -> ZN ^ | OAI22_X1 | 0.030 |   0.318 |    0.433 | 
     | instr_sll_reg       | D ^          | DFF_X1   | 0.000 |   0.318 |    0.433 | 
     +----------------------------------------------------------------------------+ 
Path 1286: MET Setup Check with Pin instr_add_reg/CK 
Endpoint:   instr_add_reg/D       (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[25]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.433
- Arrival Time                  0.318
= Slack Time                    0.115
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[25] | CK ^         |          |       |  -0.032 |    0.083 | 
     | mem_rdata_q_reg[25] | CK ^ -> Q v  | SDFF_X1  | 0.086 |   0.054 |    0.168 | 
     | g201033             | A2 v -> ZN ^ | NOR2_X1  | 0.035 |   0.089 |    0.204 | 
     | g200744             | A1 ^ -> ZN ^ | AND2_X1  | 0.047 |   0.136 |    0.251 | 
     | g200580             | A1 ^ -> ZN v | NAND3_X1 | 0.034 |   0.170 |    0.285 | 
     | g209849             | A2 v -> ZN v | OR4_X1   | 0.118 |   0.288 |    0.403 | 
     | g199218             | A1 v -> ZN ^ | OAI22_X1 | 0.030 |   0.318 |    0.433 | 
     | instr_add_reg       | D ^          | DFF_X1   | 0.000 |   0.318 |    0.433 | 
     +----------------------------------------------------------------------------+ 
Path 1287: MET Setup Check with Pin cpuregs_reg[15][15]/CK 
Endpoint:   cpuregs_reg[15][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.468
- Arrival Time                  0.353
= Slack Time                    0.115
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |          |       |  -0.039 |    0.076 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2   | 0.132 |   0.093 |    0.208 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.130 |    0.245 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1  | 0.060 |   0.190 |    0.305 | 
     | FE_RC_504_0         | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.216 |    0.330 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.254 |    0.369 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.269 |    0.384 | 
     | FE_RC_765_0         | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.310 |    0.425 | 
     | FE_RC_766_0         | A ^ -> ZN v  | INV_X8   | 0.013 |   0.323 |    0.438 | 
     | g215880             | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.336 |    0.451 | 
     | g218194             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.353 |    0.468 | 
     | cpuregs_reg[15][15] | D v          | DFF_X1   | 0.000 |   0.353 |    0.468 | 
     +----------------------------------------------------------------------------+ 
Path 1288: MET Setup Check with Pin cpuregs_reg[15][10]/CK 
Endpoint:   cpuregs_reg[15][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.469
- Arrival Time                  0.354
= Slack Time                    0.115
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.081 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.214 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.237 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.160 |    0.275 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1 | 0.032 |   0.193 |    0.308 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.234 |    0.349 | 
     | g207398             | A v -> ZN ^  | INV_X1   | 0.017 |   0.250 |    0.366 | 
     | FE_RC_663_0         | A1 ^ -> ZN v | OAI22_X2 | 0.019 |   0.269 |    0.385 | 
     | FE_RC_661_0         | A1 v -> ZN ^ | NOR2_X4  | 0.032 |   0.301 |    0.416 | 
     | FE_RC_662_0         | A ^ -> ZN v  | INV_X8   | 0.019 |   0.320 |    0.435 | 
     | g215876             | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.337 |    0.452 | 
     | g218179             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.354 |    0.469 | 
     | cpuregs_reg[15][10] | D v          | DFF_X1   | 0.000 |   0.354 |    0.469 | 
     +----------------------------------------------------------------------------+ 
Path 1289: MET Setup Check with Pin cpuregs_reg[22][2]/CK 
Endpoint:   cpuregs_reg[22][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.350
= Slack Time                    0.115
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.083 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.185 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.221 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.242 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.299 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.352 | 
     | FE_OCPC179_n_25565 | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.270 |    0.385 | 
     | g198848_dup        | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.314 |    0.429 | 
     | g213201            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.329 |    0.445 | 
     | g218314            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.350 |    0.465 | 
     | cpuregs_reg[22][2] | D ^          | DFF_X1   | 0.000 |   0.350 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1290: MET Setup Check with Pin cpuregs_reg[27][10]/CK 
Endpoint:   cpuregs_reg[27][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.469
- Arrival Time                  0.354
= Slack Time                    0.115
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.081 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.214 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.237 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.160 |    0.276 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1 | 0.032 |   0.193 |    0.308 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.234 |    0.349 | 
     | g207398             | A v -> ZN ^  | INV_X1   | 0.017 |   0.250 |    0.366 | 
     | FE_RC_663_0         | A1 ^ -> ZN v | OAI22_X2 | 0.019 |   0.269 |    0.385 | 
     | FE_RC_661_0         | A1 v -> ZN ^ | NOR2_X4  | 0.032 |   0.301 |    0.416 | 
     | FE_RC_662_0         | A ^ -> ZN v  | INV_X8   | 0.019 |   0.320 |    0.435 | 
     | g198071             | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.337 |    0.452 | 
     | g197310             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.354 |    0.469 | 
     | cpuregs_reg[27][10] | D v          | DFF_X1   | 0.000 |   0.354 |    0.469 | 
     +----------------------------------------------------------------------------+ 
Path 1291: MET Setup Check with Pin cpuregs_reg[18][10]/CK 
Endpoint:   cpuregs_reg[18][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.351
= Slack Time                    0.115
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.083 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.185 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.221 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.242 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.299 | 
     | g226138             | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.334 | 
     | g226141_dup         | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.256 |    0.371 | 
     | g226150             | A1 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.315 |    0.430 | 
     | g218372             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.332 |    0.447 | 
     | g196886             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.351 |    0.467 | 
     | cpuregs_reg[18][10] | D ^          | DFF_X1   | 0.000 |   0.351 |    0.467 | 
     +----------------------------------------------------------------------------+ 
Path 1292: MET Setup Check with Pin cpuregs_reg[1][10]/CK 
Endpoint:   cpuregs_reg[1][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.469
- Arrival Time                  0.354
= Slack Time                    0.116
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.081 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.214 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.238 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.160 |    0.276 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1 | 0.032 |   0.193 |    0.308 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.234 |    0.349 | 
     | g207398             | A v -> ZN ^  | INV_X1   | 0.017 |   0.250 |    0.366 | 
     | FE_RC_663_0         | A1 ^ -> ZN v | OAI22_X2 | 0.019 |   0.269 |    0.385 | 
     | FE_RC_661_0         | A1 v -> ZN ^ | NOR2_X4  | 0.032 |   0.301 |    0.417 | 
     | FE_RC_662_0         | A ^ -> ZN v  | INV_X8   | 0.019 |   0.320 |    0.435 | 
     | g207367             | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.337 |    0.453 | 
     | g196665             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.354 |    0.469 | 
     | cpuregs_reg[1][10]  | D v          | DFF_X1   | 0.000 |   0.354 |    0.469 | 
     +----------------------------------------------------------------------------+ 
Path 1293: MET Setup Check with Pin cpuregs_reg[30][1]/CK 
Endpoint:   cpuregs_reg[30][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.469
- Arrival Time                  0.352
= Slack Time                    0.116
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.084 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.186 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.222 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.243 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.300 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.353 | 
     | g227806            | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.276 |    0.392 | 
     | FE_OCPC399_n_34134 | A ^ -> Z ^   | BUF_X8   | 0.022 |   0.298 |    0.415 | 
     | FE_OCPC402_n_34134 | A ^ -> Z ^   | BUF_X1   | 0.035 |   0.334 |    0.450 | 
     | g227701            | A1 ^ -> ZN v | OAI22_X1 | 0.019 |   0.352 |    0.469 | 
     | cpuregs_reg[30][1] | D v          | DFF_X1   | 0.000 |   0.352 |    0.469 | 
     +---------------------------------------------------------------------------+ 
Path 1294: MET Setup Check with Pin cpuregs_reg[17][10]/CK 
Endpoint:   cpuregs_reg[17][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.468
- Arrival Time                  0.352
= Slack Time                    0.116
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.082 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.215 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.238 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.160 |    0.276 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1 | 0.032 |   0.193 |    0.309 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.234 |    0.350 | 
     | g207398             | A v -> ZN ^  | INV_X1   | 0.017 |   0.250 |    0.367 | 
     | FE_RC_663_0         | A1 ^ -> ZN v | OAI22_X2 | 0.019 |   0.269 |    0.386 | 
     | FE_RC_661_0         | A1 v -> ZN ^ | NOR2_X4  | 0.032 |   0.301 |    0.417 | 
     | FE_RC_662_0         | A ^ -> ZN v  | INV_X8   | 0.019 |   0.320 |    0.436 | 
     | g213031             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.335 |    0.451 | 
     | g196830             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.352 |    0.468 | 
     | cpuregs_reg[17][10] | D v          | DFF_X1   | 0.000 |   0.352 |    0.468 | 
     +----------------------------------------------------------------------------+ 
Path 1295: MET Setup Check with Pin cpuregs_reg[5][27]/CK 
Endpoint:   cpuregs_reg[5][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.522
- Arrival Time                  0.406
= Slack Time                    0.116
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.103 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.222 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.280 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.318 | 
     | FE_RC_2196_0        | A1 ^ -> ZN v | NAND3_X2  | 0.017 |   0.219 |    0.335 | 
     | FE_RC_2197_0        | A v -> ZN ^  | INV_X1    | 0.013 |   0.232 |    0.348 | 
     | g210322             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.251 |    0.367 | 
     | g221916             | A v -> ZN ^  | INV_X1    | 0.018 |   0.269 |    0.385 | 
     | FE_RC_2141_0        | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.284 |    0.400 | 
     | FE_RC_2249_0        | C1 v -> ZN ^ | AOI211_X2 | 0.049 |   0.333 |    0.449 | 
     | FE_RC_587_0         | A ^ -> ZN v  | INV_X4    | 0.019 |   0.352 |    0.468 | 
     | FE_OCPC346_n_23759  | A v -> Z v   | BUF_X4    | 0.028 |   0.380 |    0.496 | 
     | g213263             | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.395 |    0.511 | 
     | FE_RC_608_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.406 |    0.522 | 
     | cpuregs_reg[5][27]  | D v          | DFF_X1    | 0.000 |   0.406 |    0.522 | 
     +-----------------------------------------------------------------------------+ 
Path 1296: MET Setup Check with Pin cpuregs_reg[3][10]/CK 
Endpoint:   cpuregs_reg[3][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.467
- Arrival Time                  0.351
= Slack Time                    0.116
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.084 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.186 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.222 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.243 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.300 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.335 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.378 | 
     | FE_RC_2284_0       | A1 ^ -> ZN v | NAND2_X2 | 0.025 |   0.286 |    0.403 | 
     | FE_RC_2285_0       | A v -> ZN ^  | INV_X8   | 0.031 |   0.317 |    0.433 | 
     | g198449            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.332 |    0.448 | 
     | g196941            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.351 |    0.467 | 
     | cpuregs_reg[3][10] | D ^          | DFF_X1   | 0.000 |   0.351 |    0.467 | 
     +---------------------------------------------------------------------------+ 
Path 1297: MET Setup Check with Pin cpuregs_reg[11][18]/CK 
Endpoint:   cpuregs_reg[11][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.377
= Slack Time                    0.116
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.082 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.189 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.215 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.249 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.287 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.324 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.346 | 
     | FE_RC_2292_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.385 | 
     | g223639             | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.462 | 
     | g223651             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.360 |    0.476 | 
     | g197574             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.377 |    0.493 | 
     | cpuregs_reg[11][18] | D v          | DFF_X1    | 0.000 |   0.377 |    0.493 | 
     +-----------------------------------------------------------------------------+ 
Path 1298: MET Setup Check with Pin cpuregs_reg[31][2]/CK 
Endpoint:   cpuregs_reg[31][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.349
= Slack Time                    0.117
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.085 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.187 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.222 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.243 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.300 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.354 | 
     | FE_OCPC179_n_25565 | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.270 |    0.386 | 
     | g198867_dup        | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.313 |    0.430 | 
     | g213236            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.328 |    0.445 | 
     | g215718            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.349 |    0.465 | 
     | cpuregs_reg[31][2] | D ^          | DFF_X1   | 0.000 |   0.349 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1299: MET Setup Check with Pin alu_out_q_reg[1]/CK 
Endpoint:   alu_out_q_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.322
= Slack Time                    0.117
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | instr_sub_reg        | CK ^         |           |       |  -0.034 |    0.082 | 
     | instr_sub_reg        | CK ^ -> Q ^  | DFF_X1    | 0.110 |   0.076 |    0.193 | 
     | FE_OCPC148_instr_sub | A ^ -> ZN v  | INV_X1    | 0.017 |   0.093 |    0.210 | 
     | FE_OCPC163_instr_sub | A v -> Z v   | BUF_X8    | 0.029 |   0.122 |    0.239 | 
     | g227439              | A v -> Z v   | MUX2_X1   | 0.057 |   0.179 |    0.295 | 
     | g3                   | A v -> ZN ^  | INV_X1    | 0.022 |   0.201 |    0.318 | 
     | g203594              | B1 ^ -> ZN v | AOI21_X2  | 0.016 |   0.217 |    0.334 | 
     | FE_OCPC338_n_8133    | A v -> Z v   | CLKBUF_X1 | 0.031 |   0.248 |    0.365 | 
     | g210529              | B v -> ZN v  | XNOR2_X1  | 0.038 |   0.286 |    0.403 | 
     | g201010              | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.300 |    0.417 | 
     | g199565              | A1 ^ -> ZN v | NAND4_X1  | 0.021 |   0.322 |    0.439 | 
     | alu_out_q_reg[1]     | D v          | DFF_X1    | 0.000 |   0.322 |    0.439 | 
     +------------------------------------------------------------------------------+ 
Path 1300: MET Setup Check with Pin cpuregs_reg[14][0]/CK 
Endpoint:   cpuregs_reg[14][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.322
= Slack Time                    0.117
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.085 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.187 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.222 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.243 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.301 | 
     | g227442            | A1 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.228 |    0.345 | 
     | g227665            | A1 ^ -> ZN ^ | AND2_X4  | 0.051 |   0.278 |    0.395 | 
     | g210652            | A1 ^ -> ZN ^ | OR2_X1   | 0.028 |   0.306 |    0.423 | 
     | g225994            | A ^ -> ZN v  | OAI21_X1 | 0.016 |   0.322 |    0.439 | 
     | cpuregs_reg[14][0] | D v          | DFF_X1   | 0.000 |   0.322 |    0.439 | 
     +---------------------------------------------------------------------------+ 
Path 1301: MET Setup Check with Pin cpuregs_reg[22][10]/CK 
Endpoint:   cpuregs_reg[22][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.471
- Arrival Time                  0.354
= Slack Time                    0.117
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.082 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.215 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.239 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.160 |    0.277 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1 | 0.032 |   0.193 |    0.309 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.234 |    0.351 | 
     | g207398             | A v -> ZN ^  | INV_X1   | 0.017 |   0.250 |    0.367 | 
     | FE_RC_663_0         | A1 ^ -> ZN v | OAI22_X2 | 0.019 |   0.269 |    0.386 | 
     | FE_RC_661_0         | A1 v -> ZN ^ | NOR2_X4  | 0.032 |   0.301 |    0.418 | 
     | FE_RC_662_0         | A ^ -> ZN v  | INV_X8   | 0.019 |   0.320 |    0.436 | 
     | g213196             | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.337 |    0.454 | 
     | g218307             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.354 |    0.471 | 
     | cpuregs_reg[22][10] | D v          | DFF_X1   | 0.000 |   0.354 |    0.471 | 
     +----------------------------------------------------------------------------+ 
Path 1302: MET Setup Check with Pin cpuregs_reg[17][4]/CK 
Endpoint:   cpuregs_reg[17][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.468
- Arrival Time                  0.351
= Slack Time                    0.117
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.082 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.190 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.215 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.124 |    0.241 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.159 |    0.276 | 
     | add_1312_30_g7583   | A ^ -> ZN v  | INV_X1   | 0.014 |   0.172 |    0.289 | 
     | add_1312_30_g7561   | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.208 |    0.325 | 
     | FE_RC_2290_0        | A1 v -> ZN ^ | AOI22_X1 | 0.053 |   0.262 |    0.379 | 
     | g227600             | A1 ^ -> ZN v | NAND2_X4 | 0.049 |   0.311 |    0.428 | 
     | g228068             | A1 v -> ZN ^ | NAND2_X1 | 0.023 |   0.333 |    0.450 | 
     | g228067             | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.351 |    0.468 | 
     | cpuregs_reg[17][4]  | D v          | DFF_X1   | 0.000 |   0.351 |    0.468 | 
     +----------------------------------------------------------------------------+ 
Path 1303: MET Setup Check with Pin cpuregs_reg[9][10]/CK 
Endpoint:   cpuregs_reg[9][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.471
- Arrival Time                  0.354
= Slack Time                    0.117
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.082 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.215 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.239 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.160 |    0.277 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1 | 0.032 |   0.193 |    0.309 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.234 |    0.351 | 
     | g207398             | A v -> ZN ^  | INV_X1   | 0.017 |   0.250 |    0.367 | 
     | FE_RC_663_0         | A1 ^ -> ZN v | OAI22_X2 | 0.019 |   0.269 |    0.386 | 
     | FE_RC_661_0         | A1 v -> ZN ^ | NOR2_X4  | 0.032 |   0.301 |    0.418 | 
     | FE_RC_662_0         | A ^ -> ZN v  | INV_X8   | 0.019 |   0.320 |    0.436 | 
     | g198649             | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.337 |    0.454 | 
     | g197466             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.354 |    0.471 | 
     | cpuregs_reg[9][10]  | D v          | DFF_X1   | 0.000 |   0.354 |    0.471 | 
     +----------------------------------------------------------------------------+ 
Path 1304: MET Setup Check with Pin cpuregs_reg[7][10]/CK 
Endpoint:   cpuregs_reg[7][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.471
- Arrival Time                  0.354
= Slack Time                    0.117
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.082 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.215 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.239 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.160 |    0.277 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1 | 0.032 |   0.193 |    0.309 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.234 |    0.351 | 
     | g207398             | A v -> ZN ^  | INV_X1   | 0.017 |   0.250 |    0.367 | 
     | FE_RC_663_0         | A1 ^ -> ZN v | OAI22_X2 | 0.019 |   0.269 |    0.386 | 
     | FE_RC_661_0         | A1 v -> ZN ^ | NOR2_X4  | 0.032 |   0.301 |    0.418 | 
     | FE_RC_662_0         | A ^ -> ZN v  | INV_X8   | 0.019 |   0.320 |    0.436 | 
     | g223942             | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.337 |    0.454 | 
     | g197303             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.354 |    0.471 | 
     | cpuregs_reg[7][10]  | D v          | DFF_X1   | 0.000 |   0.354 |    0.471 | 
     +----------------------------------------------------------------------------+ 
Path 1305: MET Setup Check with Pin cpuregs_reg[6][10]/CK 
Endpoint:   cpuregs_reg[6][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.471
- Arrival Time                  0.354
= Slack Time                    0.117
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.082 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.215 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.239 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.160 |    0.277 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1 | 0.032 |   0.193 |    0.309 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.234 |    0.351 | 
     | g207398             | A v -> ZN ^  | INV_X1   | 0.017 |   0.250 |    0.367 | 
     | FE_RC_663_0         | A1 ^ -> ZN v | OAI22_X2 | 0.019 |   0.269 |    0.386 | 
     | FE_RC_661_0         | A1 v -> ZN ^ | NOR2_X4  | 0.032 |   0.301 |    0.418 | 
     | FE_RC_662_0         | A ^ -> ZN v  | INV_X8   | 0.019 |   0.320 |    0.436 | 
     | g207535             | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.337 |    0.454 | 
     | g197231             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.354 |    0.471 | 
     | cpuregs_reg[6][10]  | D v          | DFF_X1   | 0.000 |   0.354 |    0.471 | 
     +----------------------------------------------------------------------------+ 
Path 1306: MET Setup Check with Pin cpuregs_reg[4][10]/CK 
Endpoint:   cpuregs_reg[4][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.471
- Arrival Time                  0.354
= Slack Time                    0.117
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.082 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.215 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.239 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.160 |    0.277 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1 | 0.032 |   0.193 |    0.309 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.234 |    0.351 | 
     | g207398             | A v -> ZN ^  | INV_X1   | 0.017 |   0.250 |    0.367 | 
     | FE_RC_663_0         | A1 ^ -> ZN v | OAI22_X2 | 0.019 |   0.269 |    0.386 | 
     | FE_RC_661_0         | A1 v -> ZN ^ | NOR2_X4  | 0.032 |   0.301 |    0.418 | 
     | FE_RC_662_0         | A ^ -> ZN v  | INV_X8   | 0.019 |   0.320 |    0.436 | 
     | g210553             | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.337 |    0.454 | 
     | g210552             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.354 |    0.471 | 
     | cpuregs_reg[4][10]  | D v          | DFF_X1   | 0.000 |   0.354 |    0.471 | 
     +----------------------------------------------------------------------------+ 
Path 1307: MET Setup Check with Pin reg_next_pc_reg[1]/CK 
Endpoint:   reg_next_pc_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.321
= Slack Time                    0.117
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_store_reg  | CK ^         |          |       |  -0.036 |    0.081 | 
     | latched_store_reg  | CK ^ -> Q ^  | DFF_X1   | 0.112 |   0.076 |    0.193 | 
     | g208377            | A1 ^ -> ZN v | NAND2_X2 | 0.029 |   0.105 |    0.222 | 
     | g201178            | A1 v -> ZN ^ | NOR2_X1  | 0.047 |   0.152 |    0.270 | 
     | g200757            | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.192 |    0.309 | 
     | g200497_0          | A1 ^ -> ZN ^ | AND2_X1  | 0.089 |   0.281 |    0.398 | 
     | g218651            | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.302 |    0.419 | 
     | g199185            | A1 v -> ZN ^ | NAND3_X1 | 0.020 |   0.321 |    0.439 | 
     | reg_next_pc_reg[1] | D ^          | DFF_X1   | 0.000 |   0.321 |    0.439 | 
     +---------------------------------------------------------------------------+ 
Path 1308: MET Setup Check with Pin cpuregs_reg[31][10]/CK 
Endpoint:   cpuregs_reg[31][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.469
- Arrival Time                  0.352
= Slack Time                    0.117
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.083 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.216 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.239 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.160 |    0.278 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1 | 0.032 |   0.193 |    0.310 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.234 |    0.351 | 
     | g207398             | A v -> ZN ^  | INV_X1   | 0.017 |   0.250 |    0.368 | 
     | FE_RC_663_0         | A1 ^ -> ZN v | OAI22_X2 | 0.019 |   0.269 |    0.387 | 
     | FE_RC_661_0         | A1 v -> ZN ^ | NOR2_X4  | 0.032 |   0.301 |    0.418 | 
     | FE_RC_662_0         | A ^ -> ZN v  | INV_X8   | 0.019 |   0.320 |    0.437 | 
     | g213231             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.335 |    0.452 | 
     | g215710             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.352 |    0.469 | 
     | cpuregs_reg[31][10] | D v          | DFF_X1   | 0.000 |   0.352 |    0.469 | 
     +----------------------------------------------------------------------------+ 
Path 1309: MET Setup Check with Pin cpuregs_reg[22][23]/CK 
Endpoint:   cpuregs_reg[22][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.519
- Arrival Time                  0.401
= Slack Time                    0.118
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.086 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.188 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.224 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.245 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.302 | 
     | g219696             | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.355 | 
     | FE_OCPC179_n_25565  | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.270 |    0.388 | 
     | g213173             | A1 ^ -> ZN ^ | AND2_X2  | 0.036 |   0.305 |    0.423 | 
     | FE_OCPC413_n_18910  | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.336 |    0.454 | 
     | FE_OCPC414_n_18910  | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.372 |    0.490 | 
     | g221902             | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.387 |    0.505 | 
     | FE_RC_684_0         | A2 v -> ZN ^ | NAND2_X1 | 0.014 |   0.401 |    0.519 | 
     | cpuregs_reg[22][23] | D ^          | DFF_X1   | 0.000 |   0.401 |    0.519 | 
     +----------------------------------------------------------------------------+ 
Path 1310: MET Setup Check with Pin cpuregs_reg[15][4]/CK 
Endpoint:   cpuregs_reg[15][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.469
- Arrival Time                  0.351
= Slack Time                    0.118
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.084 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.191 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.217 | 
     | FE_OCPC498_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.124 |    0.242 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.159 |    0.277 | 
     | add_1312_30_g7583   | A ^ -> ZN v  | INV_X1   | 0.014 |   0.172 |    0.290 | 
     | add_1312_30_g7561   | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.208 |    0.326 | 
     | FE_RC_2290_0        | A1 v -> ZN ^ | AOI22_X1 | 0.053 |   0.262 |    0.380 | 
     | g227600             | A1 ^ -> ZN v | NAND2_X4 | 0.049 |   0.311 |    0.429 | 
     | g215883             | A1 v -> ZN ^ | NAND2_X1 | 0.023 |   0.333 |    0.451 | 
     | g218184             | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.351 |    0.469 | 
     | cpuregs_reg[15][4]  | D v          | DFF_X1   | 0.000 |   0.351 |    0.469 | 
     +----------------------------------------------------------------------------+ 
Path 1311: MET Setup Check with Pin cpuregs_reg[20][27]/CK 
Endpoint:   cpuregs_reg[20][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.522
- Arrival Time                  0.404
= Slack Time                    0.118
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |           |       |  -0.013 |    0.105 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1    | 0.119 |   0.106 |    0.224 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2   | 0.058 |   0.164 |    0.282 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.202 |    0.320 | 
     | FE_RC_2196_0        | A1 ^ -> ZN v | NAND3_X2  | 0.017 |   0.219 |    0.337 | 
     | FE_RC_2197_0        | A v -> ZN ^  | INV_X1    | 0.013 |   0.232 |    0.350 | 
     | g210322             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.251 |    0.369 | 
     | g221916             | A v -> ZN ^  | INV_X1    | 0.018 |   0.269 |    0.387 | 
     | FE_RC_2141_0        | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.284 |    0.402 | 
     | FE_RC_2249_0        | C1 v -> ZN ^ | AOI211_X2 | 0.049 |   0.333 |    0.451 | 
     | FE_RC_587_0         | A ^ -> ZN v  | INV_X4    | 0.019 |   0.352 |    0.470 | 
     | FE_OCPC346_n_23759  | A v -> Z v   | BUF_X4    | 0.028 |   0.380 |    0.499 | 
     | g222750             | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.393 |    0.511 | 
     | FE_RC_672_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.404 |    0.522 | 
     | cpuregs_reg[20][27] | D v          | DFF_X1    | 0.000 |   0.404 |    0.522 | 
     +-----------------------------------------------------------------------------+ 
Path 1312: MET Setup Check with Pin cpuregs_reg[14][3]/CK 
Endpoint:   cpuregs_reg[14][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.322
= Slack Time                    0.118
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.086 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.188 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.224 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.245 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.302 | 
     | g227442            | A1 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.228 |    0.346 | 
     | g227665            | A1 ^ -> ZN ^ | AND2_X4  | 0.051 |   0.278 |    0.397 | 
     | g197682            | A1 ^ -> ZN ^ | OR2_X1   | 0.028 |   0.306 |    0.425 | 
     | g214887            | A ^ -> ZN v  | OAI21_X1 | 0.016 |   0.322 |    0.441 | 
     | cpuregs_reg[14][3] | D v          | DFF_X1   | 0.000 |   0.322 |    0.441 | 
     +---------------------------------------------------------------------------+ 
Path 1313: MET Setup Check with Pin cpuregs_reg[31][1]/CK 
Endpoint:   cpuregs_reg[31][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.347
= Slack Time                    0.119
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.087 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.189 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.224 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.245 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.303 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.356 | 
     | FE_OCPC179_n_25565 | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.270 |    0.388 | 
     | g198867_dup        | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.313 |    0.432 | 
     | g213238            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.328 |    0.447 | 
     | g215737            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.347 |    0.465 | 
     | cpuregs_reg[31][1] | D ^          | DFF_X1   | 0.000 |   0.347 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1314: MET Setup Check with Pin cpuregs_reg[26][10]/CK 
Endpoint:   cpuregs_reg[26][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.471
- Arrival Time                  0.352
= Slack Time                    0.119
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.034 |    0.084 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.098 |    0.217 | 
     | FE_OCPC199_reg_pc_7 | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.122 |    0.241 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.160 |    0.279 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1 | 0.032 |   0.193 |    0.311 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.234 |    0.353 | 
     | g207398             | A v -> ZN ^  | INV_X1   | 0.017 |   0.250 |    0.369 | 
     | FE_RC_663_0         | A1 ^ -> ZN v | OAI22_X2 | 0.019 |   0.269 |    0.388 | 
     | FE_RC_661_0         | A1 v -> ZN ^ | NOR2_X4  | 0.032 |   0.301 |    0.420 | 
     | FE_RC_662_0         | A ^ -> ZN v  | INV_X8   | 0.019 |   0.320 |    0.438 | 
     | g197811             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.335 |    0.454 | 
     | g197273             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.352 |    0.471 | 
     | cpuregs_reg[26][10] | D v          | DFF_X1   | 0.000 |   0.352 |    0.471 | 
     +----------------------------------------------------------------------------+ 
Path 1315: MET Setup Check with Pin cpuregs_reg[31][0]/CK 
Endpoint:   cpuregs_reg[31][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.346
= Slack Time                    0.119
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.087 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.189 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.225 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.246 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.303 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.356 | 
     | FE_OCPC179_n_25565 | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.270 |    0.389 | 
     | g198867_dup        | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.313 |    0.432 | 
     | g213235            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.328 |    0.447 | 
     | g215734            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.346 |    0.465 | 
     | cpuregs_reg[31][0] | D ^          | DFF_X1   | 0.000 |   0.346 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1316: MET Setup Check with Pin cpuregs_reg[22][21]/CK 
Endpoint:   cpuregs_reg[22][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.519
- Arrival Time                  0.399
= Slack Time                    0.120
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.088 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.190 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.226 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.247 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.304 | 
     | g219696             | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.357 | 
     | FE_OCPC179_n_25565  | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.270 |    0.390 | 
     | g213173             | A1 ^ -> ZN ^ | AND2_X2  | 0.036 |   0.305 |    0.425 | 
     | FE_OCPC413_n_18910  | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.336 |    0.456 | 
     | FE_OCPC414_n_18910  | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.372 |    0.492 | 
     | g221860             | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.387 |    0.507 | 
     | FE_RC_534_0         | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.399 |    0.519 | 
     | cpuregs_reg[22][21] | D ^          | DFF_X1   | 0.000 |   0.399 |    0.519 | 
     +----------------------------------------------------------------------------+ 
Path 1317: MET Setup Check with Pin count_cycle_reg[15]/CK 
Endpoint:   count_cycle_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.322
= Slack Time                    0.120
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[0]      | CK ^         |          |       |  -0.036 |    0.084 | 
     | count_cycle_reg[0]      | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.074 |    0.194 | 
     | inc_add_1428_40_g209264 | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.117 |    0.237 | 
     | inc_add_1428_40_g1221   | A1 ^ -> ZN ^ | AND3_X1  | 0.050 |   0.167 |    0.287 | 
     | inc_add_1428_40_g1207   | A1 ^ -> ZN ^ | AND2_X1  | 0.056 |   0.223 |    0.343 | 
     | inc_add_1428_40_g1199   | A1 ^ -> ZN v | NAND4_X1 | 0.031 |   0.254 |    0.374 | 
     | inc_add_1428_40_g1159   | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.294 |    0.415 | 
     | g201169                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.322 |    0.442 | 
     | count_cycle_reg[15]     | D v          | DFF_X1   | 0.000 |   0.322 |    0.442 | 
     +--------------------------------------------------------------------------------+ 
Path 1318: MET Setup Check with Pin cpuregs_reg[22][16]/CK 
Endpoint:   cpuregs_reg[22][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.490
- Arrival Time                  0.368
= Slack Time                    0.121
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.089 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.191 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.227 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.248 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.305 | 
     | g219696             | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.358 | 
     | FE_OCPC179_n_25565  | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.270 |    0.391 | 
     | g213173             | A1 ^ -> ZN ^ | AND2_X2  | 0.036 |   0.305 |    0.427 | 
     | FE_OCPC413_n_18910  | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.336 |    0.457 | 
     | g223317             | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.350 |    0.471 | 
     | g218302             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.368 |    0.490 | 
     | cpuregs_reg[22][16] | D ^          | DFF_X1   | 0.000 |   0.368 |    0.490 | 
     +----------------------------------------------------------------------------+ 
Path 1319: MET Setup Check with Pin cpuregs_reg[2][13]/CK 
Endpoint:   cpuregs_reg[2][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[9]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.371
= Slack Time                    0.122
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[9]       | CK ^         |           |       |  -0.039 |    0.083 | 
     | reg_pc_reg[9]       | CK ^ -> Q ^  | DFF_X2    | 0.132 |   0.093 |    0.215 | 
     | add_1312_30_g219783 | A1 ^ -> ZN ^ | AND2_X1   | 0.037 |   0.130 |    0.252 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X1   | 0.060 |   0.190 |    0.312 | 
     | add_1312_30_g219390 | A2 ^ -> ZN v | NAND3_X2  | 0.025 |   0.215 |    0.337 | 
     | FE_RC_2404_0        | A v -> ZN v  | XNOR2_X2  | 0.035 |   0.251 |    0.373 | 
     | FE_RC_2405_0        | A v -> ZN ^  | INV_X1    | 0.016 |   0.267 |    0.389 | 
     | g226464             | A1 ^ -> ZN v | OAI222_X4 | 0.071 |   0.337 |    0.459 | 
     | g223539             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.354 |    0.476 | 
     | g196835             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.371 |    0.493 | 
     | cpuregs_reg[2][13]  | D v          | DFF_X1    | 0.000 |   0.371 |    0.493 | 
     +-----------------------------------------------------------------------------+ 
Path 1320: MET Setup Check with Pin cpuregs_reg[10][26]/CK 
Endpoint:   cpuregs_reg[10][26]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.521
- Arrival Time                  0.399
= Slack Time                    0.122
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.109 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.228 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.286 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.324 | 
     | add_1312_30_g214151 | A1 ^ -> ZN ^ | AND2_X1  | 0.033 |   0.235 |    0.357 | 
     | add_1312_30_g7565   | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.257 |    0.379 | 
     | g109                | A v -> ZN ^  | INV_X1   | 0.015 |   0.273 |    0.395 | 
     | FE_RC_2175_0        | A ^ -> ZN v  | INV_X1   | 0.009 |   0.282 |    0.404 | 
     | FE_RC_2174_0        | A1 v -> ZN ^ | NAND2_X2 | 0.016 |   0.298 |    0.420 | 
     | FE_RC_2173_0        | A1 ^ -> ZN v | NAND3_X4 | 0.028 |   0.326 |    0.448 | 
     | FE_OCPC416_n_27940  | A v -> Z v   | BUF_X1   | 0.039 |   0.365 |    0.487 | 
     | g213289             | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.383 |    0.505 | 
     | g197549             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.399 |    0.521 | 
     | cpuregs_reg[10][26] | D v          | DFF_X1   | 0.000 |   0.399 |    0.521 | 
     +----------------------------------------------------------------------------+ 
Path 1321: MET Setup Check with Pin reg_pc_reg[19]/CK 
Endpoint:   reg_pc_reg[19]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.429
- Arrival Time                  0.307
= Slack Time                    0.122
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.036 |    0.086 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.112 |   0.076 |    0.198 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.029 |   0.105 |    0.227 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X1   | 0.047 |   0.152 |    0.275 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.096 |   0.248 |    0.371 | 
     | g200592           | A ^ -> ZN v  | INV_X1    | 0.014 |   0.262 |    0.385 | 
     | g199545           | B1 v -> ZN ^ | OAI221_X1 | 0.045 |   0.307 |    0.429 | 
     | reg_pc_reg[19]    | D ^          | DFF_X1    | 0.000 |   0.307 |    0.429 | 
     +---------------------------------------------------------------------------+ 
Path 1322: MET Setup Check with Pin mem_addr_reg[19]/CK 
Endpoint:   mem_addr_reg[19]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.375
- Arrival Time                  0.253
= Slack Time                    0.122
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.088 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1  | 0.114 |   0.080 |    0.202 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4  | 0.028 |   0.108 |    0.230 | 
     | FE_RC_2132_0     | A1 ^ -> ZN v | NOR2_X1 | 0.008 |   0.116 |    0.238 | 
     | FE_RC_2130_0     | A1 v -> ZN v | AND2_X2 | 0.033 |   0.149 |    0.271 | 
     | FE_RC_2131_0     | A v -> ZN ^  | INV_X8  | 0.030 |   0.178 |    0.301 | 
     | g200499_0        | A1 ^ -> ZN ^ | AND2_X2 | 0.074 |   0.253 |    0.375 | 
     | mem_addr_reg[19] | SE ^         | SDFF_X1 | 0.000 |   0.253 |    0.375 | 
     +------------------------------------------------------------------------+ 
Path 1323: MET Setup Check with Pin mem_addr_reg[18]/CK 
Endpoint:   mem_addr_reg[18]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.375
- Arrival Time                  0.253
= Slack Time                    0.122
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.088 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1  | 0.114 |   0.080 |    0.202 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4  | 0.028 |   0.108 |    0.230 | 
     | FE_RC_2132_0     | A1 ^ -> ZN v | NOR2_X1 | 0.008 |   0.116 |    0.238 | 
     | FE_RC_2130_0     | A1 v -> ZN v | AND2_X2 | 0.033 |   0.149 |    0.271 | 
     | FE_RC_2131_0     | A v -> ZN ^  | INV_X8  | 0.030 |   0.178 |    0.301 | 
     | g200499_0        | A1 ^ -> ZN ^ | AND2_X2 | 0.074 |   0.253 |    0.375 | 
     | mem_addr_reg[18] | SE ^         | SDFF_X1 | 0.000 |   0.253 |    0.375 | 
     +------------------------------------------------------------------------+ 
Path 1324: MET Setup Check with Pin mem_addr_reg[17]/CK 
Endpoint:   mem_addr_reg[17]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.375
- Arrival Time                  0.253
= Slack Time                    0.122
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.088 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1  | 0.114 |   0.080 |    0.202 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4  | 0.028 |   0.108 |    0.230 | 
     | FE_RC_2132_0     | A1 ^ -> ZN v | NOR2_X1 | 0.008 |   0.116 |    0.238 | 
     | FE_RC_2130_0     | A1 v -> ZN v | AND2_X2 | 0.033 |   0.149 |    0.271 | 
     | FE_RC_2131_0     | A v -> ZN ^  | INV_X8  | 0.030 |   0.178 |    0.301 | 
     | g200499_0        | A1 ^ -> ZN ^ | AND2_X2 | 0.074 |   0.253 |    0.375 | 
     | mem_addr_reg[17] | SE ^         | SDFF_X1 | 0.000 |   0.253 |    0.375 | 
     +------------------------------------------------------------------------+ 
Path 1325: MET Setup Check with Pin mem_addr_reg[16]/CK 
Endpoint:   mem_addr_reg[16]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.375
- Arrival Time                  0.253
= Slack Time                    0.122
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.088 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1  | 0.114 |   0.080 |    0.202 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4  | 0.028 |   0.108 |    0.230 | 
     | FE_RC_2132_0     | A1 ^ -> ZN v | NOR2_X1 | 0.008 |   0.116 |    0.238 | 
     | FE_RC_2130_0     | A1 v -> ZN v | AND2_X2 | 0.033 |   0.149 |    0.271 | 
     | FE_RC_2131_0     | A v -> ZN ^  | INV_X8  | 0.030 |   0.178 |    0.301 | 
     | g200499_0        | A1 ^ -> ZN ^ | AND2_X2 | 0.074 |   0.253 |    0.375 | 
     | mem_addr_reg[16] | SE ^         | SDFF_X1 | 0.000 |   0.253 |    0.375 | 
     +------------------------------------------------------------------------+ 
Path 1326: MET Setup Check with Pin cpuregs_reg[6][26]/CK 
Endpoint:   cpuregs_reg[6][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[22]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.518
- Arrival Time                  0.395
= Slack Time                    0.123
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[22]      | CK ^         |          |       |  -0.013 |    0.109 | 
     | reg_pc_reg[22]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.106 |    0.228 | 
     | add_1312_30_g214149 | A3 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.164 |    0.286 | 
     | add_1312_30_g214148 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.202 |    0.325 | 
     | add_1312_30_g214151 | A1 ^ -> ZN ^ | AND2_X1  | 0.033 |   0.235 |    0.357 | 
     | add_1312_30_g7565   | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.257 |    0.380 | 
     | FE_RC_2178_0        | A v -> ZN ^  | INV_X1   | 0.015 |   0.272 |    0.395 | 
     | FE_RC_2177_0        | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.295 |    0.417 | 
     | FE_RC_2173_0        | A2 v -> ZN ^ | NAND3_X4 | 0.030 |   0.324 |    0.447 | 
     | FE_OCPC416_n_27940  | A ^ -> Z ^   | BUF_X1   | 0.038 |   0.362 |    0.485 | 
     | g213295             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.377 |    0.499 | 
     | g197268             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.395 |    0.518 | 
     | cpuregs_reg[6][26]  | D ^          | DFF_X1   | 0.000 |   0.395 |    0.518 | 
     +----------------------------------------------------------------------------+ 
Path 1327: MET Setup Check with Pin cpuregs_reg[17][2]/CK 
Endpoint:   cpuregs_reg[17][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.343
= Slack Time                    0.123
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.091 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.193 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.228 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.249 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.307 | 
     | g226169            | A1 ^ -> ZN ^ | AND3_X2  | 0.052 |   0.236 |    0.359 | 
     | FE_OCPC205_n_32510 | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.264 |    0.387 | 
     | g198840_dup228065  | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.307 |    0.430 | 
     | g213050            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.322 |    0.445 | 
     | g196816            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.343 |    0.465 | 
     | cpuregs_reg[17][2] | D ^          | DFF_X1   | 0.000 |   0.343 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1328: MET Setup Check with Pin cpuregs_reg[3][22]/CK 
Endpoint:   cpuregs_reg[3][22]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.522
- Arrival Time                  0.399
= Slack Time                    0.123
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.091 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.193 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.229 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.250 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.307 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.342 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.385 | 
     | g226081            | A1 ^ -> ZN ^ | AND2_X4  | 0.040 |   0.302 |    0.425 | 
     | FE_OCPC459_n_32423 | A ^ -> Z ^   | BUF_X16  | 0.025 |   0.327 |    0.450 | 
     | FE_OCPC460_n_32423 | A ^ -> Z ^   | BUF_X1   | 0.035 |   0.361 |    0.484 | 
     | FE_RC_843_0        | A1 ^ -> ZN ^ | OR2_X1   | 0.026 |   0.387 |    0.510 | 
     | FE_RC_842_0        | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.399 |    0.522 | 
     | cpuregs_reg[3][22] | D v          | DFF_X1   | 0.000 |   0.399 |    0.522 | 
     +---------------------------------------------------------------------------+ 
Path 1329: MET Setup Check with Pin cpuregs_reg[14][2]/CK 
Endpoint:   cpuregs_reg[14][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.318
= Slack Time                    0.124
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.092 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.194 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.230 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.251 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.308 | 
     | g227442            | A1 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.228 |    0.352 | 
     | g227665            | A1 ^ -> ZN ^ | AND2_X4  | 0.051 |   0.278 |    0.403 | 
     | g210663            | A1 ^ -> ZN ^ | OR2_X1   | 0.028 |   0.306 |    0.430 | 
     | g210661            | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.318 |    0.442 | 
     | cpuregs_reg[14][2] | D v          | DFF_X1   | 0.000 |   0.318 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 1330: MET Setup Check with Pin cpuregs_reg[14][1]/CK 
Endpoint:   cpuregs_reg[14][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.437
- Arrival Time                  0.313
= Slack Time                    0.124
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.092 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.194 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.230 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.251 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.308 | 
     | g227442            | A1 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.228 |    0.352 | 
     | g227665            | A1 ^ -> ZN ^ | AND2_X4  | 0.051 |   0.278 |    0.403 | 
     | g227677            | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.294 |    0.419 | 
     | g210657            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.313 |    0.437 | 
     | cpuregs_reg[14][1] | D ^          | DFF_X1   | 0.000 |   0.313 |    0.437 | 
     +---------------------------------------------------------------------------+ 
Path 1331: MET Setup Check with Pin cpuregs_reg[30][16]/CK 
Endpoint:   cpuregs_reg[30][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.490
- Arrival Time                  0.365
= Slack Time                    0.124
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.092 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.194 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.230 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.251 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.308 | 
     | g219696             | A1 ^ -> ZN ^ | AND2_X1  | 0.053 |   0.237 |    0.361 | 
     | g227806             | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.276 |    0.401 | 
     | FE_OCPC400_n_34134  | A ^ -> Z ^   | BUF_X8   | 0.021 |   0.297 |    0.422 | 
     | FE_OCPC488_n_34134  | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.330 |    0.454 | 
     | g226205             | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.345 |    0.470 | 
     | g197431             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.365 |    0.490 | 
     | cpuregs_reg[30][16] | D ^          | DFF_X1   | 0.000 |   0.365 |    0.490 | 
     +----------------------------------------------------------------------------+ 
Path 1332: MET Setup Check with Pin count_instr_reg[15]/CK 
Endpoint:   count_instr_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.317
= Slack Time                    0.124
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[1]    | CK ^         |          |       |  -0.036 |    0.089 | 
     | count_instr_reg[1]    | CK ^ -> Q ^  | DFF_X1   | 0.115 |   0.079 |    0.204 | 
     | g209722               | A3 ^ -> ZN ^ | AND4_X1  | 0.069 |   0.148 |    0.272 | 
     | g209766               | A2 ^ -> ZN ^ | AND2_X1  | 0.057 |   0.205 |    0.329 | 
     | inc_add_1559_34_g1199 | A1 ^ -> ZN v | NAND4_X1 | 0.031 |   0.236 |    0.360 | 
     | inc_add_1559_34_g1159 | A v -> ZN v  | XNOR2_X1 | 0.042 |   0.278 |    0.402 | 
     | g200249               | A1 v -> ZN ^ | AOI22_X1 | 0.031 |   0.309 |    0.433 | 
     | g200128               | A ^ -> ZN v  | INV_X1   | 0.008 |   0.317 |    0.441 | 
     | count_instr_reg[15]   | D v          | DFF_X1   | 0.000 |   0.317 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 1333: MET Setup Check with Pin cpuregs_reg[17][3]/CK 
Endpoint:   cpuregs_reg[17][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.341
= Slack Time                    0.125
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.093 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.195 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.230 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.251 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.309 | 
     | g226169            | A1 ^ -> ZN ^ | AND3_X2  | 0.052 |   0.236 |    0.361 | 
     | FE_OCPC205_n_32510 | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.264 |    0.389 | 
     | g198840_dup228065  | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.307 |    0.432 | 
     | g213053            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.322 |    0.447 | 
     | g196817            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.341 |    0.465 | 
     | cpuregs_reg[17][3] | D ^          | DFF_X1   | 0.000 |   0.341 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1334: MET Setup Check with Pin cpuregs_reg[17][1]/CK 
Endpoint:   cpuregs_reg[17][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.341
= Slack Time                    0.125
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.093 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.195 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.230 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.251 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.309 | 
     | g226169            | A1 ^ -> ZN ^ | AND3_X2  | 0.052 |   0.236 |    0.361 | 
     | FE_OCPC205_n_32510 | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.264 |    0.389 | 
     | g198840_dup228065  | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.307 |    0.432 | 
     | g213052            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.322 |    0.447 | 
     | g196815            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.341 |    0.465 | 
     | cpuregs_reg[17][1] | D ^          | DFF_X1   | 0.000 |   0.341 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1335: MET Setup Check with Pin cpuregs_reg[17][0]/CK 
Endpoint:   cpuregs_reg[17][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.340
= Slack Time                    0.125
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.093 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.195 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.231 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.252 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.309 | 
     | g226169            | A1 ^ -> ZN ^ | AND3_X2  | 0.052 |   0.236 |    0.361 | 
     | FE_OCPC205_n_32510 | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.264 |    0.390 | 
     | g198840_dup228065  | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.307 |    0.432 | 
     | g213049            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.322 |    0.447 | 
     | g196813            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.340 |    0.465 | 
     | cpuregs_reg[17][0] | D ^          | DFF_X1   | 0.000 |   0.340 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1336: MET Setup Check with Pin cpuregs_reg[18][16]/CK 
Endpoint:   cpuregs_reg[18][16]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.492
- Arrival Time                  0.366
= Slack Time                    0.125
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.091 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.198 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.224 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.258 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.295 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.333 | 
     | FE_OCPC345_n_14702  | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.234 |    0.359 | 
     | FE_RC_2354_0        | A2 ^ -> ZN v | NAND2_X2  | 0.014 |   0.248 |    0.373 | 
     | FE_RC_2353_0        | A v -> ZN ^  | OAI211_X2 | 0.024 |   0.272 |    0.397 | 
     | FE_RC_2282_0        | A ^ -> ZN v  | INV_X2    | 0.009 |   0.281 |    0.406 | 
     | FE_RC_2281_0        | A1 v -> ZN v | OR2_X4    | 0.050 |   0.331 |    0.456 | 
     | g223315             | A2 v -> ZN ^ | NAND2_X1  | 0.019 |   0.350 |    0.475 | 
     | g196895             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.366 |    0.492 | 
     | cpuregs_reg[18][16] | D v          | DFF_X1    | 0.000 |   0.366 |    0.492 | 
     +-----------------------------------------------------------------------------+ 
Path 1337: MET Setup Check with Pin count_instr_reg[11]/CK 
Endpoint:   count_instr_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.314
= Slack Time                    0.126
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[1]    | CK ^         |          |       |  -0.036 |    0.090 | 
     | count_instr_reg[1]    | CK ^ -> Q ^  | DFF_X1   | 0.115 |   0.079 |    0.205 | 
     | g209722               | A3 ^ -> ZN ^ | AND4_X1  | 0.069 |   0.148 |    0.274 | 
     | g209766               | A2 ^ -> ZN ^ | AND2_X1  | 0.057 |   0.205 |    0.331 | 
     | inc_add_1559_34_g1201 | A3 ^ -> ZN v | NAND3_X1 | 0.026 |   0.231 |    0.357 | 
     | inc_add_1559_34_g1158 | B v -> ZN v  | XNOR2_X1 | 0.039 |   0.270 |    0.396 | 
     | g200221               | A2 v -> ZN ^ | AOI22_X1 | 0.036 |   0.306 |    0.432 | 
     | g200116               | A ^ -> ZN v  | INV_X1   | 0.008 |   0.314 |    0.440 | 
     | count_instr_reg[11]   | D v          | DFF_X1   | 0.000 |   0.314 |    0.440 | 
     +------------------------------------------------------------------------------+ 
Path 1338: MET Setup Check with Pin cpuregs_reg[4][22]/CK 
Endpoint:   cpuregs_reg[4][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.518
- Arrival Time                  0.391
= Slack Time                    0.126
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.094 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.196 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.232 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.253 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.310 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.344 | 
     | g226184            | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.257 |    0.384 | 
     | g217394            | A1 ^ -> ZN ^ | AND2_X4  | 0.056 |   0.313 |    0.439 | 
     | FE_OCPC489_n_23215 | A ^ -> Z ^   | BUF_X1   | 0.044 |   0.357 |    0.483 | 
     | g198596            | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.373 |    0.499 | 
     | g196572            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.391 |    0.518 | 
     | cpuregs_reg[4][22] | D ^          | DFF_X1   | 0.000 |   0.391 |    0.518 | 
     +---------------------------------------------------------------------------+ 
Path 1339: MET Setup Check with Pin instr_rdinstrh_reg/CK 
Endpoint:   instr_rdinstrh_reg/D         (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.307
= Slack Time                    0.126
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.092 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.186 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.082 |    0.208 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.105 |    0.232 | 
     | g201240                    | A1 v -> ZN ^ | NOR2_X1  | 0.049 |   0.154 |    0.280 | 
     | g200743                    | A1 ^ -> ZN v | NAND2_X1 | 0.031 |   0.185 |    0.311 | 
     | g199864                    | A1 v -> ZN ^ | NOR3_X1  | 0.061 |   0.246 |    0.372 | 
     | g199524                    | A1 ^ -> ZN v | NAND3_X1 | 0.032 |   0.278 |    0.404 | 
     | g216392                    | A1 v -> ZN ^ | OAI22_X1 | 0.029 |   0.307 |    0.434 | 
     | instr_rdinstrh_reg         | D ^          | DFF_X1   | 0.000 |   0.307 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1340: MET Setup Check with Pin instr_rdcycleh_reg/CK 
Endpoint:   instr_rdcycleh_reg/D         (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.307
= Slack Time                    0.126
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.092 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.186 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.082 |    0.208 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.105 |    0.232 | 
     | g201240                    | A1 v -> ZN ^ | NOR2_X1  | 0.049 |   0.154 |    0.280 | 
     | g200743                    | A1 ^ -> ZN v | NAND2_X1 | 0.031 |   0.185 |    0.311 | 
     | g199864                    | A1 v -> ZN ^ | NOR3_X1  | 0.061 |   0.246 |    0.372 | 
     | g199524                    | A1 ^ -> ZN v | NAND3_X1 | 0.032 |   0.278 |    0.404 | 
     | g216394                    | A1 v -> ZN ^ | OAI22_X1 | 0.029 |   0.307 |    0.434 | 
     | instr_rdcycleh_reg         | D ^          | DFF_X1   | 0.000 |   0.307 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1341: MET Setup Check with Pin cpuregs_reg[12][16]/CK 
Endpoint:   cpuregs_reg[12][16]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.366
= Slack Time                    0.127
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.092 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.199 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.225 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.260 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.297 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.334 | 
     | FE_OCPC345_n_14702  | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.234 |    0.360 | 
     | FE_RC_2354_0        | A2 ^ -> ZN v | NAND2_X2  | 0.014 |   0.248 |    0.374 | 
     | FE_RC_2353_0        | A v -> ZN ^  | OAI211_X2 | 0.024 |   0.272 |    0.398 | 
     | FE_RC_2282_0        | A ^ -> ZN v  | INV_X2    | 0.009 |   0.281 |    0.408 | 
     | FE_RC_2281_0        | A1 v -> ZN v | OR2_X4    | 0.050 |   0.331 |    0.457 | 
     | g223319             | A2 v -> ZN ^ | NAND2_X1  | 0.019 |   0.350 |    0.476 | 
     | g197611             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.366 |    0.493 | 
     | cpuregs_reg[12][16] | D v          | DFF_X1    | 0.000 |   0.366 |    0.493 | 
     +-----------------------------------------------------------------------------+ 
Path 1342: MET Setup Check with Pin mem_instr_reg/CK 
Endpoint:   mem_instr_reg/SE   (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.379
- Arrival Time                  0.253
= Slack Time                    0.127
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.092 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1  | 0.114 |   0.080 |    0.206 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4  | 0.028 |   0.108 |    0.234 | 
     | FE_RC_2132_0     | A1 ^ -> ZN v | NOR2_X1 | 0.008 |   0.116 |    0.242 | 
     | FE_RC_2130_0     | A1 v -> ZN v | AND2_X2 | 0.033 |   0.149 |    0.275 | 
     | FE_RC_2131_0     | A v -> ZN ^  | INV_X8  | 0.030 |   0.178 |    0.305 | 
     | g200499_0        | A1 ^ -> ZN ^ | AND2_X2 | 0.074 |   0.253 |    0.379 | 
     | mem_instr_reg    | SE ^         | SDFF_X1 | 0.000 |   0.253 |    0.379 | 
     +------------------------------------------------------------------------+ 
Path 1343: MET Setup Check with Pin count_instr_reg[13]/CK 
Endpoint:   count_instr_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.313
= Slack Time                    0.127
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[1]    | CK ^         |          |       |  -0.036 |    0.091 | 
     | count_instr_reg[1]    | CK ^ -> Q ^  | DFF_X1   | 0.115 |   0.079 |    0.206 | 
     | g209722               | A3 ^ -> ZN ^ | AND4_X1  | 0.069 |   0.148 |    0.275 | 
     | g209766               | A2 ^ -> ZN ^ | AND2_X1  | 0.057 |   0.205 |    0.332 | 
     | inc_add_1559_34_g1200 | A1 ^ -> ZN v | NAND3_X1 | 0.025 |   0.229 |    0.356 | 
     | inc_add_1559_34_g1156 | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.269 |    0.396 | 
     | g200275               | A2 v -> ZN ^ | AOI22_X1 | 0.036 |   0.305 |    0.432 | 
     | g200138               | A ^ -> ZN v  | INV_X1   | 0.008 |   0.313 |    0.440 | 
     | count_instr_reg[13]   | D v          | DFF_X1   | 0.000 |   0.313 |    0.440 | 
     +------------------------------------------------------------------------------+ 
Path 1344: MET Setup Check with Pin count_cycle_reg[13]/CK 
Endpoint:   count_cycle_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.315
= Slack Time                    0.127
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[0]      | CK ^         |          |       |  -0.036 |    0.091 | 
     | count_cycle_reg[0]      | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.074 |    0.201 | 
     | inc_add_1428_40_g209264 | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.117 |    0.244 | 
     | inc_add_1428_40_g1221   | A1 ^ -> ZN ^ | AND3_X1  | 0.050 |   0.167 |    0.294 | 
     | inc_add_1428_40_g1207   | A1 ^ -> ZN ^ | AND2_X1  | 0.056 |   0.223 |    0.350 | 
     | inc_add_1428_40_g1200   | A3 ^ -> ZN v | NAND3_X1 | 0.026 |   0.249 |    0.376 | 
     | inc_add_1428_40_g1156   | B v -> ZN v  | XNOR2_X1 | 0.039 |   0.288 |    0.415 | 
     | g201174                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.315 |    0.442 | 
     | count_cycle_reg[13]     | D v          | DFF_X1   | 0.000 |   0.315 |    0.442 | 
     +--------------------------------------------------------------------------------+ 
Path 1345: MET Setup Check with Pin count_cycle_reg[11]/CK 
Endpoint:   count_cycle_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.312
= Slack Time                    0.128
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[0]      | CK ^         |          |       |  -0.036 |    0.092 | 
     | count_cycle_reg[0]      | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.074 |    0.202 | 
     | inc_add_1428_40_g209264 | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.117 |    0.245 | 
     | inc_add_1428_40_g1221   | A1 ^ -> ZN ^ | AND3_X1  | 0.050 |   0.167 |    0.295 | 
     | inc_add_1428_40_g1207   | A1 ^ -> ZN ^ | AND2_X1  | 0.056 |   0.223 |    0.351 | 
     | inc_add_1428_40_g1201   | A1 ^ -> ZN v | NAND3_X1 | 0.025 |   0.247 |    0.375 | 
     | inc_add_1428_40_g1158   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.285 |    0.413 | 
     | g200967                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.312 |    0.440 | 
     | count_cycle_reg[11]     | D v          | DFF_X1   | 0.000 |   0.312 |    0.440 | 
     +--------------------------------------------------------------------------------+ 
Path 1346: MET Setup Check with Pin cpuregs_reg[15][2]/CK 
Endpoint:   cpuregs_reg[15][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.337
= Slack Time                    0.129
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.097 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.199 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.234 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.255 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.312 | 
     | g227442            | A1 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.228 |    0.356 | 
     | FE_OCPC51_n_33777  | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.258 |    0.387 | 
     | g198878_dup227450  | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.301 |    0.430 | 
     | g215882            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.316 |    0.445 | 
     | g218187            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.337 |    0.465 | 
     | cpuregs_reg[15][2] | D ^          | DFF_X1   | 0.000 |   0.337 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1347: MET Setup Check with Pin cpuregs_reg[30][0]/CK 
Endpoint:   cpuregs_reg[30][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.337
= Slack Time                    0.129
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.097 | 
     | latched_rd_reg[3]  | CK ^ -> QN ^ | DFF_X1   | 0.109 |   0.077 |    0.206 | 
     | g201052            | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.117 |    0.245 | 
     | g227638            | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.141 |    0.270 | 
     | g226407            | A3 v -> ZN v | AND4_X4  | 0.040 |   0.181 |    0.310 | 
     | g219696            | A1 v -> ZN v | AND2_X1  | 0.039 |   0.220 |    0.349 | 
     | g227806            | A1 v -> ZN v | AND2_X4  | 0.031 |   0.252 |    0.381 | 
     | FE_OCPC399_n_34134 | A v -> Z v   | BUF_X8   | 0.024 |   0.275 |    0.404 | 
     | g227700            | A1 v -> ZN v | OR2_X1   | 0.042 |   0.318 |    0.447 | 
     | g225998            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.337 |    0.465 | 
     | cpuregs_reg[30][0] | D ^          | DFF_X1   | 0.000 |   0.337 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1348: MET Setup Check with Pin cpuregs_reg[19][16]/CK 
Endpoint:   cpuregs_reg[19][16]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.364
= Slack Time                    0.129
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.095 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.202 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.228 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.262 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.299 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.336 | 
     | FE_OCPC345_n_14702  | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.234 |    0.363 | 
     | FE_RC_2354_0        | A2 ^ -> ZN v | NAND2_X2  | 0.014 |   0.248 |    0.377 | 
     | FE_RC_2353_0        | A v -> ZN ^  | OAI211_X2 | 0.024 |   0.272 |    0.401 | 
     | FE_RC_2282_0        | A ^ -> ZN v  | INV_X2    | 0.009 |   0.281 |    0.410 | 
     | FE_RC_2281_0        | A1 v -> ZN v | OR2_X4    | 0.050 |   0.331 |    0.460 | 
     | g223320             | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.347 |    0.476 | 
     | g218077             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.364 |    0.493 | 
     | cpuregs_reg[19][16] | D v          | DFF_X1    | 0.000 |   0.364 |    0.493 | 
     +-----------------------------------------------------------------------------+ 
Path 1349: MET Setup Check with Pin cpuregs_reg[15][16]/CK 
Endpoint:   cpuregs_reg[15][16]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.364
= Slack Time                    0.129
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.095 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.202 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.228 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.262 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.299 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.336 | 
     | FE_OCPC345_n_14702  | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.234 |    0.363 | 
     | FE_RC_2354_0        | A2 ^ -> ZN v | NAND2_X2  | 0.014 |   0.248 |    0.377 | 
     | FE_RC_2353_0        | A v -> ZN ^  | OAI211_X2 | 0.024 |   0.272 |    0.401 | 
     | FE_RC_2282_0        | A ^ -> ZN v  | INV_X2    | 0.009 |   0.281 |    0.410 | 
     | FE_RC_2281_0        | A1 v -> ZN v | OR2_X4    | 0.050 |   0.331 |    0.460 | 
     | g223308             | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.347 |    0.476 | 
     | g222938             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.364 |    0.493 | 
     | cpuregs_reg[15][16] | D v          | DFF_X1    | 0.000 |   0.364 |    0.493 | 
     +-----------------------------------------------------------------------------+ 
Path 1350: MET Setup Check with Pin cpuregs_reg[16][16]/CK 
Endpoint:   cpuregs_reg[16][16]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.493
- Arrival Time                  0.364
= Slack Time                    0.129
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.095 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.202 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.228 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.262 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.299 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.337 | 
     | FE_OCPC345_n_14702  | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.234 |    0.363 | 
     | FE_RC_2354_0        | A2 ^ -> ZN v | NAND2_X2  | 0.014 |   0.248 |    0.377 | 
     | FE_RC_2353_0        | A v -> ZN ^  | OAI211_X2 | 0.024 |   0.272 |    0.401 | 
     | FE_RC_2282_0        | A ^ -> ZN v  | INV_X2    | 0.009 |   0.281 |    0.410 | 
     | FE_RC_2281_0        | A1 v -> ZN v | OR2_X4    | 0.050 |   0.331 |    0.460 | 
     | g223321             | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.347 |    0.476 | 
     | g196785             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.364 |    0.493 | 
     | cpuregs_reg[16][16] | D v          | DFF_X1    | 0.000 |   0.364 |    0.493 | 
     +-----------------------------------------------------------------------------+ 
Path 1351: MET Setup Check with Pin instr_jal_reg/CK 
Endpoint:   instr_jal_reg/SE   (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.380
- Arrival Time                  0.251
= Slack Time                    0.130
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |          |       |  -0.034 |    0.095 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1   | 0.103 |   0.069 |    0.199 | 
     | g197             | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.245 | 
     | FE_RC_1025_0     | A1 v -> ZN ^ | AOI22_X2 | 0.030 |   0.146 |    0.276 | 
     | g209212          | A1 ^ -> ZN v | NOR2_X2  | 0.020 |   0.166 |    0.295 | 
     | g226230          | A2 v -> ZN v | AND2_X2  | 0.043 |   0.209 |    0.339 | 
     | FE_DBTC1_n_32573 | A v -> ZN ^  | INV_X4   | 0.042 |   0.251 |    0.380 | 
     | instr_jal_reg    | SE ^         | SDFF_X1  | 0.000 |   0.251 |    0.380 | 
     +-------------------------------------------------------------------------+ 
Path 1352: MET Setup Check with Pin decoded_imm_j_reg[14]/CK 
Endpoint:   decoded_imm_j_reg[14]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.380
- Arrival Time                  0.251
= Slack Time                    0.130
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]      | CK ^         |          |       |  -0.034 |    0.095 | 
     | mem_state_reg[0]      | CK ^ -> Q v  | DFF_X1   | 0.103 |   0.069 |    0.199 | 
     | g197                  | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.245 | 
     | FE_RC_1025_0          | A1 v -> ZN ^ | AOI22_X2 | 0.030 |   0.146 |    0.276 | 
     | g209212               | A1 ^ -> ZN v | NOR2_X2  | 0.020 |   0.166 |    0.295 | 
     | g226230               | A2 v -> ZN v | AND2_X2  | 0.043 |   0.209 |    0.339 | 
     | FE_DBTC1_n_32573      | A v -> ZN ^  | INV_X4   | 0.042 |   0.251 |    0.380 | 
     | decoded_imm_j_reg[14] | SE ^         | SDFF_X1  | 0.000 |   0.251 |    0.380 | 
     +------------------------------------------------------------------------------+ 
Path 1353: MET Setup Check with Pin cpuregs_reg[1][28]/CK 
Endpoint:   cpuregs_reg[1][28]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.520
- Arrival Time                  0.390
= Slack Time                    0.130
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                               |              |          |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[25]                | CK ^         |          |       |  -0.013 |    0.117 | 
     | reg_pc_reg[25]                | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.120 |    0.250 | 
     | add_1312_30_g7598             | A1 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.193 |    0.323 | 
     | FE_OCPC343_add_1312_30_n_8747 | A ^ -> Z ^   | BUF_X1   | 0.032 |   0.225 |    0.355 | 
     | add_1312_30_g227775           | A3 ^ -> ZN v | NAND3_X2 | 0.023 |   0.248 |    0.378 | 
     | FE_OCPC222_n_34107            | A v -> Z v   | BUF_X1   | 0.031 |   0.279 |    0.409 | 
     | g227778                       | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.292 |    0.422 | 
     | g227777                       | A2 ^ -> ZN v | NAND3_X1 | 0.051 |   0.343 |    0.473 | 
     | g221885                       | A2 v -> ZN ^ | NAND2_X1 | 0.029 |   0.372 |    0.502 | 
     | g196764                       | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.390 |    0.520 | 
     | cpuregs_reg[1][28]            | D v          | DFF_X1   | 0.000 |   0.390 |    0.520 | 
     +--------------------------------------------------------------------------------------+ 
Path 1354: MET Setup Check with Pin cpuregs_reg[19][3]/CK 
Endpoint:   cpuregs_reg[19][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.469
- Arrival Time                  0.339
= Slack Time                    0.130
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.098 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.200 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.236 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.257 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.314 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.349 | 
     | g226141            | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.249 |    0.379 | 
     | g226142            | A1 ^ -> ZN ^ | AND2_X1  | 0.035 |   0.284 |    0.415 | 
     | FE_OCPC422_n_32484 | A ^ -> ZN v  | INV_X1   | 0.015 |   0.299 |    0.430 | 
     | FE_OCPC424_n_32484 | A v -> ZN ^  | INV_X2   | 0.025 |   0.324 |    0.454 | 
     | g218075            | B1 ^ -> ZN v | OAI21_X1 | 0.015 |   0.339 |    0.469 | 
     | cpuregs_reg[19][3] | D v          | DFF_X1   | 0.000 |   0.339 |    0.469 | 
     +---------------------------------------------------------------------------+ 
Path 1355: MET Setup Check with Pin decoded_imm_j_reg[13]/CK 
Endpoint:   decoded_imm_j_reg[13]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.381
- Arrival Time                  0.251
= Slack Time                    0.130
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]      | CK ^         |          |       |  -0.034 |    0.096 | 
     | mem_state_reg[0]      | CK ^ -> Q v  | DFF_X1   | 0.103 |   0.069 |    0.199 | 
     | g197                  | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.246 | 
     | FE_RC_1025_0          | A1 v -> ZN ^ | AOI22_X2 | 0.030 |   0.146 |    0.277 | 
     | g209212               | A1 ^ -> ZN v | NOR2_X2  | 0.020 |   0.166 |    0.296 | 
     | g226230               | A2 v -> ZN v | AND2_X2  | 0.043 |   0.209 |    0.339 | 
     | FE_DBTC1_n_32573      | A v -> ZN ^  | INV_X4   | 0.042 |   0.251 |    0.381 | 
     | decoded_imm_j_reg[13] | SE ^         | SDFF_X1  | 0.000 |   0.251 |    0.381 | 
     +------------------------------------------------------------------------------+ 
Path 1356: MET Setup Check with Pin decoded_imm_j_reg[12]/CK 
Endpoint:   decoded_imm_j_reg[12]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.381
- Arrival Time                  0.251
= Slack Time                    0.130
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]      | CK ^         |          |       |  -0.034 |    0.096 | 
     | mem_state_reg[0]      | CK ^ -> Q v  | DFF_X1   | 0.103 |   0.069 |    0.199 | 
     | g197                  | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.246 | 
     | FE_RC_1025_0          | A1 v -> ZN ^ | AOI22_X2 | 0.030 |   0.146 |    0.277 | 
     | g209212               | A1 ^ -> ZN v | NOR2_X2  | 0.020 |   0.166 |    0.296 | 
     | g226230               | A2 v -> ZN v | AND2_X2  | 0.043 |   0.209 |    0.339 | 
     | FE_DBTC1_n_32573      | A v -> ZN ^  | INV_X4   | 0.042 |   0.251 |    0.381 | 
     | decoded_imm_j_reg[12] | SE ^         | SDFF_X1  | 0.000 |   0.251 |    0.381 | 
     +------------------------------------------------------------------------------+ 
Path 1357: MET Setup Check with Pin cpuregs_reg[15][3]/CK 
Endpoint:   cpuregs_reg[15][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.335
= Slack Time                    0.130
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.099 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.201 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.236 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.257 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.314 | 
     | g227442            | A1 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.228 |    0.358 | 
     | FE_OCPC51_n_33777  | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.258 |    0.389 | 
     | g198878_dup227450  | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.301 |    0.432 | 
     | g215885            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.316 |    0.447 | 
     | g218183            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.335 |    0.465 | 
     | cpuregs_reg[15][3] | D ^          | DFF_X1   | 0.000 |   0.335 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1358: MET Setup Check with Pin cpuregs_reg[5][23]/CK 
Endpoint:   cpuregs_reg[5][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[18]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.519
- Arrival Time                  0.389
= Slack Time                    0.131
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[18]       | CK ^         |           |       |  -0.013 |    0.117 | 
     | reg_pc_reg[18]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.093 |    0.224 | 
     | FE_OCPC216_reg_pc_18 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.126 |    0.256 | 
     | FE_RC_2307_0         | A1 ^ -> ZN ^ | AND4_X2   | 0.052 |   0.178 |    0.308 | 
     | add_1312_30_g7589    | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.219 |    0.350 | 
     | add_1312_30_g7569    | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.236 |    0.367 | 
     | FE_RC_2336_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.251 |    0.381 | 
     | FE_RC_2335_0         | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.274 |    0.405 | 
     | g199881_dup217914    | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.359 |    0.490 | 
     | g207688              | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.375 |    0.505 | 
     | FE_RC_584_0          | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.389 |    0.519 | 
     | cpuregs_reg[5][23]   | D ^          | DFF_X1    | 0.000 |   0.389 |    0.519 | 
     +------------------------------------------------------------------------------+ 
Path 1359: MET Setup Check with Pin cpuregs_reg[15][1]/CK 
Endpoint:   cpuregs_reg[15][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.465
- Arrival Time                  0.335
= Slack Time                    0.131
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |  -0.032 |    0.099 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.201 | 
     | g201052            | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.236 | 
     | g227638            | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.257 | 
     | g226407            | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.315 | 
     | g227442            | A1 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.228 |    0.359 | 
     | FE_OCPC51_n_33777  | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.258 |    0.389 | 
     | g198878_dup227450  | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.301 |    0.432 | 
     | g215884            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.316 |    0.447 | 
     | g218206            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.335 |    0.465 | 
     | cpuregs_reg[15][1] | D ^          | DFF_X1   | 0.000 |   0.335 |    0.465 | 
     +---------------------------------------------------------------------------+ 
Path 1360: MET Setup Check with Pin cpuregs_reg[10][28]/CK 
Endpoint:   cpuregs_reg[10][28]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.521
- Arrival Time                  0.390
= Slack Time                    0.131
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                               |              |          |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[25]                | CK ^         |          |       |  -0.013 |    0.118 | 
     | reg_pc_reg[25]                | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.120 |    0.251 | 
     | add_1312_30_g7598             | A1 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.193 |    0.324 | 
     | FE_OCPC343_add_1312_30_n_8747 | A ^ -> Z ^   | BUF_X1   | 0.032 |   0.225 |    0.356 | 
     | add_1312_30_g227775           | A3 ^ -> ZN v | NAND3_X2 | 0.023 |   0.248 |    0.379 | 
     | FE_OCPC222_n_34107            | A v -> Z v   | BUF_X1   | 0.031 |   0.279 |    0.410 | 
     | g227778                       | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.292 |    0.423 | 
     | g227777                       | A2 ^ -> ZN v | NAND3_X1 | 0.051 |   0.343 |    0.474 | 
     | g221883                       | A2 v -> ZN ^ | NAND2_X1 | 0.029 |   0.372 |    0.503 | 
     | g197548                       | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.390 |    0.521 | 
     | cpuregs_reg[10][28]           | D v          | DFF_X1   | 0.000 |   0.390 |    0.521 | 
     +--------------------------------------------------------------------------------------+ 
Path 1361: MET Setup Check with Pin cpuregs_reg[11][16]/CK 
Endpoint:   cpuregs_reg[11][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.490
- Arrival Time                  0.358
= Slack Time                    0.132
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.100 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.202 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.238 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.259 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.316 | 
     | g226138             | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.351 | 
     | g227646             | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.394 | 
     | g226086             | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.298 |    0.430 | 
     | FE_OCPC479_n_32428  | A ^ -> Z ^   | BUF_X4   | 0.026 |   0.324 |    0.456 | 
     | g223330             | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.338 |    0.470 | 
     | g197572             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.358 |    0.490 | 
     | cpuregs_reg[11][16] | D ^          | DFF_X1   | 0.000 |   0.358 |    0.490 | 
     +----------------------------------------------------------------------------+ 
Path 1362: MET Setup Check with Pin cpuregs_reg[20][23]/CK 
Endpoint:   cpuregs_reg[20][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[18]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.519
- Arrival Time                  0.387
= Slack Time                    0.132
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[18]       | CK ^         |           |       |  -0.013 |    0.119 | 
     | reg_pc_reg[18]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.093 |    0.226 | 
     | FE_OCPC216_reg_pc_18 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.126 |    0.258 | 
     | FE_RC_2307_0         | A1 ^ -> ZN ^ | AND4_X2   | 0.052 |   0.178 |    0.310 | 
     | add_1312_30_g7589    | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.219 |    0.352 | 
     | add_1312_30_g7569    | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.236 |    0.369 | 
     | FE_RC_2336_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.251 |    0.383 | 
     | FE_RC_2335_0         | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.274 |    0.407 | 
     | g199881_dup217914    | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.359 |    0.492 | 
     | g222737              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.374 |    0.506 | 
     | FE_RC_530_0          | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.387 |    0.519 | 
     | cpuregs_reg[20][23]  | D ^          | DFF_X1    | 0.000 |   0.387 |    0.519 | 
     +------------------------------------------------------------------------------+ 
Path 1363: MET Setup Check with Pin mem_addr_reg[30]/CK 
Endpoint:   mem_addr_reg[30]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.413
- Arrival Time                  0.280
= Slack Time                    0.133
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.034 |    0.099 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.105 |   0.071 |    0.204 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.113 |    0.246 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.017 |   0.130 |    0.263 | 
     | g203589          | A2 v -> ZN v | AND2_X1   | 0.061 |   0.191 |    0.324 | 
     | g90211__2250     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.272 |    0.405 | 
     | g90196           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.280 |    0.413 | 
     | mem_addr_reg[30] | D v          | SDFF_X1   | 0.000 |   0.280 |    0.413 | 
     +--------------------------------------------------------------------------+ 
Path 1364: MET Setup Check with Pin mem_addr_reg[28]/CK 
Endpoint:   mem_addr_reg[28]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.413
- Arrival Time                  0.280
= Slack Time                    0.133
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.034 |    0.099 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.105 |   0.071 |    0.204 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.113 |    0.246 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.017 |   0.130 |    0.263 | 
     | g203589          | A2 v -> ZN v | AND2_X1   | 0.061 |   0.191 |    0.324 | 
     | g90186__2683     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.272 |    0.405 | 
     | g90167           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.280 |    0.413 | 
     | mem_addr_reg[28] | D v          | SDFF_X1   | 0.000 |   0.280 |    0.413 | 
     +--------------------------------------------------------------------------+ 
Path 1365: MET Setup Check with Pin mem_addr_reg[26]/CK 
Endpoint:   mem_addr_reg[26]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.413
- Arrival Time                  0.280
= Slack Time                    0.133
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.034 |    0.099 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.105 |   0.071 |    0.204 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.113 |    0.246 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.017 |   0.130 |    0.263 | 
     | g203589          | A2 v -> ZN v | AND2_X1   | 0.061 |   0.191 |    0.324 | 
     | g90212__6083     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.272 |    0.405 | 
     | g90197           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.280 |    0.413 | 
     | mem_addr_reg[26] | D v          | SDFF_X1   | 0.000 |   0.280 |    0.413 | 
     +--------------------------------------------------------------------------+ 
Path 1366: MET Setup Check with Pin mem_addr_reg[24]/CK 
Endpoint:   mem_addr_reg[24]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.413
- Arrival Time                  0.280
= Slack Time                    0.133
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.034 |    0.099 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.105 |   0.071 |    0.204 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.113 |    0.246 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.017 |   0.130 |    0.263 | 
     | g203589          | A2 v -> ZN v | AND2_X1   | 0.061 |   0.191 |    0.324 | 
     | g90183__1474     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.272 |    0.405 | 
     | g90164           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.280 |    0.413 | 
     | mem_addr_reg[24] | D v          | SDFF_X1   | 0.000 |   0.280 |    0.413 | 
     +--------------------------------------------------------------------------+ 
Path 1367: MET Setup Check with Pin mem_addr_reg[23]/CK 
Endpoint:   mem_addr_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.413
- Arrival Time                  0.280
= Slack Time                    0.133
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.034 |    0.099 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.105 |   0.071 |    0.204 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.113 |    0.246 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.017 |   0.130 |    0.263 | 
     | g203589          | A2 v -> ZN v | AND2_X1   | 0.061 |   0.191 |    0.324 | 
     | g90185__9682     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.272 |    0.405 | 
     | g90166           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.280 |    0.413 | 
     | mem_addr_reg[23] | D v          | SDFF_X1   | 0.000 |   0.280 |    0.413 | 
     +--------------------------------------------------------------------------+ 
Path 1368: MET Setup Check with Pin mem_addr_reg[22]/CK 
Endpoint:   mem_addr_reg[22]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.413
- Arrival Time                  0.280
= Slack Time                    0.133
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.034 |    0.099 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.105 |   0.071 |    0.204 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.113 |    0.246 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.017 |   0.130 |    0.263 | 
     | g203589          | A2 v -> ZN v | AND2_X1   | 0.061 |   0.191 |    0.324 | 
     | g90199__1309     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.272 |    0.405 | 
     | g90187           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.280 |    0.413 | 
     | mem_addr_reg[22] | D v          | SDFF_X1   | 0.000 |   0.280 |    0.413 | 
     +--------------------------------------------------------------------------+ 
Path 1369: MET Setup Check with Pin mem_addr_reg[20]/CK 
Endpoint:   mem_addr_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.413
- Arrival Time                  0.280
= Slack Time                    0.133
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.034 |    0.099 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.105 |   0.071 |    0.204 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.113 |    0.246 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.017 |   0.130 |    0.263 | 
     | g203589          | A2 v -> ZN v | AND2_X1   | 0.061 |   0.191 |    0.324 | 
     | g90207__5953     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.272 |    0.405 | 
     | g90192           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.280 |    0.413 | 
     | mem_addr_reg[20] | D v          | SDFF_X1   | 0.000 |   0.280 |    0.413 | 
     +--------------------------------------------------------------------------+ 
Path 1370: MET Setup Check with Pin cpuregs_reg[17][28]/CK 
Endpoint:   cpuregs_reg[17][28]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.520
- Arrival Time                  0.387
= Slack Time                    0.134
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                               |              |          |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[25]                | CK ^         |          |       |  -0.013 |    0.120 | 
     | reg_pc_reg[25]                | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.120 |    0.254 | 
     | add_1312_30_g7598             | A1 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.193 |    0.327 | 
     | FE_OCPC343_add_1312_30_n_8747 | A ^ -> Z ^   | BUF_X1   | 0.032 |   0.225 |    0.359 | 
     | add_1312_30_g227775           | A3 ^ -> ZN v | NAND3_X2 | 0.023 |   0.248 |    0.382 | 
     | FE_OCPC222_n_34107            | A v -> Z v   | BUF_X1   | 0.031 |   0.279 |    0.412 | 
     | g227778                       | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.292 |    0.426 | 
     | g227777                       | A2 ^ -> ZN v | NAND3_X1 | 0.051 |   0.343 |    0.477 | 
     | g226440                       | A1 v -> ZN ^ | NAND2_X1 | 0.025 |   0.368 |    0.502 | 
     | g226439                       | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.387 |    0.520 | 
     | cpuregs_reg[17][28]           | D v          | DFF_X1   | 0.000 |   0.387 |    0.520 | 
     +--------------------------------------------------------------------------------------+ 
Path 1371: MET Setup Check with Pin reg_pc_reg[31]/CK 
Endpoint:   reg_pc_reg[31]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.429
- Arrival Time                  0.296
= Slack Time                    0.134
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.036 |    0.098 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.112 |   0.076 |    0.209 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.029 |   0.105 |    0.239 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X1   | 0.047 |   0.152 |    0.286 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.096 |   0.248 |    0.382 | 
     | g200340           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.269 |    0.403 | 
     | g199535           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.296 |    0.429 | 
     | reg_pc_reg[31]    | D ^          | DFF_X1    | 0.000 |   0.296 |    0.429 | 
     +---------------------------------------------------------------------------+ 
Path 1372: MET Setup Check with Pin reg_pc_reg[16]/CK 
Endpoint:   reg_pc_reg[16]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.429
- Arrival Time                  0.296
= Slack Time                    0.134
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.036 |    0.098 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.112 |   0.076 |    0.209 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.029 |   0.105 |    0.239 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X1   | 0.047 |   0.152 |    0.286 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.096 |   0.248 |    0.382 | 
     | g211046           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.269 |    0.403 | 
     | g211045           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.296 |    0.429 | 
     | reg_pc_reg[16]    | D ^          | DFF_X1    | 0.000 |   0.296 |    0.429 | 
     +---------------------------------------------------------------------------+ 
Path 1373: MET Setup Check with Pin reg_pc_reg[14]/CK 
Endpoint:   reg_pc_reg[14]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.429
- Arrival Time                  0.296
= Slack Time                    0.134
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.036 |    0.098 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.112 |   0.076 |    0.209 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.029 |   0.105 |    0.239 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X1   | 0.047 |   0.152 |    0.286 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.096 |   0.248 |    0.382 | 
     | g225386           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.269 |    0.403 | 
     | g225385           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.296 |    0.429 | 
     | reg_pc_reg[14]    | D ^          | DFF_X1    | 0.000 |   0.296 |    0.429 | 
     +---------------------------------------------------------------------------+ 
Path 1374: MET Setup Check with Pin reg_pc_reg[10]/CK 
Endpoint:   reg_pc_reg[10]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.429
- Arrival Time                  0.296
= Slack Time                    0.134
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.036 |    0.098 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.112 |   0.076 |    0.209 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.029 |   0.105 |    0.239 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X1   | 0.047 |   0.152 |    0.286 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.096 |   0.248 |    0.382 | 
     | g200253           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.269 |    0.403 | 
     | g199552           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.296 |    0.429 | 
     | reg_pc_reg[10]    | D ^          | DFF_X1    | 0.000 |   0.296 |    0.429 | 
     +---------------------------------------------------------------------------+ 
Path 1375: MET Setup Check with Pin reg_pc_reg[8]/CK 
Endpoint:   reg_pc_reg[8]/D     (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.429
- Arrival Time                  0.296
= Slack Time                    0.134
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.036 |    0.098 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.112 |   0.076 |    0.209 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.029 |   0.105 |    0.239 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X1   | 0.047 |   0.152 |    0.286 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.096 |   0.248 |    0.382 | 
     | g200229           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.269 |    0.403 | 
     | g219780           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.296 |    0.429 | 
     | reg_pc_reg[8]     | D ^          | DFF_X1    | 0.000 |   0.296 |    0.429 | 
     +---------------------------------------------------------------------------+ 
Path 1376: MET Setup Check with Pin reg_pc_reg[17]/CK 
Endpoint:   reg_pc_reg[17]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.430
- Arrival Time                  0.296
= Slack Time                    0.134
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.036 |    0.098 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.112 |   0.076 |    0.210 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.029 |   0.105 |    0.239 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X1   | 0.047 |   0.152 |    0.287 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.096 |   0.248 |    0.383 | 
     | g217532           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.269 |    0.403 | 
     | g217531           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.296 |    0.430 | 
     | reg_pc_reg[17]    | D ^          | DFF_X2    | 0.000 |   0.296 |    0.430 | 
     +---------------------------------------------------------------------------+ 
Path 1377: MET Setup Check with Pin reg_pc_reg[15]/CK 
Endpoint:   reg_pc_reg[15]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.430
- Arrival Time                  0.296
= Slack Time                    0.134
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.036 |    0.098 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.112 |   0.076 |    0.210 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.029 |   0.105 |    0.239 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X1   | 0.047 |   0.152 |    0.287 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.096 |   0.248 |    0.383 | 
     | g200248           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.269 |    0.403 | 
     | g199548           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.296 |    0.430 | 
     | reg_pc_reg[15]    | D ^          | DFF_X2    | 0.000 |   0.296 |    0.430 | 
     +---------------------------------------------------------------------------+ 
Path 1378: MET Setup Check with Pin reg_pc_reg[13]/CK 
Endpoint:   reg_pc_reg[13]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.430
- Arrival Time                  0.296
= Slack Time                    0.134
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.036 |    0.098 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.112 |   0.076 |    0.210 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.029 |   0.105 |    0.239 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X1   | 0.047 |   0.152 |    0.287 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.096 |   0.248 |    0.383 | 
     | g200298           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.269 |    0.403 | 
     | g199549           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.296 |    0.430 | 
     | reg_pc_reg[13]    | D ^          | DFF_X2    | 0.000 |   0.296 |    0.430 | 
     +---------------------------------------------------------------------------+ 
Path 1379: MET Setup Check with Pin reg_pc_reg[11]/CK 
Endpoint:   reg_pc_reg[11]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.430
- Arrival Time                  0.296
= Slack Time                    0.134
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.036 |    0.098 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.112 |   0.076 |    0.210 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.029 |   0.105 |    0.239 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X1   | 0.047 |   0.152 |    0.287 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.096 |   0.248 |    0.383 | 
     | g200312           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.269 |    0.403 | 
     | g199551           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.296 |    0.430 | 
     | reg_pc_reg[11]    | D ^          | DFF_X2    | 0.000 |   0.296 |    0.430 | 
     +---------------------------------------------------------------------------+ 
Path 1380: MET Setup Check with Pin reg_pc_reg[9]/CK 
Endpoint:   reg_pc_reg[9]/D     (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.430
- Arrival Time                  0.296
= Slack Time                    0.134
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.036 |    0.098 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.112 |   0.076 |    0.210 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.029 |   0.105 |    0.239 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X1   | 0.047 |   0.152 |    0.287 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.096 |   0.248 |    0.383 | 
     | g200264           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.269 |    0.403 | 
     | g199562           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.296 |    0.430 | 
     | reg_pc_reg[9]     | D ^          | DFF_X2    | 0.000 |   0.296 |    0.430 | 
     +---------------------------------------------------------------------------+ 
Path 1381: MET Setup Check with Pin cpuregs_reg[31][28]/CK 
Endpoint:   cpuregs_reg[31][28]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.521
- Arrival Time                  0.387
= Slack Time                    0.135
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                               |              |          |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[25]                | CK ^         |          |       |  -0.013 |    0.122 | 
     | reg_pc_reg[25]                | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.120 |    0.255 | 
     | add_1312_30_g7598             | A1 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.193 |    0.328 | 
     | FE_OCPC343_add_1312_30_n_8747 | A ^ -> Z ^   | BUF_X1   | 0.032 |   0.225 |    0.360 | 
     | add_1312_30_g227775           | A3 ^ -> ZN v | NAND3_X2 | 0.023 |   0.248 |    0.383 | 
     | FE_OCPC222_n_34107            | A v -> Z v   | BUF_X1   | 0.031 |   0.279 |    0.414 | 
     | g227778                       | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.292 |    0.427 | 
     | g227777                       | A2 ^ -> ZN v | NAND3_X1 | 0.051 |   0.343 |    0.478 | 
     | g221880                       | A1 v -> ZN ^ | NAND2_X1 | 0.025 |   0.368 |    0.503 | 
     | g215717                       | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.387 |    0.521 | 
     | cpuregs_reg[31][28]           | D v          | DFF_X1   | 0.000 |   0.387 |    0.521 | 
     +--------------------------------------------------------------------------------------+ 
Path 1382: MET Setup Check with Pin cpuregs_reg[30][28]/CK 
Endpoint:   cpuregs_reg[30][28]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.521
- Arrival Time                  0.387
= Slack Time                    0.135
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                               |              |          |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[25]                | CK ^         |          |       |  -0.013 |    0.122 | 
     | reg_pc_reg[25]                | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.120 |    0.255 | 
     | add_1312_30_g7598             | A1 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.193 |    0.328 | 
     | FE_OCPC343_add_1312_30_n_8747 | A ^ -> Z ^   | BUF_X1   | 0.032 |   0.225 |    0.360 | 
     | add_1312_30_g227775           | A3 ^ -> ZN v | NAND3_X2 | 0.023 |   0.248 |    0.383 | 
     | FE_OCPC222_n_34107            | A v -> Z v   | BUF_X1   | 0.031 |   0.279 |    0.414 | 
     | g227778                       | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.292 |    0.427 | 
     | g227777                       | A2 ^ -> ZN v | NAND3_X1 | 0.051 |   0.343 |    0.478 | 
     | g224441                       | A1 v -> ZN ^ | NAND2_X1 | 0.025 |   0.368 |    0.503 | 
     | g197449                       | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.387 |    0.521 | 
     | cpuregs_reg[30][28]           | D v          | DFF_X1   | 0.000 |   0.387 |    0.521 | 
     +--------------------------------------------------------------------------------------+ 
Path 1383: MET Setup Check with Pin cpuregs_reg[23][28]/CK 
Endpoint:   cpuregs_reg[23][28]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.521
- Arrival Time                  0.387
= Slack Time                    0.135
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                               |              |          |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[25]                | CK ^         |          |       |  -0.013 |    0.122 | 
     | reg_pc_reg[25]                | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.120 |    0.255 | 
     | add_1312_30_g7598             | A1 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.193 |    0.328 | 
     | FE_OCPC343_add_1312_30_n_8747 | A ^ -> Z ^   | BUF_X1   | 0.032 |   0.225 |    0.360 | 
     | add_1312_30_g227775           | A3 ^ -> ZN v | NAND3_X2 | 0.023 |   0.248 |    0.383 | 
     | FE_OCPC222_n_34107            | A v -> Z v   | BUF_X1   | 0.031 |   0.279 |    0.414 | 
     | g227778                       | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.292 |    0.427 | 
     | g227777                       | A2 ^ -> ZN v | NAND3_X1 | 0.051 |   0.343 |    0.478 | 
     | g221886                       | A1 v -> ZN ^ | NAND2_X1 | 0.025 |   0.368 |    0.503 | 
     | g197175                       | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.387 |    0.521 | 
     | cpuregs_reg[23][28]           | D v          | DFF_X1   | 0.000 |   0.387 |    0.521 | 
     +--------------------------------------------------------------------------------------+ 
Path 1384: MET Setup Check with Pin cpuregs_reg[6][28]/CK 
Endpoint:   cpuregs_reg[6][28]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.521
- Arrival Time                  0.387
= Slack Time                    0.135
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                               |              |          |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[25]                | CK ^         |          |       |  -0.013 |    0.122 | 
     | reg_pc_reg[25]                | CK ^ -> Q ^  | DFF_X2   | 0.133 |   0.120 |    0.255 | 
     | add_1312_30_g7598             | A1 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.193 |    0.328 | 
     | FE_OCPC343_add_1312_30_n_8747 | A ^ -> Z ^   | BUF_X1   | 0.032 |   0.225 |    0.360 | 
     | add_1312_30_g227775           | A3 ^ -> ZN v | NAND3_X2 | 0.023 |   0.248 |    0.383 | 
     | FE_OCPC222_n_34107            | A v -> Z v   | BUF_X1   | 0.031 |   0.279 |    0.414 | 
     | g227778                       | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.292 |    0.427 | 
     | g227777                       | A2 ^ -> ZN v | NAND3_X1 | 0.051 |   0.343 |    0.478 | 
     | g221887                       | A1 v -> ZN ^ | NAND2_X1 | 0.025 |   0.368 |    0.503 | 
     | g196973                       | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.387 |    0.521 | 
     | cpuregs_reg[6][28]            | D v          | DFF_X1   | 0.000 |   0.387 |    0.521 | 
     +--------------------------------------------------------------------------------------+ 
Path 1385: MET Setup Check with Pin cpuregs_reg[20][16]/CK 
Endpoint:   cpuregs_reg[20][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.490
- Arrival Time                  0.354
= Slack Time                    0.135
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.103 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.205 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.241 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.262 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.319 | 
     | g226181             | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.353 | 
     | g226180             | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.259 |    0.394 | 
     | g226097             | A1 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.318 |    0.453 | 
     | g223340             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.335 |    0.470 | 
     | g196998             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.354 |    0.490 | 
     | cpuregs_reg[20][16] | D ^          | DFF_X1   | 0.000 |   0.354 |    0.490 | 
     +----------------------------------------------------------------------------+ 
Path 1386: MET Setup Check with Pin cpuregs_reg[12][19]/CK 
Endpoint:   cpuregs_reg[12][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.490
- Arrival Time                  0.354
= Slack Time                    0.135
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.103 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.205 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.241 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.262 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.319 | 
     | g226181             | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.353 | 
     | g226184             | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.257 |    0.393 | 
     | g198869             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.317 |    0.453 | 
     | g207466             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.334 |    0.470 | 
     | g197614             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.354 |    0.490 | 
     | cpuregs_reg[12][19] | D ^          | DFF_X1   | 0.000 |   0.354 |    0.490 | 
     +----------------------------------------------------------------------------+ 
Path 1387: MET Setup Check with Pin decoded_imm_reg[11]/CK 
Endpoint:   decoded_imm_reg[11]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.436
- Arrival Time                  0.300
= Slack Time                    0.136
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |           |       |  -0.034 |    0.101 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q ^  | DFF_X1    | 0.100 |   0.066 |    0.201 | 
     | g90422                     | A ^ -> ZN v  | INV_X1    | 0.013 |   0.079 |    0.214 | 
     | g90374__8757               | A2 v -> ZN ^ | NAND2_X4  | 0.026 |   0.105 |    0.240 | 
     | FE_OCPC78_n_7581           | A ^ -> Z ^   | BUF_X1    | 0.056 |   0.161 |    0.296 | 
     | FE_OCPC81_n_7581           | A ^ -> Z ^   | BUF_X2    | 0.057 |   0.218 |    0.354 | 
     | g213580                    | S ^ -> Z v   | MUX2_X1   | 0.062 |   0.280 |    0.415 | 
     | g199433                    | A v -> ZN ^  | OAI221_X1 | 0.021 |   0.300 |    0.436 | 
     | decoded_imm_reg[11]        | D ^          | DFF_X1    | 0.000 |   0.300 |    0.436 | 
     +------------------------------------------------------------------------------------+ 
Path 1388: MET Setup Check with Pin mem_addr_reg[31]/CK 
Endpoint:   mem_addr_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.413
- Arrival Time                  0.277
= Slack Time                    0.136
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.034 |    0.101 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.105 |   0.071 |    0.206 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.113 |    0.248 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.017 |   0.130 |    0.265 | 
     | g15              | A1 v -> ZN v | AND2_X1   | 0.059 |   0.188 |    0.324 | 
     | g90209__7114     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.270 |    0.405 | 
     | g90194           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.277 |    0.413 | 
     | mem_addr_reg[31] | D v          | SDFF_X1   | 0.000 |   0.277 |    0.413 | 
     +--------------------------------------------------------------------------+ 
Path 1389: MET Setup Check with Pin mem_addr_reg[29]/CK 
Endpoint:   mem_addr_reg[29]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.413
- Arrival Time                  0.277
= Slack Time                    0.136
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.034 |    0.101 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.105 |   0.071 |    0.206 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.113 |    0.248 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.017 |   0.130 |    0.265 | 
     | g15              | A1 v -> ZN v | AND2_X1   | 0.059 |   0.188 |    0.324 | 
     | g90178__1857     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.270 |    0.405 | 
     | g90159           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.277 |    0.413 | 
     | mem_addr_reg[29] | D v          | SDFF_X1   | 0.000 |   0.277 |    0.413 | 
     +--------------------------------------------------------------------------+ 
Path 1390: MET Setup Check with Pin mem_addr_reg[27]/CK 
Endpoint:   mem_addr_reg[27]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.413
- Arrival Time                  0.277
= Slack Time                    0.136
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.034 |    0.101 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.105 |   0.071 |    0.206 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.113 |    0.248 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.017 |   0.130 |    0.265 | 
     | g15              | A1 v -> ZN v | AND2_X1   | 0.059 |   0.188 |    0.324 | 
     | g90208__5703     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.270 |    0.405 | 
     | g90193           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.277 |    0.413 | 
     | mem_addr_reg[27] | D v          | SDFF_X1   | 0.000 |   0.277 |    0.413 | 
     +--------------------------------------------------------------------------+ 
Path 1391: MET Setup Check with Pin mem_addr_reg[25]/CK 
Endpoint:   mem_addr_reg[25]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.413
- Arrival Time                  0.277
= Slack Time                    0.136
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.034 |    0.101 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.105 |   0.071 |    0.206 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.113 |    0.248 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.017 |   0.130 |    0.265 | 
     | g15              | A1 v -> ZN v | AND2_X1   | 0.059 |   0.188 |    0.324 | 
     | g90179__9906     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.270 |    0.405 | 
     | g90160           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.277 |    0.413 | 
     | mem_addr_reg[25] | D v          | SDFF_X1   | 0.000 |   0.277 |    0.413 | 
     +--------------------------------------------------------------------------+ 
Path 1392: MET Setup Check with Pin mem_addr_reg[21]/CK 
Endpoint:   mem_addr_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.413
- Arrival Time                  0.277
= Slack Time                    0.136
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.034 |    0.101 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.105 |   0.071 |    0.206 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.042 |   0.113 |    0.248 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.017 |   0.130 |    0.265 | 
     | g15              | A1 v -> ZN v | AND2_X1   | 0.059 |   0.188 |    0.324 | 
     | g90201__2900     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.270 |    0.405 | 
     | g90189           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.277 |    0.413 | 
     | mem_addr_reg[21] | D v          | SDFF_X1   | 0.000 |   0.277 |    0.413 | 
     +--------------------------------------------------------------------------+ 
Path 1393: MET Setup Check with Pin count_instr_reg[9]/CK 
Endpoint:   count_instr_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.305
= Slack Time                    0.136
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[1]    | CK ^         |          |       |  -0.036 |    0.100 | 
     | count_instr_reg[1]    | CK ^ -> Q ^  | DFF_X1   | 0.115 |   0.079 |    0.216 | 
     | g209722               | A3 ^ -> ZN ^ | AND4_X1  | 0.069 |   0.148 |    0.284 | 
     | g209766               | A2 ^ -> ZN ^ | AND2_X1  | 0.057 |   0.205 |    0.341 | 
     | inc_add_1559_34_g1195 | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.223 |    0.359 | 
     | inc_add_1559_34_g1098 | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.261 |    0.397 | 
     | g200300               | A2 v -> ZN ^ | AOI22_X1 | 0.036 |   0.297 |    0.433 | 
     | g200147               | A ^ -> ZN v  | INV_X1   | 0.008 |   0.305 |    0.441 | 
     | count_instr_reg[9]    | D v          | DFF_X1   | 0.000 |   0.305 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 1394: MET Setup Check with Pin count_cycle_reg[12]/CK 
Endpoint:   count_cycle_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.305
= Slack Time                    0.136
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[0]      | CK ^         |          |       |  -0.036 |    0.101 | 
     | count_cycle_reg[0]      | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.074 |    0.210 | 
     | inc_add_1428_40_g209264 | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.117 |    0.253 | 
     | inc_add_1428_40_g1221   | A1 ^ -> ZN ^ | AND3_X1  | 0.050 |   0.167 |    0.304 | 
     | inc_add_1428_40_g1207   | A1 ^ -> ZN ^ | AND2_X1  | 0.056 |   0.223 |    0.359 | 
     | inc_add_1428_40_g1194   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.241 |    0.378 | 
     | inc_add_1428_40_g1157   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.278 |    0.414 | 
     | g200990                 | A1 v -> ZN v | AND2_X1  | 0.028 |   0.305 |    0.442 | 
     | count_cycle_reg[12]     | D v          | DFF_X1   | 0.000 |   0.305 |    0.442 | 
     +--------------------------------------------------------------------------------+ 
Path 1395: MET Setup Check with Pin count_cycle_reg[9]/CK 
Endpoint:   count_cycle_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.305
= Slack Time                    0.137
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[0]      | CK ^         |          |       |  -0.036 |    0.101 | 
     | count_cycle_reg[0]      | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.074 |    0.210 | 
     | inc_add_1428_40_g209264 | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.117 |    0.254 | 
     | inc_add_1428_40_g1221   | A1 ^ -> ZN ^ | AND3_X1  | 0.050 |   0.167 |    0.304 | 
     | inc_add_1428_40_g1207   | A1 ^ -> ZN ^ | AND2_X1  | 0.056 |   0.223 |    0.359 | 
     | inc_add_1428_40_g1195   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.241 |    0.378 | 
     | inc_add_1428_40_g1098   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.278 |    0.414 | 
     | g200963                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.305 |    0.442 | 
     | count_cycle_reg[9]      | D v          | DFF_X1   | 0.000 |   0.305 |    0.442 | 
     +--------------------------------------------------------------------------------+ 
Path 1396: MET Setup Check with Pin cpuregs_reg[16][28]/CK 
Endpoint:   cpuregs_reg[16][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[25]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.519
- Arrival Time                  0.382
= Slack Time                    0.137
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[25]                | CK ^         |           |       |  -0.013 |    0.124 | 
     | reg_pc_reg[25]                | CK ^ -> Q ^  | DFF_X2    | 0.133 |   0.120 |    0.257 | 
     | add_1312_30_g7598             | A1 ^ -> ZN ^ | AND4_X1   | 0.073 |   0.193 |    0.331 | 
     | FE_OCPC343_add_1312_30_n_8747 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.225 |    0.363 | 
     | add_1312_30_g227775           | A3 ^ -> ZN v | NAND3_X2  | 0.023 |   0.248 |    0.385 | 
     | FE_RC_408_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.264 |    0.401 | 
     | FE_RC_404_0                   | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.280 |    0.417 | 
     | g221872                       | A1 v -> ZN ^ | OAI222_X4 | 0.076 |   0.356 |    0.493 | 
     | g221877                       | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.370 |    0.507 | 
     | FE_RC_694_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.382 |    0.519 | 
     | cpuregs_reg[16][28]           | D ^          | DFF_X1    | 0.000 |   0.382 |    0.519 | 
     +---------------------------------------------------------------------------------------+ 
Path 1397: MET Setup Check with Pin decoded_imm_reg[25]/CK 
Endpoint:   decoded_imm_reg[25]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.297
= Slack Time                    0.138
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.103 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.197 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.082 |    0.220 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.105 |    0.243 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4   | 0.040 |   0.145 |    0.283 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1 | 0.037 |   0.181 |    0.319 | 
     | g213581                    | A2 v -> ZN v | AND2_X2  | 0.042 |   0.223 |    0.361 | 
     | g213583                    | A1 v -> ZN v | OR2_X2   | 0.054 |   0.277 |    0.415 | 
     | g213582                    | A2 v -> ZN ^ | NAND3_X1 | 0.020 |   0.297 |    0.434 | 
     | decoded_imm_reg[25]        | D ^          | DFF_X1   | 0.000 |   0.297 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1398: MET Setup Check with Pin reg_pc_reg[6]/CK 
Endpoint:   reg_pc_reg[6]/D     (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.296
= Slack Time                    0.138
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.036 |    0.102 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.112 |   0.076 |    0.214 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.029 |   0.105 |    0.243 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X1   | 0.047 |   0.152 |    0.290 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.096 |   0.248 |    0.386 | 
     | g200243           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.269 |    0.407 | 
     | g199561           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.296 |    0.434 | 
     | reg_pc_reg[6]     | D ^          | DFF_X1    | 0.000 |   0.296 |    0.434 | 
     +---------------------------------------------------------------------------+ 
Path 1399: MET Setup Check with Pin reg_pc_reg[5]/CK 
Endpoint:   reg_pc_reg[5]/D     (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.296
= Slack Time                    0.138
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.036 |    0.102 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.112 |   0.076 |    0.214 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.029 |   0.105 |    0.243 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X1   | 0.047 |   0.152 |    0.290 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.096 |   0.248 |    0.386 | 
     | g211191           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.269 |    0.407 | 
     | g211190           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.296 |    0.434 | 
     | reg_pc_reg[5]     | D ^          | DFF_X1    | 0.000 |   0.296 |    0.434 | 
     +---------------------------------------------------------------------------+ 
Path 1400: MET Setup Check with Pin reg_pc_reg[3]/CK 
Endpoint:   reg_pc_reg[3]/D     (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.296
= Slack Time                    0.138
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.036 |    0.102 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.112 |   0.076 |    0.214 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.029 |   0.105 |    0.243 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X1   | 0.047 |   0.152 |    0.290 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.096 |   0.248 |    0.386 | 
     | g200257           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.269 |    0.407 | 
     | g199555           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.296 |    0.434 | 
     | reg_pc_reg[3]     | D ^          | DFF_X1    | 0.000 |   0.296 |    0.434 | 
     +---------------------------------------------------------------------------+ 
Path 1401: MET Setup Check with Pin reg_pc_reg[2]/CK 
Endpoint:   reg_pc_reg[2]/D     (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.296
= Slack Time                    0.138
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.036 |    0.102 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.112 |   0.076 |    0.214 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.029 |   0.105 |    0.243 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X1   | 0.047 |   0.152 |    0.290 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.096 |   0.248 |    0.386 | 
     | g214977           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.269 |    0.407 | 
     | g214976           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.296 |    0.434 | 
     | reg_pc_reg[2]     | D ^          | DFF_X1    | 0.000 |   0.296 |    0.434 | 
     +---------------------------------------------------------------------------+ 
Path 1402: MET Setup Check with Pin reg_pc_reg[7]/CK 
Endpoint:   reg_pc_reg[7]/D     (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.296
= Slack Time                    0.138
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.036 |    0.103 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.112 |   0.076 |    0.214 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.029 |   0.105 |    0.243 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X1   | 0.047 |   0.152 |    0.291 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.096 |   0.248 |    0.387 | 
     | g200308           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.269 |    0.408 | 
     | g199553           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.296 |    0.434 | 
     | reg_pc_reg[7]     | D ^          | DFF_X2    | 0.000 |   0.296 |    0.434 | 
     +---------------------------------------------------------------------------+ 
Path 1403: MET Setup Check with Pin reg_pc_reg[4]/CK 
Endpoint:   reg_pc_reg[4]/D     (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.296
= Slack Time                    0.138
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.036 |    0.103 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.112 |   0.076 |    0.214 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.029 |   0.105 |    0.243 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X1   | 0.047 |   0.152 |    0.291 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.096 |   0.248 |    0.387 | 
     | g200254           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.269 |    0.408 | 
     | g199559           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.296 |    0.434 | 
     | reg_pc_reg[4]     | D ^          | DFF_X2    | 0.000 |   0.296 |    0.434 | 
     +---------------------------------------------------------------------------+ 
Path 1404: MET Setup Check with Pin reg_pc_reg[1]/CK 
Endpoint:   reg_pc_reg[1]/D     (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.296
= Slack Time                    0.138
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.036 |    0.103 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.112 |   0.076 |    0.214 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.029 |   0.105 |    0.243 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X1   | 0.047 |   0.152 |    0.291 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.096 |   0.248 |    0.387 | 
     | g200320           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.269 |    0.408 | 
     | g199557           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.296 |    0.434 | 
     | reg_pc_reg[1]     | D ^          | DFF_X2    | 0.000 |   0.296 |    0.434 | 
     +---------------------------------------------------------------------------+ 
Path 1405: MET Setup Check with Pin count_instr_reg[8]/CK 
Endpoint:   count_instr_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.301
= Slack Time                    0.138
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[1]    | CK ^         |          |       |  -0.036 |    0.103 | 
     | count_instr_reg[1]    | CK ^ -> Q ^  | DFF_X1   | 0.115 |   0.079 |    0.218 | 
     | g209722               | A3 ^ -> ZN ^ | AND4_X1  | 0.069 |   0.148 |    0.287 | 
     | g209766               | A2 ^ -> ZN ^ | AND2_X1  | 0.057 |   0.205 |    0.343 | 
     | g209765               | A ^ -> ZN v  | INV_X1   | 0.015 |   0.219 |    0.358 | 
     | inc_add_1559_34_g1185 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.257 |    0.395 | 
     | g200310               | A2 v -> ZN ^ | AOI22_X1 | 0.037 |   0.293 |    0.432 | 
     | g200151               | A ^ -> ZN v  | INV_X1   | 0.008 |   0.301 |    0.440 | 
     | count_instr_reg[8]    | D v          | DFF_X1   | 0.000 |   0.301 |    0.440 | 
     +------------------------------------------------------------------------------+ 
Path 1406: MET Setup Check with Pin decoded_imm_reg[17]/CK 
Endpoint:   decoded_imm_reg[17]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.029
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.300
= Slack Time                    0.139
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |           |       |  -0.034 |    0.104 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1    | 0.094 |   0.059 |    0.198 | 
     | g90422                     | A v -> ZN ^  | INV_X1    | 0.022 |   0.082 |    0.220 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4  | 0.023 |   0.105 |    0.244 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4    | 0.040 |   0.145 |    0.283 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1  | 0.037 |   0.181 |    0.320 | 
     | g213581                    | A2 v -> ZN v | AND2_X2   | 0.042 |   0.223 |    0.361 | 
     | g213583                    | A1 v -> ZN v | OR2_X2    | 0.054 |   0.277 |    0.416 | 
     | g213586                    | A v -> ZN ^  | OAI211_X1 | 0.023 |   0.300 |    0.438 | 
     | decoded_imm_reg[17]        | D ^          | DFF_X2    | 0.000 |   0.300 |    0.438 | 
     +------------------------------------------------------------------------------------+ 
Path 1407: MET Setup Check with Pin cpuregs_reg[5][21]/CK 
Endpoint:   cpuregs_reg[5][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.522
- Arrival Time                  0.384
= Slack Time                    0.139
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.104 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.211 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.237 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.272 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.309 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.207 |    0.346 | 
     | add_1312_30_g7570   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.229 |    0.368 | 
     | FE_RC_2295_0        | B1 v -> ZN ^ | OAI21_X1 | 0.045 |   0.274 |    0.413 | 
     | FE_RC_463_0         | A ^ -> ZN v  | INV_X1   | 0.013 |   0.287 |    0.426 | 
     | FE_RC_462_0         | A1 v -> ZN ^ | AOI22_X2 | 0.038 |   0.325 |    0.464 | 
     | FE_RC_461_0         | A1 ^ -> ZN v | NAND2_X4 | 0.029 |   0.354 |    0.493 | 
     | g207619             | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.372 |    0.511 | 
     | FE_RC_666_0         | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.384 |    0.522 | 
     | cpuregs_reg[5][21]  | D v          | DFF_X1   | 0.000 |   0.384 |    0.522 | 
     +----------------------------------------------------------------------------+ 
Path 1408: MET Setup Check with Pin reg_pc_reg[12]/CK 
Endpoint:   reg_pc_reg[12]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.295
= Slack Time                    0.139
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.036 |    0.103 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.112 |   0.076 |    0.214 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.029 |   0.105 |    0.244 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X1   | 0.047 |   0.152 |    0.291 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.096 |   0.248 |    0.387 | 
     | g213650           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.269 |    0.408 | 
     | g199550           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.295 |    0.434 | 
     | reg_pc_reg[12]    | D ^          | DFF_X2    | 0.000 |   0.295 |    0.434 | 
     +---------------------------------------------------------------------------+ 
Path 1409: MET Setup Check with Pin cpuregs_reg[20][21]/CK 
Endpoint:   cpuregs_reg[20][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.522
- Arrival Time                  0.383
= Slack Time                    0.139
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.104 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.212 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.237 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.272 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.309 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.207 |    0.346 | 
     | add_1312_30_g7570   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.229 |    0.368 | 
     | FE_RC_2295_0        | B1 v -> ZN ^ | OAI21_X1 | 0.045 |   0.274 |    0.413 | 
     | FE_RC_463_0         | A ^ -> ZN v  | INV_X1   | 0.013 |   0.287 |    0.426 | 
     | FE_RC_462_0         | A1 v -> ZN ^ | AOI22_X2 | 0.038 |   0.325 |    0.464 | 
     | FE_RC_461_0         | A1 ^ -> ZN v | NAND2_X4 | 0.029 |   0.354 |    0.493 | 
     | g222739             | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.372 |    0.511 | 
     | FE_RC_721_0         | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.383 |    0.522 | 
     | cpuregs_reg[20][21] | D v          | DFF_X1   | 0.000 |   0.383 |    0.522 | 
     +----------------------------------------------------------------------------+ 
Path 1410: MET Setup Check with Pin cpuregs_reg[13][21]/CK 
Endpoint:   cpuregs_reg[13][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.522
- Arrival Time                  0.383
= Slack Time                    0.139
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.104 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.212 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.237 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.272 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.309 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.207 |    0.346 | 
     | add_1312_30_g7570   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.229 |    0.368 | 
     | FE_RC_2295_0        | B1 v -> ZN ^ | OAI21_X1 | 0.045 |   0.274 |    0.413 | 
     | FE_RC_463_0         | A ^ -> ZN v  | INV_X1   | 0.013 |   0.287 |    0.426 | 
     | FE_RC_462_0         | A1 v -> ZN ^ | AOI22_X2 | 0.038 |   0.325 |    0.464 | 
     | FE_RC_461_0         | A1 ^ -> ZN v | NAND2_X4 | 0.029 |   0.354 |    0.493 | 
     | g207622             | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.372 |    0.511 | 
     | FE_RC_513_0         | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.383 |    0.522 | 
     | cpuregs_reg[13][21] | D v          | DFF_X1   | 0.000 |   0.383 |    0.522 | 
     +----------------------------------------------------------------------------+ 
Path 1411: MET Setup Check with Pin count_instr_reg[12]/CK 
Endpoint:   count_instr_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.301
= Slack Time                    0.139
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[1]    | CK ^         |          |       |  -0.036 |    0.103 | 
     | count_instr_reg[1]    | CK ^ -> Q ^  | DFF_X1   | 0.115 |   0.079 |    0.218 | 
     | g209722               | A3 ^ -> ZN ^ | AND4_X1  | 0.069 |   0.148 |    0.287 | 
     | g209766               | A2 ^ -> ZN ^ | AND2_X1  | 0.057 |   0.205 |    0.344 | 
     | inc_add_1559_34_g1194 | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.223 |    0.362 | 
     | inc_add_1559_34_g1157 | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.261 |    0.400 | 
     | g200246               | A1 v -> ZN ^ | AOI22_X1 | 0.032 |   0.293 |    0.432 | 
     | g200127               | A ^ -> ZN v  | INV_X1   | 0.008 |   0.301 |    0.440 | 
     | count_instr_reg[12]   | D v          | DFF_X1   | 0.000 |   0.301 |    0.440 | 
     +------------------------------------------------------------------------------+ 
Path 1412: MET Setup Check with Pin decoded_imm_reg[15]/CK 
Endpoint:   decoded_imm_reg[15]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.300
= Slack Time                    0.139
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |           |       |  -0.034 |    0.105 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1    | 0.094 |   0.059 |    0.198 | 
     | g90422                     | A v -> ZN ^  | INV_X1    | 0.022 |   0.082 |    0.221 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4  | 0.023 |   0.105 |    0.244 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4    | 0.040 |   0.145 |    0.284 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1  | 0.037 |   0.181 |    0.320 | 
     | g213581                    | A2 v -> ZN v | AND2_X2   | 0.042 |   0.223 |    0.362 | 
     | g213583                    | A1 v -> ZN v | OR2_X2    | 0.054 |   0.277 |    0.416 | 
     | g213588                    | A v -> ZN ^  | OAI211_X1 | 0.023 |   0.300 |    0.439 | 
     | decoded_imm_reg[15]        | D ^          | DFF_X1    | 0.000 |   0.300 |    0.439 | 
     +------------------------------------------------------------------------------------+ 
Path 1413: MET Setup Check with Pin latched_is_lh_reg/CK 
Endpoint:   latched_is_lh_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.437
- Arrival Time                  0.297
= Slack Time                    0.139
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.034 |    0.105 | 
     | mem_state_reg[0]  | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.219 | 
     | g197              | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.247 | 
     | FE_RC_1025_0      | A1 ^ -> ZN v | AOI22_X2 | 0.013 |   0.120 |    0.260 | 
     | g209212           | A1 v -> ZN ^ | NOR2_X2  | 0.051 |   0.171 |    0.310 | 
     | g205416           | A1 ^ -> ZN v | NOR2_X4  | 0.013 |   0.184 |    0.324 | 
     | g209468           | A1 v -> ZN ^ | NOR2_X1  | 0.049 |   0.233 |    0.373 | 
     | g198898           | A1 ^ -> ZN v | NOR2_X1  | 0.015 |   0.249 |    0.388 | 
     | g198884           | A v -> ZN ^  | INV_X1   | 0.014 |   0.263 |    0.402 | 
     | g198163           | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.274 |    0.413 | 
     | g195529__6877     | B1 v -> ZN ^ | OAI21_X1 | 0.023 |   0.297 |    0.437 | 
     | latched_is_lh_reg | D ^          | DFF_X1   | 0.000 |   0.297 |    0.437 | 
     +--------------------------------------------------------------------------+ 
Path 1414: MET Setup Check with Pin decoded_imm_reg[19]/CK 
Endpoint:   decoded_imm_reg[19]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.300
= Slack Time                    0.140
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |           |       |  -0.034 |    0.105 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1    | 0.094 |   0.059 |    0.199 | 
     | g90422                     | A v -> ZN ^  | INV_X1    | 0.022 |   0.082 |    0.221 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4  | 0.023 |   0.105 |    0.245 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4    | 0.040 |   0.145 |    0.284 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1  | 0.037 |   0.181 |    0.321 | 
     | g213581                    | A2 v -> ZN v | AND2_X2   | 0.042 |   0.223 |    0.362 | 
     | g213583                    | A1 v -> ZN v | OR2_X2    | 0.054 |   0.277 |    0.417 | 
     | g213591                    | A v -> ZN ^  | OAI211_X1 | 0.023 |   0.300 |    0.440 | 
     | decoded_imm_reg[19]        | D ^          | DFF_X1    | 0.000 |   0.300 |    0.440 | 
     +------------------------------------------------------------------------------------+ 
Path 1415: MET Setup Check with Pin decoded_imm_reg[18]/CK 
Endpoint:   decoded_imm_reg[18]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.300
= Slack Time                    0.140
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |           |       |  -0.034 |    0.105 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1    | 0.094 |   0.059 |    0.199 | 
     | g90422                     | A v -> ZN ^  | INV_X1    | 0.022 |   0.082 |    0.221 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4  | 0.023 |   0.105 |    0.245 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4    | 0.040 |   0.145 |    0.284 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1  | 0.037 |   0.181 |    0.321 | 
     | g213581                    | A2 v -> ZN v | AND2_X2   | 0.042 |   0.223 |    0.362 | 
     | g213583                    | A1 v -> ZN v | OR2_X2    | 0.054 |   0.277 |    0.417 | 
     | g213587                    | A v -> ZN ^  | OAI211_X1 | 0.023 |   0.300 |    0.440 | 
     | decoded_imm_reg[18]        | D ^          | DFF_X1    | 0.000 |   0.300 |    0.440 | 
     +------------------------------------------------------------------------------------+ 
Path 1416: MET Setup Check with Pin decoded_imm_reg[16]/CK 
Endpoint:   decoded_imm_reg[16]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.300
= Slack Time                    0.140
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |           |       |  -0.034 |    0.106 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1    | 0.094 |   0.059 |    0.199 | 
     | g90422                     | A v -> ZN ^  | INV_X1    | 0.022 |   0.082 |    0.222 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4  | 0.023 |   0.105 |    0.245 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4    | 0.040 |   0.145 |    0.285 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1  | 0.037 |   0.181 |    0.321 | 
     | g213581                    | A2 v -> ZN v | AND2_X2   | 0.042 |   0.223 |    0.363 | 
     | g213583                    | A1 v -> ZN v | OR2_X2    | 0.054 |   0.277 |    0.417 | 
     | g213585                    | A v -> ZN ^  | OAI211_X1 | 0.023 |   0.300 |    0.440 | 
     | decoded_imm_reg[16]        | D ^          | DFF_X2    | 0.000 |   0.300 |    0.440 | 
     +------------------------------------------------------------------------------------+ 
Path 1417: MET Setup Check with Pin cpuregs_reg[17][16]/CK 
Endpoint:   cpuregs_reg[17][16]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.492
- Arrival Time                  0.351
= Slack Time                    0.141
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.106 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.213 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.239 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.273 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.311 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.348 | 
     | FE_OCPC345_n_14702  | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.234 |    0.374 | 
     | FE_RC_2354_0        | A2 ^ -> ZN v | NAND2_X2  | 0.014 |   0.248 |    0.388 | 
     | FE_RC_2353_0        | A v -> ZN ^  | OAI211_X2 | 0.024 |   0.272 |    0.412 | 
     | FE_RC_2379_0        | A1 ^ -> ZN v | NAND2_X2  | 0.041 |   0.313 |    0.453 | 
     | g223328             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.334 |    0.474 | 
     | g196840             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.351 |    0.492 | 
     | cpuregs_reg[17][16] | D v          | DFF_X1    | 0.000 |   0.351 |    0.492 | 
     +-----------------------------------------------------------------------------+ 
Path 1418: MET Setup Check with Pin cpuregs_reg[16][23]/CK 
Endpoint:   cpuregs_reg[16][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[18]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.519
- Arrival Time                  0.379
= Slack Time                    0.141
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[18]       | CK ^         |           |       |  -0.013 |    0.127 | 
     | reg_pc_reg[18]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.093 |    0.234 | 
     | FE_OCPC216_reg_pc_18 | A ^ -> Z ^   | BUF_X1    | 0.032 |   0.126 |    0.266 | 
     | FE_RC_2307_0         | A1 ^ -> ZN ^ | AND4_X2   | 0.052 |   0.178 |    0.319 | 
     | add_1312_30_g7589    | A1 ^ -> ZN ^ | AND3_X1   | 0.042 |   0.219 |    0.360 | 
     | add_1312_30_g7569    | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.236 |    0.377 | 
     | FE_RC_2336_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.251 |    0.391 | 
     | FE_RC_2335_0         | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.274 |    0.415 | 
     | g226492              | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.353 |    0.493 | 
     | g221898              | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.367 |    0.507 | 
     | FE_RC_797_0          | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.379 |    0.519 | 
     | cpuregs_reg[16][23]  | D ^          | DFF_X1    | 0.000 |   0.379 |    0.519 | 
     +------------------------------------------------------------------------------+ 
Path 1419: MET Setup Check with Pin count_cycle_reg[8]/CK 
Endpoint:   count_cycle_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.301
= Slack Time                    0.141
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[0]      | CK ^         |          |       |  -0.036 |    0.105 | 
     | count_cycle_reg[0]      | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.074 |    0.215 | 
     | inc_add_1428_40_g209264 | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.117 |    0.258 | 
     | inc_add_1428_40_g1221   | A1 ^ -> ZN ^ | AND3_X1  | 0.050 |   0.167 |    0.308 | 
     | inc_add_1428_40_g1207   | A1 ^ -> ZN ^ | AND2_X1  | 0.056 |   0.223 |    0.364 | 
     | inc_add_1428_40_g1206   | A ^ -> ZN v  | INV_X1   | 0.015 |   0.237 |    0.378 | 
     | inc_add_1428_40_g1185   | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.273 |    0.414 | 
     | g200997                 | A1 v -> ZN v | AND2_X1  | 0.028 |   0.301 |    0.442 | 
     | count_cycle_reg[8]      | D v          | DFF_X1   | 0.000 |   0.301 |    0.442 | 
     +--------------------------------------------------------------------------------+ 
Path 1420: MET Setup Check with Pin count_cycle_reg[7]/CK 
Endpoint:   count_cycle_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.298
= Slack Time                    0.141
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +-------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                         |              |         |       |  Time   |   Time   | 
     |-------------------------+--------------+---------+-------+---------+----------| 
     | count_cycle_reg[0]      | CK ^         |         |       |  -0.036 |    0.105 | 
     | count_cycle_reg[0]      | CK ^ -> Q ^  | DFF_X1  | 0.110 |   0.074 |    0.215 | 
     | inc_add_1428_40_g209264 | A1 ^ -> ZN ^ | AND2_X1 | 0.043 |   0.117 |    0.258 | 
     | inc_add_1428_40_g1221   | A1 ^ -> ZN ^ | AND3_X1 | 0.050 |   0.167 |    0.308 | 
     | inc_add_1428_40_g1213   | A ^ -> ZN v  | INV_X1  | 0.015 |   0.182 |    0.323 | 
     | inc_add_1428_40_g1208   | A1 v -> ZN ^ | NOR3_X1 | 0.037 |   0.219 |    0.360 | 
     | inc_add_1428_40_g1186   | A ^ -> Z ^   | XOR2_X1 | 0.047 |   0.266 |    0.407 | 
     | g200975                 | A1 ^ -> ZN ^ | AND2_X1 | 0.032 |   0.298 |    0.439 | 
     | count_cycle_reg[7]      | D ^          | DFF_X1  | 0.000 |   0.298 |    0.439 | 
     +-------------------------------------------------------------------------------+ 
Path 1421: MET Setup Check with Pin instr_rdinstr_reg/CK 
Endpoint:   instr_rdinstr_reg/D          (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.436
- Arrival Time                  0.295
= Slack Time                    0.141
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.107 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.201 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.082 |    0.223 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.105 |    0.246 | 
     | g201240                    | A1 v -> ZN ^ | NOR2_X1  | 0.049 |   0.154 |    0.295 | 
     | g200743                    | A1 ^ -> ZN v | NAND2_X1 | 0.031 |   0.185 |    0.326 | 
     | g199864                    | A1 v -> ZN ^ | NOR3_X1  | 0.061 |   0.246 |    0.387 | 
     | g199457                    | A1 ^ -> ZN v | NAND3_X1 | 0.026 |   0.272 |    0.413 | 
     | g216405                    | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.295 |    0.436 | 
     | instr_rdinstr_reg          | D ^          | DFF_X1   | 0.000 |   0.295 |    0.436 | 
     +-----------------------------------------------------------------------------------+ 
Path 1422: MET Setup Check with Pin instr_rdcycle_reg/CK 
Endpoint:   instr_rdcycle_reg/D          (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.436
- Arrival Time                  0.295
= Slack Time                    0.141
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.107 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.201 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.082 |    0.223 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.105 |    0.246 | 
     | g201240                    | A1 v -> ZN ^ | NOR2_X1  | 0.049 |   0.154 |    0.295 | 
     | g200743                    | A1 ^ -> ZN v | NAND2_X1 | 0.031 |   0.185 |    0.326 | 
     | g199864                    | A1 v -> ZN ^ | NOR3_X1  | 0.061 |   0.246 |    0.387 | 
     | g199456                    | A1 ^ -> ZN v | NAND3_X1 | 0.026 |   0.272 |    0.413 | 
     | g216406                    | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.295 |    0.436 | 
     | instr_rdcycle_reg          | D ^          | DFF_X1   | 0.000 |   0.295 |    0.436 | 
     +-----------------------------------------------------------------------------------+ 
Path 1423: MET Setup Check with Pin instr_srl_reg/CK 
Endpoint:   instr_srl_reg/D       (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[25]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.433
- Arrival Time                  0.290
= Slack Time                    0.143
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[25] | CK ^         |          |       |  -0.032 |    0.111 | 
     | mem_rdata_q_reg[25] | CK ^ -> Q v  | SDFF_X1  | 0.086 |   0.054 |    0.197 | 
     | g201033             | A2 v -> ZN ^ | NOR2_X1  | 0.035 |   0.089 |    0.232 | 
     | g200744             | A1 ^ -> ZN ^ | AND2_X1  | 0.047 |   0.136 |    0.279 | 
     | g200580             | A1 ^ -> ZN v | NAND3_X1 | 0.034 |   0.170 |    0.313 | 
     | g209851             | A2 v -> ZN v | OR3_X1   | 0.092 |   0.262 |    0.405 | 
     | g199432             | A1 v -> ZN ^ | OAI22_X1 | 0.028 |   0.290 |    0.433 | 
     | instr_srl_reg       | D ^          | DFF_X1   | 0.000 |   0.290 |    0.433 | 
     +----------------------------------------------------------------------------+ 
Path 1424: MET Setup Check with Pin count_instr_reg[0]/CK 
Endpoint:   count_instr_reg[0]/D  (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.068
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.396
- Arrival Time                  0.253
= Slack Time                    0.143
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |          |       |  -0.035 |    0.108 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.219 | 
     | FE_OCPC214_decoder_trigger | A ^ -> Z ^   | BUF_X1   | 0.033 |   0.109 |    0.252 | 
     | FE_RC_763_0                | A2 ^ -> ZN v | NAND3_X1 | 0.034 |   0.142 |    0.286 | 
     | FE_RC_764_0                | A v -> ZN ^  | INV_X4   | 0.036 |   0.178 |    0.321 | 
     | FE_OFC21_n_14687           | A ^ -> Z ^   | BUF_X4   | 0.075 |   0.253 |    0.396 | 
     | count_instr_reg[0]         | D ^          | SDFF_X1  | 0.000 |   0.253 |    0.396 | 
     +-----------------------------------------------------------------------------------+ 
Path 1425: MET Setup Check with Pin instr_xor_reg/CK 
Endpoint:   instr_xor_reg/D       (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[25]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.290
= Slack Time                    0.144
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[25] | CK ^         |          |       |  -0.032 |    0.112 | 
     | mem_rdata_q_reg[25] | CK ^ -> Q v  | SDFF_X1  | 0.086 |   0.054 |    0.197 | 
     | g201033             | A2 v -> ZN ^ | NOR2_X1  | 0.035 |   0.089 |    0.233 | 
     | g200744             | A1 ^ -> ZN ^ | AND2_X1  | 0.047 |   0.136 |    0.280 | 
     | g200580             | A1 ^ -> ZN v | NAND3_X1 | 0.034 |   0.170 |    0.314 | 
     | g209851             | A2 v -> ZN v | OR3_X1   | 0.092 |   0.262 |    0.405 | 
     | g199431             | A1 v -> ZN ^ | OAI22_X1 | 0.028 |   0.290 |    0.434 | 
     | instr_xor_reg       | D ^          | DFF_X1   | 0.000 |   0.290 |    0.434 | 
     +----------------------------------------------------------------------------+ 
Path 1426: MET Setup Check with Pin instr_or_reg/CK 
Endpoint:   instr_or_reg/D        (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[25]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.290
= Slack Time                    0.144
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[25] | CK ^         |          |       |  -0.032 |    0.112 | 
     | mem_rdata_q_reg[25] | CK ^ -> Q v  | SDFF_X1  | 0.086 |   0.054 |    0.197 | 
     | g201033             | A2 v -> ZN ^ | NOR2_X1  | 0.035 |   0.089 |    0.233 | 
     | g200744             | A1 ^ -> ZN ^ | AND2_X1  | 0.047 |   0.136 |    0.280 | 
     | g200580             | A1 ^ -> ZN v | NAND3_X1 | 0.034 |   0.170 |    0.314 | 
     | g209851             | A2 v -> ZN v | OR3_X1   | 0.092 |   0.262 |    0.405 | 
     | g199455             | A1 v -> ZN ^ | OAI22_X1 | 0.028 |   0.290 |    0.434 | 
     | instr_or_reg        | D ^          | DFF_X1   | 0.000 |   0.290 |    0.434 | 
     +----------------------------------------------------------------------------+ 
Path 1427: MET Setup Check with Pin instr_and_reg/CK 
Endpoint:   instr_and_reg/D       (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[25]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.290
= Slack Time                    0.144
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[25] | CK ^         |          |       |  -0.032 |    0.112 | 
     | mem_rdata_q_reg[25] | CK ^ -> Q v  | SDFF_X1  | 0.086 |   0.054 |    0.197 | 
     | g201033             | A2 v -> ZN ^ | NOR2_X1  | 0.035 |   0.089 |    0.233 | 
     | g200744             | A1 ^ -> ZN ^ | AND2_X1  | 0.047 |   0.136 |    0.280 | 
     | g200580             | A1 ^ -> ZN v | NAND3_X1 | 0.034 |   0.170 |    0.314 | 
     | g209851             | A2 v -> ZN v | OR3_X1   | 0.092 |   0.262 |    0.405 | 
     | g199458             | A1 v -> ZN ^ | OAI22_X1 | 0.028 |   0.290 |    0.434 | 
     | instr_and_reg       | D ^          | DFF_X1   | 0.000 |   0.290 |    0.434 | 
     +----------------------------------------------------------------------------+ 
Path 1428: MET Setup Check with Pin mem_do_prefetch_reg/CK 
Endpoint:   mem_do_prefetch_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.035
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.430
- Arrival Time                  0.286
= Slack Time                    0.144
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |          |       |  -0.035 |    0.109 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.220 | 
     | FE_OCPC214_decoder_trigger | A ^ -> Z ^   | BUF_X1   | 0.033 |   0.109 |    0.253 | 
     | FE_RC_763_0                | A2 ^ -> ZN v | NAND3_X1 | 0.034 |   0.142 |    0.286 | 
     | FE_RC_764_0                | A v -> ZN ^  | INV_X4   | 0.036 |   0.178 |    0.322 | 
     | FE_DBTC21_n_14687          | A ^ -> ZN v  | INV_X1   | 0.016 |   0.194 |    0.338 | 
     | g227553                    | A2 v -> ZN ^ | NOR2_X1  | 0.037 |   0.231 |    0.375 | 
     | g200393                    | A ^ -> ZN v  | INV_X1   | 0.009 |   0.240 |    0.384 | 
     | g198891                    | A2 v -> ZN ^ | OAI33_X1 | 0.047 |   0.286 |    0.430 | 
     | mem_do_prefetch_reg        | D ^          | DFF_X1   | 0.000 |   0.286 |    0.430 | 
     +-----------------------------------------------------------------------------------+ 
Path 1429: MET Setup Check with Pin cpuregs_reg[29][20]/CK 
Endpoint:   cpuregs_reg[29][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.519
- Arrival Time                  0.375
= Slack Time                    0.145
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.113 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.215 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.250 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.271 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.329 | 
     | g226181             | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.218 |    0.363 | 
     | g226180             | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.259 |    0.404 | 
     | FE_OCPC386_n_32523  | A ^ -> Z ^   | BUF_X2   | 0.024 |   0.283 |    0.428 | 
     | g226100             | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.322 |    0.467 | 
     | FE_OCPC482_n_32442  | A ^ -> Z ^   | BUF_X2   | 0.027 |   0.349 |    0.494 | 
     | g223623             | A2 ^ -> ZN v | NAND2_X1 | 0.013 |   0.362 |    0.507 | 
     | FE_RC_484_0         | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.375 |    0.519 | 
     | cpuregs_reg[29][20] | D ^          | DFF_X1   | 0.000 |   0.375 |    0.519 | 
     +----------------------------------------------------------------------------+ 
Path 1430: MET Setup Check with Pin cpuregs_reg[9][20]/CK 
Endpoint:   cpuregs_reg[9][20]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.521
- Arrival Time                  0.376
= Slack Time                    0.145
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.111 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.218 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.244 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.278 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.315 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.352 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.374 | 
     | FE_RC_2137_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.413 | 
     | g217928_dup         | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.490 | 
     | g223631             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.359 |    0.504 | 
     | g197503             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.521 | 
     | cpuregs_reg[9][20]  | D v          | DFF_X1    | 0.000 |   0.376 |    0.521 | 
     +-----------------------------------------------------------------------------+ 
Path 1431: MET Setup Check with Pin cpuregs_reg[3][20]/CK 
Endpoint:   cpuregs_reg[3][20]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.521
- Arrival Time                  0.376
= Slack Time                    0.145
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.111 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.218 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.244 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.278 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.315 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.352 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.374 | 
     | FE_RC_2137_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.413 | 
     | g217928_dup         | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.490 | 
     | g223629             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.359 |    0.504 | 
     | g196962             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.521 | 
     | cpuregs_reg[3][20]  | D v          | DFF_X1    | 0.000 |   0.376 |    0.521 | 
     +-----------------------------------------------------------------------------+ 
Path 1432: MET Setup Check with Pin cpuregs_reg[6][20]/CK 
Endpoint:   cpuregs_reg[6][20]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.521
- Arrival Time                  0.376
= Slack Time                    0.145
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.111 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.218 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.244 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.278 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.315 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.352 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.374 | 
     | FE_RC_2137_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.413 | 
     | g217928_dup         | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.490 | 
     | g223627             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.359 |    0.505 | 
     | g197258             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.376 |    0.521 | 
     | cpuregs_reg[6][20]  | D v          | DFF_X1    | 0.000 |   0.376 |    0.521 | 
     +-----------------------------------------------------------------------------+ 
Path 1433: MET Setup Check with Pin cpuregs_reg[16][21]/CK 
Endpoint:   cpuregs_reg[16][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.519
- Arrival Time                  0.373
= Slack Time                    0.146
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.112 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.219 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.245 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.279 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.316 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.353 | 
     | add_1312_30_g7570   | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.229 |    0.375 | 
     | FE_RC_2296_0        | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.246 |    0.392 | 
     | FE_RC_2295_0        | A ^ -> ZN v  | OAI21_X1  | 0.024 |   0.270 |    0.416 | 
     | g226468             | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.348 |    0.494 | 
     | g221856             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.361 |    0.507 | 
     | FE_RC_711_0         | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.373 |    0.519 | 
     | cpuregs_reg[16][21] | D ^          | DFF_X1    | 0.000 |   0.373 |    0.519 | 
     +-----------------------------------------------------------------------------+ 
Path 1434: MET Setup Check with Pin decoded_imm_reg[14]/CK 
Endpoint:   decoded_imm_reg[14]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.293
= Slack Time                    0.147
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.113 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.207 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.082 |    0.229 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.105 |    0.252 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4   | 0.040 |   0.145 |    0.292 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1 | 0.037 |   0.181 |    0.329 | 
     | g213581                    | A2 v -> ZN v | AND2_X2  | 0.042 |   0.223 |    0.370 | 
     | g213583                    | A1 v -> ZN v | OR2_X2   | 0.054 |   0.277 |    0.424 | 
     | g213589                    | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.293 |    0.440 | 
     | decoded_imm_reg[14]        | D ^          | DFF_X1   | 0.000 |   0.293 |    0.440 | 
     +-----------------------------------------------------------------------------------+ 
Path 1435: MET Setup Check with Pin decoded_imm_reg[13]/CK 
Endpoint:   decoded_imm_reg[13]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.293
= Slack Time                    0.147
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.113 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.207 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.082 |    0.229 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.105 |    0.252 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4   | 0.040 |   0.145 |    0.292 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1 | 0.037 |   0.181 |    0.329 | 
     | g213581                    | A2 v -> ZN v | AND2_X2  | 0.042 |   0.223 |    0.370 | 
     | g213583                    | A1 v -> ZN v | OR2_X2   | 0.054 |   0.277 |    0.424 | 
     | g213592                    | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.293 |    0.440 | 
     | decoded_imm_reg[13]        | D ^          | DFF_X1   | 0.000 |   0.293 |    0.440 | 
     +-----------------------------------------------------------------------------------+ 
Path 1436: MET Setup Check with Pin decoded_imm_reg[12]/CK 
Endpoint:   decoded_imm_reg[12]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.293
= Slack Time                    0.147
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.113 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.207 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.082 |    0.229 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.105 |    0.252 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4   | 0.040 |   0.145 |    0.292 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1 | 0.037 |   0.181 |    0.329 | 
     | g213581                    | A2 v -> ZN v | AND2_X2  | 0.042 |   0.223 |    0.370 | 
     | g213583                    | A1 v -> ZN v | OR2_X2   | 0.054 |   0.277 |    0.424 | 
     | g213593                    | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.293 |    0.440 | 
     | decoded_imm_reg[12]        | D ^          | DFF_X1   | 0.000 |   0.293 |    0.440 | 
     +-----------------------------------------------------------------------------------+ 
Path 1437: MET Setup Check with Pin reg_pc_reg[24]/CK 
Endpoint:   reg_pc_reg[24]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.455
- Arrival Time                  0.307
= Slack Time                    0.148
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.036 |    0.112 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.112 |   0.076 |    0.224 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.029 |   0.105 |    0.253 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X1   | 0.047 |   0.152 |    0.300 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.096 |   0.248 |    0.396 | 
     | g200592           | A ^ -> ZN v  | INV_X1    | 0.014 |   0.262 |    0.410 | 
     | g199564           | B1 v -> ZN ^ | OAI221_X1 | 0.045 |   0.307 |    0.455 | 
     | reg_pc_reg[24]    | D ^          | DFF_X1    | 0.000 |   0.307 |    0.455 | 
     +---------------------------------------------------------------------------+ 
Path 1438: MET Setup Check with Pin mem_addr_reg[31]/CK 
Endpoint:   mem_addr_reg[31]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.401
- Arrival Time                  0.253
= Slack Time                    0.148
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.114 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1  | 0.114 |   0.080 |    0.228 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4  | 0.028 |   0.108 |    0.256 | 
     | FE_RC_2132_0     | A1 ^ -> ZN v | NOR2_X1 | 0.008 |   0.116 |    0.264 | 
     | FE_RC_2130_0     | A1 v -> ZN v | AND2_X2 | 0.033 |   0.149 |    0.297 | 
     | FE_RC_2131_0     | A v -> ZN ^  | INV_X8  | 0.030 |   0.178 |    0.327 | 
     | g200499_0        | A1 ^ -> ZN ^ | AND2_X2 | 0.074 |   0.253 |    0.401 | 
     | mem_addr_reg[31] | SE ^         | SDFF_X1 | 0.000 |   0.253 |    0.401 | 
     +------------------------------------------------------------------------+ 
Path 1439: MET Setup Check with Pin mem_addr_reg[30]/CK 
Endpoint:   mem_addr_reg[30]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.401
- Arrival Time                  0.253
= Slack Time                    0.148
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.114 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1  | 0.114 |   0.080 |    0.228 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4  | 0.028 |   0.108 |    0.256 | 
     | FE_RC_2132_0     | A1 ^ -> ZN v | NOR2_X1 | 0.008 |   0.116 |    0.264 | 
     | FE_RC_2130_0     | A1 v -> ZN v | AND2_X2 | 0.033 |   0.149 |    0.297 | 
     | FE_RC_2131_0     | A v -> ZN ^  | INV_X8  | 0.030 |   0.178 |    0.327 | 
     | g200499_0        | A1 ^ -> ZN ^ | AND2_X2 | 0.074 |   0.253 |    0.401 | 
     | mem_addr_reg[30] | SE ^         | SDFF_X1 | 0.000 |   0.253 |    0.401 | 
     +------------------------------------------------------------------------+ 
Path 1440: MET Setup Check with Pin mem_addr_reg[29]/CK 
Endpoint:   mem_addr_reg[29]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.401
- Arrival Time                  0.253
= Slack Time                    0.148
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.114 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1  | 0.114 |   0.080 |    0.228 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4  | 0.028 |   0.108 |    0.256 | 
     | FE_RC_2132_0     | A1 ^ -> ZN v | NOR2_X1 | 0.008 |   0.116 |    0.264 | 
     | FE_RC_2130_0     | A1 v -> ZN v | AND2_X2 | 0.033 |   0.149 |    0.297 | 
     | FE_RC_2131_0     | A v -> ZN ^  | INV_X8  | 0.030 |   0.178 |    0.327 | 
     | g200499_0        | A1 ^ -> ZN ^ | AND2_X2 | 0.074 |   0.253 |    0.401 | 
     | mem_addr_reg[29] | SE ^         | SDFF_X1 | 0.000 |   0.253 |    0.401 | 
     +------------------------------------------------------------------------+ 
Path 1441: MET Setup Check with Pin mem_addr_reg[28]/CK 
Endpoint:   mem_addr_reg[28]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.401
- Arrival Time                  0.253
= Slack Time                    0.148
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.114 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1  | 0.114 |   0.080 |    0.228 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4  | 0.028 |   0.108 |    0.256 | 
     | FE_RC_2132_0     | A1 ^ -> ZN v | NOR2_X1 | 0.008 |   0.116 |    0.264 | 
     | FE_RC_2130_0     | A1 v -> ZN v | AND2_X2 | 0.033 |   0.149 |    0.297 | 
     | FE_RC_2131_0     | A v -> ZN ^  | INV_X8  | 0.030 |   0.178 |    0.327 | 
     | g200499_0        | A1 ^ -> ZN ^ | AND2_X2 | 0.074 |   0.253 |    0.401 | 
     | mem_addr_reg[28] | SE ^         | SDFF_X1 | 0.000 |   0.253 |    0.401 | 
     +------------------------------------------------------------------------+ 
Path 1442: MET Setup Check with Pin mem_addr_reg[27]/CK 
Endpoint:   mem_addr_reg[27]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.401
- Arrival Time                  0.253
= Slack Time                    0.148
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.114 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1  | 0.114 |   0.080 |    0.228 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4  | 0.028 |   0.108 |    0.256 | 
     | FE_RC_2132_0     | A1 ^ -> ZN v | NOR2_X1 | 0.008 |   0.116 |    0.264 | 
     | FE_RC_2130_0     | A1 v -> ZN v | AND2_X2 | 0.033 |   0.149 |    0.297 | 
     | FE_RC_2131_0     | A v -> ZN ^  | INV_X8  | 0.030 |   0.178 |    0.327 | 
     | g200499_0        | A1 ^ -> ZN ^ | AND2_X2 | 0.074 |   0.253 |    0.401 | 
     | mem_addr_reg[27] | SE ^         | SDFF_X1 | 0.000 |   0.253 |    0.401 | 
     +------------------------------------------------------------------------+ 
Path 1443: MET Setup Check with Pin mem_addr_reg[26]/CK 
Endpoint:   mem_addr_reg[26]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.401
- Arrival Time                  0.253
= Slack Time                    0.148
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.114 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1  | 0.114 |   0.080 |    0.228 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4  | 0.028 |   0.108 |    0.256 | 
     | FE_RC_2132_0     | A1 ^ -> ZN v | NOR2_X1 | 0.008 |   0.116 |    0.264 | 
     | FE_RC_2130_0     | A1 v -> ZN v | AND2_X2 | 0.033 |   0.149 |    0.297 | 
     | FE_RC_2131_0     | A v -> ZN ^  | INV_X8  | 0.030 |   0.178 |    0.327 | 
     | g200499_0        | A1 ^ -> ZN ^ | AND2_X2 | 0.074 |   0.253 |    0.401 | 
     | mem_addr_reg[26] | SE ^         | SDFF_X1 | 0.000 |   0.253 |    0.401 | 
     +------------------------------------------------------------------------+ 
Path 1444: MET Setup Check with Pin mem_addr_reg[25]/CK 
Endpoint:   mem_addr_reg[25]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.401
- Arrival Time                  0.253
= Slack Time                    0.148
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.114 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1  | 0.114 |   0.080 |    0.228 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4  | 0.028 |   0.108 |    0.256 | 
     | FE_RC_2132_0     | A1 ^ -> ZN v | NOR2_X1 | 0.008 |   0.116 |    0.264 | 
     | FE_RC_2130_0     | A1 v -> ZN v | AND2_X2 | 0.033 |   0.149 |    0.297 | 
     | FE_RC_2131_0     | A v -> ZN ^  | INV_X8  | 0.030 |   0.178 |    0.327 | 
     | g200499_0        | A1 ^ -> ZN ^ | AND2_X2 | 0.074 |   0.253 |    0.401 | 
     | mem_addr_reg[25] | SE ^         | SDFF_X1 | 0.000 |   0.253 |    0.401 | 
     +------------------------------------------------------------------------+ 
Path 1445: MET Setup Check with Pin mem_addr_reg[24]/CK 
Endpoint:   mem_addr_reg[24]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.401
- Arrival Time                  0.253
= Slack Time                    0.148
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.114 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1  | 0.114 |   0.080 |    0.228 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4  | 0.028 |   0.108 |    0.256 | 
     | FE_RC_2132_0     | A1 ^ -> ZN v | NOR2_X1 | 0.008 |   0.116 |    0.264 | 
     | FE_RC_2130_0     | A1 v -> ZN v | AND2_X2 | 0.033 |   0.149 |    0.297 | 
     | FE_RC_2131_0     | A v -> ZN ^  | INV_X8  | 0.030 |   0.178 |    0.327 | 
     | g200499_0        | A1 ^ -> ZN ^ | AND2_X2 | 0.074 |   0.253 |    0.401 | 
     | mem_addr_reg[24] | SE ^         | SDFF_X1 | 0.000 |   0.253 |    0.401 | 
     +------------------------------------------------------------------------+ 
Path 1446: MET Setup Check with Pin mem_addr_reg[23]/CK 
Endpoint:   mem_addr_reg[23]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.401
- Arrival Time                  0.253
= Slack Time                    0.148
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.114 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1  | 0.114 |   0.080 |    0.228 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4  | 0.028 |   0.108 |    0.256 | 
     | FE_RC_2132_0     | A1 ^ -> ZN v | NOR2_X1 | 0.008 |   0.116 |    0.264 | 
     | FE_RC_2130_0     | A1 v -> ZN v | AND2_X2 | 0.033 |   0.149 |    0.297 | 
     | FE_RC_2131_0     | A v -> ZN ^  | INV_X8  | 0.030 |   0.178 |    0.327 | 
     | g200499_0        | A1 ^ -> ZN ^ | AND2_X2 | 0.074 |   0.253 |    0.401 | 
     | mem_addr_reg[23] | SE ^         | SDFF_X1 | 0.000 |   0.253 |    0.401 | 
     +------------------------------------------------------------------------+ 
Path 1447: MET Setup Check with Pin mem_addr_reg[22]/CK 
Endpoint:   mem_addr_reg[22]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.401
- Arrival Time                  0.253
= Slack Time                    0.148
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.114 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1  | 0.114 |   0.080 |    0.228 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4  | 0.028 |   0.108 |    0.256 | 
     | FE_RC_2132_0     | A1 ^ -> ZN v | NOR2_X1 | 0.008 |   0.116 |    0.264 | 
     | FE_RC_2130_0     | A1 v -> ZN v | AND2_X2 | 0.033 |   0.149 |    0.297 | 
     | FE_RC_2131_0     | A v -> ZN ^  | INV_X8  | 0.030 |   0.178 |    0.327 | 
     | g200499_0        | A1 ^ -> ZN ^ | AND2_X2 | 0.074 |   0.253 |    0.401 | 
     | mem_addr_reg[22] | SE ^         | SDFF_X1 | 0.000 |   0.253 |    0.401 | 
     +------------------------------------------------------------------------+ 
Path 1448: MET Setup Check with Pin mem_addr_reg[21]/CK 
Endpoint:   mem_addr_reg[21]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.401
- Arrival Time                  0.253
= Slack Time                    0.148
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.114 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1  | 0.114 |   0.080 |    0.228 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4  | 0.028 |   0.108 |    0.256 | 
     | FE_RC_2132_0     | A1 ^ -> ZN v | NOR2_X1 | 0.008 |   0.116 |    0.264 | 
     | FE_RC_2130_0     | A1 v -> ZN v | AND2_X2 | 0.033 |   0.149 |    0.297 | 
     | FE_RC_2131_0     | A v -> ZN ^  | INV_X8  | 0.030 |   0.178 |    0.327 | 
     | g200499_0        | A1 ^ -> ZN ^ | AND2_X2 | 0.074 |   0.253 |    0.401 | 
     | mem_addr_reg[21] | SE ^         | SDFF_X1 | 0.000 |   0.253 |    0.401 | 
     +------------------------------------------------------------------------+ 
Path 1449: MET Setup Check with Pin mem_addr_reg[20]/CK 
Endpoint:   mem_addr_reg[20]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.401
- Arrival Time                  0.253
= Slack Time                    0.148
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.114 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1  | 0.114 |   0.080 |    0.228 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4  | 0.028 |   0.108 |    0.256 | 
     | FE_RC_2132_0     | A1 ^ -> ZN v | NOR2_X1 | 0.008 |   0.116 |    0.264 | 
     | FE_RC_2130_0     | A1 v -> ZN v | AND2_X2 | 0.033 |   0.149 |    0.297 | 
     | FE_RC_2131_0     | A v -> ZN ^  | INV_X8  | 0.030 |   0.178 |    0.327 | 
     | g200499_0        | A1 ^ -> ZN ^ | AND2_X2 | 0.074 |   0.253 |    0.401 | 
     | mem_addr_reg[20] | SE ^         | SDFF_X1 | 0.000 |   0.253 |    0.401 | 
     +------------------------------------------------------------------------+ 
Path 1450: MET Setup Check with Pin count_instr_reg[2]/CK 
Endpoint:   count_instr_reg[2]/D  (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.289
= Slack Time                    0.148
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |          |       |  -0.035 |    0.113 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.224 | 
     | FE_OCPC214_decoder_trigger | A ^ -> Z ^   | BUF_X1   | 0.033 |   0.109 |    0.257 | 
     | FE_RC_763_0                | A2 ^ -> ZN v | NAND3_X1 | 0.034 |   0.142 |    0.291 | 
     | FE_RC_764_0                | A v -> ZN ^  | INV_X4   | 0.036 |   0.178 |    0.326 | 
     | FE_OFC21_n_14687           | A ^ -> Z ^   | BUF_X4   | 0.075 |   0.253 |    0.401 | 
     | g200234                    | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.273 |    0.422 | 
     | g200120                    | A v -> ZN ^  | INV_X1   | 0.016 |   0.289 |    0.438 | 
     | count_instr_reg[2]         | D ^          | DFF_X1   | 0.000 |   0.289 |    0.438 | 
     +-----------------------------------------------------------------------------------+ 
Path 1451: MET Setup Check with Pin count_instr_reg[1]/CK 
Endpoint:   count_instr_reg[1]/D  (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.289
= Slack Time                    0.148
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |          |       |  -0.035 |    0.113 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.224 | 
     | FE_OCPC214_decoder_trigger | A ^ -> Z ^   | BUF_X1   | 0.033 |   0.109 |    0.257 | 
     | FE_RC_763_0                | A2 ^ -> ZN v | NAND3_X1 | 0.034 |   0.142 |    0.291 | 
     | FE_RC_764_0                | A v -> ZN ^  | INV_X4   | 0.036 |   0.178 |    0.326 | 
     | FE_OFC21_n_14687           | A ^ -> Z ^   | BUF_X4   | 0.075 |   0.253 |    0.401 | 
     | g200239                    | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.273 |    0.422 | 
     | g200123                    | A v -> ZN ^  | INV_X1   | 0.016 |   0.289 |    0.438 | 
     | count_instr_reg[1]         | D ^          | DFF_X1   | 0.000 |   0.289 |    0.438 | 
     +-----------------------------------------------------------------------------------+ 
Path 1452: MET Setup Check with Pin count_instr_reg[6]/CK 
Endpoint:   count_instr_reg[6]/D  (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.289
= Slack Time                    0.149
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |          |       |  -0.035 |    0.114 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.224 | 
     | FE_OCPC214_decoder_trigger | A ^ -> Z ^   | BUF_X1   | 0.033 |   0.109 |    0.258 | 
     | FE_RC_763_0                | A2 ^ -> ZN v | NAND3_X1 | 0.034 |   0.142 |    0.291 | 
     | FE_RC_764_0                | A v -> ZN ^  | INV_X4   | 0.036 |   0.178 |    0.327 | 
     | FE_OFC21_n_14687           | A ^ -> Z ^   | BUF_X4   | 0.075 |   0.253 |    0.402 | 
     | g200306                    | A2 ^ -> ZN v | AOI22_X1 | 0.021 |   0.274 |    0.423 | 
     | g200150                    | A v -> ZN ^  | INV_X1   | 0.015 |   0.289 |    0.438 | 
     | count_instr_reg[6]         | D ^          | DFF_X1   | 0.000 |   0.289 |    0.438 | 
     +-----------------------------------------------------------------------------------+ 
Path 1453: MET Setup Check with Pin cpuregs_reg[5][20]/CK 
Endpoint:   cpuregs_reg[5][20]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.522
- Arrival Time                  0.373
= Slack Time                    0.150
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.115 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.222 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.248 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.283 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.320 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.357 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.379 | 
     | FE_RC_2137_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.418 | 
     | g217928_dup         | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.495 | 
     | g223632             | A2 v -> ZN ^ | NAND2_X1  | 0.016 |   0.361 |    0.511 | 
     | FE_RC_476_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.373 |    0.522 | 
     | cpuregs_reg[5][20]  | D v          | DFF_X1    | 0.000 |   0.373 |    0.522 | 
     +-----------------------------------------------------------------------------+ 
Path 1454: MET Setup Check with Pin decoded_imm_reg[4]/CK 
Endpoint:   decoded_imm_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/QN     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.435
- Arrival Time                  0.283
= Slack Time                    0.152
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     | instr_jal_reg      | CK ^         |           |       |  -0.035 |    0.117 | 
     | instr_jal_reg      | CK ^ -> QN ^ | SDFF_X1   | 0.109 |   0.074 |    0.226 | 
     | FE_OCPC188_n_70    | A ^ -> Z ^   | BUF_X1    | 0.031 |   0.106 |    0.257 | 
     | g201249            | A2 ^ -> ZN ^ | OR2_X1    | 0.073 |   0.179 |    0.330 | 
     | g201087            | A ^ -> ZN v  | INV_X1    | 0.035 |   0.213 |    0.365 | 
     | g208535            | A1 v -> ZN ^ | AOI22_X1  | 0.036 |   0.250 |    0.401 | 
     | g199752            | A ^ -> ZN v  | OAI221_X1 | 0.033 |   0.283 |    0.435 | 
     | decoded_imm_reg[4] | D v          | DFF_X2    | 0.000 |   0.283 |    0.435 | 
     +----------------------------------------------------------------------------+ 
Path 1455: MET Setup Check with Pin cpuregs_reg[10][20]/CK 
Endpoint:   cpuregs_reg[10][20]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.522
- Arrival Time                  0.370
= Slack Time                    0.152
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.034 |    0.118 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.225 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.026 |   0.099 |    0.251 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1  | 0.034 |   0.133 |    0.285 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2   | 0.037 |   0.170 |    0.322 | 
     | g209107             | A2 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.207 |    0.359 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.229 |    0.381 | 
     | FE_RC_2137_0        | B1 v -> ZN ^ | OAI22_X2  | 0.039 |   0.268 |    0.420 | 
     | g217928_dup         | A1 ^ -> ZN v | OAI222_X4 | 0.077 |   0.345 |    0.497 | 
     | g223626             | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.359 |    0.511 | 
     | FE_RC_441_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.370 |    0.522 | 
     | cpuregs_reg[10][20] | D v          | DFF_X1    | 0.000 |   0.370 |    0.522 | 
     +-----------------------------------------------------------------------------+ 
Path 1456: MET Setup Check with Pin count_instr_reg[7]/CK 
Endpoint:   count_instr_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.284
= Slack Time                    0.153
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[1]      | CK ^         |          |       |  -0.036 |    0.118 | 
     | count_instr_reg[1]      | CK ^ -> Q ^  | DFF_X1   | 0.115 |   0.079 |    0.233 | 
     | g209722                 | A3 ^ -> ZN ^ | AND4_X1  | 0.069 |   0.148 |    0.302 | 
     | inc_add_1559_34_g209723 | A ^ -> ZN v  | INV_X1   | 0.016 |   0.164 |    0.317 | 
     | inc_add_1559_34_g1208   | A1 v -> ZN ^ | NOR3_X1  | 0.037 |   0.201 |    0.354 | 
     | inc_add_1559_34_g1186   | A ^ -> Z ^   | XOR2_X1  | 0.051 |   0.252 |    0.406 | 
     | g200350                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.269 |    0.423 | 
     | g200174                 | A v -> ZN ^  | INV_X1   | 0.015 |   0.284 |    0.438 | 
     | count_instr_reg[7]      | D ^          | DFF_X1   | 0.000 |   0.284 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 1457: MET Setup Check with Pin decoded_imm_reg[1]/CK 
Endpoint:   decoded_imm_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/QN     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.029
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.437
- Arrival Time                  0.283
= Slack Time                    0.154
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     | instr_jal_reg      | CK ^         |           |       |  -0.035 |    0.119 | 
     | instr_jal_reg      | CK ^ -> QN ^ | SDFF_X1   | 0.109 |   0.074 |    0.228 | 
     | FE_OCPC188_n_70    | A ^ -> Z ^   | BUF_X1    | 0.031 |   0.106 |    0.260 | 
     | g201249            | A2 ^ -> ZN ^ | OR2_X1    | 0.073 |   0.179 |    0.333 | 
     | g201087            | A ^ -> ZN v  | INV_X1    | 0.035 |   0.213 |    0.367 | 
     | g217616            | A1 v -> ZN ^ | AOI22_X1  | 0.036 |   0.250 |    0.404 | 
     | g199753            | A ^ -> ZN v  | OAI221_X1 | 0.033 |   0.283 |    0.437 | 
     | decoded_imm_reg[1] | D v          | DFF_X1    | 0.000 |   0.283 |    0.437 | 
     +----------------------------------------------------------------------------+ 
Path 1458: MET Setup Check with Pin decoded_imm_reg[3]/CK 
Endpoint:   decoded_imm_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/QN     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.437
- Arrival Time                  0.283
= Slack Time                    0.154
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     | instr_jal_reg      | CK ^         |           |       |  -0.035 |    0.119 | 
     | instr_jal_reg      | CK ^ -> QN ^ | SDFF_X1   | 0.109 |   0.074 |    0.229 | 
     | FE_OCPC188_n_70    | A ^ -> Z ^   | BUF_X1    | 0.031 |   0.106 |    0.260 | 
     | g201249            | A2 ^ -> ZN ^ | OR2_X1    | 0.073 |   0.179 |    0.333 | 
     | g201087            | A ^ -> ZN v  | INV_X1    | 0.035 |   0.213 |    0.368 | 
     | g208536            | A1 v -> ZN ^ | AOI22_X1  | 0.036 |   0.250 |    0.404 | 
     | g199751            | A ^ -> ZN v  | OAI221_X1 | 0.033 |   0.283 |    0.437 | 
     | decoded_imm_reg[3] | D v          | DFF_X2    | 0.000 |   0.283 |    0.437 | 
     +----------------------------------------------------------------------------+ 
Path 1459: MET Setup Check with Pin latched_is_lu_reg/CK 
Endpoint:   latched_is_lu_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.437
- Arrival Time                  0.282
= Slack Time                    0.155
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |           |       |  -0.034 |    0.121 | 
     | mem_state_reg[0]  | CK ^ -> Q ^  | DFF_X1    | 0.114 |   0.080 |    0.235 | 
     | g197              | A2 ^ -> ZN ^ | OR2_X4    | 0.028 |   0.108 |    0.263 | 
     | FE_RC_1025_0      | A1 ^ -> ZN v | AOI22_X2  | 0.013 |   0.120 |    0.276 | 
     | g209212           | A1 v -> ZN ^ | NOR2_X2   | 0.051 |   0.171 |    0.326 | 
     | g205416           | A1 ^ -> ZN v | NOR2_X4   | 0.013 |   0.184 |    0.340 | 
     | g209468           | A1 v -> ZN ^ | NOR2_X1   | 0.049 |   0.233 |    0.389 | 
     | g196532           | C1 ^ -> ZN v | OAI211_X1 | 0.026 |   0.259 |    0.415 | 
     | g195528__1309     | A v -> ZN ^  | OAI21_X1  | 0.022 |   0.282 |    0.437 | 
     | latched_is_lu_reg | D ^          | DFF_X1    | 0.000 |   0.282 |    0.437 | 
     +---------------------------------------------------------------------------+ 
Path 1460: MET Setup Check with Pin latched_is_lb_reg/CK 
Endpoint:   latched_is_lb_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.437
- Arrival Time                  0.282
= Slack Time                    0.155
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |           |       |  -0.034 |    0.121 | 
     | mem_state_reg[0]  | CK ^ -> Q ^  | DFF_X1    | 0.114 |   0.080 |    0.235 | 
     | g197              | A2 ^ -> ZN ^ | OR2_X4    | 0.028 |   0.108 |    0.263 | 
     | FE_RC_1025_0      | A1 ^ -> ZN v | AOI22_X2  | 0.013 |   0.120 |    0.276 | 
     | g209212           | A1 v -> ZN ^ | NOR2_X2   | 0.051 |   0.171 |    0.326 | 
     | g205416           | A1 ^ -> ZN v | NOR2_X4   | 0.013 |   0.184 |    0.340 | 
     | g209468           | A1 v -> ZN ^ | NOR2_X1   | 0.049 |   0.233 |    0.389 | 
     | g196531           | C1 ^ -> ZN v | OAI211_X1 | 0.026 |   0.259 |    0.415 | 
     | g195530__2900     | A v -> ZN ^  | OAI21_X1  | 0.022 |   0.282 |    0.437 | 
     | latched_is_lb_reg | D ^          | DFF_X1    | 0.000 |   0.282 |    0.437 | 
     +---------------------------------------------------------------------------+ 
Path 1461: MET Setup Check with Pin decoded_imm_reg[2]/CK 
Endpoint:   decoded_imm_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/QN     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.283
= Slack Time                    0.156
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     | instr_jal_reg      | CK ^         |           |       |  -0.035 |    0.121 | 
     | instr_jal_reg      | CK ^ -> QN ^ | SDFF_X1   | 0.109 |   0.074 |    0.231 | 
     | FE_OCPC188_n_70    | A ^ -> Z ^   | BUF_X1    | 0.031 |   0.106 |    0.262 | 
     | g201249            | A2 ^ -> ZN ^ | OR2_X1    | 0.073 |   0.179 |    0.335 | 
     | g201087            | A ^ -> ZN v  | INV_X1    | 0.035 |   0.213 |    0.370 | 
     | g217622            | A1 v -> ZN ^ | AOI22_X1  | 0.036 |   0.250 |    0.406 | 
     | g217519            | A ^ -> ZN v  | OAI221_X1 | 0.033 |   0.283 |    0.439 | 
     | decoded_imm_reg[2] | D v          | DFF_X1    | 0.000 |   0.283 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 1462: MET Setup Check with Pin cpuregs_reg[10][22]/CK 
Endpoint:   cpuregs_reg[10][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.518
- Arrival Time                  0.361
= Slack Time                    0.157
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |  -0.032 |    0.125 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.102 |   0.070 |    0.227 | 
     | g201052             | A1 v -> ZN v | AND2_X1  | 0.035 |   0.106 |    0.262 | 
     | g227638             | A2 v -> ZN ^ | NAND3_X1 | 0.021 |   0.127 |    0.283 | 
     | g226407             | A3 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.184 |    0.341 | 
     | g226138             | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.219 |    0.376 | 
     | g227646             | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.262 |    0.419 | 
     | g198917_dup226080   | A1 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.300 |    0.456 | 
     | FE_OCPC406_n_32422  | A ^ -> ZN v  | INV_X2   | 0.013 |   0.312 |    0.469 | 
     | FE_OCPC408_n_32422  | A v -> ZN ^  | INV_X4   | 0.015 |   0.328 |    0.484 | 
     | g212856             | A2 ^ -> ZN v | NAND2_X1 | 0.013 |   0.341 |    0.498 | 
     | g197541             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.361 |    0.518 | 
     | cpuregs_reg[10][22] | D ^          | DFF_X1   | 0.000 |   0.361 |    0.518 | 
     +----------------------------------------------------------------------------+ 
Path 1463: MET Setup Check with Pin reg_pc_reg[29]/CK 
Endpoint:   reg_pc_reg[29]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.455
- Arrival Time                  0.296
= Slack Time                    0.159
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.036 |    0.124 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.112 |   0.076 |    0.235 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.029 |   0.105 |    0.264 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X1   | 0.047 |   0.152 |    0.312 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.096 |   0.248 |    0.408 | 
     | g200230           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.269 |    0.429 | 
     | g199537           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.296 |    0.455 | 
     | reg_pc_reg[29]    | D ^          | DFF_X1    | 0.000 |   0.296 |    0.455 | 
     +---------------------------------------------------------------------------+ 
Path 1464: MET Setup Check with Pin reg_pc_reg[28]/CK 
Endpoint:   reg_pc_reg[28]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.455
- Arrival Time                  0.296
= Slack Time                    0.159
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.036 |    0.124 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.112 |   0.076 |    0.235 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.029 |   0.105 |    0.264 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X1   | 0.047 |   0.152 |    0.312 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.096 |   0.248 |    0.408 | 
     | g200215           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.269 |    0.429 | 
     | g199558           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.296 |    0.455 | 
     | reg_pc_reg[28]    | D ^          | DFF_X1    | 0.000 |   0.296 |    0.455 | 
     +---------------------------------------------------------------------------+ 
Path 1465: MET Setup Check with Pin reg_pc_reg[27]/CK 
Endpoint:   reg_pc_reg[27]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.455
- Arrival Time                  0.296
= Slack Time                    0.159
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.036 |    0.124 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.112 |   0.076 |    0.235 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.029 |   0.105 |    0.264 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X1   | 0.047 |   0.152 |    0.312 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.096 |   0.248 |    0.408 | 
     | g200282           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.269 |    0.429 | 
     | g199538           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.296 |    0.455 | 
     | reg_pc_reg[27]    | D ^          | DFF_X1    | 0.000 |   0.296 |    0.455 | 
     +---------------------------------------------------------------------------+ 
Path 1466: MET Setup Check with Pin reg_pc_reg[26]/CK 
Endpoint:   reg_pc_reg[26]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.455
- Arrival Time                  0.296
= Slack Time                    0.159
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.036 |    0.124 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.112 |   0.076 |    0.235 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.029 |   0.105 |    0.264 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X1   | 0.047 |   0.152 |    0.312 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.096 |   0.248 |    0.408 | 
     | g200307           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.269 |    0.429 | 
     | g199539           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.296 |    0.455 | 
     | reg_pc_reg[26]    | D ^          | DFF_X1    | 0.000 |   0.296 |    0.455 | 
     +---------------------------------------------------------------------------+ 
Path 1467: MET Setup Check with Pin reg_pc_reg[23]/CK 
Endpoint:   reg_pc_reg[23]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.455
- Arrival Time                  0.296
= Slack Time                    0.159
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.036 |    0.124 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.112 |   0.076 |    0.235 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.029 |   0.105 |    0.264 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X1   | 0.047 |   0.152 |    0.312 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.096 |   0.248 |    0.408 | 
     | g200237           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.269 |    0.429 | 
     | g199541           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.296 |    0.455 | 
     | reg_pc_reg[23]    | D ^          | DFF_X1    | 0.000 |   0.296 |    0.455 | 
     +---------------------------------------------------------------------------+ 
Path 1468: MET Setup Check with Pin reg_pc_reg[22]/CK 
Endpoint:   reg_pc_reg[22]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.455
- Arrival Time                  0.296
= Slack Time                    0.159
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.036 |    0.124 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.112 |   0.076 |    0.235 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.029 |   0.105 |    0.264 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X1   | 0.047 |   0.152 |    0.312 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.096 |   0.248 |    0.408 | 
     | g200217           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.269 |    0.429 | 
     | g199542           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.296 |    0.455 | 
     | reg_pc_reg[22]    | D ^          | DFF_X1    | 0.000 |   0.296 |    0.455 | 
     +---------------------------------------------------------------------------+ 
Path 1469: MET Setup Check with Pin reg_pc_reg[21]/CK 
Endpoint:   reg_pc_reg[21]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.455
- Arrival Time                  0.296
= Slack Time                    0.159
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.036 |    0.124 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.112 |   0.076 |    0.235 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.029 |   0.105 |    0.264 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X1   | 0.047 |   0.152 |    0.312 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.096 |   0.248 |    0.408 | 
     | g200290           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.269 |    0.429 | 
     | g199543           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.296 |    0.455 | 
     | reg_pc_reg[21]    | D ^          | DFF_X1    | 0.000 |   0.296 |    0.455 | 
     +---------------------------------------------------------------------------+ 
Path 1470: MET Setup Check with Pin reg_pc_reg[20]/CK 
Endpoint:   reg_pc_reg[20]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.455
- Arrival Time                  0.296
= Slack Time                    0.159
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.036 |    0.124 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.112 |   0.076 |    0.235 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.029 |   0.105 |    0.264 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X1   | 0.047 |   0.152 |    0.312 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.096 |   0.248 |    0.408 | 
     | g200218           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.269 |    0.429 | 
     | g199544           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.296 |    0.455 | 
     | reg_pc_reg[20]    | D ^          | DFF_X1    | 0.000 |   0.296 |    0.455 | 
     +---------------------------------------------------------------------------+ 
Path 1471: MET Setup Check with Pin reg_pc_reg[18]/CK 
Endpoint:   reg_pc_reg[18]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.455
- Arrival Time                  0.296
= Slack Time                    0.159
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.036 |    0.124 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.112 |   0.076 |    0.235 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.029 |   0.105 |    0.264 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X1   | 0.047 |   0.152 |    0.312 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.096 |   0.248 |    0.408 | 
     | g200212           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.269 |    0.429 | 
     | g199546           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.296 |    0.455 | 
     | reg_pc_reg[18]    | D ^          | DFF_X1    | 0.000 |   0.296 |    0.455 | 
     +---------------------------------------------------------------------------+ 
Path 1472: MET Setup Check with Pin cpuregs_reg[14][22]/CK 
Endpoint:   cpuregs_reg[14][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.518
- Arrival Time                  0.358
= Slack Time                    0.160
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.125 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.232 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.258 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.292 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.330 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4  | 0.040 |   0.210 |    0.370 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.225 |    0.385 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.259 |    0.418 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.279 |    0.438 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.042 |   0.321 |    0.480 | 
     | g197761             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.338 |    0.498 | 
     | g196703             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.358 |    0.518 | 
     | cpuregs_reg[14][22] | D ^          | DFF_X1   | 0.000 |   0.358 |    0.518 | 
     +----------------------------------------------------------------------------+ 
Path 1473: MET Setup Check with Pin cpuregs_reg[8][22]/CK 
Endpoint:   cpuregs_reg[8][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.518
- Arrival Time                  0.358
= Slack Time                    0.160
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.125 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.232 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.258 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.292 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.330 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4  | 0.040 |   0.210 |    0.370 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.225 |    0.385 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.259 |    0.418 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.279 |    0.438 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.042 |   0.321 |    0.480 | 
     | g213154             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.338 |    0.498 | 
     | g197403             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.358 |    0.518 | 
     | cpuregs_reg[8][22]  | D ^          | DFF_X1   | 0.000 |   0.358 |    0.518 | 
     +----------------------------------------------------------------------------+ 
Path 1474: MET Setup Check with Pin reg_pc_reg[30]/CK 
Endpoint:   reg_pc_reg[30]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.455
- Arrival Time                  0.296
= Slack Time                    0.160
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.036 |    0.124 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.112 |   0.076 |    0.235 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.029 |   0.105 |    0.265 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X1   | 0.047 |   0.152 |    0.312 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.096 |   0.248 |    0.408 | 
     | g200226           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.269 |    0.429 | 
     | g199536           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.296 |    0.455 | 
     | reg_pc_reg[30]    | D ^          | DFF_X2    | 0.000 |   0.296 |    0.455 | 
     +---------------------------------------------------------------------------+ 
Path 1475: MET Setup Check with Pin reg_pc_reg[25]/CK 
Endpoint:   reg_pc_reg[25]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.455
- Arrival Time                  0.296
= Slack Time                    0.160
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.036 |    0.124 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.112 |   0.076 |    0.235 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.029 |   0.105 |    0.265 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X1   | 0.047 |   0.152 |    0.312 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.096 |   0.248 |    0.408 | 
     | g200240           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.269 |    0.429 | 
     | g199540           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.296 |    0.455 | 
     | reg_pc_reg[25]    | D ^          | DFF_X2    | 0.000 |   0.296 |    0.455 | 
     +---------------------------------------------------------------------------+ 
Path 1476: MET Setup Check with Pin mem_valid_reg/CK 
Endpoint:   mem_valid_reg/D    (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.276
= Slack Time                    0.162
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |          |       |  -0.034 |    0.128 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1   | 0.103 |   0.069 |    0.231 | 
     | g197             | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.278 | 
     | FE_RC_2132_0     | A1 v -> ZN ^ | NOR2_X1  | 0.023 |   0.138 |    0.300 | 
     | FE_RC_2130_0     | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.181 |    0.343 | 
     | FE_RC_2131_0     | A ^ -> ZN v  | INV_X8   | 0.021 |   0.202 |    0.364 | 
     | g200499_0        | A1 v -> ZN v | AND2_X2  | 0.049 |   0.251 |    0.413 | 
     | g199091          | A v -> ZN ^  | OAI21_X1 | 0.024 |   0.276 |    0.438 | 
     | mem_valid_reg    | D ^          | DFF_X1   | 0.000 |   0.276 |    0.438 | 
     +-------------------------------------------------------------------------+ 
Path 1477: MET Setup Check with Pin count_cycle_reg[6]/CK 
Endpoint:   count_cycle_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.277
= Slack Time                    0.163
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[0]      | CK ^         |          |       |  -0.036 |    0.127 | 
     | count_cycle_reg[0]      | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.074 |    0.236 | 
     | inc_add_1428_40_g209264 | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.117 |    0.280 | 
     | inc_add_1428_40_g1221   | A1 ^ -> ZN ^ | AND3_X1  | 0.050 |   0.167 |    0.330 | 
     | inc_add_1428_40_g1213   | A ^ -> ZN v  | INV_X1   | 0.015 |   0.182 |    0.345 | 
     | inc_add_1428_40_g1204   | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.207 |    0.370 | 
     | inc_add_1428_40_g2      | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.246 |    0.409 | 
     | g200950                 | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.277 |    0.439 | 
     | count_cycle_reg[6]      | D ^          | DFF_X1   | 0.000 |   0.277 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 1478: MET Setup Check with Pin is_slli_srli_srai_reg/CK 
Endpoint:   is_slli_srli_srai_reg/D      (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.433
- Arrival Time                  0.267
= Slack Time                    0.166
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |           |       |  -0.034 |    0.132 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1    | 0.094 |   0.059 |    0.226 | 
     | g90422                     | A v -> ZN ^  | INV_X1    | 0.022 |   0.082 |    0.248 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4  | 0.023 |   0.105 |    0.271 | 
     | g201240                    | A1 v -> ZN ^ | NOR2_X1   | 0.049 |   0.154 |    0.320 | 
     | g200739                    | A1 ^ -> ZN v | NAND2_X1  | 0.031 |   0.185 |    0.352 | 
     | g200074                    | A2 v -> ZN ^ | NOR2_X1   | 0.040 |   0.225 |    0.392 | 
     | g199644                    | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.245 |    0.412 | 
     | g199216                    | A v -> ZN ^  | OAI221_X1 | 0.021 |   0.267 |    0.433 | 
     | is_slli_srli_srai_reg      | D ^          | DFF_X1    | 0.000 |   0.267 |    0.433 | 
     +------------------------------------------------------------------------------------+ 
Path 1479: MET Setup Check with Pin cpuregs_reg[1][22]/CK 
Endpoint:   cpuregs_reg[1][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.046
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.519
- Arrival Time                  0.352
= Slack Time                    0.167
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.034 |    0.133 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.073 |    0.240 | 
     | FE_OCPC166_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.026 |   0.099 |    0.266 | 
     | add_1312_30_g214985 | A4 ^ -> ZN v | NAND4_X1 | 0.034 |   0.133 |    0.300 | 
     | g210259             | A1 v -> ZN ^ | NOR2_X2  | 0.037 |   0.170 |    0.337 | 
     | add_1312_30_g7582_0 | A2 ^ -> ZN ^ | AND2_X4  | 0.040 |   0.210 |    0.377 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.225 |    0.392 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.259 |    0.426 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.279 |    0.446 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.042 |   0.321 |    0.488 | 
     | g207379             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.338 |    0.505 | 
     | FE_RC_850_0         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.352 |    0.519 | 
     | cpuregs_reg[1][22]  | D ^          | DFF_X1   | 0.000 |   0.352 |    0.519 | 
     +----------------------------------------------------------------------------+ 
Path 1480: MET Setup Check with Pin mem_wdata_reg[26]/CK 
Endpoint:   mem_wdata_reg[26]/D    (v) checked with  leading edge of 'clk'
Beginpoint: mem_wordsize_reg[1]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.394
- Arrival Time                  0.227
= Slack Time                    0.167
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | mem_wordsize_reg[1] | CK ^         |           |       |  -0.035 |    0.132 | 
     | mem_wordsize_reg[1] | CK ^ -> QN ^ | DFF_X1    | 0.088 |   0.053 |    0.221 | 
     | fopt214370          | A ^ -> ZN v  | INV_X1    | 0.019 |   0.072 |    0.239 | 
     | g90386__222915      | A1 v -> ZN v | AND2_X2   | 0.040 |   0.112 |    0.279 | 
     | g90356              | A v -> ZN ^  | INV_X1    | 0.025 |   0.137 |    0.304 | 
     | g90340__9906        | A1 ^ -> ZN v | NOR2_X1   | 0.013 |   0.149 |    0.317 | 
     | g90263__207916      | A v -> ZN ^  | AOI221_X1 | 0.070 |   0.219 |    0.387 | 
     | g90247              | A ^ -> ZN v  | INV_X1    | 0.008 |   0.227 |    0.394 | 
     | mem_wdata_reg[26]   | D v          | SDFF_X1   | 0.000 |   0.227 |    0.394 | 
     +-----------------------------------------------------------------------------+ 
Path 1481: MET Setup Check with Pin is_sll_srl_sra_reg/CK 
Endpoint:   is_sll_srl_sra_reg/D         (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.266
= Slack Time                    0.168
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.134 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.228 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.082 |    0.250 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.105 |    0.273 | 
     | g201240                    | A1 v -> ZN ^ | NOR2_X1  | 0.049 |   0.154 |    0.322 | 
     | g200739                    | A1 ^ -> ZN v | NAND2_X1 | 0.031 |   0.185 |    0.354 | 
     | g200074                    | A2 v -> ZN ^ | NOR2_X1  | 0.040 |   0.225 |    0.394 | 
     | g199184                    | A ^ -> ZN v  | AOI21_X1 | 0.016 |   0.242 |    0.410 | 
     | g216401                    | A1 v -> ZN ^ | OAI22_X1 | 0.025 |   0.266 |    0.434 | 
     | is_sll_srl_sra_reg         | D ^          | DFF_X1   | 0.000 |   0.266 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1482: MET Setup Check with Pin instr_slli_reg/CK 
Endpoint:   instr_slli_reg/D             (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.437
- Arrival Time                  0.265
= Slack Time                    0.172
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.137 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.231 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.082 |    0.253 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.105 |    0.277 | 
     | g201240                    | A1 v -> ZN ^ | NOR2_X1  | 0.049 |   0.154 |    0.325 | 
     | g200739                    | A1 ^ -> ZN v | NAND2_X1 | 0.031 |   0.185 |    0.357 | 
     | g200074                    | A2 v -> ZN ^ | NOR2_X1  | 0.040 |   0.225 |    0.397 | 
     | g199644                    | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.245 |    0.417 | 
     | g199429                    | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.265 |    0.437 | 
     | instr_slli_reg             | D ^          | DFF_X1   | 0.000 |   0.265 |    0.437 | 
     +-----------------------------------------------------------------------------------+ 
Path 1483: MET Setup Check with Pin mem_wdata_reg[29]/CK 
Endpoint:   mem_wdata_reg[29]/D    (v) checked with  leading edge of 'clk'
Beginpoint: mem_wordsize_reg[1]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.394
- Arrival Time                  0.223
= Slack Time                    0.172
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | mem_wordsize_reg[1] | CK ^         |           |       |  -0.035 |    0.137 | 
     | mem_wordsize_reg[1] | CK ^ -> QN ^ | DFF_X1    | 0.088 |   0.053 |    0.225 | 
     | fopt214370          | A ^ -> ZN v  | INV_X1    | 0.019 |   0.072 |    0.244 | 
     | g90386__222915      | A1 v -> ZN v | AND2_X2   | 0.040 |   0.112 |    0.283 | 
     | g90324__5953        | A1 v -> ZN v | AND2_X1   | 0.033 |   0.145 |    0.317 | 
     | g90260__207919      | A v -> ZN ^  | AOI221_X1 | 0.070 |   0.215 |    0.387 | 
     | g90244              | A ^ -> ZN v  | INV_X1    | 0.008 |   0.223 |    0.394 | 
     | mem_wdata_reg[29]   | D v          | SDFF_X1   | 0.000 |   0.223 |    0.394 | 
     +-----------------------------------------------------------------------------+ 
Path 1484: MET Setup Check with Pin mem_wdata_reg[28]/CK 
Endpoint:   mem_wdata_reg[28]/D    (v) checked with  leading edge of 'clk'
Beginpoint: mem_wordsize_reg[1]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.394
- Arrival Time                  0.223
= Slack Time                    0.172
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | mem_wordsize_reg[1] | CK ^         |           |       |  -0.035 |    0.137 | 
     | mem_wordsize_reg[1] | CK ^ -> QN ^ | DFF_X1    | 0.088 |   0.053 |    0.225 | 
     | fopt214370          | A ^ -> ZN v  | INV_X1    | 0.019 |   0.072 |    0.244 | 
     | g90386__222915      | A1 v -> ZN v | AND2_X2   | 0.040 |   0.112 |    0.283 | 
     | g90325__5703        | A1 v -> ZN v | AND2_X1   | 0.033 |   0.145 |    0.317 | 
     | g90261__207918      | A v -> ZN ^  | AOI221_X1 | 0.070 |   0.215 |    0.387 | 
     | g90245              | A ^ -> ZN v  | INV_X1    | 0.008 |   0.223 |    0.394 | 
     | mem_wdata_reg[28]   | D v          | SDFF_X1   | 0.000 |   0.223 |    0.394 | 
     +-----------------------------------------------------------------------------+ 
Path 1485: MET Setup Check with Pin mem_wdata_reg[31]/CK 
Endpoint:   mem_wdata_reg[31]/D    (v) checked with  leading edge of 'clk'
Beginpoint: mem_wordsize_reg[1]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.394
- Arrival Time                  0.222
= Slack Time                    0.172
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | mem_wordsize_reg[1] | CK ^         |           |       |  -0.035 |    0.137 | 
     | mem_wordsize_reg[1] | CK ^ -> QN ^ | DFF_X1    | 0.088 |   0.053 |    0.225 | 
     | fopt214370          | A ^ -> ZN v  | INV_X1    | 0.019 |   0.072 |    0.244 | 
     | g90386__222915      | A1 v -> ZN v | AND2_X2   | 0.040 |   0.112 |    0.284 | 
     | g90327__5266        | A1 v -> ZN v | AND2_X1   | 0.033 |   0.145 |    0.317 | 
     | g90258__207922      | A v -> ZN ^  | AOI221_X1 | 0.070 |   0.215 |    0.387 | 
     | g90242              | A ^ -> ZN v  | INV_X1    | 0.008 |   0.222 |    0.394 | 
     | mem_wdata_reg[31]   | D v          | SDFF_X1   | 0.000 |   0.222 |    0.394 | 
     +-----------------------------------------------------------------------------+ 
Path 1486: MET Setup Check with Pin mem_wdata_reg[30]/CK 
Endpoint:   mem_wdata_reg[30]/D    (v) checked with  leading edge of 'clk'
Beginpoint: mem_wordsize_reg[1]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.394
- Arrival Time                  0.222
= Slack Time                    0.172
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | mem_wordsize_reg[1] | CK ^         |           |       |  -0.035 |    0.137 | 
     | mem_wordsize_reg[1] | CK ^ -> QN ^ | DFF_X1    | 0.088 |   0.053 |    0.225 | 
     | fopt214370          | A ^ -> ZN v  | INV_X1    | 0.019 |   0.072 |    0.244 | 
     | g90386__222915      | A1 v -> ZN v | AND2_X2   | 0.040 |   0.112 |    0.284 | 
     | g90323__1786        | A1 v -> ZN v | AND2_X1   | 0.033 |   0.145 |    0.317 | 
     | g90259__207920      | A v -> ZN ^  | AOI221_X1 | 0.070 |   0.215 |    0.387 | 
     | g90243              | A ^ -> ZN v  | INV_X1    | 0.008 |   0.222 |    0.394 | 
     | mem_wdata_reg[30]   | D v          | SDFF_X1   | 0.000 |   0.222 |    0.394 | 
     +-----------------------------------------------------------------------------+ 
Path 1487: MET Setup Check with Pin mem_wdata_reg[27]/CK 
Endpoint:   mem_wdata_reg[27]/D    (v) checked with  leading edge of 'clk'
Beginpoint: mem_wordsize_reg[1]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.394
- Arrival Time                  0.222
= Slack Time                    0.172
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | mem_wordsize_reg[1] | CK ^         |           |       |  -0.035 |    0.137 | 
     | mem_wordsize_reg[1] | CK ^ -> QN ^ | DFF_X1    | 0.088 |   0.053 |    0.225 | 
     | fopt214370          | A ^ -> ZN v  | INV_X1    | 0.019 |   0.072 |    0.244 | 
     | g90386__222915      | A1 v -> ZN v | AND2_X2   | 0.040 |   0.112 |    0.284 | 
     | g90322__8757        | A1 v -> ZN v | AND2_X1   | 0.033 |   0.145 |    0.317 | 
     | g90262__207917      | A v -> ZN ^  | AOI221_X1 | 0.070 |   0.215 |    0.387 | 
     | g90246              | A ^ -> ZN v  | INV_X1    | 0.008 |   0.222 |    0.394 | 
     | mem_wdata_reg[27]   | D v          | SDFF_X1   | 0.000 |   0.222 |    0.394 | 
     +-----------------------------------------------------------------------------+ 
Path 1488: MET Setup Check with Pin mem_wdata_reg[25]/CK 
Endpoint:   mem_wdata_reg[25]/D    (v) checked with  leading edge of 'clk'
Beginpoint: mem_wordsize_reg[1]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.394
- Arrival Time                  0.222
= Slack Time                    0.172
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | mem_wordsize_reg[1] | CK ^         |           |       |  -0.035 |    0.137 | 
     | mem_wordsize_reg[1] | CK ^ -> QN ^ | DFF_X1    | 0.088 |   0.053 |    0.225 | 
     | fopt214370          | A ^ -> ZN v  | INV_X1    | 0.019 |   0.072 |    0.244 | 
     | g90386__222915      | A1 v -> ZN v | AND2_X2   | 0.040 |   0.112 |    0.284 | 
     | g90328__2250        | A1 v -> ZN v | AND2_X1   | 0.033 |   0.145 |    0.317 | 
     | g90264__207913      | A v -> ZN ^  | AOI221_X1 | 0.070 |   0.215 |    0.387 | 
     | g90248              | A ^ -> ZN v  | INV_X1    | 0.008 |   0.222 |    0.394 | 
     | mem_wdata_reg[25]   | D v          | SDFF_X1   | 0.000 |   0.222 |    0.394 | 
     +-----------------------------------------------------------------------------+ 
Path 1489: MET Setup Check with Pin mem_wdata_reg[24]/CK 
Endpoint:   mem_wdata_reg[24]/D    (v) checked with  leading edge of 'clk'
Beginpoint: mem_wordsize_reg[1]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.394
- Arrival Time                  0.222
= Slack Time                    0.172
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | mem_wordsize_reg[1] | CK ^         |           |       |  -0.035 |    0.137 | 
     | mem_wordsize_reg[1] | CK ^ -> QN ^ | DFF_X1    | 0.088 |   0.053 |    0.225 | 
     | fopt214370          | A ^ -> ZN v  | INV_X1    | 0.019 |   0.072 |    0.244 | 
     | g90386__222915      | A1 v -> ZN v | AND2_X2   | 0.040 |   0.112 |    0.284 | 
     | g90329__6083        | A1 v -> ZN v | AND2_X1   | 0.033 |   0.145 |    0.317 | 
     | g90257__207921      | A v -> ZN ^  | AOI221_X1 | 0.070 |   0.215 |    0.387 | 
     | g90241              | A ^ -> ZN v  | INV_X1    | 0.008 |   0.222 |    0.394 | 
     | mem_wdata_reg[24]   | D v          | SDFF_X1   | 0.000 |   0.222 |    0.394 | 
     +-----------------------------------------------------------------------------+ 
Path 1490: MET Setup Check with Pin instr_sra_reg/CK 
Endpoint:   instr_sra_reg/D       (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[25]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.433
- Arrival Time                  0.258
= Slack Time                    0.175
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[25] | CK ^         |          |       |  -0.032 |    0.143 | 
     | mem_rdata_q_reg[25] | CK ^ -> Q v  | SDFF_X1  | 0.086 |   0.054 |    0.228 | 
     | g201033             | A2 v -> ZN ^ | NOR2_X1  | 0.035 |   0.089 |    0.264 | 
     | g200744             | A1 ^ -> ZN ^ | AND2_X1  | 0.047 |   0.136 |    0.311 | 
     | g200387             | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.157 |    0.331 | 
     | g199862             | A1 v -> ZN v | OR3_X1   | 0.070 |   0.227 |    0.401 | 
     | g199222             | A2 v -> ZN ^ | OAI22_X1 | 0.032 |   0.258 |    0.433 | 
     | instr_sra_reg       | D ^          | DFF_X1   | 0.000 |   0.258 |    0.433 | 
     +----------------------------------------------------------------------------+ 
Path 1491: MET Setup Check with Pin instr_sub_reg/CK 
Endpoint:   instr_sub_reg/D       (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[25]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.258
= Slack Time                    0.175
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[25] | CK ^         |          |       |  -0.032 |    0.143 | 
     | mem_rdata_q_reg[25] | CK ^ -> Q v  | SDFF_X1  | 0.086 |   0.054 |    0.229 | 
     | g201033             | A2 v -> ZN ^ | NOR2_X1  | 0.035 |   0.089 |    0.264 | 
     | g200744             | A1 ^ -> ZN ^ | AND2_X1  | 0.047 |   0.136 |    0.311 | 
     | g200387             | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.157 |    0.332 | 
     | g199862             | A1 v -> ZN v | OR3_X1   | 0.070 |   0.227 |    0.402 | 
     | g219204             | A2 v -> ZN ^ | OAI22_X1 | 0.032 |   0.258 |    0.434 | 
     | instr_sub_reg       | D ^          | DFF_X1   | 0.000 |   0.258 |    0.434 | 
     +----------------------------------------------------------------------------+ 
Path 1492: MET Setup Check with Pin mem_do_rdata_reg/CK 
Endpoint:   mem_do_rdata_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.262
= Slack Time                    0.176
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |          |       |  -0.034 |    0.141 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.255 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.284 | 
     | FE_RC_1025_0     | A1 ^ -> ZN v | AOI22_X2 | 0.013 |   0.120 |    0.296 | 
     | g209212          | A1 v -> ZN ^ | NOR2_X2  | 0.051 |   0.171 |    0.347 | 
     | g205416          | A1 ^ -> ZN v | NOR2_X4  | 0.013 |   0.184 |    0.360 | 
     | g209468          | A1 v -> ZN ^ | NOR2_X1  | 0.049 |   0.233 |    0.409 | 
     | g209469          | A ^ -> ZN v  | INV_X1   | 0.009 |   0.243 |    0.419 | 
     | g198892          | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.262 |    0.438 | 
     | mem_do_rdata_reg | D ^          | DFF_X1   | 0.000 |   0.262 |    0.438 | 
     +-------------------------------------------------------------------------+ 
Path 1493: MET Setup Check with Pin decoded_imm_reg[7]/CK 
Endpoint:   decoded_imm_reg[7]/D         (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.034
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.430
- Arrival Time                  0.251
= Slack Time                    0.179
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |           |       |  -0.034 |    0.145 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1    | 0.094 |   0.059 |    0.239 | 
     | g90422                     | A v -> ZN ^  | INV_X1    | 0.022 |   0.082 |    0.261 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4  | 0.023 |   0.105 |    0.284 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4    | 0.040 |   0.145 |    0.324 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1  | 0.037 |   0.181 |    0.360 | 
     | g213581                    | A2 v -> ZN v | AND2_X2   | 0.042 |   0.223 |    0.402 | 
     | g199451                    | A1 v -> ZN ^ | OAI222_X1 | 0.028 |   0.251 |    0.430 | 
     | decoded_imm_reg[7]         | D ^          | DFF_X1    | 0.000 |   0.251 |    0.430 | 
     +------------------------------------------------------------------------------------+ 
Path 1494: MET Setup Check with Pin decoded_imm_reg[10]/CK 
Endpoint:   decoded_imm_reg[10]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.034
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.431
- Arrival Time                  0.251
= Slack Time                    0.180
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |           |       |  -0.034 |    0.146 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1    | 0.094 |   0.059 |    0.239 | 
     | g90422                     | A v -> ZN ^  | INV_X1    | 0.022 |   0.082 |    0.262 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4  | 0.023 |   0.105 |    0.285 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4    | 0.040 |   0.145 |    0.325 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1  | 0.037 |   0.181 |    0.361 | 
     | g213581                    | A2 v -> ZN v | AND2_X2   | 0.042 |   0.223 |    0.403 | 
     | g199454                    | A1 v -> ZN ^ | OAI222_X1 | 0.028 |   0.251 |    0.431 | 
     | decoded_imm_reg[10]        | D ^          | DFF_X1    | 0.000 |   0.251 |    0.431 | 
     +------------------------------------------------------------------------------------+ 
Path 1495: MET Setup Check with Pin decoded_imm_reg[9]/CK 
Endpoint:   decoded_imm_reg[9]/D         (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.034
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.431
- Arrival Time                  0.251
= Slack Time                    0.181
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |           |       |  -0.034 |    0.146 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1    | 0.094 |   0.059 |    0.240 | 
     | g90422                     | A v -> ZN ^  | INV_X1    | 0.022 |   0.082 |    0.262 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4  | 0.023 |   0.105 |    0.286 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4    | 0.040 |   0.145 |    0.325 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1  | 0.037 |   0.181 |    0.362 | 
     | g213581                    | A2 v -> ZN v | AND2_X2   | 0.042 |   0.223 |    0.403 | 
     | g199453                    | A1 v -> ZN ^ | OAI222_X1 | 0.028 |   0.251 |    0.431 | 
     | decoded_imm_reg[9]         | D ^          | DFF_X1    | 0.000 |   0.251 |    0.431 | 
     +------------------------------------------------------------------------------------+ 
Path 1496: MET Setup Check with Pin decoded_imm_reg[8]/CK 
Endpoint:   decoded_imm_reg[8]/D         (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.035
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.433
- Arrival Time                  0.251
= Slack Time                    0.182
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |           |       |  -0.034 |    0.148 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1    | 0.094 |   0.059 |    0.241 | 
     | g90422                     | A v -> ZN ^  | INV_X1    | 0.022 |   0.082 |    0.264 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4  | 0.023 |   0.105 |    0.287 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4    | 0.040 |   0.145 |    0.327 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1  | 0.037 |   0.181 |    0.363 | 
     | g213581                    | A2 v -> ZN v | AND2_X2   | 0.042 |   0.223 |    0.405 | 
     | g199452                    | A1 v -> ZN ^ | OAI222_X1 | 0.028 |   0.251 |    0.433 | 
     | decoded_imm_reg[8]         | D ^          | DFF_X1    | 0.000 |   0.251 |    0.433 | 
     +------------------------------------------------------------------------------------+ 
Path 1497: MET Setup Check with Pin decoded_imm_reg[6]/CK 
Endpoint:   decoded_imm_reg[6]/D         (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.034
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.250
= Slack Time                    0.183
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |           |       |  -0.034 |    0.149 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1    | 0.094 |   0.059 |    0.243 | 
     | g90422                     | A v -> ZN ^  | INV_X1    | 0.022 |   0.082 |    0.265 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4  | 0.023 |   0.105 |    0.288 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4    | 0.040 |   0.145 |    0.328 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1  | 0.037 |   0.181 |    0.365 | 
     | g213581                    | A2 v -> ZN v | AND2_X2   | 0.042 |   0.223 |    0.406 | 
     | g216402                    | A1 v -> ZN ^ | OAI222_X1 | 0.028 |   0.250 |    0.434 | 
     | decoded_imm_reg[6]         | D ^          | DFF_X2    | 0.000 |   0.250 |    0.434 | 
     +------------------------------------------------------------------------------------+ 
Path 1498: MET Setup Check with Pin decoded_imm_reg[5]/CK 
Endpoint:   decoded_imm_reg[5]/D         (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.034
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.250
= Slack Time                    0.183
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |           |       |  -0.034 |    0.149 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1    | 0.094 |   0.059 |    0.243 | 
     | g90422                     | A v -> ZN ^  | INV_X1    | 0.022 |   0.082 |    0.265 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4  | 0.023 |   0.105 |    0.288 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4    | 0.040 |   0.145 |    0.328 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1  | 0.037 |   0.181 |    0.365 | 
     | g213581                    | A2 v -> ZN v | AND2_X2   | 0.042 |   0.223 |    0.406 | 
     | g216403                    | A1 v -> ZN ^ | OAI222_X1 | 0.028 |   0.250 |    0.434 | 
     | decoded_imm_reg[5]         | D ^          | DFF_X2    | 0.000 |   0.250 |    0.434 | 
     +------------------------------------------------------------------------------------+ 
Path 1499: MET Setup Check with Pin instr_srli_reg/CK 
Endpoint:   instr_srli_reg/D             (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.251
= Slack Time                    0.184
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.149 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.243 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.082 |    0.265 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.105 |    0.289 | 
     | g201042                    | A1 v -> ZN ^ | NOR2_X1  | 0.058 |   0.163 |    0.346 | 
     | fopt208706                 | A ^ -> ZN v  | INV_X1   | 0.007 |   0.169 |    0.353 | 
     | g200455                    | A1 v -> ZN v | OR2_X1   | 0.051 |   0.220 |    0.404 | 
     | g199846                    | A2 v -> ZN ^ | OAI22_X1 | 0.030 |   0.251 |    0.434 | 
     | instr_srli_reg             | D ^          | DFF_X1   | 0.000 |   0.251 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1500: MET Setup Check with Pin mem_do_wdata_reg/CK 
Endpoint:   mem_do_wdata_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.252
= Slack Time                    0.185
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |          |       |  -0.034 |    0.151 | 
     | mem_state_reg[0] | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.265 | 
     | g197             | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.293 | 
     | FE_RC_1025_0     | A1 ^ -> ZN v | AOI22_X2 | 0.013 |   0.120 |    0.306 | 
     | g209212          | A1 v -> ZN ^ | NOR2_X2  | 0.051 |   0.171 |    0.356 | 
     | g205416          | A1 ^ -> ZN v | NOR2_X4  | 0.013 |   0.184 |    0.369 | 
     | g213             | A1 v -> ZN v | OR2_X1   | 0.049 |   0.233 |    0.418 | 
     | g198894          | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.252 |    0.438 | 
     | mem_do_wdata_reg | D ^          | DFF_X1   | 0.000 |   0.252 |    0.438 | 
     +-------------------------------------------------------------------------+ 
Path 1501: MET Setup Check with Pin decoded_imm_j_reg[14]/CK 
Endpoint:   decoded_imm_j_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.079
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.386
- Arrival Time                  0.200
= Slack Time                    0.186
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg         | CK ^         |          |       |  -0.034 |    0.152 | 
     | mem_valid_reg         | CK ^ -> Q v  | DFF_X1   | 0.098 |   0.063 |    0.250 | 
     | g196                  | A1 v -> ZN v | AND2_X4  | 0.028 |   0.092 |    0.278 | 
     | FE_DBTC2_n_28516      | A v -> ZN ^  | INV_X2   | 0.079 |   0.171 |    0.357 | 
     | g208882               | A1 ^ -> ZN v | OAI22_X1 | 0.029 |   0.200 |    0.386 | 
     | decoded_imm_j_reg[14] | D v          | SDFF_X1  | 0.000 |   0.200 |    0.386 | 
     +------------------------------------------------------------------------------+ 
Path 1502: MET Setup Check with Pin decoded_imm_j_reg[13]/CK 
Endpoint:   decoded_imm_j_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.079
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.387
- Arrival Time                  0.200
= Slack Time                    0.187
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg         | CK ^         |          |       |  -0.034 |    0.153 | 
     | mem_valid_reg         | CK ^ -> Q v  | DFF_X1   | 0.098 |   0.063 |    0.250 | 
     | g196                  | A1 v -> ZN v | AND2_X4  | 0.028 |   0.092 |    0.279 | 
     | FE_DBTC2_n_28516      | A v -> ZN ^  | INV_X2   | 0.079 |   0.171 |    0.358 | 
     | g208881               | A1 ^ -> ZN v | OAI22_X1 | 0.029 |   0.200 |    0.387 | 
     | decoded_imm_j_reg[13] | D v          | SDFF_X1  | 0.000 |   0.200 |    0.387 | 
     +------------------------------------------------------------------------------+ 
Path 1503: MET Setup Check with Pin decoded_imm_j_reg[12]/CK 
Endpoint:   decoded_imm_j_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.079
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.387
- Arrival Time                  0.200
= Slack Time                    0.187
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg         | CK ^         |          |       |  -0.034 |    0.153 | 
     | mem_valid_reg         | CK ^ -> Q v  | DFF_X1   | 0.098 |   0.063 |    0.250 | 
     | g196                  | A1 v -> ZN v | AND2_X4  | 0.028 |   0.092 |    0.279 | 
     | FE_DBTC2_n_28516      | A v -> ZN ^  | INV_X2   | 0.079 |   0.171 |    0.358 | 
     | g208880               | A1 ^ -> ZN v | OAI22_X1 | 0.029 |   0.200 |    0.387 | 
     | decoded_imm_j_reg[12] | D v          | SDFF_X1  | 0.000 |   0.200 |    0.387 | 
     +------------------------------------------------------------------------------+ 
Path 1504: MET Setup Check with Pin instr_srai_reg/CK 
Endpoint:   instr_srai_reg/D             (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.246
= Slack Time                    0.189
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.154 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.248 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.082 |    0.270 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.105 |    0.294 | 
     | g201042                    | A1 v -> ZN ^ | NOR2_X1  | 0.058 |   0.163 |    0.351 | 
     | fopt208706                 | A ^ -> ZN v  | INV_X1   | 0.007 |   0.169 |    0.358 | 
     | g200455                    | A1 v -> ZN v | OR2_X1   | 0.051 |   0.220 |    0.409 | 
     | g199523                    | A1 v -> ZN ^ | OAI22_X1 | 0.025 |   0.246 |    0.434 | 
     | instr_srai_reg             | D ^          | DFF_X1   | 0.000 |   0.246 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1505: MET Setup Check with Pin mem_rdata_q_reg[6]/CK 
Endpoint:   mem_rdata_q_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.247
= Slack Time                    0.191
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg      | CK ^         |          |       |  -0.034 |    0.156 | 
     | mem_valid_reg      | CK ^ -> Q v  | DFF_X1   | 0.098 |   0.063 |    0.254 | 
     | g196               | A1 v -> ZN v | AND2_X4  | 0.028 |   0.092 |    0.282 | 
     | FE_DBTC2_n_28516   | A v -> ZN ^  | INV_X2   | 0.079 |   0.171 |    0.362 | 
     | g214461            | B1 ^ -> ZN v | AOI22_X1 | 0.051 |   0.221 |    0.412 | 
     | g208960            | A v -> ZN ^  | INV_X1   | 0.026 |   0.247 |    0.438 | 
     | mem_rdata_q_reg[6] | D ^          | DFF_X1   | 0.000 |   0.247 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1506: MET Setup Check with Pin instr_slti_reg/CK 
Endpoint:   instr_slti_reg/D             (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.433
- Arrival Time                  0.240
= Slack Time                    0.193
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.159 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q ^  | DFF_X1   | 0.100 |   0.066 |    0.259 | 
     | g90422                     | A ^ -> ZN v  | INV_X1   | 0.013 |   0.079 |    0.272 | 
     | g90374__8757               | A2 v -> ZN ^ | NAND2_X4 | 0.026 |   0.105 |    0.298 | 
     | g201251                    | A1 ^ -> ZN v | NAND2_X1 | 0.077 |   0.182 |    0.375 | 
     | g200225                    | B1 v -> ZN ^ | OAI22_X1 | 0.058 |   0.240 |    0.433 | 
     | instr_slti_reg             | D ^          | DFF_X1   | 0.000 |   0.240 |    0.433 | 
     +-----------------------------------------------------------------------------------+ 
Path 1507: MET Setup Check with Pin instr_bne_reg/CK 
Endpoint:   instr_bne_reg/D              (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.433
- Arrival Time                  0.240
= Slack Time                    0.193
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.159 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q ^  | DFF_X1   | 0.100 |   0.066 |    0.259 | 
     | g90422                     | A ^ -> ZN v  | INV_X1   | 0.013 |   0.079 |    0.272 | 
     | g90374__8757               | A2 v -> ZN ^ | NAND2_X4 | 0.026 |   0.105 |    0.298 | 
     | g201251                    | A1 ^ -> ZN v | NAND2_X1 | 0.077 |   0.182 |    0.375 | 
     | g200384                    | B1 v -> ZN ^ | OAI22_X1 | 0.058 |   0.240 |    0.433 | 
     | instr_bne_reg              | D ^          | DFF_X1   | 0.000 |   0.240 |    0.433 | 
     +-----------------------------------------------------------------------------------+ 
Path 1508: MET Setup Check with Pin instr_beq_reg/CK 
Endpoint:   instr_beq_reg/D              (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.433
- Arrival Time                  0.240
= Slack Time                    0.193
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.159 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q ^  | DFF_X1   | 0.100 |   0.066 |    0.259 | 
     | g90422                     | A ^ -> ZN v  | INV_X1   | 0.013 |   0.079 |    0.272 | 
     | g90374__8757               | A2 v -> ZN ^ | NAND2_X4 | 0.026 |   0.105 |    0.298 | 
     | g201251                    | A1 ^ -> ZN v | NAND2_X1 | 0.077 |   0.182 |    0.375 | 
     | g200381                    | B1 v -> ZN ^ | OAI22_X1 | 0.058 |   0.240 |    0.433 | 
     | instr_beq_reg              | D ^          | DFF_X1   | 0.000 |   0.240 |    0.433 | 
     +-----------------------------------------------------------------------------------+ 
Path 1509: MET Setup Check with Pin instr_addi_reg/CK 
Endpoint:   instr_addi_reg/D             (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.433
- Arrival Time                  0.240
= Slack Time                    0.193
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.159 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q ^  | DFF_X1   | 0.100 |   0.066 |    0.259 | 
     | g90422                     | A ^ -> ZN v  | INV_X1   | 0.013 |   0.079 |    0.272 | 
     | g90374__8757               | A2 v -> ZN ^ | NAND2_X4 | 0.026 |   0.105 |    0.298 | 
     | g201251                    | A1 ^ -> ZN v | NAND2_X1 | 0.077 |   0.182 |    0.375 | 
     | g200380                    | B1 v -> ZN ^ | OAI22_X1 | 0.058 |   0.240 |    0.433 | 
     | instr_addi_reg             | D ^          | DFF_X1   | 0.000 |   0.240 |    0.433 | 
     +-----------------------------------------------------------------------------------+ 
Path 1510: MET Setup Check with Pin mem_wdata_reg[6]/CK 
Endpoint:   mem_wdata_reg[6]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.072
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.395
- Arrival Time                  0.202
= Slack Time                    0.194
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.159 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.103 |   0.069 |    0.263 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.309 | 
     | FE_RC_2132_0     | A1 v -> ZN ^ | NOR2_X1 | 0.023 |   0.138 |    0.332 | 
     | FE_RC_2130_0     | A1 ^ -> ZN ^ | AND2_X2 | 0.043 |   0.181 |    0.375 | 
     | FE_RC_2131_0     | A ^ -> ZN v  | INV_X8  | 0.021 |   0.202 |    0.395 | 
     | mem_wdata_reg[6] | SE v         | SDFF_X1 | 0.000 |   0.202 |    0.395 | 
     +------------------------------------------------------------------------+ 
Path 1511: MET Setup Check with Pin mem_wdata_reg[5]/CK 
Endpoint:   mem_wdata_reg[5]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.072
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.395
- Arrival Time                  0.202
= Slack Time                    0.194
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.159 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.103 |   0.069 |    0.263 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.309 | 
     | FE_RC_2132_0     | A1 v -> ZN ^ | NOR2_X1 | 0.023 |   0.138 |    0.332 | 
     | FE_RC_2130_0     | A1 ^ -> ZN ^ | AND2_X2 | 0.043 |   0.181 |    0.375 | 
     | FE_RC_2131_0     | A ^ -> ZN v  | INV_X8  | 0.021 |   0.202 |    0.395 | 
     | mem_wdata_reg[5] | SE v         | SDFF_X1 | 0.000 |   0.202 |    0.395 | 
     +------------------------------------------------------------------------+ 
Path 1512: MET Setup Check with Pin instr_xori_reg/CK 
Endpoint:   instr_xori_reg/D             (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.240
= Slack Time                    0.194
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.160 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q ^  | DFF_X1   | 0.100 |   0.066 |    0.260 | 
     | g90422                     | A ^ -> ZN v  | INV_X1   | 0.013 |   0.079 |    0.273 | 
     | g90374__8757               | A2 v -> ZN ^ | NAND2_X4 | 0.026 |   0.105 |    0.298 | 
     | g201251                    | A1 ^ -> ZN v | NAND2_X1 | 0.077 |   0.182 |    0.376 | 
     | g200205                    | B1 v -> ZN ^ | OAI22_X1 | 0.058 |   0.240 |    0.434 | 
     | instr_xori_reg             | D ^          | DFF_X1   | 0.000 |   0.240 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1513: MET Setup Check with Pin instr_ori_reg/CK 
Endpoint:   instr_ori_reg/D              (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.240
= Slack Time                    0.194
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.160 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q ^  | DFF_X1   | 0.100 |   0.066 |    0.260 | 
     | g90422                     | A ^ -> ZN v  | INV_X1   | 0.013 |   0.079 |    0.273 | 
     | g90374__8757               | A2 v -> ZN ^ | NAND2_X4 | 0.026 |   0.105 |    0.298 | 
     | g201251                    | A1 ^ -> ZN v | NAND2_X1 | 0.077 |   0.182 |    0.376 | 
     | g200346                    | B1 v -> ZN ^ | OAI22_X1 | 0.058 |   0.240 |    0.434 | 
     | instr_ori_reg              | D ^          | DFF_X1   | 0.000 |   0.240 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1514: MET Setup Check with Pin instr_bltu_reg/CK 
Endpoint:   instr_bltu_reg/D             (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.240
= Slack Time                    0.194
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.160 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q ^  | DFF_X1   | 0.100 |   0.066 |    0.260 | 
     | g90422                     | A ^ -> ZN v  | INV_X1   | 0.013 |   0.079 |    0.273 | 
     | g90374__8757               | A2 v -> ZN ^ | NAND2_X4 | 0.026 |   0.105 |    0.298 | 
     | g201251                    | A1 ^ -> ZN v | NAND2_X1 | 0.077 |   0.182 |    0.376 | 
     | g200383                    | B1 v -> ZN ^ | OAI22_X1 | 0.058 |   0.240 |    0.434 | 
     | instr_bltu_reg             | D ^          | DFF_X1   | 0.000 |   0.240 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1515: MET Setup Check with Pin instr_blt_reg/CK 
Endpoint:   instr_blt_reg/D              (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.240
= Slack Time                    0.194
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.160 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q ^  | DFF_X1   | 0.100 |   0.066 |    0.260 | 
     | g90422                     | A ^ -> ZN v  | INV_X1   | 0.013 |   0.079 |    0.273 | 
     | g90374__8757               | A2 v -> ZN ^ | NAND2_X4 | 0.026 |   0.105 |    0.298 | 
     | g201251                    | A1 ^ -> ZN v | NAND2_X1 | 0.077 |   0.182 |    0.376 | 
     | g200382                    | B1 v -> ZN ^ | OAI22_X1 | 0.058 |   0.240 |    0.434 | 
     | instr_blt_reg              | D ^          | DFF_X1   | 0.000 |   0.240 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1516: MET Setup Check with Pin instr_bgeu_reg/CK 
Endpoint:   instr_bgeu_reg/D             (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.240
= Slack Time                    0.194
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.160 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q ^  | DFF_X1   | 0.100 |   0.066 |    0.260 | 
     | g90422                     | A ^ -> ZN v  | INV_X1   | 0.013 |   0.079 |    0.273 | 
     | g90374__8757               | A2 v -> ZN ^ | NAND2_X4 | 0.026 |   0.105 |    0.298 | 
     | g201251                    | A1 ^ -> ZN v | NAND2_X1 | 0.077 |   0.182 |    0.376 | 
     | g200342                    | B1 v -> ZN ^ | OAI22_X1 | 0.058 |   0.240 |    0.434 | 
     | instr_bgeu_reg             | D ^          | DFF_X1   | 0.000 |   0.240 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1517: MET Setup Check with Pin instr_bge_reg/CK 
Endpoint:   instr_bge_reg/D              (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.240
= Slack Time                    0.194
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.160 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q ^  | DFF_X1   | 0.100 |   0.066 |    0.260 | 
     | g90422                     | A ^ -> ZN v  | INV_X1   | 0.013 |   0.079 |    0.273 | 
     | g90374__8757               | A2 v -> ZN ^ | NAND2_X4 | 0.026 |   0.105 |    0.298 | 
     | g201251                    | A1 ^ -> ZN v | NAND2_X1 | 0.077 |   0.182 |    0.376 | 
     | g199770                    | B1 v -> ZN ^ | OAI22_X1 | 0.058 |   0.240 |    0.434 | 
     | instr_bge_reg              | D ^          | DFF_X1   | 0.000 |   0.240 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1518: MET Setup Check with Pin instr_andi_reg/CK 
Endpoint:   instr_andi_reg/D             (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.240
= Slack Time                    0.194
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.160 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q ^  | DFF_X1   | 0.100 |   0.066 |    0.260 | 
     | g90422                     | A ^ -> ZN v  | INV_X1   | 0.013 |   0.079 |    0.273 | 
     | g90374__8757               | A2 v -> ZN ^ | NAND2_X4 | 0.026 |   0.105 |    0.298 | 
     | g201251                    | A1 ^ -> ZN v | NAND2_X1 | 0.077 |   0.182 |    0.376 | 
     | g200341                    | B1 v -> ZN ^ | OAI22_X1 | 0.058 |   0.240 |    0.434 | 
     | instr_andi_reg             | D ^          | DFF_X1   | 0.000 |   0.240 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1519: MET Setup Check with Pin latched_stalu_reg/CK 
Endpoint:   latched_stalu_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.435
- Arrival Time                  0.240
= Slack Time                    0.195
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[3]  | CK ^         |          |       |  -0.034 |    0.160 | 
     | cpu_state_reg[3]  | CK ^ -> QN v | DFF_X2   | 0.111 |   0.077 |    0.272 | 
     | FE_DBTC24_n_6898  | A v -> ZN ^  | INV_X2   | 0.114 |   0.191 |    0.386 | 
     | g200506           | B2 ^ -> ZN v | AOI21_X1 | 0.021 |   0.212 |    0.407 | 
     | g199759           | A1 v -> ZN ^ | OAI22_X1 | 0.028 |   0.240 |    0.435 | 
     | latched_stalu_reg | D ^          | DFF_X1   | 0.000 |   0.240 |    0.435 | 
     +--------------------------------------------------------------------------+ 
Path 1520: MET Setup Check with Pin mem_wdata_reg[7]/CK 
Endpoint:   mem_wdata_reg[7]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.072
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.396
- Arrival Time                  0.202
= Slack Time                    0.195
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.160 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.103 |   0.069 |    0.264 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.310 | 
     | FE_RC_2132_0     | A1 v -> ZN ^ | NOR2_X1 | 0.023 |   0.138 |    0.333 | 
     | FE_RC_2130_0     | A1 ^ -> ZN ^ | AND2_X2 | 0.043 |   0.181 |    0.376 | 
     | FE_RC_2131_0     | A ^ -> ZN v  | INV_X8  | 0.021 |   0.202 |    0.396 | 
     | mem_wdata_reg[7] | SE v         | SDFF_X1 | 0.000 |   0.202 |    0.396 | 
     +------------------------------------------------------------------------+ 
Path 1521: MET Setup Check with Pin mem_wdata_reg[4]/CK 
Endpoint:   mem_wdata_reg[4]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.072
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.396
- Arrival Time                  0.202
= Slack Time                    0.195
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.160 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.103 |   0.069 |    0.264 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.310 | 
     | FE_RC_2132_0     | A1 v -> ZN ^ | NOR2_X1 | 0.023 |   0.138 |    0.333 | 
     | FE_RC_2130_0     | A1 ^ -> ZN ^ | AND2_X2 | 0.043 |   0.181 |    0.376 | 
     | FE_RC_2131_0     | A ^ -> ZN v  | INV_X8  | 0.021 |   0.202 |    0.396 | 
     | mem_wdata_reg[4] | SE v         | SDFF_X1 | 0.000 |   0.202 |    0.396 | 
     +------------------------------------------------------------------------+ 
Path 1522: MET Setup Check with Pin mem_wdata_reg[3]/CK 
Endpoint:   mem_wdata_reg[3]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.072
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.396
- Arrival Time                  0.202
= Slack Time                    0.195
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.160 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.103 |   0.069 |    0.264 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.310 | 
     | FE_RC_2132_0     | A1 v -> ZN ^ | NOR2_X1 | 0.023 |   0.138 |    0.333 | 
     | FE_RC_2130_0     | A1 ^ -> ZN ^ | AND2_X2 | 0.043 |   0.181 |    0.376 | 
     | FE_RC_2131_0     | A ^ -> ZN v  | INV_X8  | 0.021 |   0.202 |    0.396 | 
     | mem_wdata_reg[3] | SE v         | SDFF_X1 | 0.000 |   0.202 |    0.396 | 
     +------------------------------------------------------------------------+ 
Path 1523: MET Setup Check with Pin mem_wdata_reg[2]/CK 
Endpoint:   mem_wdata_reg[2]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.072
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.396
- Arrival Time                  0.202
= Slack Time                    0.195
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.160 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.103 |   0.069 |    0.264 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.310 | 
     | FE_RC_2132_0     | A1 v -> ZN ^ | NOR2_X1 | 0.023 |   0.138 |    0.333 | 
     | FE_RC_2130_0     | A1 ^ -> ZN ^ | AND2_X2 | 0.043 |   0.181 |    0.376 | 
     | FE_RC_2131_0     | A ^ -> ZN v  | INV_X8  | 0.021 |   0.202 |    0.396 | 
     | mem_wdata_reg[2] | SE v         | SDFF_X1 | 0.000 |   0.202 |    0.396 | 
     +------------------------------------------------------------------------+ 
Path 1524: MET Setup Check with Pin mem_wdata_reg[1]/CK 
Endpoint:   mem_wdata_reg[1]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.072
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.396
- Arrival Time                  0.202
= Slack Time                    0.195
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.160 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.103 |   0.069 |    0.264 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.310 | 
     | FE_RC_2132_0     | A1 v -> ZN ^ | NOR2_X1 | 0.023 |   0.138 |    0.333 | 
     | FE_RC_2130_0     | A1 ^ -> ZN ^ | AND2_X2 | 0.043 |   0.181 |    0.376 | 
     | FE_RC_2131_0     | A ^ -> ZN v  | INV_X8  | 0.021 |   0.202 |    0.396 | 
     | mem_wdata_reg[1] | SE v         | SDFF_X1 | 0.000 |   0.202 |    0.396 | 
     +------------------------------------------------------------------------+ 
Path 1525: MET Setup Check with Pin mem_wdata_reg[0]/CK 
Endpoint:   mem_wdata_reg[0]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.072
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.396
- Arrival Time                  0.202
= Slack Time                    0.195
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.034 |    0.160 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.103 |   0.069 |    0.264 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.310 | 
     | FE_RC_2132_0     | A1 v -> ZN ^ | NOR2_X1 | 0.023 |   0.138 |    0.333 | 
     | FE_RC_2130_0     | A1 ^ -> ZN ^ | AND2_X2 | 0.043 |   0.181 |    0.376 | 
     | FE_RC_2131_0     | A ^ -> ZN v  | INV_X8  | 0.021 |   0.202 |    0.396 | 
     | mem_wdata_reg[0] | SE v         | SDFF_X1 | 0.000 |   0.202 |    0.396 | 
     +------------------------------------------------------------------------+ 
Path 1526: MET Setup Check with Pin mem_wdata_reg[31]/CK 
Endpoint:   mem_wdata_reg[31]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.072
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.397
- Arrival Time                  0.202
= Slack Time                    0.195
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                   |              |         |       |  Time   |   Time   | 
     |-------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |         |       |  -0.034 |    0.161 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1  | 0.103 |   0.069 |    0.264 | 
     | g197              | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.311 | 
     | FE_RC_2132_0      | A1 v -> ZN ^ | NOR2_X1 | 0.023 |   0.138 |    0.334 | 
     | FE_RC_2130_0      | A1 ^ -> ZN ^ | AND2_X2 | 0.043 |   0.181 |    0.377 | 
     | FE_RC_2131_0      | A ^ -> ZN v  | INV_X8  | 0.021 |   0.202 |    0.397 | 
     | mem_wdata_reg[31] | SE v         | SDFF_X1 | 0.000 |   0.202 |    0.397 | 
     +-------------------------------------------------------------------------+ 
Path 1527: MET Setup Check with Pin mem_wdata_reg[30]/CK 
Endpoint:   mem_wdata_reg[30]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.072
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.397
- Arrival Time                  0.202
= Slack Time                    0.195
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                   |              |         |       |  Time   |   Time   | 
     |-------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |         |       |  -0.034 |    0.161 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1  | 0.103 |   0.069 |    0.264 | 
     | g197              | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.311 | 
     | FE_RC_2132_0      | A1 v -> ZN ^ | NOR2_X1 | 0.023 |   0.138 |    0.334 | 
     | FE_RC_2130_0      | A1 ^ -> ZN ^ | AND2_X2 | 0.043 |   0.181 |    0.377 | 
     | FE_RC_2131_0      | A ^ -> ZN v  | INV_X8  | 0.021 |   0.202 |    0.397 | 
     | mem_wdata_reg[30] | SE v         | SDFF_X1 | 0.000 |   0.202 |    0.397 | 
     +-------------------------------------------------------------------------+ 
Path 1528: MET Setup Check with Pin mem_wdata_reg[29]/CK 
Endpoint:   mem_wdata_reg[29]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.072
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.397
- Arrival Time                  0.202
= Slack Time                    0.195
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                   |              |         |       |  Time   |   Time   | 
     |-------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |         |       |  -0.034 |    0.161 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1  | 0.103 |   0.069 |    0.264 | 
     | g197              | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.311 | 
     | FE_RC_2132_0      | A1 v -> ZN ^ | NOR2_X1 | 0.023 |   0.138 |    0.334 | 
     | FE_RC_2130_0      | A1 ^ -> ZN ^ | AND2_X2 | 0.043 |   0.181 |    0.377 | 
     | FE_RC_2131_0      | A ^ -> ZN v  | INV_X8  | 0.021 |   0.202 |    0.397 | 
     | mem_wdata_reg[29] | SE v         | SDFF_X1 | 0.000 |   0.202 |    0.397 | 
     +-------------------------------------------------------------------------+ 
Path 1529: MET Setup Check with Pin mem_wdata_reg[28]/CK 
Endpoint:   mem_wdata_reg[28]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.072
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.397
- Arrival Time                  0.202
= Slack Time                    0.195
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                   |              |         |       |  Time   |   Time   | 
     |-------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |         |       |  -0.034 |    0.161 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1  | 0.103 |   0.069 |    0.264 | 
     | g197              | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.311 | 
     | FE_RC_2132_0      | A1 v -> ZN ^ | NOR2_X1 | 0.023 |   0.138 |    0.334 | 
     | FE_RC_2130_0      | A1 ^ -> ZN ^ | AND2_X2 | 0.043 |   0.181 |    0.377 | 
     | FE_RC_2131_0      | A ^ -> ZN v  | INV_X8  | 0.021 |   0.202 |    0.397 | 
     | mem_wdata_reg[28] | SE v         | SDFF_X1 | 0.000 |   0.202 |    0.397 | 
     +-------------------------------------------------------------------------+ 
Path 1530: MET Setup Check with Pin mem_wdata_reg[27]/CK 
Endpoint:   mem_wdata_reg[27]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.072
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.397
- Arrival Time                  0.202
= Slack Time                    0.195
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                   |              |         |       |  Time   |   Time   | 
     |-------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |         |       |  -0.034 |    0.161 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1  | 0.103 |   0.069 |    0.264 | 
     | g197              | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.311 | 
     | FE_RC_2132_0      | A1 v -> ZN ^ | NOR2_X1 | 0.023 |   0.138 |    0.334 | 
     | FE_RC_2130_0      | A1 ^ -> ZN ^ | AND2_X2 | 0.043 |   0.181 |    0.377 | 
     | FE_RC_2131_0      | A ^ -> ZN v  | INV_X8  | 0.021 |   0.202 |    0.397 | 
     | mem_wdata_reg[27] | SE v         | SDFF_X1 | 0.000 |   0.202 |    0.397 | 
     +-------------------------------------------------------------------------+ 
Path 1531: MET Setup Check with Pin mem_wdata_reg[26]/CK 
Endpoint:   mem_wdata_reg[26]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.072
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.397
- Arrival Time                  0.202
= Slack Time                    0.195
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                   |              |         |       |  Time   |   Time   | 
     |-------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |         |       |  -0.034 |    0.161 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1  | 0.103 |   0.069 |    0.264 | 
     | g197              | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.311 | 
     | FE_RC_2132_0      | A1 v -> ZN ^ | NOR2_X1 | 0.023 |   0.138 |    0.334 | 
     | FE_RC_2130_0      | A1 ^ -> ZN ^ | AND2_X2 | 0.043 |   0.181 |    0.377 | 
     | FE_RC_2131_0      | A ^ -> ZN v  | INV_X8  | 0.021 |   0.202 |    0.397 | 
     | mem_wdata_reg[26] | SE v         | SDFF_X1 | 0.000 |   0.202 |    0.397 | 
     +-------------------------------------------------------------------------+ 
Path 1532: MET Setup Check with Pin mem_wdata_reg[25]/CK 
Endpoint:   mem_wdata_reg[25]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.072
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.397
- Arrival Time                  0.202
= Slack Time                    0.195
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                   |              |         |       |  Time   |   Time   | 
     |-------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |         |       |  -0.034 |    0.161 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1  | 0.103 |   0.069 |    0.264 | 
     | g197              | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.311 | 
     | FE_RC_2132_0      | A1 v -> ZN ^ | NOR2_X1 | 0.023 |   0.138 |    0.334 | 
     | FE_RC_2130_0      | A1 ^ -> ZN ^ | AND2_X2 | 0.043 |   0.181 |    0.377 | 
     | FE_RC_2131_0      | A ^ -> ZN v  | INV_X8  | 0.021 |   0.202 |    0.397 | 
     | mem_wdata_reg[25] | SE v         | SDFF_X1 | 0.000 |   0.202 |    0.397 | 
     +-------------------------------------------------------------------------+ 
Path 1533: MET Setup Check with Pin mem_wdata_reg[24]/CK 
Endpoint:   mem_wdata_reg[24]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.072
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.397
- Arrival Time                  0.202
= Slack Time                    0.195
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                   |              |         |       |  Time   |   Time   | 
     |-------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |         |       |  -0.034 |    0.161 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1  | 0.103 |   0.069 |    0.264 | 
     | g197              | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.311 | 
     | FE_RC_2132_0      | A1 v -> ZN ^ | NOR2_X1 | 0.023 |   0.138 |    0.334 | 
     | FE_RC_2130_0      | A1 ^ -> ZN ^ | AND2_X2 | 0.043 |   0.181 |    0.377 | 
     | FE_RC_2131_0      | A ^ -> ZN v  | INV_X8  | 0.021 |   0.202 |    0.397 | 
     | mem_wdata_reg[24] | SE v         | SDFF_X1 | 0.000 |   0.202 |    0.397 | 
     +-------------------------------------------------------------------------+ 
Path 1534: MET Setup Check with Pin count_instr_reg[4]/CK 
Endpoint:   count_instr_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.238
= Slack Time                    0.196
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[1]      | CK ^         |          |       |  -0.036 |    0.160 | 
     | count_instr_reg[1]      | CK ^ -> Q ^  | DFF_X1   | 0.115 |   0.079 |    0.275 | 
     | g209722                 | A3 ^ -> ZN ^ | AND4_X1  | 0.069 |   0.148 |    0.344 | 
     | inc_add_1559_34_g209723 | A ^ -> ZN v  | INV_X1   | 0.016 |   0.164 |    0.360 | 
     | g220008                 | A v -> Z v   | XOR2_X1  | 0.049 |   0.213 |    0.409 | 
     | g200210                 | A1 v -> ZN ^ | OAI22_X1 | 0.025 |   0.238 |    0.434 | 
     | count_instr_reg[4]      | D ^          | DFF_X1   | 0.000 |   0.238 |    0.434 | 
     +--------------------------------------------------------------------------------+ 
Path 1535: MET Setup Check with Pin count_cycle_reg[5]/CK 
Endpoint:   count_cycle_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.246
= Slack Time                    0.196
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[0]      | CK ^         |          |       |  -0.036 |    0.160 | 
     | count_cycle_reg[0]      | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.074 |    0.270 | 
     | inc_add_1428_40_g209264 | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.117 |    0.313 | 
     | inc_add_1428_40_g1221   | A1 ^ -> ZN ^ | AND3_X1  | 0.050 |   0.167 |    0.363 | 
     | inc_add_1428_40_g1205   | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.183 |    0.379 | 
     | inc_add_1428_40_g1131   | A v -> ZN v  | XNOR2_X1 | 0.035 |   0.218 |    0.414 | 
     | g201015                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.246 |    0.442 | 
     | count_cycle_reg[5]      | D v          | DFF_X1   | 0.000 |   0.246 |    0.442 | 
     +--------------------------------------------------------------------------------+ 
Path 1536: MET Setup Check with Pin count_cycle_reg[4]/CK 
Endpoint:   count_cycle_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.245
= Slack Time                    0.197
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[0]      | CK ^         |          |       |  -0.036 |    0.161 | 
     | count_cycle_reg[0]      | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.074 |    0.271 | 
     | inc_add_1428_40_g209264 | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.117 |    0.314 | 
     | inc_add_1428_40_g1221   | A1 ^ -> ZN ^ | AND3_X1  | 0.050 |   0.167 |    0.364 | 
     | inc_add_1428_40_g1213   | A ^ -> ZN v  | INV_X1   | 0.015 |   0.182 |    0.379 | 
     | inc_add_1428_40_g1203   | A v -> ZN v  | XNOR2_X1 | 0.035 |   0.217 |    0.414 | 
     | g201003                 | A1 v -> ZN v | AND2_X1  | 0.028 |   0.245 |    0.442 | 
     | count_cycle_reg[4]      | D v          | DFF_X1   | 0.000 |   0.245 |    0.442 | 
     +--------------------------------------------------------------------------------+ 
Path 1537: MET Setup Check with Pin mem_rdata_q_reg[2]/CK 
Endpoint:   mem_rdata_q_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.240
= Slack Time                    0.198
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg      | CK ^         |          |       |  -0.034 |    0.163 | 
     | mem_valid_reg      | CK ^ -> Q v  | DFF_X1   | 0.098 |   0.063 |    0.261 | 
     | g196               | A1 v -> ZN v | AND2_X4  | 0.028 |   0.092 |    0.289 | 
     | FE_DBTC2_n_28516   | A v -> ZN ^  | INV_X2   | 0.079 |   0.171 |    0.369 | 
     | g216260            | B2 ^ -> ZN v | AOI22_X1 | 0.046 |   0.217 |    0.415 | 
     | g216259            | A v -> ZN ^  | INV_X1   | 0.024 |   0.240 |    0.438 | 
     | mem_rdata_q_reg[2] | D ^          | DFF_X1   | 0.000 |   0.240 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1538: MET Setup Check with Pin count_instr_reg[5]/CK 
Endpoint:   count_instr_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.241
= Slack Time                    0.199
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[1]    | CK ^         |          |       |  -0.036 |    0.163 | 
     | count_instr_reg[1]    | CK ^ -> Q ^  | DFF_X1   | 0.115 |   0.079 |    0.278 | 
     | g209722               | A3 ^ -> ZN ^ | AND4_X1  | 0.069 |   0.148 |    0.347 | 
     | inc_add_1559_34_g1205 | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.165 |    0.363 | 
     | inc_add_1559_34_g1131 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.202 |    0.400 | 
     | g200333               | A1 v -> ZN ^ | AOI22_X1 | 0.032 |   0.233 |    0.432 | 
     | g200168               | A ^ -> ZN v  | INV_X1   | 0.008 |   0.241 |    0.440 | 
     | count_instr_reg[5]    | D v          | DFF_X1   | 0.000 |   0.241 |    0.440 | 
     +------------------------------------------------------------------------------+ 
Path 1539: MET Setup Check with Pin count_instr_reg[0]/CK 
Endpoint:   count_instr_reg[0]/SI (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/QN   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.073
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.391
- Arrival Time                  0.188
= Slack Time                    0.203
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[6]   | CK ^         |          |       |  -0.036 |    0.167 | 
     | cpu_state_reg[6]   | CK ^ -> QN ^ | DFF_X1   | 0.095 |   0.059 |    0.262 | 
     | g219231            | A ^ -> ZN v  | INV_X1   | 0.018 |   0.077 |    0.280 | 
     | g200989            | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.094 |    0.297 | 
     | g213353            | A1 ^ -> ZN v | NAND2_X1 | 0.025 |   0.119 |    0.322 | 
     | FE_DBTC10_n_19096  | A v -> ZN ^  | INV_X2   | 0.069 |   0.188 |    0.391 | 
     | count_instr_reg[0] | SI ^         | SDFF_X1  | 0.000 |   0.188 |    0.391 | 
     +---------------------------------------------------------------------------+ 
Path 1540: MET Setup Check with Pin decoded_imm_reg[0]/CK 
Endpoint:   decoded_imm_reg[0]/D         (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.432
- Arrival Time                  0.229
= Slack Time                    0.204
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |           |       |  -0.034 |    0.169 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1    | 0.094 |   0.059 |    0.263 | 
     | g90422                     | A v -> ZN ^  | INV_X1    | 0.022 |   0.082 |    0.285 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4  | 0.023 |   0.105 |    0.309 | 
     | g201042                    | A1 v -> ZN ^ | NOR2_X1   | 0.058 |   0.163 |    0.367 | 
     | g200489                    | A1 ^ -> ZN v | NOR2_X2   | 0.021 |   0.184 |    0.387 | 
     | g199773                    | B1 v -> ZN ^ | OAI221_X1 | 0.045 |   0.229 |    0.432 | 
     | decoded_imm_reg[0]         | D ^          | DFF_X1    | 0.000 |   0.229 |    0.432 | 
     +------------------------------------------------------------------------------------+ 
Path 1541: MET Setup Check with Pin mem_rdata_q_reg[27]/CK 
Endpoint:   mem_rdata_q_reg[27]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.378
- Arrival Time                  0.171
= Slack Time                    0.207
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.034 |    0.172 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.063 |    0.270 | 
     | g196                | A1 v -> ZN v | AND2_X4 | 0.028 |   0.092 |    0.298 | 
     | FE_DBTC2_n_28516    | A v -> ZN ^  | INV_X2  | 0.079 |   0.171 |    0.378 | 
     | mem_rdata_q_reg[27] | SE ^         | SDFF_X1 | 0.000 |   0.171 |    0.378 | 
     +---------------------------------------------------------------------------+ 
Path 1542: MET Setup Check with Pin mem_rdata_q_reg[21]/CK 
Endpoint:   mem_rdata_q_reg[21]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.378
- Arrival Time                  0.171
= Slack Time                    0.207
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.034 |    0.172 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.063 |    0.270 | 
     | g196                | A1 v -> ZN v | AND2_X4 | 0.028 |   0.092 |    0.298 | 
     | FE_DBTC2_n_28516    | A v -> ZN ^  | INV_X2  | 0.079 |   0.171 |    0.378 | 
     | mem_rdata_q_reg[21] | SE ^         | SDFF_X1 | 0.000 |   0.171 |    0.378 | 
     +---------------------------------------------------------------------------+ 
Path 1543: MET Setup Check with Pin mem_rdata_q_reg[20]/CK 
Endpoint:   mem_rdata_q_reg[20]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.378
- Arrival Time                  0.171
= Slack Time                    0.207
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.034 |    0.172 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.063 |    0.270 | 
     | g196                | A1 v -> ZN v | AND2_X4 | 0.028 |   0.092 |    0.298 | 
     | FE_DBTC2_n_28516    | A v -> ZN ^  | INV_X2  | 0.079 |   0.171 |    0.378 | 
     | mem_rdata_q_reg[20] | SE ^         | SDFF_X1 | 0.000 |   0.171 |    0.378 | 
     +---------------------------------------------------------------------------+ 
Path 1544: MET Setup Check with Pin mem_rdata_q_reg[7]/CK 
Endpoint:   mem_rdata_q_reg[7]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.378
- Arrival Time                  0.171
= Slack Time                    0.207
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg      | CK ^         |         |       |  -0.034 |    0.172 | 
     | mem_valid_reg      | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.063 |    0.270 | 
     | g196               | A1 v -> ZN v | AND2_X4 | 0.028 |   0.092 |    0.298 | 
     | FE_DBTC2_n_28516   | A v -> ZN ^  | INV_X2  | 0.079 |   0.171 |    0.378 | 
     | mem_rdata_q_reg[7] | SE ^         | SDFF_X1 | 0.000 |   0.171 |    0.378 | 
     +--------------------------------------------------------------------------+ 
Path 1545: MET Setup Check with Pin mem_rdata_q_reg[31]/CK 
Endpoint:   mem_rdata_q_reg[31]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.378
- Arrival Time                  0.171
= Slack Time                    0.207
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.034 |    0.173 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.063 |    0.271 | 
     | g196                | A1 v -> ZN v | AND2_X4 | 0.028 |   0.092 |    0.299 | 
     | FE_DBTC2_n_28516    | A v -> ZN ^  | INV_X2  | 0.079 |   0.171 |    0.378 | 
     | mem_rdata_q_reg[31] | SE ^         | SDFF_X1 | 0.000 |   0.171 |    0.378 | 
     +---------------------------------------------------------------------------+ 
Path 1546: MET Setup Check with Pin mem_rdata_q_reg[30]/CK 
Endpoint:   mem_rdata_q_reg[30]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.378
- Arrival Time                  0.171
= Slack Time                    0.207
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.034 |    0.173 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.063 |    0.271 | 
     | g196                | A1 v -> ZN v | AND2_X4 | 0.028 |   0.092 |    0.299 | 
     | FE_DBTC2_n_28516    | A v -> ZN ^  | INV_X2  | 0.079 |   0.171 |    0.378 | 
     | mem_rdata_q_reg[30] | SE ^         | SDFF_X1 | 0.000 |   0.171 |    0.378 | 
     +---------------------------------------------------------------------------+ 
Path 1547: MET Setup Check with Pin mem_rdata_q_reg[29]/CK 
Endpoint:   mem_rdata_q_reg[29]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.378
- Arrival Time                  0.171
= Slack Time                    0.207
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.034 |    0.173 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.063 |    0.271 | 
     | g196                | A1 v -> ZN v | AND2_X4 | 0.028 |   0.092 |    0.299 | 
     | FE_DBTC2_n_28516    | A v -> ZN ^  | INV_X2  | 0.079 |   0.171 |    0.378 | 
     | mem_rdata_q_reg[29] | SE ^         | SDFF_X1 | 0.000 |   0.171 |    0.378 | 
     +---------------------------------------------------------------------------+ 
Path 1548: MET Setup Check with Pin mem_rdata_q_reg[26]/CK 
Endpoint:   mem_rdata_q_reg[26]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.378
- Arrival Time                  0.171
= Slack Time                    0.207
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.034 |    0.173 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.063 |    0.271 | 
     | g196                | A1 v -> ZN v | AND2_X4 | 0.028 |   0.092 |    0.299 | 
     | FE_DBTC2_n_28516    | A v -> ZN ^  | INV_X2  | 0.079 |   0.171 |    0.378 | 
     | mem_rdata_q_reg[26] | SE ^         | SDFF_X1 | 0.000 |   0.171 |    0.378 | 
     +---------------------------------------------------------------------------+ 
Path 1549: MET Setup Check with Pin mem_rdata_q_reg[28]/CK 
Endpoint:   mem_rdata_q_reg[28]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.379
- Arrival Time                  0.171
= Slack Time                    0.208
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.034 |    0.174 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.063 |    0.272 | 
     | g196                | A1 v -> ZN v | AND2_X4 | 0.028 |   0.092 |    0.300 | 
     | FE_DBTC2_n_28516    | A v -> ZN ^  | INV_X2  | 0.079 |   0.171 |    0.379 | 
     | mem_rdata_q_reg[28] | SE ^         | SDFF_X1 | 0.000 |   0.171 |    0.379 | 
     +---------------------------------------------------------------------------+ 
Path 1550: MET Setup Check with Pin decoder_pseudo_trigger_reg/CK 
Endpoint:   decoder_pseudo_trigger_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q           (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.030
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.436
- Arrival Time                  0.226
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]           | CK ^         |          |       |  -0.034 |    0.175 | 
     | mem_state_reg[0]           | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.080 |    0.289 | 
     | g197                       | A2 ^ -> ZN ^ | OR2_X4   | 0.028 |   0.108 |    0.318 | 
     | FE_RC_1025_0               | A1 ^ -> ZN v | AOI22_X2 | 0.013 |   0.120 |    0.330 | 
     | g209212                    | A1 v -> ZN ^ | NOR2_X2  | 0.051 |   0.171 |    0.381 | 
     | g209965                    | A ^ -> ZN v  | INV_X1   | 0.014 |   0.185 |    0.395 | 
     | g199179                    | A2 v -> ZN ^ | NOR3_X1  | 0.041 |   0.226 |    0.436 | 
     | decoder_pseudo_trigger_reg | D ^          | DFF_X1   | 0.000 |   0.226 |    0.436 | 
     +-----------------------------------------------------------------------------------+ 
Path 1551: MET Setup Check with Pin mem_rdata_q_reg[25]/CK 
Endpoint:   mem_rdata_q_reg[25]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.381
- Arrival Time                  0.171
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.034 |    0.176 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.063 |    0.274 | 
     | g196                | A1 v -> ZN v | AND2_X4 | 0.028 |   0.092 |    0.302 | 
     | FE_DBTC2_n_28516    | A v -> ZN ^  | INV_X2  | 0.079 |   0.171 |    0.381 | 
     | mem_rdata_q_reg[25] | SE ^         | SDFF_X1 | 0.000 |   0.171 |    0.381 | 
     +---------------------------------------------------------------------------+ 
Path 1552: MET Setup Check with Pin mem_rdata_q_reg[24]/CK 
Endpoint:   mem_rdata_q_reg[24]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.381
- Arrival Time                  0.171
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.034 |    0.176 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.063 |    0.274 | 
     | g196                | A1 v -> ZN v | AND2_X4 | 0.028 |   0.092 |    0.302 | 
     | FE_DBTC2_n_28516    | A v -> ZN ^  | INV_X2  | 0.079 |   0.171 |    0.381 | 
     | mem_rdata_q_reg[24] | SE ^         | SDFF_X1 | 0.000 |   0.171 |    0.381 | 
     +---------------------------------------------------------------------------+ 
Path 1553: MET Setup Check with Pin mem_rdata_q_reg[23]/CK 
Endpoint:   mem_rdata_q_reg[23]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.381
- Arrival Time                  0.171
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.034 |    0.176 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.063 |    0.274 | 
     | g196                | A1 v -> ZN v | AND2_X4 | 0.028 |   0.092 |    0.302 | 
     | FE_DBTC2_n_28516    | A v -> ZN ^  | INV_X2  | 0.079 |   0.171 |    0.381 | 
     | mem_rdata_q_reg[23] | SE ^         | SDFF_X1 | 0.000 |   0.171 |    0.381 | 
     +---------------------------------------------------------------------------+ 
Path 1554: MET Setup Check with Pin mem_rdata_q_reg[22]/CK 
Endpoint:   mem_rdata_q_reg[22]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.381
- Arrival Time                  0.171
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.034 |    0.176 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.063 |    0.274 | 
     | g196                | A1 v -> ZN v | AND2_X4 | 0.028 |   0.092 |    0.302 | 
     | FE_DBTC2_n_28516    | A v -> ZN ^  | INV_X2  | 0.079 |   0.171 |    0.381 | 
     | mem_rdata_q_reg[22] | SE ^         | SDFF_X1 | 0.000 |   0.171 |    0.381 | 
     +---------------------------------------------------------------------------+ 
Path 1555: MET Setup Check with Pin mem_rdata_q_reg[19]/CK 
Endpoint:   mem_rdata_q_reg[19]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.381
- Arrival Time                  0.171
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.034 |    0.176 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.063 |    0.274 | 
     | g196                | A1 v -> ZN v | AND2_X4 | 0.028 |   0.092 |    0.302 | 
     | FE_DBTC2_n_28516    | A v -> ZN ^  | INV_X2  | 0.079 |   0.171 |    0.381 | 
     | mem_rdata_q_reg[19] | SE ^         | SDFF_X1 | 0.000 |   0.171 |    0.381 | 
     +---------------------------------------------------------------------------+ 
Path 1556: MET Setup Check with Pin mem_rdata_q_reg[18]/CK 
Endpoint:   mem_rdata_q_reg[18]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.381
- Arrival Time                  0.171
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.034 |    0.176 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.063 |    0.274 | 
     | g196                | A1 v -> ZN v | AND2_X4 | 0.028 |   0.092 |    0.302 | 
     | FE_DBTC2_n_28516    | A v -> ZN ^  | INV_X2  | 0.079 |   0.171 |    0.381 | 
     | mem_rdata_q_reg[18] | SE ^         | SDFF_X1 | 0.000 |   0.171 |    0.381 | 
     +---------------------------------------------------------------------------+ 
Path 1557: MET Setup Check with Pin mem_rdata_q_reg[17]/CK 
Endpoint:   mem_rdata_q_reg[17]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.381
- Arrival Time                  0.171
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.034 |    0.176 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.063 |    0.274 | 
     | g196                | A1 v -> ZN v | AND2_X4 | 0.028 |   0.092 |    0.302 | 
     | FE_DBTC2_n_28516    | A v -> ZN ^  | INV_X2  | 0.079 |   0.171 |    0.381 | 
     | mem_rdata_q_reg[17] | SE ^         | SDFF_X1 | 0.000 |   0.171 |    0.381 | 
     +---------------------------------------------------------------------------+ 
Path 1558: MET Setup Check with Pin mem_rdata_q_reg[16]/CK 
Endpoint:   mem_rdata_q_reg[16]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.381
- Arrival Time                  0.171
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.034 |    0.176 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.063 |    0.274 | 
     | g196                | A1 v -> ZN v | AND2_X4 | 0.028 |   0.092 |    0.302 | 
     | FE_DBTC2_n_28516    | A v -> ZN ^  | INV_X2  | 0.079 |   0.171 |    0.381 | 
     | mem_rdata_q_reg[16] | SE ^         | SDFF_X1 | 0.000 |   0.171 |    0.381 | 
     +---------------------------------------------------------------------------+ 
Path 1559: MET Setup Check with Pin mem_rdata_q_reg[15]/CK 
Endpoint:   mem_rdata_q_reg[15]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.381
- Arrival Time                  0.171
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.034 |    0.176 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.063 |    0.274 | 
     | g196                | A1 v -> ZN v | AND2_X4 | 0.028 |   0.092 |    0.302 | 
     | FE_DBTC2_n_28516    | A v -> ZN ^  | INV_X2  | 0.079 |   0.171 |    0.381 | 
     | mem_rdata_q_reg[15] | SE ^         | SDFF_X1 | 0.000 |   0.171 |    0.381 | 
     +---------------------------------------------------------------------------+ 
Path 1560: MET Setup Check with Pin mem_rdata_q_reg[11]/CK 
Endpoint:   mem_rdata_q_reg[11]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.381
- Arrival Time                  0.171
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.034 |    0.176 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.063 |    0.274 | 
     | g196                | A1 v -> ZN v | AND2_X4 | 0.028 |   0.092 |    0.302 | 
     | FE_DBTC2_n_28516    | A v -> ZN ^  | INV_X2  | 0.079 |   0.171 |    0.381 | 
     | mem_rdata_q_reg[11] | SE ^         | SDFF_X1 | 0.000 |   0.171 |    0.381 | 
     +---------------------------------------------------------------------------+ 
Path 1561: MET Setup Check with Pin mem_rdata_q_reg[10]/CK 
Endpoint:   mem_rdata_q_reg[10]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.381
- Arrival Time                  0.171
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.034 |    0.176 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.063 |    0.274 | 
     | g196                | A1 v -> ZN v | AND2_X4 | 0.028 |   0.092 |    0.302 | 
     | FE_DBTC2_n_28516    | A v -> ZN ^  | INV_X2  | 0.079 |   0.171 |    0.381 | 
     | mem_rdata_q_reg[10] | SE ^         | SDFF_X1 | 0.000 |   0.171 |    0.381 | 
     +---------------------------------------------------------------------------+ 
Path 1562: MET Setup Check with Pin mem_rdata_q_reg[9]/CK 
Endpoint:   mem_rdata_q_reg[9]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.381
- Arrival Time                  0.171
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg      | CK ^         |         |       |  -0.034 |    0.176 | 
     | mem_valid_reg      | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.063 |    0.274 | 
     | g196               | A1 v -> ZN v | AND2_X4 | 0.028 |   0.092 |    0.302 | 
     | FE_DBTC2_n_28516   | A v -> ZN ^  | INV_X2  | 0.079 |   0.171 |    0.381 | 
     | mem_rdata_q_reg[9] | SE ^         | SDFF_X1 | 0.000 |   0.171 |    0.381 | 
     +--------------------------------------------------------------------------+ 
Path 1563: MET Setup Check with Pin mem_rdata_q_reg[8]/CK 
Endpoint:   mem_rdata_q_reg[8]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.381
- Arrival Time                  0.171
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg      | CK ^         |         |       |  -0.034 |    0.176 | 
     | mem_valid_reg      | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.063 |    0.274 | 
     | g196               | A1 v -> ZN v | AND2_X4 | 0.028 |   0.092 |    0.302 | 
     | FE_DBTC2_n_28516   | A v -> ZN ^  | INV_X2  | 0.079 |   0.171 |    0.381 | 
     | mem_rdata_q_reg[8] | SE ^         | SDFF_X1 | 0.000 |   0.171 |    0.381 | 
     +--------------------------------------------------------------------------+ 
Path 1564: MET Setup Check with Pin count_instr_reg[3]/CK 
Endpoint:   count_instr_reg[3]/D  (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.223
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |          |       |  -0.035 |    0.175 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.286 | 
     | FE_OCPC214_decoder_trigger | A ^ -> Z ^   | BUF_X1   | 0.033 |   0.109 |    0.319 | 
     | FE_RC_763_0                | A2 ^ -> ZN v | NAND3_X1 | 0.034 |   0.142 |    0.353 | 
     | FE_RC_764_0                | A v -> ZN ^  | INV_X4   | 0.036 |   0.178 |    0.388 | 
     | FE_DBTC21_n_14687          | A ^ -> ZN v  | INV_X1   | 0.016 |   0.194 |    0.404 | 
     | g200262                    | A2 v -> ZN ^ | OAI22_X1 | 0.029 |   0.223 |    0.434 | 
     | count_instr_reg[3]         | D ^          | DFF_X1   | 0.000 |   0.223 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1565: MET Setup Check with Pin instr_sltiu_reg/CK 
Endpoint:   instr_sltiu_reg/D            (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.030
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.436
- Arrival Time                  0.225
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.176 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q ^  | DFF_X1   | 0.100 |   0.066 |    0.276 | 
     | g90422                     | A ^ -> ZN v  | INV_X1   | 0.013 |   0.079 |    0.289 | 
     | g90374__8757               | A2 v -> ZN ^ | NAND2_X4 | 0.026 |   0.105 |    0.315 | 
     | g201251                    | A1 ^ -> ZN v | NAND2_X1 | 0.077 |   0.182 |    0.392 | 
     | g200191                    | B1 v -> ZN ^ | OAI21_X1 | 0.043 |   0.225 |    0.436 | 
     | instr_sltiu_reg            | D ^          | DFF_X1   | 0.000 |   0.225 |    0.436 | 
     +-----------------------------------------------------------------------------------+ 
Path 1566: MET Setup Check with Pin instr_lhu_reg/CK 
Endpoint:   instr_lhu_reg/D       (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[12]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.223
= Slack Time                    0.211
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[12] | CK ^         |          |       |  -0.035 |    0.176 | 
     | mem_rdata_q_reg[12] | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.286 | 
     | g201243             | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.099 |    0.310 | 
     | g200732             | A1 v -> ZN v | OR2_X1   | 0.052 |   0.151 |    0.362 | 
     | g208551             | A1 v -> ZN ^ | NOR2_X1  | 0.033 |   0.183 |    0.394 | 
     | g200395             | A ^ -> ZN v  | INV_X1   | 0.016 |   0.199 |    0.410 | 
     | g216400             | A1 v -> ZN ^ | OAI22_X1 | 0.024 |   0.223 |    0.434 | 
     | instr_lhu_reg       | D ^          | DFF_X1   | 0.000 |   0.223 |    0.434 | 
     +----------------------------------------------------------------------------+ 
Path 1567: MET Setup Check with Pin mem_rdata_q_reg[4]/CK 
Endpoint:   mem_rdata_q_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.227
= Slack Time                    0.212
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg      | CK ^         |         |       |  -0.034 |    0.178 | 
     | mem_valid_reg      | CK ^ -> Q ^  | DFF_X1  | 0.105 |   0.071 |    0.283 | 
     | g216258            | A1 ^ -> ZN ^ | AND2_X1 | 0.065 |   0.135 |    0.348 | 
     | g217241            | S ^ -> Z v   | MUX2_X1 | 0.077 |   0.212 |    0.425 | 
     | g200503            | A v -> ZN ^  | INV_X1  | 0.015 |   0.227 |    0.439 | 
     | mem_rdata_q_reg[4] | D ^          | DFF_X1  | 0.000 |   0.227 |    0.439 | 
     +--------------------------------------------------------------------------+ 
Path 1568: MET Setup Check with Pin mem_state_reg[1]/CK 
Endpoint:   mem_state_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.029
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.437
- Arrival Time                  0.223
= Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |           |       |  -0.034 |    0.180 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.069 |    0.283 | 
     | g197             | A2 v -> ZN v | OR2_X4    | 0.047 |   0.116 |    0.330 | 
     | FE_RC_2132_0     | A1 v -> ZN ^ | NOR2_X1   | 0.023 |   0.138 |    0.353 | 
     | FE_RC_2130_0     | A1 ^ -> ZN ^ | AND2_X2   | 0.043 |   0.181 |    0.396 | 
     | FE_RC_2131_0     | A ^ -> ZN v  | INV_X8    | 0.021 |   0.202 |    0.416 | 
     | g211037          | A v -> ZN ^  | OAI211_X1 | 0.021 |   0.223 |    0.437 | 
     | mem_state_reg[1] | D ^          | DFF_X1    | 0.000 |   0.223 |    0.437 | 
     +--------------------------------------------------------------------------+ 
Path 1569: MET Setup Check with Pin instr_sb_reg/CK 
Endpoint:   instr_sb_reg/D               (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.218
= Slack Time                    0.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.182 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.276 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.082 |    0.298 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.105 |    0.321 | 
     | g201240                    | A1 v -> ZN ^ | NOR2_X1  | 0.049 |   0.154 |    0.370 | 
     | g200749                    | A1 ^ -> ZN v | NAND2_X1 | 0.035 |   0.189 |    0.405 | 
     | g216396                    | A1 v -> ZN ^ | OAI22_X1 | 0.029 |   0.218 |    0.434 | 
     | instr_sb_reg               | D ^          | DFF_X1   | 0.000 |   0.218 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1570: MET Setup Check with Pin instr_lb_reg/CK 
Endpoint:   instr_lb_reg/D               (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.218
= Slack Time                    0.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.182 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.276 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.082 |    0.298 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.105 |    0.321 | 
     | g201240                    | A1 v -> ZN ^ | NOR2_X1  | 0.049 |   0.154 |    0.370 | 
     | g200749                    | A1 ^ -> ZN v | NAND2_X1 | 0.035 |   0.189 |    0.405 | 
     | g216399                    | A1 v -> ZN ^ | OAI22_X1 | 0.029 |   0.218 |    0.434 | 
     | instr_lb_reg               | D ^          | DFF_X1   | 0.000 |   0.218 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1571: MET Setup Check with Pin instr_sh_reg/CK 
Endpoint:   instr_sh_reg/D               (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.214
= Slack Time                    0.221
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.186 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.280 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.082 |    0.302 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.105 |    0.326 | 
     | g201240                    | A1 v -> ZN ^ | NOR2_X1  | 0.049 |   0.154 |    0.374 | 
     | g200739                    | A1 ^ -> ZN v | NAND2_X1 | 0.031 |   0.185 |    0.406 | 
     | g216397                    | A1 v -> ZN ^ | OAI22_X1 | 0.028 |   0.214 |    0.434 | 
     | instr_sh_reg               | D ^          | DFF_X1   | 0.000 |   0.214 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1572: MET Setup Check with Pin instr_lh_reg/CK 
Endpoint:   instr_lh_reg/D               (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.214
= Slack Time                    0.221
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.186 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.280 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.082 |    0.302 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.105 |    0.326 | 
     | g201240                    | A1 v -> ZN ^ | NOR2_X1  | 0.049 |   0.154 |    0.374 | 
     | g200739                    | A1 ^ -> ZN v | NAND2_X1 | 0.031 |   0.185 |    0.406 | 
     | g216398                    | A1 v -> ZN ^ | OAI22_X1 | 0.028 |   0.214 |    0.434 | 
     | instr_lh_reg               | D ^          | DFF_X1   | 0.000 |   0.214 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1573: MET Setup Check with Pin instr_sw_reg/CK 
Endpoint:   instr_sw_reg/D               (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.213
= Slack Time                    0.221
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.187 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.281 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.082 |    0.303 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.105 |    0.326 | 
     | g201240                    | A1 v -> ZN ^ | NOR2_X1  | 0.049 |   0.154 |    0.375 | 
     | g200743                    | A1 ^ -> ZN v | NAND2_X1 | 0.031 |   0.185 |    0.406 | 
     | g200224                    | A1 v -> ZN ^ | OAI22_X1 | 0.028 |   0.213 |    0.434 | 
     | instr_sw_reg               | D ^          | DFF_X1   | 0.000 |   0.213 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1574: MET Setup Check with Pin instr_lw_reg/CK 
Endpoint:   instr_lw_reg/D               (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.213
= Slack Time                    0.221
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.187 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.281 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.082 |    0.303 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.105 |    0.326 | 
     | g201240                    | A1 v -> ZN ^ | NOR2_X1  | 0.049 |   0.154 |    0.375 | 
     | g200743                    | A1 ^ -> ZN v | NAND2_X1 | 0.031 |   0.185 |    0.406 | 
     | g200345                    | A1 v -> ZN ^ | OAI22_X1 | 0.028 |   0.213 |    0.434 | 
     | instr_lw_reg               | D ^          | DFF_X1   | 0.000 |   0.213 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1575: MET Setup Check with Pin mem_rdata_q_reg[3]/CK 
Endpoint:   mem_rdata_q_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.212
= Slack Time                    0.228
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg      | CK ^         |         |       |  -0.034 |    0.194 | 
     | mem_valid_reg      | CK ^ -> Q ^  | DFF_X1  | 0.105 |   0.071 |    0.299 | 
     | g216258            | A1 ^ -> ZN ^ | AND2_X1 | 0.065 |   0.135 |    0.363 | 
     | g208905            | S ^ -> Z v   | MUX2_X1 | 0.064 |   0.200 |    0.428 | 
     | g200500            | A v -> ZN ^  | INV_X1  | 0.012 |   0.212 |    0.440 | 
     | mem_rdata_q_reg[3] | D ^          | DFF_X1  | 0.000 |   0.212 |    0.440 | 
     +--------------------------------------------------------------------------+ 
Path 1576: MET Setup Check with Pin is_jalr_addi_slti_sltiu_xori_ori_andi_reg/
CK 
Endpoint:   is_jalr_addi_slti_sltiu_xori_ori_andi_reg/D (^) checked with  
leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q                (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.433
- Arrival Time                  0.204
= Slack Time                    0.229
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                           |              |           |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg                | CK ^         |           |       |  -0.034 |    0.195 | 
     | decoder_pseudo_trigger_reg                | CK ^ -> Q v  | DFF_X1    | 0.094 |   0.059 |    0.289 | 
     | g90422                                    | A v -> ZN ^  | INV_X1    | 0.022 |   0.082 |    0.311 | 
     | g90374__8757                              | A2 ^ -> ZN v | NAND2_X4  | 0.023 |   0.105 |    0.334 | 
     | g201042                                   | A1 v -> ZN ^ | NOR2_X1   | 0.058 |   0.163 |    0.392 | 
     | g200634                                   | A1 ^ -> ZN v | NAND2_X1  | 0.018 |   0.181 |    0.410 | 
     | g213576                                   | A v -> ZN ^  | OAI221_X1 | 0.023 |   0.204 |    0.433 | 
     | is_jalr_addi_slti_sltiu_xori_ori_andi_reg | D ^          | DFF_X1    | 0.000 |   0.204 |    0.433 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 1577: MET Setup Check with Pin latched_rd_reg[3]/CK 
Endpoint:   latched_rd_reg[3]/D                (v) checked with  leading edge 
of 'clk'
Beginpoint: is_beq_bne_blt_bge_bltu_bgeu_reg/Q (^) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.207
= Slack Time                    0.234
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |              |          |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------+-------+---------+----------| 
     | is_beq_bne_blt_bge_bltu_bgeu_reg | CK ^         |          |       |  -0.034 |    0.200 | 
     | is_beq_bne_blt_bge_bltu_bgeu_reg | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.076 |    0.310 | 
     | g201047                          | A1 ^ -> ZN v | NAND2_X1 | 0.031 |   0.107 |    0.341 | 
     | g200718                          | A2 v -> ZN ^ | NOR2_X1  | 0.041 |   0.148 |    0.382 | 
     | g200590                          | A ^ -> ZN v  | INV_X1   | 0.013 |   0.161 |    0.395 | 
     | g200480                          | A1 v -> ZN ^ | NAND2_X1 | 0.030 |   0.191 |    0.425 | 
     | g199765                          | B1 ^ -> ZN v | OAI21_X1 | 0.016 |   0.207 |    0.441 | 
     | latched_rd_reg[3]                | D v          | DFF_X1   | 0.000 |   0.207 |    0.441 | 
     +-----------------------------------------------------------------------------------------+ 
Path 1578: MET Setup Check with Pin mem_rdata_q_reg[14]/CK 
Endpoint:   mem_rdata_q_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.030
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.435
- Arrival Time                  0.200
= Slack Time                    0.235
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |          |       |  -0.034 |    0.200 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1   | 0.098 |   0.063 |    0.298 | 
     | g196                | A1 v -> ZN v | AND2_X4  | 0.028 |   0.092 |    0.326 | 
     | FE_DBTC2_n_28516    | A v -> ZN ^  | INV_X2   | 0.079 |   0.171 |    0.406 | 
     | g208882             | A1 ^ -> ZN v | OAI22_X1 | 0.029 |   0.200 |    0.435 | 
     | mem_rdata_q_reg[14] | D v          | DFF_X1   | 0.000 |   0.200 |    0.435 | 
     +----------------------------------------------------------------------------+ 
Path 1579: MET Setup Check with Pin mem_rdata_q_reg[13]/CK 
Endpoint:   mem_rdata_q_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.030
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.435
- Arrival Time                  0.200
= Slack Time                    0.235
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |          |       |  -0.034 |    0.200 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1   | 0.098 |   0.063 |    0.298 | 
     | g196                | A1 v -> ZN v | AND2_X4  | 0.028 |   0.092 |    0.326 | 
     | FE_DBTC2_n_28516    | A v -> ZN ^  | INV_X2   | 0.079 |   0.171 |    0.406 | 
     | g208881             | A1 ^ -> ZN v | OAI22_X1 | 0.029 |   0.200 |    0.435 | 
     | mem_rdata_q_reg[13] | D v          | DFF_X1   | 0.000 |   0.200 |    0.435 | 
     +----------------------------------------------------------------------------+ 
Path 1580: MET Setup Check with Pin mem_rdata_q_reg[12]/CK 
Endpoint:   mem_rdata_q_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.030
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.435
- Arrival Time                  0.200
= Slack Time                    0.235
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |          |       |  -0.034 |    0.200 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1   | 0.098 |   0.063 |    0.298 | 
     | g196                | A1 v -> ZN v | AND2_X4  | 0.028 |   0.092 |    0.326 | 
     | FE_DBTC2_n_28516    | A v -> ZN ^  | INV_X2   | 0.079 |   0.171 |    0.406 | 
     | g208880             | A1 ^ -> ZN v | OAI22_X1 | 0.029 |   0.200 |    0.435 | 
     | mem_rdata_q_reg[12] | D v          | DFF_X1   | 0.000 |   0.200 |    0.435 | 
     +----------------------------------------------------------------------------+ 
Path 1581: MET Setup Check with Pin latched_rd_reg[0]/CK 
Endpoint:   latched_rd_reg[0]/D                (v) checked with  leading edge 
of 'clk'
Beginpoint: is_beq_bne_blt_bge_bltu_bgeu_reg/Q (^) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.207
= Slack Time                    0.235
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |              |          |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------+-------+---------+----------| 
     | is_beq_bne_blt_bge_bltu_bgeu_reg | CK ^         |          |       |  -0.034 |    0.201 | 
     | is_beq_bne_blt_bge_bltu_bgeu_reg | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.076 |    0.311 | 
     | g201047                          | A1 ^ -> ZN v | NAND2_X1 | 0.031 |   0.107 |    0.342 | 
     | g200718                          | A2 v -> ZN ^ | NOR2_X1  | 0.041 |   0.148 |    0.383 | 
     | g200590                          | A ^ -> ZN v  | INV_X1   | 0.013 |   0.161 |    0.396 | 
     | g200480                          | A1 v -> ZN ^ | NAND2_X1 | 0.030 |   0.191 |    0.426 | 
     | g199768                          | B1 ^ -> ZN v | OAI21_X1 | 0.016 |   0.207 |    0.442 | 
     | latched_rd_reg[0]                | D v          | DFF_X1   | 0.000 |   0.207 |    0.442 | 
     +-----------------------------------------------------------------------------------------+ 
Path 1582: MET Setup Check with Pin mem_instr_reg/CK 
Endpoint:   mem_instr_reg/D    (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.072
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.393
- Arrival Time                  0.158
= Slack Time                    0.235
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |         |       |  -0.034 |    0.201 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1  | 0.105 |   0.071 |    0.306 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1 | 0.042 |   0.113 |    0.348 | 
     | g208376          | A ^ -> ZN v  | INV_X1  | 0.017 |   0.130 |    0.365 | 
     | g200943          | A1 v -> ZN v | AND2_X1 | 0.028 |   0.158 |    0.393 | 
     | mem_instr_reg    | D v          | SDFF_X1 | 0.000 |   0.158 |    0.393 | 
     +------------------------------------------------------------------------+ 
Path 1583: MET Setup Check with Pin latched_rd_reg[1]/CK 
Endpoint:   latched_rd_reg[1]/D                (v) checked with  leading edge 
of 'clk'
Beginpoint: is_beq_bne_blt_bge_bltu_bgeu_reg/Q (^) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.442
- Arrival Time                  0.207
= Slack Time                    0.235
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |              |          |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------+-------+---------+----------| 
     | is_beq_bne_blt_bge_bltu_bgeu_reg | CK ^         |          |       |  -0.034 |    0.201 | 
     | is_beq_bne_blt_bge_bltu_bgeu_reg | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.076 |    0.311 | 
     | g201047                          | A1 ^ -> ZN v | NAND2_X1 | 0.031 |   0.107 |    0.342 | 
     | g200718                          | A2 v -> ZN ^ | NOR2_X1  | 0.041 |   0.148 |    0.383 | 
     | g200590                          | A ^ -> ZN v  | INV_X1   | 0.013 |   0.161 |    0.396 | 
     | g200480                          | A1 v -> ZN ^ | NAND2_X1 | 0.030 |   0.191 |    0.426 | 
     | g199767                          | B1 ^ -> ZN v | OAI21_X1 | 0.016 |   0.207 |    0.442 | 
     | latched_rd_reg[1]                | D v          | DFF_X1   | 0.000 |   0.207 |    0.442 | 
     +-----------------------------------------------------------------------------------------+ 
Path 1584: MET Setup Check with Pin latched_rd_reg[2]/CK 
Endpoint:   latched_rd_reg[2]/D                (v) checked with  leading edge 
of 'clk'
Beginpoint: is_beq_bne_blt_bge_bltu_bgeu_reg/Q (^) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.207
= Slack Time                    0.235
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |              |          |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------+-------+---------+----------| 
     | is_beq_bne_blt_bge_bltu_bgeu_reg | CK ^         |          |       |  -0.034 |    0.201 | 
     | is_beq_bne_blt_bge_bltu_bgeu_reg | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.076 |    0.311 | 
     | g201047                          | A1 ^ -> ZN v | NAND2_X1 | 0.031 |   0.107 |    0.342 | 
     | g200718                          | A2 v -> ZN ^ | NOR2_X1  | 0.041 |   0.148 |    0.383 | 
     | g200590                          | A ^ -> ZN v  | INV_X1   | 0.013 |   0.161 |    0.396 | 
     | g200480                          | A1 v -> ZN ^ | NAND2_X1 | 0.030 |   0.191 |    0.427 | 
     | g199766                          | B1 ^ -> ZN v | OAI21_X1 | 0.016 |   0.207 |    0.443 | 
     | latched_rd_reg[2]                | D v          | DFF_X1   | 0.000 |   0.207 |    0.443 | 
     +-----------------------------------------------------------------------------------------+ 
Path 1585: MET Setup Check with Pin latched_rd_reg[4]/CK 
Endpoint:   latched_rd_reg[4]/D                (v) checked with  leading edge 
of 'clk'
Beginpoint: is_beq_bne_blt_bge_bltu_bgeu_reg/Q (^) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.443
- Arrival Time                  0.207
= Slack Time                    0.235
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |              |          |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------+-------+---------+----------| 
     | is_beq_bne_blt_bge_bltu_bgeu_reg | CK ^         |          |       |  -0.034 |    0.201 | 
     | is_beq_bne_blt_bge_bltu_bgeu_reg | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.076 |    0.311 | 
     | g201047                          | A1 ^ -> ZN v | NAND2_X1 | 0.031 |   0.107 |    0.342 | 
     | g200718                          | A2 v -> ZN ^ | NOR2_X1  | 0.041 |   0.148 |    0.383 | 
     | g200590                          | A ^ -> ZN v  | INV_X1   | 0.013 |   0.161 |    0.396 | 
     | g200480                          | A1 v -> ZN ^ | NAND2_X1 | 0.030 |   0.191 |    0.427 | 
     | g199764                          | B1 ^ -> ZN v | OAI21_X1 | 0.016 |   0.207 |    0.443 | 
     | latched_rd_reg[4]                | D v          | DFF_X1   | 0.000 |   0.207 |    0.443 | 
     +-----------------------------------------------------------------------------------------+ 
Path 1586: MET Setup Check with Pin mem_rdata_q_reg[0]/CK 
Endpoint:   mem_rdata_q_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.030
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.435
- Arrival Time                  0.199
= Slack Time                    0.236
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg      | CK ^         |          |       |  -0.034 |    0.201 | 
     | mem_valid_reg      | CK ^ -> Q v  | DFF_X1   | 0.098 |   0.063 |    0.299 | 
     | g196               | A1 v -> ZN v | AND2_X4  | 0.028 |   0.092 |    0.327 | 
     | FE_DBTC2_n_28516   | A v -> ZN ^  | INV_X2   | 0.079 |   0.171 |    0.407 | 
     | g212689            | A1 ^ -> ZN v | OAI22_X1 | 0.028 |   0.199 |    0.435 | 
     | mem_rdata_q_reg[0] | D v          | DFF_X1   | 0.000 |   0.199 |    0.435 | 
     +---------------------------------------------------------------------------+ 
Path 1587: MET Setup Check with Pin mem_rdata_q_reg[5]/CK 
Endpoint:   mem_rdata_q_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.035
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.431
- Arrival Time                  0.189
= Slack Time                    0.241
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg      | CK ^         |          |       |  -0.034 |    0.207 | 
     | mem_valid_reg      | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.312 | 
     | g216258            | A1 ^ -> ZN ^ | AND2_X1  | 0.065 |   0.135 |    0.377 | 
     | g200649            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.153 |    0.394 | 
     | g214556            | A v -> ZN ^  | OAI21_X1 | 0.036 |   0.189 |    0.431 | 
     | mem_rdata_q_reg[5] | D ^          | DFF_X1   | 0.000 |   0.189 |    0.431 | 
     +---------------------------------------------------------------------------+ 
Path 1588: MET Setup Check with Pin count_cycle_reg[3]/CK 
Endpoint:   count_cycle_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.195
= Slack Time                    0.245
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[0]      | CK ^         |          |       |  -0.036 |    0.209 | 
     | count_cycle_reg[0]      | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.074 |    0.319 | 
     | inc_add_1428_40_g209264 | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.117 |    0.362 | 
     | inc_add_1428_40_g1220   | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.133 |    0.378 | 
     | inc_add_1428_40_g1155   | A v -> ZN v  | XNOR2_X1 | 0.035 |   0.168 |    0.413 | 
     | g201142                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.195 |    0.440 | 
     | count_cycle_reg[3]      | D v          | DFF_X1   | 0.000 |   0.195 |    0.440 | 
     +--------------------------------------------------------------------------------+ 
Path 1589: MET Setup Check with Pin count_cycle_reg[2]/CK 
Endpoint:   count_cycle_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.192
= Slack Time                    0.249
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[0]         | CK ^         |          |       |  -0.036 |    0.213 | 
     | count_cycle_reg[0]         | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.074 |    0.322 | 
     | inc_add_1428_40_g209264    | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.117 |    0.366 | 
     | inc_add_1428_40_fopt209266 | A ^ -> ZN v  | INV_X1   | 0.012 |   0.129 |    0.378 | 
     | inc_add_1428_40_g209267    | A v -> ZN v  | XNOR2_X1 | 0.035 |   0.164 |    0.413 | 
     | g200942                    | A1 v -> ZN v | AND2_X1  | 0.028 |   0.192 |    0.440 | 
     | count_cycle_reg[2]         | D v          | DFF_X1   | 0.000 |   0.192 |    0.440 | 
     +-----------------------------------------------------------------------------------+ 
Path 1590: MET Setup Check with Pin mem_rdata_q_reg[1]/CK 
Endpoint:   mem_rdata_q_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.185
= Slack Time                    0.256
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg      | CK ^         |          |       |  -0.034 |    0.222 | 
     | mem_valid_reg      | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.327 | 
     | g216258            | A1 ^ -> ZN ^ | AND2_X1  | 0.065 |   0.135 |    0.392 | 
     | g203561            | A1 ^ -> ZN ^ | OR2_X1   | 0.035 |   0.170 |    0.426 | 
     | g208904            | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.185 |    0.441 | 
     | mem_rdata_q_reg[1] | D v          | DFF_X1   | 0.000 |   0.185 |    0.441 | 
     +---------------------------------------------------------------------------+ 
Path 1591: MET Setup Check with Pin instr_jal_reg/CK 
Endpoint:   instr_jal_reg/SI (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.081
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.384
- Arrival Time                  0.124
= Slack Time                    0.260
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                 |              |           |       |  Time   |   Time   | 
     |-----------------+--------------+-----------+-------+---------+----------| 
     | instr_jal_reg   | CK ^         |           |       |  -0.035 |    0.225 | 
     | instr_jal_reg   | CK ^ -> QN ^ | SDFF_X1   | 0.109 |   0.074 |    0.334 | 
     | FE_OCPC189_n_70 | A ^ -> ZN v  | INV_X1    | 0.018 |   0.092 |    0.352 | 
     | FE_OCPC198_n_70 | A v -> Z v   | CLKBUF_X3 | 0.031 |   0.124 |    0.384 | 
     | instr_jal_reg   | SI v         | SDFF_X1   | 0.000 |   0.124 |    0.384 | 
     +-------------------------------------------------------------------------+ 
Path 1592: MET Setup Check with Pin instr_lbu_reg/CK 
Endpoint:   instr_lbu_reg/D              (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.434
- Arrival Time                  0.164
= Slack Time                    0.270
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.034 |    0.236 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q ^  | DFF_X1   | 0.100 |   0.066 |    0.336 | 
     | g90422                     | A ^ -> ZN v  | INV_X1   | 0.013 |   0.079 |    0.349 | 
     | g90374__8757               | A2 v -> ZN ^ | NAND2_X4 | 0.026 |   0.105 |    0.375 | 
     | FE_DBTC16_n_7581           | A ^ -> ZN v  | INV_X4   | 0.023 |   0.128 |    0.398 | 
     | g216404                    | B1 v -> ZN ^ | OAI22_X1 | 0.036 |   0.164 |    0.434 | 
     | instr_lbu_reg              | D ^          | DFF_X1   | 0.000 |   0.164 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1593: MET Setup Check with Pin is_lui_auipc_jal_jalr_addi_add_sub_reg/CK 
Endpoint:   is_lui_auipc_jal_jalr_addi_add_sub_reg/D (v) checked with  leading 
edge of 'clk'
Beginpoint: instr_sub_reg/Q                          (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.439
- Arrival Time                  0.164
= Slack Time                    0.274
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |              |          |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg                          | CK ^         |          |       |  -0.034 |    0.240 | 
     | instr_sub_reg                          | CK ^ -> Q v  | DFF_X1   | 0.101 |   0.066 |    0.341 | 
     | FE_RC_1459_0                           | A1 v -> ZN ^ | NOR2_X2  | 0.030 |   0.096 |    0.371 | 
     | FE_RC_1458_0                           | A1 ^ -> ZN v | NAND2_X4 | 0.014 |   0.110 |    0.385 | 
     | g90229__204891                         | A2 v -> ZN ^ | NOR3_X1  | 0.044 |   0.155 |    0.429 | 
     | g90173__2703                           | A1 ^ -> ZN v | NOR2_X1  | 0.009 |   0.164 |    0.439 | 
     | is_lui_auipc_jal_jalr_addi_add_sub_reg | D v          | DFF_X2   | 0.000 |   0.164 |    0.439 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 1594: MET Setup Check with Pin count_cycle_reg[1]/CK 
Endpoint:   count_cycle_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.151
= Slack Time                    0.287
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     | count_cycle_reg[0]    | CK ^         |         |       |  -0.036 |    0.251 | 
     | count_cycle_reg[0]    | CK ^ -> Q ^  | DFF_X1  | 0.110 |   0.074 |    0.361 | 
     | inc_add_1428_40_g1259 | A ^ -> Z ^   | XOR2_X1 | 0.045 |   0.119 |    0.406 | 
     | g200951               | A1 ^ -> ZN ^ | AND2_X1 | 0.032 |   0.151 |    0.438 | 
     | count_cycle_reg[1]    | D ^          | DFF_X1  | 0.000 |   0.151 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 1595: MET Setup Check with Pin mem_wdata_reg[7]/CK 
Endpoint:   mem_wdata_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[7]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.064
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.404
- Arrival Time                  0.117
= Slack Time                    0.288
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.030
     = Beginpoint Arrival Time       -0.030
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | reg_op2_reg[7]   | CK ^        |         |       |  -0.030 |    0.258 | 
     | reg_op2_reg[7]   | CK ^ -> Q ^ | DFF_X2  | 0.146 |   0.117 |    0.404 | 
     | mem_wdata_reg[7] | D ^         | SDFF_X1 | 0.000 |   0.117 |    0.404 | 
     +-----------------------------------------------------------------------+ 
Path 1596: MET Setup Check with Pin mem_wdata_reg[6]/CK 
Endpoint:   mem_wdata_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[6]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.061
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.406
- Arrival Time                  0.107
= Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.030
     = Beginpoint Arrival Time       -0.030
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | reg_op2_reg[6]   | CK ^        |         |       |  -0.030 |    0.269 | 
     | reg_op2_reg[6]   | CK ^ -> Q ^ | DFF_X2  | 0.137 |   0.107 |    0.406 | 
     | mem_wdata_reg[6] | D ^         | SDFF_X1 | 0.000 |   0.107 |    0.406 | 
     +-----------------------------------------------------------------------+ 
Path 1597: MET Setup Check with Pin mem_wdata_reg[5]/CK 
Endpoint:   mem_wdata_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[5]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.067
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.400
- Arrival Time                  0.101
= Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.033
     = Beginpoint Arrival Time       -0.033
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | reg_op2_reg[5]   | CK ^        |         |       |  -0.033 |    0.266 | 
     | reg_op2_reg[5]   | CK ^ -> Q ^ | DFF_X1  | 0.134 |   0.101 |    0.400 | 
     | mem_wdata_reg[5] | D ^         | SDFF_X1 | 0.000 |   0.101 |    0.400 | 
     +-----------------------------------------------------------------------+ 
Path 1598: MET Setup Check with Pin mem_wdata_reg[0]/CK 
Endpoint:   mem_wdata_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[0]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.062
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.406
- Arrival Time                  0.106
= Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | reg_op2_reg[0]   | CK ^        |         |       |  -0.034 |    0.265 | 
     | reg_op2_reg[0]   | CK ^ -> Q ^ | DFF_X2  | 0.141 |   0.106 |    0.406 | 
     | mem_wdata_reg[0] | D ^         | SDFF_X1 | 0.000 |   0.106 |    0.406 | 
     +-----------------------------------------------------------------------+ 
Path 1599: MET Setup Check with Pin mem_wdata_reg[2]/CK 
Endpoint:   mem_wdata_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[2]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.062
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.406
- Arrival Time                  0.107
= Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | reg_op2_reg[2]   | CK ^        |         |       |  -0.032 |    0.268 | 
     | reg_op2_reg[2]   | CK ^ -> Q ^ | DFF_X2  | 0.139 |   0.107 |    0.406 | 
     | mem_wdata_reg[2] | D ^         | SDFF_X1 | 0.000 |   0.107 |    0.406 | 
     +-----------------------------------------------------------------------+ 
Path 1600: MET Setup Check with Pin mem_wdata_reg[4]/CK 
Endpoint:   mem_wdata_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[4]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.067
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.401
- Arrival Time                  0.101
= Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | reg_op2_reg[4]   | CK ^        |         |       |  -0.032 |    0.268 | 
     | reg_op2_reg[4]   | CK ^ -> Q ^ | DFF_X1  | 0.133 |   0.101 |    0.401 | 
     | mem_wdata_reg[4] | D ^         | SDFF_X1 | 0.000 |   0.101 |    0.401 | 
     +-----------------------------------------------------------------------+ 
Path 1601: MET Setup Check with Pin mem_wdata_reg[3]/CK 
Endpoint:   mem_wdata_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[3]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.076
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.392
- Arrival Time                  0.088
= Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.033
     = Beginpoint Arrival Time       -0.033
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | reg_op2_reg[3]   | CK ^         |         |       |  -0.033 |    0.272 | 
     | reg_op2_reg[3]   | CK ^ -> QN ^ | DFF_X1  | 0.095 |   0.063 |    0.367 | 
     | g202174          | A ^ -> ZN v  | INV_X1  | 0.025 |   0.088 |    0.392 | 
     | mem_wdata_reg[3] | D v          | SDFF_X1 | 0.000 |   0.088 |    0.392 | 
     +------------------------------------------------------------------------+ 
Path 1602: MET Setup Check with Pin is_slti_blt_slt_reg/CK 
Endpoint:   is_slti_blt_slt_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.136
= Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | instr_slti_reg      | CK ^         |           |       |  -0.035 |    0.270 | 
     | instr_slti_reg      | CK ^ -> Q v  | DFF_X1    | 0.097 |   0.061 |    0.366 | 
     | g123                | A2 v -> ZN ^ | NOR2_X2   | 0.030 |   0.091 |    0.396 | 
     | FE_OCPC251_n_11035  | A ^ -> Z ^   | CLKBUF_X1 | 0.033 |   0.124 |    0.429 | 
     | g119                | A2 ^ -> ZN v | NAND2_X1  | 0.012 |   0.136 |    0.441 | 
     | is_slti_blt_slt_reg | D v          | DFF_X1    | 0.000 |   0.136 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 1603: MET Setup Check with Pin is_lbu_lhu_lw_reg/CK 
Endpoint:   is_lbu_lhu_lw_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.441
- Arrival Time                  0.134
= Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     | instr_lw_reg       | CK ^         |           |       |  -0.035 |    0.272 | 
     | instr_lw_reg       | CK ^ -> Q v  | DFF_X1    | 0.097 |   0.061 |    0.369 | 
     | g121               | A2 v -> ZN ^ | NOR2_X2   | 0.028 |   0.090 |    0.397 | 
     | FE_OCPC267_n_11033 | A ^ -> Z ^   | CLKBUF_X1 | 0.032 |   0.122 |    0.429 | 
     | g118               | A2 ^ -> ZN v | NAND2_X1  | 0.012 |   0.134 |    0.441 | 
     | is_lbu_lhu_lw_reg  | D v          | DFF_X1    | 0.000 |   0.134 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 1604: MET Setup Check with Pin mem_wdata_reg[1]/CK 
Endpoint:   mem_wdata_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[1]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.065
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.403
- Arrival Time                  0.094
= Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | reg_op2_reg[1]   | CK ^        |         |       |  -0.032 |    0.277 | 
     | reg_op2_reg[1]   | CK ^ -> Q ^ | DFF_X1  | 0.126 |   0.094 |    0.403 | 
     | mem_wdata_reg[1] | D ^         | SDFF_X1 | 0.000 |   0.094 |    0.403 | 
     +-----------------------------------------------------------------------+ 
Path 1605: MET Setup Check with Pin mem_rdata_q_reg[31]/CK 
Endpoint:   mem_rdata_q_reg[31]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[31]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.379
- Arrival Time                  0.058
= Slack Time                    0.321
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[31] | CK ^        |         |       |  -0.035 |    0.286 | 
     | mem_rdata_q_reg[31] | CK ^ -> Q v | SDFF_X1 | 0.093 |   0.058 |    0.379 | 
     | mem_rdata_q_reg[31] | SI v        | SDFF_X1 | 0.000 |   0.058 |    0.379 | 
     +--------------------------------------------------------------------------+ 
Path 1606: MET Setup Check with Pin count_instr_reg[0]/CK 
Endpoint:   count_instr_reg[0]/SE (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.084
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.381
- Arrival Time                  0.059
= Slack Time                    0.322
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | count_instr_reg[0] | CK ^        |         |       |  -0.036 |    0.286 | 
     | count_instr_reg[0] | CK ^ -> Q ^ | SDFF_X1 | 0.094 |   0.059 |    0.381 | 
     | count_instr_reg[0] | SE ^        | SDFF_X1 | 0.000 |   0.059 |    0.381 | 
     +-------------------------------------------------------------------------+ 
Path 1607: MET Setup Check with Pin mem_rdata_q_reg[30]/CK 
Endpoint:   mem_rdata_q_reg[30]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[30]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.379
- Arrival Time                  0.053
= Slack Time                    0.326
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[30] | CK ^        |         |       |  -0.035 |    0.291 | 
     | mem_rdata_q_reg[30] | CK ^ -> Q v | SDFF_X1 | 0.089 |   0.053 |    0.379 | 
     | mem_rdata_q_reg[30] | SI v        | SDFF_X1 | 0.000 |   0.053 |    0.379 | 
     +--------------------------------------------------------------------------+ 
Path 1608: MET Setup Check with Pin mem_rdata_q_reg[25]/CK 
Endpoint:   mem_rdata_q_reg[25]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[25]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.383
- Arrival Time                  0.054
= Slack Time                    0.329
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[25] | CK ^        |         |       |  -0.032 |    0.297 | 
     | mem_rdata_q_reg[25] | CK ^ -> Q v | SDFF_X1 | 0.086 |   0.054 |    0.383 | 
     | mem_rdata_q_reg[25] | SI v        | SDFF_X1 | 0.000 |   0.054 |    0.383 | 
     +--------------------------------------------------------------------------+ 
Path 1609: MET Setup Check with Pin mem_rdata_q_reg[24]/CK 
Endpoint:   mem_rdata_q_reg[24]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[24]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.383
- Arrival Time                  0.054
= Slack Time                    0.329
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[24] | CK ^        |         |       |  -0.032 |    0.297 | 
     | mem_rdata_q_reg[24] | CK ^ -> Q v | SDFF_X1 | 0.086 |   0.054 |    0.383 | 
     | mem_rdata_q_reg[24] | SI v        | SDFF_X1 | 0.000 |   0.054 |    0.383 | 
     +--------------------------------------------------------------------------+ 
Path 1610: MET Setup Check with Pin mem_rdata_q_reg[17]/CK 
Endpoint:   mem_rdata_q_reg[17]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[17]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.383
- Arrival Time                  0.054
= Slack Time                    0.329
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[17] | CK ^        |         |       |  -0.032 |    0.297 | 
     | mem_rdata_q_reg[17] | CK ^ -> Q v | SDFF_X1 | 0.086 |   0.054 |    0.383 | 
     | mem_rdata_q_reg[17] | SI v        | SDFF_X1 | 0.000 |   0.054 |    0.383 | 
     +--------------------------------------------------------------------------+ 
Path 1611: MET Setup Check with Pin mem_rdata_q_reg[23]/CK 
Endpoint:   mem_rdata_q_reg[23]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[23]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.383
- Arrival Time                  0.053
= Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[23] | CK ^        |         |       |  -0.032 |    0.298 | 
     | mem_rdata_q_reg[23] | CK ^ -> Q v | SDFF_X1 | 0.085 |   0.053 |    0.383 | 
     | mem_rdata_q_reg[23] | SI v        | SDFF_X1 | 0.000 |   0.053 |    0.383 | 
     +--------------------------------------------------------------------------+ 
Path 1612: MET Setup Check with Pin mem_rdata_q_reg[16]/CK 
Endpoint:   mem_rdata_q_reg[16]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[16]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.383
- Arrival Time                  0.053
= Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[16] | CK ^        |         |       |  -0.032 |    0.298 | 
     | mem_rdata_q_reg[16] | CK ^ -> Q v | SDFF_X1 | 0.085 |   0.053 |    0.383 | 
     | mem_rdata_q_reg[16] | SI v        | SDFF_X1 | 0.000 |   0.053 |    0.383 | 
     +--------------------------------------------------------------------------+ 
Path 1613: MET Setup Check with Pin mem_rdata_q_reg[18]/CK 
Endpoint:   mem_rdata_q_reg[18]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[18]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.383
- Arrival Time                  0.053
= Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[18] | CK ^        |         |       |  -0.032 |    0.298 | 
     | mem_rdata_q_reg[18] | CK ^ -> Q v | SDFF_X1 | 0.085 |   0.053 |    0.383 | 
     | mem_rdata_q_reg[18] | SI v        | SDFF_X1 | 0.000 |   0.053 |    0.383 | 
     +--------------------------------------------------------------------------+ 
Path 1614: MET Setup Check with Pin mem_rdata_q_reg[15]/CK 
Endpoint:   mem_rdata_q_reg[15]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[15]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.383
- Arrival Time                  0.053
= Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[15] | CK ^        |         |       |  -0.032 |    0.298 | 
     | mem_rdata_q_reg[15] | CK ^ -> Q v | SDFF_X1 | 0.085 |   0.053 |    0.383 | 
     | mem_rdata_q_reg[15] | SI v        | SDFF_X1 | 0.000 |   0.053 |    0.383 | 
     +--------------------------------------------------------------------------+ 
Path 1615: MET Setup Check with Pin mem_rdata_q_reg[28]/CK 
Endpoint:   mem_rdata_q_reg[28]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[28]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.381
- Arrival Time                  0.051
= Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[28] | CK ^        |         |       |  -0.034 |    0.296 | 
     | mem_rdata_q_reg[28] | CK ^ -> Q v | SDFF_X1 | 0.085 |   0.051 |    0.381 | 
     | mem_rdata_q_reg[28] | SI v        | SDFF_X1 | 0.000 |   0.051 |    0.381 | 
     +--------------------------------------------------------------------------+ 
Path 1616: MET Setup Check with Pin mem_rdata_q_reg[19]/CK 
Endpoint:   mem_rdata_q_reg[19]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[19]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.383
- Arrival Time                  0.053
= Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[19] | CK ^        |         |       |  -0.032 |    0.298 | 
     | mem_rdata_q_reg[19] | CK ^ -> Q v | SDFF_X1 | 0.085 |   0.053 |    0.383 | 
     | mem_rdata_q_reg[19] | SI v        | SDFF_X1 | 0.000 |   0.053 |    0.383 | 
     +--------------------------------------------------------------------------+ 
Path 1617: MET Setup Check with Pin mem_rdata_q_reg[7]/CK 
Endpoint:   mem_rdata_q_reg[7]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.379
- Arrival Time                  0.049
= Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[7] | CK ^        |         |       |  -0.036 |    0.294 | 
     | mem_rdata_q_reg[7] | CK ^ -> Q v | SDFF_X1 | 0.085 |   0.049 |    0.379 | 
     | mem_rdata_q_reg[7] | SI v        | SDFF_X1 | 0.000 |   0.049 |    0.379 | 
     +-------------------------------------------------------------------------+ 
Path 1618: MET Setup Check with Pin mem_rdata_q_reg[21]/CK 
Endpoint:   mem_rdata_q_reg[21]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[21]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.379
- Arrival Time                  0.049
= Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[21] | CK ^        |         |       |  -0.036 |    0.294 | 
     | mem_rdata_q_reg[21] | CK ^ -> Q v | SDFF_X1 | 0.085 |   0.049 |    0.379 | 
     | mem_rdata_q_reg[21] | SI v        | SDFF_X1 | 0.000 |   0.049 |    0.379 | 
     +--------------------------------------------------------------------------+ 
Path 1619: MET Setup Check with Pin mem_rdata_q_reg[20]/CK 
Endpoint:   mem_rdata_q_reg[20]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[20]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.379
- Arrival Time                  0.049
= Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[20] | CK ^        |         |       |  -0.036 |    0.294 | 
     | mem_rdata_q_reg[20] | CK ^ -> Q v | SDFF_X1 | 0.085 |   0.049 |    0.379 | 
     | mem_rdata_q_reg[20] | SI v        | SDFF_X1 | 0.000 |   0.049 |    0.379 | 
     +--------------------------------------------------------------------------+ 
Path 1620: MET Setup Check with Pin mem_rdata_q_reg[27]/CK 
Endpoint:   mem_rdata_q_reg[27]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[27]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.379
- Arrival Time                  0.049
= Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[27] | CK ^        |         |       |  -0.036 |    0.295 | 
     | mem_rdata_q_reg[27] | CK ^ -> Q v | SDFF_X1 | 0.085 |   0.049 |    0.379 | 
     | mem_rdata_q_reg[27] | SI v        | SDFF_X1 | 0.000 |   0.049 |    0.379 | 
     +--------------------------------------------------------------------------+ 
Path 1621: MET Setup Check with Pin mem_rdata_q_reg[29]/CK 
Endpoint:   mem_rdata_q_reg[29]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[29]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.380
- Arrival Time                  0.050
= Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[29] | CK ^        |         |       |  -0.035 |    0.295 | 
     | mem_rdata_q_reg[29] | CK ^ -> Q v | SDFF_X1 | 0.085 |   0.050 |    0.380 | 
     | mem_rdata_q_reg[29] | SI v        | SDFF_X1 | 0.000 |   0.050 |    0.380 | 
     +--------------------------------------------------------------------------+ 
Path 1622: MET Setup Check with Pin mem_rdata_q_reg[26]/CK 
Endpoint:   mem_rdata_q_reg[26]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[26]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.380
- Arrival Time                  0.050
= Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[26] | CK ^        |         |       |  -0.035 |    0.295 | 
     | mem_rdata_q_reg[26] | CK ^ -> Q v | SDFF_X1 | 0.085 |   0.050 |    0.380 | 
     | mem_rdata_q_reg[26] | SI v        | SDFF_X1 | 0.000 |   0.050 |    0.380 | 
     +--------------------------------------------------------------------------+ 
Path 1623: MET Setup Check with Pin mem_rdata_q_reg[22]/CK 
Endpoint:   mem_rdata_q_reg[22]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[22]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.084
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.384
- Arrival Time                  0.050
= Slack Time                    0.334
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[22] | CK ^        |         |       |  -0.032 |    0.302 | 
     | mem_rdata_q_reg[22] | CK ^ -> Q v | SDFF_X1 | 0.082 |   0.050 |    0.384 | 
     | mem_rdata_q_reg[22] | SI v        | SDFF_X1 | 0.000 |   0.050 |    0.384 | 
     +--------------------------------------------------------------------------+ 
Path 1624: MET Setup Check with Pin decoded_imm_j_reg[13]/CK 
Endpoint:   decoded_imm_j_reg[13]/SI (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[13]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.084
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.381
- Arrival Time                  0.047
= Slack Time                    0.334
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                       |             |         |       |  Time   |   Time   | 
     |-----------------------+-------------+---------+-------+---------+----------| 
     | decoded_imm_j_reg[13] | CK ^        |         |       |  -0.034 |    0.300 | 
     | decoded_imm_j_reg[13] | CK ^ -> Q v | SDFF_X1 | 0.082 |   0.047 |    0.381 | 
     | decoded_imm_j_reg[13] | SI v        | SDFF_X1 | 0.000 |   0.047 |    0.381 | 
     +----------------------------------------------------------------------------+ 
Path 1625: MET Setup Check with Pin decoded_imm_j_reg[12]/CK 
Endpoint:   decoded_imm_j_reg[12]/SI (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[12]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.084
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.381
- Arrival Time                  0.047
= Slack Time                    0.334
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                       |             |         |       |  Time   |   Time   | 
     |-----------------------+-------------+---------+-------+---------+----------| 
     | decoded_imm_j_reg[12] | CK ^        |         |       |  -0.034 |    0.300 | 
     | decoded_imm_j_reg[12] | CK ^ -> Q v | SDFF_X1 | 0.082 |   0.047 |    0.381 | 
     | decoded_imm_j_reg[12] | SI v        | SDFF_X1 | 0.000 |   0.047 |    0.381 | 
     +----------------------------------------------------------------------------+ 
Path 1626: MET Setup Check with Pin decoded_imm_j_reg[14]/CK 
Endpoint:   decoded_imm_j_reg[14]/SI (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[14]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.084
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.381
- Arrival Time                  0.047
= Slack Time                    0.334
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                       |             |         |       |  Time   |   Time   | 
     |-----------------------+-------------+---------+-------+---------+----------| 
     | decoded_imm_j_reg[14] | CK ^        |         |       |  -0.035 |    0.299 | 
     | decoded_imm_j_reg[14] | CK ^ -> Q v | SDFF_X1 | 0.082 |   0.047 |    0.381 | 
     | decoded_imm_j_reg[14] | SI v        | SDFF_X1 | 0.000 |   0.047 |    0.381 | 
     +----------------------------------------------------------------------------+ 
Path 1627: MET Setup Check with Pin is_sltiu_bltu_sltu_reg/CK 
Endpoint:   is_sltiu_bltu_sltu_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sltu_reg/QN        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.440
- Arrival Time                  0.104
= Slack Time                    0.336
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                        |              |           |       |  Time   |   Time   | 
     |------------------------+--------------+-----------+-------+---------+----------| 
     | instr_sltu_reg         | CK ^         |           |       |  -0.035 |    0.301 | 
     | instr_sltu_reg         | CK ^ -> QN v | DFF_X1    | 0.086 |   0.051 |    0.386 | 
     | g220218                | A3 v -> ZN ^ | NAND3_X2  | 0.024 |   0.075 |    0.411 | 
     | FE_OCPC266_n_19998     | A ^ -> Z ^   | CLKBUF_X1 | 0.029 |   0.104 |    0.440 | 
     | is_sltiu_bltu_sltu_reg | D ^          | DFF_X1    | 0.000 |   0.104 |    0.440 | 
     +--------------------------------------------------------------------------------+ 
Path 1628: MET Setup Check with Pin mem_rdata_q_reg[11]/CK 
Endpoint:   mem_rdata_q_reg[11]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[11]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.084
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.384
- Arrival Time                  0.046
= Slack Time                    0.339
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[11] | CK ^        |         |       |  -0.032 |    0.307 | 
     | mem_rdata_q_reg[11] | CK ^ -> Q v | SDFF_X1 | 0.078 |   0.046 |    0.384 | 
     | mem_rdata_q_reg[11] | SI v        | SDFF_X1 | 0.000 |   0.046 |    0.384 | 
     +--------------------------------------------------------------------------+ 
Path 1629: MET Setup Check with Pin mem_rdata_q_reg[10]/CK 
Endpoint:   mem_rdata_q_reg[10]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[10]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.084
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.384
- Arrival Time                  0.046
= Slack Time                    0.339
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[10] | CK ^        |         |       |  -0.032 |    0.307 | 
     | mem_rdata_q_reg[10] | CK ^ -> Q v | SDFF_X1 | 0.078 |   0.046 |    0.384 | 
     | mem_rdata_q_reg[10] | SI v        | SDFF_X1 | 0.000 |   0.046 |    0.384 | 
     +--------------------------------------------------------------------------+ 
Path 1630: MET Setup Check with Pin mem_rdata_q_reg[9]/CK 
Endpoint:   mem_rdata_q_reg[9]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[9]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.084
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.384
- Arrival Time                  0.046
= Slack Time                    0.339
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[9] | CK ^        |         |       |  -0.032 |    0.307 | 
     | mem_rdata_q_reg[9] | CK ^ -> Q v | SDFF_X1 | 0.078 |   0.046 |    0.384 | 
     | mem_rdata_q_reg[9] | SI v        | SDFF_X1 | 0.000 |   0.046 |    0.384 | 
     +-------------------------------------------------------------------------+ 
Path 1631: MET Setup Check with Pin mem_rdata_q_reg[8]/CK 
Endpoint:   mem_rdata_q_reg[8]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[8]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.084
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.384
- Arrival Time                  0.046
= Slack Time                    0.339
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[8] | CK ^        |         |       |  -0.032 |    0.307 | 
     | mem_rdata_q_reg[8] | CK ^ -> Q v | SDFF_X1 | 0.078 |   0.046 |    0.384 | 
     | mem_rdata_q_reg[8] | SI v        | SDFF_X1 | 0.000 |   0.046 |    0.384 | 
     +-------------------------------------------------------------------------+ 
Path 1632: MET Setup Check with Pin is_lui_auipc_jal_reg/CK 
Endpoint:   is_lui_auipc_jal_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/QN       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.098
= Slack Time                    0.340
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg        | CK ^         |          |       |  -0.035 |    0.305 | 
     | instr_jal_reg        | CK ^ -> QN ^ | SDFF_X1  | 0.109 |   0.074 |    0.414 | 
     | FE_RC_4_0            | A1 ^ -> ZN v | NAND3_X2 | 0.023 |   0.098 |    0.438 | 
     | is_lui_auipc_jal_reg | D v          | DFF_X1   | 0.000 |   0.098 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 1633: MET Setup Check with Pin mem_wdata_reg[31]/CK 
Endpoint:   mem_wdata_reg[31]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[31]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.083
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.386
- Arrival Time                  0.042
= Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.031
     = Beginpoint Arrival Time       -0.031
     +------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                   |             |         |       |  Time   |   Time   | 
     |-------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[31] | CK ^        |         |       |  -0.031 |    0.313 | 
     | mem_wdata_reg[31] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.042 |    0.386 | 
     | mem_wdata_reg[31] | SI v        | SDFF_X1 | 0.000 |   0.042 |    0.386 | 
     +------------------------------------------------------------------------+ 
Path 1634: MET Setup Check with Pin mem_wdata_reg[30]/CK 
Endpoint:   mem_wdata_reg[30]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[30]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.083
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.386
- Arrival Time                  0.042
= Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.031
     = Beginpoint Arrival Time       -0.031
     +------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                   |             |         |       |  Time   |   Time   | 
     |-------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[30] | CK ^        |         |       |  -0.031 |    0.313 | 
     | mem_wdata_reg[30] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.042 |    0.386 | 
     | mem_wdata_reg[30] | SI v        | SDFF_X1 | 0.000 |   0.042 |    0.386 | 
     +------------------------------------------------------------------------+ 
Path 1635: MET Setup Check with Pin mem_wdata_reg[29]/CK 
Endpoint:   mem_wdata_reg[29]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[29]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.083
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.386
- Arrival Time                  0.042
= Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.031
     = Beginpoint Arrival Time       -0.031
     +------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                   |             |         |       |  Time   |   Time   | 
     |-------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[29] | CK ^        |         |       |  -0.031 |    0.313 | 
     | mem_wdata_reg[29] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.042 |    0.386 | 
     | mem_wdata_reg[29] | SI v        | SDFF_X1 | 0.000 |   0.042 |    0.386 | 
     +------------------------------------------------------------------------+ 
Path 1636: MET Setup Check with Pin mem_wdata_reg[28]/CK 
Endpoint:   mem_wdata_reg[28]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[28]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.083
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.386
- Arrival Time                  0.042
= Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.031
     = Beginpoint Arrival Time       -0.031
     +------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                   |             |         |       |  Time   |   Time   | 
     |-------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[28] | CK ^        |         |       |  -0.031 |    0.313 | 
     | mem_wdata_reg[28] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.042 |    0.386 | 
     | mem_wdata_reg[28] | SI v        | SDFF_X1 | 0.000 |   0.042 |    0.386 | 
     +------------------------------------------------------------------------+ 
Path 1637: MET Setup Check with Pin mem_wdata_reg[27]/CK 
Endpoint:   mem_wdata_reg[27]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[27]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.083
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.386
- Arrival Time                  0.042
= Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.031
     = Beginpoint Arrival Time       -0.031
     +------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                   |             |         |       |  Time   |   Time   | 
     |-------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[27] | CK ^        |         |       |  -0.031 |    0.313 | 
     | mem_wdata_reg[27] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.042 |    0.386 | 
     | mem_wdata_reg[27] | SI v        | SDFF_X1 | 0.000 |   0.042 |    0.386 | 
     +------------------------------------------------------------------------+ 
Path 1638: MET Setup Check with Pin mem_wdata_reg[26]/CK 
Endpoint:   mem_wdata_reg[26]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[26]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.083
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.386
- Arrival Time                  0.042
= Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.031
     = Beginpoint Arrival Time       -0.031
     +------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                   |             |         |       |  Time   |   Time   | 
     |-------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[26] | CK ^        |         |       |  -0.031 |    0.313 | 
     | mem_wdata_reg[26] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.042 |    0.386 | 
     | mem_wdata_reg[26] | SI v        | SDFF_X1 | 0.000 |   0.042 |    0.386 | 
     +------------------------------------------------------------------------+ 
Path 1639: MET Setup Check with Pin mem_wdata_reg[25]/CK 
Endpoint:   mem_wdata_reg[25]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[25]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.083
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.386
- Arrival Time                  0.042
= Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.031
     = Beginpoint Arrival Time       -0.031
     +------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                   |             |         |       |  Time   |   Time   | 
     |-------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[25] | CK ^        |         |       |  -0.031 |    0.313 | 
     | mem_wdata_reg[25] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.042 |    0.386 | 
     | mem_wdata_reg[25] | SI v        | SDFF_X1 | 0.000 |   0.042 |    0.386 | 
     +------------------------------------------------------------------------+ 
Path 1640: MET Setup Check with Pin mem_wdata_reg[24]/CK 
Endpoint:   mem_wdata_reg[24]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[24]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.083
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.386
- Arrival Time                  0.042
= Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.031
     = Beginpoint Arrival Time       -0.031
     +------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                   |             |         |       |  Time   |   Time   | 
     |-------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[24] | CK ^        |         |       |  -0.031 |    0.313 | 
     | mem_wdata_reg[24] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.042 |    0.386 | 
     | mem_wdata_reg[24] | SI v        | SDFF_X1 | 0.000 |   0.042 |    0.386 | 
     +------------------------------------------------------------------------+ 
Path 1641: MET Setup Check with Pin mem_wdata_reg[7]/CK 
Endpoint:   mem_wdata_reg[7]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.083
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.385
- Arrival Time                  0.041
= Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[7] | CK ^        |         |       |  -0.032 |    0.312 | 
     | mem_wdata_reg[7] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.041 |    0.385 | 
     | mem_wdata_reg[7] | SI v        | SDFF_X1 | 0.000 |   0.041 |    0.385 | 
     +-----------------------------------------------------------------------+ 
Path 1642: MET Setup Check with Pin mem_wdata_reg[4]/CK 
Endpoint:   mem_wdata_reg[4]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[4]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.083
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.385
- Arrival Time                  0.041
= Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[4] | CK ^        |         |       |  -0.032 |    0.312 | 
     | mem_wdata_reg[4] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.041 |    0.385 | 
     | mem_wdata_reg[4] | SI v        | SDFF_X1 | 0.000 |   0.041 |    0.385 | 
     +-----------------------------------------------------------------------+ 
Path 1643: MET Setup Check with Pin mem_wdata_reg[3]/CK 
Endpoint:   mem_wdata_reg[3]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[3]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.083
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.385
- Arrival Time                  0.041
= Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[3] | CK ^        |         |       |  -0.032 |    0.312 | 
     | mem_wdata_reg[3] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.041 |    0.385 | 
     | mem_wdata_reg[3] | SI v        | SDFF_X1 | 0.000 |   0.041 |    0.385 | 
     +-----------------------------------------------------------------------+ 
Path 1644: MET Setup Check with Pin mem_wdata_reg[2]/CK 
Endpoint:   mem_wdata_reg[2]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[2]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.083
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.385
- Arrival Time                  0.041
= Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[2] | CK ^        |         |       |  -0.032 |    0.312 | 
     | mem_wdata_reg[2] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.041 |    0.385 | 
     | mem_wdata_reg[2] | SI v        | SDFF_X1 | 0.000 |   0.041 |    0.385 | 
     +-----------------------------------------------------------------------+ 
Path 1645: MET Setup Check with Pin mem_wdata_reg[1]/CK 
Endpoint:   mem_wdata_reg[1]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[1]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.083
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.385
- Arrival Time                  0.041
= Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[1] | CK ^        |         |       |  -0.032 |    0.312 | 
     | mem_wdata_reg[1] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.041 |    0.385 | 
     | mem_wdata_reg[1] | SI v        | SDFF_X1 | 0.000 |   0.041 |    0.385 | 
     +-----------------------------------------------------------------------+ 
Path 1646: MET Setup Check with Pin mem_wdata_reg[0]/CK 
Endpoint:   mem_wdata_reg[0]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.083
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.385
- Arrival Time                  0.041
= Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[0] | CK ^        |         |       |  -0.032 |    0.312 | 
     | mem_wdata_reg[0] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.041 |    0.385 | 
     | mem_wdata_reg[0] | SI v        | SDFF_X1 | 0.000 |   0.041 |    0.385 | 
     +-----------------------------------------------------------------------+ 
Path 1647: MET Setup Check with Pin mem_wdata_reg[6]/CK 
Endpoint:   mem_wdata_reg[6]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[6]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.083
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.384
- Arrival Time                  0.040
= Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.033
     = Beginpoint Arrival Time       -0.033
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[6] | CK ^        |         |       |  -0.033 |    0.311 | 
     | mem_wdata_reg[6] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.040 |    0.384 | 
     | mem_wdata_reg[6] | SI v        | SDFF_X1 | 0.000 |   0.040 |    0.384 | 
     +-----------------------------------------------------------------------+ 
Path 1648: MET Setup Check with Pin mem_wdata_reg[5]/CK 
Endpoint:   mem_wdata_reg[5]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[5]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.083
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.384
- Arrival Time                  0.040
= Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.033
     = Beginpoint Arrival Time       -0.033
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[5] | CK ^        |         |       |  -0.033 |    0.311 | 
     | mem_wdata_reg[5] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.040 |    0.384 | 
     | mem_wdata_reg[5] | SI v        | SDFF_X1 | 0.000 |   0.040 |    0.384 | 
     +-----------------------------------------------------------------------+ 
Path 1649: MET Setup Check with Pin mem_instr_reg/CK 
Endpoint:   mem_instr_reg/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_instr_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.083
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.383
- Arrival Time                  0.038
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------+ 
     |   Instance    |     Arc     |  Cell   | Delay | Arrival | Required | 
     |               |             |         |       |  Time   |   Time   | 
     |---------------+-------------+---------+-------+---------+----------| 
     | mem_instr_reg | CK ^        |         |       |  -0.034 |    0.310 | 
     | mem_instr_reg | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.038 |    0.383 | 
     | mem_instr_reg | SI v        | SDFF_X1 | 0.000 |   0.038 |    0.383 | 
     +--------------------------------------------------------------------+ 
Path 1650: MET Setup Check with Pin mem_addr_reg[8]/CK 
Endpoint:   mem_addr_reg[8]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[8]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.083
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.383
- Arrival Time                  0.038
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                 |             |         |       |  Time   |   Time   | 
     |-----------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[8] | CK ^        |         |       |  -0.034 |    0.310 | 
     | mem_addr_reg[8] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.038 |    0.383 | 
     | mem_addr_reg[8] | SI v        | SDFF_X1 | 0.000 |   0.038 |    0.383 | 
     +----------------------------------------------------------------------+ 
Path 1651: MET Setup Check with Pin mem_addr_reg[7]/CK 
Endpoint:   mem_addr_reg[7]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.083
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.383
- Arrival Time                  0.038
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                 |             |         |       |  Time   |   Time   | 
     |-----------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[7] | CK ^        |         |       |  -0.034 |    0.310 | 
     | mem_addr_reg[7] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.038 |    0.383 | 
     | mem_addr_reg[7] | SI v        | SDFF_X1 | 0.000 |   0.038 |    0.383 | 
     +----------------------------------------------------------------------+ 
Path 1652: MET Setup Check with Pin mem_addr_reg[5]/CK 
Endpoint:   mem_addr_reg[5]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[5]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.083
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.383
- Arrival Time                  0.038
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                 |             |         |       |  Time   |   Time   | 
     |-----------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[5] | CK ^        |         |       |  -0.034 |    0.310 | 
     | mem_addr_reg[5] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.038 |    0.383 | 
     | mem_addr_reg[5] | SI v        | SDFF_X1 | 0.000 |   0.038 |    0.383 | 
     +----------------------------------------------------------------------+ 
Path 1653: MET Setup Check with Pin mem_addr_reg[4]/CK 
Endpoint:   mem_addr_reg[4]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[4]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.083
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.383
- Arrival Time                  0.038
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                 |             |         |       |  Time   |   Time   | 
     |-----------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[4] | CK ^        |         |       |  -0.034 |    0.310 | 
     | mem_addr_reg[4] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.038 |    0.383 | 
     | mem_addr_reg[4] | SI v        | SDFF_X1 | 0.000 |   0.038 |    0.383 | 
     +----------------------------------------------------------------------+ 
Path 1654: MET Setup Check with Pin mem_addr_reg[3]/CK 
Endpoint:   mem_addr_reg[3]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[3]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.083
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.383
- Arrival Time                  0.038
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                 |             |         |       |  Time   |   Time   | 
     |-----------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[3] | CK ^        |         |       |  -0.034 |    0.310 | 
     | mem_addr_reg[3] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.038 |    0.383 | 
     | mem_addr_reg[3] | SI v        | SDFF_X1 | 0.000 |   0.038 |    0.383 | 
     +----------------------------------------------------------------------+ 
Path 1655: MET Setup Check with Pin mem_addr_reg[2]/CK 
Endpoint:   mem_addr_reg[2]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[2]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.083
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.383
- Arrival Time                  0.038
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                 |             |         |       |  Time   |   Time   | 
     |-----------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[2] | CK ^        |         |       |  -0.034 |    0.310 | 
     | mem_addr_reg[2] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.038 |    0.383 | 
     | mem_addr_reg[2] | SI v        | SDFF_X1 | 0.000 |   0.038 |    0.383 | 
     +----------------------------------------------------------------------+ 
Path 1656: MET Setup Check with Pin mem_addr_reg[31]/CK 
Endpoint:   mem_addr_reg[31]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[31]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.082
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.405
- Arrival Time                  0.059
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[31] | CK ^        |         |       |  -0.013 |    0.332 | 
     | mem_addr_reg[31] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.059 |    0.405 | 
     | mem_addr_reg[31] | SI v        | SDFF_X1 | 0.000 |   0.059 |    0.405 | 
     +-----------------------------------------------------------------------+ 
Path 1657: MET Setup Check with Pin mem_addr_reg[30]/CK 
Endpoint:   mem_addr_reg[30]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[30]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.082
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.405
- Arrival Time                  0.059
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[30] | CK ^        |         |       |  -0.013 |    0.332 | 
     | mem_addr_reg[30] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.059 |    0.405 | 
     | mem_addr_reg[30] | SI v        | SDFF_X1 | 0.000 |   0.059 |    0.405 | 
     +-----------------------------------------------------------------------+ 
Path 1658: MET Setup Check with Pin mem_addr_reg[29]/CK 
Endpoint:   mem_addr_reg[29]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[29]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.082
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.405
- Arrival Time                  0.059
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[29] | CK ^        |         |       |  -0.013 |    0.332 | 
     | mem_addr_reg[29] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.059 |    0.405 | 
     | mem_addr_reg[29] | SI v        | SDFF_X1 | 0.000 |   0.059 |    0.405 | 
     +-----------------------------------------------------------------------+ 
Path 1659: MET Setup Check with Pin mem_addr_reg[28]/CK 
Endpoint:   mem_addr_reg[28]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[28]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.082
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.405
- Arrival Time                  0.059
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[28] | CK ^        |         |       |  -0.013 |    0.332 | 
     | mem_addr_reg[28] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.059 |    0.405 | 
     | mem_addr_reg[28] | SI v        | SDFF_X1 | 0.000 |   0.059 |    0.405 | 
     +-----------------------------------------------------------------------+ 
Path 1660: MET Setup Check with Pin mem_addr_reg[27]/CK 
Endpoint:   mem_addr_reg[27]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[27]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.082
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.405
- Arrival Time                  0.059
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[27] | CK ^        |         |       |  -0.013 |    0.332 | 
     | mem_addr_reg[27] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.059 |    0.405 | 
     | mem_addr_reg[27] | SI v        | SDFF_X1 | 0.000 |   0.059 |    0.405 | 
     +-----------------------------------------------------------------------+ 
Path 1661: MET Setup Check with Pin mem_addr_reg[26]/CK 
Endpoint:   mem_addr_reg[26]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[26]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.082
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.405
- Arrival Time                  0.059
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[26] | CK ^        |         |       |  -0.013 |    0.332 | 
     | mem_addr_reg[26] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.059 |    0.405 | 
     | mem_addr_reg[26] | SI v        | SDFF_X1 | 0.000 |   0.059 |    0.405 | 
     +-----------------------------------------------------------------------+ 
Path 1662: MET Setup Check with Pin mem_addr_reg[25]/CK 
Endpoint:   mem_addr_reg[25]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[25]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.082
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.405
- Arrival Time                  0.059
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[25] | CK ^        |         |       |  -0.013 |    0.332 | 
     | mem_addr_reg[25] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.059 |    0.405 | 
     | mem_addr_reg[25] | SI v        | SDFF_X1 | 0.000 |   0.059 |    0.405 | 
     +-----------------------------------------------------------------------+ 
Path 1663: MET Setup Check with Pin mem_addr_reg[24]/CK 
Endpoint:   mem_addr_reg[24]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[24]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.082
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.405
- Arrival Time                  0.059
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[24] | CK ^        |         |       |  -0.013 |    0.332 | 
     | mem_addr_reg[24] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.059 |    0.405 | 
     | mem_addr_reg[24] | SI v        | SDFF_X1 | 0.000 |   0.059 |    0.405 | 
     +-----------------------------------------------------------------------+ 
Path 1664: MET Setup Check with Pin mem_addr_reg[23]/CK 
Endpoint:   mem_addr_reg[23]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[23]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.082
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.405
- Arrival Time                  0.059
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[23] | CK ^        |         |       |  -0.013 |    0.332 | 
     | mem_addr_reg[23] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.059 |    0.405 | 
     | mem_addr_reg[23] | SI v        | SDFF_X1 | 0.000 |   0.059 |    0.405 | 
     +-----------------------------------------------------------------------+ 
Path 1665: MET Setup Check with Pin mem_addr_reg[22]/CK 
Endpoint:   mem_addr_reg[22]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[22]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.082
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.405
- Arrival Time                  0.059
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[22] | CK ^        |         |       |  -0.013 |    0.332 | 
     | mem_addr_reg[22] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.059 |    0.405 | 
     | mem_addr_reg[22] | SI v        | SDFF_X1 | 0.000 |   0.059 |    0.405 | 
     +-----------------------------------------------------------------------+ 
Path 1666: MET Setup Check with Pin mem_addr_reg[21]/CK 
Endpoint:   mem_addr_reg[21]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[21]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.082
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.405
- Arrival Time                  0.059
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[21] | CK ^        |         |       |  -0.013 |    0.332 | 
     | mem_addr_reg[21] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.059 |    0.405 | 
     | mem_addr_reg[21] | SI v        | SDFF_X1 | 0.000 |   0.059 |    0.405 | 
     +-----------------------------------------------------------------------+ 
Path 1667: MET Setup Check with Pin mem_addr_reg[20]/CK 
Endpoint:   mem_addr_reg[20]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[20]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.082
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.405
- Arrival Time                  0.059
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[20] | CK ^        |         |       |  -0.013 |    0.332 | 
     | mem_addr_reg[20] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.059 |    0.405 | 
     | mem_addr_reg[20] | SI v        | SDFF_X1 | 0.000 |   0.059 |    0.405 | 
     +-----------------------------------------------------------------------+ 
Path 1668: MET Setup Check with Pin mem_addr_reg[19]/CK 
Endpoint:   mem_addr_reg[19]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[19]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.082
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.379
- Arrival Time                  0.033
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[19] | CK ^        |         |       |  -0.039 |    0.307 | 
     | mem_addr_reg[19] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.033 |    0.379 | 
     | mem_addr_reg[19] | SI v        | SDFF_X1 | 0.000 |   0.033 |    0.379 | 
     +-----------------------------------------------------------------------+ 
Path 1669: MET Setup Check with Pin mem_addr_reg[18]/CK 
Endpoint:   mem_addr_reg[18]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[18]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.082
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.379
- Arrival Time                  0.033
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[18] | CK ^        |         |       |  -0.039 |    0.307 | 
     | mem_addr_reg[18] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.033 |    0.379 | 
     | mem_addr_reg[18] | SI v        | SDFF_X1 | 0.000 |   0.033 |    0.379 | 
     +-----------------------------------------------------------------------+ 
Path 1670: MET Setup Check with Pin mem_addr_reg[17]/CK 
Endpoint:   mem_addr_reg[17]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[17]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.082
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.379
- Arrival Time                  0.033
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[17] | CK ^        |         |       |  -0.039 |    0.307 | 
     | mem_addr_reg[17] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.033 |    0.379 | 
     | mem_addr_reg[17] | SI v        | SDFF_X1 | 0.000 |   0.033 |    0.379 | 
     +-----------------------------------------------------------------------+ 
Path 1671: MET Setup Check with Pin mem_addr_reg[16]/CK 
Endpoint:   mem_addr_reg[16]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[16]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.082
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.379
- Arrival Time                  0.033
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[16] | CK ^        |         |       |  -0.039 |    0.307 | 
     | mem_addr_reg[16] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.033 |    0.379 | 
     | mem_addr_reg[16] | SI v        | SDFF_X1 | 0.000 |   0.033 |    0.379 | 
     +-----------------------------------------------------------------------+ 
Path 1672: MET Setup Check with Pin mem_addr_reg[15]/CK 
Endpoint:   mem_addr_reg[15]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[15]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.082
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.379
- Arrival Time                  0.033
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[15] | CK ^        |         |       |  -0.039 |    0.307 | 
     | mem_addr_reg[15] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.033 |    0.379 | 
     | mem_addr_reg[15] | SI v        | SDFF_X1 | 0.000 |   0.033 |    0.379 | 
     +-----------------------------------------------------------------------+ 
Path 1673: MET Setup Check with Pin mem_addr_reg[14]/CK 
Endpoint:   mem_addr_reg[14]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[14]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.082
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.379
- Arrival Time                  0.033
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[14] | CK ^        |         |       |  -0.039 |    0.307 | 
     | mem_addr_reg[14] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.033 |    0.379 | 
     | mem_addr_reg[14] | SI v        | SDFF_X1 | 0.000 |   0.033 |    0.379 | 
     +-----------------------------------------------------------------------+ 
Path 1674: MET Setup Check with Pin mem_addr_reg[13]/CK 
Endpoint:   mem_addr_reg[13]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[13]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.082
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.379
- Arrival Time                  0.033
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[13] | CK ^        |         |       |  -0.039 |    0.307 | 
     | mem_addr_reg[13] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.033 |    0.379 | 
     | mem_addr_reg[13] | SI v        | SDFF_X1 | 0.000 |   0.033 |    0.379 | 
     +-----------------------------------------------------------------------+ 
Path 1675: MET Setup Check with Pin mem_addr_reg[12]/CK 
Endpoint:   mem_addr_reg[12]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[12]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.082
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.379
- Arrival Time                  0.033
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[12] | CK ^        |         |       |  -0.039 |    0.307 | 
     | mem_addr_reg[12] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.033 |    0.379 | 
     | mem_addr_reg[12] | SI v        | SDFF_X1 | 0.000 |   0.033 |    0.379 | 
     +-----------------------------------------------------------------------+ 
Path 1676: MET Setup Check with Pin mem_addr_reg[11]/CK 
Endpoint:   mem_addr_reg[11]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[11]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.082
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.379
- Arrival Time                  0.033
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[11] | CK ^        |         |       |  -0.039 |    0.307 | 
     | mem_addr_reg[11] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.033 |    0.379 | 
     | mem_addr_reg[11] | SI v        | SDFF_X1 | 0.000 |   0.033 |    0.379 | 
     +-----------------------------------------------------------------------+ 
Path 1677: MET Setup Check with Pin mem_addr_reg[10]/CK 
Endpoint:   mem_addr_reg[10]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[10]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.082
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.379
- Arrival Time                  0.033
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[10] | CK ^        |         |       |  -0.039 |    0.307 | 
     | mem_addr_reg[10] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.033 |    0.379 | 
     | mem_addr_reg[10] | SI v        | SDFF_X1 | 0.000 |   0.033 |    0.379 | 
     +-----------------------------------------------------------------------+ 
Path 1678: MET Setup Check with Pin mem_addr_reg[9]/CK 
Endpoint:   mem_addr_reg[9]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[9]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.082
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.379
- Arrival Time                  0.033
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                 |             |         |       |  Time   |   Time   | 
     |-----------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[9] | CK ^        |         |       |  -0.039 |    0.307 | 
     | mem_addr_reg[9] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.033 |    0.379 | 
     | mem_addr_reg[9] | SI v        | SDFF_X1 | 0.000 |   0.033 |    0.379 | 
     +----------------------------------------------------------------------+ 
Path 1679: MET Setup Check with Pin mem_addr_reg[6]/CK 
Endpoint:   mem_addr_reg[6]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[6]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.082
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.379
- Arrival Time                  0.033
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.039
     = Beginpoint Arrival Time       -0.039
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                 |             |         |       |  Time   |   Time   | 
     |-----------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[6] | CK ^        |         |       |  -0.039 |    0.307 | 
     | mem_addr_reg[6] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.033 |    0.379 | 
     | mem_addr_reg[6] | SI v        | SDFF_X1 | 0.000 |   0.033 |    0.379 | 
     +----------------------------------------------------------------------+ 
Path 1680: MET Setup Check with Pin count_cycle_reg[0]/CK 
Endpoint:   count_cycle_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.437
- Arrival Time                  0.091
= Slack Time                    0.346
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     | count_cycle_reg[0] | CK ^         |         |       |  -0.036 |    0.310 | 
     | count_cycle_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.101 |   0.065 |    0.411 | 
     | g200947            | A2 v -> ZN ^ | NOR2_X1 | 0.026 |   0.091 |    0.437 | 
     | count_cycle_reg[0] | D ^          | DFF_X1  | 0.000 |   0.091 |    0.437 | 
     +--------------------------------------------------------------------------+ 
Path 1681: MET Setup Check with Pin trap_reg/CK 
Endpoint:   trap_reg/D          (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.438
- Arrival Time                  0.073
= Slack Time                    0.365
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[7] | CK ^         |         |       |  -0.036 |    0.330 | 
     | cpu_state_reg[7] | CK ^ -> QN v | DFF_X1  | 0.081 |   0.046 |    0.411 | 
     | g201156          | A2 v -> ZN ^ | NOR2_X1 | 0.027 |   0.073 |    0.438 | 
     | trap_reg         | D ^          | DFF_X1  | 0.000 |   0.073 |    0.438 | 
     +------------------------------------------------------------------------+ 
Path 1682: MET Setup Check with Pin mem_rdata_q_reg[27]/CK 
Endpoint:   mem_rdata_q_reg[27]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[27]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.071
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.393
- Arrival Time                  0.000
= Slack Time                    0.393
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[27] v |         |       |   0.000 |    0.393 | 
     | mem_rdata_q_reg[27] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.393 | 
     +------------------------------------------------------------------------------+ 
Path 1683: MET Setup Check with Pin mem_rdata_q_reg[21]/CK 
Endpoint:   mem_rdata_q_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[21]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.071
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.393
- Arrival Time                  0.000
= Slack Time                    0.393
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[21] v |         |       |   0.000 |    0.393 | 
     | mem_rdata_q_reg[21] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.393 | 
     +------------------------------------------------------------------------------+ 
Path 1684: MET Setup Check with Pin mem_rdata_q_reg[20]/CK 
Endpoint:   mem_rdata_q_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[20]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.071
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.393
- Arrival Time                  0.000
= Slack Time                    0.393
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[20] v |         |       |   0.000 |    0.393 | 
     | mem_rdata_q_reg[20] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.393 | 
     +------------------------------------------------------------------------------+ 
Path 1685: MET Setup Check with Pin mem_rdata_q_reg[7]/CK 
Endpoint:   mem_rdata_q_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[7]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.071
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.393
- Arrival Time                  0.000
= Slack Time                    0.393
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                    |                |         |       |  Time   |   Time   | 
     |--------------------+----------------+---------+-------+---------+----------| 
     |                    | mem_rdata[7] v |         |       |   0.000 |    0.393 | 
     | mem_rdata_q_reg[7] | D v            | SDFF_X1 | 0.000 |   0.000 |    0.393 | 
     +----------------------------------------------------------------------------+ 
Path 1686: MET Setup Check with Pin mem_rdata_q_reg[31]/CK 
Endpoint:   mem_rdata_q_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[31]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.071
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.394
- Arrival Time                  0.000
= Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[31] v |         |       |   0.000 |    0.394 | 
     | mem_rdata_q_reg[31] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.394 | 
     +------------------------------------------------------------------------------+ 
Path 1687: MET Setup Check with Pin mem_rdata_q_reg[30]/CK 
Endpoint:   mem_rdata_q_reg[30]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[30]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.071
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.394
- Arrival Time                  0.000
= Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[30] v |         |       |   0.000 |    0.394 | 
     | mem_rdata_q_reg[30] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.394 | 
     +------------------------------------------------------------------------------+ 
Path 1688: MET Setup Check with Pin mem_rdata_q_reg[29]/CK 
Endpoint:   mem_rdata_q_reg[29]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[29]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.071
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.394
- Arrival Time                  0.000
= Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[29] v |         |       |   0.000 |    0.394 | 
     | mem_rdata_q_reg[29] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.394 | 
     +------------------------------------------------------------------------------+ 
Path 1689: MET Setup Check with Pin mem_rdata_q_reg[26]/CK 
Endpoint:   mem_rdata_q_reg[26]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[26]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.071
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.394
- Arrival Time                  0.000
= Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[26] v |         |       |   0.000 |    0.394 | 
     | mem_rdata_q_reg[26] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.394 | 
     +------------------------------------------------------------------------------+ 
Path 1690: MET Setup Check with Pin mem_rdata_q_reg[28]/CK 
Endpoint:   mem_rdata_q_reg[28]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[28]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.071
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.395
- Arrival Time                  0.000
= Slack Time                    0.395
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[28] v |         |       |   0.000 |    0.395 | 
     | mem_rdata_q_reg[28] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.395 | 
     +------------------------------------------------------------------------------+ 
Path 1691: MET Setup Check with Pin mem_rdata_q_reg[25]/CK 
Endpoint:   mem_rdata_q_reg[25]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[25]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.071
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.397
- Arrival Time                  0.000
= Slack Time                    0.397
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[25] v |         |       |   0.000 |    0.397 | 
     | mem_rdata_q_reg[25] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.397 | 
     +------------------------------------------------------------------------------+ 
Path 1692: MET Setup Check with Pin mem_rdata_q_reg[24]/CK 
Endpoint:   mem_rdata_q_reg[24]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[24]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.071
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.397
- Arrival Time                  0.000
= Slack Time                    0.397
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[24] v |         |       |   0.000 |    0.397 | 
     | mem_rdata_q_reg[24] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.397 | 
     +------------------------------------------------------------------------------+ 
Path 1693: MET Setup Check with Pin mem_rdata_q_reg[23]/CK 
Endpoint:   mem_rdata_q_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[23]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.071
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.397
- Arrival Time                  0.000
= Slack Time                    0.397
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[23] v |         |       |   0.000 |    0.397 | 
     | mem_rdata_q_reg[23] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.397 | 
     +------------------------------------------------------------------------------+ 
Path 1694: MET Setup Check with Pin mem_rdata_q_reg[22]/CK 
Endpoint:   mem_rdata_q_reg[22]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[22]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.071
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.397
- Arrival Time                  0.000
= Slack Time                    0.397
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[22] v |         |       |   0.000 |    0.397 | 
     | mem_rdata_q_reg[22] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.397 | 
     +------------------------------------------------------------------------------+ 
Path 1695: MET Setup Check with Pin mem_rdata_q_reg[19]/CK 
Endpoint:   mem_rdata_q_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[19]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.071
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.397
- Arrival Time                  0.000
= Slack Time                    0.397
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[19] v |         |       |   0.000 |    0.397 | 
     | mem_rdata_q_reg[19] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.397 | 
     +------------------------------------------------------------------------------+ 
Path 1696: MET Setup Check with Pin mem_rdata_q_reg[18]/CK 
Endpoint:   mem_rdata_q_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[18]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.071
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.397
- Arrival Time                  0.000
= Slack Time                    0.397
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[18] v |         |       |   0.000 |    0.397 | 
     | mem_rdata_q_reg[18] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.397 | 
     +------------------------------------------------------------------------------+ 
Path 1697: MET Setup Check with Pin mem_rdata_q_reg[17]/CK 
Endpoint:   mem_rdata_q_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[17]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.071
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.397
- Arrival Time                  0.000
= Slack Time                    0.397
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[17] v |         |       |   0.000 |    0.397 | 
     | mem_rdata_q_reg[17] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.397 | 
     +------------------------------------------------------------------------------+ 
Path 1698: MET Setup Check with Pin mem_rdata_q_reg[16]/CK 
Endpoint:   mem_rdata_q_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[16]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.071
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.397
- Arrival Time                  0.000
= Slack Time                    0.397
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[16] v |         |       |   0.000 |    0.397 | 
     | mem_rdata_q_reg[16] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.397 | 
     +------------------------------------------------------------------------------+ 
Path 1699: MET Setup Check with Pin mem_rdata_q_reg[15]/CK 
Endpoint:   mem_rdata_q_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[15]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.071
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.397
- Arrival Time                  0.000
= Slack Time                    0.397
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[15] v |         |       |   0.000 |    0.397 | 
     | mem_rdata_q_reg[15] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.397 | 
     +------------------------------------------------------------------------------+ 
Path 1700: MET Setup Check with Pin mem_rdata_q_reg[11]/CK 
Endpoint:   mem_rdata_q_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[11]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.071
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.397
- Arrival Time                  0.000
= Slack Time                    0.397
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[11] v |         |       |   0.000 |    0.397 | 
     | mem_rdata_q_reg[11] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.397 | 
     +------------------------------------------------------------------------------+ 
Path 1701: MET Setup Check with Pin mem_rdata_q_reg[10]/CK 
Endpoint:   mem_rdata_q_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[10]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.071
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.397
- Arrival Time                  0.000
= Slack Time                    0.397
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[10] v |         |       |   0.000 |    0.397 | 
     | mem_rdata_q_reg[10] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.397 | 
     +------------------------------------------------------------------------------+ 
Path 1702: MET Setup Check with Pin mem_rdata_q_reg[9]/CK 
Endpoint:   mem_rdata_q_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[9]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.071
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.397
- Arrival Time                  0.000
= Slack Time                    0.397
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                    |                |         |       |  Time   |   Time   | 
     |--------------------+----------------+---------+-------+---------+----------| 
     |                    | mem_rdata[9] v |         |       |   0.000 |    0.397 | 
     | mem_rdata_q_reg[9] | D v            | SDFF_X1 | 0.000 |   0.000 |    0.397 | 
     +----------------------------------------------------------------------------+ 
Path 1703: MET Setup Check with Pin mem_rdata_q_reg[8]/CK 
Endpoint:   mem_rdata_q_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[8]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.071
+ Phase Shift                   1.000
- Uncertainty                   0.500
= Required Time                 0.397
- Arrival Time                  0.000
= Slack Time                    0.397
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                    |                |         |       |  Time   |   Time   | 
     |--------------------+----------------+---------+-------+---------+----------| 
     |                    | mem_rdata[8] v |         |       |   0.000 |    0.397 | 
     | mem_rdata_q_reg[8] | D v            | SDFF_X1 | 0.000 |   0.000 |    0.397 | 
     +----------------------------------------------------------------------------+ 

