<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='No_svn_archive_link_available.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: 16-32_processor_datapath
    <br/>
    Created: Aug 16, 2013
    <br/>
    Updated: Aug 16, 2013
    <br/>
    SVN:
    <b>
     No files checked in
    </b>
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Processor
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Beta
    
    <br/>
    Additional info:
    
     Design done
    
    ,
    
     Specification done
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     This is a VHDL code for a datapath processor that performs lots of arithmetic operations.Beside making design for ordinary blocks, we introduced the usage of IP Cores through the usage of divider IP Core. In addition to that, Floating Point Unit " ADD/SUB, Multiplier, Divider" is introduced through the usage of IP Cores dedicated for Xilinx FPGA EDA Tools.
     <br/>
     The Architecture Contains the Following Components:
     <br/>
     - 16 bit Data Memory.
     <br/>
     To read the Operands of the Arithmetic Logic Unit "ALU" From it.
     <br/>
     - 16 bit Register File.
     <br/>
     To read the Operands of the Arithmetic Logic Unit "ALU" From it.
     <br/>
     - 16 bit Register File based FIFO.
     <br/>
     To write in the Output of the Arithmetic Logic Unit "ALU".
     <br/>
     - Arithmetic Logic Unit "ALU"
     <br/>
     To perform different Arithmetic and Logic Operations.
     <br/>
     - Multiplexers
     <br/>
     To choose the data input to the ALU either Immediate by the user, memory, register file, or output data from the ALU.
     <br/>
     - Integer Divider IP Core
     <br/>
     - Floating Point Unit IP Core "ADD/SUB + Multiplier + Divider"
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 05 June 2015 by freerangefactory.org</p>
