INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jossx/OneDrive/Desktop/316 Labs/Lab 6/Lab_6/Lab_6.srcs/sources_1/new/Stopwatch_Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stopwatch_Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jossx/OneDrive/Desktop/316 Labs/Lab 6/Lab_6/Lab_6.srcs/sources_1/imports/new/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jossx/OneDrive/Desktop/316 Labs/Lab 6/Lab_6/Lab_6.srcs/sources_1/imports/new/hexto7segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexto7segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jossx/OneDrive/Desktop/316 Labs/Lab 6/Lab_6/Lab_6.srcs/sources_1/new/state_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_Machine
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'state' is not allowed [C:/Users/jossx/OneDrive/Desktop/316 Labs/Lab 6/Lab_6/Lab_6.srcs/sources_1/new/state_Machine.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jossx/OneDrive/Desktop/316 Labs/Lab 6/Lab_6/Lab_6.srcs/sources_1/imports/new/time_mux_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_mux_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jossx/OneDrive/Desktop/316 Labs/Lab 6/Lab_6/Lab_6.srcs/sources_1/imports/new/time_multiplexing_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_multiplexing_main
