<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPUBaseInfo.cpp source code [llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::AMDGPU::Exp::ExpTgt,llvm::AMDGPU::MTBUFInfo,llvm::AMDGPU::MUBUFInfo,llvm::AMDGPU::SMInfo "/>
<link rel="stylesheet" href="../../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp'; var root_path = '../../../../../..'; var data_path = '../../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>AMDGPU</a>/<a href='./'>Utils</a>/<a href='AMDGPUBaseInfo.cpp.html'>AMDGPUBaseInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AMDGPUBaseInfo.cpp - AMDGPU Base encoding information --------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="AMDGPUBaseInfo.h.html">"AMDGPUBaseInfo.h"</a></u></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="../AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="AMDGPUAsmUtils.h.html">"AMDGPUAsmUtils.h"</a></u></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="../AMDKernelCodeT.h.html">"AMDKernelCodeT.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../GCNSubtarget.h.html">"GCNSubtarget.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../../include/llvm/BinaryFormat/ELF.h.html">"llvm/BinaryFormat/ELF.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../../include/llvm/IR/Attributes.h.html">"llvm/IR/Attributes.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../../include/llvm/IR/GlobalValue.h.html">"llvm/IR/GlobalValue.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html">"llvm/IR/IntrinsicsAMDGPU.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../../../build/include/llvm/IR/IntrinsicsR600.h.html">"llvm/IR/IntrinsicsR600.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../../include/llvm/IR/LLVMContext.h.html">"llvm/IR/LLVMContext.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../../include/llvm/MC/MCSubtargetInfo.h.html">"llvm/MC/MCSubtargetInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html">"llvm/Support/AMDHSAKernelDescriptor.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../include/llvm/Support/TargetParser.h.html">"llvm/Support/TargetParser.h"</a></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_NAMED_OPS" data-ref="_M/GET_INSTRINFO_NAMED_OPS">GET_INSTRINFO_NAMED_OPS</dfn></u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRMAP_INFO" data-ref="_M/GET_INSTRMAP_INFO">GET_INSTRMAP_INFO</dfn></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html">"AMDGPUGenInstrInfo.inc"</a></u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><em>static</em> <span class="namespace">llvm::cl::</span><a class="type" href="../../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="AmdhsaCodeObjectVersion" title='AmdhsaCodeObjectVersion' data-type='llvm::cl::opt&lt;unsigned int&gt;' data-ref="AmdhsaCodeObjectVersion" data-ref-filename="AmdhsaCodeObjectVersion">AmdhsaCodeObjectVersion</dfn><a class="ref fn" href="../../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a></td></tr>
<tr><th id="32">32</th><td>  <q>"amdhsa-code-object-version"</q>, <span class="namespace">llvm::cl::</span><a class="enum" href="../../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>,</td></tr>
<tr><th id="33">33</th><td>  <span class="namespace">llvm::cl::</span><a class="type" href="../../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"AMDHSA Code Object Version"</q>), <span class="namespace">llvm::cl::</span><a class="ref fn" href="../../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<var>3</var>));</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><b>namespace</b> {</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_110getBitMaskEjj">/// <span class="command">\returns</span> Bit mask for given bit<span class="command"> \p</span> <span class="arg">Shift</span> and bit<span class="command"> \p</span> <span class="arg">Width.</span></i></td></tr>
<tr><th id="38">38</th><td><em>unsigned</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_110getBitMaskEjj" title='(anonymous namespace)::getBitMask' data-type='unsigned int (anonymous namespace)::getBitMask(unsigned int Shift, unsigned int Width)' data-ref="_ZN12_GLOBAL__N_110getBitMaskEjj" data-ref-filename="_ZN12_GLOBAL__N_110getBitMaskEjj">getBitMask</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="1Shift" title='Shift' data-type='unsigned int' data-ref="1Shift" data-ref-filename="1Shift">Shift</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="2Width" title='Width' data-type='unsigned int' data-ref="2Width" data-ref-filename="2Width">Width</dfn>) {</td></tr>
<tr><th id="39">39</th><td>  <b>return</b> ((<var>1</var> &lt;&lt; <a class="local col2 ref" href="#2Width" title='Width' data-ref="2Width" data-ref-filename="2Width">Width</a>) - <var>1</var>) &lt;&lt; <a class="local col1 ref" href="#1Shift" title='Shift' data-ref="1Shift" data-ref-filename="1Shift">Shift</a>;</td></tr>
<tr><th id="40">40</th><td>}</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18packBitsEjjjj">/// Packs<span class="command"> \p</span> <span class="arg">Src</span> into<span class="command"> \p</span> <span class="arg">Dst</span> for given bit<span class="command"> \p</span> <span class="arg">Shift</span> and bit<span class="command"> \p</span> <span class="arg">Width.</span></i></td></tr>
<tr><th id="43">43</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18packBitsEjjjj">///</i></td></tr>
<tr><th id="44">44</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18packBitsEjjjj">/// <span class="command">\returns</span> Packed<span class="command"> \p</span> <span class="arg">Dst.</span></i></td></tr>
<tr><th id="45">45</th><td><em>unsigned</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_18packBitsEjjjj" title='(anonymous namespace)::packBits' data-type='unsigned int (anonymous namespace)::packBits(unsigned int Src, unsigned int Dst, unsigned int Shift, unsigned int Width)' data-ref="_ZN12_GLOBAL__N_18packBitsEjjjj" data-ref-filename="_ZN12_GLOBAL__N_18packBitsEjjjj">packBits</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="3Src" title='Src' data-type='unsigned int' data-ref="3Src" data-ref-filename="3Src">Src</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="4Dst" title='Dst' data-type='unsigned int' data-ref="4Dst" data-ref-filename="4Dst">Dst</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="5Shift" title='Shift' data-type='unsigned int' data-ref="5Shift" data-ref-filename="5Shift">Shift</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="6Width" title='Width' data-type='unsigned int' data-ref="6Width" data-ref-filename="6Width">Width</dfn>) {</td></tr>
<tr><th id="46">46</th><td>  <a class="local col4 ref" href="#4Dst" title='Dst' data-ref="4Dst" data-ref-filename="4Dst">Dst</a> &amp;= ~(<var>1</var> &lt;&lt; <a class="local col5 ref" href="#5Shift" title='Shift' data-ref="5Shift" data-ref-filename="5Shift">Shift</a>) &amp; ~<a class="tu ref fn" href="#_ZN12_GLOBAL__N_110getBitMaskEjj" title='(anonymous namespace)::getBitMask' data-use='c' data-ref="_ZN12_GLOBAL__N_110getBitMaskEjj" data-ref-filename="_ZN12_GLOBAL__N_110getBitMaskEjj">getBitMask</a>(<a class="local col5 ref" href="#5Shift" title='Shift' data-ref="5Shift" data-ref-filename="5Shift">Shift</a>, <a class="local col6 ref" href="#6Width" title='Width' data-ref="6Width" data-ref-filename="6Width">Width</a>);</td></tr>
<tr><th id="47">47</th><td>  <a class="local col4 ref" href="#4Dst" title='Dst' data-ref="4Dst" data-ref-filename="4Dst">Dst</a> |= (<a class="local col3 ref" href="#3Src" title='Src' data-ref="3Src" data-ref-filename="3Src">Src</a> &lt;&lt; <a class="local col5 ref" href="#5Shift" title='Shift' data-ref="5Shift" data-ref-filename="5Shift">Shift</a>) &amp; <a class="tu ref fn" href="#_ZN12_GLOBAL__N_110getBitMaskEjj" title='(anonymous namespace)::getBitMask' data-use='c' data-ref="_ZN12_GLOBAL__N_110getBitMaskEjj" data-ref-filename="_ZN12_GLOBAL__N_110getBitMaskEjj">getBitMask</a>(<a class="local col5 ref" href="#5Shift" title='Shift' data-ref="5Shift" data-ref-filename="5Shift">Shift</a>, <a class="local col6 ref" href="#6Width" title='Width' data-ref="6Width" data-ref-filename="6Width">Width</a>);</td></tr>
<tr><th id="48">48</th><td>  <b>return</b> <a class="local col4 ref" href="#4Dst" title='Dst' data-ref="4Dst" data-ref-filename="4Dst">Dst</a>;</td></tr>
<tr><th id="49">49</th><td>}</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_110unpackBitsEjjj">/// Unpacks bits from<span class="command"> \p</span> <span class="arg">Src</span> for given bit<span class="command"> \p</span> <span class="arg">Shift</span> and bit<span class="command"> \p</span> <span class="arg">Width.</span></i></td></tr>
<tr><th id="52">52</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_110unpackBitsEjjj">///</i></td></tr>
<tr><th id="53">53</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_110unpackBitsEjjj">/// <span class="command">\returns</span> Unpacked bits.</i></td></tr>
<tr><th id="54">54</th><td><em>unsigned</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_110unpackBitsEjjj" title='(anonymous namespace)::unpackBits' data-type='unsigned int (anonymous namespace)::unpackBits(unsigned int Src, unsigned int Shift, unsigned int Width)' data-ref="_ZN12_GLOBAL__N_110unpackBitsEjjj" data-ref-filename="_ZN12_GLOBAL__N_110unpackBitsEjjj">unpackBits</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="7Src" title='Src' data-type='unsigned int' data-ref="7Src" data-ref-filename="7Src">Src</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="8Shift" title='Shift' data-type='unsigned int' data-ref="8Shift" data-ref-filename="8Shift">Shift</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="9Width" title='Width' data-type='unsigned int' data-ref="9Width" data-ref-filename="9Width">Width</dfn>) {</td></tr>
<tr><th id="55">55</th><td>  <b>return</b> (<a class="local col7 ref" href="#7Src" title='Src' data-ref="7Src" data-ref-filename="7Src">Src</a> &amp; <a class="tu ref fn" href="#_ZN12_GLOBAL__N_110getBitMaskEjj" title='(anonymous namespace)::getBitMask' data-use='c' data-ref="_ZN12_GLOBAL__N_110getBitMaskEjj" data-ref-filename="_ZN12_GLOBAL__N_110getBitMaskEjj">getBitMask</a>(<a class="local col8 ref" href="#8Shift" title='Shift' data-ref="8Shift" data-ref-filename="8Shift">Shift</a>, <a class="local col9 ref" href="#9Width" title='Width' data-ref="9Width" data-ref-filename="9Width">Width</a>)) &gt;&gt; <a class="local col8 ref" href="#8Shift" title='Shift' data-ref="8Shift" data-ref-filename="8Shift">Shift</a>;</td></tr>
<tr><th id="56">56</th><td>}</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118getVmcntBitShiftLoEv">/// <span class="command">\returns</span> Vmcnt bit shift (lower bits).</i></td></tr>
<tr><th id="59">59</th><td><em>unsigned</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118getVmcntBitShiftLoEv" title='(anonymous namespace)::getVmcntBitShiftLo' data-type='unsigned int (anonymous namespace)::getVmcntBitShiftLo()' data-ref="_ZN12_GLOBAL__N_118getVmcntBitShiftLoEv" data-ref-filename="_ZN12_GLOBAL__N_118getVmcntBitShiftLoEv">getVmcntBitShiftLo</dfn>() { <b>return</b> <var>0</var>; }</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv">/// <span class="command">\returns</span> Vmcnt bit width (lower bits).</i></td></tr>
<tr><th id="62">62</th><td><em>unsigned</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv" title='(anonymous namespace)::getVmcntBitWidthLo' data-type='unsigned int (anonymous namespace)::getVmcntBitWidthLo()' data-ref="_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv" data-ref-filename="_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv">getVmcntBitWidthLo</dfn>() { <b>return</b> <var>4</var>; }</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117getExpcntBitShiftEv">/// <span class="command">\returns</span> Expcnt bit shift.</i></td></tr>
<tr><th id="65">65</th><td><em>unsigned</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_117getExpcntBitShiftEv" title='(anonymous namespace)::getExpcntBitShift' data-type='unsigned int (anonymous namespace)::getExpcntBitShift()' data-ref="_ZN12_GLOBAL__N_117getExpcntBitShiftEv" data-ref-filename="_ZN12_GLOBAL__N_117getExpcntBitShiftEv">getExpcntBitShift</dfn>() { <b>return</b> <var>4</var>; }</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117getExpcntBitWidthEv">/// <span class="command">\returns</span> Expcnt bit width.</i></td></tr>
<tr><th id="68">68</th><td><em>unsigned</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_117getExpcntBitWidthEv" title='(anonymous namespace)::getExpcntBitWidth' data-type='unsigned int (anonymous namespace)::getExpcntBitWidth()' data-ref="_ZN12_GLOBAL__N_117getExpcntBitWidthEv" data-ref-filename="_ZN12_GLOBAL__N_117getExpcntBitWidthEv">getExpcntBitWidth</dfn>() { <b>return</b> <var>3</var>; }</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118getLgkmcntBitShiftEv">/// <span class="command">\returns</span> Lgkmcnt bit shift.</i></td></tr>
<tr><th id="71">71</th><td><em>unsigned</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118getLgkmcntBitShiftEv" title='(anonymous namespace)::getLgkmcntBitShift' data-type='unsigned int (anonymous namespace)::getLgkmcntBitShift()' data-ref="_ZN12_GLOBAL__N_118getLgkmcntBitShiftEv" data-ref-filename="_ZN12_GLOBAL__N_118getLgkmcntBitShiftEv">getLgkmcntBitShift</dfn>() { <b>return</b> <var>8</var>; }</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118getLgkmcntBitWidthEj">/// <span class="command">\returns</span> Lgkmcnt bit width.</i></td></tr>
<tr><th id="74">74</th><td><em>unsigned</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118getLgkmcntBitWidthEj" title='(anonymous namespace)::getLgkmcntBitWidth' data-type='unsigned int (anonymous namespace)::getLgkmcntBitWidth(unsigned int VersionMajor)' data-ref="_ZN12_GLOBAL__N_118getLgkmcntBitWidthEj" data-ref-filename="_ZN12_GLOBAL__N_118getLgkmcntBitWidthEj">getLgkmcntBitWidth</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="10VersionMajor" title='VersionMajor' data-type='unsigned int' data-ref="10VersionMajor" data-ref-filename="10VersionMajor">VersionMajor</dfn>) {</td></tr>
<tr><th id="75">75</th><td>  <b>return</b> (<a class="local col0 ref" href="#10VersionMajor" title='VersionMajor' data-ref="10VersionMajor" data-ref-filename="10VersionMajor">VersionMajor</a> &gt;= <var>10</var>) ? <var>6</var> : <var>4</var>;</td></tr>
<tr><th id="76">76</th><td>}</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118getVmcntBitShiftHiEv">/// <span class="command">\returns</span> Vmcnt bit shift (higher bits).</i></td></tr>
<tr><th id="79">79</th><td><em>unsigned</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118getVmcntBitShiftHiEv" title='(anonymous namespace)::getVmcntBitShiftHi' data-type='unsigned int (anonymous namespace)::getVmcntBitShiftHi()' data-ref="_ZN12_GLOBAL__N_118getVmcntBitShiftHiEv" data-ref-filename="_ZN12_GLOBAL__N_118getVmcntBitShiftHiEv">getVmcntBitShiftHi</dfn>() { <b>return</b> <var>14</var>; }</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118getVmcntBitWidthHiEv">/// <span class="command">\returns</span> Vmcnt bit width (higher bits).</i></td></tr>
<tr><th id="82">82</th><td><em>unsigned</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118getVmcntBitWidthHiEv" title='(anonymous namespace)::getVmcntBitWidthHi' data-type='unsigned int (anonymous namespace)::getVmcntBitWidthHi()' data-ref="_ZN12_GLOBAL__N_118getVmcntBitWidthHiEv" data-ref-filename="_ZN12_GLOBAL__N_118getVmcntBitWidthHiEv">getVmcntBitWidthHi</dfn>() { <b>return</b> <var>2</var>; }</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>} <i>// end namespace anonymous</i></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><b>namespace</b> <span class="namespace">AMDGPU</span> {</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>&gt; <dfn class="decl def fn" id="_ZN4llvm6AMDGPU16getHsaAbiVersionEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::getHsaAbiVersion' data-ref="_ZN4llvm6AMDGPU16getHsaAbiVersionEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU16getHsaAbiVersionEPKNS_15MCSubtargetInfoE">getHsaAbiVersion</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col1 decl" id="11STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="11STI" data-ref-filename="11STI">STI</dfn>) {</td></tr>
<tr><th id="91">91</th><td>  <b>if</b> (<a class="local col1 ref" href="#11STI" title='STI' data-ref="11STI" data-ref-filename="11STI">STI</a> &amp;&amp; <a class="local col1 ref" href="#11STI" title='STI' data-ref="11STI" data-ref-filename="11STI">STI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv" title='llvm::MCSubtargetInfo::getTargetTriple' data-ref="_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv">getTargetTriple</a>().<a class="ref fn" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple5getOSEv" title='llvm::Triple::getOS' data-ref="_ZNK4llvm6Triple5getOSEv" data-ref-filename="_ZNK4llvm6Triple5getOSEv">getOS</a>() != <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple" data-ref-filename="llvm..Triple">Triple</a>::<a class="enum" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple::AMDHSA" title='llvm::Triple::AMDHSA' data-ref="llvm::Triple::AMDHSA" data-ref-filename="llvm..Triple..AMDHSA">AMDHSA</a>)</td></tr>
<tr><th id="92">92</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  <b>switch</b> (<a class="ref fn fake" href="../../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#AmdhsaCodeObjectVersion" title='AmdhsaCodeObjectVersion' data-use='m' data-ref="AmdhsaCodeObjectVersion" data-ref-filename="AmdhsaCodeObjectVersion">AmdhsaCodeObjectVersion</a>) {</td></tr>
<tr><th id="95">95</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="96">96</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">ELF::</span><a class="enum" href="../../../../include/llvm/BinaryFormat/ELF.h.html#llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V2" title='llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V2' data-ref="llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V2" data-ref-filename="llvm..ELF..ELFABIVERSION_AMDGPU_HSA_V2">ELFABIVERSION_AMDGPU_HSA_V2</a>;</td></tr>
<tr><th id="97">97</th><td>  <b>case</b> <var>3</var>:</td></tr>
<tr><th id="98">98</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">ELF::</span><a class="enum" href="../../../../include/llvm/BinaryFormat/ELF.h.html#llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V3" title='llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V3' data-ref="llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V3" data-ref-filename="llvm..ELF..ELFABIVERSION_AMDGPU_HSA_V3">ELFABIVERSION_AMDGPU_HSA_V3</a>;</td></tr>
<tr><th id="99">99</th><td>  <b>default</b>:</td></tr>
<tr><th id="100">100</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">ELF::</span><a class="enum" href="../../../../include/llvm/BinaryFormat/ELF.h.html#llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V3" title='llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V3' data-ref="llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V3" data-ref-filename="llvm..ELF..ELFABIVERSION_AMDGPU_HSA_V3">ELFABIVERSION_AMDGPU_HSA_V3</a>;</td></tr>
<tr><th id="101">101</th><td>  }</td></tr>
<tr><th id="102">102</th><td>}</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU16isHsaAbiVersion2EPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isHsaAbiVersion2' data-ref="_ZN4llvm6AMDGPU16isHsaAbiVersion2EPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU16isHsaAbiVersion2EPKNS_15MCSubtargetInfoE">isHsaAbiVersion2</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col2 decl" id="12STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="12STI" data-ref-filename="12STI">STI</dfn>) {</td></tr>
<tr><th id="105">105</th><td>  <b>if</b> (<em>const</em> <em>auto</em> &amp;&amp;<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col3 decl" id="13HsaAbiVer" title='HsaAbiVer' data-type='const llvm::Optional&lt;unsigned char&gt; &amp;&amp;' data-ref="13HsaAbiVer" data-ref-filename="13HsaAbiVer"><a class="local col3 ref" href="#13HsaAbiVer" title='HsaAbiVer' data-ref="13HsaAbiVer" data-ref-filename="13HsaAbiVer">HsaAbiVer</a></dfn> = <a class="ref fn" href="#_ZN4llvm6AMDGPU16getHsaAbiVersionEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::getHsaAbiVersion' data-ref="_ZN4llvm6AMDGPU16getHsaAbiVersionEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU16getHsaAbiVersionEPKNS_15MCSubtargetInfoE">getHsaAbiVersion</a>(<a class="local col2 ref" href="#12STI" title='STI' data-ref="12STI" data-ref-filename="12STI">STI</a>))</td></tr>
<tr><th id="106">106</th><td>    <b>return</b> <a class="local col3 ref" href="#13HsaAbiVer" title='HsaAbiVer' data-ref="13HsaAbiVer" data-ref-filename="13HsaAbiVer">HsaAbiVer</a>.<a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNKR4llvm8Optional8getValueEv" title='llvm::Optional::getValue' data-ref="_ZNKR4llvm8Optional8getValueEv" data-ref-filename="_ZNKR4llvm8Optional8getValueEv">getValue</a>() == <span class="namespace">ELF::</span><a class="enum" href="../../../../include/llvm/BinaryFormat/ELF.h.html#llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V2" title='llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V2' data-ref="llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V2" data-ref-filename="llvm..ELF..ELFABIVERSION_AMDGPU_HSA_V2">ELFABIVERSION_AMDGPU_HSA_V2</a>;</td></tr>
<tr><th id="107">107</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="108">108</th><td>}</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU16isHsaAbiVersion3EPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isHsaAbiVersion3' data-ref="_ZN4llvm6AMDGPU16isHsaAbiVersion3EPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU16isHsaAbiVersion3EPKNS_15MCSubtargetInfoE">isHsaAbiVersion3</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col4 decl" id="14STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="14STI" data-ref-filename="14STI">STI</dfn>) {</td></tr>
<tr><th id="111">111</th><td>  <b>if</b> (<em>const</em> <em>auto</em> &amp;&amp;<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col5 decl" id="15HsaAbiVer" title='HsaAbiVer' data-type='const llvm::Optional&lt;unsigned char&gt; &amp;&amp;' data-ref="15HsaAbiVer" data-ref-filename="15HsaAbiVer"><a class="local col5 ref" href="#15HsaAbiVer" title='HsaAbiVer' data-ref="15HsaAbiVer" data-ref-filename="15HsaAbiVer">HsaAbiVer</a></dfn> = <a class="ref fn" href="#_ZN4llvm6AMDGPU16getHsaAbiVersionEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::getHsaAbiVersion' data-ref="_ZN4llvm6AMDGPU16getHsaAbiVersionEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU16getHsaAbiVersionEPKNS_15MCSubtargetInfoE">getHsaAbiVersion</a>(<a class="local col4 ref" href="#14STI" title='STI' data-ref="14STI" data-ref-filename="14STI">STI</a>))</td></tr>
<tr><th id="112">112</th><td>    <b>return</b> <a class="local col5 ref" href="#15HsaAbiVer" title='HsaAbiVer' data-ref="15HsaAbiVer" data-ref-filename="15HsaAbiVer">HsaAbiVer</a>.<a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNKR4llvm8Optional8getValueEv" title='llvm::Optional::getValue' data-ref="_ZNKR4llvm8Optional8getValueEv" data-ref-filename="_ZNKR4llvm8Optional8getValueEv">getValue</a>() == <span class="namespace">ELF::</span><a class="enum" href="../../../../include/llvm/BinaryFormat/ELF.h.html#llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V3" title='llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V3' data-ref="llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V3" data-ref-filename="llvm..ELF..ELFABIVERSION_AMDGPU_HSA_V3">ELFABIVERSION_AMDGPU_HSA_V3</a>;</td></tr>
<tr><th id="113">113</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="114">114</th><td>}</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/GET_MIMGBaseOpcodesTable_IMPL" data-ref="_M/GET_MIMGBaseOpcodesTable_IMPL">GET_MIMGBaseOpcodesTable_IMPL</dfn></u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/GET_MIMGDimInfoTable_IMPL" data-ref="_M/GET_MIMGDimInfoTable_IMPL">GET_MIMGDimInfoTable_IMPL</dfn></u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/GET_MIMGInfoTable_IMPL" data-ref="_M/GET_MIMGInfoTable_IMPL">GET_MIMGInfoTable_IMPL</dfn></u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/GET_MIMGLZMappingTable_IMPL" data-ref="_M/GET_MIMGLZMappingTable_IMPL">GET_MIMGLZMappingTable_IMPL</dfn></u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/GET_MIMGMIPMappingTable_IMPL" data-ref="_M/GET_MIMGMIPMappingTable_IMPL">GET_MIMGMIPMappingTable_IMPL</dfn></u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/GET_MIMGG16MappingTable_IMPL" data-ref="_M/GET_MIMGG16MappingTable_IMPL">GET_MIMGG16MappingTable_IMPL</dfn></u></td></tr>
<tr><th id="122">122</th><td><u>#include <a href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html">"AMDGPUGenSearchableTables.inc"</a></u></td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><em>int</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU13getMIMGOpcodeEjjjj" title='llvm::AMDGPU::getMIMGOpcode' data-ref="_ZN4llvm6AMDGPU13getMIMGOpcodeEjjjj" data-ref-filename="_ZN4llvm6AMDGPU13getMIMGOpcodeEjjjj">getMIMGOpcode</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="16BaseOpcode" title='BaseOpcode' data-type='unsigned int' data-ref="16BaseOpcode" data-ref-filename="16BaseOpcode">BaseOpcode</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="17MIMGEncoding" title='MIMGEncoding' data-type='unsigned int' data-ref="17MIMGEncoding" data-ref-filename="17MIMGEncoding">MIMGEncoding</dfn>,</td></tr>
<tr><th id="125">125</th><td>                  <em>unsigned</em> <dfn class="local col8 decl" id="18VDataDwords" title='VDataDwords' data-type='unsigned int' data-ref="18VDataDwords" data-ref-filename="18VDataDwords">VDataDwords</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="19VAddrDwords" title='VAddrDwords' data-type='unsigned int' data-ref="19VAddrDwords" data-ref-filename="19VAddrDwords">VAddrDwords</dfn>) {</td></tr>
<tr><th id="126">126</th><td>  <em>const</em> <a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo" title='llvm::AMDGPU::MIMGInfo' data-ref="llvm::AMDGPU::MIMGInfo" data-ref-filename="llvm..AMDGPU..MIMGInfo">MIMGInfo</a> *<dfn class="local col0 decl" id="20Info" title='Info' data-type='const llvm::AMDGPU::MIMGInfo *' data-ref="20Info" data-ref-filename="20Info">Info</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html#_ZN4llvm6AMDGPU19getMIMGOpcodeHelperEjjhh" title='llvm::AMDGPU::getMIMGOpcodeHelper' data-ref="_ZN4llvm6AMDGPU19getMIMGOpcodeHelperEjjhh" data-ref-filename="_ZN4llvm6AMDGPU19getMIMGOpcodeHelperEjjhh">getMIMGOpcodeHelper</a>(<a class="local col6 ref" href="#16BaseOpcode" title='BaseOpcode' data-ref="16BaseOpcode" data-ref-filename="16BaseOpcode">BaseOpcode</a>, <a class="local col7 ref" href="#17MIMGEncoding" title='MIMGEncoding' data-ref="17MIMGEncoding" data-ref-filename="17MIMGEncoding">MIMGEncoding</a>,</td></tr>
<tr><th id="127">127</th><td>                                             <a class="local col8 ref" href="#18VDataDwords" title='VDataDwords' data-ref="18VDataDwords" data-ref-filename="18VDataDwords">VDataDwords</a>, <a class="local col9 ref" href="#19VAddrDwords" title='VAddrDwords' data-ref="19VAddrDwords" data-ref-filename="19VAddrDwords">VAddrDwords</a>);</td></tr>
<tr><th id="128">128</th><td>  <b>return</b> <a class="local col0 ref" href="#20Info" title='Info' data-ref="20Info" data-ref-filename="20Info">Info</a> ? <a class="local col0 ref" href="#20Info" title='Info' data-ref="20Info" data-ref-filename="20Info">Info</a>-&gt;<a class="ref field" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::Opcode" title='llvm::AMDGPU::MIMGInfo::Opcode' data-ref="llvm::AMDGPU::MIMGInfo::Opcode" data-ref-filename="llvm..AMDGPU..MIMGInfo..Opcode">Opcode</a> : -<var>1</var>;</td></tr>
<tr><th id="129">129</th><td>}</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><em>const</em> <a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo" title='llvm::AMDGPU::MIMGBaseOpcodeInfo' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo">MIMGBaseOpcodeInfo</a> *<dfn class="decl def fn" id="_ZN4llvm6AMDGPU17getMIMGBaseOpcodeEj" title='llvm::AMDGPU::getMIMGBaseOpcode' data-ref="_ZN4llvm6AMDGPU17getMIMGBaseOpcodeEj" data-ref-filename="_ZN4llvm6AMDGPU17getMIMGBaseOpcodeEj">getMIMGBaseOpcode</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="21Opc" title='Opc' data-type='unsigned int' data-ref="21Opc" data-ref-filename="21Opc">Opc</dfn>) {</td></tr>
<tr><th id="132">132</th><td>  <em>const</em> <a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo" title='llvm::AMDGPU::MIMGInfo' data-ref="llvm::AMDGPU::MIMGInfo" data-ref-filename="llvm..AMDGPU..MIMGInfo">MIMGInfo</a> *<dfn class="local col2 decl" id="22Info" title='Info' data-type='const llvm::AMDGPU::MIMGInfo *' data-ref="22Info" data-ref-filename="22Info">Info</dfn> = <a class="ref fn" href="AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU11getMIMGInfoEj" title='llvm::AMDGPU::getMIMGInfo' data-ref="_ZN4llvm6AMDGPU11getMIMGInfoEj" data-ref-filename="_ZN4llvm6AMDGPU11getMIMGInfoEj">getMIMGInfo</a>(<a class="local col1 ref" href="#21Opc" title='Opc' data-ref="21Opc" data-ref-filename="21Opc">Opc</a>);</td></tr>
<tr><th id="133">133</th><td>  <b>return</b> <a class="local col2 ref" href="#22Info" title='Info' data-ref="22Info" data-ref-filename="22Info">Info</a> ? <a class="ref fn" href="AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU21getMIMGBaseOpcodeInfoEj" title='llvm::AMDGPU::getMIMGBaseOpcodeInfo' data-ref="_ZN4llvm6AMDGPU21getMIMGBaseOpcodeInfoEj" data-ref-filename="_ZN4llvm6AMDGPU21getMIMGBaseOpcodeInfoEj">getMIMGBaseOpcodeInfo</a>(<a class="local col2 ref" href="#22Info" title='Info' data-ref="22Info" data-ref-filename="22Info">Info</a>-&gt;<a class="ref field" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::BaseOpcode" title='llvm::AMDGPU::MIMGInfo::BaseOpcode' data-ref="llvm::AMDGPU::MIMGInfo::BaseOpcode" data-ref-filename="llvm..AMDGPU..MIMGInfo..BaseOpcode">BaseOpcode</a>) : <b>nullptr</b>;</td></tr>
<tr><th id="134">134</th><td>}</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><em>int</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU15getMaskedMIMGOpEjj" title='llvm::AMDGPU::getMaskedMIMGOp' data-ref="_ZN4llvm6AMDGPU15getMaskedMIMGOpEjj" data-ref-filename="_ZN4llvm6AMDGPU15getMaskedMIMGOpEjj">getMaskedMIMGOp</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="23Opc" title='Opc' data-type='unsigned int' data-ref="23Opc" data-ref-filename="23Opc">Opc</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="24NewChannels" title='NewChannels' data-type='unsigned int' data-ref="24NewChannels" data-ref-filename="24NewChannels">NewChannels</dfn>) {</td></tr>
<tr><th id="137">137</th><td>  <em>const</em> <a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo" title='llvm::AMDGPU::MIMGInfo' data-ref="llvm::AMDGPU::MIMGInfo" data-ref-filename="llvm..AMDGPU..MIMGInfo">MIMGInfo</a> *<dfn class="local col5 decl" id="25OrigInfo" title='OrigInfo' data-type='const llvm::AMDGPU::MIMGInfo *' data-ref="25OrigInfo" data-ref-filename="25OrigInfo">OrigInfo</dfn> = <a class="ref fn" href="AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU11getMIMGInfoEj" title='llvm::AMDGPU::getMIMGInfo' data-ref="_ZN4llvm6AMDGPU11getMIMGInfoEj" data-ref-filename="_ZN4llvm6AMDGPU11getMIMGInfoEj">getMIMGInfo</a>(<a class="local col3 ref" href="#23Opc" title='Opc' data-ref="23Opc" data-ref-filename="23Opc">Opc</a>);</td></tr>
<tr><th id="138">138</th><td>  <em>const</em> <a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo" title='llvm::AMDGPU::MIMGInfo' data-ref="llvm::AMDGPU::MIMGInfo" data-ref-filename="llvm..AMDGPU..MIMGInfo">MIMGInfo</a> *<dfn class="local col6 decl" id="26NewInfo" title='NewInfo' data-type='const llvm::AMDGPU::MIMGInfo *' data-ref="26NewInfo" data-ref-filename="26NewInfo">NewInfo</dfn> =</td></tr>
<tr><th id="139">139</th><td>      <a class="ref fn" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html#_ZN4llvm6AMDGPU19getMIMGOpcodeHelperEjjhh" title='llvm::AMDGPU::getMIMGOpcodeHelper' data-ref="_ZN4llvm6AMDGPU19getMIMGOpcodeHelperEjjhh" data-ref-filename="_ZN4llvm6AMDGPU19getMIMGOpcodeHelperEjjhh">getMIMGOpcodeHelper</a>(<a class="local col5 ref" href="#25OrigInfo" title='OrigInfo' data-ref="25OrigInfo" data-ref-filename="25OrigInfo">OrigInfo</a>-&gt;<a class="ref field" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::BaseOpcode" title='llvm::AMDGPU::MIMGInfo::BaseOpcode' data-ref="llvm::AMDGPU::MIMGInfo::BaseOpcode" data-ref-filename="llvm..AMDGPU..MIMGInfo..BaseOpcode">BaseOpcode</a>, <a class="local col5 ref" href="#25OrigInfo" title='OrigInfo' data-ref="25OrigInfo" data-ref-filename="25OrigInfo">OrigInfo</a>-&gt;<a class="ref field" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::MIMGEncoding" title='llvm::AMDGPU::MIMGInfo::MIMGEncoding' data-ref="llvm::AMDGPU::MIMGInfo::MIMGEncoding" data-ref-filename="llvm..AMDGPU..MIMGInfo..MIMGEncoding">MIMGEncoding</a>,</td></tr>
<tr><th id="140">140</th><td>                          <a class="local col4 ref" href="#24NewChannels" title='NewChannels' data-ref="24NewChannels" data-ref-filename="24NewChannels">NewChannels</a>, <a class="local col5 ref" href="#25OrigInfo" title='OrigInfo' data-ref="25OrigInfo" data-ref-filename="25OrigInfo">OrigInfo</a>-&gt;<a class="ref field" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::VAddrDwords" title='llvm::AMDGPU::MIMGInfo::VAddrDwords' data-ref="llvm::AMDGPU::MIMGInfo::VAddrDwords" data-ref-filename="llvm..AMDGPU..MIMGInfo..VAddrDwords">VAddrDwords</a>);</td></tr>
<tr><th id="141">141</th><td>  <b>return</b> <a class="local col6 ref" href="#26NewInfo" title='NewInfo' data-ref="26NewInfo" data-ref-filename="26NewInfo">NewInfo</a> ? <a class="local col6 ref" href="#26NewInfo" title='NewInfo' data-ref="26NewInfo" data-ref-filename="26NewInfo">NewInfo</a>-&gt;<a class="ref field" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::Opcode" title='llvm::AMDGPU::MIMGInfo::Opcode' data-ref="llvm::AMDGPU::MIMGInfo::Opcode" data-ref-filename="llvm..AMDGPU..MIMGInfo..Opcode">Opcode</a> : -<var>1</var>;</td></tr>
<tr><th id="142">142</th><td>}</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><b>struct</b> <dfn class="type def" id="llvm::AMDGPU::MUBUFInfo" title='llvm::AMDGPU::MUBUFInfo' data-ref="llvm::AMDGPU::MUBUFInfo" data-ref-filename="llvm..AMDGPU..MUBUFInfo">MUBUFInfo</dfn> {</td></tr>
<tr><th id="145">145</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="tu decl field" id="llvm::AMDGPU::MUBUFInfo::Opcode" title='llvm::AMDGPU::MUBUFInfo::Opcode' data-type='uint16_t' data-ref="llvm::AMDGPU::MUBUFInfo::Opcode" data-ref-filename="llvm..AMDGPU..MUBUFInfo..Opcode">Opcode</dfn>;</td></tr>
<tr><th id="146">146</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="tu decl field" id="llvm::AMDGPU::MUBUFInfo::BaseOpcode" title='llvm::AMDGPU::MUBUFInfo::BaseOpcode' data-type='uint16_t' data-ref="llvm::AMDGPU::MUBUFInfo::BaseOpcode" data-ref-filename="llvm..AMDGPU..MUBUFInfo..BaseOpcode">BaseOpcode</dfn>;</td></tr>
<tr><th id="147">147</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="tu decl field" id="llvm::AMDGPU::MUBUFInfo::elements" title='llvm::AMDGPU::MUBUFInfo::elements' data-type='uint8_t' data-ref="llvm::AMDGPU::MUBUFInfo::elements" data-ref-filename="llvm..AMDGPU..MUBUFInfo..elements">elements</dfn>;</td></tr>
<tr><th id="148">148</th><td>  <em>bool</em> <dfn class="tu decl field" id="llvm::AMDGPU::MUBUFInfo::has_vaddr" title='llvm::AMDGPU::MUBUFInfo::has_vaddr' data-type='bool' data-ref="llvm::AMDGPU::MUBUFInfo::has_vaddr" data-ref-filename="llvm..AMDGPU..MUBUFInfo..has_vaddr">has_vaddr</dfn>;</td></tr>
<tr><th id="149">149</th><td>  <em>bool</em> <dfn class="tu decl field" id="llvm::AMDGPU::MUBUFInfo::has_srsrc" title='llvm::AMDGPU::MUBUFInfo::has_srsrc' data-type='bool' data-ref="llvm::AMDGPU::MUBUFInfo::has_srsrc" data-ref-filename="llvm..AMDGPU..MUBUFInfo..has_srsrc">has_srsrc</dfn>;</td></tr>
<tr><th id="150">150</th><td>  <em>bool</em> <dfn class="tu decl field" id="llvm::AMDGPU::MUBUFInfo::has_soffset" title='llvm::AMDGPU::MUBUFInfo::has_soffset' data-type='bool' data-ref="llvm::AMDGPU::MUBUFInfo::has_soffset" data-ref-filename="llvm..AMDGPU..MUBUFInfo..has_soffset">has_soffset</dfn>;</td></tr>
<tr><th id="151">151</th><td>};</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><b>struct</b> <dfn class="type def" id="llvm::AMDGPU::MTBUFInfo" title='llvm::AMDGPU::MTBUFInfo' data-ref="llvm::AMDGPU::MTBUFInfo" data-ref-filename="llvm..AMDGPU..MTBUFInfo">MTBUFInfo</dfn> {</td></tr>
<tr><th id="154">154</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="tu decl field" id="llvm::AMDGPU::MTBUFInfo::Opcode" title='llvm::AMDGPU::MTBUFInfo::Opcode' data-type='uint16_t' data-ref="llvm::AMDGPU::MTBUFInfo::Opcode" data-ref-filename="llvm..AMDGPU..MTBUFInfo..Opcode">Opcode</dfn>;</td></tr>
<tr><th id="155">155</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="tu decl field" id="llvm::AMDGPU::MTBUFInfo::BaseOpcode" title='llvm::AMDGPU::MTBUFInfo::BaseOpcode' data-type='uint16_t' data-ref="llvm::AMDGPU::MTBUFInfo::BaseOpcode" data-ref-filename="llvm..AMDGPU..MTBUFInfo..BaseOpcode">BaseOpcode</dfn>;</td></tr>
<tr><th id="156">156</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="tu decl field" id="llvm::AMDGPU::MTBUFInfo::elements" title='llvm::AMDGPU::MTBUFInfo::elements' data-type='uint8_t' data-ref="llvm::AMDGPU::MTBUFInfo::elements" data-ref-filename="llvm..AMDGPU..MTBUFInfo..elements">elements</dfn>;</td></tr>
<tr><th id="157">157</th><td>  <em>bool</em> <dfn class="tu decl field" id="llvm::AMDGPU::MTBUFInfo::has_vaddr" title='llvm::AMDGPU::MTBUFInfo::has_vaddr' data-type='bool' data-ref="llvm::AMDGPU::MTBUFInfo::has_vaddr" data-ref-filename="llvm..AMDGPU..MTBUFInfo..has_vaddr">has_vaddr</dfn>;</td></tr>
<tr><th id="158">158</th><td>  <em>bool</em> <dfn class="tu decl field" id="llvm::AMDGPU::MTBUFInfo::has_srsrc" title='llvm::AMDGPU::MTBUFInfo::has_srsrc' data-type='bool' data-ref="llvm::AMDGPU::MTBUFInfo::has_srsrc" data-ref-filename="llvm..AMDGPU..MTBUFInfo..has_srsrc">has_srsrc</dfn>;</td></tr>
<tr><th id="159">159</th><td>  <em>bool</em> <dfn class="tu decl field" id="llvm::AMDGPU::MTBUFInfo::has_soffset" title='llvm::AMDGPU::MTBUFInfo::has_soffset' data-type='bool' data-ref="llvm::AMDGPU::MTBUFInfo::has_soffset" data-ref-filename="llvm..AMDGPU..MTBUFInfo..has_soffset">has_soffset</dfn>;</td></tr>
<tr><th id="160">160</th><td>};</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><b>struct</b> <dfn class="type def" id="llvm::AMDGPU::SMInfo" title='llvm::AMDGPU::SMInfo' data-ref="llvm::AMDGPU::SMInfo" data-ref-filename="llvm..AMDGPU..SMInfo">SMInfo</dfn> {</td></tr>
<tr><th id="163">163</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="tu decl field" id="llvm::AMDGPU::SMInfo::Opcode" title='llvm::AMDGPU::SMInfo::Opcode' data-type='uint16_t' data-ref="llvm::AMDGPU::SMInfo::Opcode" data-ref-filename="llvm..AMDGPU..SMInfo..Opcode">Opcode</dfn>;</td></tr>
<tr><th id="164">164</th><td>  <em>bool</em> <dfn class="tu decl field" id="llvm::AMDGPU::SMInfo::IsBuffer" title='llvm::AMDGPU::SMInfo::IsBuffer' data-type='bool' data-ref="llvm::AMDGPU::SMInfo::IsBuffer" data-ref-filename="llvm..AMDGPU..SMInfo..IsBuffer">IsBuffer</dfn>;</td></tr>
<tr><th id="165">165</th><td>};</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/GET_MTBUFInfoTable_DECL" data-ref="_M/GET_MTBUFInfoTable_DECL">GET_MTBUFInfoTable_DECL</dfn></u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/GET_MTBUFInfoTable_IMPL" data-ref="_M/GET_MTBUFInfoTable_IMPL">GET_MTBUFInfoTable_IMPL</dfn></u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/GET_MUBUFInfoTable_DECL" data-ref="_M/GET_MUBUFInfoTable_DECL">GET_MUBUFInfoTable_DECL</dfn></u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/GET_MUBUFInfoTable_IMPL" data-ref="_M/GET_MUBUFInfoTable_IMPL">GET_MUBUFInfoTable_IMPL</dfn></u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/GET_SMInfoTable_DECL" data-ref="_M/GET_SMInfoTable_DECL">GET_SMInfoTable_DECL</dfn></u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/GET_SMInfoTable_IMPL" data-ref="_M/GET_SMInfoTable_IMPL">GET_SMInfoTable_IMPL</dfn></u></td></tr>
<tr><th id="173">173</th><td><u>#include <a href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html">"AMDGPUGenSearchableTables.inc"</a></u></td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><em>int</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU18getMTBUFBaseOpcodeEj" title='llvm::AMDGPU::getMTBUFBaseOpcode' data-ref="_ZN4llvm6AMDGPU18getMTBUFBaseOpcodeEj" data-ref-filename="_ZN4llvm6AMDGPU18getMTBUFBaseOpcodeEj">getMTBUFBaseOpcode</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="27Opc" title='Opc' data-type='unsigned int' data-ref="27Opc" data-ref-filename="27Opc">Opc</dfn>) {</td></tr>
<tr><th id="176">176</th><td>  <em>const</em> <a class="type" href="#llvm::AMDGPU::MTBUFInfo" title='llvm::AMDGPU::MTBUFInfo' data-ref="llvm::AMDGPU::MTBUFInfo" data-ref-filename="llvm..AMDGPU..MTBUFInfo">MTBUFInfo</a> *<dfn class="local col8 decl" id="28Info" title='Info' data-type='const llvm::AMDGPU::MTBUFInfo *' data-ref="28Info" data-ref-filename="28Info">Info</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html#_ZN4llvm6AMDGPU22getMTBUFInfoFromOpcodeEj" title='llvm::AMDGPU::getMTBUFInfoFromOpcode' data-ref="_ZN4llvm6AMDGPU22getMTBUFInfoFromOpcodeEj" data-ref-filename="_ZN4llvm6AMDGPU22getMTBUFInfoFromOpcodeEj">getMTBUFInfoFromOpcode</a>(<a class="local col7 ref" href="#27Opc" title='Opc' data-ref="27Opc" data-ref-filename="27Opc">Opc</a>);</td></tr>
<tr><th id="177">177</th><td>  <b>return</b> <a class="local col8 ref" href="#28Info" title='Info' data-ref="28Info" data-ref-filename="28Info">Info</a> ? <a class="local col8 ref" href="#28Info" title='Info' data-ref="28Info" data-ref-filename="28Info">Info</a>-&gt;<a class="tu ref field" href="#llvm::AMDGPU::MTBUFInfo::BaseOpcode" title='llvm::AMDGPU::MTBUFInfo::BaseOpcode' data-use='r' data-ref="llvm::AMDGPU::MTBUFInfo::BaseOpcode" data-ref-filename="llvm..AMDGPU..MTBUFInfo..BaseOpcode">BaseOpcode</a> : -<var>1</var>;</td></tr>
<tr><th id="178">178</th><td>}</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><em>int</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU14getMTBUFOpcodeEjj" title='llvm::AMDGPU::getMTBUFOpcode' data-ref="_ZN4llvm6AMDGPU14getMTBUFOpcodeEjj" data-ref-filename="_ZN4llvm6AMDGPU14getMTBUFOpcodeEjj">getMTBUFOpcode</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="29BaseOpc" title='BaseOpc' data-type='unsigned int' data-ref="29BaseOpc" data-ref-filename="29BaseOpc">BaseOpc</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="30Elements" title='Elements' data-type='unsigned int' data-ref="30Elements" data-ref-filename="30Elements">Elements</dfn>) {</td></tr>
<tr><th id="181">181</th><td>  <em>const</em> <a class="type" href="#llvm::AMDGPU::MTBUFInfo" title='llvm::AMDGPU::MTBUFInfo' data-ref="llvm::AMDGPU::MTBUFInfo" data-ref-filename="llvm..AMDGPU..MTBUFInfo">MTBUFInfo</a> *<dfn class="local col1 decl" id="31Info" title='Info' data-type='const llvm::AMDGPU::MTBUFInfo *' data-ref="31Info" data-ref-filename="31Info">Info</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html#_ZN4llvm6AMDGPU37getMTBUFInfoFromBaseOpcodeAndElementsEjh" title='llvm::AMDGPU::getMTBUFInfoFromBaseOpcodeAndElements' data-ref="_ZN4llvm6AMDGPU37getMTBUFInfoFromBaseOpcodeAndElementsEjh" data-ref-filename="_ZN4llvm6AMDGPU37getMTBUFInfoFromBaseOpcodeAndElementsEjh">getMTBUFInfoFromBaseOpcodeAndElements</a>(<a class="local col9 ref" href="#29BaseOpc" title='BaseOpc' data-ref="29BaseOpc" data-ref-filename="29BaseOpc">BaseOpc</a>, <a class="local col0 ref" href="#30Elements" title='Elements' data-ref="30Elements" data-ref-filename="30Elements">Elements</a>);</td></tr>
<tr><th id="182">182</th><td>  <b>return</b> <a class="local col1 ref" href="#31Info" title='Info' data-ref="31Info" data-ref-filename="31Info">Info</a> ? <a class="local col1 ref" href="#31Info" title='Info' data-ref="31Info" data-ref-filename="31Info">Info</a>-&gt;<a class="tu ref field" href="#llvm::AMDGPU::MTBUFInfo::Opcode" title='llvm::AMDGPU::MTBUFInfo::Opcode' data-use='r' data-ref="llvm::AMDGPU::MTBUFInfo::Opcode" data-ref-filename="llvm..AMDGPU..MTBUFInfo..Opcode">Opcode</a> : -<var>1</var>;</td></tr>
<tr><th id="183">183</th><td>}</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><em>int</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU16getMTBUFElementsEj" title='llvm::AMDGPU::getMTBUFElements' data-ref="_ZN4llvm6AMDGPU16getMTBUFElementsEj" data-ref-filename="_ZN4llvm6AMDGPU16getMTBUFElementsEj">getMTBUFElements</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="32Opc" title='Opc' data-type='unsigned int' data-ref="32Opc" data-ref-filename="32Opc">Opc</dfn>) {</td></tr>
<tr><th id="186">186</th><td>  <em>const</em> <a class="type" href="#llvm::AMDGPU::MTBUFInfo" title='llvm::AMDGPU::MTBUFInfo' data-ref="llvm::AMDGPU::MTBUFInfo" data-ref-filename="llvm..AMDGPU..MTBUFInfo">MTBUFInfo</a> *<dfn class="local col3 decl" id="33Info" title='Info' data-type='const llvm::AMDGPU::MTBUFInfo *' data-ref="33Info" data-ref-filename="33Info">Info</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html#_ZN4llvm6AMDGPU20getMTBUFOpcodeHelperEj" title='llvm::AMDGPU::getMTBUFOpcodeHelper' data-ref="_ZN4llvm6AMDGPU20getMTBUFOpcodeHelperEj" data-ref-filename="_ZN4llvm6AMDGPU20getMTBUFOpcodeHelperEj">getMTBUFOpcodeHelper</a>(<a class="local col2 ref" href="#32Opc" title='Opc' data-ref="32Opc" data-ref-filename="32Opc">Opc</a>);</td></tr>
<tr><th id="187">187</th><td>  <b>return</b> <a class="local col3 ref" href="#33Info" title='Info' data-ref="33Info" data-ref-filename="33Info">Info</a> ? <a class="local col3 ref" href="#33Info" title='Info' data-ref="33Info" data-ref-filename="33Info">Info</a>-&gt;<a class="tu ref field" href="#llvm::AMDGPU::MTBUFInfo::elements" title='llvm::AMDGPU::MTBUFInfo::elements' data-use='r' data-ref="llvm::AMDGPU::MTBUFInfo::elements" data-ref-filename="llvm..AMDGPU..MTBUFInfo..elements">elements</a> : <var>0</var>;</td></tr>
<tr><th id="188">188</th><td>}</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU16getMTBUFHasVAddrEj" title='llvm::AMDGPU::getMTBUFHasVAddr' data-ref="_ZN4llvm6AMDGPU16getMTBUFHasVAddrEj" data-ref-filename="_ZN4llvm6AMDGPU16getMTBUFHasVAddrEj">getMTBUFHasVAddr</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="34Opc" title='Opc' data-type='unsigned int' data-ref="34Opc" data-ref-filename="34Opc">Opc</dfn>) {</td></tr>
<tr><th id="191">191</th><td>  <em>const</em> <a class="type" href="#llvm::AMDGPU::MTBUFInfo" title='llvm::AMDGPU::MTBUFInfo' data-ref="llvm::AMDGPU::MTBUFInfo" data-ref-filename="llvm..AMDGPU..MTBUFInfo">MTBUFInfo</a> *<dfn class="local col5 decl" id="35Info" title='Info' data-type='const llvm::AMDGPU::MTBUFInfo *' data-ref="35Info" data-ref-filename="35Info">Info</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html#_ZN4llvm6AMDGPU20getMTBUFOpcodeHelperEj" title='llvm::AMDGPU::getMTBUFOpcodeHelper' data-ref="_ZN4llvm6AMDGPU20getMTBUFOpcodeHelperEj" data-ref-filename="_ZN4llvm6AMDGPU20getMTBUFOpcodeHelperEj">getMTBUFOpcodeHelper</a>(<a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc" data-ref-filename="34Opc">Opc</a>);</td></tr>
<tr><th id="192">192</th><td>  <b>return</b> <a class="local col5 ref" href="#35Info" title='Info' data-ref="35Info" data-ref-filename="35Info">Info</a> ? <a class="local col5 ref" href="#35Info" title='Info' data-ref="35Info" data-ref-filename="35Info">Info</a>-&gt;<a class="tu ref field" href="#llvm::AMDGPU::MTBUFInfo::has_vaddr" title='llvm::AMDGPU::MTBUFInfo::has_vaddr' data-use='r' data-ref="llvm::AMDGPU::MTBUFInfo::has_vaddr" data-ref-filename="llvm..AMDGPU..MTBUFInfo..has_vaddr">has_vaddr</a> : <b>false</b>;</td></tr>
<tr><th id="193">193</th><td>}</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU16getMTBUFHasSrsrcEj" title='llvm::AMDGPU::getMTBUFHasSrsrc' data-ref="_ZN4llvm6AMDGPU16getMTBUFHasSrsrcEj" data-ref-filename="_ZN4llvm6AMDGPU16getMTBUFHasSrsrcEj">getMTBUFHasSrsrc</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="36Opc" title='Opc' data-type='unsigned int' data-ref="36Opc" data-ref-filename="36Opc">Opc</dfn>) {</td></tr>
<tr><th id="196">196</th><td>  <em>const</em> <a class="type" href="#llvm::AMDGPU::MTBUFInfo" title='llvm::AMDGPU::MTBUFInfo' data-ref="llvm::AMDGPU::MTBUFInfo" data-ref-filename="llvm..AMDGPU..MTBUFInfo">MTBUFInfo</a> *<dfn class="local col7 decl" id="37Info" title='Info' data-type='const llvm::AMDGPU::MTBUFInfo *' data-ref="37Info" data-ref-filename="37Info">Info</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html#_ZN4llvm6AMDGPU20getMTBUFOpcodeHelperEj" title='llvm::AMDGPU::getMTBUFOpcodeHelper' data-ref="_ZN4llvm6AMDGPU20getMTBUFOpcodeHelperEj" data-ref-filename="_ZN4llvm6AMDGPU20getMTBUFOpcodeHelperEj">getMTBUFOpcodeHelper</a>(<a class="local col6 ref" href="#36Opc" title='Opc' data-ref="36Opc" data-ref-filename="36Opc">Opc</a>);</td></tr>
<tr><th id="197">197</th><td>  <b>return</b> <a class="local col7 ref" href="#37Info" title='Info' data-ref="37Info" data-ref-filename="37Info">Info</a> ? <a class="local col7 ref" href="#37Info" title='Info' data-ref="37Info" data-ref-filename="37Info">Info</a>-&gt;<a class="tu ref field" href="#llvm::AMDGPU::MTBUFInfo::has_srsrc" title='llvm::AMDGPU::MTBUFInfo::has_srsrc' data-use='r' data-ref="llvm::AMDGPU::MTBUFInfo::has_srsrc" data-ref-filename="llvm..AMDGPU..MTBUFInfo..has_srsrc">has_srsrc</a> : <b>false</b>;</td></tr>
<tr><th id="198">198</th><td>}</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU18getMTBUFHasSoffsetEj" title='llvm::AMDGPU::getMTBUFHasSoffset' data-ref="_ZN4llvm6AMDGPU18getMTBUFHasSoffsetEj" data-ref-filename="_ZN4llvm6AMDGPU18getMTBUFHasSoffsetEj">getMTBUFHasSoffset</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="38Opc" title='Opc' data-type='unsigned int' data-ref="38Opc" data-ref-filename="38Opc">Opc</dfn>) {</td></tr>
<tr><th id="201">201</th><td>  <em>const</em> <a class="type" href="#llvm::AMDGPU::MTBUFInfo" title='llvm::AMDGPU::MTBUFInfo' data-ref="llvm::AMDGPU::MTBUFInfo" data-ref-filename="llvm..AMDGPU..MTBUFInfo">MTBUFInfo</a> *<dfn class="local col9 decl" id="39Info" title='Info' data-type='const llvm::AMDGPU::MTBUFInfo *' data-ref="39Info" data-ref-filename="39Info">Info</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html#_ZN4llvm6AMDGPU20getMTBUFOpcodeHelperEj" title='llvm::AMDGPU::getMTBUFOpcodeHelper' data-ref="_ZN4llvm6AMDGPU20getMTBUFOpcodeHelperEj" data-ref-filename="_ZN4llvm6AMDGPU20getMTBUFOpcodeHelperEj">getMTBUFOpcodeHelper</a>(<a class="local col8 ref" href="#38Opc" title='Opc' data-ref="38Opc" data-ref-filename="38Opc">Opc</a>);</td></tr>
<tr><th id="202">202</th><td>  <b>return</b> <a class="local col9 ref" href="#39Info" title='Info' data-ref="39Info" data-ref-filename="39Info">Info</a> ? <a class="local col9 ref" href="#39Info" title='Info' data-ref="39Info" data-ref-filename="39Info">Info</a>-&gt;<a class="tu ref field" href="#llvm::AMDGPU::MTBUFInfo::has_soffset" title='llvm::AMDGPU::MTBUFInfo::has_soffset' data-use='r' data-ref="llvm::AMDGPU::MTBUFInfo::has_soffset" data-ref-filename="llvm..AMDGPU..MTBUFInfo..has_soffset">has_soffset</a> : <b>false</b>;</td></tr>
<tr><th id="203">203</th><td>}</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><em>int</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU18getMUBUFBaseOpcodeEj" title='llvm::AMDGPU::getMUBUFBaseOpcode' data-ref="_ZN4llvm6AMDGPU18getMUBUFBaseOpcodeEj" data-ref-filename="_ZN4llvm6AMDGPU18getMUBUFBaseOpcodeEj">getMUBUFBaseOpcode</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="40Opc" title='Opc' data-type='unsigned int' data-ref="40Opc" data-ref-filename="40Opc">Opc</dfn>) {</td></tr>
<tr><th id="206">206</th><td>  <em>const</em> <a class="type" href="#llvm::AMDGPU::MUBUFInfo" title='llvm::AMDGPU::MUBUFInfo' data-ref="llvm::AMDGPU::MUBUFInfo" data-ref-filename="llvm..AMDGPU..MUBUFInfo">MUBUFInfo</a> *<dfn class="local col1 decl" id="41Info" title='Info' data-type='const llvm::AMDGPU::MUBUFInfo *' data-ref="41Info" data-ref-filename="41Info">Info</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html#_ZN4llvm6AMDGPU22getMUBUFInfoFromOpcodeEj" title='llvm::AMDGPU::getMUBUFInfoFromOpcode' data-ref="_ZN4llvm6AMDGPU22getMUBUFInfoFromOpcodeEj" data-ref-filename="_ZN4llvm6AMDGPU22getMUBUFInfoFromOpcodeEj">getMUBUFInfoFromOpcode</a>(<a class="local col0 ref" href="#40Opc" title='Opc' data-ref="40Opc" data-ref-filename="40Opc">Opc</a>);</td></tr>
<tr><th id="207">207</th><td>  <b>return</b> <a class="local col1 ref" href="#41Info" title='Info' data-ref="41Info" data-ref-filename="41Info">Info</a> ? <a class="local col1 ref" href="#41Info" title='Info' data-ref="41Info" data-ref-filename="41Info">Info</a>-&gt;<a class="tu ref field" href="#llvm::AMDGPU::MUBUFInfo::BaseOpcode" title='llvm::AMDGPU::MUBUFInfo::BaseOpcode' data-use='r' data-ref="llvm::AMDGPU::MUBUFInfo::BaseOpcode" data-ref-filename="llvm..AMDGPU..MUBUFInfo..BaseOpcode">BaseOpcode</a> : -<var>1</var>;</td></tr>
<tr><th id="208">208</th><td>}</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><em>int</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU14getMUBUFOpcodeEjj" title='llvm::AMDGPU::getMUBUFOpcode' data-ref="_ZN4llvm6AMDGPU14getMUBUFOpcodeEjj" data-ref-filename="_ZN4llvm6AMDGPU14getMUBUFOpcodeEjj">getMUBUFOpcode</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="42BaseOpc" title='BaseOpc' data-type='unsigned int' data-ref="42BaseOpc" data-ref-filename="42BaseOpc">BaseOpc</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="43Elements" title='Elements' data-type='unsigned int' data-ref="43Elements" data-ref-filename="43Elements">Elements</dfn>) {</td></tr>
<tr><th id="211">211</th><td>  <em>const</em> <a class="type" href="#llvm::AMDGPU::MUBUFInfo" title='llvm::AMDGPU::MUBUFInfo' data-ref="llvm::AMDGPU::MUBUFInfo" data-ref-filename="llvm..AMDGPU..MUBUFInfo">MUBUFInfo</a> *<dfn class="local col4 decl" id="44Info" title='Info' data-type='const llvm::AMDGPU::MUBUFInfo *' data-ref="44Info" data-ref-filename="44Info">Info</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html#_ZN4llvm6AMDGPU37getMUBUFInfoFromBaseOpcodeAndElementsEjh" title='llvm::AMDGPU::getMUBUFInfoFromBaseOpcodeAndElements' data-ref="_ZN4llvm6AMDGPU37getMUBUFInfoFromBaseOpcodeAndElementsEjh" data-ref-filename="_ZN4llvm6AMDGPU37getMUBUFInfoFromBaseOpcodeAndElementsEjh">getMUBUFInfoFromBaseOpcodeAndElements</a>(<a class="local col2 ref" href="#42BaseOpc" title='BaseOpc' data-ref="42BaseOpc" data-ref-filename="42BaseOpc">BaseOpc</a>, <a class="local col3 ref" href="#43Elements" title='Elements' data-ref="43Elements" data-ref-filename="43Elements">Elements</a>);</td></tr>
<tr><th id="212">212</th><td>  <b>return</b> <a class="local col4 ref" href="#44Info" title='Info' data-ref="44Info" data-ref-filename="44Info">Info</a> ? <a class="local col4 ref" href="#44Info" title='Info' data-ref="44Info" data-ref-filename="44Info">Info</a>-&gt;<a class="tu ref field" href="#llvm::AMDGPU::MUBUFInfo::Opcode" title='llvm::AMDGPU::MUBUFInfo::Opcode' data-use='r' data-ref="llvm::AMDGPU::MUBUFInfo::Opcode" data-ref-filename="llvm..AMDGPU..MUBUFInfo..Opcode">Opcode</a> : -<var>1</var>;</td></tr>
<tr><th id="213">213</th><td>}</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td><em>int</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU16getMUBUFElementsEj" title='llvm::AMDGPU::getMUBUFElements' data-ref="_ZN4llvm6AMDGPU16getMUBUFElementsEj" data-ref-filename="_ZN4llvm6AMDGPU16getMUBUFElementsEj">getMUBUFElements</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="45Opc" title='Opc' data-type='unsigned int' data-ref="45Opc" data-ref-filename="45Opc">Opc</dfn>) {</td></tr>
<tr><th id="216">216</th><td>  <em>const</em> <a class="type" href="#llvm::AMDGPU::MUBUFInfo" title='llvm::AMDGPU::MUBUFInfo' data-ref="llvm::AMDGPU::MUBUFInfo" data-ref-filename="llvm..AMDGPU..MUBUFInfo">MUBUFInfo</a> *<dfn class="local col6 decl" id="46Info" title='Info' data-type='const llvm::AMDGPU::MUBUFInfo *' data-ref="46Info" data-ref-filename="46Info">Info</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html#_ZN4llvm6AMDGPU20getMUBUFOpcodeHelperEj" title='llvm::AMDGPU::getMUBUFOpcodeHelper' data-ref="_ZN4llvm6AMDGPU20getMUBUFOpcodeHelperEj" data-ref-filename="_ZN4llvm6AMDGPU20getMUBUFOpcodeHelperEj">getMUBUFOpcodeHelper</a>(<a class="local col5 ref" href="#45Opc" title='Opc' data-ref="45Opc" data-ref-filename="45Opc">Opc</a>);</td></tr>
<tr><th id="217">217</th><td>  <b>return</b> <a class="local col6 ref" href="#46Info" title='Info' data-ref="46Info" data-ref-filename="46Info">Info</a> ? <a class="local col6 ref" href="#46Info" title='Info' data-ref="46Info" data-ref-filename="46Info">Info</a>-&gt;<a class="tu ref field" href="#llvm::AMDGPU::MUBUFInfo::elements" title='llvm::AMDGPU::MUBUFInfo::elements' data-use='r' data-ref="llvm::AMDGPU::MUBUFInfo::elements" data-ref-filename="llvm..AMDGPU..MUBUFInfo..elements">elements</a> : <var>0</var>;</td></tr>
<tr><th id="218">218</th><td>}</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU16getMUBUFHasVAddrEj" title='llvm::AMDGPU::getMUBUFHasVAddr' data-ref="_ZN4llvm6AMDGPU16getMUBUFHasVAddrEj" data-ref-filename="_ZN4llvm6AMDGPU16getMUBUFHasVAddrEj">getMUBUFHasVAddr</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="47Opc" title='Opc' data-type='unsigned int' data-ref="47Opc" data-ref-filename="47Opc">Opc</dfn>) {</td></tr>
<tr><th id="221">221</th><td>  <em>const</em> <a class="type" href="#llvm::AMDGPU::MUBUFInfo" title='llvm::AMDGPU::MUBUFInfo' data-ref="llvm::AMDGPU::MUBUFInfo" data-ref-filename="llvm..AMDGPU..MUBUFInfo">MUBUFInfo</a> *<dfn class="local col8 decl" id="48Info" title='Info' data-type='const llvm::AMDGPU::MUBUFInfo *' data-ref="48Info" data-ref-filename="48Info">Info</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html#_ZN4llvm6AMDGPU20getMUBUFOpcodeHelperEj" title='llvm::AMDGPU::getMUBUFOpcodeHelper' data-ref="_ZN4llvm6AMDGPU20getMUBUFOpcodeHelperEj" data-ref-filename="_ZN4llvm6AMDGPU20getMUBUFOpcodeHelperEj">getMUBUFOpcodeHelper</a>(<a class="local col7 ref" href="#47Opc" title='Opc' data-ref="47Opc" data-ref-filename="47Opc">Opc</a>);</td></tr>
<tr><th id="222">222</th><td>  <b>return</b> <a class="local col8 ref" href="#48Info" title='Info' data-ref="48Info" data-ref-filename="48Info">Info</a> ? <a class="local col8 ref" href="#48Info" title='Info' data-ref="48Info" data-ref-filename="48Info">Info</a>-&gt;<a class="tu ref field" href="#llvm::AMDGPU::MUBUFInfo::has_vaddr" title='llvm::AMDGPU::MUBUFInfo::has_vaddr' data-use='r' data-ref="llvm::AMDGPU::MUBUFInfo::has_vaddr" data-ref-filename="llvm..AMDGPU..MUBUFInfo..has_vaddr">has_vaddr</a> : <b>false</b>;</td></tr>
<tr><th id="223">223</th><td>}</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU16getMUBUFHasSrsrcEj" title='llvm::AMDGPU::getMUBUFHasSrsrc' data-ref="_ZN4llvm6AMDGPU16getMUBUFHasSrsrcEj" data-ref-filename="_ZN4llvm6AMDGPU16getMUBUFHasSrsrcEj">getMUBUFHasSrsrc</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="49Opc" title='Opc' data-type='unsigned int' data-ref="49Opc" data-ref-filename="49Opc">Opc</dfn>) {</td></tr>
<tr><th id="226">226</th><td>  <em>const</em> <a class="type" href="#llvm::AMDGPU::MUBUFInfo" title='llvm::AMDGPU::MUBUFInfo' data-ref="llvm::AMDGPU::MUBUFInfo" data-ref-filename="llvm..AMDGPU..MUBUFInfo">MUBUFInfo</a> *<dfn class="local col0 decl" id="50Info" title='Info' data-type='const llvm::AMDGPU::MUBUFInfo *' data-ref="50Info" data-ref-filename="50Info">Info</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html#_ZN4llvm6AMDGPU20getMUBUFOpcodeHelperEj" title='llvm::AMDGPU::getMUBUFOpcodeHelper' data-ref="_ZN4llvm6AMDGPU20getMUBUFOpcodeHelperEj" data-ref-filename="_ZN4llvm6AMDGPU20getMUBUFOpcodeHelperEj">getMUBUFOpcodeHelper</a>(<a class="local col9 ref" href="#49Opc" title='Opc' data-ref="49Opc" data-ref-filename="49Opc">Opc</a>);</td></tr>
<tr><th id="227">227</th><td>  <b>return</b> <a class="local col0 ref" href="#50Info" title='Info' data-ref="50Info" data-ref-filename="50Info">Info</a> ? <a class="local col0 ref" href="#50Info" title='Info' data-ref="50Info" data-ref-filename="50Info">Info</a>-&gt;<a class="tu ref field" href="#llvm::AMDGPU::MUBUFInfo::has_srsrc" title='llvm::AMDGPU::MUBUFInfo::has_srsrc' data-use='r' data-ref="llvm::AMDGPU::MUBUFInfo::has_srsrc" data-ref-filename="llvm..AMDGPU..MUBUFInfo..has_srsrc">has_srsrc</a> : <b>false</b>;</td></tr>
<tr><th id="228">228</th><td>}</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU18getMUBUFHasSoffsetEj" title='llvm::AMDGPU::getMUBUFHasSoffset' data-ref="_ZN4llvm6AMDGPU18getMUBUFHasSoffsetEj" data-ref-filename="_ZN4llvm6AMDGPU18getMUBUFHasSoffsetEj">getMUBUFHasSoffset</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="51Opc" title='Opc' data-type='unsigned int' data-ref="51Opc" data-ref-filename="51Opc">Opc</dfn>) {</td></tr>
<tr><th id="231">231</th><td>  <em>const</em> <a class="type" href="#llvm::AMDGPU::MUBUFInfo" title='llvm::AMDGPU::MUBUFInfo' data-ref="llvm::AMDGPU::MUBUFInfo" data-ref-filename="llvm..AMDGPU..MUBUFInfo">MUBUFInfo</a> *<dfn class="local col2 decl" id="52Info" title='Info' data-type='const llvm::AMDGPU::MUBUFInfo *' data-ref="52Info" data-ref-filename="52Info">Info</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html#_ZN4llvm6AMDGPU20getMUBUFOpcodeHelperEj" title='llvm::AMDGPU::getMUBUFOpcodeHelper' data-ref="_ZN4llvm6AMDGPU20getMUBUFOpcodeHelperEj" data-ref-filename="_ZN4llvm6AMDGPU20getMUBUFOpcodeHelperEj">getMUBUFOpcodeHelper</a>(<a class="local col1 ref" href="#51Opc" title='Opc' data-ref="51Opc" data-ref-filename="51Opc">Opc</a>);</td></tr>
<tr><th id="232">232</th><td>  <b>return</b> <a class="local col2 ref" href="#52Info" title='Info' data-ref="52Info" data-ref-filename="52Info">Info</a> ? <a class="local col2 ref" href="#52Info" title='Info' data-ref="52Info" data-ref-filename="52Info">Info</a>-&gt;<a class="tu ref field" href="#llvm::AMDGPU::MUBUFInfo::has_soffset" title='llvm::AMDGPU::MUBUFInfo::has_soffset' data-use='r' data-ref="llvm::AMDGPU::MUBUFInfo::has_soffset" data-ref-filename="llvm..AMDGPU..MUBUFInfo..has_soffset">has_soffset</a> : <b>false</b>;</td></tr>
<tr><th id="233">233</th><td>}</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU15getSMEMIsBufferEj" title='llvm::AMDGPU::getSMEMIsBuffer' data-ref="_ZN4llvm6AMDGPU15getSMEMIsBufferEj" data-ref-filename="_ZN4llvm6AMDGPU15getSMEMIsBufferEj">getSMEMIsBuffer</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="53Opc" title='Opc' data-type='unsigned int' data-ref="53Opc" data-ref-filename="53Opc">Opc</dfn>) {</td></tr>
<tr><th id="236">236</th><td>  <em>const</em> <a class="type" href="#llvm::AMDGPU::SMInfo" title='llvm::AMDGPU::SMInfo' data-ref="llvm::AMDGPU::SMInfo" data-ref-filename="llvm..AMDGPU..SMInfo">SMInfo</a> *<dfn class="local col4 decl" id="54Info" title='Info' data-type='const llvm::AMDGPU::SMInfo *' data-ref="54Info" data-ref-filename="54Info">Info</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html#_ZN4llvm6AMDGPU19getSMEMOpcodeHelperEj" title='llvm::AMDGPU::getSMEMOpcodeHelper' data-ref="_ZN4llvm6AMDGPU19getSMEMOpcodeHelperEj" data-ref-filename="_ZN4llvm6AMDGPU19getSMEMOpcodeHelperEj">getSMEMOpcodeHelper</a>(<a class="local col3 ref" href="#53Opc" title='Opc' data-ref="53Opc" data-ref-filename="53Opc">Opc</a>);</td></tr>
<tr><th id="237">237</th><td>  <b>return</b> <a class="local col4 ref" href="#54Info" title='Info' data-ref="54Info" data-ref-filename="54Info">Info</a> ? <a class="local col4 ref" href="#54Info" title='Info' data-ref="54Info" data-ref-filename="54Info">Info</a>-&gt;<a class="tu ref field" href="#llvm::AMDGPU::SMInfo::IsBuffer" title='llvm::AMDGPU::SMInfo::IsBuffer' data-use='r' data-ref="llvm::AMDGPU::SMInfo::IsBuffer" data-ref-filename="llvm..AMDGPU..SMInfo..IsBuffer">IsBuffer</a> : <b>false</b>;</td></tr>
<tr><th id="238">238</th><td>}</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><i>// Wrapper for Tablegen'd function.  enum Subtarget is not defined in any</i></td></tr>
<tr><th id="241">241</th><td><i>// header files, so we need to wrap it in a function that takes unsigned</i></td></tr>
<tr><th id="242">242</th><td><i>// instead.</i></td></tr>
<tr><th id="243">243</th><td><em>int</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU11getMCOpcodeEtj" title='llvm::AMDGPU::getMCOpcode' data-ref="_ZN4llvm6AMDGPU11getMCOpcodeEtj" data-ref-filename="_ZN4llvm6AMDGPU11getMCOpcodeEtj">getMCOpcode</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="55Opcode" title='Opcode' data-type='uint16_t' data-ref="55Opcode" data-ref-filename="55Opcode">Opcode</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="56Gen" title='Gen' data-type='unsigned int' data-ref="56Gen" data-ref-filename="56Gen">Gen</dfn>) {</td></tr>
<tr><th id="244">244</th><td>  <b>return</b> <a class="ref fn" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#_ZN4llvm6AMDGPU14getMCOpcodeGenEtNS0_9SubtargetE" title='llvm::AMDGPU::getMCOpcodeGen' data-ref="_ZN4llvm6AMDGPU14getMCOpcodeGenEtNS0_9SubtargetE" data-ref-filename="_ZN4llvm6AMDGPU14getMCOpcodeGenEtNS0_9SubtargetE">getMCOpcodeGen</a>(<a class="local col5 ref" href="#55Opcode" title='Opcode' data-ref="55Opcode" data-ref-filename="55Opcode">Opcode</a>, <b>static_cast</b>&lt;<a class="type" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::Subtarget" title='llvm::AMDGPU::Subtarget' data-ref="llvm::AMDGPU::Subtarget" data-ref-filename="llvm..AMDGPU..Subtarget">Subtarget</a>&gt;(<a class="local col6 ref" href="#56Gen" title='Gen' data-ref="56Gen" data-ref-filename="56Gen">Gen</a>));</td></tr>
<tr><th id="245">245</th><td>}</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td><b>namespace</b> <span class="namespace">IsaInfo</span> {</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td><a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::AMDGPUTargetID" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID' data-ref="llvm::AMDGPU::IsaInfo::AMDGPUTargetID" data-ref-filename="llvm..AMDGPU..IsaInfo..AMDGPUTargetID">AMDGPUTargetID</a>::<dfn class="decl def fn" id="_ZN4llvm6AMDGPU7IsaInfo14AMDGPUTargetIDC1ERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::AMDGPUTargetID' data-ref="_ZN4llvm6AMDGPU7IsaInfo14AMDGPUTargetIDC1ERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo14AMDGPUTargetIDC1ERKNS_15MCSubtargetInfoE">AMDGPUTargetID</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="57STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="57STI" data-ref-filename="57STI">STI</dfn>)</td></tr>
<tr><th id="250">250</th><td>    : <a class="member field" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::AMDGPUTargetID::XnackSetting" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::XnackSetting' data-ref="llvm::AMDGPU::IsaInfo::AMDGPUTargetID::XnackSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..AMDGPUTargetID..XnackSetting">XnackSetting</a>(<a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::TargetIDSetting" title='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting">TargetIDSetting</a>::<a class="enum" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::TargetIDSetting::Any" title='llvm::AMDGPU::IsaInfo::TargetIDSetting::Any' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting::Any" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting..Any">Any</a>), <a class="member field" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::AMDGPUTargetID::SramEccSetting" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::SramEccSetting' data-ref="llvm::AMDGPU::IsaInfo::AMDGPUTargetID::SramEccSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..AMDGPUTargetID..SramEccSetting">SramEccSetting</a>(<a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::TargetIDSetting" title='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting">TargetIDSetting</a>::<a class="enum" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::TargetIDSetting::Any" title='llvm::AMDGPU::IsaInfo::TargetIDSetting::Any' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting::Any" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting..Any">Any</a>) {</td></tr>
<tr><th id="251">251</th><td>  <b>if</b> (!<a class="local col7 ref" href="#57STI" title='STI' data-ref="57STI" data-ref-filename="57STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>().<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitset4testEj" title='llvm::FeatureBitset::test' data-ref="_ZNK4llvm13FeatureBitset4testEj" data-ref-filename="_ZNK4llvm13FeatureBitset4testEj">test</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureSupportsXNACK" title='llvm::AMDGPU::FeatureSupportsXNACK' data-ref="llvm::AMDGPU::FeatureSupportsXNACK" data-ref-filename="llvm..AMDGPU..FeatureSupportsXNACK">FeatureSupportsXNACK</a>))</td></tr>
<tr><th id="252">252</th><td>    <a class="member field" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::AMDGPUTargetID::XnackSetting" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::XnackSetting' data-ref="llvm::AMDGPU::IsaInfo::AMDGPUTargetID::XnackSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..AMDGPUTargetID..XnackSetting">XnackSetting</a> = <a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::TargetIDSetting" title='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting">TargetIDSetting</a>::<a class="enum" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::TargetIDSetting::Unsupported" title='llvm::AMDGPU::IsaInfo::TargetIDSetting::Unsupported' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting::Unsupported" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting..Unsupported">Unsupported</a>;</td></tr>
<tr><th id="253">253</th><td>  <b>if</b> (!<a class="local col7 ref" href="#57STI" title='STI' data-ref="57STI" data-ref-filename="57STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>().<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitset4testEj" title='llvm::FeatureBitset::test' data-ref="_ZNK4llvm13FeatureBitset4testEj" data-ref-filename="_ZNK4llvm13FeatureBitset4testEj">test</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureSupportsSRAMECC" title='llvm::AMDGPU::FeatureSupportsSRAMECC' data-ref="llvm::AMDGPU::FeatureSupportsSRAMECC" data-ref-filename="llvm..AMDGPU..FeatureSupportsSRAMECC">FeatureSupportsSRAMECC</a>))</td></tr>
<tr><th id="254">254</th><td>    <a class="member field" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::AMDGPUTargetID::SramEccSetting" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::SramEccSetting' data-ref="llvm::AMDGPU::IsaInfo::AMDGPUTargetID::SramEccSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..AMDGPUTargetID..SramEccSetting">SramEccSetting</a> = <a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::TargetIDSetting" title='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting">TargetIDSetting</a>::<a class="enum" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::TargetIDSetting::Unsupported" title='llvm::AMDGPU::IsaInfo::TargetIDSetting::Unsupported' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting::Unsupported" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting..Unsupported">Unsupported</a>;</td></tr>
<tr><th id="255">255</th><td>}</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td><em>void</em> <a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::AMDGPUTargetID" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID' data-ref="llvm::AMDGPU::IsaInfo::AMDGPUTargetID" data-ref-filename="llvm..AMDGPU..IsaInfo..AMDGPUTargetID">AMDGPUTargetID</a>::<dfn class="decl def fn" id="_ZN4llvm6AMDGPU7IsaInfo14AMDGPUTargetID29setTargetIDFromFeaturesStringENS_9StringRefE" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::setTargetIDFromFeaturesString' data-ref="_ZN4llvm6AMDGPU7IsaInfo14AMDGPUTargetID29setTargetIDFromFeaturesStringENS_9StringRefE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo14AMDGPUTargetID29setTargetIDFromFeaturesStringENS_9StringRefE">setTargetIDFromFeaturesString</dfn>(<a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col8 decl" id="58FS" title='FS' data-type='llvm::StringRef' data-ref="58FS" data-ref-filename="58FS">FS</dfn>) {</td></tr>
<tr><th id="258">258</th><td>  <i>// Check if xnack or sramecc is explicitly enabled or disabled.  In the</i></td></tr>
<tr><th id="259">259</th><td><i>  // absence of the target features we assume we must generate code that can run</i></td></tr>
<tr><th id="260">260</th><td><i>  // in any environment.</i></td></tr>
<tr><th id="261">261</th><td>  <a class="type" href="../../../../include/llvm/MC/SubtargetFeature.h.html#llvm::SubtargetFeatures" title='llvm::SubtargetFeatures' data-ref="llvm::SubtargetFeatures" data-ref-filename="llvm..SubtargetFeatures">SubtargetFeatures</a> <dfn class="local col9 decl" id="59Features" title='Features' data-type='llvm::SubtargetFeatures' data-ref="59Features" data-ref-filename="59Features">Features</dfn><a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZN4llvm17SubtargetFeaturesC1ENS_9StringRefE" title='llvm::SubtargetFeatures::SubtargetFeatures' data-ref="_ZN4llvm17SubtargetFeaturesC1ENS_9StringRefE" data-ref-filename="_ZN4llvm17SubtargetFeaturesC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col8 ref" href="#58FS" title='FS' data-ref="58FS" data-ref-filename="58FS">FS</a>);</td></tr>
<tr><th id="262">262</th><td>  <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>bool</em>&gt; <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1Ev" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1Ev" data-ref-filename="_ZN4llvm8OptionalC1Ev"></a><dfn class="local col0 decl" id="60XnackRequested" title='XnackRequested' data-type='Optional&lt;bool&gt;' data-ref="60XnackRequested" data-ref-filename="60XnackRequested">XnackRequested</dfn>;</td></tr>
<tr><th id="263">263</th><td>  <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>bool</em>&gt; <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1Ev" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1Ev" data-ref-filename="_ZN4llvm8OptionalC1Ev"></a><dfn class="local col1 decl" id="61SramEccRequested" title='SramEccRequested' data-type='Optional&lt;bool&gt;' data-ref="61SramEccRequested" data-ref-filename="61SramEccRequested">SramEccRequested</dfn>;</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>  <b>for</b> (<em>const</em> <span class="namespace">std::</span><span class='typedef' title='std::string' data-type='basic_string&lt;char&gt;' data-ref="std::string" data-ref-filename="std..string">string</span> &amp;<dfn class="local col2 decl" id="62Feature" title='Feature' data-type='const std::string &amp;' data-ref="62Feature" data-ref-filename="62Feature">Feature</dfn> : <a class="local col9 ref" href="#59Features" title='Features' data-ref="59Features" data-ref-filename="59Features">Features</a>.<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm17SubtargetFeatures11getFeaturesB5cxx11Ev" title='llvm::SubtargetFeatures::getFeatures' data-ref="_ZNK4llvm17SubtargetFeatures11getFeaturesB5cxx11Ev" data-ref-filename="_ZNK4llvm17SubtargetFeatures11getFeaturesB5cxx11Ev">getFeatures</a>()) {</td></tr>
<tr><th id="266">266</th><td>    <b>if</b> (<a class="local col2 ref" href="#62Feature" title='Feature' data-ref="62Feature" data-ref-filename="62Feature">Feature</a> <span class='ref fn' title='std::operator==' data-ref="_ZSteqRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" data-ref-filename="_ZSteqRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">==</span> <q>"+xnack"</q>)</td></tr>
<tr><th id="267">267</th><td>      <a class="local col0 ref" href="#60XnackRequested" title='XnackRequested' data-ref="60XnackRequested" data-ref-filename="60XnackRequested">XnackRequested</a> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSEOT_" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSEOT_" data-ref-filename="_ZN4llvm8OptionalaSEOT_">=</a> <b>true</b>;</td></tr>
<tr><th id="268">268</th><td>    <b>else</b> <b>if</b> (<a class="local col2 ref" href="#62Feature" title='Feature' data-ref="62Feature" data-ref-filename="62Feature">Feature</a> <span class='ref fn' title='std::operator==' data-ref="_ZSteqRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" data-ref-filename="_ZSteqRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">==</span> <q>"-xnack"</q>)</td></tr>
<tr><th id="269">269</th><td>      <a class="local col0 ref" href="#60XnackRequested" title='XnackRequested' data-ref="60XnackRequested" data-ref-filename="60XnackRequested">XnackRequested</a> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSEOT_" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSEOT_" data-ref-filename="_ZN4llvm8OptionalaSEOT_">=</a> <b>false</b>;</td></tr>
<tr><th id="270">270</th><td>    <b>else</b> <b>if</b> (<a class="local col2 ref" href="#62Feature" title='Feature' data-ref="62Feature" data-ref-filename="62Feature">Feature</a> <span class='ref fn' title='std::operator==' data-ref="_ZSteqRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" data-ref-filename="_ZSteqRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">==</span> <q>"+sramecc"</q>)</td></tr>
<tr><th id="271">271</th><td>      <a class="local col1 ref" href="#61SramEccRequested" title='SramEccRequested' data-ref="61SramEccRequested" data-ref-filename="61SramEccRequested">SramEccRequested</a> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSEOT_" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSEOT_" data-ref-filename="_ZN4llvm8OptionalaSEOT_">=</a> <b>true</b>;</td></tr>
<tr><th id="272">272</th><td>    <b>else</b> <b>if</b> (<a class="local col2 ref" href="#62Feature" title='Feature' data-ref="62Feature" data-ref-filename="62Feature">Feature</a> <span class='ref fn' title='std::operator==' data-ref="_ZSteqRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" data-ref-filename="_ZSteqRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">==</span> <q>"-sramecc"</q>)</td></tr>
<tr><th id="273">273</th><td>      <a class="local col1 ref" href="#61SramEccRequested" title='SramEccRequested' data-ref="61SramEccRequested" data-ref-filename="61SramEccRequested">SramEccRequested</a> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSEOT_" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSEOT_" data-ref-filename="_ZN4llvm8OptionalaSEOT_">=</a> <b>false</b>;</td></tr>
<tr><th id="274">274</th><td>  }</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>  <em>bool</em> <dfn class="local col3 decl" id="63XnackSupported" title='XnackSupported' data-type='bool' data-ref="63XnackSupported" data-ref-filename="63XnackSupported">XnackSupported</dfn> = <a class="member fn" href="AMDGPUBaseInfo.h.html#_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID16isXnackSupportedEv" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::isXnackSupported' data-ref="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID16isXnackSupportedEv" data-ref-filename="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID16isXnackSupportedEv">isXnackSupported</a>();</td></tr>
<tr><th id="277">277</th><td>  <em>bool</em> <dfn class="local col4 decl" id="64SramEccSupported" title='SramEccSupported' data-type='bool' data-ref="64SramEccSupported" data-ref-filename="64SramEccSupported">SramEccSupported</dfn> = <a class="member fn" href="AMDGPUBaseInfo.h.html#_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID18isSramEccSupportedEv" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::isSramEccSupported' data-ref="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID18isSramEccSupportedEv" data-ref-filename="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID18isSramEccSupportedEv">isSramEccSupported</a>();</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col0 ref" href="#60XnackRequested" title='XnackRequested' data-ref="60XnackRequested" data-ref-filename="60XnackRequested">XnackRequested</a>) {</td></tr>
<tr><th id="280">280</th><td>    <b>if</b> (<a class="local col3 ref" href="#63XnackSupported" title='XnackSupported' data-ref="63XnackSupported" data-ref-filename="63XnackSupported">XnackSupported</a>) {</td></tr>
<tr><th id="281">281</th><td>      <a class="member field" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::AMDGPUTargetID::XnackSetting" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::XnackSetting' data-ref="llvm::AMDGPU::IsaInfo::AMDGPUTargetID::XnackSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..AMDGPUTargetID..XnackSetting">XnackSetting</a> =</td></tr>
<tr><th id="282">282</th><td>          <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col0 ref" href="#60XnackRequested" title='XnackRequested' data-ref="60XnackRequested" data-ref-filename="60XnackRequested">XnackRequested</a> ? <a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::TargetIDSetting" title='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting">TargetIDSetting</a>::<a class="enum" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::TargetIDSetting::On" title='llvm::AMDGPU::IsaInfo::TargetIDSetting::On' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting::On" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting..On">On</a> : <a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::TargetIDSetting" title='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting">TargetIDSetting</a>::<a class="enum" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::TargetIDSetting::Off" title='llvm::AMDGPU::IsaInfo::TargetIDSetting::Off' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting::Off" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting..Off">Off</a>;</td></tr>
<tr><th id="283">283</th><td>    } <b>else</b> {</td></tr>
<tr><th id="284">284</th><td>      <i>// If a specific xnack setting was requested and this GPU does not support</i></td></tr>
<tr><th id="285">285</th><td><i>      // xnack emit a warning. Setting will remain set to "Unsupported".</i></td></tr>
<tr><th id="286">286</th><td>      <b>if</b> (<a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col0 ref" href="#60XnackRequested" title='XnackRequested' data-ref="60XnackRequested" data-ref-filename="60XnackRequested">XnackRequested</a>) {</td></tr>
<tr><th id="287">287</th><td>        <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv" data-ref-filename="_ZN4llvm4errsEv">errs</a>() <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"warning: xnack 'On' was requested for a processor that does "</q></td></tr>
<tr><th id="288">288</th><td>                  <q>"not support it!\n"</q>;</td></tr>
<tr><th id="289">289</th><td>      } <b>else</b> {</td></tr>
<tr><th id="290">290</th><td>        <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv" data-ref-filename="_ZN4llvm4errsEv">errs</a>() <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"warning: xnack 'Off' was requested for a processor that "</q></td></tr>
<tr><th id="291">291</th><td>                  <q>"does not support it!\n"</q>;</td></tr>
<tr><th id="292">292</th><td>      }</td></tr>
<tr><th id="293">293</th><td>    }</td></tr>
<tr><th id="294">294</th><td>  }</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col1 ref" href="#61SramEccRequested" title='SramEccRequested' data-ref="61SramEccRequested" data-ref-filename="61SramEccRequested">SramEccRequested</a>) {</td></tr>
<tr><th id="297">297</th><td>    <b>if</b> (<a class="local col4 ref" href="#64SramEccSupported" title='SramEccSupported' data-ref="64SramEccSupported" data-ref-filename="64SramEccSupported">SramEccSupported</a>) {</td></tr>
<tr><th id="298">298</th><td>      <a class="member field" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::AMDGPUTargetID::SramEccSetting" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::SramEccSetting' data-ref="llvm::AMDGPU::IsaInfo::AMDGPUTargetID::SramEccSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..AMDGPUTargetID..SramEccSetting">SramEccSetting</a> =</td></tr>
<tr><th id="299">299</th><td>          <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col1 ref" href="#61SramEccRequested" title='SramEccRequested' data-ref="61SramEccRequested" data-ref-filename="61SramEccRequested">SramEccRequested</a> ? <a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::TargetIDSetting" title='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting">TargetIDSetting</a>::<a class="enum" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::TargetIDSetting::On" title='llvm::AMDGPU::IsaInfo::TargetIDSetting::On' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting::On" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting..On">On</a> : <a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::TargetIDSetting" title='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting">TargetIDSetting</a>::<a class="enum" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::TargetIDSetting::Off" title='llvm::AMDGPU::IsaInfo::TargetIDSetting::Off' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting::Off" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting..Off">Off</a>;</td></tr>
<tr><th id="300">300</th><td>    } <b>else</b> {</td></tr>
<tr><th id="301">301</th><td>      <i>// If a specific sramecc setting was requested and this GPU does not</i></td></tr>
<tr><th id="302">302</th><td><i>      // support sramecc emit a warning. Setting will remain set to</i></td></tr>
<tr><th id="303">303</th><td><i>      // "Unsupported".</i></td></tr>
<tr><th id="304">304</th><td>      <b>if</b> (<a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col1 ref" href="#61SramEccRequested" title='SramEccRequested' data-ref="61SramEccRequested" data-ref-filename="61SramEccRequested">SramEccRequested</a>) {</td></tr>
<tr><th id="305">305</th><td>        <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv" data-ref-filename="_ZN4llvm4errsEv">errs</a>() <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"warning: sramecc 'On' was requested for a processor that "</q></td></tr>
<tr><th id="306">306</th><td>                  <q>"does not support it!\n"</q>;</td></tr>
<tr><th id="307">307</th><td>      } <b>else</b> {</td></tr>
<tr><th id="308">308</th><td>        <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv" data-ref-filename="_ZN4llvm4errsEv">errs</a>() <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"warning: sramecc 'Off' was requested for a processor that "</q></td></tr>
<tr><th id="309">309</th><td>                  <q>"does not support it!\n"</q>;</td></tr>
<tr><th id="310">310</th><td>      }</td></tr>
<tr><th id="311">311</th><td>    }</td></tr>
<tr><th id="312">312</th><td>  }</td></tr>
<tr><th id="313">313</th><td>}</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td><em>static</em> <a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::TargetIDSetting" title='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting">TargetIDSetting</a></td></tr>
<tr><th id="316">316</th><td><dfn class="tu decl def fn" id="_ZN4llvm6AMDGPU7IsaInfoL35getTargetIDSettingFromFeatureStringENS_9StringRefE" title='llvm::AMDGPU::IsaInfo::getTargetIDSettingFromFeatureString' data-type='llvm::AMDGPU::IsaInfo::TargetIDSetting llvm::AMDGPU::IsaInfo::getTargetIDSettingFromFeatureString(llvm::StringRef FeatureString)' data-ref="_ZN4llvm6AMDGPU7IsaInfoL35getTargetIDSettingFromFeatureStringENS_9StringRefE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfoL35getTargetIDSettingFromFeatureStringENS_9StringRefE">getTargetIDSettingFromFeatureString</dfn>(<a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col5 decl" id="65FeatureString" title='FeatureString' data-type='llvm::StringRef' data-ref="65FeatureString" data-ref-filename="65FeatureString">FeatureString</dfn>) {</td></tr>
<tr><th id="317">317</th><td>  <b>if</b> (<a class="local col5 ref" href="#65FeatureString" title='FeatureString' data-ref="65FeatureString" data-ref-filename="65FeatureString">FeatureString</a>.<a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef8endswithES0_" title='llvm::StringRef::endswith' data-ref="_ZNK4llvm9StringRef8endswithES0_" data-ref-filename="_ZNK4llvm9StringRef8endswithES0_">endswith</a>(<a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"-"</q>))</td></tr>
<tr><th id="318">318</th><td>    <b>return</b> <a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::TargetIDSetting" title='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting">TargetIDSetting</a>::<a class="enum" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::TargetIDSetting::Off" title='llvm::AMDGPU::IsaInfo::TargetIDSetting::Off' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting::Off" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting..Off">Off</a>;</td></tr>
<tr><th id="319">319</th><td>  <b>if</b> (<a class="local col5 ref" href="#65FeatureString" title='FeatureString' data-ref="65FeatureString" data-ref-filename="65FeatureString">FeatureString</a>.<a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef8endswithES0_" title='llvm::StringRef::endswith' data-ref="_ZNK4llvm9StringRef8endswithES0_" data-ref-filename="_ZNK4llvm9StringRef8endswithES0_">endswith</a>(<a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"+"</q>))</td></tr>
<tr><th id="320">320</th><td>    <b>return</b> <a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::TargetIDSetting" title='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting">TargetIDSetting</a>::<a class="enum" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::TargetIDSetting::On" title='llvm::AMDGPU::IsaInfo::TargetIDSetting::On' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting::On" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting..On">On</a>;</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>  <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Malformed feature string"</q>);</td></tr>
<tr><th id="323">323</th><td>}</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td><em>void</em> <a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::AMDGPUTargetID" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID' data-ref="llvm::AMDGPU::IsaInfo::AMDGPUTargetID" data-ref-filename="llvm..AMDGPU..IsaInfo..AMDGPUTargetID">AMDGPUTargetID</a>::<dfn class="decl def fn" id="_ZN4llvm6AMDGPU7IsaInfo14AMDGPUTargetID29setTargetIDFromTargetIDStreamENS_9StringRefE" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::setTargetIDFromTargetIDStream' data-ref="_ZN4llvm6AMDGPU7IsaInfo14AMDGPUTargetID29setTargetIDFromTargetIDStreamENS_9StringRefE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo14AMDGPUTargetID29setTargetIDFromTargetIDStreamENS_9StringRefE">setTargetIDFromTargetIDStream</dfn>(<a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col6 decl" id="66TargetID" title='TargetID' data-type='llvm::StringRef' data-ref="66TargetID" data-ref-filename="66TargetID">TargetID</dfn>) {</td></tr>
<tr><th id="326">326</th><td>  <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a>, <var>3</var>&gt; <a class="ref fn fake" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="67TargetIDSplit" title='TargetIDSplit' data-type='SmallVector&lt;llvm::StringRef, 3&gt;' data-ref="67TargetIDSplit" data-ref-filename="67TargetIDSplit">TargetIDSplit</dfn>;</td></tr>
<tr><th id="327">327</th><td>  <a class="local col6 ref" href="#66TargetID" title='TargetID' data-ref="66TargetID" data-ref-filename="66TargetID">TargetID</a>.<a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5splitERNS_15SmallVectorImplIS0_EEcib" title='llvm::StringRef::split' data-ref="_ZNK4llvm9StringRef5splitERNS_15SmallVectorImplIS0_EEcib" data-ref-filename="_ZNK4llvm9StringRef5splitERNS_15SmallVectorImplIS0_EEcib">split</a>(<span class='refarg'><a class="local col7 ref" href="#67TargetIDSplit" title='TargetIDSplit' data-ref="67TargetIDSplit" data-ref-filename="67TargetIDSplit">TargetIDSplit</a></span>, <kbd>':'</kbd>);</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="68FeatureString" title='FeatureString' data-type='const llvm::StringRef &amp;' data-ref="68FeatureString" data-ref-filename="68FeatureString">FeatureString</dfn> : <a class="local col7 ref" href="#67TargetIDSplit" title='TargetIDSplit' data-ref="67TargetIDSplit" data-ref-filename="67TargetIDSplit">TargetIDSplit</a>) {</td></tr>
<tr><th id="330">330</th><td>    <b>if</b> (<a class="local col8 ref" href="#68FeatureString" title='FeatureString' data-ref="68FeatureString" data-ref-filename="68FeatureString">FeatureString</a>.<a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef10startswithES0_" title='llvm::StringRef::startswith' data-ref="_ZNK4llvm9StringRef10startswithES0_" data-ref-filename="_ZNK4llvm9StringRef10startswithES0_">startswith</a>(<a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"xnack"</q>))</td></tr>
<tr><th id="331">331</th><td>      <a class="member field" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::AMDGPUTargetID::XnackSetting" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::XnackSetting' data-ref="llvm::AMDGPU::IsaInfo::AMDGPUTargetID::XnackSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..AMDGPUTargetID..XnackSetting">XnackSetting</a> = <a class="tu ref fn" href="#_ZN4llvm6AMDGPU7IsaInfoL35getTargetIDSettingFromFeatureStringENS_9StringRefE" title='llvm::AMDGPU::IsaInfo::getTargetIDSettingFromFeatureString' data-use='c' data-ref="_ZN4llvm6AMDGPU7IsaInfoL35getTargetIDSettingFromFeatureStringENS_9StringRefE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfoL35getTargetIDSettingFromFeatureStringENS_9StringRefE">getTargetIDSettingFromFeatureString</a>(<a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col8 ref" href="#68FeatureString" title='FeatureString' data-ref="68FeatureString" data-ref-filename="68FeatureString">FeatureString</a>);</td></tr>
<tr><th id="332">332</th><td>    <b>if</b> (<a class="local col8 ref" href="#68FeatureString" title='FeatureString' data-ref="68FeatureString" data-ref-filename="68FeatureString">FeatureString</a>.<a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef10startswithES0_" title='llvm::StringRef::startswith' data-ref="_ZNK4llvm9StringRef10startswithES0_" data-ref-filename="_ZNK4llvm9StringRef10startswithES0_">startswith</a>(<a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"sramecc"</q>))</td></tr>
<tr><th id="333">333</th><td>      <a class="member field" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::AMDGPUTargetID::SramEccSetting" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::SramEccSetting' data-ref="llvm::AMDGPU::IsaInfo::AMDGPUTargetID::SramEccSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..AMDGPUTargetID..SramEccSetting">SramEccSetting</a> = <a class="tu ref fn" href="#_ZN4llvm6AMDGPU7IsaInfoL35getTargetIDSettingFromFeatureStringENS_9StringRefE" title='llvm::AMDGPU::IsaInfo::getTargetIDSettingFromFeatureString' data-use='c' data-ref="_ZN4llvm6AMDGPU7IsaInfoL35getTargetIDSettingFromFeatureStringENS_9StringRefE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfoL35getTargetIDSettingFromFeatureStringENS_9StringRefE">getTargetIDSettingFromFeatureString</a>(<a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col8 ref" href="#68FeatureString" title='FeatureString' data-ref="68FeatureString" data-ref-filename="68FeatureString">FeatureString</a>);</td></tr>
<tr><th id="334">334</th><td>  }</td></tr>
<tr><th id="335">335</th><td>}</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><em>void</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7IsaInfo16streamIsaVersionEPKNS_15MCSubtargetInfoERNS_11raw_ostreamE" title='llvm::AMDGPU::IsaInfo::streamIsaVersion' data-ref="_ZN4llvm6AMDGPU7IsaInfo16streamIsaVersionEPKNS_15MCSubtargetInfoERNS_11raw_ostreamE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo16streamIsaVersionEPKNS_15MCSubtargetInfoERNS_11raw_ostreamE">streamIsaVersion</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col9 decl" id="69STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="69STI" data-ref-filename="69STI">STI</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col0 decl" id="70Stream" title='Stream' data-type='llvm::raw_ostream &amp;' data-ref="70Stream" data-ref-filename="70Stream">Stream</dfn>) {</td></tr>
<tr><th id="338">338</th><td>  <em>auto</em> <dfn class="local col1 decl" id="71TargetTriple" title='TargetTriple' data-type='llvm::Triple' data-ref="71TargetTriple" data-ref-filename="71TargetTriple">TargetTriple</dfn> = <a class="ref fn fake" href="../../../../include/llvm/ADT/Triple.h.html#45" title='llvm::Triple::Triple' data-ref="_ZN4llvm6TripleC1ERKS0_" data-ref-filename="_ZN4llvm6TripleC1ERKS0_"></a><a class="local col9 ref" href="#69STI" title='STI' data-ref="69STI" data-ref-filename="69STI">STI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv" title='llvm::MCSubtargetInfo::getTargetTriple' data-ref="_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv">getTargetTriple</a>();</td></tr>
<tr><th id="339">339</th><td>  <em>auto</em> <dfn class="local col2 decl" id="72Version" title='Version' data-type='llvm::AMDGPU::IsaVersion' data-ref="72Version" data-ref-filename="72Version">Version</dfn> = <a class="ref fn" href="../../../../include/llvm/Support/TargetParser.h.html#_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE" title='llvm::AMDGPU::getIsaVersion' data-ref="_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE" data-ref-filename="_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE">getIsaVersion</a>(<a class="local col9 ref" href="#69STI" title='STI' data-ref="69STI" data-ref-filename="69STI">STI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo6getCPUEv" title='llvm::MCSubtargetInfo::getCPU' data-ref="_ZNK4llvm15MCSubtargetInfo6getCPUEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo6getCPUEv">getCPU</a>());</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>  <a class="local col0 ref" href="#70Stream" title='Stream' data-ref="70Stream" data-ref-filename="70Stream">Stream</a> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE" data-ref-filename="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col1 ref" href="#71TargetTriple" title='TargetTriple' data-ref="71TargetTriple" data-ref-filename="71TargetTriple">TargetTriple</a>.<a class="ref fn" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple11getArchNameEv" title='llvm::Triple::getArchName' data-ref="_ZNK4llvm6Triple11getArchNameEv" data-ref-filename="_ZNK4llvm6Triple11getArchNameEv">getArchName</a>() <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'-'</kbd></td></tr>
<tr><th id="342">342</th><td>         <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE" data-ref-filename="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col1 ref" href="#71TargetTriple" title='TargetTriple' data-ref="71TargetTriple" data-ref-filename="71TargetTriple">TargetTriple</a>.<a class="ref fn" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple13getVendorNameEv" title='llvm::Triple::getVendorName' data-ref="_ZNK4llvm6Triple13getVendorNameEv" data-ref-filename="_ZNK4llvm6Triple13getVendorNameEv">getVendorName</a>() <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'-'</kbd></td></tr>
<tr><th id="343">343</th><td>         <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE" data-ref-filename="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col1 ref" href="#71TargetTriple" title='TargetTriple' data-ref="71TargetTriple" data-ref-filename="71TargetTriple">TargetTriple</a>.<a class="ref fn" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple9getOSNameEv" title='llvm::Triple::getOSName' data-ref="_ZNK4llvm6Triple9getOSNameEv" data-ref-filename="_ZNK4llvm6Triple9getOSNameEv">getOSName</a>() <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'-'</kbd></td></tr>
<tr><th id="344">344</th><td>         <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE" data-ref-filename="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col1 ref" href="#71TargetTriple" title='TargetTriple' data-ref="71TargetTriple" data-ref-filename="71TargetTriple">TargetTriple</a>.<a class="ref fn" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple18getEnvironmentNameEv" title='llvm::Triple::getEnvironmentName' data-ref="_ZNK4llvm6Triple18getEnvironmentNameEv" data-ref-filename="_ZNK4llvm6Triple18getEnvironmentNameEv">getEnvironmentName</a>() <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'-'</kbd></td></tr>
<tr><th id="345">345</th><td>         <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"gfx"</q></td></tr>
<tr><th id="346">346</th><td>         <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj" data-ref-filename="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#72Version" title='Version' data-ref="72Version" data-ref-filename="72Version">Version</a>.<a class="ref field" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major" data-ref-filename="llvm..AMDGPU..IsaVersion..Major">Major</a></td></tr>
<tr><th id="347">347</th><td>         <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj" data-ref-filename="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#72Version" title='Version' data-ref="72Version" data-ref-filename="72Version">Version</a>.<a class="ref field" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Minor" title='llvm::AMDGPU::IsaVersion::Minor' data-ref="llvm::AMDGPU::IsaVersion::Minor" data-ref-filename="llvm..AMDGPU..IsaVersion..Minor">Minor</a></td></tr>
<tr><th id="348">348</th><td>         <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj" data-ref-filename="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#72Version" title='Version' data-ref="72Version" data-ref-filename="72Version">Version</a>.<a class="ref field" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Stepping" title='llvm::AMDGPU::IsaVersion::Stepping' data-ref="llvm::AMDGPU::IsaVersion::Stepping" data-ref-filename="llvm..AMDGPU..IsaVersion..Stepping">Stepping</a>;</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td>  <b>if</b> (<a class="ref fn" href="#_ZN4llvm6AMDGPU8hasXNACKERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasXNACK' data-ref="_ZN4llvm6AMDGPU8hasXNACKERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU8hasXNACKERKNS_15MCSubtargetInfoE">hasXNACK</a>(*<a class="local col9 ref" href="#69STI" title='STI' data-ref="69STI" data-ref-filename="69STI">STI</a>))</td></tr>
<tr><th id="351">351</th><td>    <a class="local col0 ref" href="#70Stream" title='Stream' data-ref="70Stream" data-ref-filename="70Stream">Stream</a> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"+xnack"</q>;</td></tr>
<tr><th id="352">352</th><td>  <b>if</b> (<a class="ref fn" href="#_ZN4llvm6AMDGPU10hasSRAMECCERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasSRAMECC' data-ref="_ZN4llvm6AMDGPU10hasSRAMECCERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU10hasSRAMECCERKNS_15MCSubtargetInfoE">hasSRAMECC</a>(*<a class="local col9 ref" href="#69STI" title='STI' data-ref="69STI" data-ref-filename="69STI">STI</a>))</td></tr>
<tr><th id="353">353</th><td>    <a class="local col0 ref" href="#70Stream" title='Stream' data-ref="70Stream" data-ref-filename="70Stream">Stream</a> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"+sramecc"</q>;</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td>  <a class="local col0 ref" href="#70Stream" title='Stream' data-ref="70Stream" data-ref-filename="70Stream">Stream</a>.<a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream5flushEv" title='llvm::raw_ostream::flush' data-ref="_ZN4llvm11raw_ostream5flushEv" data-ref-filename="_ZN4llvm11raw_ostream5flushEv">flush</a>();</td></tr>
<tr><th id="356">356</th><td>}</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7IsaInfo16getWavefrontSizeEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getWavefrontSize' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getWavefrontSizeEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo16getWavefrontSizeEPKNS_15MCSubtargetInfoE">getWavefrontSize</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col3 decl" id="73STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="73STI" data-ref-filename="73STI">STI</dfn>) {</td></tr>
<tr><th id="359">359</th><td>  <b>if</b> (<a class="local col3 ref" href="#73STI" title='STI' data-ref="73STI" data-ref-filename="73STI">STI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>().<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitset4testEj" title='llvm::FeatureBitset::test' data-ref="_ZNK4llvm13FeatureBitset4testEj" data-ref-filename="_ZNK4llvm13FeatureBitset4testEj">test</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureWavefrontSize16" title='llvm::AMDGPU::FeatureWavefrontSize16' data-ref="llvm::AMDGPU::FeatureWavefrontSize16" data-ref-filename="llvm..AMDGPU..FeatureWavefrontSize16">FeatureWavefrontSize16</a>))</td></tr>
<tr><th id="360">360</th><td>    <b>return</b> <var>16</var>;</td></tr>
<tr><th id="361">361</th><td>  <b>if</b> (<a class="local col3 ref" href="#73STI" title='STI' data-ref="73STI" data-ref-filename="73STI">STI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>().<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitset4testEj" title='llvm::FeatureBitset::test' data-ref="_ZNK4llvm13FeatureBitset4testEj" data-ref-filename="_ZNK4llvm13FeatureBitset4testEj">test</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureWavefrontSize32" title='llvm::AMDGPU::FeatureWavefrontSize32' data-ref="llvm::AMDGPU::FeatureWavefrontSize32" data-ref-filename="llvm..AMDGPU..FeatureWavefrontSize32">FeatureWavefrontSize32</a>))</td></tr>
<tr><th id="362">362</th><td>    <b>return</b> <var>32</var>;</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td>  <b>return</b> <var>64</var>;</td></tr>
<tr><th id="365">365</th><td>}</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7IsaInfo18getLocalMemorySizeEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getLocalMemorySize' data-ref="_ZN4llvm6AMDGPU7IsaInfo18getLocalMemorySizeEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo18getLocalMemorySizeEPKNS_15MCSubtargetInfoE">getLocalMemorySize</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col4 decl" id="74STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="74STI" data-ref-filename="74STI">STI</dfn>) {</td></tr>
<tr><th id="368">368</th><td>  <b>if</b> (<a class="local col4 ref" href="#74STI" title='STI' data-ref="74STI" data-ref-filename="74STI">STI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>().<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitset4testEj" title='llvm::FeatureBitset::test' data-ref="_ZNK4llvm13FeatureBitset4testEj" data-ref-filename="_ZNK4llvm13FeatureBitset4testEj">test</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureLocalMemorySize32768" title='llvm::AMDGPU::FeatureLocalMemorySize32768' data-ref="llvm::AMDGPU::FeatureLocalMemorySize32768" data-ref-filename="llvm..AMDGPU..FeatureLocalMemorySize32768">FeatureLocalMemorySize32768</a>))</td></tr>
<tr><th id="369">369</th><td>    <b>return</b> <var>32768</var>;</td></tr>
<tr><th id="370">370</th><td>  <b>if</b> (<a class="local col4 ref" href="#74STI" title='STI' data-ref="74STI" data-ref-filename="74STI">STI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>().<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitset4testEj" title='llvm::FeatureBitset::test' data-ref="_ZNK4llvm13FeatureBitset4testEj" data-ref-filename="_ZNK4llvm13FeatureBitset4testEj">test</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureLocalMemorySize65536" title='llvm::AMDGPU::FeatureLocalMemorySize65536' data-ref="llvm::AMDGPU::FeatureLocalMemorySize65536" data-ref-filename="llvm..AMDGPU..FeatureLocalMemorySize65536">FeatureLocalMemorySize65536</a>))</td></tr>
<tr><th id="371">371</th><td>    <b>return</b> <var>65536</var>;</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="374">374</th><td>}</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7IsaInfo11getEUsPerCUEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getEUsPerCU' data-ref="_ZN4llvm6AMDGPU7IsaInfo11getEUsPerCUEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo11getEUsPerCUEPKNS_15MCSubtargetInfoE">getEUsPerCU</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col5 decl" id="75STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="75STI" data-ref-filename="75STI">STI</dfn>) {</td></tr>
<tr><th id="377">377</th><td>  <i>// "Per CU" really means "per whatever functional block the waves of a</i></td></tr>
<tr><th id="378">378</th><td><i>  // workgroup must share". For gfx10 in CU mode this is the CU, which contains</i></td></tr>
<tr><th id="379">379</th><td><i>  // two SIMDs.</i></td></tr>
<tr><th id="380">380</th><td>  <b>if</b> (<a class="ref fn" href="#_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX10Plus' data-ref="_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE">isGFX10Plus</a>(*<a class="local col5 ref" href="#75STI" title='STI' data-ref="75STI" data-ref-filename="75STI">STI</a>) &amp;&amp; <a class="local col5 ref" href="#75STI" title='STI' data-ref="75STI" data-ref-filename="75STI">STI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>().<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitset4testEj" title='llvm::FeatureBitset::test' data-ref="_ZNK4llvm13FeatureBitset4testEj" data-ref-filename="_ZNK4llvm13FeatureBitset4testEj">test</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureCuMode" title='llvm::AMDGPU::FeatureCuMode' data-ref="llvm::AMDGPU::FeatureCuMode" data-ref-filename="llvm..AMDGPU..FeatureCuMode">FeatureCuMode</a>))</td></tr>
<tr><th id="381">381</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="382">382</th><td>  <i>// Pre-gfx10 a CU contains four SIMDs. For gfx10 in WGP mode the WGP contains</i></td></tr>
<tr><th id="383">383</th><td><i>  // two CUs, so a total of four SIMDs.</i></td></tr>
<tr><th id="384">384</th><td>  <b>return</b> <var>4</var>;</td></tr>
<tr><th id="385">385</th><td>}</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7IsaInfo21getMaxWorkGroupsPerCUEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getMaxWorkGroupsPerCU' data-ref="_ZN4llvm6AMDGPU7IsaInfo21getMaxWorkGroupsPerCUEPKNS_15MCSubtargetInfoEj" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo21getMaxWorkGroupsPerCUEPKNS_15MCSubtargetInfoEj">getMaxWorkGroupsPerCU</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col6 decl" id="76STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="76STI" data-ref-filename="76STI">STI</dfn>,</td></tr>
<tr><th id="388">388</th><td>                               <em>unsigned</em> <dfn class="local col7 decl" id="77FlatWorkGroupSize" title='FlatWorkGroupSize' data-type='unsigned int' data-ref="77FlatWorkGroupSize" data-ref-filename="77FlatWorkGroupSize">FlatWorkGroupSize</dfn>) {</td></tr>
<tr><th id="389">389</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(FlatWorkGroupSize != <var>0</var>);</td></tr>
<tr><th id="390">390</th><td>  <b>if</b> (<a class="local col6 ref" href="#76STI" title='STI' data-ref="76STI" data-ref-filename="76STI">STI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv" title='llvm::MCSubtargetInfo::getTargetTriple' data-ref="_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv">getTargetTriple</a>().<a class="ref fn" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple7getArchEv" title='llvm::Triple::getArch' data-ref="_ZNK4llvm6Triple7getArchEv" data-ref-filename="_ZNK4llvm6Triple7getArchEv">getArch</a>() != <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple" data-ref-filename="llvm..Triple">Triple</a>::<a class="enum" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple::amdgcn" title='llvm::Triple::amdgcn' data-ref="llvm::Triple::amdgcn" data-ref-filename="llvm..Triple..amdgcn">amdgcn</a>)</td></tr>
<tr><th id="391">391</th><td>    <b>return</b> <var>8</var>;</td></tr>
<tr><th id="392">392</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="78N" title='N' data-type='unsigned int' data-ref="78N" data-ref-filename="78N">N</dfn> = <a class="ref fn" href="#_ZN4llvm6AMDGPU7IsaInfo20getWavesPerWorkGroupEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getWavesPerWorkGroup' data-ref="_ZN4llvm6AMDGPU7IsaInfo20getWavesPerWorkGroupEPKNS_15MCSubtargetInfoEj" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo20getWavesPerWorkGroupEPKNS_15MCSubtargetInfoEj">getWavesPerWorkGroup</a>(<a class="local col6 ref" href="#76STI" title='STI' data-ref="76STI" data-ref-filename="76STI">STI</a>, <a class="local col7 ref" href="#77FlatWorkGroupSize" title='FlatWorkGroupSize' data-ref="77FlatWorkGroupSize" data-ref-filename="77FlatWorkGroupSize">FlatWorkGroupSize</a>);</td></tr>
<tr><th id="393">393</th><td>  <b>if</b> (<a class="local col8 ref" href="#78N" title='N' data-ref="78N" data-ref-filename="78N">N</a> == <var>1</var>)</td></tr>
<tr><th id="394">394</th><td>    <b>return</b> <var>40</var>;</td></tr>
<tr><th id="395">395</th><td>  <a class="local col8 ref" href="#78N" title='N' data-ref="78N" data-ref-filename="78N">N</a> = <var>40</var> / <a class="local col8 ref" href="#78N" title='N' data-ref="78N" data-ref-filename="78N">N</a>;</td></tr>
<tr><th id="396">396</th><td>  <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="local col8 ref" href="#78N" title='N' data-ref="78N" data-ref-filename="78N">N</a>, <var>16u</var>);</td></tr>
<tr><th id="397">397</th><td>}</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7IsaInfo16getMinWavesPerEUEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getMinWavesPerEU' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getMinWavesPerEUEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo16getMinWavesPerEUEPKNS_15MCSubtargetInfoE">getMinWavesPerEU</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col9 decl" id="79STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="79STI" data-ref-filename="79STI">STI</dfn>) {</td></tr>
<tr><th id="400">400</th><td>  <b>return</b> <var>1</var>;</td></tr>
<tr><th id="401">401</th><td>}</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerEUEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getMaxWavesPerEU' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerEUEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerEUEPKNS_15MCSubtargetInfoE">getMaxWavesPerEU</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col0 decl" id="80STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="80STI" data-ref-filename="80STI">STI</dfn>) {</td></tr>
<tr><th id="404">404</th><td>  <i>// FIXME: Need to take scratch memory into account.</i></td></tr>
<tr><th id="405">405</th><td>  <b>if</b> (!<a class="ref fn" href="#_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX10Plus' data-ref="_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE">isGFX10Plus</a>(*<a class="local col0 ref" href="#80STI" title='STI' data-ref="80STI" data-ref-filename="80STI">STI</a>))</td></tr>
<tr><th id="406">406</th><td>    <b>return</b> <var>10</var>;</td></tr>
<tr><th id="407">407</th><td>  <b>return</b> <a class="ref fn" href="#_ZN4llvm6AMDGPU15hasGFX10_3InstsERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasGFX10_3Insts' data-ref="_ZN4llvm6AMDGPU15hasGFX10_3InstsERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU15hasGFX10_3InstsERKNS_15MCSubtargetInfoE">hasGFX10_3Insts</a>(*<a class="local col0 ref" href="#80STI" title='STI' data-ref="80STI" data-ref-filename="80STI">STI</a>) ? <var>16</var> : <var>20</var>;</td></tr>
<tr><th id="408">408</th><td>}</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7IsaInfo25getWavesPerEUForWorkGroupEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getWavesPerEUForWorkGroup' data-ref="_ZN4llvm6AMDGPU7IsaInfo25getWavesPerEUForWorkGroupEPKNS_15MCSubtargetInfoEj" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo25getWavesPerEUForWorkGroupEPKNS_15MCSubtargetInfoEj">getWavesPerEUForWorkGroup</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col1 decl" id="81STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="81STI" data-ref-filename="81STI">STI</dfn>,</td></tr>
<tr><th id="411">411</th><td>                                   <em>unsigned</em> <dfn class="local col2 decl" id="82FlatWorkGroupSize" title='FlatWorkGroupSize' data-type='unsigned int' data-ref="82FlatWorkGroupSize" data-ref-filename="82FlatWorkGroupSize">FlatWorkGroupSize</dfn>) {</td></tr>
<tr><th id="412">412</th><td>  <b>return</b> <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm10divideCeilEmm" title='llvm::divideCeil' data-ref="_ZN4llvm10divideCeilEmm" data-ref-filename="_ZN4llvm10divideCeilEmm">divideCeil</a>(<a class="ref fn" href="#_ZN4llvm6AMDGPU7IsaInfo20getWavesPerWorkGroupEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getWavesPerWorkGroup' data-ref="_ZN4llvm6AMDGPU7IsaInfo20getWavesPerWorkGroupEPKNS_15MCSubtargetInfoEj" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo20getWavesPerWorkGroupEPKNS_15MCSubtargetInfoEj">getWavesPerWorkGroup</a>(<a class="local col1 ref" href="#81STI" title='STI' data-ref="81STI" data-ref-filename="81STI">STI</a>, <a class="local col2 ref" href="#82FlatWorkGroupSize" title='FlatWorkGroupSize' data-ref="82FlatWorkGroupSize" data-ref-filename="82FlatWorkGroupSize">FlatWorkGroupSize</a>),</td></tr>
<tr><th id="413">413</th><td>                    <a class="ref fn" href="#_ZN4llvm6AMDGPU7IsaInfo11getEUsPerCUEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getEUsPerCU' data-ref="_ZN4llvm6AMDGPU7IsaInfo11getEUsPerCUEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo11getEUsPerCUEPKNS_15MCSubtargetInfoE">getEUsPerCU</a>(<a class="local col1 ref" href="#81STI" title='STI' data-ref="81STI" data-ref-filename="81STI">STI</a>));</td></tr>
<tr><th id="414">414</th><td>}</td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7IsaInfo23getMinFlatWorkGroupSizeEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getMinFlatWorkGroupSize' data-ref="_ZN4llvm6AMDGPU7IsaInfo23getMinFlatWorkGroupSizeEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo23getMinFlatWorkGroupSizeEPKNS_15MCSubtargetInfoE">getMinFlatWorkGroupSize</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col3 decl" id="83STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="83STI" data-ref-filename="83STI">STI</dfn>) {</td></tr>
<tr><th id="417">417</th><td>  <b>return</b> <var>1</var>;</td></tr>
<tr><th id="418">418</th><td>}</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7IsaInfo23getMaxFlatWorkGroupSizeEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getMaxFlatWorkGroupSize' data-ref="_ZN4llvm6AMDGPU7IsaInfo23getMaxFlatWorkGroupSizeEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo23getMaxFlatWorkGroupSizeEPKNS_15MCSubtargetInfoE">getMaxFlatWorkGroupSize</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col4 decl" id="84STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="84STI" data-ref-filename="84STI">STI</dfn>) {</td></tr>
<tr><th id="421">421</th><td>  <i>// Some subtargets allow encoding 2048, but this isn't tested or supported.</i></td></tr>
<tr><th id="422">422</th><td>  <b>return</b> <var>1024</var>;</td></tr>
<tr><th id="423">423</th><td>}</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7IsaInfo20getWavesPerWorkGroupEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getWavesPerWorkGroup' data-ref="_ZN4llvm6AMDGPU7IsaInfo20getWavesPerWorkGroupEPKNS_15MCSubtargetInfoEj" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo20getWavesPerWorkGroupEPKNS_15MCSubtargetInfoEj">getWavesPerWorkGroup</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col5 decl" id="85STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="85STI" data-ref-filename="85STI">STI</dfn>,</td></tr>
<tr><th id="426">426</th><td>                              <em>unsigned</em> <dfn class="local col6 decl" id="86FlatWorkGroupSize" title='FlatWorkGroupSize' data-type='unsigned int' data-ref="86FlatWorkGroupSize" data-ref-filename="86FlatWorkGroupSize">FlatWorkGroupSize</dfn>) {</td></tr>
<tr><th id="427">427</th><td>  <b>return</b> <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm10divideCeilEmm" title='llvm::divideCeil' data-ref="_ZN4llvm10divideCeilEmm" data-ref-filename="_ZN4llvm10divideCeilEmm">divideCeil</a>(<a class="local col6 ref" href="#86FlatWorkGroupSize" title='FlatWorkGroupSize' data-ref="86FlatWorkGroupSize" data-ref-filename="86FlatWorkGroupSize">FlatWorkGroupSize</a>, <a class="ref fn" href="#_ZN4llvm6AMDGPU7IsaInfo16getWavefrontSizeEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getWavefrontSize' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getWavefrontSizeEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo16getWavefrontSizeEPKNS_15MCSubtargetInfoE">getWavefrontSize</a>(<a class="local col5 ref" href="#85STI" title='STI' data-ref="85STI" data-ref-filename="85STI">STI</a>));</td></tr>
<tr><th id="428">428</th><td>}</td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7IsaInfo19getSGPRAllocGranuleEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getSGPRAllocGranule' data-ref="_ZN4llvm6AMDGPU7IsaInfo19getSGPRAllocGranuleEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo19getSGPRAllocGranuleEPKNS_15MCSubtargetInfoE">getSGPRAllocGranule</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col7 decl" id="87STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="87STI" data-ref-filename="87STI">STI</dfn>) {</td></tr>
<tr><th id="431">431</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> <dfn class="local col8 decl" id="88Version" title='Version' data-type='llvm::AMDGPU::IsaVersion' data-ref="88Version" data-ref-filename="88Version">Version</dfn> = <a class="ref fn" href="../../../../include/llvm/Support/TargetParser.h.html#_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE" title='llvm::AMDGPU::getIsaVersion' data-ref="_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE" data-ref-filename="_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE">getIsaVersion</a>(<a class="local col7 ref" href="#87STI" title='STI' data-ref="87STI" data-ref-filename="87STI">STI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo6getCPUEv" title='llvm::MCSubtargetInfo::getCPU' data-ref="_ZNK4llvm15MCSubtargetInfo6getCPUEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo6getCPUEv">getCPU</a>());</td></tr>
<tr><th id="432">432</th><td>  <b>if</b> (<a class="local col8 ref" href="#88Version" title='Version' data-ref="88Version" data-ref-filename="88Version">Version</a>.<a class="ref field" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major" data-ref-filename="llvm..AMDGPU..IsaVersion..Major">Major</a> &gt;= <var>10</var>)</td></tr>
<tr><th id="433">433</th><td>    <b>return</b> <a class="ref fn" href="#_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumSGPRsEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getAddressableNumSGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumSGPRsEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumSGPRsEPKNS_15MCSubtargetInfoE">getAddressableNumSGPRs</a>(<a class="local col7 ref" href="#87STI" title='STI' data-ref="87STI" data-ref-filename="87STI">STI</a>);</td></tr>
<tr><th id="434">434</th><td>  <b>if</b> (<a class="local col8 ref" href="#88Version" title='Version' data-ref="88Version" data-ref-filename="88Version">Version</a>.<a class="ref field" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major" data-ref-filename="llvm..AMDGPU..IsaVersion..Major">Major</a> &gt;= <var>8</var>)</td></tr>
<tr><th id="435">435</th><td>    <b>return</b> <var>16</var>;</td></tr>
<tr><th id="436">436</th><td>  <b>return</b> <var>8</var>;</td></tr>
<tr><th id="437">437</th><td>}</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7IsaInfo22getSGPREncodingGranuleEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getSGPREncodingGranule' data-ref="_ZN4llvm6AMDGPU7IsaInfo22getSGPREncodingGranuleEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo22getSGPREncodingGranuleEPKNS_15MCSubtargetInfoE">getSGPREncodingGranule</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col9 decl" id="89STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="89STI" data-ref-filename="89STI">STI</dfn>) {</td></tr>
<tr><th id="440">440</th><td>  <b>return</b> <var>8</var>;</td></tr>
<tr><th id="441">441</th><td>}</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7IsaInfo16getTotalNumSGPRsEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getTotalNumSGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getTotalNumSGPRsEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo16getTotalNumSGPRsEPKNS_15MCSubtargetInfoE">getTotalNumSGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col0 decl" id="90STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="90STI" data-ref-filename="90STI">STI</dfn>) {</td></tr>
<tr><th id="444">444</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> <dfn class="local col1 decl" id="91Version" title='Version' data-type='llvm::AMDGPU::IsaVersion' data-ref="91Version" data-ref-filename="91Version">Version</dfn> = <a class="ref fn" href="../../../../include/llvm/Support/TargetParser.h.html#_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE" title='llvm::AMDGPU::getIsaVersion' data-ref="_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE" data-ref-filename="_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE">getIsaVersion</a>(<a class="local col0 ref" href="#90STI" title='STI' data-ref="90STI" data-ref-filename="90STI">STI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo6getCPUEv" title='llvm::MCSubtargetInfo::getCPU' data-ref="_ZNK4llvm15MCSubtargetInfo6getCPUEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo6getCPUEv">getCPU</a>());</td></tr>
<tr><th id="445">445</th><td>  <b>if</b> (<a class="local col1 ref" href="#91Version" title='Version' data-ref="91Version" data-ref-filename="91Version">Version</a>.<a class="ref field" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major" data-ref-filename="llvm..AMDGPU..IsaVersion..Major">Major</a> &gt;= <var>8</var>)</td></tr>
<tr><th id="446">446</th><td>    <b>return</b> <var>800</var>;</td></tr>
<tr><th id="447">447</th><td>  <b>return</b> <var>512</var>;</td></tr>
<tr><th id="448">448</th><td>}</td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumSGPRsEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getAddressableNumSGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumSGPRsEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumSGPRsEPKNS_15MCSubtargetInfoE">getAddressableNumSGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col2 decl" id="92STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="92STI" data-ref-filename="92STI">STI</dfn>) {</td></tr>
<tr><th id="451">451</th><td>  <b>if</b> (<a class="local col2 ref" href="#92STI" title='STI' data-ref="92STI" data-ref-filename="92STI">STI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>().<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitset4testEj" title='llvm::FeatureBitset::test' data-ref="_ZNK4llvm13FeatureBitset4testEj" data-ref-filename="_ZNK4llvm13FeatureBitset4testEj">test</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureSGPRInitBug" title='llvm::AMDGPU::FeatureSGPRInitBug' data-ref="llvm::AMDGPU::FeatureSGPRInitBug" data-ref-filename="llvm..AMDGPU..FeatureSGPRInitBug">FeatureSGPRInitBug</a>))</td></tr>
<tr><th id="452">452</th><td>    <b>return</b> <a class="enum" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::FIXED_NUM_SGPRS_FOR_INIT_BUG" title='llvm::AMDGPU::IsaInfo::FIXED_NUM_SGPRS_FOR_INIT_BUG' data-ref="llvm::AMDGPU::IsaInfo::FIXED_NUM_SGPRS_FOR_INIT_BUG" data-ref-filename="llvm..AMDGPU..IsaInfo..FIXED_NUM_SGPRS_FOR_INIT_BUG">FIXED_NUM_SGPRS_FOR_INIT_BUG</a>;</td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> <dfn class="local col3 decl" id="93Version" title='Version' data-type='llvm::AMDGPU::IsaVersion' data-ref="93Version" data-ref-filename="93Version">Version</dfn> = <a class="ref fn" href="../../../../include/llvm/Support/TargetParser.h.html#_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE" title='llvm::AMDGPU::getIsaVersion' data-ref="_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE" data-ref-filename="_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE">getIsaVersion</a>(<a class="local col2 ref" href="#92STI" title='STI' data-ref="92STI" data-ref-filename="92STI">STI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo6getCPUEv" title='llvm::MCSubtargetInfo::getCPU' data-ref="_ZNK4llvm15MCSubtargetInfo6getCPUEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo6getCPUEv">getCPU</a>());</td></tr>
<tr><th id="455">455</th><td>  <b>if</b> (<a class="local col3 ref" href="#93Version" title='Version' data-ref="93Version" data-ref-filename="93Version">Version</a>.<a class="ref field" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major" data-ref-filename="llvm..AMDGPU..IsaVersion..Major">Major</a> &gt;= <var>10</var>)</td></tr>
<tr><th id="456">456</th><td>    <b>return</b> <var>106</var>;</td></tr>
<tr><th id="457">457</th><td>  <b>if</b> (<a class="local col3 ref" href="#93Version" title='Version' data-ref="93Version" data-ref-filename="93Version">Version</a>.<a class="ref field" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major" data-ref-filename="llvm..AMDGPU..IsaVersion..Major">Major</a> &gt;= <var>8</var>)</td></tr>
<tr><th id="458">458</th><td>    <b>return</b> <var>102</var>;</td></tr>
<tr><th id="459">459</th><td>  <b>return</b> <var>104</var>;</td></tr>
<tr><th id="460">460</th><td>}</td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7IsaInfo14getMinNumSGPRsEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getMinNumSGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo14getMinNumSGPRsEPKNS_15MCSubtargetInfoEj" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo14getMinNumSGPRsEPKNS_15MCSubtargetInfoEj">getMinNumSGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col4 decl" id="94STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="94STI" data-ref-filename="94STI">STI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="95WavesPerEU" title='WavesPerEU' data-type='unsigned int' data-ref="95WavesPerEU" data-ref-filename="95WavesPerEU">WavesPerEU</dfn>) {</td></tr>
<tr><th id="463">463</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(WavesPerEU != <var>0</var>);</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> <dfn class="local col6 decl" id="96Version" title='Version' data-type='llvm::AMDGPU::IsaVersion' data-ref="96Version" data-ref-filename="96Version">Version</dfn> = <a class="ref fn" href="../../../../include/llvm/Support/TargetParser.h.html#_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE" title='llvm::AMDGPU::getIsaVersion' data-ref="_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE" data-ref-filename="_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE">getIsaVersion</a>(<a class="local col4 ref" href="#94STI" title='STI' data-ref="94STI" data-ref-filename="94STI">STI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo6getCPUEv" title='llvm::MCSubtargetInfo::getCPU' data-ref="_ZNK4llvm15MCSubtargetInfo6getCPUEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo6getCPUEv">getCPU</a>());</td></tr>
<tr><th id="466">466</th><td>  <b>if</b> (<a class="local col6 ref" href="#96Version" title='Version' data-ref="96Version" data-ref-filename="96Version">Version</a>.<a class="ref field" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major" data-ref-filename="llvm..AMDGPU..IsaVersion..Major">Major</a> &gt;= <var>10</var>)</td></tr>
<tr><th id="467">467</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td>  <b>if</b> (<a class="local col5 ref" href="#95WavesPerEU" title='WavesPerEU' data-ref="95WavesPerEU" data-ref-filename="95WavesPerEU">WavesPerEU</a> &gt;= <a class="ref fn" href="#_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerEUEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getMaxWavesPerEU' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerEUEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerEUEPKNS_15MCSubtargetInfoE">getMaxWavesPerEU</a>(<a class="local col4 ref" href="#94STI" title='STI' data-ref="94STI" data-ref-filename="94STI">STI</a>))</td></tr>
<tr><th id="470">470</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="97MinNumSGPRs" title='MinNumSGPRs' data-type='unsigned int' data-ref="97MinNumSGPRs" data-ref-filename="97MinNumSGPRs">MinNumSGPRs</dfn> = <a class="ref fn" href="#_ZN4llvm6AMDGPU7IsaInfo16getTotalNumSGPRsEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getTotalNumSGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getTotalNumSGPRsEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo16getTotalNumSGPRsEPKNS_15MCSubtargetInfoE">getTotalNumSGPRs</a>(<a class="local col4 ref" href="#94STI" title='STI' data-ref="94STI" data-ref-filename="94STI">STI</a>) / (<a class="local col5 ref" href="#95WavesPerEU" title='WavesPerEU' data-ref="95WavesPerEU" data-ref-filename="95WavesPerEU">WavesPerEU</a> + <var>1</var>);</td></tr>
<tr><th id="473">473</th><td>  <b>if</b> (<a class="local col4 ref" href="#94STI" title='STI' data-ref="94STI" data-ref-filename="94STI">STI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>().<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitset4testEj" title='llvm::FeatureBitset::test' data-ref="_ZNK4llvm13FeatureBitset4testEj" data-ref-filename="_ZNK4llvm13FeatureBitset4testEj">test</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureTrapHandler" title='llvm::AMDGPU::FeatureTrapHandler' data-ref="llvm::AMDGPU::FeatureTrapHandler" data-ref-filename="llvm..AMDGPU..FeatureTrapHandler">FeatureTrapHandler</a>))</td></tr>
<tr><th id="474">474</th><td>    <a class="local col7 ref" href="#97MinNumSGPRs" title='MinNumSGPRs' data-ref="97MinNumSGPRs" data-ref-filename="97MinNumSGPRs">MinNumSGPRs</a> -= <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="local col7 ref" href="#97MinNumSGPRs" title='MinNumSGPRs' data-ref="97MinNumSGPRs" data-ref-filename="97MinNumSGPRs">MinNumSGPRs</a>, (<em>unsigned</em>)<a class="enum" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::TRAP_NUM_SGPRS" title='llvm::AMDGPU::IsaInfo::TRAP_NUM_SGPRS' data-ref="llvm::AMDGPU::IsaInfo::TRAP_NUM_SGPRS" data-ref-filename="llvm..AMDGPU..IsaInfo..TRAP_NUM_SGPRS">TRAP_NUM_SGPRS</a>);</td></tr>
<tr><th id="475">475</th><td>  <a class="local col7 ref" href="#97MinNumSGPRs" title='MinNumSGPRs' data-ref="97MinNumSGPRs" data-ref-filename="97MinNumSGPRs">MinNumSGPRs</a> = <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm9alignDownEmmm" title='llvm::alignDown' data-ref="_ZN4llvm9alignDownEmmm" data-ref-filename="_ZN4llvm9alignDownEmmm">alignDown</a>(<a class="local col7 ref" href="#97MinNumSGPRs" title='MinNumSGPRs' data-ref="97MinNumSGPRs" data-ref-filename="97MinNumSGPRs">MinNumSGPRs</a>, <a class="ref fn" href="#_ZN4llvm6AMDGPU7IsaInfo19getSGPRAllocGranuleEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getSGPRAllocGranule' data-ref="_ZN4llvm6AMDGPU7IsaInfo19getSGPRAllocGranuleEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo19getSGPRAllocGranuleEPKNS_15MCSubtargetInfoE">getSGPRAllocGranule</a>(<a class="local col4 ref" href="#94STI" title='STI' data-ref="94STI" data-ref-filename="94STI">STI</a>)) + <var>1</var>;</td></tr>
<tr><th id="476">476</th><td>  <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="local col7 ref" href="#97MinNumSGPRs" title='MinNumSGPRs' data-ref="97MinNumSGPRs" data-ref-filename="97MinNumSGPRs">MinNumSGPRs</a>, <a class="ref fn" href="#_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumSGPRsEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getAddressableNumSGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumSGPRsEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumSGPRsEPKNS_15MCSubtargetInfoE">getAddressableNumSGPRs</a>(<a class="local col4 ref" href="#94STI" title='STI' data-ref="94STI" data-ref-filename="94STI">STI</a>));</td></tr>
<tr><th id="477">477</th><td>}</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7IsaInfo14getMaxNumSGPRsEPKNS_15MCSubtargetInfoEjb" title='llvm::AMDGPU::IsaInfo::getMaxNumSGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo14getMaxNumSGPRsEPKNS_15MCSubtargetInfoEjb" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo14getMaxNumSGPRsEPKNS_15MCSubtargetInfoEjb">getMaxNumSGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col8 decl" id="98STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="98STI" data-ref-filename="98STI">STI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="99WavesPerEU" title='WavesPerEU' data-type='unsigned int' data-ref="99WavesPerEU" data-ref-filename="99WavesPerEU">WavesPerEU</dfn>,</td></tr>
<tr><th id="480">480</th><td>                        <em>bool</em> <dfn class="local col0 decl" id="100Addressable" title='Addressable' data-type='bool' data-ref="100Addressable" data-ref-filename="100Addressable">Addressable</dfn>) {</td></tr>
<tr><th id="481">481</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(WavesPerEU != <var>0</var>);</td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="101AddressableNumSGPRs" title='AddressableNumSGPRs' data-type='unsigned int' data-ref="101AddressableNumSGPRs" data-ref-filename="101AddressableNumSGPRs">AddressableNumSGPRs</dfn> = <a class="ref fn" href="#_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumSGPRsEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getAddressableNumSGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumSGPRsEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumSGPRsEPKNS_15MCSubtargetInfoE">getAddressableNumSGPRs</a>(<a class="local col8 ref" href="#98STI" title='STI' data-ref="98STI" data-ref-filename="98STI">STI</a>);</td></tr>
<tr><th id="484">484</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> <dfn class="local col2 decl" id="102Version" title='Version' data-type='llvm::AMDGPU::IsaVersion' data-ref="102Version" data-ref-filename="102Version">Version</dfn> = <a class="ref fn" href="../../../../include/llvm/Support/TargetParser.h.html#_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE" title='llvm::AMDGPU::getIsaVersion' data-ref="_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE" data-ref-filename="_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE">getIsaVersion</a>(<a class="local col8 ref" href="#98STI" title='STI' data-ref="98STI" data-ref-filename="98STI">STI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo6getCPUEv" title='llvm::MCSubtargetInfo::getCPU' data-ref="_ZNK4llvm15MCSubtargetInfo6getCPUEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo6getCPUEv">getCPU</a>());</td></tr>
<tr><th id="485">485</th><td>  <b>if</b> (<a class="local col2 ref" href="#102Version" title='Version' data-ref="102Version" data-ref-filename="102Version">Version</a>.<a class="ref field" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major" data-ref-filename="llvm..AMDGPU..IsaVersion..Major">Major</a> &gt;= <var>10</var>)</td></tr>
<tr><th id="486">486</th><td>    <b>return</b> <a class="local col0 ref" href="#100Addressable" title='Addressable' data-ref="100Addressable" data-ref-filename="100Addressable">Addressable</a> ? <a class="local col1 ref" href="#101AddressableNumSGPRs" title='AddressableNumSGPRs' data-ref="101AddressableNumSGPRs" data-ref-filename="101AddressableNumSGPRs">AddressableNumSGPRs</a> : <var>108</var>;</td></tr>
<tr><th id="487">487</th><td>  <b>if</b> (<a class="local col2 ref" href="#102Version" title='Version' data-ref="102Version" data-ref-filename="102Version">Version</a>.<a class="ref field" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major" data-ref-filename="llvm..AMDGPU..IsaVersion..Major">Major</a> &gt;= <var>8</var> &amp;&amp; !<a class="local col0 ref" href="#100Addressable" title='Addressable' data-ref="100Addressable" data-ref-filename="100Addressable">Addressable</a>)</td></tr>
<tr><th id="488">488</th><td>    <a class="local col1 ref" href="#101AddressableNumSGPRs" title='AddressableNumSGPRs' data-ref="101AddressableNumSGPRs" data-ref-filename="101AddressableNumSGPRs">AddressableNumSGPRs</a> = <var>112</var>;</td></tr>
<tr><th id="489">489</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="103MaxNumSGPRs" title='MaxNumSGPRs' data-type='unsigned int' data-ref="103MaxNumSGPRs" data-ref-filename="103MaxNumSGPRs">MaxNumSGPRs</dfn> = <a class="ref fn" href="#_ZN4llvm6AMDGPU7IsaInfo16getTotalNumSGPRsEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getTotalNumSGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getTotalNumSGPRsEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo16getTotalNumSGPRsEPKNS_15MCSubtargetInfoE">getTotalNumSGPRs</a>(<a class="local col8 ref" href="#98STI" title='STI' data-ref="98STI" data-ref-filename="98STI">STI</a>) / <a class="local col9 ref" href="#99WavesPerEU" title='WavesPerEU' data-ref="99WavesPerEU" data-ref-filename="99WavesPerEU">WavesPerEU</a>;</td></tr>
<tr><th id="490">490</th><td>  <b>if</b> (<a class="local col8 ref" href="#98STI" title='STI' data-ref="98STI" data-ref-filename="98STI">STI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>().<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitset4testEj" title='llvm::FeatureBitset::test' data-ref="_ZNK4llvm13FeatureBitset4testEj" data-ref-filename="_ZNK4llvm13FeatureBitset4testEj">test</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureTrapHandler" title='llvm::AMDGPU::FeatureTrapHandler' data-ref="llvm::AMDGPU::FeatureTrapHandler" data-ref-filename="llvm..AMDGPU..FeatureTrapHandler">FeatureTrapHandler</a>))</td></tr>
<tr><th id="491">491</th><td>    <a class="local col3 ref" href="#103MaxNumSGPRs" title='MaxNumSGPRs' data-ref="103MaxNumSGPRs" data-ref-filename="103MaxNumSGPRs">MaxNumSGPRs</a> -= <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="local col3 ref" href="#103MaxNumSGPRs" title='MaxNumSGPRs' data-ref="103MaxNumSGPRs" data-ref-filename="103MaxNumSGPRs">MaxNumSGPRs</a>, (<em>unsigned</em>)<a class="enum" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::TRAP_NUM_SGPRS" title='llvm::AMDGPU::IsaInfo::TRAP_NUM_SGPRS' data-ref="llvm::AMDGPU::IsaInfo::TRAP_NUM_SGPRS" data-ref-filename="llvm..AMDGPU..IsaInfo..TRAP_NUM_SGPRS">TRAP_NUM_SGPRS</a>);</td></tr>
<tr><th id="492">492</th><td>  <a class="local col3 ref" href="#103MaxNumSGPRs" title='MaxNumSGPRs' data-ref="103MaxNumSGPRs" data-ref-filename="103MaxNumSGPRs">MaxNumSGPRs</a> = <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm9alignDownEmmm" title='llvm::alignDown' data-ref="_ZN4llvm9alignDownEmmm" data-ref-filename="_ZN4llvm9alignDownEmmm">alignDown</a>(<a class="local col3 ref" href="#103MaxNumSGPRs" title='MaxNumSGPRs' data-ref="103MaxNumSGPRs" data-ref-filename="103MaxNumSGPRs">MaxNumSGPRs</a>, <a class="ref fn" href="#_ZN4llvm6AMDGPU7IsaInfo19getSGPRAllocGranuleEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getSGPRAllocGranule' data-ref="_ZN4llvm6AMDGPU7IsaInfo19getSGPRAllocGranuleEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo19getSGPRAllocGranuleEPKNS_15MCSubtargetInfoE">getSGPRAllocGranule</a>(<a class="local col8 ref" href="#98STI" title='STI' data-ref="98STI" data-ref-filename="98STI">STI</a>));</td></tr>
<tr><th id="493">493</th><td>  <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="local col3 ref" href="#103MaxNumSGPRs" title='MaxNumSGPRs' data-ref="103MaxNumSGPRs" data-ref-filename="103MaxNumSGPRs">MaxNumSGPRs</a>, <a class="local col1 ref" href="#101AddressableNumSGPRs" title='AddressableNumSGPRs' data-ref="101AddressableNumSGPRs" data-ref-filename="101AddressableNumSGPRs">AddressableNumSGPRs</a>);</td></tr>
<tr><th id="494">494</th><td>}</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7IsaInfo16getNumExtraSGPRsEPKNS_15MCSubtargetInfoEbbb" title='llvm::AMDGPU::IsaInfo::getNumExtraSGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getNumExtraSGPRsEPKNS_15MCSubtargetInfoEbbb" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo16getNumExtraSGPRsEPKNS_15MCSubtargetInfoEbbb">getNumExtraSGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col4 decl" id="104STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="104STI" data-ref-filename="104STI">STI</dfn>, <em>bool</em> <dfn class="local col5 decl" id="105VCCUsed" title='VCCUsed' data-type='bool' data-ref="105VCCUsed" data-ref-filename="105VCCUsed">VCCUsed</dfn>,</td></tr>
<tr><th id="497">497</th><td>                          <em>bool</em> <dfn class="local col6 decl" id="106FlatScrUsed" title='FlatScrUsed' data-type='bool' data-ref="106FlatScrUsed" data-ref-filename="106FlatScrUsed">FlatScrUsed</dfn>, <em>bool</em> <dfn class="local col7 decl" id="107XNACKUsed" title='XNACKUsed' data-type='bool' data-ref="107XNACKUsed" data-ref-filename="107XNACKUsed">XNACKUsed</dfn>) {</td></tr>
<tr><th id="498">498</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="108ExtraSGPRs" title='ExtraSGPRs' data-type='unsigned int' data-ref="108ExtraSGPRs" data-ref-filename="108ExtraSGPRs">ExtraSGPRs</dfn> = <var>0</var>;</td></tr>
<tr><th id="499">499</th><td>  <b>if</b> (<a class="local col5 ref" href="#105VCCUsed" title='VCCUsed' data-ref="105VCCUsed" data-ref-filename="105VCCUsed">VCCUsed</a>)</td></tr>
<tr><th id="500">500</th><td>    <a class="local col8 ref" href="#108ExtraSGPRs" title='ExtraSGPRs' data-ref="108ExtraSGPRs" data-ref-filename="108ExtraSGPRs">ExtraSGPRs</a> = <var>2</var>;</td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> <dfn class="local col9 decl" id="109Version" title='Version' data-type='llvm::AMDGPU::IsaVersion' data-ref="109Version" data-ref-filename="109Version">Version</dfn> = <a class="ref fn" href="../../../../include/llvm/Support/TargetParser.h.html#_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE" title='llvm::AMDGPU::getIsaVersion' data-ref="_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE" data-ref-filename="_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE">getIsaVersion</a>(<a class="local col4 ref" href="#104STI" title='STI' data-ref="104STI" data-ref-filename="104STI">STI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo6getCPUEv" title='llvm::MCSubtargetInfo::getCPU' data-ref="_ZNK4llvm15MCSubtargetInfo6getCPUEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo6getCPUEv">getCPU</a>());</td></tr>
<tr><th id="503">503</th><td>  <b>if</b> (<a class="local col9 ref" href="#109Version" title='Version' data-ref="109Version" data-ref-filename="109Version">Version</a>.<a class="ref field" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major" data-ref-filename="llvm..AMDGPU..IsaVersion..Major">Major</a> &gt;= <var>10</var>)</td></tr>
<tr><th id="504">504</th><td>    <b>return</b> <a class="local col8 ref" href="#108ExtraSGPRs" title='ExtraSGPRs' data-ref="108ExtraSGPRs" data-ref-filename="108ExtraSGPRs">ExtraSGPRs</a>;</td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td>  <b>if</b> (<a class="local col9 ref" href="#109Version" title='Version' data-ref="109Version" data-ref-filename="109Version">Version</a>.<a class="ref field" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major" data-ref-filename="llvm..AMDGPU..IsaVersion..Major">Major</a> &lt; <var>8</var>) {</td></tr>
<tr><th id="507">507</th><td>    <b>if</b> (<a class="local col6 ref" href="#106FlatScrUsed" title='FlatScrUsed' data-ref="106FlatScrUsed" data-ref-filename="106FlatScrUsed">FlatScrUsed</a>)</td></tr>
<tr><th id="508">508</th><td>      <a class="local col8 ref" href="#108ExtraSGPRs" title='ExtraSGPRs' data-ref="108ExtraSGPRs" data-ref-filename="108ExtraSGPRs">ExtraSGPRs</a> = <var>4</var>;</td></tr>
<tr><th id="509">509</th><td>  } <b>else</b> {</td></tr>
<tr><th id="510">510</th><td>    <b>if</b> (<a class="local col7 ref" href="#107XNACKUsed" title='XNACKUsed' data-ref="107XNACKUsed" data-ref-filename="107XNACKUsed">XNACKUsed</a>)</td></tr>
<tr><th id="511">511</th><td>      <a class="local col8 ref" href="#108ExtraSGPRs" title='ExtraSGPRs' data-ref="108ExtraSGPRs" data-ref-filename="108ExtraSGPRs">ExtraSGPRs</a> = <var>4</var>;</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td>    <b>if</b> (<a class="local col6 ref" href="#106FlatScrUsed" title='FlatScrUsed' data-ref="106FlatScrUsed" data-ref-filename="106FlatScrUsed">FlatScrUsed</a>)</td></tr>
<tr><th id="514">514</th><td>      <a class="local col8 ref" href="#108ExtraSGPRs" title='ExtraSGPRs' data-ref="108ExtraSGPRs" data-ref-filename="108ExtraSGPRs">ExtraSGPRs</a> = <var>6</var>;</td></tr>
<tr><th id="515">515</th><td>  }</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>  <b>return</b> <a class="local col8 ref" href="#108ExtraSGPRs" title='ExtraSGPRs' data-ref="108ExtraSGPRs" data-ref-filename="108ExtraSGPRs">ExtraSGPRs</a>;</td></tr>
<tr><th id="518">518</th><td>}</td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7IsaInfo16getNumExtraSGPRsEPKNS_15MCSubtargetInfoEbb" title='llvm::AMDGPU::IsaInfo::getNumExtraSGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getNumExtraSGPRsEPKNS_15MCSubtargetInfoEbb" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo16getNumExtraSGPRsEPKNS_15MCSubtargetInfoEbb">getNumExtraSGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col0 decl" id="110STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="110STI" data-ref-filename="110STI">STI</dfn>, <em>bool</em> <dfn class="local col1 decl" id="111VCCUsed" title='VCCUsed' data-type='bool' data-ref="111VCCUsed" data-ref-filename="111VCCUsed">VCCUsed</dfn>,</td></tr>
<tr><th id="521">521</th><td>                          <em>bool</em> <dfn class="local col2 decl" id="112FlatScrUsed" title='FlatScrUsed' data-type='bool' data-ref="112FlatScrUsed" data-ref-filename="112FlatScrUsed">FlatScrUsed</dfn>) {</td></tr>
<tr><th id="522">522</th><td>  <b>return</b> <a class="ref fn" href="#_ZN4llvm6AMDGPU7IsaInfo16getNumExtraSGPRsEPKNS_15MCSubtargetInfoEbbb" title='llvm::AMDGPU::IsaInfo::getNumExtraSGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getNumExtraSGPRsEPKNS_15MCSubtargetInfoEbbb" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo16getNumExtraSGPRsEPKNS_15MCSubtargetInfoEbbb">getNumExtraSGPRs</a>(<a class="local col0 ref" href="#110STI" title='STI' data-ref="110STI" data-ref-filename="110STI">STI</a>, <a class="local col1 ref" href="#111VCCUsed" title='VCCUsed' data-ref="111VCCUsed" data-ref-filename="111VCCUsed">VCCUsed</a>, <a class="local col2 ref" href="#112FlatScrUsed" title='FlatScrUsed' data-ref="112FlatScrUsed" data-ref-filename="112FlatScrUsed">FlatScrUsed</a>,</td></tr>
<tr><th id="523">523</th><td>                          <a class="local col0 ref" href="#110STI" title='STI' data-ref="110STI" data-ref-filename="110STI">STI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>().<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitset4testEj" title='llvm::FeatureBitset::test' data-ref="_ZNK4llvm13FeatureBitset4testEj" data-ref-filename="_ZNK4llvm13FeatureBitset4testEj">test</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureXNACK" title='llvm::AMDGPU::FeatureXNACK' data-ref="llvm::AMDGPU::FeatureXNACK" data-ref-filename="llvm..AMDGPU..FeatureXNACK">FeatureXNACK</a>));</td></tr>
<tr><th id="524">524</th><td>}</td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7IsaInfo16getNumSGPRBlocksEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getNumSGPRBlocks' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getNumSGPRBlocksEPKNS_15MCSubtargetInfoEj" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo16getNumSGPRBlocksEPKNS_15MCSubtargetInfoEj">getNumSGPRBlocks</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col3 decl" id="113STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="113STI" data-ref-filename="113STI">STI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="114NumSGPRs" title='NumSGPRs' data-type='unsigned int' data-ref="114NumSGPRs" data-ref-filename="114NumSGPRs">NumSGPRs</dfn>) {</td></tr>
<tr><th id="527">527</th><td>  <a class="local col4 ref" href="#114NumSGPRs" title='NumSGPRs' data-ref="114NumSGPRs" data-ref-filename="114NumSGPRs">NumSGPRs</a> = <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7alignToEmmm" title='llvm::alignTo' data-ref="_ZN4llvm7alignToEmmm" data-ref-filename="_ZN4llvm7alignToEmmm">alignTo</a>(<span class="namespace">std::</span><span class='ref fn' title='std::max' data-ref="_ZSt3maxRKT_S1_" data-ref-filename="_ZSt3maxRKT_S1_">max</span>(<var>1u</var>, <a class="local col4 ref" href="#114NumSGPRs" title='NumSGPRs' data-ref="114NumSGPRs" data-ref-filename="114NumSGPRs">NumSGPRs</a>), <a class="ref fn" href="#_ZN4llvm6AMDGPU7IsaInfo22getSGPREncodingGranuleEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getSGPREncodingGranule' data-ref="_ZN4llvm6AMDGPU7IsaInfo22getSGPREncodingGranuleEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo22getSGPREncodingGranuleEPKNS_15MCSubtargetInfoE">getSGPREncodingGranule</a>(<a class="local col3 ref" href="#113STI" title='STI' data-ref="113STI" data-ref-filename="113STI">STI</a>));</td></tr>
<tr><th id="528">528</th><td>  <i>// SGPRBlocks is actual number of SGPR blocks minus 1.</i></td></tr>
<tr><th id="529">529</th><td>  <b>return</b> <a class="local col4 ref" href="#114NumSGPRs" title='NumSGPRs' data-ref="114NumSGPRs" data-ref-filename="114NumSGPRs">NumSGPRs</a> / <a class="ref fn" href="#_ZN4llvm6AMDGPU7IsaInfo22getSGPREncodingGranuleEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getSGPREncodingGranule' data-ref="_ZN4llvm6AMDGPU7IsaInfo22getSGPREncodingGranuleEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo22getSGPREncodingGranuleEPKNS_15MCSubtargetInfoE">getSGPREncodingGranule</a>(<a class="local col3 ref" href="#113STI" title='STI' data-ref="113STI" data-ref-filename="113STI">STI</a>) - <var>1</var>;</td></tr>
<tr><th id="530">530</th><td>}</td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7IsaInfo19getVGPRAllocGranuleEPKNS_15MCSubtargetInfoENS_8OptionalIbEE" title='llvm::AMDGPU::IsaInfo::getVGPRAllocGranule' data-ref="_ZN4llvm6AMDGPU7IsaInfo19getVGPRAllocGranuleEPKNS_15MCSubtargetInfoENS_8OptionalIbEE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo19getVGPRAllocGranuleEPKNS_15MCSubtargetInfoENS_8OptionalIbEE">getVGPRAllocGranule</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col5 decl" id="115STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="115STI" data-ref-filename="115STI">STI</dfn>,</td></tr>
<tr><th id="533">533</th><td>                             <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>bool</em>&gt; <dfn class="local col6 decl" id="116EnableWavefrontSize32" title='EnableWavefrontSize32' data-type='Optional&lt;bool&gt;' data-ref="116EnableWavefrontSize32" data-ref-filename="116EnableWavefrontSize32">EnableWavefrontSize32</dfn>) {</td></tr>
<tr><th id="534">534</th><td>  <em>bool</em> <dfn class="local col7 decl" id="117IsWave32" title='IsWave32' data-type='bool' data-ref="117IsWave32" data-ref-filename="117IsWave32">IsWave32</dfn> = <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col6 ref" href="#116EnableWavefrontSize32" title='EnableWavefrontSize32' data-ref="116EnableWavefrontSize32" data-ref-filename="116EnableWavefrontSize32">EnableWavefrontSize32</a> ?</td></tr>
<tr><th id="535">535</th><td>      <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col6 ref" href="#116EnableWavefrontSize32" title='EnableWavefrontSize32' data-ref="116EnableWavefrontSize32" data-ref-filename="116EnableWavefrontSize32">EnableWavefrontSize32</a> :</td></tr>
<tr><th id="536">536</th><td>      <a class="local col5 ref" href="#115STI" title='STI' data-ref="115STI" data-ref-filename="115STI">STI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>().<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitset4testEj" title='llvm::FeatureBitset::test' data-ref="_ZNK4llvm13FeatureBitset4testEj" data-ref-filename="_ZNK4llvm13FeatureBitset4testEj">test</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureWavefrontSize32" title='llvm::AMDGPU::FeatureWavefrontSize32' data-ref="llvm::AMDGPU::FeatureWavefrontSize32" data-ref-filename="llvm..AMDGPU..FeatureWavefrontSize32">FeatureWavefrontSize32</a>);</td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td>  <b>if</b> (<a class="ref fn" href="#_ZN4llvm6AMDGPU15hasGFX10_3InstsERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasGFX10_3Insts' data-ref="_ZN4llvm6AMDGPU15hasGFX10_3InstsERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU15hasGFX10_3InstsERKNS_15MCSubtargetInfoE">hasGFX10_3Insts</a>(*<a class="local col5 ref" href="#115STI" title='STI' data-ref="115STI" data-ref-filename="115STI">STI</a>))</td></tr>
<tr><th id="539">539</th><td>    <b>return</b> <a class="local col7 ref" href="#117IsWave32" title='IsWave32' data-ref="117IsWave32" data-ref-filename="117IsWave32">IsWave32</a> ? <var>16</var> : <var>8</var>;</td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td>  <b>return</b> <a class="local col7 ref" href="#117IsWave32" title='IsWave32' data-ref="117IsWave32" data-ref-filename="117IsWave32">IsWave32</a> ? <var>8</var> : <var>4</var>;</td></tr>
<tr><th id="542">542</th><td>}</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7IsaInfo22getVGPREncodingGranuleEPKNS_15MCSubtargetInfoENS_8OptionalIbEE" title='llvm::AMDGPU::IsaInfo::getVGPREncodingGranule' data-ref="_ZN4llvm6AMDGPU7IsaInfo22getVGPREncodingGranuleEPKNS_15MCSubtargetInfoENS_8OptionalIbEE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo22getVGPREncodingGranuleEPKNS_15MCSubtargetInfoENS_8OptionalIbEE">getVGPREncodingGranule</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col8 decl" id="118STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="118STI" data-ref-filename="118STI">STI</dfn>,</td></tr>
<tr><th id="545">545</th><td>                                <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>bool</em>&gt; <dfn class="local col9 decl" id="119EnableWavefrontSize32" title='EnableWavefrontSize32' data-type='Optional&lt;bool&gt;' data-ref="119EnableWavefrontSize32" data-ref-filename="119EnableWavefrontSize32">EnableWavefrontSize32</dfn>) {</td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td>  <em>bool</em> <dfn class="local col0 decl" id="120IsWave32" title='IsWave32' data-type='bool' data-ref="120IsWave32" data-ref-filename="120IsWave32">IsWave32</dfn> = <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col9 ref" href="#119EnableWavefrontSize32" title='EnableWavefrontSize32' data-ref="119EnableWavefrontSize32" data-ref-filename="119EnableWavefrontSize32">EnableWavefrontSize32</a> ?</td></tr>
<tr><th id="548">548</th><td>      <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col9 ref" href="#119EnableWavefrontSize32" title='EnableWavefrontSize32' data-ref="119EnableWavefrontSize32" data-ref-filename="119EnableWavefrontSize32">EnableWavefrontSize32</a> :</td></tr>
<tr><th id="549">549</th><td>      <a class="local col8 ref" href="#118STI" title='STI' data-ref="118STI" data-ref-filename="118STI">STI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>().<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitset4testEj" title='llvm::FeatureBitset::test' data-ref="_ZNK4llvm13FeatureBitset4testEj" data-ref-filename="_ZNK4llvm13FeatureBitset4testEj">test</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureWavefrontSize32" title='llvm::AMDGPU::FeatureWavefrontSize32' data-ref="llvm::AMDGPU::FeatureWavefrontSize32" data-ref-filename="llvm..AMDGPU..FeatureWavefrontSize32">FeatureWavefrontSize32</a>);</td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td>  <b>return</b> <a class="local col0 ref" href="#120IsWave32" title='IsWave32' data-ref="120IsWave32" data-ref-filename="120IsWave32">IsWave32</a> ? <var>8</var> : <var>4</var>;</td></tr>
<tr><th id="552">552</th><td>}</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7IsaInfo16getTotalNumVGPRsEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getTotalNumVGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getTotalNumVGPRsEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo16getTotalNumVGPRsEPKNS_15MCSubtargetInfoE">getTotalNumVGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col1 decl" id="121STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="121STI" data-ref-filename="121STI">STI</dfn>) {</td></tr>
<tr><th id="555">555</th><td>  <b>if</b> (!<a class="ref fn" href="#_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX10Plus' data-ref="_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE">isGFX10Plus</a>(*<a class="local col1 ref" href="#121STI" title='STI' data-ref="121STI" data-ref-filename="121STI">STI</a>))</td></tr>
<tr><th id="556">556</th><td>    <b>return</b> <var>256</var>;</td></tr>
<tr><th id="557">557</th><td>  <b>return</b> <a class="local col1 ref" href="#121STI" title='STI' data-ref="121STI" data-ref-filename="121STI">STI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>().<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitset4testEj" title='llvm::FeatureBitset::test' data-ref="_ZNK4llvm13FeatureBitset4testEj" data-ref-filename="_ZNK4llvm13FeatureBitset4testEj">test</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureWavefrontSize32" title='llvm::AMDGPU::FeatureWavefrontSize32' data-ref="llvm::AMDGPU::FeatureWavefrontSize32" data-ref-filename="llvm..AMDGPU..FeatureWavefrontSize32">FeatureWavefrontSize32</a>) ? <var>1024</var> : <var>512</var>;</td></tr>
<tr><th id="558">558</th><td>}</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumVGPRsEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getAddressableNumVGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumVGPRsEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumVGPRsEPKNS_15MCSubtargetInfoE">getAddressableNumVGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col2 decl" id="122STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="122STI" data-ref-filename="122STI">STI</dfn>) {</td></tr>
<tr><th id="561">561</th><td>  <b>return</b> <var>256</var>;</td></tr>
<tr><th id="562">562</th><td>}</td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7IsaInfo14getMinNumVGPRsEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getMinNumVGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo14getMinNumVGPRsEPKNS_15MCSubtargetInfoEj" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo14getMinNumVGPRsEPKNS_15MCSubtargetInfoEj">getMinNumVGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col3 decl" id="123STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="123STI" data-ref-filename="123STI">STI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="124WavesPerEU" title='WavesPerEU' data-type='unsigned int' data-ref="124WavesPerEU" data-ref-filename="124WavesPerEU">WavesPerEU</dfn>) {</td></tr>
<tr><th id="565">565</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(WavesPerEU != <var>0</var>);</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td>  <b>if</b> (<a class="local col4 ref" href="#124WavesPerEU" title='WavesPerEU' data-ref="124WavesPerEU" data-ref-filename="124WavesPerEU">WavesPerEU</a> &gt;= <a class="ref fn" href="#_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerEUEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getMaxWavesPerEU' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerEUEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerEUEPKNS_15MCSubtargetInfoE">getMaxWavesPerEU</a>(<a class="local col3 ref" href="#123STI" title='STI' data-ref="123STI" data-ref-filename="123STI">STI</a>))</td></tr>
<tr><th id="568">568</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="569">569</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="125MinNumVGPRs" title='MinNumVGPRs' data-type='unsigned int' data-ref="125MinNumVGPRs" data-ref-filename="125MinNumVGPRs">MinNumVGPRs</dfn> =</td></tr>
<tr><th id="570">570</th><td>      <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm9alignDownEmmm" title='llvm::alignDown' data-ref="_ZN4llvm9alignDownEmmm" data-ref-filename="_ZN4llvm9alignDownEmmm">alignDown</a>(<a class="ref fn" href="#_ZN4llvm6AMDGPU7IsaInfo16getTotalNumVGPRsEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getTotalNumVGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getTotalNumVGPRsEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo16getTotalNumVGPRsEPKNS_15MCSubtargetInfoE">getTotalNumVGPRs</a>(<a class="local col3 ref" href="#123STI" title='STI' data-ref="123STI" data-ref-filename="123STI">STI</a>) / (<a class="local col4 ref" href="#124WavesPerEU" title='WavesPerEU' data-ref="124WavesPerEU" data-ref-filename="124WavesPerEU">WavesPerEU</a> + <var>1</var>),</td></tr>
<tr><th id="571">571</th><td>                <a class="ref fn" href="#_ZN4llvm6AMDGPU7IsaInfo19getVGPRAllocGranuleEPKNS_15MCSubtargetInfoENS_8OptionalIbEE" title='llvm::AMDGPU::IsaInfo::getVGPRAllocGranule' data-ref="_ZN4llvm6AMDGPU7IsaInfo19getVGPRAllocGranuleEPKNS_15MCSubtargetInfoENS_8OptionalIbEE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo19getVGPRAllocGranuleEPKNS_15MCSubtargetInfoENS_8OptionalIbEE">getVGPRAllocGranule</a>(<a class="local col3 ref" href="#123STI" title='STI' data-ref="123STI" data-ref-filename="123STI">STI</a>)) + <var>1</var>;</td></tr>
<tr><th id="572">572</th><td>  <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="local col5 ref" href="#125MinNumVGPRs" title='MinNumVGPRs' data-ref="125MinNumVGPRs" data-ref-filename="125MinNumVGPRs">MinNumVGPRs</a>, <a class="ref fn" href="#_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumVGPRsEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getAddressableNumVGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumVGPRsEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumVGPRsEPKNS_15MCSubtargetInfoE">getAddressableNumVGPRs</a>(<a class="local col3 ref" href="#123STI" title='STI' data-ref="123STI" data-ref-filename="123STI">STI</a>));</td></tr>
<tr><th id="573">573</th><td>}</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7IsaInfo14getMaxNumVGPRsEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getMaxNumVGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo14getMaxNumVGPRsEPKNS_15MCSubtargetInfoEj" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo14getMaxNumVGPRsEPKNS_15MCSubtargetInfoEj">getMaxNumVGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col6 decl" id="126STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="126STI" data-ref-filename="126STI">STI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="127WavesPerEU" title='WavesPerEU' data-type='unsigned int' data-ref="127WavesPerEU" data-ref-filename="127WavesPerEU">WavesPerEU</dfn>) {</td></tr>
<tr><th id="576">576</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(WavesPerEU != <var>0</var>);</td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="128MaxNumVGPRs" title='MaxNumVGPRs' data-type='unsigned int' data-ref="128MaxNumVGPRs" data-ref-filename="128MaxNumVGPRs">MaxNumVGPRs</dfn> = <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm9alignDownEmmm" title='llvm::alignDown' data-ref="_ZN4llvm9alignDownEmmm" data-ref-filename="_ZN4llvm9alignDownEmmm">alignDown</a>(<a class="ref fn" href="#_ZN4llvm6AMDGPU7IsaInfo16getTotalNumVGPRsEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getTotalNumVGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getTotalNumVGPRsEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo16getTotalNumVGPRsEPKNS_15MCSubtargetInfoE">getTotalNumVGPRs</a>(<a class="local col6 ref" href="#126STI" title='STI' data-ref="126STI" data-ref-filename="126STI">STI</a>) / <a class="local col7 ref" href="#127WavesPerEU" title='WavesPerEU' data-ref="127WavesPerEU" data-ref-filename="127WavesPerEU">WavesPerEU</a>,</td></tr>
<tr><th id="579">579</th><td>                                   <a class="ref fn" href="#_ZN4llvm6AMDGPU7IsaInfo19getVGPRAllocGranuleEPKNS_15MCSubtargetInfoENS_8OptionalIbEE" title='llvm::AMDGPU::IsaInfo::getVGPRAllocGranule' data-ref="_ZN4llvm6AMDGPU7IsaInfo19getVGPRAllocGranuleEPKNS_15MCSubtargetInfoENS_8OptionalIbEE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo19getVGPRAllocGranuleEPKNS_15MCSubtargetInfoENS_8OptionalIbEE">getVGPRAllocGranule</a>(<a class="local col6 ref" href="#126STI" title='STI' data-ref="126STI" data-ref-filename="126STI">STI</a>));</td></tr>
<tr><th id="580">580</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="129AddressableNumVGPRs" title='AddressableNumVGPRs' data-type='unsigned int' data-ref="129AddressableNumVGPRs" data-ref-filename="129AddressableNumVGPRs">AddressableNumVGPRs</dfn> = <a class="ref fn" href="#_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumVGPRsEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getAddressableNumVGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumVGPRsEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumVGPRsEPKNS_15MCSubtargetInfoE">getAddressableNumVGPRs</a>(<a class="local col6 ref" href="#126STI" title='STI' data-ref="126STI" data-ref-filename="126STI">STI</a>);</td></tr>
<tr><th id="581">581</th><td>  <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="local col8 ref" href="#128MaxNumVGPRs" title='MaxNumVGPRs' data-ref="128MaxNumVGPRs" data-ref-filename="128MaxNumVGPRs">MaxNumVGPRs</a>, <a class="local col9 ref" href="#129AddressableNumVGPRs" title='AddressableNumVGPRs' data-ref="129AddressableNumVGPRs" data-ref-filename="129AddressableNumVGPRs">AddressableNumVGPRs</a>);</td></tr>
<tr><th id="582">582</th><td>}</td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7IsaInfo16getNumVGPRBlocksEPKNS_15MCSubtargetInfoEjNS_8OptionalIbEE" title='llvm::AMDGPU::IsaInfo::getNumVGPRBlocks' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getNumVGPRBlocksEPKNS_15MCSubtargetInfoEjNS_8OptionalIbEE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo16getNumVGPRBlocksEPKNS_15MCSubtargetInfoEjNS_8OptionalIbEE">getNumVGPRBlocks</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col0 decl" id="130STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="130STI" data-ref-filename="130STI">STI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="131NumVGPRs" title='NumVGPRs' data-type='unsigned int' data-ref="131NumVGPRs" data-ref-filename="131NumVGPRs">NumVGPRs</dfn>,</td></tr>
<tr><th id="585">585</th><td>                          <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>bool</em>&gt; <dfn class="local col2 decl" id="132EnableWavefrontSize32" title='EnableWavefrontSize32' data-type='Optional&lt;bool&gt;' data-ref="132EnableWavefrontSize32" data-ref-filename="132EnableWavefrontSize32">EnableWavefrontSize32</dfn>) {</td></tr>
<tr><th id="586">586</th><td>  <a class="local col1 ref" href="#131NumVGPRs" title='NumVGPRs' data-ref="131NumVGPRs" data-ref-filename="131NumVGPRs">NumVGPRs</a> = <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7alignToEmmm" title='llvm::alignTo' data-ref="_ZN4llvm7alignToEmmm" data-ref-filename="_ZN4llvm7alignToEmmm">alignTo</a>(<span class="namespace">std::</span><span class='ref fn' title='std::max' data-ref="_ZSt3maxRKT_S1_" data-ref-filename="_ZSt3maxRKT_S1_">max</span>(<var>1u</var>, <a class="local col1 ref" href="#131NumVGPRs" title='NumVGPRs' data-ref="131NumVGPRs" data-ref-filename="131NumVGPRs">NumVGPRs</a>),</td></tr>
<tr><th id="587">587</th><td>                     <a class="ref fn" href="#_ZN4llvm6AMDGPU7IsaInfo22getVGPREncodingGranuleEPKNS_15MCSubtargetInfoENS_8OptionalIbEE" title='llvm::AMDGPU::IsaInfo::getVGPREncodingGranule' data-ref="_ZN4llvm6AMDGPU7IsaInfo22getVGPREncodingGranuleEPKNS_15MCSubtargetInfoENS_8OptionalIbEE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo22getVGPREncodingGranuleEPKNS_15MCSubtargetInfoENS_8OptionalIbEE">getVGPREncodingGranule</a>(<a class="local col0 ref" href="#130STI" title='STI' data-ref="130STI" data-ref-filename="130STI">STI</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col2 ref" href="#132EnableWavefrontSize32" title='EnableWavefrontSize32' data-ref="132EnableWavefrontSize32" data-ref-filename="132EnableWavefrontSize32">EnableWavefrontSize32</a>));</td></tr>
<tr><th id="588">588</th><td>  <i>// VGPRBlocks is actual number of VGPR blocks minus 1.</i></td></tr>
<tr><th id="589">589</th><td>  <b>return</b> <a class="local col1 ref" href="#131NumVGPRs" title='NumVGPRs' data-ref="131NumVGPRs" data-ref-filename="131NumVGPRs">NumVGPRs</a> / <a class="ref fn" href="#_ZN4llvm6AMDGPU7IsaInfo22getVGPREncodingGranuleEPKNS_15MCSubtargetInfoENS_8OptionalIbEE" title='llvm::AMDGPU::IsaInfo::getVGPREncodingGranule' data-ref="_ZN4llvm6AMDGPU7IsaInfo22getVGPREncodingGranuleEPKNS_15MCSubtargetInfoENS_8OptionalIbEE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo22getVGPREncodingGranuleEPKNS_15MCSubtargetInfoENS_8OptionalIbEE">getVGPREncodingGranule</a>(<a class="local col0 ref" href="#130STI" title='STI' data-ref="130STI" data-ref-filename="130STI">STI</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col2 ref" href="#132EnableWavefrontSize32" title='EnableWavefrontSize32' data-ref="132EnableWavefrontSize32" data-ref-filename="132EnableWavefrontSize32">EnableWavefrontSize32</a>) - <var>1</var>;</td></tr>
<tr><th id="590">590</th><td>}</td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td>} <i>// end namespace IsaInfo</i></td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td><em>void</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU25initDefaultAMDKernelCodeTER17amd_kernel_code_tPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::initDefaultAMDKernelCodeT' data-ref="_ZN4llvm6AMDGPU25initDefaultAMDKernelCodeTER17amd_kernel_code_tPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU25initDefaultAMDKernelCodeTER17amd_kernel_code_tPKNS_15MCSubtargetInfoE">initDefaultAMDKernelCodeT</dfn>(<a class="type" href="../AMDKernelCodeT.h.html#amd_kernel_code_t" title='amd_kernel_code_t' data-ref="amd_kernel_code_t" data-ref-filename="amd_kernel_code_t">amd_kernel_code_t</a> &amp;<dfn class="local col3 decl" id="133Header" title='Header' data-type='amd_kernel_code_t &amp;' data-ref="133Header" data-ref-filename="133Header">Header</dfn>,</td></tr>
<tr><th id="595">595</th><td>                               <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col4 decl" id="134STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="134STI" data-ref-filename="134STI">STI</dfn>) {</td></tr>
<tr><th id="596">596</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> <dfn class="local col5 decl" id="135Version" title='Version' data-type='llvm::AMDGPU::IsaVersion' data-ref="135Version" data-ref-filename="135Version">Version</dfn> = <a class="ref fn" href="../../../../include/llvm/Support/TargetParser.h.html#_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE" title='llvm::AMDGPU::getIsaVersion' data-ref="_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE" data-ref-filename="_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE">getIsaVersion</a>(<a class="local col4 ref" href="#134STI" title='STI' data-ref="134STI" data-ref-filename="134STI">STI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo6getCPUEv" title='llvm::MCSubtargetInfo::getCPU' data-ref="_ZNK4llvm15MCSubtargetInfo6getCPUEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo6getCPUEv">getCPU</a>());</td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td>  <a class="ref fn" href="../../../../../../include/string.h.html#memset" title='memset' data-ref="memset" data-ref-filename="memset">memset</a>(&amp;<a class="local col3 ref" href="#133Header" title='Header' data-ref="133Header" data-ref-filename="133Header">Header</a>, <var>0</var>, <b>sizeof</b>(<a class="local col3 ref" href="#133Header" title='Header' data-ref="133Header" data-ref-filename="133Header">Header</a>));</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td>  <a class="local col3 ref" href="#133Header" title='Header' data-ref="133Header" data-ref-filename="133Header">Header</a>.<a class="ref field" href="../AMDKernelCodeT.h.html#amd_kernel_code_t::amd_kernel_code_version_major" title='amd_kernel_code_t::amd_kernel_code_version_major' data-ref="amd_kernel_code_t::amd_kernel_code_version_major" data-ref-filename="amd_kernel_code_t..amd_kernel_code_version_major">amd_kernel_code_version_major</a> = <var>1</var>;</td></tr>
<tr><th id="601">601</th><td>  <a class="local col3 ref" href="#133Header" title='Header' data-ref="133Header" data-ref-filename="133Header">Header</a>.<a class="ref field" href="../AMDKernelCodeT.h.html#amd_kernel_code_t::amd_kernel_code_version_minor" title='amd_kernel_code_t::amd_kernel_code_version_minor' data-ref="amd_kernel_code_t::amd_kernel_code_version_minor" data-ref-filename="amd_kernel_code_t..amd_kernel_code_version_minor">amd_kernel_code_version_minor</a> = <var>2</var>;</td></tr>
<tr><th id="602">602</th><td>  <a class="local col3 ref" href="#133Header" title='Header' data-ref="133Header" data-ref-filename="133Header">Header</a>.<a class="ref field" href="../AMDKernelCodeT.h.html#amd_kernel_code_t::amd_machine_kind" title='amd_kernel_code_t::amd_machine_kind' data-ref="amd_kernel_code_t::amd_machine_kind" data-ref-filename="amd_kernel_code_t..amd_machine_kind">amd_machine_kind</a> = <var>1</var>; <i>// AMD_MACHINE_KIND_AMDGPU</i></td></tr>
<tr><th id="603">603</th><td>  <a class="local col3 ref" href="#133Header" title='Header' data-ref="133Header" data-ref-filename="133Header">Header</a>.<a class="ref field" href="../AMDKernelCodeT.h.html#amd_kernel_code_t::amd_machine_version_major" title='amd_kernel_code_t::amd_machine_version_major' data-ref="amd_kernel_code_t::amd_machine_version_major" data-ref-filename="amd_kernel_code_t..amd_machine_version_major">amd_machine_version_major</a> = <a class="local col5 ref" href="#135Version" title='Version' data-ref="135Version" data-ref-filename="135Version">Version</a>.<a class="ref field" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major" data-ref-filename="llvm..AMDGPU..IsaVersion..Major">Major</a>;</td></tr>
<tr><th id="604">604</th><td>  <a class="local col3 ref" href="#133Header" title='Header' data-ref="133Header" data-ref-filename="133Header">Header</a>.<a class="ref field" href="../AMDKernelCodeT.h.html#amd_kernel_code_t::amd_machine_version_minor" title='amd_kernel_code_t::amd_machine_version_minor' data-ref="amd_kernel_code_t::amd_machine_version_minor" data-ref-filename="amd_kernel_code_t..amd_machine_version_minor">amd_machine_version_minor</a> = <a class="local col5 ref" href="#135Version" title='Version' data-ref="135Version" data-ref-filename="135Version">Version</a>.<a class="ref field" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Minor" title='llvm::AMDGPU::IsaVersion::Minor' data-ref="llvm::AMDGPU::IsaVersion::Minor" data-ref-filename="llvm..AMDGPU..IsaVersion..Minor">Minor</a>;</td></tr>
<tr><th id="605">605</th><td>  <a class="local col3 ref" href="#133Header" title='Header' data-ref="133Header" data-ref-filename="133Header">Header</a>.<a class="ref field" href="../AMDKernelCodeT.h.html#amd_kernel_code_t::amd_machine_version_stepping" title='amd_kernel_code_t::amd_machine_version_stepping' data-ref="amd_kernel_code_t::amd_machine_version_stepping" data-ref-filename="amd_kernel_code_t..amd_machine_version_stepping">amd_machine_version_stepping</a> = <a class="local col5 ref" href="#135Version" title='Version' data-ref="135Version" data-ref-filename="135Version">Version</a>.<a class="ref field" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Stepping" title='llvm::AMDGPU::IsaVersion::Stepping' data-ref="llvm::AMDGPU::IsaVersion::Stepping" data-ref-filename="llvm..AMDGPU..IsaVersion..Stepping">Stepping</a>;</td></tr>
<tr><th id="606">606</th><td>  <a class="local col3 ref" href="#133Header" title='Header' data-ref="133Header" data-ref-filename="133Header">Header</a>.<a class="ref field" href="../AMDKernelCodeT.h.html#amd_kernel_code_t::kernel_code_entry_byte_offset" title='amd_kernel_code_t::kernel_code_entry_byte_offset' data-ref="amd_kernel_code_t::kernel_code_entry_byte_offset" data-ref-filename="amd_kernel_code_t..kernel_code_entry_byte_offset">kernel_code_entry_byte_offset</a> = <b>sizeof</b>(<a class="local col3 ref" href="#133Header" title='Header' data-ref="133Header" data-ref-filename="133Header">Header</a>);</td></tr>
<tr><th id="607">607</th><td>  <a class="local col3 ref" href="#133Header" title='Header' data-ref="133Header" data-ref-filename="133Header">Header</a>.<a class="ref field" href="../AMDKernelCodeT.h.html#amd_kernel_code_t::wavefront_size" title='amd_kernel_code_t::wavefront_size' data-ref="amd_kernel_code_t::wavefront_size" data-ref-filename="amd_kernel_code_t..wavefront_size">wavefront_size</a> = <var>6</var>;</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td>  <i>// If the code object does not support indirect functions, then the value must</i></td></tr>
<tr><th id="610">610</th><td><i>  // be 0xffffffff.</i></td></tr>
<tr><th id="611">611</th><td>  <a class="local col3 ref" href="#133Header" title='Header' data-ref="133Header" data-ref-filename="133Header">Header</a>.<a class="ref field" href="../AMDKernelCodeT.h.html#amd_kernel_code_t::call_convention" title='amd_kernel_code_t::call_convention' data-ref="amd_kernel_code_t::call_convention" data-ref-filename="amd_kernel_code_t..call_convention">call_convention</a> = -<var>1</var>;</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td>  <i>// These alignment values are specified in powers of two, so alignment =</i></td></tr>
<tr><th id="614">614</th><td><i>  // 2^n.  The minimum alignment is 2^4 = 16.</i></td></tr>
<tr><th id="615">615</th><td>  <a class="local col3 ref" href="#133Header" title='Header' data-ref="133Header" data-ref-filename="133Header">Header</a>.<a class="ref field" href="../AMDKernelCodeT.h.html#amd_kernel_code_t::kernarg_segment_alignment" title='amd_kernel_code_t::kernarg_segment_alignment' data-ref="amd_kernel_code_t::kernarg_segment_alignment" data-ref-filename="amd_kernel_code_t..kernarg_segment_alignment">kernarg_segment_alignment</a> = <var>4</var>;</td></tr>
<tr><th id="616">616</th><td>  <a class="local col3 ref" href="#133Header" title='Header' data-ref="133Header" data-ref-filename="133Header">Header</a>.<a class="ref field" href="../AMDKernelCodeT.h.html#amd_kernel_code_t::group_segment_alignment" title='amd_kernel_code_t::group_segment_alignment' data-ref="amd_kernel_code_t::group_segment_alignment" data-ref-filename="amd_kernel_code_t..group_segment_alignment">group_segment_alignment</a> = <var>4</var>;</td></tr>
<tr><th id="617">617</th><td>  <a class="local col3 ref" href="#133Header" title='Header' data-ref="133Header" data-ref-filename="133Header">Header</a>.<a class="ref field" href="../AMDKernelCodeT.h.html#amd_kernel_code_t::private_segment_alignment" title='amd_kernel_code_t::private_segment_alignment' data-ref="amd_kernel_code_t::private_segment_alignment" data-ref-filename="amd_kernel_code_t..private_segment_alignment">private_segment_alignment</a> = <var>4</var>;</td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td>  <b>if</b> (<a class="local col5 ref" href="#135Version" title='Version' data-ref="135Version" data-ref-filename="135Version">Version</a>.<a class="ref field" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major" data-ref-filename="llvm..AMDGPU..IsaVersion..Major">Major</a> &gt;= <var>10</var>) {</td></tr>
<tr><th id="620">620</th><td>    <b>if</b> (<a class="local col4 ref" href="#134STI" title='STI' data-ref="134STI" data-ref-filename="134STI">STI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>().<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitset4testEj" title='llvm::FeatureBitset::test' data-ref="_ZNK4llvm13FeatureBitset4testEj" data-ref-filename="_ZNK4llvm13FeatureBitset4testEj">test</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureWavefrontSize32" title='llvm::AMDGPU::FeatureWavefrontSize32' data-ref="llvm::AMDGPU::FeatureWavefrontSize32" data-ref-filename="llvm..AMDGPU..FeatureWavefrontSize32">FeatureWavefrontSize32</a>)) {</td></tr>
<tr><th id="621">621</th><td>      <a class="local col3 ref" href="#133Header" title='Header' data-ref="133Header" data-ref-filename="133Header">Header</a>.<a class="ref field" href="../AMDKernelCodeT.h.html#amd_kernel_code_t::wavefront_size" title='amd_kernel_code_t::wavefront_size' data-ref="amd_kernel_code_t::wavefront_size" data-ref-filename="amd_kernel_code_t..wavefront_size">wavefront_size</a> = <var>5</var>;</td></tr>
<tr><th id="622">622</th><td>      <a class="local col3 ref" href="#133Header" title='Header' data-ref="133Header" data-ref-filename="133Header">Header</a>.<a class="ref field" href="../AMDKernelCodeT.h.html#amd_kernel_code_t::code_properties" title='amd_kernel_code_t::code_properties' data-ref="amd_kernel_code_t::code_properties" data-ref-filename="amd_kernel_code_t..code_properties">code_properties</a> |= <a class="enum" href="../AMDKernelCodeT.h.html#AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32" title='AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32' data-ref="AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32" data-ref-filename="AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32">AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32</a>;</td></tr>
<tr><th id="623">623</th><td>    }</td></tr>
<tr><th id="624">624</th><td>    <a class="local col3 ref" href="#133Header" title='Header' data-ref="133Header" data-ref-filename="133Header">Header</a>.<a class="ref field" href="../AMDKernelCodeT.h.html#amd_kernel_code_t::compute_pgm_resource_registers" title='amd_kernel_code_t::compute_pgm_resource_registers' data-ref="amd_kernel_code_t::compute_pgm_resource_registers" data-ref-filename="amd_kernel_code_t..compute_pgm_resource_registers">compute_pgm_resource_registers</a> |=</td></tr>
<tr><th id="625">625</th><td>      <a class="macro" href="../SIDefines.h.html#819" title="(((STI-&gt;getFeatureBits().test(FeatureCuMode) ? 0 : 1) &amp; 0x1) &lt;&lt; 29)" data-ref="_M/S_00B848_WGP_MODE">S_00B848_WGP_MODE</a>(<a class="local col4 ref" href="#134STI" title='STI' data-ref="134STI" data-ref-filename="134STI">STI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>().<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitset4testEj" title='llvm::FeatureBitset::test' data-ref="_ZNK4llvm13FeatureBitset4testEj" data-ref-filename="_ZNK4llvm13FeatureBitset4testEj">test</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureCuMode" title='llvm::AMDGPU::FeatureCuMode' data-ref="llvm::AMDGPU::FeatureCuMode" data-ref-filename="llvm..AMDGPU..FeatureCuMode">FeatureCuMode</a>) ? <var>0</var> : <var>1</var>) |</td></tr>
<tr><th id="626">626</th><td>      <a class="macro" href="../SIDefines.h.html#822" title="(((1) &amp; 0x1) &lt;&lt; 30)" data-ref="_M/S_00B848_MEM_ORDERED">S_00B848_MEM_ORDERED</a>(<var>1</var>);</td></tr>
<tr><th id="627">627</th><td>  }</td></tr>
<tr><th id="628">628</th><td>}</td></tr>
<tr><th id="629">629</th><td></td></tr>
<tr><th id="630">630</th><td><span class="namespace">amdhsa::</span><a class="type" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#llvm::amdhsa::kernel_descriptor_t" title='llvm::amdhsa::kernel_descriptor_t' data-ref="llvm::amdhsa::kernel_descriptor_t" data-ref-filename="llvm..amdhsa..kernel_descriptor_t">kernel_descriptor_t</a> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU32getDefaultAmdhsaKernelDescriptorEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::getDefaultAmdhsaKernelDescriptor' data-ref="_ZN4llvm6AMDGPU32getDefaultAmdhsaKernelDescriptorEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU32getDefaultAmdhsaKernelDescriptorEPKNS_15MCSubtargetInfoE">getDefaultAmdhsaKernelDescriptor</dfn>(</td></tr>
<tr><th id="631">631</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col6 decl" id="136STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="136STI" data-ref-filename="136STI">STI</dfn>) {</td></tr>
<tr><th id="632">632</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> <dfn class="local col7 decl" id="137Version" title='Version' data-type='llvm::AMDGPU::IsaVersion' data-ref="137Version" data-ref-filename="137Version">Version</dfn> = <a class="ref fn" href="../../../../include/llvm/Support/TargetParser.h.html#_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE" title='llvm::AMDGPU::getIsaVersion' data-ref="_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE" data-ref-filename="_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE">getIsaVersion</a>(<a class="local col6 ref" href="#136STI" title='STI' data-ref="136STI" data-ref-filename="136STI">STI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo6getCPUEv" title='llvm::MCSubtargetInfo::getCPU' data-ref="_ZNK4llvm15MCSubtargetInfo6getCPUEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo6getCPUEv">getCPU</a>());</td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td>  <span class="namespace">amdhsa::</span><a class="type" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#llvm::amdhsa::kernel_descriptor_t" title='llvm::amdhsa::kernel_descriptor_t' data-ref="llvm::amdhsa::kernel_descriptor_t" data-ref-filename="llvm..amdhsa..kernel_descriptor_t">kernel_descriptor_t</a> <a class="ref fn fake" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#152" title='llvm::amdhsa::kernel_descriptor_t::kernel_descriptor_t' data-ref="_ZN4llvm6amdhsa19kernel_descriptor_tC1Ev" data-ref-filename="_ZN4llvm6amdhsa19kernel_descriptor_tC1Ev"></a><dfn class="local col8 decl" id="138KD" title='KD' data-type='amdhsa::kernel_descriptor_t' data-ref="138KD" data-ref-filename="138KD">KD</dfn>;</td></tr>
<tr><th id="635">635</th><td>  <a class="ref fn" href="../../../../../../include/string.h.html#memset" title='memset' data-ref="memset" data-ref-filename="memset">memset</a>(&amp;<a class="local col8 ref" href="#138KD" title='KD' data-ref="138KD" data-ref-filename="138KD">KD</a>, <var>0</var>, <b>sizeof</b>(<a class="local col8 ref" href="#138KD" title='KD' data-ref="138KD" data-ref-filename="138KD">KD</a>));</td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td>  <a class="macro" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#42" title="KD.compute_pgm_rsrc1 &amp;= ~amdhsa::COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_16_64; KD.compute_pgm_rsrc1 |= ((amdhsa::FLOAT_DENORM_MODE_FLUSH_NONE &lt;&lt; amdhsa::COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_16_64_SHIFT) &amp; amdhsa::COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_16_64)" data-ref="_M/AMDHSA_BITS_SET">AMDHSA_BITS_SET</a>(<a class="local col8 ref" href="#138KD" title='KD' data-ref="138KD" data-ref-filename="138KD">KD</a>.<a class="ref field" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1" title='llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1' data-ref="llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1" data-ref-filename="llvm..amdhsa..kernel_descriptor_t..compute_pgm_rsrc1">compute_pgm_rsrc1</a>,</td></tr>
<tr><th id="638">638</th><td>                  amdhsa::<a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#84" title='llvm::amdhsa::COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_16_64' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_16_64" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_16_64">COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_16_64</a>,</td></tr>
<tr><th id="639">639</th><td>                  amdhsa::<a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#llvm::amdhsa::FLOAT_DENORM_MODE_FLUSH_NONE" title='llvm::amdhsa::FLOAT_DENORM_MODE_FLUSH_NONE' data-ref="llvm::amdhsa::FLOAT_DENORM_MODE_FLUSH_NONE" data-ref-filename="llvm..amdhsa..FLOAT_DENORM_MODE_FLUSH_NONE">FLOAT_DENORM_MODE_FLUSH_NONE</a>);</td></tr>
<tr><th id="640">640</th><td>  <a class="macro" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#42" title="KD.compute_pgm_rsrc1 &amp;= ~amdhsa::COMPUTE_PGM_RSRC1_ENABLE_DX10_CLAMP; KD.compute_pgm_rsrc1 |= ((1 &lt;&lt; amdhsa::COMPUTE_PGM_RSRC1_ENABLE_DX10_CLAMP_SHIFT) &amp; amdhsa::COMPUTE_PGM_RSRC1_ENABLE_DX10_CLAMP)" data-ref="_M/AMDHSA_BITS_SET">AMDHSA_BITS_SET</a>(<a class="local col8 ref" href="#138KD" title='KD' data-ref="138KD" data-ref-filename="138KD">KD</a>.<a class="ref field" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1" title='llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1' data-ref="llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1" data-ref-filename="llvm..amdhsa..kernel_descriptor_t..compute_pgm_rsrc1">compute_pgm_rsrc1</a>,</td></tr>
<tr><th id="641">641</th><td>                  amdhsa::<a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#86" title='llvm::amdhsa::COMPUTE_PGM_RSRC1_ENABLE_DX10_CLAMP' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC1_ENABLE_DX10_CLAMP" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC1_ENABLE_DX10_CLAMP">COMPUTE_PGM_RSRC1_ENABLE_DX10_CLAMP</a>, <var>1</var>);</td></tr>
<tr><th id="642">642</th><td>  <a class="macro" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#42" title="KD.compute_pgm_rsrc1 &amp;= ~amdhsa::COMPUTE_PGM_RSRC1_ENABLE_IEEE_MODE; KD.compute_pgm_rsrc1 |= ((1 &lt;&lt; amdhsa::COMPUTE_PGM_RSRC1_ENABLE_IEEE_MODE_SHIFT) &amp; amdhsa::COMPUTE_PGM_RSRC1_ENABLE_IEEE_MODE)" data-ref="_M/AMDHSA_BITS_SET">AMDHSA_BITS_SET</a>(<a class="local col8 ref" href="#138KD" title='KD' data-ref="138KD" data-ref-filename="138KD">KD</a>.<a class="ref field" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1" title='llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1' data-ref="llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1" data-ref-filename="llvm..amdhsa..kernel_descriptor_t..compute_pgm_rsrc1">compute_pgm_rsrc1</a>,</td></tr>
<tr><th id="643">643</th><td>                  amdhsa::<a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#88" title='llvm::amdhsa::COMPUTE_PGM_RSRC1_ENABLE_IEEE_MODE' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC1_ENABLE_IEEE_MODE" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC1_ENABLE_IEEE_MODE">COMPUTE_PGM_RSRC1_ENABLE_IEEE_MODE</a>, <var>1</var>);</td></tr>
<tr><th id="644">644</th><td>  <a class="macro" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#42" title="KD.compute_pgm_rsrc2 &amp;= ~amdhsa::COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_X; KD.compute_pgm_rsrc2 |= ((1 &lt;&lt; amdhsa::COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_X_SHIFT) &amp; amdhsa::COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_X)" data-ref="_M/AMDHSA_BITS_SET">AMDHSA_BITS_SET</a>(<a class="local col8 ref" href="#138KD" title='KD' data-ref="138KD" data-ref-filename="138KD">KD</a>.<a class="ref field" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc2" title='llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc2' data-ref="llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc2" data-ref-filename="llvm..amdhsa..kernel_descriptor_t..compute_pgm_rsrc2">compute_pgm_rsrc2</a>,</td></tr>
<tr><th id="645">645</th><td>                  amdhsa::<a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#106" title='llvm::amdhsa::COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_X' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_X" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_X">COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_X</a>, <var>1</var>);</td></tr>
<tr><th id="646">646</th><td>  <b>if</b> (<a class="local col7 ref" href="#137Version" title='Version' data-ref="137Version" data-ref-filename="137Version">Version</a>.<a class="ref field" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major" data-ref-filename="llvm..AMDGPU..IsaVersion..Major">Major</a> &gt;= <var>10</var>) {</td></tr>
<tr><th id="647">647</th><td>    <a class="macro" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#42" title="KD.kernel_code_properties &amp;= ~amdhsa::KERNEL_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32; KD.kernel_code_properties |= ((STI-&gt;getFeatureBits().test(FeatureWavefrontSize32) ? 1 : 0 &lt;&lt; amdhsa::KERNEL_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32_SHIFT) &amp; amdhsa::KERNEL_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32)" data-ref="_M/AMDHSA_BITS_SET">AMDHSA_BITS_SET</a>(<a class="local col8 ref" href="#138KD" title='KD' data-ref="138KD" data-ref-filename="138KD">KD</a>.<a class="ref field" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#llvm::amdhsa::kernel_descriptor_t::kernel_code_properties" title='llvm::amdhsa::kernel_descriptor_t::kernel_code_properties' data-ref="llvm::amdhsa::kernel_descriptor_t::kernel_code_properties" data-ref-filename="llvm..amdhsa..kernel_descriptor_t..kernel_code_properties">kernel_code_properties</a>,</td></tr>
<tr><th id="648">648</th><td>                    amdhsa::<a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#146" title='llvm::amdhsa::KERNEL_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32' data-ref="llvm::amdhsa::KERNEL_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32" data-ref-filename="llvm..amdhsa..KERNEL_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32">KERNEL_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32</a>,</td></tr>
<tr><th id="649">649</th><td>                    <a class="local col6 ref" href="#136STI" title='STI' data-ref="136STI" data-ref-filename="136STI">STI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>().<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitset4testEj" title='llvm::FeatureBitset::test' data-ref="_ZNK4llvm13FeatureBitset4testEj" data-ref-filename="_ZNK4llvm13FeatureBitset4testEj">test</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureWavefrontSize32" title='llvm::AMDGPU::FeatureWavefrontSize32' data-ref="llvm::AMDGPU::FeatureWavefrontSize32" data-ref-filename="llvm..AMDGPU..FeatureWavefrontSize32">FeatureWavefrontSize32</a>) ? <var>1</var> : <var>0</var>);</td></tr>
<tr><th id="650">650</th><td>    <a class="macro" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#42" title="KD.compute_pgm_rsrc1 &amp;= ~amdhsa::COMPUTE_PGM_RSRC1_WGP_MODE; KD.compute_pgm_rsrc1 |= ((STI-&gt;getFeatureBits().test(FeatureCuMode) ? 0 : 1 &lt;&lt; amdhsa::COMPUTE_PGM_RSRC1_WGP_MODE_SHIFT) &amp; amdhsa::COMPUTE_PGM_RSRC1_WGP_MODE)" data-ref="_M/AMDHSA_BITS_SET">AMDHSA_BITS_SET</a>(<a class="local col8 ref" href="#138KD" title='KD' data-ref="138KD" data-ref-filename="138KD">KD</a>.<a class="ref field" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1" title='llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1' data-ref="llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1" data-ref-filename="llvm..amdhsa..kernel_descriptor_t..compute_pgm_rsrc1">compute_pgm_rsrc1</a>,</td></tr>
<tr><th id="651">651</th><td>                    amdhsa::<a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#93" title='llvm::amdhsa::COMPUTE_PGM_RSRC1_WGP_MODE' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC1_WGP_MODE" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC1_WGP_MODE">COMPUTE_PGM_RSRC1_WGP_MODE</a>,</td></tr>
<tr><th id="652">652</th><td>                    <a class="local col6 ref" href="#136STI" title='STI' data-ref="136STI" data-ref-filename="136STI">STI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>().<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitset4testEj" title='llvm::FeatureBitset::test' data-ref="_ZNK4llvm13FeatureBitset4testEj" data-ref-filename="_ZNK4llvm13FeatureBitset4testEj">test</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureCuMode" title='llvm::AMDGPU::FeatureCuMode' data-ref="llvm::AMDGPU::FeatureCuMode" data-ref-filename="llvm..AMDGPU..FeatureCuMode">FeatureCuMode</a>) ? <var>0</var> : <var>1</var>);</td></tr>
<tr><th id="653">653</th><td>    <a class="macro" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#42" title="KD.compute_pgm_rsrc1 &amp;= ~amdhsa::COMPUTE_PGM_RSRC1_MEM_ORDERED; KD.compute_pgm_rsrc1 |= ((1 &lt;&lt; amdhsa::COMPUTE_PGM_RSRC1_MEM_ORDERED_SHIFT) &amp; amdhsa::COMPUTE_PGM_RSRC1_MEM_ORDERED)" data-ref="_M/AMDHSA_BITS_SET">AMDHSA_BITS_SET</a>(<a class="local col8 ref" href="#138KD" title='KD' data-ref="138KD" data-ref-filename="138KD">KD</a>.<a class="ref field" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1" title='llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1' data-ref="llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1" data-ref-filename="llvm..amdhsa..kernel_descriptor_t..compute_pgm_rsrc1">compute_pgm_rsrc1</a>,</td></tr>
<tr><th id="654">654</th><td>                    amdhsa::<a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#94" title='llvm::amdhsa::COMPUTE_PGM_RSRC1_MEM_ORDERED' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC1_MEM_ORDERED" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC1_MEM_ORDERED">COMPUTE_PGM_RSRC1_MEM_ORDERED</a>, <var>1</var>);</td></tr>
<tr><th id="655">655</th><td>  }</td></tr>
<tr><th id="656">656</th><td>  <b>return</b> <a class="local col8 ref" href="#138KD" title='KD' data-ref="138KD" data-ref-filename="138KD">KD</a>;</td></tr>
<tr><th id="657">657</th><td>}</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU14isGroupSegmentEPKNS_11GlobalValueE" title='llvm::AMDGPU::isGroupSegment' data-ref="_ZN4llvm6AMDGPU14isGroupSegmentEPKNS_11GlobalValueE" data-ref-filename="_ZN4llvm6AMDGPU14isGroupSegmentEPKNS_11GlobalValueE">isGroupSegment</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a> *<dfn class="local col9 decl" id="139GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="139GV" data-ref-filename="139GV">GV</dfn>) {</td></tr>
<tr><th id="660">660</th><td>  <b>return</b> <a class="local col9 ref" href="#139GV" title='GV' data-ref="139GV" data-ref-filename="139GV">GV</a>-&gt;<a class="ref fn" href="../../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue15getAddressSpaceEv" title='llvm::GlobalValue::getAddressSpace' data-ref="_ZNK4llvm11GlobalValue15getAddressSpaceEv" data-ref-filename="_ZNK4llvm11GlobalValue15getAddressSpaceEv">getAddressSpace</a>() == <span class="namespace">AMDGPUAS::</span><a class="enum" href="../AMDGPU.h.html#llvm::AMDGPUAS::LOCAL_ADDRESS" title='llvm::AMDGPUAS::LOCAL_ADDRESS' data-ref="llvm::AMDGPUAS::LOCAL_ADDRESS" data-ref-filename="llvm..AMDGPUAS..LOCAL_ADDRESS">LOCAL_ADDRESS</a>;</td></tr>
<tr><th id="661">661</th><td>}</td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU15isGlobalSegmentEPKNS_11GlobalValueE" title='llvm::AMDGPU::isGlobalSegment' data-ref="_ZN4llvm6AMDGPU15isGlobalSegmentEPKNS_11GlobalValueE" data-ref-filename="_ZN4llvm6AMDGPU15isGlobalSegmentEPKNS_11GlobalValueE">isGlobalSegment</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a> *<dfn class="local col0 decl" id="140GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="140GV" data-ref-filename="140GV">GV</dfn>) {</td></tr>
<tr><th id="664">664</th><td>  <b>return</b> <a class="local col0 ref" href="#140GV" title='GV' data-ref="140GV" data-ref-filename="140GV">GV</a>-&gt;<a class="ref fn" href="../../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue15getAddressSpaceEv" title='llvm::GlobalValue::getAddressSpace' data-ref="_ZNK4llvm11GlobalValue15getAddressSpaceEv" data-ref-filename="_ZNK4llvm11GlobalValue15getAddressSpaceEv">getAddressSpace</a>() == <span class="namespace">AMDGPUAS::</span><a class="enum" href="../AMDGPU.h.html#llvm::AMDGPUAS::GLOBAL_ADDRESS" title='llvm::AMDGPUAS::GLOBAL_ADDRESS' data-ref="llvm::AMDGPUAS::GLOBAL_ADDRESS" data-ref-filename="llvm..AMDGPUAS..GLOBAL_ADDRESS">GLOBAL_ADDRESS</a>;</td></tr>
<tr><th id="665">665</th><td>}</td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU17isReadOnlySegmentEPKNS_11GlobalValueE" title='llvm::AMDGPU::isReadOnlySegment' data-ref="_ZN4llvm6AMDGPU17isReadOnlySegmentEPKNS_11GlobalValueE" data-ref-filename="_ZN4llvm6AMDGPU17isReadOnlySegmentEPKNS_11GlobalValueE">isReadOnlySegment</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a> *<dfn class="local col1 decl" id="141GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="141GV" data-ref-filename="141GV">GV</dfn>) {</td></tr>
<tr><th id="668">668</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="142AS" title='AS' data-type='unsigned int' data-ref="142AS" data-ref-filename="142AS">AS</dfn> = <a class="local col1 ref" href="#141GV" title='GV' data-ref="141GV" data-ref-filename="141GV">GV</a>-&gt;<a class="ref fn" href="../../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue15getAddressSpaceEv" title='llvm::GlobalValue::getAddressSpace' data-ref="_ZNK4llvm11GlobalValue15getAddressSpaceEv" data-ref-filename="_ZNK4llvm11GlobalValue15getAddressSpaceEv">getAddressSpace</a>();</td></tr>
<tr><th id="669">669</th><td>  <b>return</b> <a class="local col2 ref" href="#142AS" title='AS' data-ref="142AS" data-ref-filename="142AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="../AMDGPU.h.html#llvm::AMDGPUAS::CONSTANT_ADDRESS" title='llvm::AMDGPUAS::CONSTANT_ADDRESS' data-ref="llvm::AMDGPUAS::CONSTANT_ADDRESS" data-ref-filename="llvm..AMDGPUAS..CONSTANT_ADDRESS">CONSTANT_ADDRESS</a> ||</td></tr>
<tr><th id="670">670</th><td>         <a class="local col2 ref" href="#142AS" title='AS' data-ref="142AS" data-ref-filename="142AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="../AMDGPU.h.html#llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT" title='llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT' data-ref="llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT" data-ref-filename="llvm..AMDGPUAS..CONSTANT_ADDRESS_32BIT">CONSTANT_ADDRESS_32BIT</a>;</td></tr>
<tr><th id="671">671</th><td>}</td></tr>
<tr><th id="672">672</th><td></td></tr>
<tr><th id="673">673</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU32shouldEmitConstantsToTextSectionERKNS_6TripleE" title='llvm::AMDGPU::shouldEmitConstantsToTextSection' data-ref="_ZN4llvm6AMDGPU32shouldEmitConstantsToTextSectionERKNS_6TripleE" data-ref-filename="_ZN4llvm6AMDGPU32shouldEmitConstantsToTextSectionERKNS_6TripleE">shouldEmitConstantsToTextSection</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple" data-ref-filename="llvm..Triple">Triple</a> &amp;<dfn class="local col3 decl" id="143TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="143TT" data-ref-filename="143TT">TT</dfn>) {</td></tr>
<tr><th id="674">674</th><td>  <b>return</b> <a class="local col3 ref" href="#143TT" title='TT' data-ref="143TT" data-ref-filename="143TT">TT</a>.<a class="ref fn" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple7getArchEv" title='llvm::Triple::getArch' data-ref="_ZNK4llvm6Triple7getArchEv" data-ref-filename="_ZNK4llvm6Triple7getArchEv">getArch</a>() == <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple" data-ref-filename="llvm..Triple">Triple</a>::<a class="enum" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple::r600" title='llvm::Triple::r600' data-ref="llvm::Triple::r600" data-ref-filename="llvm..Triple..r600">r600</a>;</td></tr>
<tr><th id="675">675</th><td>}</td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td><em>int</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU19getIntegerAttributeERKNS_8FunctionENS_9StringRefEi" title='llvm::AMDGPU::getIntegerAttribute' data-ref="_ZN4llvm6AMDGPU19getIntegerAttributeERKNS_8FunctionENS_9StringRefEi" data-ref-filename="_ZN4llvm6AMDGPU19getIntegerAttributeERKNS_8FunctionENS_9StringRefEi">getIntegerAttribute</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col4 decl" id="144F" title='F' data-type='const llvm::Function &amp;' data-ref="144F" data-ref-filename="144F">F</dfn>, <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col5 decl" id="145Name" title='Name' data-type='llvm::StringRef' data-ref="145Name" data-ref-filename="145Name">Name</dfn>, <em>int</em> <dfn class="local col6 decl" id="146Default" title='Default' data-type='int' data-ref="146Default" data-ref-filename="146Default">Default</dfn>) {</td></tr>
<tr><th id="678">678</th><td>  <a class="type" href="../../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a> <dfn class="local col7 decl" id="147A" title='A' data-type='llvm::Attribute' data-ref="147A" data-ref-filename="147A">A</dfn> = <a class="local col4 ref" href="#144F" title='F' data-ref="144F" data-ref-filename="144F">F</a>.<a class="ref fn" href="../../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getFnAttributeENS_9StringRefE" title='llvm::Function::getFnAttribute' data-ref="_ZNK4llvm8Function14getFnAttributeENS_9StringRefE" data-ref-filename="_ZNK4llvm8Function14getFnAttributeENS_9StringRefE">getFnAttribute</a>(<a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col5 ref" href="#145Name" title='Name' data-ref="145Name" data-ref-filename="145Name">Name</a>);</td></tr>
<tr><th id="679">679</th><td>  <em>int</em> <dfn class="local col8 decl" id="148Result" title='Result' data-type='int' data-ref="148Result" data-ref-filename="148Result">Result</dfn> = <a class="local col6 ref" href="#146Default" title='Default' data-ref="146Default" data-ref-filename="146Default">Default</a>;</td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td>  <b>if</b> (<a class="local col7 ref" href="#147A" title='A' data-ref="147A" data-ref-filename="147A">A</a>.<a class="ref fn" href="../../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm9Attribute17isStringAttributeEv" title='llvm::Attribute::isStringAttribute' data-ref="_ZNK4llvm9Attribute17isStringAttributeEv" data-ref-filename="_ZNK4llvm9Attribute17isStringAttributeEv">isStringAttribute</a>()) {</td></tr>
<tr><th id="682">682</th><td>    <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col9 decl" id="149Str" title='Str' data-type='llvm::StringRef' data-ref="149Str" data-ref-filename="149Str">Str</dfn> = <a class="local col7 ref" href="#147A" title='A' data-ref="147A" data-ref-filename="147A">A</a>.<a class="ref fn" href="../../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm9Attribute16getValueAsStringEv" title='llvm::Attribute::getValueAsString' data-ref="_ZNK4llvm9Attribute16getValueAsStringEv" data-ref-filename="_ZNK4llvm9Attribute16getValueAsStringEv">getValueAsString</a>();</td></tr>
<tr><th id="683">683</th><td>    <b>if</b> (<a class="local col9 ref" href="#149Str" title='Str' data-ref="149Str" data-ref-filename="149Str">Str</a>.<a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef12getAsIntegerEjRT_" title='llvm::StringRef::getAsInteger' data-ref="_ZNK4llvm9StringRef12getAsIntegerEjRT_" data-ref-filename="_ZNK4llvm9StringRef12getAsIntegerEjRT_">getAsInteger</a>(<var>0</var>, <span class='refarg'><a class="local col8 ref" href="#148Result" title='Result' data-ref="148Result" data-ref-filename="148Result">Result</a></span>)) {</td></tr>
<tr><th id="684">684</th><td>      <a class="type" href="../../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext" data-ref-filename="llvm..LLVMContext">LLVMContext</a> &amp;<dfn class="local col0 decl" id="150Ctx" title='Ctx' data-type='llvm::LLVMContext &amp;' data-ref="150Ctx" data-ref-filename="150Ctx">Ctx</dfn> = <a class="local col4 ref" href="#144F" title='F' data-ref="144F" data-ref-filename="144F">F</a>.<a class="ref fn" href="../../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv" data-ref-filename="_ZNK4llvm8Function10getContextEv">getContext</a>();</td></tr>
<tr><th id="685">685</th><td>      <a class="local col0 ref" href="#150Ctx" title='Ctx' data-ref="150Ctx" data-ref-filename="150Ctx">Ctx</a>.<a class="ref fn" href="../../../../include/llvm/IR/LLVMContext.h.html#_ZN4llvm11LLVMContext9emitErrorERKNS_5TwineE" title='llvm::LLVMContext::emitError' data-ref="_ZN4llvm11LLVMContext9emitErrorERKNS_5TwineE" data-ref-filename="_ZN4llvm11LLVMContext9emitErrorERKNS_5TwineE">emitError</a>(<q>"can't parse integer attribute "</q> <a class="ref fn" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplEPKcRKNS_9StringRefE" title='llvm::operator+' data-ref="_ZN4llvmplEPKcRKNS_9StringRefE" data-ref-filename="_ZN4llvmplEPKcRKNS_9StringRefE">+</a> <a class="local col5 ref" href="#145Name" title='Name' data-ref="145Name" data-ref-filename="145Name">Name</a>);</td></tr>
<tr><th id="686">686</th><td>    }</td></tr>
<tr><th id="687">687</th><td>  }</td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td>  <b>return</b> <a class="local col8 ref" href="#148Result" title='Result' data-ref="148Result" data-ref-filename="148Result">Result</a>;</td></tr>
<tr><th id="690">690</th><td>}</td></tr>
<tr><th id="691">691</th><td></td></tr>
<tr><th id="692">692</th><td><span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>int</em>, <em>int</em>&gt; <dfn class="decl def fn" id="_ZN4llvm6AMDGPU23getIntegerPairAttributeERKNS_8FunctionENS_9StringRefESt4pairIiiEb" title='llvm::AMDGPU::getIntegerPairAttribute' data-ref="_ZN4llvm6AMDGPU23getIntegerPairAttributeERKNS_8FunctionENS_9StringRefESt4pairIiiEb" data-ref-filename="_ZN4llvm6AMDGPU23getIntegerPairAttributeERKNS_8FunctionENS_9StringRefESt4pairIiiEb">getIntegerPairAttribute</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col1 decl" id="151F" title='F' data-type='const llvm::Function &amp;' data-ref="151F" data-ref-filename="151F">F</dfn>,</td></tr>
<tr><th id="693">693</th><td>                                            <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col2 decl" id="152Name" title='Name' data-type='llvm::StringRef' data-ref="152Name" data-ref-filename="152Name">Name</dfn>,</td></tr>
<tr><th id="694">694</th><td>                                            <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>int</em>, <em>int</em>&gt; <dfn class="local col3 decl" id="153Default" title='Default' data-type='std::pair&lt;int, int&gt;' data-ref="153Default" data-ref-filename="153Default">Default</dfn>,</td></tr>
<tr><th id="695">695</th><td>                                            <em>bool</em> <dfn class="local col4 decl" id="154OnlyFirstRequired" title='OnlyFirstRequired' data-type='bool' data-ref="154OnlyFirstRequired" data-ref-filename="154OnlyFirstRequired">OnlyFirstRequired</dfn>) {</td></tr>
<tr><th id="696">696</th><td>  <a class="type" href="../../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a> <dfn class="local col5 decl" id="155A" title='A' data-type='llvm::Attribute' data-ref="155A" data-ref-filename="155A">A</dfn> = <a class="local col1 ref" href="#151F" title='F' data-ref="151F" data-ref-filename="151F">F</a>.<a class="ref fn" href="../../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getFnAttributeENS_9StringRefE" title='llvm::Function::getFnAttribute' data-ref="_ZNK4llvm8Function14getFnAttributeENS_9StringRefE" data-ref-filename="_ZNK4llvm8Function14getFnAttributeENS_9StringRefE">getFnAttribute</a>(<a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col2 ref" href="#152Name" title='Name' data-ref="152Name" data-ref-filename="152Name">Name</a>);</td></tr>
<tr><th id="697">697</th><td>  <b>if</b> (!<a class="local col5 ref" href="#155A" title='A' data-ref="155A" data-ref-filename="155A">A</a>.<a class="ref fn" href="../../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm9Attribute17isStringAttributeEv" title='llvm::Attribute::isStringAttribute' data-ref="_ZNK4llvm9Attribute17isStringAttributeEv" data-ref-filename="_ZNK4llvm9Attribute17isStringAttributeEv">isStringAttribute</a>())</td></tr>
<tr><th id="698">698</th><td>    <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairIT_T0_E"></span><a class="local col3 ref" href="#153Default" title='Default' data-ref="153Default" data-ref-filename="153Default">Default</a>;</td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td>  <a class="type" href="../../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext" data-ref-filename="llvm..LLVMContext">LLVMContext</a> &amp;<dfn class="local col6 decl" id="156Ctx" title='Ctx' data-type='llvm::LLVMContext &amp;' data-ref="156Ctx" data-ref-filename="156Ctx">Ctx</dfn> = <a class="local col1 ref" href="#151F" title='F' data-ref="151F" data-ref-filename="151F">F</a>.<a class="ref fn" href="../../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv" data-ref-filename="_ZNK4llvm8Function10getContextEv">getContext</a>();</td></tr>
<tr><th id="701">701</th><td>  <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>int</em>, <em>int</em>&gt; <dfn class="local col7 decl" id="157Ints" title='Ints' data-type='std::pair&lt;int, int&gt;' data-ref="157Ints" data-ref-filename="157Ints">Ints</dfn> = <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1ERKSt4pairIT_T0_E" data-ref-filename="_ZNSt4pairC1ERKSt4pairIT_T0_E"></span><a class="local col3 ref" href="#153Default" title='Default' data-ref="153Default" data-ref-filename="153Default">Default</a>;</td></tr>
<tr><th id="702">702</th><td>  <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a>, <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a>&gt; <dfn class="local col8 decl" id="158Strs" title='Strs' data-type='std::pair&lt;StringRef, StringRef&gt;' data-ref="158Strs" data-ref-filename="158Strs">Strs</dfn> = <a class="local col5 ref" href="#155A" title='A' data-ref="155A" data-ref-filename="155A">A</a>.<a class="ref fn" href="../../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm9Attribute16getValueAsStringEv" title='llvm::Attribute::getValueAsString' data-ref="_ZNK4llvm9Attribute16getValueAsStringEv" data-ref-filename="_ZNK4llvm9Attribute16getValueAsStringEv">getValueAsString</a>().<a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5splitEc" title='llvm::StringRef::split' data-ref="_ZNK4llvm9StringRef5splitEc" data-ref-filename="_ZNK4llvm9StringRef5splitEc">split</a>(<kbd>','</kbd>);</td></tr>
<tr><th id="703">703</th><td>  <b>if</b> (<a class="local col8 ref" href="#158Strs" title='Strs' data-ref="158Strs" data-ref-filename="158Strs">Strs</a>.<span class='ref field' title='std::pair&lt;llvm::StringRef, llvm::StringRef&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>.<a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4trimES0_" title='llvm::StringRef::trim' data-ref="_ZNK4llvm9StringRef4trimES0_" data-ref-filename="_ZNK4llvm9StringRef4trimES0_">trim</a>().<a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef12getAsIntegerEjRT_" title='llvm::StringRef::getAsInteger' data-ref="_ZNK4llvm9StringRef12getAsIntegerEjRT_" data-ref-filename="_ZNK4llvm9StringRef12getAsIntegerEjRT_">getAsInteger</a>(<var>0</var>, <span class='refarg'><a class="local col7 ref" href="#157Ints" title='Ints' data-ref="157Ints" data-ref-filename="157Ints">Ints</a>.<span class='ref field' title='std::pair&lt;int, int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span></span>)) {</td></tr>
<tr><th id="704">704</th><td>    <a class="local col6 ref" href="#156Ctx" title='Ctx' data-ref="156Ctx" data-ref-filename="156Ctx">Ctx</a>.<a class="ref fn" href="../../../../include/llvm/IR/LLVMContext.h.html#_ZN4llvm11LLVMContext9emitErrorERKNS_5TwineE" title='llvm::LLVMContext::emitError' data-ref="_ZN4llvm11LLVMContext9emitErrorERKNS_5TwineE" data-ref-filename="_ZN4llvm11LLVMContext9emitErrorERKNS_5TwineE">emitError</a>(<q>"can't parse first integer attribute "</q> <a class="ref fn" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplEPKcRKNS_9StringRefE" title='llvm::operator+' data-ref="_ZN4llvmplEPKcRKNS_9StringRefE" data-ref-filename="_ZN4llvmplEPKcRKNS_9StringRefE">+</a> <a class="local col2 ref" href="#152Name" title='Name' data-ref="152Name" data-ref-filename="152Name">Name</a>);</td></tr>
<tr><th id="705">705</th><td>    <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairIT_T0_E"></span><a class="local col3 ref" href="#153Default" title='Default' data-ref="153Default" data-ref-filename="153Default">Default</a>;</td></tr>
<tr><th id="706">706</th><td>  }</td></tr>
<tr><th id="707">707</th><td>  <b>if</b> (<a class="local col8 ref" href="#158Strs" title='Strs' data-ref="158Strs" data-ref-filename="158Strs">Strs</a>.<span class='ref field' title='std::pair&lt;llvm::StringRef, llvm::StringRef&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>.<a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4trimES0_" title='llvm::StringRef::trim' data-ref="_ZNK4llvm9StringRef4trimES0_" data-ref-filename="_ZNK4llvm9StringRef4trimES0_">trim</a>().<a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef12getAsIntegerEjRT_" title='llvm::StringRef::getAsInteger' data-ref="_ZNK4llvm9StringRef12getAsIntegerEjRT_" data-ref-filename="_ZNK4llvm9StringRef12getAsIntegerEjRT_">getAsInteger</a>(<var>0</var>, <span class='refarg'><a class="local col7 ref" href="#157Ints" title='Ints' data-ref="157Ints" data-ref-filename="157Ints">Ints</a>.<span class='ref field' title='std::pair&lt;int, int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span></span>)) {</td></tr>
<tr><th id="708">708</th><td>    <b>if</b> (!<a class="local col4 ref" href="#154OnlyFirstRequired" title='OnlyFirstRequired' data-ref="154OnlyFirstRequired" data-ref-filename="154OnlyFirstRequired">OnlyFirstRequired</a> || !<a class="local col8 ref" href="#158Strs" title='Strs' data-ref="158Strs" data-ref-filename="158Strs">Strs</a>.<span class='ref field' title='std::pair&lt;llvm::StringRef, llvm::StringRef&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>.<a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4trimES0_" title='llvm::StringRef::trim' data-ref="_ZNK4llvm9StringRef4trimES0_" data-ref-filename="_ZNK4llvm9StringRef4trimES0_">trim</a>().<a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv" data-ref-filename="_ZNK4llvm9StringRef5emptyEv">empty</a>()) {</td></tr>
<tr><th id="709">709</th><td>      <a class="local col6 ref" href="#156Ctx" title='Ctx' data-ref="156Ctx" data-ref-filename="156Ctx">Ctx</a>.<a class="ref fn" href="../../../../include/llvm/IR/LLVMContext.h.html#_ZN4llvm11LLVMContext9emitErrorERKNS_5TwineE" title='llvm::LLVMContext::emitError' data-ref="_ZN4llvm11LLVMContext9emitErrorERKNS_5TwineE" data-ref-filename="_ZN4llvm11LLVMContext9emitErrorERKNS_5TwineE">emitError</a>(<q>"can't parse second integer attribute "</q> <a class="ref fn" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplEPKcRKNS_9StringRefE" title='llvm::operator+' data-ref="_ZN4llvmplEPKcRKNS_9StringRefE" data-ref-filename="_ZN4llvmplEPKcRKNS_9StringRefE">+</a> <a class="local col2 ref" href="#152Name" title='Name' data-ref="152Name" data-ref-filename="152Name">Name</a>);</td></tr>
<tr><th id="710">710</th><td>      <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairIT_T0_E"></span><a class="local col3 ref" href="#153Default" title='Default' data-ref="153Default" data-ref-filename="153Default">Default</a>;</td></tr>
<tr><th id="711">711</th><td>    }</td></tr>
<tr><th id="712">712</th><td>  }</td></tr>
<tr><th id="713">713</th><td></td></tr>
<tr><th id="714">714</th><td>  <b>return</b> <a class="local col7 ref" href="#157Ints" title='Ints' data-ref="157Ints" data-ref-filename="157Ints">Ints</a>;</td></tr>
<tr><th id="715">715</th><td>}</td></tr>
<tr><th id="716">716</th><td></td></tr>
<tr><th id="717">717</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU15getVmcntBitMaskERKNS0_10IsaVersionE" title='llvm::AMDGPU::getVmcntBitMask' data-ref="_ZN4llvm6AMDGPU15getVmcntBitMaskERKNS0_10IsaVersionE" data-ref-filename="_ZN4llvm6AMDGPU15getVmcntBitMaskERKNS0_10IsaVersionE">getVmcntBitMask</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> &amp;<dfn class="local col9 decl" id="159Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="159Version" data-ref-filename="159Version">Version</dfn>) {</td></tr>
<tr><th id="718">718</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="160VmcntLo" title='VmcntLo' data-type='unsigned int' data-ref="160VmcntLo" data-ref-filename="160VmcntLo">VmcntLo</dfn> = (<var>1</var> &lt;&lt; <a class="tu ref fn" href="#_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv" title='(anonymous namespace)::getVmcntBitWidthLo' data-use='c' data-ref="_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv" data-ref-filename="_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv">getVmcntBitWidthLo</a>()) - <var>1</var>;</td></tr>
<tr><th id="719">719</th><td>  <b>if</b> (<a class="local col9 ref" href="#159Version" title='Version' data-ref="159Version" data-ref-filename="159Version">Version</a>.<a class="ref field" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major" data-ref-filename="llvm..AMDGPU..IsaVersion..Major">Major</a> &lt; <var>9</var>)</td></tr>
<tr><th id="720">720</th><td>    <b>return</b> <a class="local col0 ref" href="#160VmcntLo" title='VmcntLo' data-ref="160VmcntLo" data-ref-filename="160VmcntLo">VmcntLo</a>;</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="161VmcntHi" title='VmcntHi' data-type='unsigned int' data-ref="161VmcntHi" data-ref-filename="161VmcntHi">VmcntHi</dfn> = ((<var>1</var> &lt;&lt; <a class="tu ref fn" href="#_ZN12_GLOBAL__N_118getVmcntBitWidthHiEv" title='(anonymous namespace)::getVmcntBitWidthHi' data-use='c' data-ref="_ZN12_GLOBAL__N_118getVmcntBitWidthHiEv" data-ref-filename="_ZN12_GLOBAL__N_118getVmcntBitWidthHiEv">getVmcntBitWidthHi</a>()) - <var>1</var>) &lt;&lt; <a class="tu ref fn" href="#_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv" title='(anonymous namespace)::getVmcntBitWidthLo' data-use='c' data-ref="_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv" data-ref-filename="_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv">getVmcntBitWidthLo</a>();</td></tr>
<tr><th id="723">723</th><td>  <b>return</b> <a class="local col0 ref" href="#160VmcntLo" title='VmcntLo' data-ref="160VmcntLo" data-ref-filename="160VmcntLo">VmcntLo</a> | <a class="local col1 ref" href="#161VmcntHi" title='VmcntHi' data-ref="161VmcntHi" data-ref-filename="161VmcntHi">VmcntHi</a>;</td></tr>
<tr><th id="724">724</th><td>}</td></tr>
<tr><th id="725">725</th><td></td></tr>
<tr><th id="726">726</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU16getExpcntBitMaskERKNS0_10IsaVersionE" title='llvm::AMDGPU::getExpcntBitMask' data-ref="_ZN4llvm6AMDGPU16getExpcntBitMaskERKNS0_10IsaVersionE" data-ref-filename="_ZN4llvm6AMDGPU16getExpcntBitMaskERKNS0_10IsaVersionE">getExpcntBitMask</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> &amp;<dfn class="local col2 decl" id="162Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="162Version" data-ref-filename="162Version">Version</dfn>) {</td></tr>
<tr><th id="727">727</th><td>  <b>return</b> (<var>1</var> &lt;&lt; <a class="tu ref fn" href="#_ZN12_GLOBAL__N_117getExpcntBitWidthEv" title='(anonymous namespace)::getExpcntBitWidth' data-use='c' data-ref="_ZN12_GLOBAL__N_117getExpcntBitWidthEv" data-ref-filename="_ZN12_GLOBAL__N_117getExpcntBitWidthEv">getExpcntBitWidth</a>()) - <var>1</var>;</td></tr>
<tr><th id="728">728</th><td>}</td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU17getLgkmcntBitMaskERKNS0_10IsaVersionE" title='llvm::AMDGPU::getLgkmcntBitMask' data-ref="_ZN4llvm6AMDGPU17getLgkmcntBitMaskERKNS0_10IsaVersionE" data-ref-filename="_ZN4llvm6AMDGPU17getLgkmcntBitMaskERKNS0_10IsaVersionE">getLgkmcntBitMask</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> &amp;<dfn class="local col3 decl" id="163Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="163Version" data-ref-filename="163Version">Version</dfn>) {</td></tr>
<tr><th id="731">731</th><td>  <b>return</b> (<var>1</var> &lt;&lt; <a class="tu ref fn" href="#_ZN12_GLOBAL__N_118getLgkmcntBitWidthEj" title='(anonymous namespace)::getLgkmcntBitWidth' data-use='c' data-ref="_ZN12_GLOBAL__N_118getLgkmcntBitWidthEj" data-ref-filename="_ZN12_GLOBAL__N_118getLgkmcntBitWidthEj">getLgkmcntBitWidth</a>(<a class="local col3 ref" href="#163Version" title='Version' data-ref="163Version" data-ref-filename="163Version">Version</a>.<a class="ref field" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major" data-ref-filename="llvm..AMDGPU..IsaVersion..Major">Major</a>)) - <var>1</var>;</td></tr>
<tr><th id="732">732</th><td>}</td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU17getWaitcntBitMaskERKNS0_10IsaVersionE" title='llvm::AMDGPU::getWaitcntBitMask' data-ref="_ZN4llvm6AMDGPU17getWaitcntBitMaskERKNS0_10IsaVersionE" data-ref-filename="_ZN4llvm6AMDGPU17getWaitcntBitMaskERKNS0_10IsaVersionE">getWaitcntBitMask</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> &amp;<dfn class="local col4 decl" id="164Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="164Version" data-ref-filename="164Version">Version</dfn>) {</td></tr>
<tr><th id="735">735</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="165VmcntLo" title='VmcntLo' data-type='unsigned int' data-ref="165VmcntLo" data-ref-filename="165VmcntLo">VmcntLo</dfn> = <a class="tu ref fn" href="#_ZN12_GLOBAL__N_110getBitMaskEjj" title='(anonymous namespace)::getBitMask' data-use='c' data-ref="_ZN12_GLOBAL__N_110getBitMaskEjj" data-ref-filename="_ZN12_GLOBAL__N_110getBitMaskEjj">getBitMask</a>(<a class="tu ref fn" href="#_ZN12_GLOBAL__N_118getVmcntBitShiftLoEv" title='(anonymous namespace)::getVmcntBitShiftLo' data-use='c' data-ref="_ZN12_GLOBAL__N_118getVmcntBitShiftLoEv" data-ref-filename="_ZN12_GLOBAL__N_118getVmcntBitShiftLoEv">getVmcntBitShiftLo</a>(), <a class="tu ref fn" href="#_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv" title='(anonymous namespace)::getVmcntBitWidthLo' data-use='c' data-ref="_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv" data-ref-filename="_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv">getVmcntBitWidthLo</a>());</td></tr>
<tr><th id="736">736</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="166Expcnt" title='Expcnt' data-type='unsigned int' data-ref="166Expcnt" data-ref-filename="166Expcnt">Expcnt</dfn> = <a class="tu ref fn" href="#_ZN12_GLOBAL__N_110getBitMaskEjj" title='(anonymous namespace)::getBitMask' data-use='c' data-ref="_ZN12_GLOBAL__N_110getBitMaskEjj" data-ref-filename="_ZN12_GLOBAL__N_110getBitMaskEjj">getBitMask</a>(<a class="tu ref fn" href="#_ZN12_GLOBAL__N_117getExpcntBitShiftEv" title='(anonymous namespace)::getExpcntBitShift' data-use='c' data-ref="_ZN12_GLOBAL__N_117getExpcntBitShiftEv" data-ref-filename="_ZN12_GLOBAL__N_117getExpcntBitShiftEv">getExpcntBitShift</a>(), <a class="tu ref fn" href="#_ZN12_GLOBAL__N_117getExpcntBitWidthEv" title='(anonymous namespace)::getExpcntBitWidth' data-use='c' data-ref="_ZN12_GLOBAL__N_117getExpcntBitWidthEv" data-ref-filename="_ZN12_GLOBAL__N_117getExpcntBitWidthEv">getExpcntBitWidth</a>());</td></tr>
<tr><th id="737">737</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="167Lgkmcnt" title='Lgkmcnt' data-type='unsigned int' data-ref="167Lgkmcnt" data-ref-filename="167Lgkmcnt">Lgkmcnt</dfn> = <a class="tu ref fn" href="#_ZN12_GLOBAL__N_110getBitMaskEjj" title='(anonymous namespace)::getBitMask' data-use='c' data-ref="_ZN12_GLOBAL__N_110getBitMaskEjj" data-ref-filename="_ZN12_GLOBAL__N_110getBitMaskEjj">getBitMask</a>(<a class="tu ref fn" href="#_ZN12_GLOBAL__N_118getLgkmcntBitShiftEv" title='(anonymous namespace)::getLgkmcntBitShift' data-use='c' data-ref="_ZN12_GLOBAL__N_118getLgkmcntBitShiftEv" data-ref-filename="_ZN12_GLOBAL__N_118getLgkmcntBitShiftEv">getLgkmcntBitShift</a>(),</td></tr>
<tr><th id="738">738</th><td>                                <a class="tu ref fn" href="#_ZN12_GLOBAL__N_118getLgkmcntBitWidthEj" title='(anonymous namespace)::getLgkmcntBitWidth' data-use='c' data-ref="_ZN12_GLOBAL__N_118getLgkmcntBitWidthEj" data-ref-filename="_ZN12_GLOBAL__N_118getLgkmcntBitWidthEj">getLgkmcntBitWidth</a>(<a class="local col4 ref" href="#164Version" title='Version' data-ref="164Version" data-ref-filename="164Version">Version</a>.<a class="ref field" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major" data-ref-filename="llvm..AMDGPU..IsaVersion..Major">Major</a>));</td></tr>
<tr><th id="739">739</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="168Waitcnt" title='Waitcnt' data-type='unsigned int' data-ref="168Waitcnt" data-ref-filename="168Waitcnt">Waitcnt</dfn> = <a class="local col5 ref" href="#165VmcntLo" title='VmcntLo' data-ref="165VmcntLo" data-ref-filename="165VmcntLo">VmcntLo</a> | <a class="local col6 ref" href="#166Expcnt" title='Expcnt' data-ref="166Expcnt" data-ref-filename="166Expcnt">Expcnt</a> | <a class="local col7 ref" href="#167Lgkmcnt" title='Lgkmcnt' data-ref="167Lgkmcnt" data-ref-filename="167Lgkmcnt">Lgkmcnt</a>;</td></tr>
<tr><th id="740">740</th><td>  <b>if</b> (<a class="local col4 ref" href="#164Version" title='Version' data-ref="164Version" data-ref-filename="164Version">Version</a>.<a class="ref field" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major" data-ref-filename="llvm..AMDGPU..IsaVersion..Major">Major</a> &lt; <var>9</var>)</td></tr>
<tr><th id="741">741</th><td>    <b>return</b> <a class="local col8 ref" href="#168Waitcnt" title='Waitcnt' data-ref="168Waitcnt" data-ref-filename="168Waitcnt">Waitcnt</a>;</td></tr>
<tr><th id="742">742</th><td></td></tr>
<tr><th id="743">743</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="169VmcntHi" title='VmcntHi' data-type='unsigned int' data-ref="169VmcntHi" data-ref-filename="169VmcntHi">VmcntHi</dfn> = <a class="tu ref fn" href="#_ZN12_GLOBAL__N_110getBitMaskEjj" title='(anonymous namespace)::getBitMask' data-use='c' data-ref="_ZN12_GLOBAL__N_110getBitMaskEjj" data-ref-filename="_ZN12_GLOBAL__N_110getBitMaskEjj">getBitMask</a>(<a class="tu ref fn" href="#_ZN12_GLOBAL__N_118getVmcntBitShiftHiEv" title='(anonymous namespace)::getVmcntBitShiftHi' data-use='c' data-ref="_ZN12_GLOBAL__N_118getVmcntBitShiftHiEv" data-ref-filename="_ZN12_GLOBAL__N_118getVmcntBitShiftHiEv">getVmcntBitShiftHi</a>(), <a class="tu ref fn" href="#_ZN12_GLOBAL__N_118getVmcntBitWidthHiEv" title='(anonymous namespace)::getVmcntBitWidthHi' data-use='c' data-ref="_ZN12_GLOBAL__N_118getVmcntBitWidthHiEv" data-ref-filename="_ZN12_GLOBAL__N_118getVmcntBitWidthHiEv">getVmcntBitWidthHi</a>());</td></tr>
<tr><th id="744">744</th><td>  <b>return</b> <a class="local col8 ref" href="#168Waitcnt" title='Waitcnt' data-ref="168Waitcnt" data-ref-filename="168Waitcnt">Waitcnt</a> | <a class="local col9 ref" href="#169VmcntHi" title='VmcntHi' data-ref="169VmcntHi" data-ref-filename="169VmcntHi">VmcntHi</a>;</td></tr>
<tr><th id="745">745</th><td>}</td></tr>
<tr><th id="746">746</th><td></td></tr>
<tr><th id="747">747</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU11decodeVmcntERKNS0_10IsaVersionEj" title='llvm::AMDGPU::decodeVmcnt' data-ref="_ZN4llvm6AMDGPU11decodeVmcntERKNS0_10IsaVersionEj" data-ref-filename="_ZN4llvm6AMDGPU11decodeVmcntERKNS0_10IsaVersionEj">decodeVmcnt</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> &amp;<dfn class="local col0 decl" id="170Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="170Version" data-ref-filename="170Version">Version</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="171Waitcnt" title='Waitcnt' data-type='unsigned int' data-ref="171Waitcnt" data-ref-filename="171Waitcnt">Waitcnt</dfn>) {</td></tr>
<tr><th id="748">748</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="172VmcntLo" title='VmcntLo' data-type='unsigned int' data-ref="172VmcntLo" data-ref-filename="172VmcntLo">VmcntLo</dfn> =</td></tr>
<tr><th id="749">749</th><td>      <a class="tu ref fn" href="#_ZN12_GLOBAL__N_110unpackBitsEjjj" title='(anonymous namespace)::unpackBits' data-use='c' data-ref="_ZN12_GLOBAL__N_110unpackBitsEjjj" data-ref-filename="_ZN12_GLOBAL__N_110unpackBitsEjjj">unpackBits</a>(<a class="local col1 ref" href="#171Waitcnt" title='Waitcnt' data-ref="171Waitcnt" data-ref-filename="171Waitcnt">Waitcnt</a>, <a class="tu ref fn" href="#_ZN12_GLOBAL__N_118getVmcntBitShiftLoEv" title='(anonymous namespace)::getVmcntBitShiftLo' data-use='c' data-ref="_ZN12_GLOBAL__N_118getVmcntBitShiftLoEv" data-ref-filename="_ZN12_GLOBAL__N_118getVmcntBitShiftLoEv">getVmcntBitShiftLo</a>(), <a class="tu ref fn" href="#_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv" title='(anonymous namespace)::getVmcntBitWidthLo' data-use='c' data-ref="_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv" data-ref-filename="_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv">getVmcntBitWidthLo</a>());</td></tr>
<tr><th id="750">750</th><td>  <b>if</b> (<a class="local col0 ref" href="#170Version" title='Version' data-ref="170Version" data-ref-filename="170Version">Version</a>.<a class="ref field" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major" data-ref-filename="llvm..AMDGPU..IsaVersion..Major">Major</a> &lt; <var>9</var>)</td></tr>
<tr><th id="751">751</th><td>    <b>return</b> <a class="local col2 ref" href="#172VmcntLo" title='VmcntLo' data-ref="172VmcntLo" data-ref-filename="172VmcntLo">VmcntLo</a>;</td></tr>
<tr><th id="752">752</th><td></td></tr>
<tr><th id="753">753</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="173VmcntHi" title='VmcntHi' data-type='unsigned int' data-ref="173VmcntHi" data-ref-filename="173VmcntHi">VmcntHi</dfn> =</td></tr>
<tr><th id="754">754</th><td>      <a class="tu ref fn" href="#_ZN12_GLOBAL__N_110unpackBitsEjjj" title='(anonymous namespace)::unpackBits' data-use='c' data-ref="_ZN12_GLOBAL__N_110unpackBitsEjjj" data-ref-filename="_ZN12_GLOBAL__N_110unpackBitsEjjj">unpackBits</a>(<a class="local col1 ref" href="#171Waitcnt" title='Waitcnt' data-ref="171Waitcnt" data-ref-filename="171Waitcnt">Waitcnt</a>, <a class="tu ref fn" href="#_ZN12_GLOBAL__N_118getVmcntBitShiftHiEv" title='(anonymous namespace)::getVmcntBitShiftHi' data-use='c' data-ref="_ZN12_GLOBAL__N_118getVmcntBitShiftHiEv" data-ref-filename="_ZN12_GLOBAL__N_118getVmcntBitShiftHiEv">getVmcntBitShiftHi</a>(), <a class="tu ref fn" href="#_ZN12_GLOBAL__N_118getVmcntBitWidthHiEv" title='(anonymous namespace)::getVmcntBitWidthHi' data-use='c' data-ref="_ZN12_GLOBAL__N_118getVmcntBitWidthHiEv" data-ref-filename="_ZN12_GLOBAL__N_118getVmcntBitWidthHiEv">getVmcntBitWidthHi</a>());</td></tr>
<tr><th id="755">755</th><td>  <a class="local col3 ref" href="#173VmcntHi" title='VmcntHi' data-ref="173VmcntHi" data-ref-filename="173VmcntHi">VmcntHi</a> &lt;&lt;= <a class="tu ref fn" href="#_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv" title='(anonymous namespace)::getVmcntBitWidthLo' data-use='c' data-ref="_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv" data-ref-filename="_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv">getVmcntBitWidthLo</a>();</td></tr>
<tr><th id="756">756</th><td>  <b>return</b> <a class="local col2 ref" href="#172VmcntLo" title='VmcntLo' data-ref="172VmcntLo" data-ref-filename="172VmcntLo">VmcntLo</a> | <a class="local col3 ref" href="#173VmcntHi" title='VmcntHi' data-ref="173VmcntHi" data-ref-filename="173VmcntHi">VmcntHi</a>;</td></tr>
<tr><th id="757">757</th><td>}</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU12decodeExpcntERKNS0_10IsaVersionEj" title='llvm::AMDGPU::decodeExpcnt' data-ref="_ZN4llvm6AMDGPU12decodeExpcntERKNS0_10IsaVersionEj" data-ref-filename="_ZN4llvm6AMDGPU12decodeExpcntERKNS0_10IsaVersionEj">decodeExpcnt</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> &amp;<dfn class="local col4 decl" id="174Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="174Version" data-ref-filename="174Version">Version</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="175Waitcnt" title='Waitcnt' data-type='unsigned int' data-ref="175Waitcnt" data-ref-filename="175Waitcnt">Waitcnt</dfn>) {</td></tr>
<tr><th id="760">760</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZN12_GLOBAL__N_110unpackBitsEjjj" title='(anonymous namespace)::unpackBits' data-use='c' data-ref="_ZN12_GLOBAL__N_110unpackBitsEjjj" data-ref-filename="_ZN12_GLOBAL__N_110unpackBitsEjjj">unpackBits</a>(<a class="local col5 ref" href="#175Waitcnt" title='Waitcnt' data-ref="175Waitcnt" data-ref-filename="175Waitcnt">Waitcnt</a>, <a class="tu ref fn" href="#_ZN12_GLOBAL__N_117getExpcntBitShiftEv" title='(anonymous namespace)::getExpcntBitShift' data-use='c' data-ref="_ZN12_GLOBAL__N_117getExpcntBitShiftEv" data-ref-filename="_ZN12_GLOBAL__N_117getExpcntBitShiftEv">getExpcntBitShift</a>(), <a class="tu ref fn" href="#_ZN12_GLOBAL__N_117getExpcntBitWidthEv" title='(anonymous namespace)::getExpcntBitWidth' data-use='c' data-ref="_ZN12_GLOBAL__N_117getExpcntBitWidthEv" data-ref-filename="_ZN12_GLOBAL__N_117getExpcntBitWidthEv">getExpcntBitWidth</a>());</td></tr>
<tr><th id="761">761</th><td>}</td></tr>
<tr><th id="762">762</th><td></td></tr>
<tr><th id="763">763</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU13decodeLgkmcntERKNS0_10IsaVersionEj" title='llvm::AMDGPU::decodeLgkmcnt' data-ref="_ZN4llvm6AMDGPU13decodeLgkmcntERKNS0_10IsaVersionEj" data-ref-filename="_ZN4llvm6AMDGPU13decodeLgkmcntERKNS0_10IsaVersionEj">decodeLgkmcnt</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> &amp;<dfn class="local col6 decl" id="176Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="176Version" data-ref-filename="176Version">Version</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="177Waitcnt" title='Waitcnt' data-type='unsigned int' data-ref="177Waitcnt" data-ref-filename="177Waitcnt">Waitcnt</dfn>) {</td></tr>
<tr><th id="764">764</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZN12_GLOBAL__N_110unpackBitsEjjj" title='(anonymous namespace)::unpackBits' data-use='c' data-ref="_ZN12_GLOBAL__N_110unpackBitsEjjj" data-ref-filename="_ZN12_GLOBAL__N_110unpackBitsEjjj">unpackBits</a>(<a class="local col7 ref" href="#177Waitcnt" title='Waitcnt' data-ref="177Waitcnt" data-ref-filename="177Waitcnt">Waitcnt</a>, <a class="tu ref fn" href="#_ZN12_GLOBAL__N_118getLgkmcntBitShiftEv" title='(anonymous namespace)::getLgkmcntBitShift' data-use='c' data-ref="_ZN12_GLOBAL__N_118getLgkmcntBitShiftEv" data-ref-filename="_ZN12_GLOBAL__N_118getLgkmcntBitShiftEv">getLgkmcntBitShift</a>(),</td></tr>
<tr><th id="765">765</th><td>                    <a class="tu ref fn" href="#_ZN12_GLOBAL__N_118getLgkmcntBitWidthEj" title='(anonymous namespace)::getLgkmcntBitWidth' data-use='c' data-ref="_ZN12_GLOBAL__N_118getLgkmcntBitWidthEj" data-ref-filename="_ZN12_GLOBAL__N_118getLgkmcntBitWidthEj">getLgkmcntBitWidth</a>(<a class="local col6 ref" href="#176Version" title='Version' data-ref="176Version" data-ref-filename="176Version">Version</a>.<a class="ref field" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major" data-ref-filename="llvm..AMDGPU..IsaVersion..Major">Major</a>));</td></tr>
<tr><th id="766">766</th><td>}</td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td><em>void</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU13decodeWaitcntERKNS0_10IsaVersionEjRjS4_S4_" title='llvm::AMDGPU::decodeWaitcnt' data-ref="_ZN4llvm6AMDGPU13decodeWaitcntERKNS0_10IsaVersionEjRjS4_S4_" data-ref-filename="_ZN4llvm6AMDGPU13decodeWaitcntERKNS0_10IsaVersionEjRjS4_S4_">decodeWaitcnt</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> &amp;<dfn class="local col8 decl" id="178Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="178Version" data-ref-filename="178Version">Version</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="179Waitcnt" title='Waitcnt' data-type='unsigned int' data-ref="179Waitcnt" data-ref-filename="179Waitcnt">Waitcnt</dfn>,</td></tr>
<tr><th id="769">769</th><td>                   <em>unsigned</em> &amp;<dfn class="local col0 decl" id="180Vmcnt" title='Vmcnt' data-type='unsigned int &amp;' data-ref="180Vmcnt" data-ref-filename="180Vmcnt">Vmcnt</dfn>, <em>unsigned</em> &amp;<dfn class="local col1 decl" id="181Expcnt" title='Expcnt' data-type='unsigned int &amp;' data-ref="181Expcnt" data-ref-filename="181Expcnt">Expcnt</dfn>, <em>unsigned</em> &amp;<dfn class="local col2 decl" id="182Lgkmcnt" title='Lgkmcnt' data-type='unsigned int &amp;' data-ref="182Lgkmcnt" data-ref-filename="182Lgkmcnt">Lgkmcnt</dfn>) {</td></tr>
<tr><th id="770">770</th><td>  <a class="local col0 ref" href="#180Vmcnt" title='Vmcnt' data-ref="180Vmcnt" data-ref-filename="180Vmcnt">Vmcnt</a> = <a class="ref fn" href="#_ZN4llvm6AMDGPU11decodeVmcntERKNS0_10IsaVersionEj" title='llvm::AMDGPU::decodeVmcnt' data-ref="_ZN4llvm6AMDGPU11decodeVmcntERKNS0_10IsaVersionEj" data-ref-filename="_ZN4llvm6AMDGPU11decodeVmcntERKNS0_10IsaVersionEj">decodeVmcnt</a>(<a class="local col8 ref" href="#178Version" title='Version' data-ref="178Version" data-ref-filename="178Version">Version</a>, <a class="local col9 ref" href="#179Waitcnt" title='Waitcnt' data-ref="179Waitcnt" data-ref-filename="179Waitcnt">Waitcnt</a>);</td></tr>
<tr><th id="771">771</th><td>  <a class="local col1 ref" href="#181Expcnt" title='Expcnt' data-ref="181Expcnt" data-ref-filename="181Expcnt">Expcnt</a> = <a class="ref fn" href="#_ZN4llvm6AMDGPU12decodeExpcntERKNS0_10IsaVersionEj" title='llvm::AMDGPU::decodeExpcnt' data-ref="_ZN4llvm6AMDGPU12decodeExpcntERKNS0_10IsaVersionEj" data-ref-filename="_ZN4llvm6AMDGPU12decodeExpcntERKNS0_10IsaVersionEj">decodeExpcnt</a>(<a class="local col8 ref" href="#178Version" title='Version' data-ref="178Version" data-ref-filename="178Version">Version</a>, <a class="local col9 ref" href="#179Waitcnt" title='Waitcnt' data-ref="179Waitcnt" data-ref-filename="179Waitcnt">Waitcnt</a>);</td></tr>
<tr><th id="772">772</th><td>  <a class="local col2 ref" href="#182Lgkmcnt" title='Lgkmcnt' data-ref="182Lgkmcnt" data-ref-filename="182Lgkmcnt">Lgkmcnt</a> = <a class="ref fn" href="#_ZN4llvm6AMDGPU13decodeLgkmcntERKNS0_10IsaVersionEj" title='llvm::AMDGPU::decodeLgkmcnt' data-ref="_ZN4llvm6AMDGPU13decodeLgkmcntERKNS0_10IsaVersionEj" data-ref-filename="_ZN4llvm6AMDGPU13decodeLgkmcntERKNS0_10IsaVersionEj">decodeLgkmcnt</a>(<a class="local col8 ref" href="#178Version" title='Version' data-ref="178Version" data-ref-filename="178Version">Version</a>, <a class="local col9 ref" href="#179Waitcnt" title='Waitcnt' data-ref="179Waitcnt" data-ref-filename="179Waitcnt">Waitcnt</a>);</td></tr>
<tr><th id="773">773</th><td>}</td></tr>
<tr><th id="774">774</th><td></td></tr>
<tr><th id="775">775</th><td><a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt" data-ref-filename="llvm..AMDGPU..Waitcnt">Waitcnt</a> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU13decodeWaitcntERKNS0_10IsaVersionEj" title='llvm::AMDGPU::decodeWaitcnt' data-ref="_ZN4llvm6AMDGPU13decodeWaitcntERKNS0_10IsaVersionEj" data-ref-filename="_ZN4llvm6AMDGPU13decodeWaitcntERKNS0_10IsaVersionEj">decodeWaitcnt</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> &amp;<dfn class="local col3 decl" id="183Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="183Version" data-ref-filename="183Version">Version</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="184Encoded" title='Encoded' data-type='unsigned int' data-ref="184Encoded" data-ref-filename="184Encoded">Encoded</dfn>) {</td></tr>
<tr><th id="776">776</th><td>  <a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt" data-ref-filename="llvm..AMDGPU..Waitcnt">Waitcnt</a> <a class="ref fn fake" href="AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU7WaitcntC1Ev" title='llvm::AMDGPU::Waitcnt::Waitcnt' data-ref="_ZN4llvm6AMDGPU7WaitcntC1Ev" data-ref-filename="_ZN4llvm6AMDGPU7WaitcntC1Ev"></a><dfn class="local col5 decl" id="185Decoded" title='Decoded' data-type='llvm::AMDGPU::Waitcnt' data-ref="185Decoded" data-ref-filename="185Decoded">Decoded</dfn>;</td></tr>
<tr><th id="777">777</th><td>  <a class="local col5 ref" href="#185Decoded" title='Decoded' data-ref="185Decoded" data-ref-filename="185Decoded">Decoded</a>.<a class="ref field" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VmCnt" title='llvm::AMDGPU::Waitcnt::VmCnt' data-ref="llvm::AMDGPU::Waitcnt::VmCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VmCnt">VmCnt</a> = <a class="ref fn" href="#_ZN4llvm6AMDGPU11decodeVmcntERKNS0_10IsaVersionEj" title='llvm::AMDGPU::decodeVmcnt' data-ref="_ZN4llvm6AMDGPU11decodeVmcntERKNS0_10IsaVersionEj" data-ref-filename="_ZN4llvm6AMDGPU11decodeVmcntERKNS0_10IsaVersionEj">decodeVmcnt</a>(<a class="local col3 ref" href="#183Version" title='Version' data-ref="183Version" data-ref-filename="183Version">Version</a>, <a class="local col4 ref" href="#184Encoded" title='Encoded' data-ref="184Encoded" data-ref-filename="184Encoded">Encoded</a>);</td></tr>
<tr><th id="778">778</th><td>  <a class="local col5 ref" href="#185Decoded" title='Decoded' data-ref="185Decoded" data-ref-filename="185Decoded">Decoded</a>.<a class="ref field" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::ExpCnt" title='llvm::AMDGPU::Waitcnt::ExpCnt' data-ref="llvm::AMDGPU::Waitcnt::ExpCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..ExpCnt">ExpCnt</a> = <a class="ref fn" href="#_ZN4llvm6AMDGPU12decodeExpcntERKNS0_10IsaVersionEj" title='llvm::AMDGPU::decodeExpcnt' data-ref="_ZN4llvm6AMDGPU12decodeExpcntERKNS0_10IsaVersionEj" data-ref-filename="_ZN4llvm6AMDGPU12decodeExpcntERKNS0_10IsaVersionEj">decodeExpcnt</a>(<a class="local col3 ref" href="#183Version" title='Version' data-ref="183Version" data-ref-filename="183Version">Version</a>, <a class="local col4 ref" href="#184Encoded" title='Encoded' data-ref="184Encoded" data-ref-filename="184Encoded">Encoded</a>);</td></tr>
<tr><th id="779">779</th><td>  <a class="local col5 ref" href="#185Decoded" title='Decoded' data-ref="185Decoded" data-ref-filename="185Decoded">Decoded</a>.<a class="ref field" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::LgkmCnt" title='llvm::AMDGPU::Waitcnt::LgkmCnt' data-ref="llvm::AMDGPU::Waitcnt::LgkmCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..LgkmCnt">LgkmCnt</a> = <a class="ref fn" href="#_ZN4llvm6AMDGPU13decodeLgkmcntERKNS0_10IsaVersionEj" title='llvm::AMDGPU::decodeLgkmcnt' data-ref="_ZN4llvm6AMDGPU13decodeLgkmcntERKNS0_10IsaVersionEj" data-ref-filename="_ZN4llvm6AMDGPU13decodeLgkmcntERKNS0_10IsaVersionEj">decodeLgkmcnt</a>(<a class="local col3 ref" href="#183Version" title='Version' data-ref="183Version" data-ref-filename="183Version">Version</a>, <a class="local col4 ref" href="#184Encoded" title='Encoded' data-ref="184Encoded" data-ref-filename="184Encoded">Encoded</a>);</td></tr>
<tr><th id="780">780</th><td>  <b>return</b> <a class="local col5 ref" href="#185Decoded" title='Decoded' data-ref="185Decoded" data-ref-filename="185Decoded">Decoded</a>;</td></tr>
<tr><th id="781">781</th><td>}</td></tr>
<tr><th id="782">782</th><td></td></tr>
<tr><th id="783">783</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU11encodeVmcntERKNS0_10IsaVersionEjj" title='llvm::AMDGPU::encodeVmcnt' data-ref="_ZN4llvm6AMDGPU11encodeVmcntERKNS0_10IsaVersionEjj" data-ref-filename="_ZN4llvm6AMDGPU11encodeVmcntERKNS0_10IsaVersionEjj">encodeVmcnt</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> &amp;<dfn class="local col6 decl" id="186Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="186Version" data-ref-filename="186Version">Version</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="187Waitcnt" title='Waitcnt' data-type='unsigned int' data-ref="187Waitcnt" data-ref-filename="187Waitcnt">Waitcnt</dfn>,</td></tr>
<tr><th id="784">784</th><td>                     <em>unsigned</em> <dfn class="local col8 decl" id="188Vmcnt" title='Vmcnt' data-type='unsigned int' data-ref="188Vmcnt" data-ref-filename="188Vmcnt">Vmcnt</dfn>) {</td></tr>
<tr><th id="785">785</th><td>  <a class="local col7 ref" href="#187Waitcnt" title='Waitcnt' data-ref="187Waitcnt" data-ref-filename="187Waitcnt">Waitcnt</a> =</td></tr>
<tr><th id="786">786</th><td>      <a class="tu ref fn" href="#_ZN12_GLOBAL__N_18packBitsEjjjj" title='(anonymous namespace)::packBits' data-use='c' data-ref="_ZN12_GLOBAL__N_18packBitsEjjjj" data-ref-filename="_ZN12_GLOBAL__N_18packBitsEjjjj">packBits</a>(<a class="local col8 ref" href="#188Vmcnt" title='Vmcnt' data-ref="188Vmcnt" data-ref-filename="188Vmcnt">Vmcnt</a>, <a class="local col7 ref" href="#187Waitcnt" title='Waitcnt' data-ref="187Waitcnt" data-ref-filename="187Waitcnt">Waitcnt</a>, <a class="tu ref fn" href="#_ZN12_GLOBAL__N_118getVmcntBitShiftLoEv" title='(anonymous namespace)::getVmcntBitShiftLo' data-use='c' data-ref="_ZN12_GLOBAL__N_118getVmcntBitShiftLoEv" data-ref-filename="_ZN12_GLOBAL__N_118getVmcntBitShiftLoEv">getVmcntBitShiftLo</a>(), <a class="tu ref fn" href="#_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv" title='(anonymous namespace)::getVmcntBitWidthLo' data-use='c' data-ref="_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv" data-ref-filename="_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv">getVmcntBitWidthLo</a>());</td></tr>
<tr><th id="787">787</th><td>  <b>if</b> (<a class="local col6 ref" href="#186Version" title='Version' data-ref="186Version" data-ref-filename="186Version">Version</a>.<a class="ref field" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major" data-ref-filename="llvm..AMDGPU..IsaVersion..Major">Major</a> &lt; <var>9</var>)</td></tr>
<tr><th id="788">788</th><td>    <b>return</b> <a class="local col7 ref" href="#187Waitcnt" title='Waitcnt' data-ref="187Waitcnt" data-ref-filename="187Waitcnt">Waitcnt</a>;</td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td>  <a class="local col8 ref" href="#188Vmcnt" title='Vmcnt' data-ref="188Vmcnt" data-ref-filename="188Vmcnt">Vmcnt</a> &gt;&gt;= <a class="tu ref fn" href="#_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv" title='(anonymous namespace)::getVmcntBitWidthLo' data-use='c' data-ref="_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv" data-ref-filename="_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv">getVmcntBitWidthLo</a>();</td></tr>
<tr><th id="791">791</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZN12_GLOBAL__N_18packBitsEjjjj" title='(anonymous namespace)::packBits' data-use='c' data-ref="_ZN12_GLOBAL__N_18packBitsEjjjj" data-ref-filename="_ZN12_GLOBAL__N_18packBitsEjjjj">packBits</a>(<a class="local col8 ref" href="#188Vmcnt" title='Vmcnt' data-ref="188Vmcnt" data-ref-filename="188Vmcnt">Vmcnt</a>, <a class="local col7 ref" href="#187Waitcnt" title='Waitcnt' data-ref="187Waitcnt" data-ref-filename="187Waitcnt">Waitcnt</a>, <a class="tu ref fn" href="#_ZN12_GLOBAL__N_118getVmcntBitShiftHiEv" title='(anonymous namespace)::getVmcntBitShiftHi' data-use='c' data-ref="_ZN12_GLOBAL__N_118getVmcntBitShiftHiEv" data-ref-filename="_ZN12_GLOBAL__N_118getVmcntBitShiftHiEv">getVmcntBitShiftHi</a>(), <a class="tu ref fn" href="#_ZN12_GLOBAL__N_118getVmcntBitWidthHiEv" title='(anonymous namespace)::getVmcntBitWidthHi' data-use='c' data-ref="_ZN12_GLOBAL__N_118getVmcntBitWidthHiEv" data-ref-filename="_ZN12_GLOBAL__N_118getVmcntBitWidthHiEv">getVmcntBitWidthHi</a>());</td></tr>
<tr><th id="792">792</th><td>}</td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU12encodeExpcntERKNS0_10IsaVersionEjj" title='llvm::AMDGPU::encodeExpcnt' data-ref="_ZN4llvm6AMDGPU12encodeExpcntERKNS0_10IsaVersionEjj" data-ref-filename="_ZN4llvm6AMDGPU12encodeExpcntERKNS0_10IsaVersionEjj">encodeExpcnt</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> &amp;<dfn class="local col9 decl" id="189Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="189Version" data-ref-filename="189Version">Version</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="190Waitcnt" title='Waitcnt' data-type='unsigned int' data-ref="190Waitcnt" data-ref-filename="190Waitcnt">Waitcnt</dfn>,</td></tr>
<tr><th id="795">795</th><td>                      <em>unsigned</em> <dfn class="local col1 decl" id="191Expcnt" title='Expcnt' data-type='unsigned int' data-ref="191Expcnt" data-ref-filename="191Expcnt">Expcnt</dfn>) {</td></tr>
<tr><th id="796">796</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZN12_GLOBAL__N_18packBitsEjjjj" title='(anonymous namespace)::packBits' data-use='c' data-ref="_ZN12_GLOBAL__N_18packBitsEjjjj" data-ref-filename="_ZN12_GLOBAL__N_18packBitsEjjjj">packBits</a>(<a class="local col1 ref" href="#191Expcnt" title='Expcnt' data-ref="191Expcnt" data-ref-filename="191Expcnt">Expcnt</a>, <a class="local col0 ref" href="#190Waitcnt" title='Waitcnt' data-ref="190Waitcnt" data-ref-filename="190Waitcnt">Waitcnt</a>, <a class="tu ref fn" href="#_ZN12_GLOBAL__N_117getExpcntBitShiftEv" title='(anonymous namespace)::getExpcntBitShift' data-use='c' data-ref="_ZN12_GLOBAL__N_117getExpcntBitShiftEv" data-ref-filename="_ZN12_GLOBAL__N_117getExpcntBitShiftEv">getExpcntBitShift</a>(), <a class="tu ref fn" href="#_ZN12_GLOBAL__N_117getExpcntBitWidthEv" title='(anonymous namespace)::getExpcntBitWidth' data-use='c' data-ref="_ZN12_GLOBAL__N_117getExpcntBitWidthEv" data-ref-filename="_ZN12_GLOBAL__N_117getExpcntBitWidthEv">getExpcntBitWidth</a>());</td></tr>
<tr><th id="797">797</th><td>}</td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU13encodeLgkmcntERKNS0_10IsaVersionEjj" title='llvm::AMDGPU::encodeLgkmcnt' data-ref="_ZN4llvm6AMDGPU13encodeLgkmcntERKNS0_10IsaVersionEjj" data-ref-filename="_ZN4llvm6AMDGPU13encodeLgkmcntERKNS0_10IsaVersionEjj">encodeLgkmcnt</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> &amp;<dfn class="local col2 decl" id="192Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="192Version" data-ref-filename="192Version">Version</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="193Waitcnt" title='Waitcnt' data-type='unsigned int' data-ref="193Waitcnt" data-ref-filename="193Waitcnt">Waitcnt</dfn>,</td></tr>
<tr><th id="800">800</th><td>                       <em>unsigned</em> <dfn class="local col4 decl" id="194Lgkmcnt" title='Lgkmcnt' data-type='unsigned int' data-ref="194Lgkmcnt" data-ref-filename="194Lgkmcnt">Lgkmcnt</dfn>) {</td></tr>
<tr><th id="801">801</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZN12_GLOBAL__N_18packBitsEjjjj" title='(anonymous namespace)::packBits' data-use='c' data-ref="_ZN12_GLOBAL__N_18packBitsEjjjj" data-ref-filename="_ZN12_GLOBAL__N_18packBitsEjjjj">packBits</a>(<a class="local col4 ref" href="#194Lgkmcnt" title='Lgkmcnt' data-ref="194Lgkmcnt" data-ref-filename="194Lgkmcnt">Lgkmcnt</a>, <a class="local col3 ref" href="#193Waitcnt" title='Waitcnt' data-ref="193Waitcnt" data-ref-filename="193Waitcnt">Waitcnt</a>, <a class="tu ref fn" href="#_ZN12_GLOBAL__N_118getLgkmcntBitShiftEv" title='(anonymous namespace)::getLgkmcntBitShift' data-use='c' data-ref="_ZN12_GLOBAL__N_118getLgkmcntBitShiftEv" data-ref-filename="_ZN12_GLOBAL__N_118getLgkmcntBitShiftEv">getLgkmcntBitShift</a>(),</td></tr>
<tr><th id="802">802</th><td>                                    <a class="tu ref fn" href="#_ZN12_GLOBAL__N_118getLgkmcntBitWidthEj" title='(anonymous namespace)::getLgkmcntBitWidth' data-use='c' data-ref="_ZN12_GLOBAL__N_118getLgkmcntBitWidthEj" data-ref-filename="_ZN12_GLOBAL__N_118getLgkmcntBitWidthEj">getLgkmcntBitWidth</a>(<a class="local col2 ref" href="#192Version" title='Version' data-ref="192Version" data-ref-filename="192Version">Version</a>.<a class="ref field" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major" data-ref-filename="llvm..AMDGPU..IsaVersion..Major">Major</a>));</td></tr>
<tr><th id="803">803</th><td>}</td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionEjjj" title='llvm::AMDGPU::encodeWaitcnt' data-ref="_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionEjjj" data-ref-filename="_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionEjjj">encodeWaitcnt</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> &amp;<dfn class="local col5 decl" id="195Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="195Version" data-ref-filename="195Version">Version</dfn>,</td></tr>
<tr><th id="806">806</th><td>                       <em>unsigned</em> <dfn class="local col6 decl" id="196Vmcnt" title='Vmcnt' data-type='unsigned int' data-ref="196Vmcnt" data-ref-filename="196Vmcnt">Vmcnt</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="197Expcnt" title='Expcnt' data-type='unsigned int' data-ref="197Expcnt" data-ref-filename="197Expcnt">Expcnt</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="198Lgkmcnt" title='Lgkmcnt' data-type='unsigned int' data-ref="198Lgkmcnt" data-ref-filename="198Lgkmcnt">Lgkmcnt</dfn>) {</td></tr>
<tr><th id="807">807</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="199Waitcnt" title='Waitcnt' data-type='unsigned int' data-ref="199Waitcnt" data-ref-filename="199Waitcnt">Waitcnt</dfn> = <a class="ref fn" href="#_ZN4llvm6AMDGPU17getWaitcntBitMaskERKNS0_10IsaVersionE" title='llvm::AMDGPU::getWaitcntBitMask' data-ref="_ZN4llvm6AMDGPU17getWaitcntBitMaskERKNS0_10IsaVersionE" data-ref-filename="_ZN4llvm6AMDGPU17getWaitcntBitMaskERKNS0_10IsaVersionE">getWaitcntBitMask</a>(<a class="local col5 ref" href="#195Version" title='Version' data-ref="195Version" data-ref-filename="195Version">Version</a>);</td></tr>
<tr><th id="808">808</th><td>  <a class="local col9 ref" href="#199Waitcnt" title='Waitcnt' data-ref="199Waitcnt" data-ref-filename="199Waitcnt">Waitcnt</a> = <a class="ref fn" href="#_ZN4llvm6AMDGPU11encodeVmcntERKNS0_10IsaVersionEjj" title='llvm::AMDGPU::encodeVmcnt' data-ref="_ZN4llvm6AMDGPU11encodeVmcntERKNS0_10IsaVersionEjj" data-ref-filename="_ZN4llvm6AMDGPU11encodeVmcntERKNS0_10IsaVersionEjj">encodeVmcnt</a>(<a class="local col5 ref" href="#195Version" title='Version' data-ref="195Version" data-ref-filename="195Version">Version</a>, <a class="local col9 ref" href="#199Waitcnt" title='Waitcnt' data-ref="199Waitcnt" data-ref-filename="199Waitcnt">Waitcnt</a>, <a class="local col6 ref" href="#196Vmcnt" title='Vmcnt' data-ref="196Vmcnt" data-ref-filename="196Vmcnt">Vmcnt</a>);</td></tr>
<tr><th id="809">809</th><td>  <a class="local col9 ref" href="#199Waitcnt" title='Waitcnt' data-ref="199Waitcnt" data-ref-filename="199Waitcnt">Waitcnt</a> = <a class="ref fn" href="#_ZN4llvm6AMDGPU12encodeExpcntERKNS0_10IsaVersionEjj" title='llvm::AMDGPU::encodeExpcnt' data-ref="_ZN4llvm6AMDGPU12encodeExpcntERKNS0_10IsaVersionEjj" data-ref-filename="_ZN4llvm6AMDGPU12encodeExpcntERKNS0_10IsaVersionEjj">encodeExpcnt</a>(<a class="local col5 ref" href="#195Version" title='Version' data-ref="195Version" data-ref-filename="195Version">Version</a>, <a class="local col9 ref" href="#199Waitcnt" title='Waitcnt' data-ref="199Waitcnt" data-ref-filename="199Waitcnt">Waitcnt</a>, <a class="local col7 ref" href="#197Expcnt" title='Expcnt' data-ref="197Expcnt" data-ref-filename="197Expcnt">Expcnt</a>);</td></tr>
<tr><th id="810">810</th><td>  <a class="local col9 ref" href="#199Waitcnt" title='Waitcnt' data-ref="199Waitcnt" data-ref-filename="199Waitcnt">Waitcnt</a> = <a class="ref fn" href="#_ZN4llvm6AMDGPU13encodeLgkmcntERKNS0_10IsaVersionEjj" title='llvm::AMDGPU::encodeLgkmcnt' data-ref="_ZN4llvm6AMDGPU13encodeLgkmcntERKNS0_10IsaVersionEjj" data-ref-filename="_ZN4llvm6AMDGPU13encodeLgkmcntERKNS0_10IsaVersionEjj">encodeLgkmcnt</a>(<a class="local col5 ref" href="#195Version" title='Version' data-ref="195Version" data-ref-filename="195Version">Version</a>, <a class="local col9 ref" href="#199Waitcnt" title='Waitcnt' data-ref="199Waitcnt" data-ref-filename="199Waitcnt">Waitcnt</a>, <a class="local col8 ref" href="#198Lgkmcnt" title='Lgkmcnt' data-ref="198Lgkmcnt" data-ref-filename="198Lgkmcnt">Lgkmcnt</a>);</td></tr>
<tr><th id="811">811</th><td>  <b>return</b> <a class="local col9 ref" href="#199Waitcnt" title='Waitcnt' data-ref="199Waitcnt" data-ref-filename="199Waitcnt">Waitcnt</a>;</td></tr>
<tr><th id="812">812</th><td>}</td></tr>
<tr><th id="813">813</th><td></td></tr>
<tr><th id="814">814</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionERKNS0_7WaitcntE" title='llvm::AMDGPU::encodeWaitcnt' data-ref="_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionERKNS0_7WaitcntE" data-ref-filename="_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionERKNS0_7WaitcntE">encodeWaitcnt</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> &amp;<dfn class="local col0 decl" id="200Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="200Version" data-ref-filename="200Version">Version</dfn>, <em>const</em> <a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt" data-ref-filename="llvm..AMDGPU..Waitcnt">Waitcnt</a> &amp;<dfn class="local col1 decl" id="201Decoded" title='Decoded' data-type='const llvm::AMDGPU::Waitcnt &amp;' data-ref="201Decoded" data-ref-filename="201Decoded">Decoded</dfn>) {</td></tr>
<tr><th id="815">815</th><td>  <b>return</b> <a class="ref fn" href="#_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionEjjj" title='llvm::AMDGPU::encodeWaitcnt' data-ref="_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionEjjj" data-ref-filename="_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionEjjj">encodeWaitcnt</a>(<a class="local col0 ref" href="#200Version" title='Version' data-ref="200Version" data-ref-filename="200Version">Version</a>, <a class="local col1 ref" href="#201Decoded" title='Decoded' data-ref="201Decoded" data-ref-filename="201Decoded">Decoded</a>.<a class="ref field" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VmCnt" title='llvm::AMDGPU::Waitcnt::VmCnt' data-ref="llvm::AMDGPU::Waitcnt::VmCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VmCnt">VmCnt</a>, <a class="local col1 ref" href="#201Decoded" title='Decoded' data-ref="201Decoded" data-ref-filename="201Decoded">Decoded</a>.<a class="ref field" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::ExpCnt" title='llvm::AMDGPU::Waitcnt::ExpCnt' data-ref="llvm::AMDGPU::Waitcnt::ExpCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..ExpCnt">ExpCnt</a>, <a class="local col1 ref" href="#201Decoded" title='Decoded' data-ref="201Decoded" data-ref-filename="201Decoded">Decoded</a>.<a class="ref field" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::LgkmCnt" title='llvm::AMDGPU::Waitcnt::LgkmCnt' data-ref="llvm::AMDGPU::Waitcnt::LgkmCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..LgkmCnt">LgkmCnt</a>);</td></tr>
<tr><th id="816">816</th><td>}</td></tr>
<tr><th id="817">817</th><td></td></tr>
<tr><th id="818">818</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="819">819</th><td><i>// hwreg</i></td></tr>
<tr><th id="820">820</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td><b>namespace</b> <span class="namespace">Hwreg</span> {</td></tr>
<tr><th id="823">823</th><td></td></tr>
<tr><th id="824">824</th><td><a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU5Hwreg10getHwregIdENS_9StringRefE" title='llvm::AMDGPU::Hwreg::getHwregId' data-ref="_ZN4llvm6AMDGPU5Hwreg10getHwregIdENS_9StringRefE" data-ref-filename="_ZN4llvm6AMDGPU5Hwreg10getHwregIdENS_9StringRefE">getHwregId</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col2 decl" id="202Name" title='Name' data-type='const llvm::StringRef' data-ref="202Name" data-ref-filename="202Name">Name</dfn>) {</td></tr>
<tr><th id="825">825</th><td>  <b>for</b> (<em>int</em> <dfn class="local col3 decl" id="203Id" title='Id' data-type='int' data-ref="203Id" data-ref-filename="203Id">Id</dfn> = <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::ID_SYMBOLIC_FIRST_" title='llvm::AMDGPU::Hwreg::ID_SYMBOLIC_FIRST_' data-ref="llvm::AMDGPU::Hwreg::ID_SYMBOLIC_FIRST_" data-ref-filename="llvm..AMDGPU..Hwreg..ID_SYMBOLIC_FIRST_">ID_SYMBOLIC_FIRST_</a>; <a class="local col3 ref" href="#203Id" title='Id' data-ref="203Id" data-ref-filename="203Id">Id</a> &lt; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::ID_SYMBOLIC_LAST_" title='llvm::AMDGPU::Hwreg::ID_SYMBOLIC_LAST_' data-ref="llvm::AMDGPU::Hwreg::ID_SYMBOLIC_LAST_" data-ref-filename="llvm..AMDGPU..Hwreg..ID_SYMBOLIC_LAST_">ID_SYMBOLIC_LAST_</a>; ++<a class="local col3 ref" href="#203Id" title='Id' data-ref="203Id" data-ref-filename="203Id">Id</a>) {</td></tr>
<tr><th id="826">826</th><td>    <b>if</b> (<a class="ref" href="AMDGPUAsmUtils.h.html#llvm::AMDGPU::Hwreg::IdSymbolic" title='llvm::AMDGPU::Hwreg::IdSymbolic' data-ref="llvm::AMDGPU::Hwreg::IdSymbolic" data-ref-filename="llvm..AMDGPU..Hwreg..IdSymbolic">IdSymbolic</a>[<a class="local col3 ref" href="#203Id" title='Id' data-ref="203Id" data-ref-filename="203Id">Id</a>] &amp;&amp; <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col2 ref" href="#202Name" title='Name' data-ref="202Name" data-ref-filename="202Name">Name</a> <a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_" data-ref-filename="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><a class="ref" href="AMDGPUAsmUtils.h.html#llvm::AMDGPU::Hwreg::IdSymbolic" title='llvm::AMDGPU::Hwreg::IdSymbolic' data-ref="llvm::AMDGPU::Hwreg::IdSymbolic" data-ref-filename="llvm..AMDGPU..Hwreg..IdSymbolic">IdSymbolic</a>[<a class="local col3 ref" href="#203Id" title='Id' data-ref="203Id" data-ref-filename="203Id">Id</a>])</td></tr>
<tr><th id="827">827</th><td>      <b>return</b> <a class="local col3 ref" href="#203Id" title='Id' data-ref="203Id" data-ref-filename="203Id">Id</a>;</td></tr>
<tr><th id="828">828</th><td>  }</td></tr>
<tr><th id="829">829</th><td>  <b>return</b> <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::ID_UNKNOWN_" title='llvm::AMDGPU::Hwreg::ID_UNKNOWN_' data-ref="llvm::AMDGPU::Hwreg::ID_UNKNOWN_" data-ref-filename="llvm..AMDGPU..Hwreg..ID_UNKNOWN_">ID_UNKNOWN_</a>;</td></tr>
<tr><th id="830">830</th><td>}</td></tr>
<tr><th id="831">831</th><td></td></tr>
<tr><th id="832">832</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZN4llvm6AMDGPU5HwregL20getLastSymbolicHwregERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::Hwreg::getLastSymbolicHwreg' data-type='unsigned int llvm::AMDGPU::Hwreg::getLastSymbolicHwreg(const llvm::MCSubtargetInfo &amp; STI)' data-ref="_ZN4llvm6AMDGPU5HwregL20getLastSymbolicHwregERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU5HwregL20getLastSymbolicHwregERKNS_15MCSubtargetInfoE">getLastSymbolicHwreg</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="204STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="204STI" data-ref-filename="204STI">STI</dfn>) {</td></tr>
<tr><th id="833">833</th><td>  <b>if</b> (<a class="ref fn" href="#_ZN4llvm6AMDGPU4isSIERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isSI' data-ref="_ZN4llvm6AMDGPU4isSIERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU4isSIERKNS_15MCSubtargetInfoE">isSI</a>(<a class="local col4 ref" href="#204STI" title='STI' data-ref="204STI" data-ref-filename="204STI">STI</a>) || <a class="ref fn" href="#_ZN4llvm6AMDGPU4isCIERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isCI' data-ref="_ZN4llvm6AMDGPU4isCIERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU4isCIERKNS_15MCSubtargetInfoE">isCI</a>(<a class="local col4 ref" href="#204STI" title='STI' data-ref="204STI" data-ref-filename="204STI">STI</a>) || <a class="ref fn" href="#_ZN4llvm6AMDGPU4isVIERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isVI' data-ref="_ZN4llvm6AMDGPU4isVIERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU4isVIERKNS_15MCSubtargetInfoE">isVI</a>(<a class="local col4 ref" href="#204STI" title='STI' data-ref="204STI" data-ref-filename="204STI">STI</a>))</td></tr>
<tr><th id="834">834</th><td>    <b>return</b> <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::ID_SYMBOLIC_FIRST_GFX9_" title='llvm::AMDGPU::Hwreg::ID_SYMBOLIC_FIRST_GFX9_' data-ref="llvm::AMDGPU::Hwreg::ID_SYMBOLIC_FIRST_GFX9_" data-ref-filename="llvm..AMDGPU..Hwreg..ID_SYMBOLIC_FIRST_GFX9_">ID_SYMBOLIC_FIRST_GFX9_</a>;</td></tr>
<tr><th id="835">835</th><td>  <b>else</b> <b>if</b> (<a class="ref fn" href="#_ZN4llvm6AMDGPU6isGFX9ERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX9' data-ref="_ZN4llvm6AMDGPU6isGFX9ERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU6isGFX9ERKNS_15MCSubtargetInfoE">isGFX9</a>(<a class="local col4 ref" href="#204STI" title='STI' data-ref="204STI" data-ref-filename="204STI">STI</a>))</td></tr>
<tr><th id="836">836</th><td>    <b>return</b> <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::ID_SYMBOLIC_FIRST_GFX10_" title='llvm::AMDGPU::Hwreg::ID_SYMBOLIC_FIRST_GFX10_' data-ref="llvm::AMDGPU::Hwreg::ID_SYMBOLIC_FIRST_GFX10_" data-ref-filename="llvm..AMDGPU..Hwreg..ID_SYMBOLIC_FIRST_GFX10_">ID_SYMBOLIC_FIRST_GFX10_</a>;</td></tr>
<tr><th id="837">837</th><td>  <b>else</b> <b>if</b> (<a class="ref fn" href="#_ZN4llvm6AMDGPU7isGFX10ERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX10' data-ref="_ZN4llvm6AMDGPU7isGFX10ERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7isGFX10ERKNS_15MCSubtargetInfoE">isGFX10</a>(<a class="local col4 ref" href="#204STI" title='STI' data-ref="204STI" data-ref-filename="204STI">STI</a>) &amp;&amp; !<a class="ref fn" href="#_ZN4llvm6AMDGPU17isGFX10_BEncodingERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX10_BEncoding' data-ref="_ZN4llvm6AMDGPU17isGFX10_BEncodingERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU17isGFX10_BEncodingERKNS_15MCSubtargetInfoE">isGFX10_BEncoding</a>(<a class="local col4 ref" href="#204STI" title='STI' data-ref="204STI" data-ref-filename="204STI">STI</a>))</td></tr>
<tr><th id="838">838</th><td>    <b>return</b> <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::ID_SYMBOLIC_FIRST_GFX1030_" title='llvm::AMDGPU::Hwreg::ID_SYMBOLIC_FIRST_GFX1030_' data-ref="llvm::AMDGPU::Hwreg::ID_SYMBOLIC_FIRST_GFX1030_" data-ref-filename="llvm..AMDGPU..Hwreg..ID_SYMBOLIC_FIRST_GFX1030_">ID_SYMBOLIC_FIRST_GFX1030_</a>;</td></tr>
<tr><th id="839">839</th><td>  <b>else</b></td></tr>
<tr><th id="840">840</th><td>    <b>return</b> <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::ID_SYMBOLIC_LAST_" title='llvm::AMDGPU::Hwreg::ID_SYMBOLIC_LAST_' data-ref="llvm::AMDGPU::Hwreg::ID_SYMBOLIC_LAST_" data-ref-filename="llvm..AMDGPU..Hwreg..ID_SYMBOLIC_LAST_">ID_SYMBOLIC_LAST_</a>;</td></tr>
<tr><th id="841">841</th><td>}</td></tr>
<tr><th id="842">842</th><td></td></tr>
<tr><th id="843">843</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU5Hwreg12isValidHwregElRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::Hwreg::isValidHwreg' data-ref="_ZN4llvm6AMDGPU5Hwreg12isValidHwregElRKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU5Hwreg12isValidHwregElRKNS_15MCSubtargetInfoE">isValidHwreg</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="205Id" title='Id' data-type='int64_t' data-ref="205Id" data-ref-filename="205Id">Id</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="206STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="206STI" data-ref-filename="206STI">STI</dfn>) {</td></tr>
<tr><th id="844">844</th><td>  <b>return</b></td></tr>
<tr><th id="845">845</th><td>    <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::ID_SYMBOLIC_FIRST_" title='llvm::AMDGPU::Hwreg::ID_SYMBOLIC_FIRST_' data-ref="llvm::AMDGPU::Hwreg::ID_SYMBOLIC_FIRST_" data-ref-filename="llvm..AMDGPU..Hwreg..ID_SYMBOLIC_FIRST_">ID_SYMBOLIC_FIRST_</a> &lt;= <a class="local col5 ref" href="#205Id" title='Id' data-ref="205Id" data-ref-filename="205Id">Id</a> &amp;&amp; <a class="local col5 ref" href="#205Id" title='Id' data-ref="205Id" data-ref-filename="205Id">Id</a> &lt; <a class="tu ref fn" href="#_ZN4llvm6AMDGPU5HwregL20getLastSymbolicHwregERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::Hwreg::getLastSymbolicHwreg' data-use='c' data-ref="_ZN4llvm6AMDGPU5HwregL20getLastSymbolicHwregERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU5HwregL20getLastSymbolicHwregERKNS_15MCSubtargetInfoE">getLastSymbolicHwreg</a>(<a class="local col6 ref" href="#206STI" title='STI' data-ref="206STI" data-ref-filename="206STI">STI</a>) &amp;&amp;</td></tr>
<tr><th id="846">846</th><td>    <a class="ref" href="AMDGPUAsmUtils.h.html#llvm::AMDGPU::Hwreg::IdSymbolic" title='llvm::AMDGPU::Hwreg::IdSymbolic' data-ref="llvm::AMDGPU::Hwreg::IdSymbolic" data-ref-filename="llvm..AMDGPU..Hwreg..IdSymbolic">IdSymbolic</a>[<a class="local col5 ref" href="#205Id" title='Id' data-ref="205Id" data-ref-filename="205Id">Id</a>] &amp;&amp; (<a class="local col5 ref" href="#205Id" title='Id' data-ref="205Id" data-ref-filename="205Id">Id</a> != <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::ID_XNACK_MASK" title='llvm::AMDGPU::Hwreg::ID_XNACK_MASK' data-ref="llvm::AMDGPU::Hwreg::ID_XNACK_MASK" data-ref-filename="llvm..AMDGPU..Hwreg..ID_XNACK_MASK">ID_XNACK_MASK</a> || !<span class="namespace">AMDGPU::</span><a class="ref fn" href="#_ZN4llvm6AMDGPU17isGFX10_BEncodingERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX10_BEncoding' data-ref="_ZN4llvm6AMDGPU17isGFX10_BEncodingERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU17isGFX10_BEncodingERKNS_15MCSubtargetInfoE">isGFX10_BEncoding</a>(<a class="local col6 ref" href="#206STI" title='STI' data-ref="206STI" data-ref-filename="206STI">STI</a>));</td></tr>
<tr><th id="847">847</th><td>}</td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU5Hwreg12isValidHwregEl" title='llvm::AMDGPU::Hwreg::isValidHwreg' data-ref="_ZN4llvm6AMDGPU5Hwreg12isValidHwregEl" data-ref-filename="_ZN4llvm6AMDGPU5Hwreg12isValidHwregEl">isValidHwreg</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="207Id" title='Id' data-type='int64_t' data-ref="207Id" data-ref-filename="207Id">Id</dfn>) {</td></tr>
<tr><th id="850">850</th><td>  <b>return</b> <var>0</var> &lt;= <a class="local col7 ref" href="#207Id" title='Id' data-ref="207Id" data-ref-filename="207Id">Id</a> &amp;&amp; <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::ID_WIDTH_" title='llvm::AMDGPU::Hwreg::ID_WIDTH_' data-ref="llvm::AMDGPU::Hwreg::ID_WIDTH_" data-ref-filename="llvm..AMDGPU..Hwreg..ID_WIDTH_">ID_WIDTH_</a>&gt;(<a class="local col7 ref" href="#207Id" title='Id' data-ref="207Id" data-ref-filename="207Id">Id</a>);</td></tr>
<tr><th id="851">851</th><td>}</td></tr>
<tr><th id="852">852</th><td></td></tr>
<tr><th id="853">853</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU5Hwreg18isValidHwregOffsetEl" title='llvm::AMDGPU::Hwreg::isValidHwregOffset' data-ref="_ZN4llvm6AMDGPU5Hwreg18isValidHwregOffsetEl" data-ref-filename="_ZN4llvm6AMDGPU5Hwreg18isValidHwregOffsetEl">isValidHwregOffset</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="208Offset" title='Offset' data-type='int64_t' data-ref="208Offset" data-ref-filename="208Offset">Offset</dfn>) {</td></tr>
<tr><th id="854">854</th><td>  <b>return</b> <var>0</var> &lt;= <a class="local col8 ref" href="#208Offset" title='Offset' data-ref="208Offset" data-ref-filename="208Offset">Offset</a> &amp;&amp; <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::OFFSET_WIDTH_" title='llvm::AMDGPU::Hwreg::OFFSET_WIDTH_' data-ref="llvm::AMDGPU::Hwreg::OFFSET_WIDTH_" data-ref-filename="llvm..AMDGPU..Hwreg..OFFSET_WIDTH_">OFFSET_WIDTH_</a>&gt;(<a class="local col8 ref" href="#208Offset" title='Offset' data-ref="208Offset" data-ref-filename="208Offset">Offset</a>);</td></tr>
<tr><th id="855">855</th><td>}</td></tr>
<tr><th id="856">856</th><td></td></tr>
<tr><th id="857">857</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU5Hwreg17isValidHwregWidthEl" title='llvm::AMDGPU::Hwreg::isValidHwregWidth' data-ref="_ZN4llvm6AMDGPU5Hwreg17isValidHwregWidthEl" data-ref-filename="_ZN4llvm6AMDGPU5Hwreg17isValidHwregWidthEl">isValidHwregWidth</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="209Width" title='Width' data-type='int64_t' data-ref="209Width" data-ref-filename="209Width">Width</dfn>) {</td></tr>
<tr><th id="858">858</th><td>  <b>return</b> <var>0</var> &lt;= (<a class="local col9 ref" href="#209Width" title='Width' data-ref="209Width" data-ref-filename="209Width">Width</a> - <var>1</var>) &amp;&amp; <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::WIDTH_M1_WIDTH_" title='llvm::AMDGPU::Hwreg::WIDTH_M1_WIDTH_' data-ref="llvm::AMDGPU::Hwreg::WIDTH_M1_WIDTH_" data-ref-filename="llvm..AMDGPU..Hwreg..WIDTH_M1_WIDTH_">WIDTH_M1_WIDTH_</a>&gt;(<a class="local col9 ref" href="#209Width" title='Width' data-ref="209Width" data-ref-filename="209Width">Width</a> - <var>1</var>);</td></tr>
<tr><th id="859">859</th><td>}</td></tr>
<tr><th id="860">860</th><td></td></tr>
<tr><th id="861">861</th><td><a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU5Hwreg11encodeHwregEmmm" title='llvm::AMDGPU::Hwreg::encodeHwreg' data-ref="_ZN4llvm6AMDGPU5Hwreg11encodeHwregEmmm" data-ref-filename="_ZN4llvm6AMDGPU5Hwreg11encodeHwregEmmm">encodeHwreg</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="210Id" title='Id' data-type='uint64_t' data-ref="210Id" data-ref-filename="210Id">Id</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="211Offset" title='Offset' data-type='uint64_t' data-ref="211Offset" data-ref-filename="211Offset">Offset</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="212Width" title='Width' data-type='uint64_t' data-ref="212Width" data-ref-filename="212Width">Width</dfn>) {</td></tr>
<tr><th id="862">862</th><td>  <b>return</b> (<a class="local col0 ref" href="#210Id" title='Id' data-ref="210Id" data-ref-filename="210Id">Id</a> &lt;&lt; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::ID_SHIFT_" title='llvm::AMDGPU::Hwreg::ID_SHIFT_' data-ref="llvm::AMDGPU::Hwreg::ID_SHIFT_" data-ref-filename="llvm..AMDGPU..Hwreg..ID_SHIFT_">ID_SHIFT_</a>) |</td></tr>
<tr><th id="863">863</th><td>         (<a class="local col1 ref" href="#211Offset" title='Offset' data-ref="211Offset" data-ref-filename="211Offset">Offset</a> &lt;&lt; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::OFFSET_SHIFT_" title='llvm::AMDGPU::Hwreg::OFFSET_SHIFT_' data-ref="llvm::AMDGPU::Hwreg::OFFSET_SHIFT_" data-ref-filename="llvm..AMDGPU..Hwreg..OFFSET_SHIFT_">OFFSET_SHIFT_</a>) |</td></tr>
<tr><th id="864">864</th><td>         ((<a class="local col2 ref" href="#212Width" title='Width' data-ref="212Width" data-ref-filename="212Width">Width</a> - <var>1</var>) &lt;&lt; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::WIDTH_M1_SHIFT_" title='llvm::AMDGPU::Hwreg::WIDTH_M1_SHIFT_' data-ref="llvm::AMDGPU::Hwreg::WIDTH_M1_SHIFT_" data-ref-filename="llvm..AMDGPU..Hwreg..WIDTH_M1_SHIFT_">WIDTH_M1_SHIFT_</a>);</td></tr>
<tr><th id="865">865</th><td>}</td></tr>
<tr><th id="866">866</th><td></td></tr>
<tr><th id="867">867</th><td><a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU5Hwreg8getHwregEjRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::Hwreg::getHwreg' data-ref="_ZN4llvm6AMDGPU5Hwreg8getHwregEjRKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU5Hwreg8getHwregEjRKNS_15MCSubtargetInfoE">getHwreg</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="213Id" title='Id' data-type='unsigned int' data-ref="213Id" data-ref-filename="213Id">Id</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="214STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="214STI" data-ref-filename="214STI">STI</dfn>) {</td></tr>
<tr><th id="868">868</th><td>  <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><a class="ref fn" href="#_ZN4llvm6AMDGPU5Hwreg12isValidHwregElRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::Hwreg::isValidHwreg' data-ref="_ZN4llvm6AMDGPU5Hwreg12isValidHwregElRKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU5Hwreg12isValidHwregElRKNS_15MCSubtargetInfoE">isValidHwreg</a>(<a class="local col3 ref" href="#213Id" title='Id' data-ref="213Id" data-ref-filename="213Id">Id</a>, <a class="local col4 ref" href="#214STI" title='STI' data-ref="214STI" data-ref-filename="214STI">STI</a>) ? <a class="ref" href="AMDGPUAsmUtils.h.html#llvm::AMDGPU::Hwreg::IdSymbolic" title='llvm::AMDGPU::Hwreg::IdSymbolic' data-ref="llvm::AMDGPU::Hwreg::IdSymbolic" data-ref-filename="llvm..AMDGPU..Hwreg..IdSymbolic">IdSymbolic</a>[<a class="local col3 ref" href="#213Id" title='Id' data-ref="213Id" data-ref-filename="213Id">Id</a>] : <q>""</q>;</td></tr>
<tr><th id="869">869</th><td>}</td></tr>
<tr><th id="870">870</th><td></td></tr>
<tr><th id="871">871</th><td><em>void</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU5Hwreg11decodeHwregEjRjS2_S2_" title='llvm::AMDGPU::Hwreg::decodeHwreg' data-ref="_ZN4llvm6AMDGPU5Hwreg11decodeHwregEjRjS2_S2_" data-ref-filename="_ZN4llvm6AMDGPU5Hwreg11decodeHwregEjRjS2_S2_">decodeHwreg</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="215Val" title='Val' data-type='unsigned int' data-ref="215Val" data-ref-filename="215Val">Val</dfn>, <em>unsigned</em> &amp;<dfn class="local col6 decl" id="216Id" title='Id' data-type='unsigned int &amp;' data-ref="216Id" data-ref-filename="216Id">Id</dfn>, <em>unsigned</em> &amp;<dfn class="local col7 decl" id="217Offset" title='Offset' data-type='unsigned int &amp;' data-ref="217Offset" data-ref-filename="217Offset">Offset</dfn>, <em>unsigned</em> &amp;<dfn class="local col8 decl" id="218Width" title='Width' data-type='unsigned int &amp;' data-ref="218Width" data-ref-filename="218Width">Width</dfn>) {</td></tr>
<tr><th id="872">872</th><td>  <a class="local col6 ref" href="#216Id" title='Id' data-ref="216Id" data-ref-filename="216Id">Id</a> = (<a class="local col5 ref" href="#215Val" title='Val' data-ref="215Val" data-ref-filename="215Val">Val</a> &amp; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::ID_MASK_" title='llvm::AMDGPU::Hwreg::ID_MASK_' data-ref="llvm::AMDGPU::Hwreg::ID_MASK_" data-ref-filename="llvm..AMDGPU..Hwreg..ID_MASK_">ID_MASK_</a>) &gt;&gt; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::ID_SHIFT_" title='llvm::AMDGPU::Hwreg::ID_SHIFT_' data-ref="llvm::AMDGPU::Hwreg::ID_SHIFT_" data-ref-filename="llvm..AMDGPU..Hwreg..ID_SHIFT_">ID_SHIFT_</a>;</td></tr>
<tr><th id="873">873</th><td>  <a class="local col7 ref" href="#217Offset" title='Offset' data-ref="217Offset" data-ref-filename="217Offset">Offset</a> = (<a class="local col5 ref" href="#215Val" title='Val' data-ref="215Val" data-ref-filename="215Val">Val</a> &amp; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::OFFSET_MASK_" title='llvm::AMDGPU::Hwreg::OFFSET_MASK_' data-ref="llvm::AMDGPU::Hwreg::OFFSET_MASK_" data-ref-filename="llvm..AMDGPU..Hwreg..OFFSET_MASK_">OFFSET_MASK_</a>) &gt;&gt; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::OFFSET_SHIFT_" title='llvm::AMDGPU::Hwreg::OFFSET_SHIFT_' data-ref="llvm::AMDGPU::Hwreg::OFFSET_SHIFT_" data-ref-filename="llvm..AMDGPU..Hwreg..OFFSET_SHIFT_">OFFSET_SHIFT_</a>;</td></tr>
<tr><th id="874">874</th><td>  <a class="local col8 ref" href="#218Width" title='Width' data-ref="218Width" data-ref-filename="218Width">Width</a> = ((<a class="local col5 ref" href="#215Val" title='Val' data-ref="215Val" data-ref-filename="215Val">Val</a> &amp; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::WIDTH_M1_MASK_" title='llvm::AMDGPU::Hwreg::WIDTH_M1_MASK_' data-ref="llvm::AMDGPU::Hwreg::WIDTH_M1_MASK_" data-ref-filename="llvm..AMDGPU..Hwreg..WIDTH_M1_MASK_">WIDTH_M1_MASK_</a>) &gt;&gt; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::WIDTH_M1_SHIFT_" title='llvm::AMDGPU::Hwreg::WIDTH_M1_SHIFT_' data-ref="llvm::AMDGPU::Hwreg::WIDTH_M1_SHIFT_" data-ref-filename="llvm..AMDGPU..Hwreg..WIDTH_M1_SHIFT_">WIDTH_M1_SHIFT_</a>) + <var>1</var>;</td></tr>
<tr><th id="875">875</th><td>}</td></tr>
<tr><th id="876">876</th><td></td></tr>
<tr><th id="877">877</th><td>} <i>// namespace Hwreg</i></td></tr>
<tr><th id="878">878</th><td></td></tr>
<tr><th id="879">879</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="880">880</th><td><i>// exp tgt</i></td></tr>
<tr><th id="881">881</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td><b>namespace</b> <span class="namespace">Exp</span> {</td></tr>
<tr><th id="884">884</th><td></td></tr>
<tr><th id="885">885</th><td><b>struct</b> <dfn class="type def" id="llvm::AMDGPU::Exp::ExpTgt" title='llvm::AMDGPU::Exp::ExpTgt' data-ref="llvm::AMDGPU::Exp::ExpTgt" data-ref-filename="llvm..AMDGPU..Exp..ExpTgt">ExpTgt</dfn> {</td></tr>
<tr><th id="886">886</th><td>  <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringLiteral" title='llvm::StringLiteral' data-ref="llvm::StringLiteral" data-ref-filename="llvm..StringLiteral">StringLiteral</a> <dfn class="tu decl field" id="llvm::AMDGPU::Exp::ExpTgt::Name" title='llvm::AMDGPU::Exp::ExpTgt::Name' data-type='llvm::StringLiteral' data-ref="llvm::AMDGPU::Exp::ExpTgt::Name" data-ref-filename="llvm..AMDGPU..Exp..ExpTgt..Name">Name</dfn>;</td></tr>
<tr><th id="887">887</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="llvm::AMDGPU::Exp::ExpTgt::Tgt" title='llvm::AMDGPU::Exp::ExpTgt::Tgt' data-type='unsigned int' data-ref="llvm::AMDGPU::Exp::ExpTgt::Tgt" data-ref-filename="llvm..AMDGPU..Exp..ExpTgt..Tgt">Tgt</dfn>;</td></tr>
<tr><th id="888">888</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="llvm::AMDGPU::Exp::ExpTgt::MaxIndex" title='llvm::AMDGPU::Exp::ExpTgt::MaxIndex' data-type='unsigned int' data-ref="llvm::AMDGPU::Exp::ExpTgt::MaxIndex" data-ref-filename="llvm..AMDGPU..Exp..ExpTgt..MaxIndex">MaxIndex</dfn>;</td></tr>
<tr><th id="889">889</th><td>};</td></tr>
<tr><th id="890">890</th><td></td></tr>
<tr><th id="891">891</th><td><em>static</em> <b>constexpr</b> <a class="type" href="#llvm::AMDGPU::Exp::ExpTgt" title='llvm::AMDGPU::Exp::ExpTgt' data-ref="llvm::AMDGPU::Exp::ExpTgt" data-ref-filename="llvm..AMDGPU..Exp..ExpTgt">ExpTgt</a> <dfn class="tu decl def" id="llvm::AMDGPU::Exp::ExpTgtInfo" title='llvm::AMDGPU::Exp::ExpTgtInfo' data-type='const llvm::AMDGPU::Exp::ExpTgt [6]' data-ref="llvm::AMDGPU::Exp::ExpTgtInfo" data-ref-filename="llvm..AMDGPU..Exp..ExpTgtInfo">ExpTgtInfo</dfn>[] = {</td></tr>
<tr><th id="892">892</th><td>  {{<q>"null"</q>},  <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Exp::ET_NULL" title='llvm::AMDGPU::Exp::ET_NULL' data-ref="llvm::AMDGPU::Exp::ET_NULL" data-ref-filename="llvm..AMDGPU..Exp..ET_NULL">ET_NULL</a>,   <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Exp::ET_NULL_MAX_IDX" title='llvm::AMDGPU::Exp::ET_NULL_MAX_IDX' data-ref="llvm::AMDGPU::Exp::ET_NULL_MAX_IDX" data-ref-filename="llvm..AMDGPU..Exp..ET_NULL_MAX_IDX">ET_NULL_MAX_IDX</a>},</td></tr>
<tr><th id="893">893</th><td>  {{<q>"mrtz"</q>},  <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Exp::ET_MRTZ" title='llvm::AMDGPU::Exp::ET_MRTZ' data-ref="llvm::AMDGPU::Exp::ET_MRTZ" data-ref-filename="llvm..AMDGPU..Exp..ET_MRTZ">ET_MRTZ</a>,   <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Exp::ET_MRTZ_MAX_IDX" title='llvm::AMDGPU::Exp::ET_MRTZ_MAX_IDX' data-ref="llvm::AMDGPU::Exp::ET_MRTZ_MAX_IDX" data-ref-filename="llvm..AMDGPU..Exp..ET_MRTZ_MAX_IDX">ET_MRTZ_MAX_IDX</a>},</td></tr>
<tr><th id="894">894</th><td>  {{<q>"prim"</q>},  <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Exp::ET_PRIM" title='llvm::AMDGPU::Exp::ET_PRIM' data-ref="llvm::AMDGPU::Exp::ET_PRIM" data-ref-filename="llvm..AMDGPU..Exp..ET_PRIM">ET_PRIM</a>,   <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Exp::ET_PRIM_MAX_IDX" title='llvm::AMDGPU::Exp::ET_PRIM_MAX_IDX' data-ref="llvm::AMDGPU::Exp::ET_PRIM_MAX_IDX" data-ref-filename="llvm..AMDGPU..Exp..ET_PRIM_MAX_IDX">ET_PRIM_MAX_IDX</a>},</td></tr>
<tr><th id="895">895</th><td>  {{<q>"mrt"</q>},   <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Exp::ET_MRT0" title='llvm::AMDGPU::Exp::ET_MRT0' data-ref="llvm::AMDGPU::Exp::ET_MRT0" data-ref-filename="llvm..AMDGPU..Exp..ET_MRT0">ET_MRT0</a>,   <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Exp::ET_MRT_MAX_IDX" title='llvm::AMDGPU::Exp::ET_MRT_MAX_IDX' data-ref="llvm::AMDGPU::Exp::ET_MRT_MAX_IDX" data-ref-filename="llvm..AMDGPU..Exp..ET_MRT_MAX_IDX">ET_MRT_MAX_IDX</a>},</td></tr>
<tr><th id="896">896</th><td>  {{<q>"pos"</q>},   <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Exp::ET_POS0" title='llvm::AMDGPU::Exp::ET_POS0' data-ref="llvm::AMDGPU::Exp::ET_POS0" data-ref-filename="llvm..AMDGPU..Exp..ET_POS0">ET_POS0</a>,   <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Exp::ET_POS_MAX_IDX" title='llvm::AMDGPU::Exp::ET_POS_MAX_IDX' data-ref="llvm::AMDGPU::Exp::ET_POS_MAX_IDX" data-ref-filename="llvm..AMDGPU..Exp..ET_POS_MAX_IDX">ET_POS_MAX_IDX</a>},</td></tr>
<tr><th id="897">897</th><td>  {{<q>"param"</q>}, <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Exp::ET_PARAM0" title='llvm::AMDGPU::Exp::ET_PARAM0' data-ref="llvm::AMDGPU::Exp::ET_PARAM0" data-ref-filename="llvm..AMDGPU..Exp..ET_PARAM0">ET_PARAM0</a>, <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Exp::ET_PARAM_MAX_IDX" title='llvm::AMDGPU::Exp::ET_PARAM_MAX_IDX' data-ref="llvm::AMDGPU::Exp::ET_PARAM_MAX_IDX" data-ref-filename="llvm..AMDGPU..Exp..ET_PARAM_MAX_IDX">ET_PARAM_MAX_IDX</a>},</td></tr>
<tr><th id="898">898</th><td>};</td></tr>
<tr><th id="899">899</th><td></td></tr>
<tr><th id="900">900</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU3Exp10getTgtNameEjRNS_9StringRefERi" title='llvm::AMDGPU::Exp::getTgtName' data-ref="_ZN4llvm6AMDGPU3Exp10getTgtNameEjRNS_9StringRefERi" data-ref-filename="_ZN4llvm6AMDGPU3Exp10getTgtNameEjRNS_9StringRefERi">getTgtName</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="219Id" title='Id' data-type='unsigned int' data-ref="219Id" data-ref-filename="219Id">Id</dfn>, <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> &amp;<dfn class="local col0 decl" id="220Name" title='Name' data-type='llvm::StringRef &amp;' data-ref="220Name" data-ref-filename="220Name">Name</dfn>, <em>int</em> &amp;<dfn class="local col1 decl" id="221Index" title='Index' data-type='int &amp;' data-ref="221Index" data-ref-filename="221Index">Index</dfn>) {</td></tr>
<tr><th id="901">901</th><td>  <b>for</b> (<em>const</em> <a class="type" href="#llvm::AMDGPU::Exp::ExpTgt" title='llvm::AMDGPU::Exp::ExpTgt' data-ref="llvm::AMDGPU::Exp::ExpTgt" data-ref-filename="llvm..AMDGPU..Exp..ExpTgt">ExpTgt</a> &amp;<dfn class="local col2 decl" id="222Val" title='Val' data-type='const llvm::AMDGPU::Exp::ExpTgt &amp;' data-ref="222Val" data-ref-filename="222Val">Val</dfn> : <a class="tu ref" href="#llvm::AMDGPU::Exp::ExpTgtInfo" title='llvm::AMDGPU::Exp::ExpTgtInfo' data-ref="llvm::AMDGPU::Exp::ExpTgtInfo" data-ref-filename="llvm..AMDGPU..Exp..ExpTgtInfo">ExpTgtInfo</a>) {</td></tr>
<tr><th id="902">902</th><td>    <b>if</b> (<a class="local col2 ref" href="#222Val" title='Val' data-ref="222Val" data-ref-filename="222Val">Val</a>.<a class="tu ref field" href="#llvm::AMDGPU::Exp::ExpTgt::Tgt" title='llvm::AMDGPU::Exp::ExpTgt::Tgt' data-use='r' data-ref="llvm::AMDGPU::Exp::ExpTgt::Tgt" data-ref-filename="llvm..AMDGPU..Exp..ExpTgt..Tgt">Tgt</a> &lt;= <a class="local col9 ref" href="#219Id" title='Id' data-ref="219Id" data-ref-filename="219Id">Id</a> &amp;&amp; <a class="local col9 ref" href="#219Id" title='Id' data-ref="219Id" data-ref-filename="219Id">Id</a> &lt;= <a class="local col2 ref" href="#222Val" title='Val' data-ref="222Val" data-ref-filename="222Val">Val</a>.<a class="tu ref field" href="#llvm::AMDGPU::Exp::ExpTgt::Tgt" title='llvm::AMDGPU::Exp::ExpTgt::Tgt' data-use='r' data-ref="llvm::AMDGPU::Exp::ExpTgt::Tgt" data-ref-filename="llvm..AMDGPU..Exp..ExpTgt..Tgt">Tgt</a> + <a class="local col2 ref" href="#222Val" title='Val' data-ref="222Val" data-ref-filename="222Val">Val</a>.<a class="tu ref field" href="#llvm::AMDGPU::Exp::ExpTgt::MaxIndex" title='llvm::AMDGPU::Exp::ExpTgt::MaxIndex' data-use='r' data-ref="llvm::AMDGPU::Exp::ExpTgt::MaxIndex" data-ref-filename="llvm..AMDGPU..Exp..ExpTgt..MaxIndex">MaxIndex</a>) {</td></tr>
<tr><th id="903">903</th><td>      <a class="local col1 ref" href="#221Index" title='Index' data-ref="221Index" data-ref-filename="221Index">Index</a> = (<a class="local col2 ref" href="#222Val" title='Val' data-ref="222Val" data-ref-filename="222Val">Val</a>.<a class="tu ref field" href="#llvm::AMDGPU::Exp::ExpTgt::MaxIndex" title='llvm::AMDGPU::Exp::ExpTgt::MaxIndex' data-use='r' data-ref="llvm::AMDGPU::Exp::ExpTgt::MaxIndex" data-ref-filename="llvm..AMDGPU..Exp..ExpTgt..MaxIndex">MaxIndex</a> == <var>0</var>) ? -<var>1</var> : (<a class="local col9 ref" href="#219Id" title='Id' data-ref="219Id" data-ref-filename="219Id">Id</a> - <a class="local col2 ref" href="#222Val" title='Val' data-ref="222Val" data-ref-filename="222Val">Val</a>.<a class="tu ref field" href="#llvm::AMDGPU::Exp::ExpTgt::Tgt" title='llvm::AMDGPU::Exp::ExpTgt::Tgt' data-use='r' data-ref="llvm::AMDGPU::Exp::ExpTgt::Tgt" data-ref-filename="llvm..AMDGPU..Exp..ExpTgt..Tgt">Tgt</a>);</td></tr>
<tr><th id="904">904</th><td>      <a class="local col0 ref" href="#220Name" title='Name' data-ref="220Name" data-ref-filename="220Name">Name</a> <a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSERKS0_" data-ref-filename="_ZN4llvm9StringRefaSERKS0_">=</a> <a class="local col2 ref" href="#222Val" title='Val' data-ref="222Val" data-ref-filename="222Val">Val</a>.<a class="tu ref field" href="#llvm::AMDGPU::Exp::ExpTgt::Name" title='llvm::AMDGPU::Exp::ExpTgt::Name' data-use='r' data-ref="llvm::AMDGPU::Exp::ExpTgt::Name" data-ref-filename="llvm..AMDGPU..Exp..ExpTgt..Name">Name</a>;</td></tr>
<tr><th id="905">905</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="906">906</th><td>    }</td></tr>
<tr><th id="907">907</th><td>  }</td></tr>
<tr><th id="908">908</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="909">909</th><td>}</td></tr>
<tr><th id="910">910</th><td></td></tr>
<tr><th id="911">911</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU3Exp8getTgtIdENS_9StringRefE" title='llvm::AMDGPU::Exp::getTgtId' data-ref="_ZN4llvm6AMDGPU3Exp8getTgtIdENS_9StringRefE" data-ref-filename="_ZN4llvm6AMDGPU3Exp8getTgtIdENS_9StringRefE">getTgtId</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col3 decl" id="223Name" title='Name' data-type='const llvm::StringRef' data-ref="223Name" data-ref-filename="223Name">Name</dfn>) {</td></tr>
<tr><th id="912">912</th><td></td></tr>
<tr><th id="913">913</th><td>  <b>for</b> (<em>const</em> <a class="type" href="#llvm::AMDGPU::Exp::ExpTgt" title='llvm::AMDGPU::Exp::ExpTgt' data-ref="llvm::AMDGPU::Exp::ExpTgt" data-ref-filename="llvm..AMDGPU..Exp..ExpTgt">ExpTgt</a> &amp;<dfn class="local col4 decl" id="224Val" title='Val' data-type='const llvm::AMDGPU::Exp::ExpTgt &amp;' data-ref="224Val" data-ref-filename="224Val">Val</dfn> : <a class="tu ref" href="#llvm::AMDGPU::Exp::ExpTgtInfo" title='llvm::AMDGPU::Exp::ExpTgtInfo' data-ref="llvm::AMDGPU::Exp::ExpTgtInfo" data-ref-filename="llvm..AMDGPU..Exp..ExpTgtInfo">ExpTgtInfo</a>) {</td></tr>
<tr><th id="914">914</th><td>    <b>if</b> (<a class="local col4 ref" href="#224Val" title='Val' data-ref="224Val" data-ref-filename="224Val">Val</a>.<a class="tu ref field" href="#llvm::AMDGPU::Exp::ExpTgt::MaxIndex" title='llvm::AMDGPU::Exp::ExpTgt::MaxIndex' data-use='r' data-ref="llvm::AMDGPU::Exp::ExpTgt::MaxIndex" data-ref-filename="llvm..AMDGPU..Exp..ExpTgt..MaxIndex">MaxIndex</a> == <var>0</var> &amp;&amp; <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col3 ref" href="#223Name" title='Name' data-ref="223Name" data-ref-filename="223Name">Name</a> <a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_" data-ref-filename="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col4 ref" href="#224Val" title='Val' data-ref="224Val" data-ref-filename="224Val">Val</a>.<a class="tu ref field" href="#llvm::AMDGPU::Exp::ExpTgt::Name" title='llvm::AMDGPU::Exp::ExpTgt::Name' data-use='r' data-ref="llvm::AMDGPU::Exp::ExpTgt::Name" data-ref-filename="llvm..AMDGPU..Exp..ExpTgt..Name">Name</a>)</td></tr>
<tr><th id="915">915</th><td>      <b>return</b> <a class="local col4 ref" href="#224Val" title='Val' data-ref="224Val" data-ref-filename="224Val">Val</a>.<a class="tu ref field" href="#llvm::AMDGPU::Exp::ExpTgt::Tgt" title='llvm::AMDGPU::Exp::ExpTgt::Tgt' data-use='r' data-ref="llvm::AMDGPU::Exp::ExpTgt::Tgt" data-ref-filename="llvm..AMDGPU..Exp..ExpTgt..Tgt">Tgt</a>;</td></tr>
<tr><th id="916">916</th><td></td></tr>
<tr><th id="917">917</th><td>    <b>if</b> (<a class="local col4 ref" href="#224Val" title='Val' data-ref="224Val" data-ref-filename="224Val">Val</a>.<a class="tu ref field" href="#llvm::AMDGPU::Exp::ExpTgt::MaxIndex" title='llvm::AMDGPU::Exp::ExpTgt::MaxIndex' data-use='r' data-ref="llvm::AMDGPU::Exp::ExpTgt::MaxIndex" data-ref-filename="llvm..AMDGPU..Exp..ExpTgt..MaxIndex">MaxIndex</a> &gt; <var>0</var> &amp;&amp; <a class="local col3 ref" href="#223Name" title='Name' data-ref="223Name" data-ref-filename="223Name">Name</a>.<a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef10startswithES0_" title='llvm::StringRef::startswith' data-ref="_ZNK4llvm9StringRef10startswithES0_" data-ref-filename="_ZNK4llvm9StringRef10startswithES0_">startswith</a>(<a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col4 ref" href="#224Val" title='Val' data-ref="224Val" data-ref-filename="224Val">Val</a>.<a class="tu ref field" href="#llvm::AMDGPU::Exp::ExpTgt::Name" title='llvm::AMDGPU::Exp::ExpTgt::Name' data-use='r' data-ref="llvm::AMDGPU::Exp::ExpTgt::Name" data-ref-filename="llvm..AMDGPU..Exp..ExpTgt..Name">Name</a>)) {</td></tr>
<tr><th id="918">918</th><td>      <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col5 decl" id="225Suffix" title='Suffix' data-type='llvm::StringRef' data-ref="225Suffix" data-ref-filename="225Suffix">Suffix</dfn> = <a class="local col3 ref" href="#223Name" title='Name' data-ref="223Name" data-ref-filename="223Name">Name</a>.<a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef10drop_frontEm" title='llvm::StringRef::drop_front' data-ref="_ZNK4llvm9StringRef10drop_frontEm" data-ref-filename="_ZNK4llvm9StringRef10drop_frontEm">drop_front</a>(<a class="local col4 ref" href="#224Val" title='Val' data-ref="224Val" data-ref-filename="224Val">Val</a>.<a class="tu ref field" href="#llvm::AMDGPU::Exp::ExpTgt::Name" title='llvm::AMDGPU::Exp::ExpTgt::Name' data-use='m' data-ref="llvm::AMDGPU::Exp::ExpTgt::Name" data-ref-filename="llvm..AMDGPU..Exp..ExpTgt..Name">Name</a>.<a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4sizeEv" title='llvm::StringRef::size' data-ref="_ZNK4llvm9StringRef4sizeEv" data-ref-filename="_ZNK4llvm9StringRef4sizeEv">size</a>());</td></tr>
<tr><th id="919">919</th><td></td></tr>
<tr><th id="920">920</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="226Id" title='Id' data-type='unsigned int' data-ref="226Id" data-ref-filename="226Id">Id</dfn>;</td></tr>
<tr><th id="921">921</th><td>      <b>if</b> (<a class="local col5 ref" href="#225Suffix" title='Suffix' data-ref="225Suffix" data-ref-filename="225Suffix">Suffix</a>.<a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef12getAsIntegerEjRT_" title='llvm::StringRef::getAsInteger' data-ref="_ZNK4llvm9StringRef12getAsIntegerEjRT_" data-ref-filename="_ZNK4llvm9StringRef12getAsIntegerEjRT_">getAsInteger</a>(<var>10</var>, <span class='refarg'><a class="local col6 ref" href="#226Id" title='Id' data-ref="226Id" data-ref-filename="226Id">Id</a></span>) || <a class="local col6 ref" href="#226Id" title='Id' data-ref="226Id" data-ref-filename="226Id">Id</a> &gt; <a class="local col4 ref" href="#224Val" title='Val' data-ref="224Val" data-ref-filename="224Val">Val</a>.<a class="tu ref field" href="#llvm::AMDGPU::Exp::ExpTgt::MaxIndex" title='llvm::AMDGPU::Exp::ExpTgt::MaxIndex' data-use='r' data-ref="llvm::AMDGPU::Exp::ExpTgt::MaxIndex" data-ref-filename="llvm..AMDGPU..Exp..ExpTgt..MaxIndex">MaxIndex</a>)</td></tr>
<tr><th id="922">922</th><td>        <b>return</b> <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Exp::ET_INVALID" title='llvm::AMDGPU::Exp::ET_INVALID' data-ref="llvm::AMDGPU::Exp::ET_INVALID" data-ref-filename="llvm..AMDGPU..Exp..ET_INVALID">ET_INVALID</a>;</td></tr>
<tr><th id="923">923</th><td></td></tr>
<tr><th id="924">924</th><td>      <i>// Disable leading zeroes</i></td></tr>
<tr><th id="925">925</th><td>      <b>if</b> (<a class="local col5 ref" href="#225Suffix" title='Suffix' data-ref="225Suffix" data-ref-filename="225Suffix">Suffix</a>.<a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4sizeEv" title='llvm::StringRef::size' data-ref="_ZNK4llvm9StringRef4sizeEv" data-ref-filename="_ZNK4llvm9StringRef4sizeEv">size</a>() &gt; <var>1</var> &amp;&amp; <a class="local col5 ref" href="#225Suffix" title='Suffix' data-ref="225Suffix" data-ref-filename="225Suffix">Suffix</a><a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefixEm" title='llvm::StringRef::operator[]' data-ref="_ZNK4llvm9StringRefixEm" data-ref-filename="_ZNK4llvm9StringRefixEm">[<var>0</var>]</a> == <kbd>'0'</kbd>)</td></tr>
<tr><th id="926">926</th><td>        <b>return</b> <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Exp::ET_INVALID" title='llvm::AMDGPU::Exp::ET_INVALID' data-ref="llvm::AMDGPU::Exp::ET_INVALID" data-ref-filename="llvm..AMDGPU..Exp..ET_INVALID">ET_INVALID</a>;</td></tr>
<tr><th id="927">927</th><td></td></tr>
<tr><th id="928">928</th><td>      <b>return</b> <a class="local col4 ref" href="#224Val" title='Val' data-ref="224Val" data-ref-filename="224Val">Val</a>.<a class="tu ref field" href="#llvm::AMDGPU::Exp::ExpTgt::Tgt" title='llvm::AMDGPU::Exp::ExpTgt::Tgt' data-use='r' data-ref="llvm::AMDGPU::Exp::ExpTgt::Tgt" data-ref-filename="llvm..AMDGPU..Exp..ExpTgt..Tgt">Tgt</a> + <a class="local col6 ref" href="#226Id" title='Id' data-ref="226Id" data-ref-filename="226Id">Id</a>;</td></tr>
<tr><th id="929">929</th><td>    }</td></tr>
<tr><th id="930">930</th><td>  }</td></tr>
<tr><th id="931">931</th><td>  <b>return</b> <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Exp::ET_INVALID" title='llvm::AMDGPU::Exp::ET_INVALID' data-ref="llvm::AMDGPU::Exp::ET_INVALID" data-ref-filename="llvm..AMDGPU..Exp..ET_INVALID">ET_INVALID</a>;</td></tr>
<tr><th id="932">932</th><td>}</td></tr>
<tr><th id="933">933</th><td></td></tr>
<tr><th id="934">934</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU3Exp16isSupportedTgtIdEjRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::Exp::isSupportedTgtId' data-ref="_ZN4llvm6AMDGPU3Exp16isSupportedTgtIdEjRKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU3Exp16isSupportedTgtIdEjRKNS_15MCSubtargetInfoE">isSupportedTgtId</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="227Id" title='Id' data-type='unsigned int' data-ref="227Id" data-ref-filename="227Id">Id</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="228STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="228STI" data-ref-filename="228STI">STI</dfn>) {</td></tr>
<tr><th id="935">935</th><td>  <b>return</b> (<a class="local col7 ref" href="#227Id" title='Id' data-ref="227Id" data-ref-filename="227Id">Id</a> != <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Exp::ET_POS4" title='llvm::AMDGPU::Exp::ET_POS4' data-ref="llvm::AMDGPU::Exp::ET_POS4" data-ref-filename="llvm..AMDGPU..Exp..ET_POS4">ET_POS4</a> &amp;&amp; <a class="local col7 ref" href="#227Id" title='Id' data-ref="227Id" data-ref-filename="227Id">Id</a> != <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Exp::ET_PRIM" title='llvm::AMDGPU::Exp::ET_PRIM' data-ref="llvm::AMDGPU::Exp::ET_PRIM" data-ref-filename="llvm..AMDGPU..Exp..ET_PRIM">ET_PRIM</a>) || <a class="ref fn" href="#_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX10Plus' data-ref="_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE">isGFX10Plus</a>(<a class="local col8 ref" href="#228STI" title='STI' data-ref="228STI" data-ref-filename="228STI">STI</a>);</td></tr>
<tr><th id="936">936</th><td>}</td></tr>
<tr><th id="937">937</th><td></td></tr>
<tr><th id="938">938</th><td>} <i>// namespace Exp</i></td></tr>
<tr><th id="939">939</th><td></td></tr>
<tr><th id="940">940</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="941">941</th><td><i>// MTBUF Format</i></td></tr>
<tr><th id="942">942</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="943">943</th><td></td></tr>
<tr><th id="944">944</th><td><b>namespace</b> <span class="namespace">MTBUFFormat</span> {</td></tr>
<tr><th id="945">945</th><td></td></tr>
<tr><th id="946">946</th><td><a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU11MTBUFFormat7getDfmtENS_9StringRefE" title='llvm::AMDGPU::MTBUFFormat::getDfmt' data-ref="_ZN4llvm6AMDGPU11MTBUFFormat7getDfmtENS_9StringRefE" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormat7getDfmtENS_9StringRefE">getDfmt</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col9 decl" id="229Name" title='Name' data-type='const llvm::StringRef' data-ref="229Name" data-ref-filename="229Name">Name</dfn>) {</td></tr>
<tr><th id="947">947</th><td>  <b>for</b> (<em>int</em> <dfn class="local col0 decl" id="230Id" title='Id' data-type='int' data-ref="230Id" data-ref-filename="230Id">Id</dfn> = <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::MTBUFFormat::DFMT_MIN" title='llvm::AMDGPU::MTBUFFormat::DFMT_MIN' data-ref="llvm::AMDGPU::MTBUFFormat::DFMT_MIN" data-ref-filename="llvm..AMDGPU..MTBUFFormat..DFMT_MIN">DFMT_MIN</a>; <a class="local col0 ref" href="#230Id" title='Id' data-ref="230Id" data-ref-filename="230Id">Id</a> &lt;= <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::MTBUFFormat::DFMT_MAX" title='llvm::AMDGPU::MTBUFFormat::DFMT_MAX' data-ref="llvm::AMDGPU::MTBUFFormat::DFMT_MAX" data-ref-filename="llvm..AMDGPU..MTBUFFormat..DFMT_MAX">DFMT_MAX</a>; ++<a class="local col0 ref" href="#230Id" title='Id' data-ref="230Id" data-ref-filename="230Id">Id</a>) {</td></tr>
<tr><th id="948">948</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col9 ref" href="#229Name" title='Name' data-ref="229Name" data-ref-filename="229Name">Name</a> <a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_" data-ref-filename="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="ref" href="AMDGPUAsmUtils.h.html#llvm::AMDGPU::MTBUFFormat::DfmtSymbolic" title='llvm::AMDGPU::MTBUFFormat::DfmtSymbolic' data-ref="llvm::AMDGPU::MTBUFFormat::DfmtSymbolic" data-ref-filename="llvm..AMDGPU..MTBUFFormat..DfmtSymbolic">DfmtSymbolic</a>[<a class="local col0 ref" href="#230Id" title='Id' data-ref="230Id" data-ref-filename="230Id">Id</a>])</td></tr>
<tr><th id="949">949</th><td>      <b>return</b> <a class="local col0 ref" href="#230Id" title='Id' data-ref="230Id" data-ref-filename="230Id">Id</a>;</td></tr>
<tr><th id="950">950</th><td>  }</td></tr>
<tr><th id="951">951</th><td>  <b>return</b> <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::MTBUFFormat::DFMT_UNDEF" title='llvm::AMDGPU::MTBUFFormat::DFMT_UNDEF' data-ref="llvm::AMDGPU::MTBUFFormat::DFMT_UNDEF" data-ref-filename="llvm..AMDGPU..MTBUFFormat..DFMT_UNDEF">DFMT_UNDEF</a>;</td></tr>
<tr><th id="952">952</th><td>}</td></tr>
<tr><th id="953">953</th><td></td></tr>
<tr><th id="954">954</th><td><a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU11MTBUFFormat11getDfmtNameEj" title='llvm::AMDGPU::MTBUFFormat::getDfmtName' data-ref="_ZN4llvm6AMDGPU11MTBUFFormat11getDfmtNameEj" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormat11getDfmtNameEj">getDfmtName</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="231Id" title='Id' data-type='unsigned int' data-ref="231Id" data-ref-filename="231Id">Id</dfn>) {</td></tr>
<tr><th id="955">955</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Id &lt;= DFMT_MAX);</td></tr>
<tr><th id="956">956</th><td>  <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="ref" href="AMDGPUAsmUtils.h.html#llvm::AMDGPU::MTBUFFormat::DfmtSymbolic" title='llvm::AMDGPU::MTBUFFormat::DfmtSymbolic' data-ref="llvm::AMDGPU::MTBUFFormat::DfmtSymbolic" data-ref-filename="llvm..AMDGPU..MTBUFFormat..DfmtSymbolic">DfmtSymbolic</a>[<a class="local col1 ref" href="#231Id" title='Id' data-ref="231Id" data-ref-filename="231Id">Id</a>];</td></tr>
<tr><th id="957">957</th><td>}</td></tr>
<tr><th id="958">958</th><td></td></tr>
<tr><th id="959">959</th><td><em>static</em> <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringLiteral" title='llvm::StringLiteral' data-ref="llvm::StringLiteral" data-ref-filename="llvm..StringLiteral">StringLiteral</a> <em>const</em> *<dfn class="tu decl def fn" id="_ZN4llvm6AMDGPU11MTBUFFormatL18getNfmtLookupTableERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::MTBUFFormat::getNfmtLookupTable' data-type='const llvm::StringLiteral * llvm::AMDGPU::MTBUFFormat::getNfmtLookupTable(const llvm::MCSubtargetInfo &amp; STI)' data-ref="_ZN4llvm6AMDGPU11MTBUFFormatL18getNfmtLookupTableERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormatL18getNfmtLookupTableERKNS_15MCSubtargetInfoE">getNfmtLookupTable</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="232STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="232STI" data-ref-filename="232STI">STI</dfn>) {</td></tr>
<tr><th id="960">960</th><td>  <b>if</b> (<a class="ref fn" href="#_ZN4llvm6AMDGPU4isSIERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isSI' data-ref="_ZN4llvm6AMDGPU4isSIERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU4isSIERKNS_15MCSubtargetInfoE">isSI</a>(<a class="local col2 ref" href="#232STI" title='STI' data-ref="232STI" data-ref-filename="232STI">STI</a>) || <a class="ref fn" href="#_ZN4llvm6AMDGPU4isCIERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isCI' data-ref="_ZN4llvm6AMDGPU4isCIERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU4isCIERKNS_15MCSubtargetInfoE">isCI</a>(<a class="local col2 ref" href="#232STI" title='STI' data-ref="232STI" data-ref-filename="232STI">STI</a>))</td></tr>
<tr><th id="961">961</th><td>    <b>return</b> <a class="ref" href="AMDGPUAsmUtils.h.html#llvm::AMDGPU::MTBUFFormat::NfmtSymbolicSICI" title='llvm::AMDGPU::MTBUFFormat::NfmtSymbolicSICI' data-ref="llvm::AMDGPU::MTBUFFormat::NfmtSymbolicSICI" data-ref-filename="llvm..AMDGPU..MTBUFFormat..NfmtSymbolicSICI">NfmtSymbolicSICI</a>;</td></tr>
<tr><th id="962">962</th><td>  <b>if</b> (<a class="ref fn" href="#_ZN4llvm6AMDGPU4isVIERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isVI' data-ref="_ZN4llvm6AMDGPU4isVIERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU4isVIERKNS_15MCSubtargetInfoE">isVI</a>(<a class="local col2 ref" href="#232STI" title='STI' data-ref="232STI" data-ref-filename="232STI">STI</a>) || <a class="ref fn" href="#_ZN4llvm6AMDGPU6isGFX9ERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX9' data-ref="_ZN4llvm6AMDGPU6isGFX9ERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU6isGFX9ERKNS_15MCSubtargetInfoE">isGFX9</a>(<a class="local col2 ref" href="#232STI" title='STI' data-ref="232STI" data-ref-filename="232STI">STI</a>))</td></tr>
<tr><th id="963">963</th><td>    <b>return</b> <a class="ref" href="AMDGPUAsmUtils.h.html#llvm::AMDGPU::MTBUFFormat::NfmtSymbolicVI" title='llvm::AMDGPU::MTBUFFormat::NfmtSymbolicVI' data-ref="llvm::AMDGPU::MTBUFFormat::NfmtSymbolicVI" data-ref-filename="llvm..AMDGPU..MTBUFFormat..NfmtSymbolicVI">NfmtSymbolicVI</a>;</td></tr>
<tr><th id="964">964</th><td>  <b>return</b> <a class="ref" href="AMDGPUAsmUtils.h.html#llvm::AMDGPU::MTBUFFormat::NfmtSymbolicGFX10" title='llvm::AMDGPU::MTBUFFormat::NfmtSymbolicGFX10' data-ref="llvm::AMDGPU::MTBUFFormat::NfmtSymbolicGFX10" data-ref-filename="llvm..AMDGPU..MTBUFFormat..NfmtSymbolicGFX10">NfmtSymbolicGFX10</a>;</td></tr>
<tr><th id="965">965</th><td>}</td></tr>
<tr><th id="966">966</th><td></td></tr>
<tr><th id="967">967</th><td><a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU11MTBUFFormat7getNfmtENS_9StringRefERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::MTBUFFormat::getNfmt' data-ref="_ZN4llvm6AMDGPU11MTBUFFormat7getNfmtENS_9StringRefERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormat7getNfmtENS_9StringRefERKNS_15MCSubtargetInfoE">getNfmt</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col3 decl" id="233Name" title='Name' data-type='const llvm::StringRef' data-ref="233Name" data-ref-filename="233Name">Name</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="234STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="234STI" data-ref-filename="234STI">STI</dfn>) {</td></tr>
<tr><th id="968">968</th><td>  <em>auto</em> <dfn class="local col5 decl" id="235lookupTable" title='lookupTable' data-type='const llvm::StringLiteral *' data-ref="235lookupTable" data-ref-filename="235lookupTable">lookupTable</dfn> = <a class="tu ref fn" href="#_ZN4llvm6AMDGPU11MTBUFFormatL18getNfmtLookupTableERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::MTBUFFormat::getNfmtLookupTable' data-use='c' data-ref="_ZN4llvm6AMDGPU11MTBUFFormatL18getNfmtLookupTableERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormatL18getNfmtLookupTableERKNS_15MCSubtargetInfoE">getNfmtLookupTable</a>(<a class="local col4 ref" href="#234STI" title='STI' data-ref="234STI" data-ref-filename="234STI">STI</a>);</td></tr>
<tr><th id="969">969</th><td>  <b>for</b> (<em>int</em> <dfn class="local col6 decl" id="236Id" title='Id' data-type='int' data-ref="236Id" data-ref-filename="236Id">Id</dfn> = <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::MTBUFFormat::NFMT_MIN" title='llvm::AMDGPU::MTBUFFormat::NFMT_MIN' data-ref="llvm::AMDGPU::MTBUFFormat::NFMT_MIN" data-ref-filename="llvm..AMDGPU..MTBUFFormat..NFMT_MIN">NFMT_MIN</a>; <a class="local col6 ref" href="#236Id" title='Id' data-ref="236Id" data-ref-filename="236Id">Id</a> &lt;= <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::MTBUFFormat::NFMT_MAX" title='llvm::AMDGPU::MTBUFFormat::NFMT_MAX' data-ref="llvm::AMDGPU::MTBUFFormat::NFMT_MAX" data-ref-filename="llvm..AMDGPU..MTBUFFormat..NFMT_MAX">NFMT_MAX</a>; ++<a class="local col6 ref" href="#236Id" title='Id' data-ref="236Id" data-ref-filename="236Id">Id</a>) {</td></tr>
<tr><th id="970">970</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col3 ref" href="#233Name" title='Name' data-ref="233Name" data-ref-filename="233Name">Name</a> <a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_" data-ref-filename="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col5 ref" href="#235lookupTable" title='lookupTable' data-ref="235lookupTable" data-ref-filename="235lookupTable">lookupTable</a>[<a class="local col6 ref" href="#236Id" title='Id' data-ref="236Id" data-ref-filename="236Id">Id</a>])</td></tr>
<tr><th id="971">971</th><td>      <b>return</b> <a class="local col6 ref" href="#236Id" title='Id' data-ref="236Id" data-ref-filename="236Id">Id</a>;</td></tr>
<tr><th id="972">972</th><td>  }</td></tr>
<tr><th id="973">973</th><td>  <b>return</b> <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::MTBUFFormat::NFMT_UNDEF" title='llvm::AMDGPU::MTBUFFormat::NFMT_UNDEF' data-ref="llvm::AMDGPU::MTBUFFormat::NFMT_UNDEF" data-ref-filename="llvm..AMDGPU..MTBUFFormat..NFMT_UNDEF">NFMT_UNDEF</a>;</td></tr>
<tr><th id="974">974</th><td>}</td></tr>
<tr><th id="975">975</th><td></td></tr>
<tr><th id="976">976</th><td><a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU11MTBUFFormat11getNfmtNameEjRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::MTBUFFormat::getNfmtName' data-ref="_ZN4llvm6AMDGPU11MTBUFFormat11getNfmtNameEjRKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormat11getNfmtNameEjRKNS_15MCSubtargetInfoE">getNfmtName</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="237Id" title='Id' data-type='unsigned int' data-ref="237Id" data-ref-filename="237Id">Id</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="238STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="238STI" data-ref-filename="238STI">STI</dfn>) {</td></tr>
<tr><th id="977">977</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Id &lt;= NFMT_MAX);</td></tr>
<tr><th id="978">978</th><td>  <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="tu ref fn" href="#_ZN4llvm6AMDGPU11MTBUFFormatL18getNfmtLookupTableERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::MTBUFFormat::getNfmtLookupTable' data-use='c' data-ref="_ZN4llvm6AMDGPU11MTBUFFormatL18getNfmtLookupTableERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormatL18getNfmtLookupTableERKNS_15MCSubtargetInfoE">getNfmtLookupTable</a>(<a class="local col8 ref" href="#238STI" title='STI' data-ref="238STI" data-ref-filename="238STI">STI</a>)[<a class="local col7 ref" href="#237Id" title='Id' data-ref="237Id" data-ref-filename="237Id">Id</a>];</td></tr>
<tr><th id="979">979</th><td>}</td></tr>
<tr><th id="980">980</th><td></td></tr>
<tr><th id="981">981</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU11MTBUFFormat15isValidDfmtNfmtEjRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::MTBUFFormat::isValidDfmtNfmt' data-ref="_ZN4llvm6AMDGPU11MTBUFFormat15isValidDfmtNfmtEjRKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormat15isValidDfmtNfmtEjRKNS_15MCSubtargetInfoE">isValidDfmtNfmt</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="239Id" title='Id' data-type='unsigned int' data-ref="239Id" data-ref-filename="239Id">Id</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="240STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="240STI" data-ref-filename="240STI">STI</dfn>) {</td></tr>
<tr><th id="982">982</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="241Dfmt" title='Dfmt' data-type='unsigned int' data-ref="241Dfmt" data-ref-filename="241Dfmt">Dfmt</dfn>;</td></tr>
<tr><th id="983">983</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="242Nfmt" title='Nfmt' data-type='unsigned int' data-ref="242Nfmt" data-ref-filename="242Nfmt">Nfmt</dfn>;</td></tr>
<tr><th id="984">984</th><td>  <a class="ref fn" href="#_ZN4llvm6AMDGPU11MTBUFFormat14decodeDfmtNfmtEjRjS2_" title='llvm::AMDGPU::MTBUFFormat::decodeDfmtNfmt' data-ref="_ZN4llvm6AMDGPU11MTBUFFormat14decodeDfmtNfmtEjRjS2_" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormat14decodeDfmtNfmtEjRjS2_">decodeDfmtNfmt</a>(<a class="local col9 ref" href="#239Id" title='Id' data-ref="239Id" data-ref-filename="239Id">Id</a>, <span class='refarg'><a class="local col1 ref" href="#241Dfmt" title='Dfmt' data-ref="241Dfmt" data-ref-filename="241Dfmt">Dfmt</a></span>, <span class='refarg'><a class="local col2 ref" href="#242Nfmt" title='Nfmt' data-ref="242Nfmt" data-ref-filename="242Nfmt">Nfmt</a></span>);</td></tr>
<tr><th id="985">985</th><td>  <b>return</b> <a class="ref fn" href="#_ZN4llvm6AMDGPU11MTBUFFormat11isValidNfmtEjRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::MTBUFFormat::isValidNfmt' data-ref="_ZN4llvm6AMDGPU11MTBUFFormat11isValidNfmtEjRKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormat11isValidNfmtEjRKNS_15MCSubtargetInfoE">isValidNfmt</a>(<a class="local col2 ref" href="#242Nfmt" title='Nfmt' data-ref="242Nfmt" data-ref-filename="242Nfmt">Nfmt</a>, <a class="local col0 ref" href="#240STI" title='STI' data-ref="240STI" data-ref-filename="240STI">STI</a>);</td></tr>
<tr><th id="986">986</th><td>}</td></tr>
<tr><th id="987">987</th><td></td></tr>
<tr><th id="988">988</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU11MTBUFFormat11isValidNfmtEjRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::MTBUFFormat::isValidNfmt' data-ref="_ZN4llvm6AMDGPU11MTBUFFormat11isValidNfmtEjRKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormat11isValidNfmtEjRKNS_15MCSubtargetInfoE">isValidNfmt</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="243Id" title='Id' data-type='unsigned int' data-ref="243Id" data-ref-filename="243Id">Id</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="244STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="244STI" data-ref-filename="244STI">STI</dfn>) {</td></tr>
<tr><th id="989">989</th><td>  <b>return</b> !<a class="ref fn" href="#_ZN4llvm6AMDGPU11MTBUFFormat11getNfmtNameEjRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::MTBUFFormat::getNfmtName' data-ref="_ZN4llvm6AMDGPU11MTBUFFormat11getNfmtNameEjRKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormat11getNfmtNameEjRKNS_15MCSubtargetInfoE">getNfmtName</a>(<a class="local col3 ref" href="#243Id" title='Id' data-ref="243Id" data-ref-filename="243Id">Id</a>, <a class="local col4 ref" href="#244STI" title='STI' data-ref="244STI" data-ref-filename="244STI">STI</a>).<a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv" data-ref-filename="_ZNK4llvm9StringRef5emptyEv">empty</a>();</td></tr>
<tr><th id="990">990</th><td>}</td></tr>
<tr><th id="991">991</th><td></td></tr>
<tr><th id="992">992</th><td><a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU11MTBUFFormat14encodeDfmtNfmtEjj" title='llvm::AMDGPU::MTBUFFormat::encodeDfmtNfmt' data-ref="_ZN4llvm6AMDGPU11MTBUFFormat14encodeDfmtNfmtEjj" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormat14encodeDfmtNfmtEjj">encodeDfmtNfmt</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="245Dfmt" title='Dfmt' data-type='unsigned int' data-ref="245Dfmt" data-ref-filename="245Dfmt">Dfmt</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="246Nfmt" title='Nfmt' data-type='unsigned int' data-ref="246Nfmt" data-ref-filename="246Nfmt">Nfmt</dfn>) {</td></tr>
<tr><th id="993">993</th><td>  <b>return</b> (<a class="local col5 ref" href="#245Dfmt" title='Dfmt' data-ref="245Dfmt" data-ref-filename="245Dfmt">Dfmt</a> &lt;&lt; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::MTBUFFormat::DFMT_SHIFT" title='llvm::AMDGPU::MTBUFFormat::DFMT_SHIFT' data-ref="llvm::AMDGPU::MTBUFFormat::DFMT_SHIFT" data-ref-filename="llvm..AMDGPU..MTBUFFormat..DFMT_SHIFT">DFMT_SHIFT</a>) | (<a class="local col6 ref" href="#246Nfmt" title='Nfmt' data-ref="246Nfmt" data-ref-filename="246Nfmt">Nfmt</a> &lt;&lt; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::MTBUFFormat::NFMT_SHIFT" title='llvm::AMDGPU::MTBUFFormat::NFMT_SHIFT' data-ref="llvm::AMDGPU::MTBUFFormat::NFMT_SHIFT" data-ref-filename="llvm..AMDGPU..MTBUFFormat..NFMT_SHIFT">NFMT_SHIFT</a>);</td></tr>
<tr><th id="994">994</th><td>}</td></tr>
<tr><th id="995">995</th><td></td></tr>
<tr><th id="996">996</th><td><em>void</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU11MTBUFFormat14decodeDfmtNfmtEjRjS2_" title='llvm::AMDGPU::MTBUFFormat::decodeDfmtNfmt' data-ref="_ZN4llvm6AMDGPU11MTBUFFormat14decodeDfmtNfmtEjRjS2_" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormat14decodeDfmtNfmtEjRjS2_">decodeDfmtNfmt</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="247Format" title='Format' data-type='unsigned int' data-ref="247Format" data-ref-filename="247Format">Format</dfn>, <em>unsigned</em> &amp;<dfn class="local col8 decl" id="248Dfmt" title='Dfmt' data-type='unsigned int &amp;' data-ref="248Dfmt" data-ref-filename="248Dfmt">Dfmt</dfn>, <em>unsigned</em> &amp;<dfn class="local col9 decl" id="249Nfmt" title='Nfmt' data-type='unsigned int &amp;' data-ref="249Nfmt" data-ref-filename="249Nfmt">Nfmt</dfn>) {</td></tr>
<tr><th id="997">997</th><td>  <a class="local col8 ref" href="#248Dfmt" title='Dfmt' data-ref="248Dfmt" data-ref-filename="248Dfmt">Dfmt</a> = (<a class="local col7 ref" href="#247Format" title='Format' data-ref="247Format" data-ref-filename="247Format">Format</a> &gt;&gt; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::MTBUFFormat::DFMT_SHIFT" title='llvm::AMDGPU::MTBUFFormat::DFMT_SHIFT' data-ref="llvm::AMDGPU::MTBUFFormat::DFMT_SHIFT" data-ref-filename="llvm..AMDGPU..MTBUFFormat..DFMT_SHIFT">DFMT_SHIFT</a>) &amp; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::MTBUFFormat::DFMT_MASK" title='llvm::AMDGPU::MTBUFFormat::DFMT_MASK' data-ref="llvm::AMDGPU::MTBUFFormat::DFMT_MASK" data-ref-filename="llvm..AMDGPU..MTBUFFormat..DFMT_MASK">DFMT_MASK</a>;</td></tr>
<tr><th id="998">998</th><td>  <a class="local col9 ref" href="#249Nfmt" title='Nfmt' data-ref="249Nfmt" data-ref-filename="249Nfmt">Nfmt</a> = (<a class="local col7 ref" href="#247Format" title='Format' data-ref="247Format" data-ref-filename="247Format">Format</a> &gt;&gt; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::MTBUFFormat::NFMT_SHIFT" title='llvm::AMDGPU::MTBUFFormat::NFMT_SHIFT' data-ref="llvm::AMDGPU::MTBUFFormat::NFMT_SHIFT" data-ref-filename="llvm..AMDGPU..MTBUFFormat..NFMT_SHIFT">NFMT_SHIFT</a>) &amp; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::MTBUFFormat::NFMT_MASK" title='llvm::AMDGPU::MTBUFFormat::NFMT_MASK' data-ref="llvm::AMDGPU::MTBUFFormat::NFMT_MASK" data-ref-filename="llvm..AMDGPU..MTBUFFormat..NFMT_MASK">NFMT_MASK</a>;</td></tr>
<tr><th id="999">999</th><td>}</td></tr>
<tr><th id="1000">1000</th><td></td></tr>
<tr><th id="1001">1001</th><td><a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU11MTBUFFormat16getUnifiedFormatENS_9StringRefE" title='llvm::AMDGPU::MTBUFFormat::getUnifiedFormat' data-ref="_ZN4llvm6AMDGPU11MTBUFFormat16getUnifiedFormatENS_9StringRefE" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormat16getUnifiedFormatENS_9StringRefE">getUnifiedFormat</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col0 decl" id="250Name" title='Name' data-type='const llvm::StringRef' data-ref="250Name" data-ref-filename="250Name">Name</dfn>) {</td></tr>
<tr><th id="1002">1002</th><td>  <b>for</b> (<em>int</em> <dfn class="local col1 decl" id="251Id" title='Id' data-type='int' data-ref="251Id" data-ref-filename="251Id">Id</dfn> = <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::MTBUFFormat::UFMT_FIRST" title='llvm::AMDGPU::MTBUFFormat::UFMT_FIRST' data-ref="llvm::AMDGPU::MTBUFFormat::UFMT_FIRST" data-ref-filename="llvm..AMDGPU..MTBUFFormat..UFMT_FIRST">UFMT_FIRST</a>; <a class="local col1 ref" href="#251Id" title='Id' data-ref="251Id" data-ref-filename="251Id">Id</a> &lt;= <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::MTBUFFormat::UFMT_LAST" title='llvm::AMDGPU::MTBUFFormat::UFMT_LAST' data-ref="llvm::AMDGPU::MTBUFFormat::UFMT_LAST" data-ref-filename="llvm..AMDGPU..MTBUFFormat..UFMT_LAST">UFMT_LAST</a>; ++<a class="local col1 ref" href="#251Id" title='Id' data-ref="251Id" data-ref-filename="251Id">Id</a>) {</td></tr>
<tr><th id="1003">1003</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col0 ref" href="#250Name" title='Name' data-ref="250Name" data-ref-filename="250Name">Name</a> <a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_" data-ref-filename="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="ref" href="AMDGPUAsmUtils.h.html#llvm::AMDGPU::MTBUFFormat::UfmtSymbolic" title='llvm::AMDGPU::MTBUFFormat::UfmtSymbolic' data-ref="llvm::AMDGPU::MTBUFFormat::UfmtSymbolic" data-ref-filename="llvm..AMDGPU..MTBUFFormat..UfmtSymbolic">UfmtSymbolic</a>[<a class="local col1 ref" href="#251Id" title='Id' data-ref="251Id" data-ref-filename="251Id">Id</a>])</td></tr>
<tr><th id="1004">1004</th><td>      <b>return</b> <a class="local col1 ref" href="#251Id" title='Id' data-ref="251Id" data-ref-filename="251Id">Id</a>;</td></tr>
<tr><th id="1005">1005</th><td>  }</td></tr>
<tr><th id="1006">1006</th><td>  <b>return</b> <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::MTBUFFormat::UFMT_UNDEF" title='llvm::AMDGPU::MTBUFFormat::UFMT_UNDEF' data-ref="llvm::AMDGPU::MTBUFFormat::UFMT_UNDEF" data-ref-filename="llvm..AMDGPU..MTBUFFormat..UFMT_UNDEF">UFMT_UNDEF</a>;</td></tr>
<tr><th id="1007">1007</th><td>}</td></tr>
<tr><th id="1008">1008</th><td></td></tr>
<tr><th id="1009">1009</th><td><a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU11MTBUFFormat20getUnifiedFormatNameEj" title='llvm::AMDGPU::MTBUFFormat::getUnifiedFormatName' data-ref="_ZN4llvm6AMDGPU11MTBUFFormat20getUnifiedFormatNameEj" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormat20getUnifiedFormatNameEj">getUnifiedFormatName</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="252Id" title='Id' data-type='unsigned int' data-ref="252Id" data-ref-filename="252Id">Id</dfn>) {</td></tr>
<tr><th id="1010">1010</th><td>  <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="ref fn" href="#_ZN4llvm6AMDGPU11MTBUFFormat20isValidUnifiedFormatEj" title='llvm::AMDGPU::MTBUFFormat::isValidUnifiedFormat' data-ref="_ZN4llvm6AMDGPU11MTBUFFormat20isValidUnifiedFormatEj" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormat20isValidUnifiedFormatEj">isValidUnifiedFormat</a>(<a class="local col2 ref" href="#252Id" title='Id' data-ref="252Id" data-ref-filename="252Id">Id</a>) ? <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#872" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1ERKS0_" data-ref-filename="_ZN4llvm13StringLiteralC1ERKS0_"></a><a class="ref" href="AMDGPUAsmUtils.h.html#llvm::AMDGPU::MTBUFFormat::UfmtSymbolic" title='llvm::AMDGPU::MTBUFFormat::UfmtSymbolic' data-ref="llvm::AMDGPU::MTBUFFormat::UfmtSymbolic" data-ref-filename="llvm..AMDGPU..MTBUFFormat..UfmtSymbolic">UfmtSymbolic</a>[<a class="local col2 ref" href="#252Id" title='Id' data-ref="252Id" data-ref-filename="252Id">Id</a>] : <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" data-ref-filename="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>""</q>;</td></tr>
<tr><th id="1011">1011</th><td>}</td></tr>
<tr><th id="1012">1012</th><td></td></tr>
<tr><th id="1013">1013</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU11MTBUFFormat20isValidUnifiedFormatEj" title='llvm::AMDGPU::MTBUFFormat::isValidUnifiedFormat' data-ref="_ZN4llvm6AMDGPU11MTBUFFormat20isValidUnifiedFormatEj" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormat20isValidUnifiedFormatEj">isValidUnifiedFormat</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="253Id" title='Id' data-type='unsigned int' data-ref="253Id" data-ref-filename="253Id">Id</dfn>) {</td></tr>
<tr><th id="1014">1014</th><td>  <b>return</b> <a class="local col3 ref" href="#253Id" title='Id' data-ref="253Id" data-ref-filename="253Id">Id</a> &lt;= <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::MTBUFFormat::UFMT_LAST" title='llvm::AMDGPU::MTBUFFormat::UFMT_LAST' data-ref="llvm::AMDGPU::MTBUFFormat::UFMT_LAST" data-ref-filename="llvm..AMDGPU..MTBUFFormat..UFMT_LAST">UFMT_LAST</a>;</td></tr>
<tr><th id="1015">1015</th><td>}</td></tr>
<tr><th id="1016">1016</th><td></td></tr>
<tr><th id="1017">1017</th><td><a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU11MTBUFFormat20convertDfmtNfmt2UfmtEjj" title='llvm::AMDGPU::MTBUFFormat::convertDfmtNfmt2Ufmt' data-ref="_ZN4llvm6AMDGPU11MTBUFFormat20convertDfmtNfmt2UfmtEjj" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormat20convertDfmtNfmt2UfmtEjj">convertDfmtNfmt2Ufmt</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="254Dfmt" title='Dfmt' data-type='unsigned int' data-ref="254Dfmt" data-ref-filename="254Dfmt">Dfmt</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="255Nfmt" title='Nfmt' data-type='unsigned int' data-ref="255Nfmt" data-ref-filename="255Nfmt">Nfmt</dfn>) {</td></tr>
<tr><th id="1018">1018</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col6 decl" id="256Fmt" title='Fmt' data-type='int64_t' data-ref="256Fmt" data-ref-filename="256Fmt">Fmt</dfn> = <a class="ref fn" href="#_ZN4llvm6AMDGPU11MTBUFFormat14encodeDfmtNfmtEjj" title='llvm::AMDGPU::MTBUFFormat::encodeDfmtNfmt' data-ref="_ZN4llvm6AMDGPU11MTBUFFormat14encodeDfmtNfmtEjj" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormat14encodeDfmtNfmtEjj">encodeDfmtNfmt</a>(<a class="local col4 ref" href="#254Dfmt" title='Dfmt' data-ref="254Dfmt" data-ref-filename="254Dfmt">Dfmt</a>, <a class="local col5 ref" href="#255Nfmt" title='Nfmt' data-ref="255Nfmt" data-ref-filename="255Nfmt">Nfmt</a>);</td></tr>
<tr><th id="1019">1019</th><td>  <b>for</b> (<em>int</em> <dfn class="local col7 decl" id="257Id" title='Id' data-type='int' data-ref="257Id" data-ref-filename="257Id">Id</dfn> = <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::MTBUFFormat::UFMT_FIRST" title='llvm::AMDGPU::MTBUFFormat::UFMT_FIRST' data-ref="llvm::AMDGPU::MTBUFFormat::UFMT_FIRST" data-ref-filename="llvm..AMDGPU..MTBUFFormat..UFMT_FIRST">UFMT_FIRST</a>; <a class="local col7 ref" href="#257Id" title='Id' data-ref="257Id" data-ref-filename="257Id">Id</a> &lt;= <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::MTBUFFormat::UFMT_LAST" title='llvm::AMDGPU::MTBUFFormat::UFMT_LAST' data-ref="llvm::AMDGPU::MTBUFFormat::UFMT_LAST" data-ref-filename="llvm..AMDGPU..MTBUFFormat..UFMT_LAST">UFMT_LAST</a>; ++<a class="local col7 ref" href="#257Id" title='Id' data-ref="257Id" data-ref-filename="257Id">Id</a>) {</td></tr>
<tr><th id="1020">1020</th><td>    <b>if</b> (<a class="local col6 ref" href="#256Fmt" title='Fmt' data-ref="256Fmt" data-ref-filename="256Fmt">Fmt</a> == <a class="ref" href="AMDGPUAsmUtils.h.html#llvm::AMDGPU::MTBUFFormat::DfmtNfmt2UFmt" title='llvm::AMDGPU::MTBUFFormat::DfmtNfmt2UFmt' data-ref="llvm::AMDGPU::MTBUFFormat::DfmtNfmt2UFmt" data-ref-filename="llvm..AMDGPU..MTBUFFormat..DfmtNfmt2UFmt">DfmtNfmt2UFmt</a>[<a class="local col7 ref" href="#257Id" title='Id' data-ref="257Id" data-ref-filename="257Id">Id</a>])</td></tr>
<tr><th id="1021">1021</th><td>      <b>return</b> <a class="local col7 ref" href="#257Id" title='Id' data-ref="257Id" data-ref-filename="257Id">Id</a>;</td></tr>
<tr><th id="1022">1022</th><td>  }</td></tr>
<tr><th id="1023">1023</th><td>  <b>return</b> <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::MTBUFFormat::UFMT_UNDEF" title='llvm::AMDGPU::MTBUFFormat::UFMT_UNDEF' data-ref="llvm::AMDGPU::MTBUFFormat::UFMT_UNDEF" data-ref-filename="llvm..AMDGPU..MTBUFFormat..UFMT_UNDEF">UFMT_UNDEF</a>;</td></tr>
<tr><th id="1024">1024</th><td>}</td></tr>
<tr><th id="1025">1025</th><td></td></tr>
<tr><th id="1026">1026</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU11MTBUFFormat21isValidFormatEncodingEjRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::MTBUFFormat::isValidFormatEncoding' data-ref="_ZN4llvm6AMDGPU11MTBUFFormat21isValidFormatEncodingEjRKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormat21isValidFormatEncodingEjRKNS_15MCSubtargetInfoE">isValidFormatEncoding</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="258Val" title='Val' data-type='unsigned int' data-ref="258Val" data-ref-filename="258Val">Val</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="259STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="259STI" data-ref-filename="259STI">STI</dfn>) {</td></tr>
<tr><th id="1027">1027</th><td>  <b>return</b> <a class="ref fn" href="#_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX10Plus' data-ref="_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE">isGFX10Plus</a>(<a class="local col9 ref" href="#259STI" title='STI' data-ref="259STI" data-ref-filename="259STI">STI</a>) ? (<a class="local col8 ref" href="#258Val" title='Val' data-ref="258Val" data-ref-filename="258Val">Val</a> &lt;= <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::MTBUFFormat::UFMT_MAX" title='llvm::AMDGPU::MTBUFFormat::UFMT_MAX' data-ref="llvm::AMDGPU::MTBUFFormat::UFMT_MAX" data-ref-filename="llvm..AMDGPU..MTBUFFormat..UFMT_MAX">UFMT_MAX</a>) : (<a class="local col8 ref" href="#258Val" title='Val' data-ref="258Val" data-ref-filename="258Val">Val</a> &lt;= <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::MTBUFFormat::DFMT_NFMT_MAX" title='llvm::AMDGPU::MTBUFFormat::DFMT_NFMT_MAX' data-ref="llvm::AMDGPU::MTBUFFormat::DFMT_NFMT_MAX" data-ref-filename="llvm..AMDGPU..MTBUFFormat..DFMT_NFMT_MAX">DFMT_NFMT_MAX</a>);</td></tr>
<tr><th id="1028">1028</th><td>}</td></tr>
<tr><th id="1029">1029</th><td></td></tr>
<tr><th id="1030">1030</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU11MTBUFFormat24getDefaultFormatEncodingERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::MTBUFFormat::getDefaultFormatEncoding' data-ref="_ZN4llvm6AMDGPU11MTBUFFormat24getDefaultFormatEncodingERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormat24getDefaultFormatEncodingERKNS_15MCSubtargetInfoE">getDefaultFormatEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="260STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="260STI" data-ref-filename="260STI">STI</dfn>) {</td></tr>
<tr><th id="1031">1031</th><td>  <b>if</b> (<a class="ref fn" href="#_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX10Plus' data-ref="_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE">isGFX10Plus</a>(<a class="local col0 ref" href="#260STI" title='STI' data-ref="260STI" data-ref-filename="260STI">STI</a>))</td></tr>
<tr><th id="1032">1032</th><td>    <b>return</b> <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::MTBUFFormat::UFMT_DEFAULT" title='llvm::AMDGPU::MTBUFFormat::UFMT_DEFAULT' data-ref="llvm::AMDGPU::MTBUFFormat::UFMT_DEFAULT" data-ref-filename="llvm..AMDGPU..MTBUFFormat..UFMT_DEFAULT">UFMT_DEFAULT</a>;</td></tr>
<tr><th id="1033">1033</th><td>  <b>return</b> <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::MTBUFFormat::DFMT_NFMT_DEFAULT" title='llvm::AMDGPU::MTBUFFormat::DFMT_NFMT_DEFAULT' data-ref="llvm::AMDGPU::MTBUFFormat::DFMT_NFMT_DEFAULT" data-ref-filename="llvm..AMDGPU..MTBUFFormat..DFMT_NFMT_DEFAULT">DFMT_NFMT_DEFAULT</a>;</td></tr>
<tr><th id="1034">1034</th><td>}</td></tr>
<tr><th id="1035">1035</th><td></td></tr>
<tr><th id="1036">1036</th><td>} <i>// namespace MTBUFFormat</i></td></tr>
<tr><th id="1037">1037</th><td></td></tr>
<tr><th id="1038">1038</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1039">1039</th><td><i>// SendMsg</i></td></tr>
<tr><th id="1040">1040</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1041">1041</th><td></td></tr>
<tr><th id="1042">1042</th><td><b>namespace</b> <span class="namespace">SendMsg</span> {</td></tr>
<tr><th id="1043">1043</th><td></td></tr>
<tr><th id="1044">1044</th><td><a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7SendMsg8getMsgIdENS_9StringRefE" title='llvm::AMDGPU::SendMsg::getMsgId' data-ref="_ZN4llvm6AMDGPU7SendMsg8getMsgIdENS_9StringRefE" data-ref-filename="_ZN4llvm6AMDGPU7SendMsg8getMsgIdENS_9StringRefE">getMsgId</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col1 decl" id="261Name" title='Name' data-type='const llvm::StringRef' data-ref="261Name" data-ref-filename="261Name">Name</dfn>) {</td></tr>
<tr><th id="1045">1045</th><td>  <b>for</b> (<em>int</em> <dfn class="local col2 decl" id="262i" title='i' data-type='int' data-ref="262i" data-ref-filename="262i">i</dfn> = <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::ID_GAPS_FIRST_" title='llvm::AMDGPU::SendMsg::ID_GAPS_FIRST_' data-ref="llvm::AMDGPU::SendMsg::ID_GAPS_FIRST_" data-ref-filename="llvm..AMDGPU..SendMsg..ID_GAPS_FIRST_">ID_GAPS_FIRST_</a>; <a class="local col2 ref" href="#262i" title='i' data-ref="262i" data-ref-filename="262i">i</a> &lt; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::ID_GAPS_LAST_" title='llvm::AMDGPU::SendMsg::ID_GAPS_LAST_' data-ref="llvm::AMDGPU::SendMsg::ID_GAPS_LAST_" data-ref-filename="llvm..AMDGPU..SendMsg..ID_GAPS_LAST_">ID_GAPS_LAST_</a>; ++<a class="local col2 ref" href="#262i" title='i' data-ref="262i" data-ref-filename="262i">i</a>) {</td></tr>
<tr><th id="1046">1046</th><td>    <b>if</b> (<a class="ref" href="AMDGPUAsmUtils.h.html#llvm::AMDGPU::SendMsg::IdSymbolic" title='llvm::AMDGPU::SendMsg::IdSymbolic' data-ref="llvm::AMDGPU::SendMsg::IdSymbolic" data-ref-filename="llvm..AMDGPU..SendMsg..IdSymbolic">IdSymbolic</a>[<a class="local col2 ref" href="#262i" title='i' data-ref="262i" data-ref-filename="262i">i</a>] &amp;&amp; <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col1 ref" href="#261Name" title='Name' data-ref="261Name" data-ref-filename="261Name">Name</a> <a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_" data-ref-filename="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><a class="ref" href="AMDGPUAsmUtils.h.html#llvm::AMDGPU::SendMsg::IdSymbolic" title='llvm::AMDGPU::SendMsg::IdSymbolic' data-ref="llvm::AMDGPU::SendMsg::IdSymbolic" data-ref-filename="llvm..AMDGPU..SendMsg..IdSymbolic">IdSymbolic</a>[<a class="local col2 ref" href="#262i" title='i' data-ref="262i" data-ref-filename="262i">i</a>])</td></tr>
<tr><th id="1047">1047</th><td>      <b>return</b> <a class="local col2 ref" href="#262i" title='i' data-ref="262i" data-ref-filename="262i">i</a>;</td></tr>
<tr><th id="1048">1048</th><td>  }</td></tr>
<tr><th id="1049">1049</th><td>  <b>return</b> <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::ID_UNKNOWN_" title='llvm::AMDGPU::SendMsg::ID_UNKNOWN_' data-ref="llvm::AMDGPU::SendMsg::ID_UNKNOWN_" data-ref-filename="llvm..AMDGPU..SendMsg..ID_UNKNOWN_">ID_UNKNOWN_</a>;</td></tr>
<tr><th id="1050">1050</th><td>}</td></tr>
<tr><th id="1051">1051</th><td></td></tr>
<tr><th id="1052">1052</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZN4llvm6AMDGPU7SendMsgL12isValidMsgIdEl" title='llvm::AMDGPU::SendMsg::isValidMsgId' data-type='bool llvm::AMDGPU::SendMsg::isValidMsgId(int64_t MsgId)' data-ref="_ZN4llvm6AMDGPU7SendMsgL12isValidMsgIdEl" data-ref-filename="_ZN4llvm6AMDGPU7SendMsgL12isValidMsgIdEl">isValidMsgId</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col3 decl" id="263MsgId" title='MsgId' data-type='int64_t' data-ref="263MsgId" data-ref-filename="263MsgId">MsgId</dfn>) {</td></tr>
<tr><th id="1053">1053</th><td>  <b>return</b> (<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::ID_GAPS_FIRST_" title='llvm::AMDGPU::SendMsg::ID_GAPS_FIRST_' data-ref="llvm::AMDGPU::SendMsg::ID_GAPS_FIRST_" data-ref-filename="llvm..AMDGPU..SendMsg..ID_GAPS_FIRST_">ID_GAPS_FIRST_</a> &lt;= <a class="local col3 ref" href="#263MsgId" title='MsgId' data-ref="263MsgId" data-ref-filename="263MsgId">MsgId</a> &amp;&amp; <a class="local col3 ref" href="#263MsgId" title='MsgId' data-ref="263MsgId" data-ref-filename="263MsgId">MsgId</a> &lt; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::ID_GAPS_LAST_" title='llvm::AMDGPU::SendMsg::ID_GAPS_LAST_' data-ref="llvm::AMDGPU::SendMsg::ID_GAPS_LAST_" data-ref-filename="llvm..AMDGPU..SendMsg..ID_GAPS_LAST_">ID_GAPS_LAST_</a>) &amp;&amp; <a class="ref" href="AMDGPUAsmUtils.h.html#llvm::AMDGPU::SendMsg::IdSymbolic" title='llvm::AMDGPU::SendMsg::IdSymbolic' data-ref="llvm::AMDGPU::SendMsg::IdSymbolic" data-ref-filename="llvm..AMDGPU..SendMsg..IdSymbolic">IdSymbolic</a>[<a class="local col3 ref" href="#263MsgId" title='MsgId' data-ref="263MsgId" data-ref-filename="263MsgId">MsgId</a>];</td></tr>
<tr><th id="1054">1054</th><td>}</td></tr>
<tr><th id="1055">1055</th><td></td></tr>
<tr><th id="1056">1056</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7SendMsg12isValidMsgIdElRKNS_15MCSubtargetInfoEb" title='llvm::AMDGPU::SendMsg::isValidMsgId' data-ref="_ZN4llvm6AMDGPU7SendMsg12isValidMsgIdElRKNS_15MCSubtargetInfoEb" data-ref-filename="_ZN4llvm6AMDGPU7SendMsg12isValidMsgIdElRKNS_15MCSubtargetInfoEb">isValidMsgId</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="264MsgId" title='MsgId' data-type='int64_t' data-ref="264MsgId" data-ref-filename="264MsgId">MsgId</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="265STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="265STI" data-ref-filename="265STI">STI</dfn>, <em>bool</em> <dfn class="local col6 decl" id="266Strict" title='Strict' data-type='bool' data-ref="266Strict" data-ref-filename="266Strict">Strict</dfn>) {</td></tr>
<tr><th id="1057">1057</th><td>  <b>if</b> (<a class="local col6 ref" href="#266Strict" title='Strict' data-ref="266Strict" data-ref-filename="266Strict">Strict</a>) {</td></tr>
<tr><th id="1058">1058</th><td>    <b>if</b> (<a class="local col4 ref" href="#264MsgId" title='MsgId' data-ref="264MsgId" data-ref-filename="264MsgId">MsgId</a> == <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::ID_GS_ALLOC_REQ" title='llvm::AMDGPU::SendMsg::ID_GS_ALLOC_REQ' data-ref="llvm::AMDGPU::SendMsg::ID_GS_ALLOC_REQ" data-ref-filename="llvm..AMDGPU..SendMsg..ID_GS_ALLOC_REQ">ID_GS_ALLOC_REQ</a> || <a class="local col4 ref" href="#264MsgId" title='MsgId' data-ref="264MsgId" data-ref-filename="264MsgId">MsgId</a> == <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::ID_GET_DOORBELL" title='llvm::AMDGPU::SendMsg::ID_GET_DOORBELL' data-ref="llvm::AMDGPU::SendMsg::ID_GET_DOORBELL" data-ref-filename="llvm..AMDGPU..SendMsg..ID_GET_DOORBELL">ID_GET_DOORBELL</a>)</td></tr>
<tr><th id="1059">1059</th><td>      <b>return</b> <a class="ref fn" href="#_ZN4llvm6AMDGPU10isGFX9PlusERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX9Plus' data-ref="_ZN4llvm6AMDGPU10isGFX9PlusERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU10isGFX9PlusERKNS_15MCSubtargetInfoE">isGFX9Plus</a>(<a class="local col5 ref" href="#265STI" title='STI' data-ref="265STI" data-ref-filename="265STI">STI</a>);</td></tr>
<tr><th id="1060">1060</th><td>    <b>else</b></td></tr>
<tr><th id="1061">1061</th><td>      <b>return</b> <a class="tu ref fn" href="#_ZN4llvm6AMDGPU7SendMsgL12isValidMsgIdEl" title='llvm::AMDGPU::SendMsg::isValidMsgId' data-use='c' data-ref="_ZN4llvm6AMDGPU7SendMsgL12isValidMsgIdEl" data-ref-filename="_ZN4llvm6AMDGPU7SendMsgL12isValidMsgIdEl">isValidMsgId</a>(<a class="local col4 ref" href="#264MsgId" title='MsgId' data-ref="264MsgId" data-ref-filename="264MsgId">MsgId</a>);</td></tr>
<tr><th id="1062">1062</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1063">1063</th><td>    <b>return</b> <var>0</var> &lt;= <a class="local col4 ref" href="#264MsgId" title='MsgId' data-ref="264MsgId" data-ref-filename="264MsgId">MsgId</a> &amp;&amp; <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::ID_WIDTH_" title='llvm::AMDGPU::SendMsg::ID_WIDTH_' data-ref="llvm::AMDGPU::SendMsg::ID_WIDTH_" data-ref-filename="llvm..AMDGPU..SendMsg..ID_WIDTH_">ID_WIDTH_</a>&gt;(<a class="local col4 ref" href="#264MsgId" title='MsgId' data-ref="264MsgId" data-ref-filename="264MsgId">MsgId</a>);</td></tr>
<tr><th id="1064">1064</th><td>  }</td></tr>
<tr><th id="1065">1065</th><td>}</td></tr>
<tr><th id="1066">1066</th><td></td></tr>
<tr><th id="1067">1067</th><td><a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7SendMsg10getMsgNameEl" title='llvm::AMDGPU::SendMsg::getMsgName' data-ref="_ZN4llvm6AMDGPU7SendMsg10getMsgNameEl" data-ref-filename="_ZN4llvm6AMDGPU7SendMsg10getMsgNameEl">getMsgName</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="267MsgId" title='MsgId' data-type='int64_t' data-ref="267MsgId" data-ref-filename="267MsgId">MsgId</dfn>) {</td></tr>
<tr><th id="1068">1068</th><td>  <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><a class="tu ref fn" href="#_ZN4llvm6AMDGPU7SendMsgL12isValidMsgIdEl" title='llvm::AMDGPU::SendMsg::isValidMsgId' data-use='c' data-ref="_ZN4llvm6AMDGPU7SendMsgL12isValidMsgIdEl" data-ref-filename="_ZN4llvm6AMDGPU7SendMsgL12isValidMsgIdEl">isValidMsgId</a>(<a class="local col7 ref" href="#267MsgId" title='MsgId' data-ref="267MsgId" data-ref-filename="267MsgId">MsgId</a>)? <a class="ref" href="AMDGPUAsmUtils.h.html#llvm::AMDGPU::SendMsg::IdSymbolic" title='llvm::AMDGPU::SendMsg::IdSymbolic' data-ref="llvm::AMDGPU::SendMsg::IdSymbolic" data-ref-filename="llvm..AMDGPU..SendMsg..IdSymbolic">IdSymbolic</a>[<a class="local col7 ref" href="#267MsgId" title='MsgId' data-ref="267MsgId" data-ref-filename="267MsgId">MsgId</a>] : <q>""</q>;</td></tr>
<tr><th id="1069">1069</th><td>}</td></tr>
<tr><th id="1070">1070</th><td></td></tr>
<tr><th id="1071">1071</th><td><a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7SendMsg10getMsgOpIdElNS_9StringRefE" title='llvm::AMDGPU::SendMsg::getMsgOpId' data-ref="_ZN4llvm6AMDGPU7SendMsg10getMsgOpIdElNS_9StringRefE" data-ref-filename="_ZN4llvm6AMDGPU7SendMsg10getMsgOpIdElNS_9StringRefE">getMsgOpId</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="268MsgId" title='MsgId' data-type='int64_t' data-ref="268MsgId" data-ref-filename="268MsgId">MsgId</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col9 decl" id="269Name" title='Name' data-type='const llvm::StringRef' data-ref="269Name" data-ref-filename="269Name">Name</dfn>) {</td></tr>
<tr><th id="1072">1072</th><td>  <em>const</em> <em>char</em>* <em>const</em> *<dfn class="local col0 decl" id="270S" title='S' data-type='const char *const *' data-ref="270S" data-ref-filename="270S">S</dfn> = (<a class="local col8 ref" href="#268MsgId" title='MsgId' data-ref="268MsgId" data-ref-filename="268MsgId">MsgId</a> == <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::ID_SYSMSG" title='llvm::AMDGPU::SendMsg::ID_SYSMSG' data-ref="llvm::AMDGPU::SendMsg::ID_SYSMSG" data-ref-filename="llvm..AMDGPU..SendMsg..ID_SYSMSG">ID_SYSMSG</a>) ? <a class="ref" href="AMDGPUAsmUtils.h.html#llvm::AMDGPU::SendMsg::OpSysSymbolic" title='llvm::AMDGPU::SendMsg::OpSysSymbolic' data-ref="llvm::AMDGPU::SendMsg::OpSysSymbolic" data-ref-filename="llvm..AMDGPU..SendMsg..OpSysSymbolic">OpSysSymbolic</a> : <a class="ref" href="AMDGPUAsmUtils.h.html#llvm::AMDGPU::SendMsg::OpGsSymbolic" title='llvm::AMDGPU::SendMsg::OpGsSymbolic' data-ref="llvm::AMDGPU::SendMsg::OpGsSymbolic" data-ref-filename="llvm..AMDGPU..SendMsg..OpGsSymbolic">OpGsSymbolic</a>;</td></tr>
<tr><th id="1073">1073</th><td>  <em>const</em> <em>int</em> <dfn class="local col1 decl" id="271F" title='F' data-type='const int' data-ref="271F" data-ref-filename="271F">F</dfn> = (<a class="local col8 ref" href="#268MsgId" title='MsgId' data-ref="268MsgId" data-ref-filename="268MsgId">MsgId</a> == <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::ID_SYSMSG" title='llvm::AMDGPU::SendMsg::ID_SYSMSG' data-ref="llvm::AMDGPU::SendMsg::ID_SYSMSG" data-ref-filename="llvm..AMDGPU..SendMsg..ID_SYSMSG">ID_SYSMSG</a>) ? <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::OP_SYS_FIRST_" title='llvm::AMDGPU::SendMsg::OP_SYS_FIRST_' data-ref="llvm::AMDGPU::SendMsg::OP_SYS_FIRST_" data-ref-filename="llvm..AMDGPU..SendMsg..OP_SYS_FIRST_">OP_SYS_FIRST_</a> : <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::OP_GS_FIRST_" title='llvm::AMDGPU::SendMsg::OP_GS_FIRST_' data-ref="llvm::AMDGPU::SendMsg::OP_GS_FIRST_" data-ref-filename="llvm..AMDGPU..SendMsg..OP_GS_FIRST_">OP_GS_FIRST_</a>;</td></tr>
<tr><th id="1074">1074</th><td>  <em>const</em> <em>int</em> <dfn class="local col2 decl" id="272L" title='L' data-type='const int' data-ref="272L" data-ref-filename="272L">L</dfn> = (<a class="local col8 ref" href="#268MsgId" title='MsgId' data-ref="268MsgId" data-ref-filename="268MsgId">MsgId</a> == <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::ID_SYSMSG" title='llvm::AMDGPU::SendMsg::ID_SYSMSG' data-ref="llvm::AMDGPU::SendMsg::ID_SYSMSG" data-ref-filename="llvm..AMDGPU..SendMsg..ID_SYSMSG">ID_SYSMSG</a>) ? <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::OP_SYS_LAST_" title='llvm::AMDGPU::SendMsg::OP_SYS_LAST_' data-ref="llvm::AMDGPU::SendMsg::OP_SYS_LAST_" data-ref-filename="llvm..AMDGPU..SendMsg..OP_SYS_LAST_">OP_SYS_LAST_</a> : <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::OP_GS_LAST_" title='llvm::AMDGPU::SendMsg::OP_GS_LAST_' data-ref="llvm::AMDGPU::SendMsg::OP_GS_LAST_" data-ref-filename="llvm..AMDGPU..SendMsg..OP_GS_LAST_">OP_GS_LAST_</a>;</td></tr>
<tr><th id="1075">1075</th><td>  <b>for</b> (<em>int</em> <dfn class="local col3 decl" id="273i" title='i' data-type='int' data-ref="273i" data-ref-filename="273i">i</dfn> = <a class="local col1 ref" href="#271F" title='F' data-ref="271F" data-ref-filename="271F">F</a>; <a class="local col3 ref" href="#273i" title='i' data-ref="273i" data-ref-filename="273i">i</a> &lt; <a class="local col2 ref" href="#272L" title='L' data-ref="272L" data-ref-filename="272L">L</a>; ++<a class="local col3 ref" href="#273i" title='i' data-ref="273i" data-ref-filename="273i">i</a>) {</td></tr>
<tr><th id="1076">1076</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col9 ref" href="#269Name" title='Name' data-ref="269Name" data-ref-filename="269Name">Name</a> <a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_" data-ref-filename="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><a class="local col0 ref" href="#270S" title='S' data-ref="270S" data-ref-filename="270S">S</a>[<a class="local col3 ref" href="#273i" title='i' data-ref="273i" data-ref-filename="273i">i</a>]) {</td></tr>
<tr><th id="1077">1077</th><td>      <b>return</b> <a class="local col3 ref" href="#273i" title='i' data-ref="273i" data-ref-filename="273i">i</a>;</td></tr>
<tr><th id="1078">1078</th><td>    }</td></tr>
<tr><th id="1079">1079</th><td>  }</td></tr>
<tr><th id="1080">1080</th><td>  <b>return</b> <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::OP_UNKNOWN_" title='llvm::AMDGPU::SendMsg::OP_UNKNOWN_' data-ref="llvm::AMDGPU::SendMsg::OP_UNKNOWN_" data-ref-filename="llvm..AMDGPU..SendMsg..OP_UNKNOWN_">OP_UNKNOWN_</a>;</td></tr>
<tr><th id="1081">1081</th><td>}</td></tr>
<tr><th id="1082">1082</th><td></td></tr>
<tr><th id="1083">1083</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7SendMsg12isValidMsgOpEllb" title='llvm::AMDGPU::SendMsg::isValidMsgOp' data-ref="_ZN4llvm6AMDGPU7SendMsg12isValidMsgOpEllb" data-ref-filename="_ZN4llvm6AMDGPU7SendMsg12isValidMsgOpEllb">isValidMsgOp</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="274MsgId" title='MsgId' data-type='int64_t' data-ref="274MsgId" data-ref-filename="274MsgId">MsgId</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="275OpId" title='OpId' data-type='int64_t' data-ref="275OpId" data-ref-filename="275OpId">OpId</dfn>, <em>bool</em> <dfn class="local col6 decl" id="276Strict" title='Strict' data-type='bool' data-ref="276Strict" data-ref-filename="276Strict">Strict</dfn>) {</td></tr>
<tr><th id="1084">1084</th><td></td></tr>
<tr><th id="1085">1085</th><td>  <b>if</b> (!<a class="local col6 ref" href="#276Strict" title='Strict' data-ref="276Strict" data-ref-filename="276Strict">Strict</a>)</td></tr>
<tr><th id="1086">1086</th><td>    <b>return</b> <var>0</var> &lt;= <a class="local col5 ref" href="#275OpId" title='OpId' data-ref="275OpId" data-ref-filename="275OpId">OpId</a> &amp;&amp; <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::OP_WIDTH_" title='llvm::AMDGPU::SendMsg::OP_WIDTH_' data-ref="llvm::AMDGPU::SendMsg::OP_WIDTH_" data-ref-filename="llvm..AMDGPU..SendMsg..OP_WIDTH_">OP_WIDTH_</a>&gt;(<a class="local col5 ref" href="#275OpId" title='OpId' data-ref="275OpId" data-ref-filename="275OpId">OpId</a>);</td></tr>
<tr><th id="1087">1087</th><td></td></tr>
<tr><th id="1088">1088</th><td>  <b>switch</b>(<a class="local col4 ref" href="#274MsgId" title='MsgId' data-ref="274MsgId" data-ref-filename="274MsgId">MsgId</a>)</td></tr>
<tr><th id="1089">1089</th><td>  {</td></tr>
<tr><th id="1090">1090</th><td>  <b>case</b> <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::ID_GS" title='llvm::AMDGPU::SendMsg::ID_GS' data-ref="llvm::AMDGPU::SendMsg::ID_GS" data-ref-filename="llvm..AMDGPU..SendMsg..ID_GS">ID_GS</a>:</td></tr>
<tr><th id="1091">1091</th><td>    <b>return</b> (<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::OP_GS_FIRST_" title='llvm::AMDGPU::SendMsg::OP_GS_FIRST_' data-ref="llvm::AMDGPU::SendMsg::OP_GS_FIRST_" data-ref-filename="llvm..AMDGPU..SendMsg..OP_GS_FIRST_">OP_GS_FIRST_</a> &lt;= <a class="local col5 ref" href="#275OpId" title='OpId' data-ref="275OpId" data-ref-filename="275OpId">OpId</a> &amp;&amp; <a class="local col5 ref" href="#275OpId" title='OpId' data-ref="275OpId" data-ref-filename="275OpId">OpId</a> &lt; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::OP_GS_LAST_" title='llvm::AMDGPU::SendMsg::OP_GS_LAST_' data-ref="llvm::AMDGPU::SendMsg::OP_GS_LAST_" data-ref-filename="llvm..AMDGPU..SendMsg..OP_GS_LAST_">OP_GS_LAST_</a>) &amp;&amp; <a class="local col5 ref" href="#275OpId" title='OpId' data-ref="275OpId" data-ref-filename="275OpId">OpId</a> != <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::OP_GS_NOP" title='llvm::AMDGPU::SendMsg::OP_GS_NOP' data-ref="llvm::AMDGPU::SendMsg::OP_GS_NOP" data-ref-filename="llvm..AMDGPU..SendMsg..OP_GS_NOP">OP_GS_NOP</a>;</td></tr>
<tr><th id="1092">1092</th><td>  <b>case</b> <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::ID_GS_DONE" title='llvm::AMDGPU::SendMsg::ID_GS_DONE' data-ref="llvm::AMDGPU::SendMsg::ID_GS_DONE" data-ref-filename="llvm..AMDGPU..SendMsg..ID_GS_DONE">ID_GS_DONE</a>:</td></tr>
<tr><th id="1093">1093</th><td>    <b>return</b> <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::OP_GS_FIRST_" title='llvm::AMDGPU::SendMsg::OP_GS_FIRST_' data-ref="llvm::AMDGPU::SendMsg::OP_GS_FIRST_" data-ref-filename="llvm..AMDGPU..SendMsg..OP_GS_FIRST_">OP_GS_FIRST_</a> &lt;= <a class="local col5 ref" href="#275OpId" title='OpId' data-ref="275OpId" data-ref-filename="275OpId">OpId</a> &amp;&amp; <a class="local col5 ref" href="#275OpId" title='OpId' data-ref="275OpId" data-ref-filename="275OpId">OpId</a> &lt; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::OP_GS_LAST_" title='llvm::AMDGPU::SendMsg::OP_GS_LAST_' data-ref="llvm::AMDGPU::SendMsg::OP_GS_LAST_" data-ref-filename="llvm..AMDGPU..SendMsg..OP_GS_LAST_">OP_GS_LAST_</a>;</td></tr>
<tr><th id="1094">1094</th><td>  <b>case</b> <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::ID_SYSMSG" title='llvm::AMDGPU::SendMsg::ID_SYSMSG' data-ref="llvm::AMDGPU::SendMsg::ID_SYSMSG" data-ref-filename="llvm..AMDGPU..SendMsg..ID_SYSMSG">ID_SYSMSG</a>:</td></tr>
<tr><th id="1095">1095</th><td>    <b>return</b> <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::OP_SYS_FIRST_" title='llvm::AMDGPU::SendMsg::OP_SYS_FIRST_' data-ref="llvm::AMDGPU::SendMsg::OP_SYS_FIRST_" data-ref-filename="llvm..AMDGPU..SendMsg..OP_SYS_FIRST_">OP_SYS_FIRST_</a> &lt;= <a class="local col5 ref" href="#275OpId" title='OpId' data-ref="275OpId" data-ref-filename="275OpId">OpId</a> &amp;&amp; <a class="local col5 ref" href="#275OpId" title='OpId' data-ref="275OpId" data-ref-filename="275OpId">OpId</a> &lt; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::OP_SYS_LAST_" title='llvm::AMDGPU::SendMsg::OP_SYS_LAST_' data-ref="llvm::AMDGPU::SendMsg::OP_SYS_LAST_" data-ref-filename="llvm..AMDGPU..SendMsg..OP_SYS_LAST_">OP_SYS_LAST_</a>;</td></tr>
<tr><th id="1096">1096</th><td>  <b>default</b>:</td></tr>
<tr><th id="1097">1097</th><td>    <b>return</b> <a class="local col5 ref" href="#275OpId" title='OpId' data-ref="275OpId" data-ref-filename="275OpId">OpId</a> == <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::OP_NONE_" title='llvm::AMDGPU::SendMsg::OP_NONE_' data-ref="llvm::AMDGPU::SendMsg::OP_NONE_" data-ref-filename="llvm..AMDGPU..SendMsg..OP_NONE_">OP_NONE_</a>;</td></tr>
<tr><th id="1098">1098</th><td>  }</td></tr>
<tr><th id="1099">1099</th><td>}</td></tr>
<tr><th id="1100">1100</th><td></td></tr>
<tr><th id="1101">1101</th><td><a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7SendMsg12getMsgOpNameEll" title='llvm::AMDGPU::SendMsg::getMsgOpName' data-ref="_ZN4llvm6AMDGPU7SendMsg12getMsgOpNameEll" data-ref-filename="_ZN4llvm6AMDGPU7SendMsg12getMsgOpNameEll">getMsgOpName</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="277MsgId" title='MsgId' data-type='int64_t' data-ref="277MsgId" data-ref-filename="277MsgId">MsgId</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="278OpId" title='OpId' data-type='int64_t' data-ref="278OpId" data-ref-filename="278OpId">OpId</dfn>) {</td></tr>
<tr><th id="1102">1102</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(msgRequiresOp(MsgId));</td></tr>
<tr><th id="1103">1103</th><td>  <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a>(<a class="local col7 ref" href="#277MsgId" title='MsgId' data-ref="277MsgId" data-ref-filename="277MsgId">MsgId</a> == <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::ID_SYSMSG" title='llvm::AMDGPU::SendMsg::ID_SYSMSG' data-ref="llvm::AMDGPU::SendMsg::ID_SYSMSG" data-ref-filename="llvm..AMDGPU..SendMsg..ID_SYSMSG">ID_SYSMSG</a>)? <a class="ref" href="AMDGPUAsmUtils.h.html#llvm::AMDGPU::SendMsg::OpSysSymbolic" title='llvm::AMDGPU::SendMsg::OpSysSymbolic' data-ref="llvm::AMDGPU::SendMsg::OpSysSymbolic" data-ref-filename="llvm..AMDGPU..SendMsg..OpSysSymbolic">OpSysSymbolic</a>[<a class="local col8 ref" href="#278OpId" title='OpId' data-ref="278OpId" data-ref-filename="278OpId">OpId</a>] : <a class="ref" href="AMDGPUAsmUtils.h.html#llvm::AMDGPU::SendMsg::OpGsSymbolic" title='llvm::AMDGPU::SendMsg::OpGsSymbolic' data-ref="llvm::AMDGPU::SendMsg::OpGsSymbolic" data-ref-filename="llvm..AMDGPU..SendMsg..OpGsSymbolic">OpGsSymbolic</a>[<a class="local col8 ref" href="#278OpId" title='OpId' data-ref="278OpId" data-ref-filename="278OpId">OpId</a>];</td></tr>
<tr><th id="1104">1104</th><td>}</td></tr>
<tr><th id="1105">1105</th><td></td></tr>
<tr><th id="1106">1106</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7SendMsg16isValidMsgStreamElllb" title='llvm::AMDGPU::SendMsg::isValidMsgStream' data-ref="_ZN4llvm6AMDGPU7SendMsg16isValidMsgStreamElllb" data-ref-filename="_ZN4llvm6AMDGPU7SendMsg16isValidMsgStreamElllb">isValidMsgStream</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="279MsgId" title='MsgId' data-type='int64_t' data-ref="279MsgId" data-ref-filename="279MsgId">MsgId</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="280OpId" title='OpId' data-type='int64_t' data-ref="280OpId" data-ref-filename="280OpId">OpId</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col1 decl" id="281StreamId" title='StreamId' data-type='int64_t' data-ref="281StreamId" data-ref-filename="281StreamId">StreamId</dfn>, <em>bool</em> <dfn class="local col2 decl" id="282Strict" title='Strict' data-type='bool' data-ref="282Strict" data-ref-filename="282Strict">Strict</dfn>) {</td></tr>
<tr><th id="1107">1107</th><td></td></tr>
<tr><th id="1108">1108</th><td>  <b>if</b> (!<a class="local col2 ref" href="#282Strict" title='Strict' data-ref="282Strict" data-ref-filename="282Strict">Strict</a>)</td></tr>
<tr><th id="1109">1109</th><td>    <b>return</b> <var>0</var> &lt;= <a class="local col1 ref" href="#281StreamId" title='StreamId' data-ref="281StreamId" data-ref-filename="281StreamId">StreamId</a> &amp;&amp; <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::STREAM_ID_WIDTH_" title='llvm::AMDGPU::SendMsg::STREAM_ID_WIDTH_' data-ref="llvm::AMDGPU::SendMsg::STREAM_ID_WIDTH_" data-ref-filename="llvm..AMDGPU..SendMsg..STREAM_ID_WIDTH_">STREAM_ID_WIDTH_</a>&gt;(<a class="local col1 ref" href="#281StreamId" title='StreamId' data-ref="281StreamId" data-ref-filename="281StreamId">StreamId</a>);</td></tr>
<tr><th id="1110">1110</th><td></td></tr>
<tr><th id="1111">1111</th><td>  <b>switch</b>(<a class="local col9 ref" href="#279MsgId" title='MsgId' data-ref="279MsgId" data-ref-filename="279MsgId">MsgId</a>)</td></tr>
<tr><th id="1112">1112</th><td>  {</td></tr>
<tr><th id="1113">1113</th><td>  <b>case</b> <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::ID_GS" title='llvm::AMDGPU::SendMsg::ID_GS' data-ref="llvm::AMDGPU::SendMsg::ID_GS" data-ref-filename="llvm..AMDGPU..SendMsg..ID_GS">ID_GS</a>:</td></tr>
<tr><th id="1114">1114</th><td>    <b>return</b> <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::STREAM_ID_FIRST_" title='llvm::AMDGPU::SendMsg::STREAM_ID_FIRST_' data-ref="llvm::AMDGPU::SendMsg::STREAM_ID_FIRST_" data-ref-filename="llvm..AMDGPU..SendMsg..STREAM_ID_FIRST_">STREAM_ID_FIRST_</a> &lt;= <a class="local col1 ref" href="#281StreamId" title='StreamId' data-ref="281StreamId" data-ref-filename="281StreamId">StreamId</a> &amp;&amp; <a class="local col1 ref" href="#281StreamId" title='StreamId' data-ref="281StreamId" data-ref-filename="281StreamId">StreamId</a> &lt; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::STREAM_ID_LAST_" title='llvm::AMDGPU::SendMsg::STREAM_ID_LAST_' data-ref="llvm::AMDGPU::SendMsg::STREAM_ID_LAST_" data-ref-filename="llvm..AMDGPU..SendMsg..STREAM_ID_LAST_">STREAM_ID_LAST_</a>;</td></tr>
<tr><th id="1115">1115</th><td>  <b>case</b> <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::ID_GS_DONE" title='llvm::AMDGPU::SendMsg::ID_GS_DONE' data-ref="llvm::AMDGPU::SendMsg::ID_GS_DONE" data-ref-filename="llvm..AMDGPU..SendMsg..ID_GS_DONE">ID_GS_DONE</a>:</td></tr>
<tr><th id="1116">1116</th><td>    <b>return</b> (<a class="local col0 ref" href="#280OpId" title='OpId' data-ref="280OpId" data-ref-filename="280OpId">OpId</a> == <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::OP_GS_NOP" title='llvm::AMDGPU::SendMsg::OP_GS_NOP' data-ref="llvm::AMDGPU::SendMsg::OP_GS_NOP" data-ref-filename="llvm..AMDGPU..SendMsg..OP_GS_NOP">OP_GS_NOP</a>)?</td></tr>
<tr><th id="1117">1117</th><td>           (<a class="local col1 ref" href="#281StreamId" title='StreamId' data-ref="281StreamId" data-ref-filename="281StreamId">StreamId</a> == <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::STREAM_ID_NONE_" title='llvm::AMDGPU::SendMsg::STREAM_ID_NONE_' data-ref="llvm::AMDGPU::SendMsg::STREAM_ID_NONE_" data-ref-filename="llvm..AMDGPU..SendMsg..STREAM_ID_NONE_">STREAM_ID_NONE_</a>) :</td></tr>
<tr><th id="1118">1118</th><td>           (<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::STREAM_ID_FIRST_" title='llvm::AMDGPU::SendMsg::STREAM_ID_FIRST_' data-ref="llvm::AMDGPU::SendMsg::STREAM_ID_FIRST_" data-ref-filename="llvm..AMDGPU..SendMsg..STREAM_ID_FIRST_">STREAM_ID_FIRST_</a> &lt;= <a class="local col1 ref" href="#281StreamId" title='StreamId' data-ref="281StreamId" data-ref-filename="281StreamId">StreamId</a> &amp;&amp; <a class="local col1 ref" href="#281StreamId" title='StreamId' data-ref="281StreamId" data-ref-filename="281StreamId">StreamId</a> &lt; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::STREAM_ID_LAST_" title='llvm::AMDGPU::SendMsg::STREAM_ID_LAST_' data-ref="llvm::AMDGPU::SendMsg::STREAM_ID_LAST_" data-ref-filename="llvm..AMDGPU..SendMsg..STREAM_ID_LAST_">STREAM_ID_LAST_</a>);</td></tr>
<tr><th id="1119">1119</th><td>  <b>default</b>:</td></tr>
<tr><th id="1120">1120</th><td>    <b>return</b> <a class="local col1 ref" href="#281StreamId" title='StreamId' data-ref="281StreamId" data-ref-filename="281StreamId">StreamId</a> == <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::STREAM_ID_NONE_" title='llvm::AMDGPU::SendMsg::STREAM_ID_NONE_' data-ref="llvm::AMDGPU::SendMsg::STREAM_ID_NONE_" data-ref-filename="llvm..AMDGPU..SendMsg..STREAM_ID_NONE_">STREAM_ID_NONE_</a>;</td></tr>
<tr><th id="1121">1121</th><td>  }</td></tr>
<tr><th id="1122">1122</th><td>}</td></tr>
<tr><th id="1123">1123</th><td></td></tr>
<tr><th id="1124">1124</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7SendMsg13msgRequiresOpEl" title='llvm::AMDGPU::SendMsg::msgRequiresOp' data-ref="_ZN4llvm6AMDGPU7SendMsg13msgRequiresOpEl" data-ref-filename="_ZN4llvm6AMDGPU7SendMsg13msgRequiresOpEl">msgRequiresOp</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col3 decl" id="283MsgId" title='MsgId' data-type='int64_t' data-ref="283MsgId" data-ref-filename="283MsgId">MsgId</dfn>) {</td></tr>
<tr><th id="1125">1125</th><td>  <b>return</b> <a class="local col3 ref" href="#283MsgId" title='MsgId' data-ref="283MsgId" data-ref-filename="283MsgId">MsgId</a> == <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::ID_GS" title='llvm::AMDGPU::SendMsg::ID_GS' data-ref="llvm::AMDGPU::SendMsg::ID_GS" data-ref-filename="llvm..AMDGPU..SendMsg..ID_GS">ID_GS</a> || <a class="local col3 ref" href="#283MsgId" title='MsgId' data-ref="283MsgId" data-ref-filename="283MsgId">MsgId</a> == <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::ID_GS_DONE" title='llvm::AMDGPU::SendMsg::ID_GS_DONE' data-ref="llvm::AMDGPU::SendMsg::ID_GS_DONE" data-ref-filename="llvm..AMDGPU..SendMsg..ID_GS_DONE">ID_GS_DONE</a> || <a class="local col3 ref" href="#283MsgId" title='MsgId' data-ref="283MsgId" data-ref-filename="283MsgId">MsgId</a> == <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::ID_SYSMSG" title='llvm::AMDGPU::SendMsg::ID_SYSMSG' data-ref="llvm::AMDGPU::SendMsg::ID_SYSMSG" data-ref-filename="llvm..AMDGPU..SendMsg..ID_SYSMSG">ID_SYSMSG</a>;</td></tr>
<tr><th id="1126">1126</th><td>}</td></tr>
<tr><th id="1127">1127</th><td></td></tr>
<tr><th id="1128">1128</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7SendMsg17msgSupportsStreamEll" title='llvm::AMDGPU::SendMsg::msgSupportsStream' data-ref="_ZN4llvm6AMDGPU7SendMsg17msgSupportsStreamEll" data-ref-filename="_ZN4llvm6AMDGPU7SendMsg17msgSupportsStreamEll">msgSupportsStream</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="284MsgId" title='MsgId' data-type='int64_t' data-ref="284MsgId" data-ref-filename="284MsgId">MsgId</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="285OpId" title='OpId' data-type='int64_t' data-ref="285OpId" data-ref-filename="285OpId">OpId</dfn>) {</td></tr>
<tr><th id="1129">1129</th><td>  <b>return</b> (<a class="local col4 ref" href="#284MsgId" title='MsgId' data-ref="284MsgId" data-ref-filename="284MsgId">MsgId</a> == <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::ID_GS" title='llvm::AMDGPU::SendMsg::ID_GS' data-ref="llvm::AMDGPU::SendMsg::ID_GS" data-ref-filename="llvm..AMDGPU..SendMsg..ID_GS">ID_GS</a> || <a class="local col4 ref" href="#284MsgId" title='MsgId' data-ref="284MsgId" data-ref-filename="284MsgId">MsgId</a> == <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::ID_GS_DONE" title='llvm::AMDGPU::SendMsg::ID_GS_DONE' data-ref="llvm::AMDGPU::SendMsg::ID_GS_DONE" data-ref-filename="llvm..AMDGPU..SendMsg..ID_GS_DONE">ID_GS_DONE</a>) &amp;&amp; <a class="local col5 ref" href="#285OpId" title='OpId' data-ref="285OpId" data-ref-filename="285OpId">OpId</a> != <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::OP_GS_NOP" title='llvm::AMDGPU::SendMsg::OP_GS_NOP' data-ref="llvm::AMDGPU::SendMsg::OP_GS_NOP" data-ref-filename="llvm..AMDGPU..SendMsg..OP_GS_NOP">OP_GS_NOP</a>;</td></tr>
<tr><th id="1130">1130</th><td>}</td></tr>
<tr><th id="1131">1131</th><td></td></tr>
<tr><th id="1132">1132</th><td><em>void</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7SendMsg9decodeMsgEjRtS2_S2_" title='llvm::AMDGPU::SendMsg::decodeMsg' data-ref="_ZN4llvm6AMDGPU7SendMsg9decodeMsgEjRtS2_S2_" data-ref-filename="_ZN4llvm6AMDGPU7SendMsg9decodeMsgEjRtS2_S2_">decodeMsg</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="286Val" title='Val' data-type='unsigned int' data-ref="286Val" data-ref-filename="286Val">Val</dfn>,</td></tr>
<tr><th id="1133">1133</th><td>               <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> &amp;<dfn class="local col7 decl" id="287MsgId" title='MsgId' data-type='uint16_t &amp;' data-ref="287MsgId" data-ref-filename="287MsgId">MsgId</dfn>,</td></tr>
<tr><th id="1134">1134</th><td>               <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> &amp;<dfn class="local col8 decl" id="288OpId" title='OpId' data-type='uint16_t &amp;' data-ref="288OpId" data-ref-filename="288OpId">OpId</dfn>,</td></tr>
<tr><th id="1135">1135</th><td>               <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> &amp;<dfn class="local col9 decl" id="289StreamId" title='StreamId' data-type='uint16_t &amp;' data-ref="289StreamId" data-ref-filename="289StreamId">StreamId</dfn>) {</td></tr>
<tr><th id="1136">1136</th><td>  <a class="local col7 ref" href="#287MsgId" title='MsgId' data-ref="287MsgId" data-ref-filename="287MsgId">MsgId</a> = <a class="local col6 ref" href="#286Val" title='Val' data-ref="286Val" data-ref-filename="286Val">Val</a> &amp; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::ID_MASK_" title='llvm::AMDGPU::SendMsg::ID_MASK_' data-ref="llvm::AMDGPU::SendMsg::ID_MASK_" data-ref-filename="llvm..AMDGPU..SendMsg..ID_MASK_">ID_MASK_</a>;</td></tr>
<tr><th id="1137">1137</th><td>  <a class="local col8 ref" href="#288OpId" title='OpId' data-ref="288OpId" data-ref-filename="288OpId">OpId</a> = (<a class="local col6 ref" href="#286Val" title='Val' data-ref="286Val" data-ref-filename="286Val">Val</a> &amp; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::OP_MASK_" title='llvm::AMDGPU::SendMsg::OP_MASK_' data-ref="llvm::AMDGPU::SendMsg::OP_MASK_" data-ref-filename="llvm..AMDGPU..SendMsg..OP_MASK_">OP_MASK_</a>) &gt;&gt; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::OP_SHIFT_" title='llvm::AMDGPU::SendMsg::OP_SHIFT_' data-ref="llvm::AMDGPU::SendMsg::OP_SHIFT_" data-ref-filename="llvm..AMDGPU..SendMsg..OP_SHIFT_">OP_SHIFT_</a>;</td></tr>
<tr><th id="1138">1138</th><td>  <a class="local col9 ref" href="#289StreamId" title='StreamId' data-ref="289StreamId" data-ref-filename="289StreamId">StreamId</a> = (<a class="local col6 ref" href="#286Val" title='Val' data-ref="286Val" data-ref-filename="286Val">Val</a> &amp; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::STREAM_ID_MASK_" title='llvm::AMDGPU::SendMsg::STREAM_ID_MASK_' data-ref="llvm::AMDGPU::SendMsg::STREAM_ID_MASK_" data-ref-filename="llvm..AMDGPU..SendMsg..STREAM_ID_MASK_">STREAM_ID_MASK_</a>) &gt;&gt; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::STREAM_ID_SHIFT_" title='llvm::AMDGPU::SendMsg::STREAM_ID_SHIFT_' data-ref="llvm::AMDGPU::SendMsg::STREAM_ID_SHIFT_" data-ref-filename="llvm..AMDGPU..SendMsg..STREAM_ID_SHIFT_">STREAM_ID_SHIFT_</a>;</td></tr>
<tr><th id="1139">1139</th><td>}</td></tr>
<tr><th id="1140">1140</th><td></td></tr>
<tr><th id="1141">1141</th><td><a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7SendMsg9encodeMsgEmmm" title='llvm::AMDGPU::SendMsg::encodeMsg' data-ref="_ZN4llvm6AMDGPU7SendMsg9encodeMsgEmmm" data-ref-filename="_ZN4llvm6AMDGPU7SendMsg9encodeMsgEmmm">encodeMsg</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="290MsgId" title='MsgId' data-type='uint64_t' data-ref="290MsgId" data-ref-filename="290MsgId">MsgId</dfn>,</td></tr>
<tr><th id="1142">1142</th><td>                   <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="291OpId" title='OpId' data-type='uint64_t' data-ref="291OpId" data-ref-filename="291OpId">OpId</dfn>,</td></tr>
<tr><th id="1143">1143</th><td>                   <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="292StreamId" title='StreamId' data-type='uint64_t' data-ref="292StreamId" data-ref-filename="292StreamId">StreamId</dfn>) {</td></tr>
<tr><th id="1144">1144</th><td>  <b>return</b> (<a class="local col0 ref" href="#290MsgId" title='MsgId' data-ref="290MsgId" data-ref-filename="290MsgId">MsgId</a> &lt;&lt; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::ID_SHIFT_" title='llvm::AMDGPU::SendMsg::ID_SHIFT_' data-ref="llvm::AMDGPU::SendMsg::ID_SHIFT_" data-ref-filename="llvm..AMDGPU..SendMsg..ID_SHIFT_">ID_SHIFT_</a>) |</td></tr>
<tr><th id="1145">1145</th><td>         (<a class="local col1 ref" href="#291OpId" title='OpId' data-ref="291OpId" data-ref-filename="291OpId">OpId</a> &lt;&lt; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::OP_SHIFT_" title='llvm::AMDGPU::SendMsg::OP_SHIFT_' data-ref="llvm::AMDGPU::SendMsg::OP_SHIFT_" data-ref-filename="llvm..AMDGPU..SendMsg..OP_SHIFT_">OP_SHIFT_</a>) |</td></tr>
<tr><th id="1146">1146</th><td>         (<a class="local col2 ref" href="#292StreamId" title='StreamId' data-ref="292StreamId" data-ref-filename="292StreamId">StreamId</a> &lt;&lt; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SendMsg::STREAM_ID_SHIFT_" title='llvm::AMDGPU::SendMsg::STREAM_ID_SHIFT_' data-ref="llvm::AMDGPU::SendMsg::STREAM_ID_SHIFT_" data-ref-filename="llvm..AMDGPU..SendMsg..STREAM_ID_SHIFT_">STREAM_ID_SHIFT_</a>);</td></tr>
<tr><th id="1147">1147</th><td>}</td></tr>
<tr><th id="1148">1148</th><td></td></tr>
<tr><th id="1149">1149</th><td>} <i>// namespace SendMsg</i></td></tr>
<tr><th id="1150">1150</th><td></td></tr>
<tr><th id="1151">1151</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1152">1152</th><td><i>//</i></td></tr>
<tr><th id="1153">1153</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1154">1154</th><td></td></tr>
<tr><th id="1155">1155</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU21getInitialPSInputAddrERKNS_8FunctionE" title='llvm::AMDGPU::getInitialPSInputAddr' data-ref="_ZN4llvm6AMDGPU21getInitialPSInputAddrERKNS_8FunctionE" data-ref-filename="_ZN4llvm6AMDGPU21getInitialPSInputAddrERKNS_8FunctionE">getInitialPSInputAddr</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col3 decl" id="293F" title='F' data-type='const llvm::Function &amp;' data-ref="293F" data-ref-filename="293F">F</dfn>) {</td></tr>
<tr><th id="1156">1156</th><td>  <b>return</b> <a class="ref fn" href="#_ZN4llvm6AMDGPU19getIntegerAttributeERKNS_8FunctionENS_9StringRefEi" title='llvm::AMDGPU::getIntegerAttribute' data-ref="_ZN4llvm6AMDGPU19getIntegerAttributeERKNS_8FunctionENS_9StringRefEi" data-ref-filename="_ZN4llvm6AMDGPU19getIntegerAttributeERKNS_8FunctionENS_9StringRefEi">getIntegerAttribute</a>(<a class="local col3 ref" href="#293F" title='F' data-ref="293F" data-ref-filename="293F">F</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"InitialPSInputAddr"</q>, <var>0</var>);</td></tr>
<tr><th id="1157">1157</th><td>}</td></tr>
<tr><th id="1158">1158</th><td></td></tr>
<tr><th id="1159">1159</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU8isShaderEj" title='llvm::AMDGPU::isShader' data-ref="_ZN4llvm6AMDGPU8isShaderEj" data-ref-filename="_ZN4llvm6AMDGPU8isShaderEj">isShader</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col4 decl" id="294cc" title='cc' data-type='CallingConv::ID' data-ref="294cc" data-ref-filename="294cc">cc</dfn>) {</td></tr>
<tr><th id="1160">1160</th><td>  <b>switch</b>(<a class="local col4 ref" href="#294cc" title='cc' data-ref="294cc" data-ref-filename="294cc">cc</a>) {</td></tr>
<tr><th id="1161">1161</th><td>    <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_VS" title='llvm::CallingConv::AMDGPU_VS' data-ref="llvm::CallingConv::AMDGPU_VS" data-ref-filename="llvm..CallingConv..AMDGPU_VS">AMDGPU_VS</a>:</td></tr>
<tr><th id="1162">1162</th><td>    <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_LS" title='llvm::CallingConv::AMDGPU_LS' data-ref="llvm::CallingConv::AMDGPU_LS" data-ref-filename="llvm..CallingConv..AMDGPU_LS">AMDGPU_LS</a>:</td></tr>
<tr><th id="1163">1163</th><td>    <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_HS" title='llvm::CallingConv::AMDGPU_HS' data-ref="llvm::CallingConv::AMDGPU_HS" data-ref-filename="llvm..CallingConv..AMDGPU_HS">AMDGPU_HS</a>:</td></tr>
<tr><th id="1164">1164</th><td>    <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_ES" title='llvm::CallingConv::AMDGPU_ES' data-ref="llvm::CallingConv::AMDGPU_ES" data-ref-filename="llvm..CallingConv..AMDGPU_ES">AMDGPU_ES</a>:</td></tr>
<tr><th id="1165">1165</th><td>    <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_GS" title='llvm::CallingConv::AMDGPU_GS' data-ref="llvm::CallingConv::AMDGPU_GS" data-ref-filename="llvm..CallingConv..AMDGPU_GS">AMDGPU_GS</a>:</td></tr>
<tr><th id="1166">1166</th><td>    <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_PS" title='llvm::CallingConv::AMDGPU_PS' data-ref="llvm::CallingConv::AMDGPU_PS" data-ref-filename="llvm..CallingConv..AMDGPU_PS">AMDGPU_PS</a>:</td></tr>
<tr><th id="1167">1167</th><td>    <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_CS" title='llvm::CallingConv::AMDGPU_CS' data-ref="llvm::CallingConv::AMDGPU_CS" data-ref-filename="llvm..CallingConv..AMDGPU_CS">AMDGPU_CS</a>:</td></tr>
<tr><th id="1168">1168</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1169">1169</th><td>    <b>default</b>:</td></tr>
<tr><th id="1170">1170</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1171">1171</th><td>  }</td></tr>
<tr><th id="1172">1172</th><td>}</td></tr>
<tr><th id="1173">1173</th><td></td></tr>
<tr><th id="1174">1174</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU10isGraphicsEj" title='llvm::AMDGPU::isGraphics' data-ref="_ZN4llvm6AMDGPU10isGraphicsEj" data-ref-filename="_ZN4llvm6AMDGPU10isGraphicsEj">isGraphics</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col5 decl" id="295cc" title='cc' data-type='CallingConv::ID' data-ref="295cc" data-ref-filename="295cc">cc</dfn>) {</td></tr>
<tr><th id="1175">1175</th><td>  <b>return</b> <a class="ref fn" href="#_ZN4llvm6AMDGPU8isShaderEj" title='llvm::AMDGPU::isShader' data-ref="_ZN4llvm6AMDGPU8isShaderEj" data-ref-filename="_ZN4llvm6AMDGPU8isShaderEj">isShader</a>(<a class="local col5 ref" href="#295cc" title='cc' data-ref="295cc" data-ref-filename="295cc">cc</a>) || <a class="local col5 ref" href="#295cc" title='cc' data-ref="295cc" data-ref-filename="295cc">cc</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_Gfx" title='llvm::CallingConv::AMDGPU_Gfx' data-ref="llvm::CallingConv::AMDGPU_Gfx" data-ref-filename="llvm..CallingConv..AMDGPU_Gfx">AMDGPU_Gfx</a>;</td></tr>
<tr><th id="1176">1176</th><td>}</td></tr>
<tr><th id="1177">1177</th><td></td></tr>
<tr><th id="1178">1178</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU9isComputeEj" title='llvm::AMDGPU::isCompute' data-ref="_ZN4llvm6AMDGPU9isComputeEj" data-ref-filename="_ZN4llvm6AMDGPU9isComputeEj">isCompute</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col6 decl" id="296cc" title='cc' data-type='CallingConv::ID' data-ref="296cc" data-ref-filename="296cc">cc</dfn>) {</td></tr>
<tr><th id="1179">1179</th><td>  <b>return</b> !<a class="ref fn" href="#_ZN4llvm6AMDGPU10isGraphicsEj" title='llvm::AMDGPU::isGraphics' data-ref="_ZN4llvm6AMDGPU10isGraphicsEj" data-ref-filename="_ZN4llvm6AMDGPU10isGraphicsEj">isGraphics</a>(<a class="local col6 ref" href="#296cc" title='cc' data-ref="296cc" data-ref-filename="296cc">cc</a>) || <a class="local col6 ref" href="#296cc" title='cc' data-ref="296cc" data-ref-filename="296cc">cc</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_CS" title='llvm::CallingConv::AMDGPU_CS' data-ref="llvm::CallingConv::AMDGPU_CS" data-ref-filename="llvm..CallingConv..AMDGPU_CS">AMDGPU_CS</a>;</td></tr>
<tr><th id="1180">1180</th><td>}</td></tr>
<tr><th id="1181">1181</th><td></td></tr>
<tr><th id="1182">1182</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU17isEntryFunctionCCEj" title='llvm::AMDGPU::isEntryFunctionCC' data-ref="_ZN4llvm6AMDGPU17isEntryFunctionCCEj" data-ref-filename="_ZN4llvm6AMDGPU17isEntryFunctionCCEj">isEntryFunctionCC</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col7 decl" id="297CC" title='CC' data-type='CallingConv::ID' data-ref="297CC" data-ref-filename="297CC">CC</dfn>) {</td></tr>
<tr><th id="1183">1183</th><td>  <b>switch</b> (<a class="local col7 ref" href="#297CC" title='CC' data-ref="297CC" data-ref-filename="297CC">CC</a>) {</td></tr>
<tr><th id="1184">1184</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_KERNEL" title='llvm::CallingConv::AMDGPU_KERNEL' data-ref="llvm::CallingConv::AMDGPU_KERNEL" data-ref-filename="llvm..CallingConv..AMDGPU_KERNEL">AMDGPU_KERNEL</a>:</td></tr>
<tr><th id="1185">1185</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::SPIR_KERNEL" title='llvm::CallingConv::SPIR_KERNEL' data-ref="llvm::CallingConv::SPIR_KERNEL" data-ref-filename="llvm..CallingConv..SPIR_KERNEL">SPIR_KERNEL</a>:</td></tr>
<tr><th id="1186">1186</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_VS" title='llvm::CallingConv::AMDGPU_VS' data-ref="llvm::CallingConv::AMDGPU_VS" data-ref-filename="llvm..CallingConv..AMDGPU_VS">AMDGPU_VS</a>:</td></tr>
<tr><th id="1187">1187</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_GS" title='llvm::CallingConv::AMDGPU_GS' data-ref="llvm::CallingConv::AMDGPU_GS" data-ref-filename="llvm..CallingConv..AMDGPU_GS">AMDGPU_GS</a>:</td></tr>
<tr><th id="1188">1188</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_PS" title='llvm::CallingConv::AMDGPU_PS' data-ref="llvm::CallingConv::AMDGPU_PS" data-ref-filename="llvm..CallingConv..AMDGPU_PS">AMDGPU_PS</a>:</td></tr>
<tr><th id="1189">1189</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_CS" title='llvm::CallingConv::AMDGPU_CS' data-ref="llvm::CallingConv::AMDGPU_CS" data-ref-filename="llvm..CallingConv..AMDGPU_CS">AMDGPU_CS</a>:</td></tr>
<tr><th id="1190">1190</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_ES" title='llvm::CallingConv::AMDGPU_ES' data-ref="llvm::CallingConv::AMDGPU_ES" data-ref-filename="llvm..CallingConv..AMDGPU_ES">AMDGPU_ES</a>:</td></tr>
<tr><th id="1191">1191</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_HS" title='llvm::CallingConv::AMDGPU_HS' data-ref="llvm::CallingConv::AMDGPU_HS" data-ref-filename="llvm..CallingConv..AMDGPU_HS">AMDGPU_HS</a>:</td></tr>
<tr><th id="1192">1192</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_LS" title='llvm::CallingConv::AMDGPU_LS' data-ref="llvm::CallingConv::AMDGPU_LS" data-ref-filename="llvm..CallingConv..AMDGPU_LS">AMDGPU_LS</a>:</td></tr>
<tr><th id="1193">1193</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1194">1194</th><td>  <b>default</b>:</td></tr>
<tr><th id="1195">1195</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1196">1196</th><td>  }</td></tr>
<tr><th id="1197">1197</th><td>}</td></tr>
<tr><th id="1198">1198</th><td></td></tr>
<tr><th id="1199">1199</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU23isModuleEntryFunctionCCEj" title='llvm::AMDGPU::isModuleEntryFunctionCC' data-ref="_ZN4llvm6AMDGPU23isModuleEntryFunctionCCEj" data-ref-filename="_ZN4llvm6AMDGPU23isModuleEntryFunctionCCEj">isModuleEntryFunctionCC</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col8 decl" id="298CC" title='CC' data-type='CallingConv::ID' data-ref="298CC" data-ref-filename="298CC">CC</dfn>) {</td></tr>
<tr><th id="1200">1200</th><td>  <b>switch</b> (<a class="local col8 ref" href="#298CC" title='CC' data-ref="298CC" data-ref-filename="298CC">CC</a>) {</td></tr>
<tr><th id="1201">1201</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_Gfx" title='llvm::CallingConv::AMDGPU_Gfx' data-ref="llvm::CallingConv::AMDGPU_Gfx" data-ref-filename="llvm..CallingConv..AMDGPU_Gfx">AMDGPU_Gfx</a>:</td></tr>
<tr><th id="1202">1202</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1203">1203</th><td>  <b>default</b>:</td></tr>
<tr><th id="1204">1204</th><td>    <b>return</b> <a class="ref fn" href="#_ZN4llvm6AMDGPU17isEntryFunctionCCEj" title='llvm::AMDGPU::isEntryFunctionCC' data-ref="_ZN4llvm6AMDGPU17isEntryFunctionCCEj" data-ref-filename="_ZN4llvm6AMDGPU17isEntryFunctionCCEj">isEntryFunctionCC</a>(<a class="local col8 ref" href="#298CC" title='CC' data-ref="298CC" data-ref-filename="298CC">CC</a>);</td></tr>
<tr><th id="1205">1205</th><td>  }</td></tr>
<tr><th id="1206">1206</th><td>}</td></tr>
<tr><th id="1207">1207</th><td></td></tr>
<tr><th id="1208">1208</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU8hasXNACKERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasXNACK' data-ref="_ZN4llvm6AMDGPU8hasXNACKERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU8hasXNACKERKNS_15MCSubtargetInfoE">hasXNACK</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="299STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="299STI" data-ref-filename="299STI">STI</dfn>) {</td></tr>
<tr><th id="1209">1209</th><td>  <b>return</b> <a class="local col9 ref" href="#299STI" title='STI' data-ref="299STI" data-ref-filename="299STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureXNACK" title='llvm::AMDGPU::FeatureXNACK' data-ref="llvm::AMDGPU::FeatureXNACK" data-ref-filename="llvm..AMDGPU..FeatureXNACK">FeatureXNACK</a>]</a>;</td></tr>
<tr><th id="1210">1210</th><td>}</td></tr>
<tr><th id="1211">1211</th><td></td></tr>
<tr><th id="1212">1212</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU10hasSRAMECCERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasSRAMECC' data-ref="_ZN4llvm6AMDGPU10hasSRAMECCERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU10hasSRAMECCERKNS_15MCSubtargetInfoE">hasSRAMECC</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="300STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="300STI" data-ref-filename="300STI">STI</dfn>) {</td></tr>
<tr><th id="1213">1213</th><td>  <b>return</b> <a class="local col0 ref" href="#300STI" title='STI' data-ref="300STI" data-ref-filename="300STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureSRAMECC" title='llvm::AMDGPU::FeatureSRAMECC' data-ref="llvm::AMDGPU::FeatureSRAMECC" data-ref-filename="llvm..AMDGPU..FeatureSRAMECC">FeatureSRAMECC</a>]</a>;</td></tr>
<tr><th id="1214">1214</th><td>}</td></tr>
<tr><th id="1215">1215</th><td></td></tr>
<tr><th id="1216">1216</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU12hasMIMG_R128ERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasMIMG_R128' data-ref="_ZN4llvm6AMDGPU12hasMIMG_R128ERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU12hasMIMG_R128ERKNS_15MCSubtargetInfoE">hasMIMG_R128</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="301STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="301STI" data-ref-filename="301STI">STI</dfn>) {</td></tr>
<tr><th id="1217">1217</th><td>  <b>return</b> <a class="local col1 ref" href="#301STI" title='STI' data-ref="301STI" data-ref-filename="301STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureMIMG_R128" title='llvm::AMDGPU::FeatureMIMG_R128' data-ref="llvm::AMDGPU::FeatureMIMG_R128" data-ref-filename="llvm..AMDGPU..FeatureMIMG_R128">FeatureMIMG_R128</a>]</a> &amp;&amp; !<a class="local col1 ref" href="#301STI" title='STI' data-ref="301STI" data-ref-filename="301STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureR128A16" title='llvm::AMDGPU::FeatureR128A16' data-ref="llvm::AMDGPU::FeatureR128A16" data-ref-filename="llvm..AMDGPU..FeatureR128A16">FeatureR128A16</a>]</a>;</td></tr>
<tr><th id="1218">1218</th><td>}</td></tr>
<tr><th id="1219">1219</th><td></td></tr>
<tr><th id="1220">1220</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU11hasGFX10A16ERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasGFX10A16' data-ref="_ZN4llvm6AMDGPU11hasGFX10A16ERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU11hasGFX10A16ERKNS_15MCSubtargetInfoE">hasGFX10A16</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="302STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="302STI" data-ref-filename="302STI">STI</dfn>) {</td></tr>
<tr><th id="1221">1221</th><td>  <b>return</b> <a class="local col2 ref" href="#302STI" title='STI' data-ref="302STI" data-ref-filename="302STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureGFX10A16" title='llvm::AMDGPU::FeatureGFX10A16' data-ref="llvm::AMDGPU::FeatureGFX10A16" data-ref-filename="llvm..AMDGPU..FeatureGFX10A16">FeatureGFX10A16</a>]</a>;</td></tr>
<tr><th id="1222">1222</th><td>}</td></tr>
<tr><th id="1223">1223</th><td></td></tr>
<tr><th id="1224">1224</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU6hasG16ERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasG16' data-ref="_ZN4llvm6AMDGPU6hasG16ERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU6hasG16ERKNS_15MCSubtargetInfoE">hasG16</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="303STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="303STI" data-ref-filename="303STI">STI</dfn>) {</td></tr>
<tr><th id="1225">1225</th><td>  <b>return</b> <a class="local col3 ref" href="#303STI" title='STI' data-ref="303STI" data-ref-filename="303STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureG16" title='llvm::AMDGPU::FeatureG16' data-ref="llvm::AMDGPU::FeatureG16" data-ref-filename="llvm..AMDGPU..FeatureG16">FeatureG16</a>]</a>;</td></tr>
<tr><th id="1226">1226</th><td>}</td></tr>
<tr><th id="1227">1227</th><td></td></tr>
<tr><th id="1228">1228</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU12hasPackedD16ERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasPackedD16' data-ref="_ZN4llvm6AMDGPU12hasPackedD16ERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU12hasPackedD16ERKNS_15MCSubtargetInfoE">hasPackedD16</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="304STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="304STI" data-ref-filename="304STI">STI</dfn>) {</td></tr>
<tr><th id="1229">1229</th><td>  <b>return</b> !<a class="local col4 ref" href="#304STI" title='STI' data-ref="304STI" data-ref-filename="304STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureUnpackedD16VMem" title='llvm::AMDGPU::FeatureUnpackedD16VMem' data-ref="llvm::AMDGPU::FeatureUnpackedD16VMem" data-ref-filename="llvm..AMDGPU..FeatureUnpackedD16VMem">FeatureUnpackedD16VMem</a>]</a>;</td></tr>
<tr><th id="1230">1230</th><td>}</td></tr>
<tr><th id="1231">1231</th><td></td></tr>
<tr><th id="1232">1232</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU4isSIERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isSI' data-ref="_ZN4llvm6AMDGPU4isSIERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU4isSIERKNS_15MCSubtargetInfoE">isSI</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="305STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="305STI" data-ref-filename="305STI">STI</dfn>) {</td></tr>
<tr><th id="1233">1233</th><td>  <b>return</b> <a class="local col5 ref" href="#305STI" title='STI' data-ref="305STI" data-ref-filename="305STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureSouthernIslands" title='llvm::AMDGPU::FeatureSouthernIslands' data-ref="llvm::AMDGPU::FeatureSouthernIslands" data-ref-filename="llvm..AMDGPU..FeatureSouthernIslands">FeatureSouthernIslands</a>]</a>;</td></tr>
<tr><th id="1234">1234</th><td>}</td></tr>
<tr><th id="1235">1235</th><td></td></tr>
<tr><th id="1236">1236</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU4isCIERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isCI' data-ref="_ZN4llvm6AMDGPU4isCIERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU4isCIERKNS_15MCSubtargetInfoE">isCI</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="306STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="306STI" data-ref-filename="306STI">STI</dfn>) {</td></tr>
<tr><th id="1237">1237</th><td>  <b>return</b> <a class="local col6 ref" href="#306STI" title='STI' data-ref="306STI" data-ref-filename="306STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureSeaIslands" title='llvm::AMDGPU::FeatureSeaIslands' data-ref="llvm::AMDGPU::FeatureSeaIslands" data-ref-filename="llvm..AMDGPU..FeatureSeaIslands">FeatureSeaIslands</a>]</a>;</td></tr>
<tr><th id="1238">1238</th><td>}</td></tr>
<tr><th id="1239">1239</th><td></td></tr>
<tr><th id="1240">1240</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU4isVIERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isVI' data-ref="_ZN4llvm6AMDGPU4isVIERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU4isVIERKNS_15MCSubtargetInfoE">isVI</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="307STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="307STI" data-ref-filename="307STI">STI</dfn>) {</td></tr>
<tr><th id="1241">1241</th><td>  <b>return</b> <a class="local col7 ref" href="#307STI" title='STI' data-ref="307STI" data-ref-filename="307STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureVolcanicIslands" title='llvm::AMDGPU::FeatureVolcanicIslands' data-ref="llvm::AMDGPU::FeatureVolcanicIslands" data-ref-filename="llvm..AMDGPU..FeatureVolcanicIslands">FeatureVolcanicIslands</a>]</a>;</td></tr>
<tr><th id="1242">1242</th><td>}</td></tr>
<tr><th id="1243">1243</th><td></td></tr>
<tr><th id="1244">1244</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU6isGFX9ERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX9' data-ref="_ZN4llvm6AMDGPU6isGFX9ERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU6isGFX9ERKNS_15MCSubtargetInfoE">isGFX9</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="308STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="308STI" data-ref-filename="308STI">STI</dfn>) {</td></tr>
<tr><th id="1245">1245</th><td>  <b>return</b> <a class="local col8 ref" href="#308STI" title='STI' data-ref="308STI" data-ref-filename="308STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureGFX9" title='llvm::AMDGPU::FeatureGFX9' data-ref="llvm::AMDGPU::FeatureGFX9" data-ref-filename="llvm..AMDGPU..FeatureGFX9">FeatureGFX9</a>]</a>;</td></tr>
<tr><th id="1246">1246</th><td>}</td></tr>
<tr><th id="1247">1247</th><td></td></tr>
<tr><th id="1248">1248</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU10isGFX9PlusERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX9Plus' data-ref="_ZN4llvm6AMDGPU10isGFX9PlusERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU10isGFX9PlusERKNS_15MCSubtargetInfoE">isGFX9Plus</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="309STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="309STI" data-ref-filename="309STI">STI</dfn>) {</td></tr>
<tr><th id="1249">1249</th><td>  <b>return</b> <a class="ref fn" href="#_ZN4llvm6AMDGPU6isGFX9ERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX9' data-ref="_ZN4llvm6AMDGPU6isGFX9ERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU6isGFX9ERKNS_15MCSubtargetInfoE">isGFX9</a>(<a class="local col9 ref" href="#309STI" title='STI' data-ref="309STI" data-ref-filename="309STI">STI</a>) || <a class="ref fn" href="#_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX10Plus' data-ref="_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE">isGFX10Plus</a>(<a class="local col9 ref" href="#309STI" title='STI' data-ref="309STI" data-ref-filename="309STI">STI</a>);</td></tr>
<tr><th id="1250">1250</th><td>}</td></tr>
<tr><th id="1251">1251</th><td></td></tr>
<tr><th id="1252">1252</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7isGFX10ERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX10' data-ref="_ZN4llvm6AMDGPU7isGFX10ERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7isGFX10ERKNS_15MCSubtargetInfoE">isGFX10</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="310STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="310STI" data-ref-filename="310STI">STI</dfn>) {</td></tr>
<tr><th id="1253">1253</th><td>  <b>return</b> <a class="local col0 ref" href="#310STI" title='STI' data-ref="310STI" data-ref-filename="310STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureGFX10" title='llvm::AMDGPU::FeatureGFX10' data-ref="llvm::AMDGPU::FeatureGFX10" data-ref-filename="llvm..AMDGPU..FeatureGFX10">FeatureGFX10</a>]</a>;</td></tr>
<tr><th id="1254">1254</th><td>}</td></tr>
<tr><th id="1255">1255</th><td></td></tr>
<tr><th id="1256">1256</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX10Plus' data-ref="_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE">isGFX10Plus</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="311STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="311STI" data-ref-filename="311STI">STI</dfn>) { <b>return</b> <a class="ref fn" href="#_ZN4llvm6AMDGPU7isGFX10ERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX10' data-ref="_ZN4llvm6AMDGPU7isGFX10ERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7isGFX10ERKNS_15MCSubtargetInfoE">isGFX10</a>(<a class="local col1 ref" href="#311STI" title='STI' data-ref="311STI" data-ref-filename="311STI">STI</a>); }</td></tr>
<tr><th id="1257">1257</th><td></td></tr>
<tr><th id="1258">1258</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU14isGCN3EncodingERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGCN3Encoding' data-ref="_ZN4llvm6AMDGPU14isGCN3EncodingERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU14isGCN3EncodingERKNS_15MCSubtargetInfoE">isGCN3Encoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="312STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="312STI" data-ref-filename="312STI">STI</dfn>) {</td></tr>
<tr><th id="1259">1259</th><td>  <b>return</b> <a class="local col2 ref" href="#312STI" title='STI' data-ref="312STI" data-ref-filename="312STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureGCN3Encoding" title='llvm::AMDGPU::FeatureGCN3Encoding' data-ref="llvm::AMDGPU::FeatureGCN3Encoding" data-ref-filename="llvm..AMDGPU..FeatureGCN3Encoding">FeatureGCN3Encoding</a>]</a>;</td></tr>
<tr><th id="1260">1260</th><td>}</td></tr>
<tr><th id="1261">1261</th><td></td></tr>
<tr><th id="1262">1262</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU17isGFX10_BEncodingERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX10_BEncoding' data-ref="_ZN4llvm6AMDGPU17isGFX10_BEncodingERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU17isGFX10_BEncodingERKNS_15MCSubtargetInfoE">isGFX10_BEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="313STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="313STI" data-ref-filename="313STI">STI</dfn>) {</td></tr>
<tr><th id="1263">1263</th><td>  <b>return</b> <a class="local col3 ref" href="#313STI" title='STI' data-ref="313STI" data-ref-filename="313STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureGFX10_BEncoding" title='llvm::AMDGPU::FeatureGFX10_BEncoding' data-ref="llvm::AMDGPU::FeatureGFX10_BEncoding" data-ref-filename="llvm..AMDGPU..FeatureGFX10_BEncoding">FeatureGFX10_BEncoding</a>]</a>;</td></tr>
<tr><th id="1264">1264</th><td>}</td></tr>
<tr><th id="1265">1265</th><td></td></tr>
<tr><th id="1266">1266</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU15hasGFX10_3InstsERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasGFX10_3Insts' data-ref="_ZN4llvm6AMDGPU15hasGFX10_3InstsERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU15hasGFX10_3InstsERKNS_15MCSubtargetInfoE">hasGFX10_3Insts</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="314STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="314STI" data-ref-filename="314STI">STI</dfn>) {</td></tr>
<tr><th id="1267">1267</th><td>  <b>return</b> <a class="local col4 ref" href="#314STI" title='STI' data-ref="314STI" data-ref-filename="314STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureGFX10_3Insts" title='llvm::AMDGPU::FeatureGFX10_3Insts' data-ref="llvm::AMDGPU::FeatureGFX10_3Insts" data-ref-filename="llvm..AMDGPU..FeatureGFX10_3Insts">FeatureGFX10_3Insts</a>]</a>;</td></tr>
<tr><th id="1268">1268</th><td>}</td></tr>
<tr><th id="1269">1269</th><td></td></tr>
<tr><th id="1270">1270</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU6isSGPREjPKNS_14MCRegisterInfoE" title='llvm::AMDGPU::isSGPR' data-ref="_ZN4llvm6AMDGPU6isSGPREjPKNS_14MCRegisterInfoE" data-ref-filename="_ZN4llvm6AMDGPU6isSGPREjPKNS_14MCRegisterInfoE">isSGPR</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="315Reg" title='Reg' data-type='unsigned int' data-ref="315Reg" data-ref-filename="315Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo" data-ref-filename="llvm..MCRegisterInfo">MCRegisterInfo</a>* <dfn class="local col6 decl" id="316TRI" title='TRI' data-type='const llvm::MCRegisterInfo *' data-ref="316TRI" data-ref-filename="316TRI">TRI</dfn>) {</td></tr>
<tr><th id="1271">1271</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterClass" title='llvm::MCRegisterClass' data-ref="llvm::MCRegisterClass" data-ref-filename="llvm..MCRegisterClass">MCRegisterClass</a> <dfn class="local col7 decl" id="317SGPRClass" title='SGPRClass' data-type='const llvm::MCRegisterClass' data-ref="317SGPRClass" data-ref-filename="317SGPRClass">SGPRClass</dfn> = <a class="ref fn fake" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#31" title='llvm::MCRegisterClass::MCRegisterClass' data-ref="_ZN4llvm15MCRegisterClassC1ERKS0_" data-ref-filename="_ZN4llvm15MCRegisterClassC1ERKS0_"></a><a class="local col6 ref" href="#316TRI" title='TRI' data-ref="316TRI" data-ref-filename="316TRI">TRI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClassID" title='llvm::AMDGPU::SReg_32RegClassID' data-ref="llvm::AMDGPU::SReg_32RegClassID" data-ref-filename="llvm..AMDGPU..SReg_32RegClassID">SReg_32RegClassID</a>);</td></tr>
<tr><th id="1272">1272</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="318FirstSubReg" title='FirstSubReg' data-type='const unsigned int' data-ref="318FirstSubReg" data-ref-filename="318FirstSubReg">FirstSubReg</dfn> = <a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col6 ref" href="#316TRI" title='TRI' data-ref="316TRI" data-ref-filename="316TRI">TRI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::MCRegisterInfo::getSubReg' data-ref="_ZNK4llvm14MCRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col5 ref" href="#315Reg" title='Reg' data-ref="315Reg" data-ref-filename="315Reg">Reg</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>);</td></tr>
<tr><th id="1273">1273</th><td>  <b>return</b> <a class="local col7 ref" href="#317SGPRClass" title='SGPRClass' data-ref="317SGPRClass" data-ref-filename="317SGPRClass">SGPRClass</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col8 ref" href="#318FirstSubReg" title='FirstSubReg' data-ref="318FirstSubReg" data-ref-filename="318FirstSubReg">FirstSubReg</a> != <var>0</var> ? <a class="local col8 ref" href="#318FirstSubReg" title='FirstSubReg' data-ref="318FirstSubReg" data-ref-filename="318FirstSubReg">FirstSubReg</a> : <a class="local col5 ref" href="#315Reg" title='Reg' data-ref="315Reg" data-ref-filename="315Reg">Reg</a>) ||</td></tr>
<tr><th id="1274">1274</th><td>    <a class="local col5 ref" href="#315Reg" title='Reg' data-ref="315Reg" data-ref-filename="315Reg">Reg</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SCC" title='llvm::AMDGPU::SCC' data-ref="llvm::AMDGPU::SCC" data-ref-filename="llvm..AMDGPU..SCC">SCC</a>;</td></tr>
<tr><th id="1275">1275</th><td>}</td></tr>
<tr><th id="1276">1276</th><td></td></tr>
<tr><th id="1277">1277</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU14isRegIntersectEjjPKNS_14MCRegisterInfoE" title='llvm::AMDGPU::isRegIntersect' data-ref="_ZN4llvm6AMDGPU14isRegIntersectEjjPKNS_14MCRegisterInfoE" data-ref-filename="_ZN4llvm6AMDGPU14isRegIntersectEjjPKNS_14MCRegisterInfoE">isRegIntersect</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="319Reg0" title='Reg0' data-type='unsigned int' data-ref="319Reg0" data-ref-filename="319Reg0">Reg0</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="320Reg1" title='Reg1' data-type='unsigned int' data-ref="320Reg1" data-ref-filename="320Reg1">Reg1</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo" data-ref-filename="llvm..MCRegisterInfo">MCRegisterInfo</a>* <dfn class="local col1 decl" id="321TRI" title='TRI' data-type='const llvm::MCRegisterInfo *' data-ref="321TRI" data-ref-filename="321TRI">TRI</dfn>) {</td></tr>
<tr><th id="1278">1278</th><td>  <b>for</b> (<a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator" data-ref-filename="llvm..MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col2 decl" id="322R" title='R' data-type='llvm::MCRegAliasIterator' data-ref="322R" data-ref-filename="322R">R</dfn><a class="ref fn" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb" data-ref-filename="_ZN4llvm18MCRegAliasIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb">(</a><a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col9 ref" href="#319Reg0" title='Reg0' data-ref="319Reg0" data-ref-filename="319Reg0">Reg0</a>, <a class="local col1 ref" href="#321TRI" title='TRI' data-ref="321TRI" data-ref-filename="321TRI">TRI</a>, <b>true</b>); <a class="local col2 ref" href="#322R" title='R' data-ref="322R" data-ref-filename="322R">R</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv" data-ref-filename="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref fn" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv" data-ref-filename="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col2 ref" href="#322R" title='R' data-ref="322R" data-ref-filename="322R">R</a>) {</td></tr>
<tr><th id="1279">1279</th><td>    <b>if</b> (<a class="ref fn" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv" data-ref-filename="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col2 ref" href="#322R" title='R' data-ref="322R" data-ref-filename="322R">R</a> <a class="ref fn" href="../../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEj" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEj" data-ref-filename="_ZNK4llvm10MCRegistereqEj">==</a> <a class="local col0 ref" href="#320Reg1" title='Reg1' data-ref="320Reg1" data-ref-filename="320Reg1">Reg1</a>) <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1280">1280</th><td>  }</td></tr>
<tr><th id="1281">1281</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1282">1282</th><td>}</td></tr>
<tr><th id="1283">1283</th><td></td></tr>
<tr><th id="1284">1284</th><td><u>#define <dfn class="macro" id="_M/MAP_REG2REG" data-ref="_M/MAP_REG2REG">MAP_REG2REG</dfn> \</u></td></tr>
<tr><th id="1285">1285</th><td><u>  using namespace <span class="namespace">AMDGPU</span>; \</u></td></tr>
<tr><th id="1286">1286</th><td><u>  switch(<a class="local col3 ref" href="#323Reg" title='Reg' data-ref="323Reg" data-ref-filename="323Reg"><a class="local col5 ref" href="#325Reg" title='Reg' data-ref="325Reg" data-ref-filename="325Reg">Reg</a></a>) { \</u></td></tr>
<tr><th id="1287">1287</th><td><u>  default: return <a class="local col3 ref" href="#323Reg" title='Reg' data-ref="323Reg" data-ref-filename="323Reg"><a class="local col5 ref" href="#325Reg" title='Reg' data-ref="325Reg" data-ref-filename="325Reg">Reg</a></a>; \</u></td></tr>
<tr><th id="1288">1288</th><td><u>  CASE_CI_VI(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::FLAT_SCR" title='llvm::AMDGPU::FLAT_SCR' data-ref="llvm::AMDGPU::FLAT_SCR" data-ref-filename="llvm..AMDGPU..FLAT_SCR">FLAT_SCR</a>) \</u></td></tr>
<tr><th id="1289">1289</th><td><u>  CASE_CI_VI(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::FLAT_SCR_LO" title='llvm::AMDGPU::FLAT_SCR_LO' data-ref="llvm::AMDGPU::FLAT_SCR_LO" data-ref-filename="llvm..AMDGPU..FLAT_SCR_LO">FLAT_SCR_LO</a>) \</u></td></tr>
<tr><th id="1290">1290</th><td><u>  CASE_CI_VI(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::FLAT_SCR_HI" title='llvm::AMDGPU::FLAT_SCR_HI' data-ref="llvm::AMDGPU::FLAT_SCR_HI" data-ref-filename="llvm..AMDGPU..FLAT_SCR_HI">FLAT_SCR_HI</a>) \</u></td></tr>
<tr><th id="1291">1291</th><td><u>  CASE_VI_GFX9PLUS(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP0" title='llvm::AMDGPU::TTMP0' data-ref="llvm::AMDGPU::TTMP0" data-ref-filename="llvm..AMDGPU..TTMP0">TTMP0</a>) \</u></td></tr>
<tr><th id="1292">1292</th><td><u>  CASE_VI_GFX9PLUS(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP1" title='llvm::AMDGPU::TTMP1' data-ref="llvm::AMDGPU::TTMP1" data-ref-filename="llvm..AMDGPU..TTMP1">TTMP1</a>) \</u></td></tr>
<tr><th id="1293">1293</th><td><u>  CASE_VI_GFX9PLUS(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP2" title='llvm::AMDGPU::TTMP2' data-ref="llvm::AMDGPU::TTMP2" data-ref-filename="llvm..AMDGPU..TTMP2">TTMP2</a>) \</u></td></tr>
<tr><th id="1294">1294</th><td><u>  CASE_VI_GFX9PLUS(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP3" title='llvm::AMDGPU::TTMP3' data-ref="llvm::AMDGPU::TTMP3" data-ref-filename="llvm..AMDGPU..TTMP3">TTMP3</a>) \</u></td></tr>
<tr><th id="1295">1295</th><td><u>  CASE_VI_GFX9PLUS(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP4" title='llvm::AMDGPU::TTMP4' data-ref="llvm::AMDGPU::TTMP4" data-ref-filename="llvm..AMDGPU..TTMP4">TTMP4</a>) \</u></td></tr>
<tr><th id="1296">1296</th><td><u>  CASE_VI_GFX9PLUS(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP5" title='llvm::AMDGPU::TTMP5' data-ref="llvm::AMDGPU::TTMP5" data-ref-filename="llvm..AMDGPU..TTMP5">TTMP5</a>) \</u></td></tr>
<tr><th id="1297">1297</th><td><u>  CASE_VI_GFX9PLUS(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP6" title='llvm::AMDGPU::TTMP6' data-ref="llvm::AMDGPU::TTMP6" data-ref-filename="llvm..AMDGPU..TTMP6">TTMP6</a>) \</u></td></tr>
<tr><th id="1298">1298</th><td><u>  CASE_VI_GFX9PLUS(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP7" title='llvm::AMDGPU::TTMP7' data-ref="llvm::AMDGPU::TTMP7" data-ref-filename="llvm..AMDGPU..TTMP7">TTMP7</a>) \</u></td></tr>
<tr><th id="1299">1299</th><td><u>  CASE_VI_GFX9PLUS(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP8" title='llvm::AMDGPU::TTMP8' data-ref="llvm::AMDGPU::TTMP8" data-ref-filename="llvm..AMDGPU..TTMP8">TTMP8</a>) \</u></td></tr>
<tr><th id="1300">1300</th><td><u>  CASE_VI_GFX9PLUS(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP9" title='llvm::AMDGPU::TTMP9' data-ref="llvm::AMDGPU::TTMP9" data-ref-filename="llvm..AMDGPU..TTMP9">TTMP9</a>) \</u></td></tr>
<tr><th id="1301">1301</th><td><u>  CASE_VI_GFX9PLUS(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP10" title='llvm::AMDGPU::TTMP10' data-ref="llvm::AMDGPU::TTMP10" data-ref-filename="llvm..AMDGPU..TTMP10">TTMP10</a>) \</u></td></tr>
<tr><th id="1302">1302</th><td><u>  CASE_VI_GFX9PLUS(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP11" title='llvm::AMDGPU::TTMP11' data-ref="llvm::AMDGPU::TTMP11" data-ref-filename="llvm..AMDGPU..TTMP11">TTMP11</a>) \</u></td></tr>
<tr><th id="1303">1303</th><td><u>  CASE_VI_GFX9PLUS(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP12" title='llvm::AMDGPU::TTMP12' data-ref="llvm::AMDGPU::TTMP12" data-ref-filename="llvm..AMDGPU..TTMP12">TTMP12</a>) \</u></td></tr>
<tr><th id="1304">1304</th><td><u>  CASE_VI_GFX9PLUS(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP13" title='llvm::AMDGPU::TTMP13' data-ref="llvm::AMDGPU::TTMP13" data-ref-filename="llvm..AMDGPU..TTMP13">TTMP13</a>) \</u></td></tr>
<tr><th id="1305">1305</th><td><u>  CASE_VI_GFX9PLUS(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP14" title='llvm::AMDGPU::TTMP14' data-ref="llvm::AMDGPU::TTMP14" data-ref-filename="llvm..AMDGPU..TTMP14">TTMP14</a>) \</u></td></tr>
<tr><th id="1306">1306</th><td><u>  CASE_VI_GFX9PLUS(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP15" title='llvm::AMDGPU::TTMP15' data-ref="llvm::AMDGPU::TTMP15" data-ref-filename="llvm..AMDGPU..TTMP15">TTMP15</a>) \</u></td></tr>
<tr><th id="1307">1307</th><td><u>  CASE_VI_GFX9PLUS(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP0_TTMP1" title='llvm::AMDGPU::TTMP0_TTMP1' data-ref="llvm::AMDGPU::TTMP0_TTMP1" data-ref-filename="llvm..AMDGPU..TTMP0_TTMP1">TTMP0_TTMP1</a>) \</u></td></tr>
<tr><th id="1308">1308</th><td><u>  CASE_VI_GFX9PLUS(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP2_TTMP3" title='llvm::AMDGPU::TTMP2_TTMP3' data-ref="llvm::AMDGPU::TTMP2_TTMP3" data-ref-filename="llvm..AMDGPU..TTMP2_TTMP3">TTMP2_TTMP3</a>) \</u></td></tr>
<tr><th id="1309">1309</th><td><u>  CASE_VI_GFX9PLUS(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP4_TTMP5" title='llvm::AMDGPU::TTMP4_TTMP5' data-ref="llvm::AMDGPU::TTMP4_TTMP5" data-ref-filename="llvm..AMDGPU..TTMP4_TTMP5">TTMP4_TTMP5</a>) \</u></td></tr>
<tr><th id="1310">1310</th><td><u>  CASE_VI_GFX9PLUS(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP6_TTMP7" title='llvm::AMDGPU::TTMP6_TTMP7' data-ref="llvm::AMDGPU::TTMP6_TTMP7" data-ref-filename="llvm..AMDGPU..TTMP6_TTMP7">TTMP6_TTMP7</a>) \</u></td></tr>
<tr><th id="1311">1311</th><td><u>  CASE_VI_GFX9PLUS(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP8_TTMP9" title='llvm::AMDGPU::TTMP8_TTMP9' data-ref="llvm::AMDGPU::TTMP8_TTMP9" data-ref-filename="llvm..AMDGPU..TTMP8_TTMP9">TTMP8_TTMP9</a>) \</u></td></tr>
<tr><th id="1312">1312</th><td><u>  CASE_VI_GFX9PLUS(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP10_TTMP11" title='llvm::AMDGPU::TTMP10_TTMP11' data-ref="llvm::AMDGPU::TTMP10_TTMP11" data-ref-filename="llvm..AMDGPU..TTMP10_TTMP11">TTMP10_TTMP11</a>) \</u></td></tr>
<tr><th id="1313">1313</th><td><u>  CASE_VI_GFX9PLUS(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP12_TTMP13" title='llvm::AMDGPU::TTMP12_TTMP13' data-ref="llvm::AMDGPU::TTMP12_TTMP13" data-ref-filename="llvm..AMDGPU..TTMP12_TTMP13">TTMP12_TTMP13</a>) \</u></td></tr>
<tr><th id="1314">1314</th><td><u>  CASE_VI_GFX9PLUS(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP14_TTMP15" title='llvm::AMDGPU::TTMP14_TTMP15' data-ref="llvm::AMDGPU::TTMP14_TTMP15" data-ref-filename="llvm..AMDGPU..TTMP14_TTMP15">TTMP14_TTMP15</a>) \</u></td></tr>
<tr><th id="1315">1315</th><td><u>  CASE_VI_GFX9PLUS(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP0_TTMP1_TTMP2_TTMP3" title='llvm::AMDGPU::TTMP0_TTMP1_TTMP2_TTMP3' data-ref="llvm::AMDGPU::TTMP0_TTMP1_TTMP2_TTMP3" data-ref-filename="llvm..AMDGPU..TTMP0_TTMP1_TTMP2_TTMP3">TTMP0_TTMP1_TTMP2_TTMP3</a>) \</u></td></tr>
<tr><th id="1316">1316</th><td><u>  CASE_VI_GFX9PLUS(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP4_TTMP5_TTMP6_TTMP7" title='llvm::AMDGPU::TTMP4_TTMP5_TTMP6_TTMP7' data-ref="llvm::AMDGPU::TTMP4_TTMP5_TTMP6_TTMP7" data-ref-filename="llvm..AMDGPU..TTMP4_TTMP5_TTMP6_TTMP7">TTMP4_TTMP5_TTMP6_TTMP7</a>) \</u></td></tr>
<tr><th id="1317">1317</th><td><u>  CASE_VI_GFX9PLUS(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP8_TTMP9_TTMP10_TTMP11" title='llvm::AMDGPU::TTMP8_TTMP9_TTMP10_TTMP11' data-ref="llvm::AMDGPU::TTMP8_TTMP9_TTMP10_TTMP11" data-ref-filename="llvm..AMDGPU..TTMP8_TTMP9_TTMP10_TTMP11">TTMP8_TTMP9_TTMP10_TTMP11</a>) \</u></td></tr>
<tr><th id="1318">1318</th><td><u>  CASE_VI_GFX9PLUS(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP12_TTMP13_TTMP14_TTMP15" title='llvm::AMDGPU::TTMP12_TTMP13_TTMP14_TTMP15' data-ref="llvm::AMDGPU::TTMP12_TTMP13_TTMP14_TTMP15" data-ref-filename="llvm..AMDGPU..TTMP12_TTMP13_TTMP14_TTMP15">TTMP12_TTMP13_TTMP14_TTMP15</a>) \</u></td></tr>
<tr><th id="1319">1319</th><td><u>  CASE_VI_GFX9PLUS(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7" title='llvm::AMDGPU::TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7' data-ref="llvm::AMDGPU::TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7" data-ref-filename="llvm..AMDGPU..TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7">TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7</a>) \</u></td></tr>
<tr><th id="1320">1320</th><td><u>  CASE_VI_GFX9PLUS(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11" title='llvm::AMDGPU::TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11' data-ref="llvm::AMDGPU::TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11" data-ref-filename="llvm..AMDGPU..TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11">TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11</a>) \</u></td></tr>
<tr><th id="1321">1321</th><td><u>  CASE_VI_GFX9PLUS(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15" title='llvm::AMDGPU::TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15' data-ref="llvm::AMDGPU::TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15" data-ref-filename="llvm..AMDGPU..TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15">TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15</a>) \</u></td></tr>
<tr><th id="1322">1322</th><td><u>  CASE_VI_GFX9PLUS(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15" title='llvm::AMDGPU::TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15' data-ref="llvm::AMDGPU::TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15" data-ref-filename="llvm..AMDGPU..TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15">TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15</a>) \</u></td></tr>
<tr><th id="1323">1323</th><td><u>  }</u></td></tr>
<tr><th id="1324">1324</th><td></td></tr>
<tr><th id="1325">1325</th><td><u>#define <dfn class="macro" id="_M/CASE_CI_VI" data-ref="_M/CASE_CI_VI">CASE_CI_VI</dfn>(node) \</u></td></tr>
<tr><th id="1326">1326</th><td><u>  assert(!isSI(STI)); \</u></td></tr>
<tr><th id="1327">1327</th><td><u>  case node: return <a class="ref fn" href="#_ZN4llvm6AMDGPU4isCIERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isCI' data-ref="_ZN4llvm6AMDGPU4isCIERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU4isCIERKNS_15MCSubtargetInfoE">isCI</a>(<a class="local col4 ref" href="#324STI" title='STI' data-ref="324STI" data-ref-filename="324STI">STI</a>) ? node##_ci : node##_vi;</u></td></tr>
<tr><th id="1328">1328</th><td></td></tr>
<tr><th id="1329">1329</th><td><u>#define <dfn class="macro" id="_M/CASE_VI_GFX9PLUS" data-ref="_M/CASE_VI_GFX9PLUS">CASE_VI_GFX9PLUS</dfn>(node) \</u></td></tr>
<tr><th id="1330">1330</th><td><u>  case node: return <a class="ref fn" href="#_ZN4llvm6AMDGPU10isGFX9PlusERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX9Plus' data-ref="_ZN4llvm6AMDGPU10isGFX9PlusERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU10isGFX9PlusERKNS_15MCSubtargetInfoE">isGFX9Plus</a>(<a class="local col4 ref" href="#324STI" title='STI' data-ref="324STI" data-ref-filename="324STI">STI</a>) ? node##_gfx9plus : node##_vi;</u></td></tr>
<tr><th id="1331">1331</th><td></td></tr>
<tr><th id="1332">1332</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU8getMCRegEjRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::getMCReg' data-ref="_ZN4llvm6AMDGPU8getMCRegEjRKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU8getMCRegEjRKNS_15MCSubtargetInfoE">getMCReg</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="323Reg" title='Reg' data-type='unsigned int' data-ref="323Reg" data-ref-filename="323Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="324STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="324STI" data-ref-filename="324STI">STI</dfn>) {</td></tr>
<tr><th id="1333">1333</th><td>  <b>if</b> (<a class="local col4 ref" href="#324STI" title='STI' data-ref="324STI" data-ref-filename="324STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv" title='llvm::MCSubtargetInfo::getTargetTriple' data-ref="_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv">getTargetTriple</a>().<a class="ref fn" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple7getArchEv" title='llvm::Triple::getArch' data-ref="_ZNK4llvm6Triple7getArchEv" data-ref-filename="_ZNK4llvm6Triple7getArchEv">getArch</a>() == <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple" data-ref-filename="llvm..Triple">Triple</a>::<a class="enum" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple::r600" title='llvm::Triple::r600' data-ref="llvm::Triple::r600" data-ref-filename="llvm..Triple..r600">r600</a>)</td></tr>
<tr><th id="1334">1334</th><td>    <b>return</b> <a class="local col3 ref" href="#323Reg" title='Reg' data-ref="323Reg" data-ref-filename="323Reg">Reg</a>;</td></tr>
<tr><th id="1335">1335</th><td>  <a class="macro" href="#1284" title="using namespace AMDGPU; switch(Reg) { default: return Reg; (static_cast&lt;void&gt; (0)); case FLAT_SCR: return isCI(STI) ? FLAT_SCR_ci : FLAT_SCR_vi; (static_cast&lt;void&gt; (0)); case FLAT_SCR_LO: return isCI(STI) ? FLAT_SCR_LO_ci : FLAT_SCR_LO_vi; (static_cast&lt;void&gt; (0)); case FLAT_SCR_HI: return isCI(STI) ? FLAT_SCR_HI_ci : FLAT_SCR_HI_vi; case TTMP0: return isGFX9Plus(STI) ? TTMP0_gfx9plus : TTMP0_vi; case TTMP1: return isGFX9Plus(STI) ? TTMP1_gfx9plus : TTMP1_vi; case TTMP2: return isGFX9Plus(STI) ? TTMP2_gfx9plus : TTMP2_vi; case TTMP3: return isGFX9Plus(STI) ? TTMP3_gfx9plus : TTMP3_vi; case TTMP4: return isGFX9Plus(STI) ? TTMP4_gfx9plus : TTMP4_vi; case TTMP5: return isGFX9Plus(STI) ? TTMP5_gfx9plus : TTMP5_vi; case TTMP6: return isGFX9Plus(STI) ? TTMP6_gfx9plus : TTMP6_vi; case TTMP7: return isGFX9Plus(STI) ? TTMP7_gfx9plus : TTMP7_vi; case TTMP8: return isGFX9Plus(STI) ? TTMP8_gfx9plus : TTMP8_vi; case TTMP9: return isGFX9Plus(STI) ? TTMP9_gfx9plus : TTMP9_vi; case TTMP10: return isGFX9Plus(STI) ? TTMP10_gfx9plus : TTMP10_vi; case TTMP11: return isGFX9Plus(STI) ? TTMP11_gfx9plus : TTMP11_vi; case TTMP12: return isGFX9Plus(STI) ? TTMP12_gfx9plus : TTMP12_vi; case TTMP13: return isGFX9Plus(STI) ? TTMP13_gfx9plus : TTMP13_vi; case TTMP14: return isGFX9Plus(STI) ? TTMP14_gfx9plus : TTMP14_vi; case TTMP15: return isGFX9Plus(STI) ? TTMP15_gfx9plus : TTMP15_vi; case TTMP0_TTMP1: return isGFX9Plus(STI) ? TTMP0_TTMP1_gfx9plus : TTMP0_TTMP1_vi; case TTMP2_TTMP3: return isGFX9Plus(STI) ? TTMP2_TTMP3_gfx9plus : TTMP2_TTMP3_vi; case TTMP4_TTMP5: return isGFX9Plus(STI) ? TTMP4_TTMP5_gfx9plus : TTMP4_TTMP5_vi; case TTMP6_TTMP7: return isGFX9Plus(STI) ? TTMP6_TTMP7_gfx9plus : TTMP6_TTMP7_vi; case TTMP8_TTMP9: return isGFX9Plus(STI) ? TTMP8_TTMP9_gfx9plus : TTMP8_TTMP9_vi; case TTMP10_TTMP11: return isGFX9Plus(STI) ? TTMP10_TTMP11_gfx9plus : TTMP10_TTMP11_vi; case TTMP12_TTMP13: return isGFX9Plus(STI) ? TTMP12_TTMP13_gfx9plus : TTMP12_TTMP13_vi; case TTMP14_TTMP15: return isGFX9Plus(STI) ? TTMP14_TTMP15_gfx9plus : TTMP14_TTMP15_vi; case TTMP0_TTMP1_TTMP2_TTMP3: return isGFX9Plus(STI) ? TTMP0_TTMP1_TTMP2_TTMP3_gfx9plus : TTMP0_TTMP1_TTMP2_TTMP3_vi; case TTMP4_TTMP5_TTMP6_TTMP7: return isGFX9Plus(STI) ? TTMP4_TTMP5_TTMP6_TTMP7_gfx9plus : TTMP4_TTMP5_TTMP6_TTMP7_vi; case TTMP8_TTMP9_TTMP10_TTMP11: return isGFX9Plus(STI) ? TTMP8_TTMP9_TTMP10_TTMP11_gfx9plus : TTMP8_TTMP9_TTMP10_TTMP11_vi; case TTMP12_TTMP13_TTMP14_TTMP15: return isGFX9Plus(STI) ? TTMP12_TTMP13_TTMP14_TTMP15_gfx9plus : TTMP12_TTMP13_TTMP14_TTMP15_vi; case TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7: return isGFX9Plus(STI) ? TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7_gfx9plus : TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7_vi; case TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11: return isGFX9Plus(STI) ? TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11_gfx9plus : TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11_vi; case TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15: return isGFX9Plus(STI) ? TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15_gfx9plus : TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15_vi; case TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15: return isGFX9Plus(STI) ? TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15_gfx9plus : TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15_vi; }" data-ref="_M/MAP_REG2REG">MAP_REG2REG</a></td></tr>
<tr><th id="1336">1336</th><td>}</td></tr>
<tr><th id="1337">1337</th><td></td></tr>
<tr><th id="1338">1338</th><td><u>#undef <a class="macro" href="#1325" data-ref="_M/CASE_CI_VI">CASE_CI_VI</a></u></td></tr>
<tr><th id="1339">1339</th><td><u>#undef <a class="macro" href="#1329" data-ref="_M/CASE_VI_GFX9PLUS">CASE_VI_GFX9PLUS</a></u></td></tr>
<tr><th id="1340">1340</th><td></td></tr>
<tr><th id="1341">1341</th><td><u>#define <dfn class="macro" id="_M/CASE_CI_VI" data-ref="_M/CASE_CI_VI">CASE_CI_VI</dfn>(node)   case node##_ci: case node##_vi:   return node;</u></td></tr>
<tr><th id="1342">1342</th><td><u>#define <dfn class="macro" id="_M/CASE_VI_GFX9PLUS" data-ref="_M/CASE_VI_GFX9PLUS">CASE_VI_GFX9PLUS</dfn>(node) case node##_vi: case node##_gfx9plus: return node;</u></td></tr>
<tr><th id="1343">1343</th><td></td></tr>
<tr><th id="1344">1344</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU12mc2PseudoRegEj" title='llvm::AMDGPU::mc2PseudoReg' data-ref="_ZN4llvm6AMDGPU12mc2PseudoRegEj" data-ref-filename="_ZN4llvm6AMDGPU12mc2PseudoRegEj">mc2PseudoReg</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="325Reg" title='Reg' data-type='unsigned int' data-ref="325Reg" data-ref-filename="325Reg">Reg</dfn>) {</td></tr>
<tr><th id="1345">1345</th><td>  <a class="macro" href="#1284" title="using namespace AMDGPU; switch(Reg) { default: return Reg; case FLAT_SCR_ci: case FLAT_SCR_vi: return FLAT_SCR; case FLAT_SCR_LO_ci: case FLAT_SCR_LO_vi: return FLAT_SCR_LO; case FLAT_SCR_HI_ci: case FLAT_SCR_HI_vi: return FLAT_SCR_HI; case TTMP0_vi: case TTMP0_gfx9plus: return TTMP0; case TTMP1_vi: case TTMP1_gfx9plus: return TTMP1; case TTMP2_vi: case TTMP2_gfx9plus: return TTMP2; case TTMP3_vi: case TTMP3_gfx9plus: return TTMP3; case TTMP4_vi: case TTMP4_gfx9plus: return TTMP4; case TTMP5_vi: case TTMP5_gfx9plus: return TTMP5; case TTMP6_vi: case TTMP6_gfx9plus: return TTMP6; case TTMP7_vi: case TTMP7_gfx9plus: return TTMP7; case TTMP8_vi: case TTMP8_gfx9plus: return TTMP8; case TTMP9_vi: case TTMP9_gfx9plus: return TTMP9; case TTMP10_vi: case TTMP10_gfx9plus: return TTMP10; case TTMP11_vi: case TTMP11_gfx9plus: return TTMP11; case TTMP12_vi: case TTMP12_gfx9plus: return TTMP12; case TTMP13_vi: case TTMP13_gfx9plus: return TTMP13; case TTMP14_vi: case TTMP14_gfx9plus: return TTMP14; case TTMP15_vi: case TTMP15_gfx9plus: return TTMP15; case TTMP0_TTMP1_vi: case TTMP0_TTMP1_gfx9plus: return TTMP0_TTMP1; case TTMP2_TTMP3_vi: case TTMP2_TTMP3_gfx9plus: return TTMP2_TTMP3; case TTMP4_TTMP5_vi: case TTMP4_TTMP5_gfx9plus: return TTMP4_TTMP5; case TTMP6_TTMP7_vi: case TTMP6_TTMP7_gfx9plus: return TTMP6_TTMP7; case TTMP8_TTMP9_vi: case TTMP8_TTMP9_gfx9plus: return TTMP8_TTMP9; case TTMP10_TTMP11_vi: case TTMP10_TTMP11_gfx9plus: return TTMP10_TTMP11; case TTMP12_TTMP13_vi: case TTMP12_TTMP13_gfx9plus: return TTMP12_TTMP13; case TTMP14_TTMP15_vi: case TTMP14_TTMP15_gfx9plus: return TTMP14_TTMP15; case TTMP0_TTMP1_TTMP2_TTMP3_vi: case TTMP0_TTMP1_TTMP2_TTMP3_gfx9plus: return TTMP0_TTMP1_TTMP2_TTMP3; case TTMP4_TTMP5_TTMP6_TTMP7_vi: case TTMP4_TTMP5_TTMP6_TTMP7_gfx9plus: return TTMP4_TTMP5_TTMP6_TTMP7; case TTMP8_TTMP9_TTMP10_TTMP11_vi: case TTMP8_TTMP9_TTMP10_TTMP11_gfx9plus: return TTMP8_TTMP9_TTMP10_TTMP11; case TTMP12_TTMP13_TTMP14_TTMP15_vi: case TTMP12_TTMP13_TTMP14_TTMP15_gfx9plus: return TTMP12_TTMP13_TTMP14_TTMP15; case TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7_vi: case TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7_gfx9plus: return TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7; case TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11_vi: case TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11_gfx9plus: return TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11; case TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15_vi: case TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15_gfx9plus: return TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15; case TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15_vi: case TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15_gfx9plus: return TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15; }" data-ref="_M/MAP_REG2REG">MAP_REG2REG</a></td></tr>
<tr><th id="1346">1346</th><td>}</td></tr>
<tr><th id="1347">1347</th><td></td></tr>
<tr><th id="1348">1348</th><td><u>#undef <a class="macro" href="#1341" data-ref="_M/CASE_CI_VI">CASE_CI_VI</a></u></td></tr>
<tr><th id="1349">1349</th><td><u>#undef <a class="macro" href="#1342" data-ref="_M/CASE_VI_GFX9PLUS">CASE_VI_GFX9PLUS</a></u></td></tr>
<tr><th id="1350">1350</th><td><u>#undef <a class="macro" href="#1284" data-ref="_M/MAP_REG2REG">MAP_REG2REG</a></u></td></tr>
<tr><th id="1351">1351</th><td></td></tr>
<tr><th id="1352">1352</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU14isSISrcOperandERKNS_11MCInstrDescEj" title='llvm::AMDGPU::isSISrcOperand' data-ref="_ZN4llvm6AMDGPU14isSISrcOperandERKNS_11MCInstrDescEj" data-ref-filename="_ZN4llvm6AMDGPU14isSISrcOperandERKNS_11MCInstrDescEj">isSISrcOperand</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col6 decl" id="326Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="326Desc" data-ref-filename="326Desc">Desc</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="327OpNo" title='OpNo' data-type='unsigned int' data-ref="327OpNo" data-ref-filename="327OpNo">OpNo</dfn>) {</td></tr>
<tr><th id="1353">1353</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OpNo &lt; Desc.NumOperands);</td></tr>
<tr><th id="1354">1354</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="328OpType" title='OpType' data-type='unsigned int' data-ref="328OpType" data-ref-filename="328OpType">OpType</dfn> = <a class="local col6 ref" href="#326Desc" title='Desc' data-ref="326Desc" data-ref-filename="326Desc">Desc</a>.<a class="ref field" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col7 ref" href="#327OpNo" title='OpNo' data-ref="327OpNo" data-ref-filename="327OpNo">OpNo</a>].<a class="ref field" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType" data-ref-filename="llvm..MCOperandInfo..OperandType">OperandType</a>;</td></tr>
<tr><th id="1355">1355</th><td>  <b>return</b> <a class="local col8 ref" href="#328OpType" title='OpType' data-ref="328OpType" data-ref-filename="328OpType">OpType</a> &gt;= <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_SRC_FIRST" title='llvm::AMDGPU::OPERAND_SRC_FIRST' data-ref="llvm::AMDGPU::OPERAND_SRC_FIRST" data-ref-filename="llvm..AMDGPU..OPERAND_SRC_FIRST">OPERAND_SRC_FIRST</a> &amp;&amp;</td></tr>
<tr><th id="1356">1356</th><td>         <a class="local col8 ref" href="#328OpType" title='OpType' data-ref="328OpType" data-ref-filename="328OpType">OpType</a> &lt;= <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_SRC_LAST" title='llvm::AMDGPU::OPERAND_SRC_LAST' data-ref="llvm::AMDGPU::OPERAND_SRC_LAST" data-ref-filename="llvm..AMDGPU..OPERAND_SRC_LAST">OPERAND_SRC_LAST</a>;</td></tr>
<tr><th id="1357">1357</th><td>}</td></tr>
<tr><th id="1358">1358</th><td></td></tr>
<tr><th id="1359">1359</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU16isSISrcFPOperandERKNS_11MCInstrDescEj" title='llvm::AMDGPU::isSISrcFPOperand' data-ref="_ZN4llvm6AMDGPU16isSISrcFPOperandERKNS_11MCInstrDescEj" data-ref-filename="_ZN4llvm6AMDGPU16isSISrcFPOperandERKNS_11MCInstrDescEj">isSISrcFPOperand</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="329Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="329Desc" data-ref-filename="329Desc">Desc</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="330OpNo" title='OpNo' data-type='unsigned int' data-ref="330OpNo" data-ref-filename="330OpNo">OpNo</dfn>) {</td></tr>
<tr><th id="1360">1360</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OpNo &lt; Desc.NumOperands);</td></tr>
<tr><th id="1361">1361</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="331OpType" title='OpType' data-type='unsigned int' data-ref="331OpType" data-ref-filename="331OpType">OpType</dfn> = <a class="local col9 ref" href="#329Desc" title='Desc' data-ref="329Desc" data-ref-filename="329Desc">Desc</a>.<a class="ref field" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col0 ref" href="#330OpNo" title='OpNo' data-ref="330OpNo" data-ref-filename="330OpNo">OpNo</a>].<a class="ref field" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType" data-ref-filename="llvm..MCOperandInfo..OperandType">OperandType</a>;</td></tr>
<tr><th id="1362">1362</th><td>  <b>switch</b> (<a class="local col1 ref" href="#331OpType" title='OpType' data-ref="331OpType" data-ref-filename="331OpType">OpType</a>) {</td></tr>
<tr><th id="1363">1363</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_IMM_FP32" title='llvm::AMDGPU::OPERAND_REG_IMM_FP32' data-ref="llvm::AMDGPU::OPERAND_REG_IMM_FP32" data-ref-filename="llvm..AMDGPU..OPERAND_REG_IMM_FP32">OPERAND_REG_IMM_FP32</a>:</td></tr>
<tr><th id="1364">1364</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_IMM_FP64" title='llvm::AMDGPU::OPERAND_REG_IMM_FP64' data-ref="llvm::AMDGPU::OPERAND_REG_IMM_FP64" data-ref-filename="llvm..AMDGPU..OPERAND_REG_IMM_FP64">OPERAND_REG_IMM_FP64</a>:</td></tr>
<tr><th id="1365">1365</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_IMM_FP16" title='llvm::AMDGPU::OPERAND_REG_IMM_FP16' data-ref="llvm::AMDGPU::OPERAND_REG_IMM_FP16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_IMM_FP16">OPERAND_REG_IMM_FP16</a>:</td></tr>
<tr><th id="1366">1366</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_IMM_V2FP16" title='llvm::AMDGPU::OPERAND_REG_IMM_V2FP16' data-ref="llvm::AMDGPU::OPERAND_REG_IMM_V2FP16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_IMM_V2FP16">OPERAND_REG_IMM_V2FP16</a>:</td></tr>
<tr><th id="1367">1367</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_IMM_V2INT16" title='llvm::AMDGPU::OPERAND_REG_IMM_V2INT16' data-ref="llvm::AMDGPU::OPERAND_REG_IMM_V2INT16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_IMM_V2INT16">OPERAND_REG_IMM_V2INT16</a>:</td></tr>
<tr><th id="1368">1368</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_C_FP32" title='llvm::AMDGPU::OPERAND_REG_INLINE_C_FP32' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_C_FP32" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_C_FP32">OPERAND_REG_INLINE_C_FP32</a>:</td></tr>
<tr><th id="1369">1369</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_C_FP64" title='llvm::AMDGPU::OPERAND_REG_INLINE_C_FP64' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_C_FP64" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_C_FP64">OPERAND_REG_INLINE_C_FP64</a>:</td></tr>
<tr><th id="1370">1370</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_C_FP16" title='llvm::AMDGPU::OPERAND_REG_INLINE_C_FP16' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_C_FP16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_C_FP16">OPERAND_REG_INLINE_C_FP16</a>:</td></tr>
<tr><th id="1371">1371</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_C_V2FP16" title='llvm::AMDGPU::OPERAND_REG_INLINE_C_V2FP16' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_C_V2FP16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_C_V2FP16">OPERAND_REG_INLINE_C_V2FP16</a>:</td></tr>
<tr><th id="1372">1372</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_C_V2INT16" title='llvm::AMDGPU::OPERAND_REG_INLINE_C_V2INT16' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_C_V2INT16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_C_V2INT16">OPERAND_REG_INLINE_C_V2INT16</a>:</td></tr>
<tr><th id="1373">1373</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP32" title='llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP32' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP32" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_AC_FP32">OPERAND_REG_INLINE_AC_FP32</a>:</td></tr>
<tr><th id="1374">1374</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP16" title='llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP16' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_AC_FP16">OPERAND_REG_INLINE_AC_FP16</a>:</td></tr>
<tr><th id="1375">1375</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2FP16" title='llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2FP16' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2FP16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_AC_V2FP16">OPERAND_REG_INLINE_AC_V2FP16</a>:</td></tr>
<tr><th id="1376">1376</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2INT16" title='llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2INT16' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2INT16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_AC_V2INT16">OPERAND_REG_INLINE_AC_V2INT16</a>:</td></tr>
<tr><th id="1377">1377</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1378">1378</th><td>  <b>default</b>:</td></tr>
<tr><th id="1379">1379</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1380">1380</th><td>  }</td></tr>
<tr><th id="1381">1381</th><td>}</td></tr>
<tr><th id="1382">1382</th><td></td></tr>
<tr><th id="1383">1383</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU23isSISrcInlinableOperandERKNS_11MCInstrDescEj" title='llvm::AMDGPU::isSISrcInlinableOperand' data-ref="_ZN4llvm6AMDGPU23isSISrcInlinableOperandERKNS_11MCInstrDescEj" data-ref-filename="_ZN4llvm6AMDGPU23isSISrcInlinableOperandERKNS_11MCInstrDescEj">isSISrcInlinableOperand</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col2 decl" id="332Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="332Desc" data-ref-filename="332Desc">Desc</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="333OpNo" title='OpNo' data-type='unsigned int' data-ref="333OpNo" data-ref-filename="333OpNo">OpNo</dfn>) {</td></tr>
<tr><th id="1384">1384</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OpNo &lt; Desc.NumOperands);</td></tr>
<tr><th id="1385">1385</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="334OpType" title='OpType' data-type='unsigned int' data-ref="334OpType" data-ref-filename="334OpType">OpType</dfn> = <a class="local col2 ref" href="#332Desc" title='Desc' data-ref="332Desc" data-ref-filename="332Desc">Desc</a>.<a class="ref field" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col3 ref" href="#333OpNo" title='OpNo' data-ref="333OpNo" data-ref-filename="333OpNo">OpNo</a>].<a class="ref field" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType" data-ref-filename="llvm..MCOperandInfo..OperandType">OperandType</a>;</td></tr>
<tr><th id="1386">1386</th><td>  <b>return</b> <a class="local col4 ref" href="#334OpType" title='OpType' data-ref="334OpType" data-ref-filename="334OpType">OpType</a> &gt;= <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_C_FIRST" title='llvm::AMDGPU::OPERAND_REG_INLINE_C_FIRST' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_C_FIRST" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_C_FIRST">OPERAND_REG_INLINE_C_FIRST</a> &amp;&amp;</td></tr>
<tr><th id="1387">1387</th><td>         <a class="local col4 ref" href="#334OpType" title='OpType' data-ref="334OpType" data-ref-filename="334OpType">OpType</a> &lt;= <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_C_LAST" title='llvm::AMDGPU::OPERAND_REG_INLINE_C_LAST' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_C_LAST" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_C_LAST">OPERAND_REG_INLINE_C_LAST</a>;</td></tr>
<tr><th id="1388">1388</th><td>}</td></tr>
<tr><th id="1389">1389</th><td></td></tr>
<tr><th id="1390">1390</th><td><i>// Avoid using MCRegisterClass::getSize, since that function will go away</i></td></tr>
<tr><th id="1391">1391</th><td><i>// (move from MC* level to Target* level). Return size in bits.</i></td></tr>
<tr><th id="1392">1392</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU14getRegBitWidthEj" title='llvm::AMDGPU::getRegBitWidth' data-ref="_ZN4llvm6AMDGPU14getRegBitWidthEj" data-ref-filename="_ZN4llvm6AMDGPU14getRegBitWidthEj">getRegBitWidth</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="335RCID" title='RCID' data-type='unsigned int' data-ref="335RCID" data-ref-filename="335RCID">RCID</dfn>) {</td></tr>
<tr><th id="1393">1393</th><td>  <b>switch</b> (<a class="local col5 ref" href="#335RCID" title='RCID' data-ref="335RCID" data-ref-filename="335RCID">RCID</a>) {</td></tr>
<tr><th id="1394">1394</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_LO16RegClassID" title='llvm::AMDGPU::VGPR_LO16RegClassID' data-ref="llvm::AMDGPU::VGPR_LO16RegClassID" data-ref-filename="llvm..AMDGPU..VGPR_LO16RegClassID">VGPR_LO16RegClassID</a>:</td></tr>
<tr><th id="1395">1395</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_HI16RegClassID" title='llvm::AMDGPU::VGPR_HI16RegClassID' data-ref="llvm::AMDGPU::VGPR_HI16RegClassID" data-ref-filename="llvm..AMDGPU..VGPR_HI16RegClassID">VGPR_HI16RegClassID</a>:</td></tr>
<tr><th id="1396">1396</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_LO16RegClassID" title='llvm::AMDGPU::SGPR_LO16RegClassID' data-ref="llvm::AMDGPU::SGPR_LO16RegClassID" data-ref-filename="llvm..AMDGPU..SGPR_LO16RegClassID">SGPR_LO16RegClassID</a>:</td></tr>
<tr><th id="1397">1397</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AGPR_LO16RegClassID" title='llvm::AMDGPU::AGPR_LO16RegClassID' data-ref="llvm::AMDGPU::AGPR_LO16RegClassID" data-ref-filename="llvm..AMDGPU..AGPR_LO16RegClassID">AGPR_LO16RegClassID</a>:</td></tr>
<tr><th id="1398">1398</th><td>    <b>return</b> <var>16</var>;</td></tr>
<tr><th id="1399">1399</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_32RegClassID" title='llvm::AMDGPU::SGPR_32RegClassID' data-ref="llvm::AMDGPU::SGPR_32RegClassID" data-ref-filename="llvm..AMDGPU..SGPR_32RegClassID">SGPR_32RegClassID</a>:</td></tr>
<tr><th id="1400">1400</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClassID" title='llvm::AMDGPU::VGPR_32RegClassID' data-ref="llvm::AMDGPU::VGPR_32RegClassID" data-ref-filename="llvm..AMDGPU..VGPR_32RegClassID">VGPR_32RegClassID</a>:</td></tr>
<tr><th id="1401">1401</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VRegOrLds_32RegClassID" title='llvm::AMDGPU::VRegOrLds_32RegClassID' data-ref="llvm::AMDGPU::VRegOrLds_32RegClassID" data-ref-filename="llvm..AMDGPU..VRegOrLds_32RegClassID">VRegOrLds_32RegClassID</a>:</td></tr>
<tr><th id="1402">1402</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AGPR_32RegClassID" title='llvm::AMDGPU::AGPR_32RegClassID' data-ref="llvm::AMDGPU::AGPR_32RegClassID" data-ref-filename="llvm..AMDGPU..AGPR_32RegClassID">AGPR_32RegClassID</a>:</td></tr>
<tr><th id="1403">1403</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VS_32RegClassID" title='llvm::AMDGPU::VS_32RegClassID' data-ref="llvm::AMDGPU::VS_32RegClassID" data-ref-filename="llvm..AMDGPU..VS_32RegClassID">VS_32RegClassID</a>:</td></tr>
<tr><th id="1404">1404</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AV_32RegClassID" title='llvm::AMDGPU::AV_32RegClassID' data-ref="llvm::AMDGPU::AV_32RegClassID" data-ref-filename="llvm..AMDGPU..AV_32RegClassID">AV_32RegClassID</a>:</td></tr>
<tr><th id="1405">1405</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClassID" title='llvm::AMDGPU::SReg_32RegClassID' data-ref="llvm::AMDGPU::SReg_32RegClassID" data-ref-filename="llvm..AMDGPU..SReg_32RegClassID">SReg_32RegClassID</a>:</td></tr>
<tr><th id="1406">1406</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32_XM0RegClassID" title='llvm::AMDGPU::SReg_32_XM0RegClassID' data-ref="llvm::AMDGPU::SReg_32_XM0RegClassID" data-ref-filename="llvm..AMDGPU..SReg_32_XM0RegClassID">SReg_32_XM0RegClassID</a>:</td></tr>
<tr><th id="1407">1407</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SRegOrLds_32RegClassID" title='llvm::AMDGPU::SRegOrLds_32RegClassID' data-ref="llvm::AMDGPU::SRegOrLds_32RegClassID" data-ref-filename="llvm..AMDGPU..SRegOrLds_32RegClassID">SRegOrLds_32RegClassID</a>:</td></tr>
<tr><th id="1408">1408</th><td>    <b>return</b> <var>32</var>;</td></tr>
<tr><th id="1409">1409</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_64RegClassID" title='llvm::AMDGPU::SGPR_64RegClassID' data-ref="llvm::AMDGPU::SGPR_64RegClassID" data-ref-filename="llvm..AMDGPU..SGPR_64RegClassID">SGPR_64RegClassID</a>:</td></tr>
<tr><th id="1410">1410</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VS_64RegClassID" title='llvm::AMDGPU::VS_64RegClassID' data-ref="llvm::AMDGPU::VS_64RegClassID" data-ref-filename="llvm..AMDGPU..VS_64RegClassID">VS_64RegClassID</a>:</td></tr>
<tr><th id="1411">1411</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AV_64RegClassID" title='llvm::AMDGPU::AV_64RegClassID' data-ref="llvm::AMDGPU::AV_64RegClassID" data-ref-filename="llvm..AMDGPU..AV_64RegClassID">AV_64RegClassID</a>:</td></tr>
<tr><th id="1412">1412</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClassID" title='llvm::AMDGPU::SReg_64RegClassID' data-ref="llvm::AMDGPU::SReg_64RegClassID" data-ref-filename="llvm..AMDGPU..SReg_64RegClassID">SReg_64RegClassID</a>:</td></tr>
<tr><th id="1413">1413</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_64RegClassID" title='llvm::AMDGPU::VReg_64RegClassID' data-ref="llvm::AMDGPU::VReg_64RegClassID" data-ref-filename="llvm..AMDGPU..VReg_64RegClassID">VReg_64RegClassID</a>:</td></tr>
<tr><th id="1414">1414</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AReg_64RegClassID" title='llvm::AMDGPU::AReg_64RegClassID' data-ref="llvm::AMDGPU::AReg_64RegClassID" data-ref-filename="llvm..AMDGPU..AReg_64RegClassID">AReg_64RegClassID</a>:</td></tr>
<tr><th id="1415">1415</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64_XEXECRegClassID" title='llvm::AMDGPU::SReg_64_XEXECRegClassID' data-ref="llvm::AMDGPU::SReg_64_XEXECRegClassID" data-ref-filename="llvm..AMDGPU..SReg_64_XEXECRegClassID">SReg_64_XEXECRegClassID</a>:</td></tr>
<tr><th id="1416">1416</th><td>    <b>return</b> <var>64</var>;</td></tr>
<tr><th id="1417">1417</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_96RegClassID" title='llvm::AMDGPU::SGPR_96RegClassID' data-ref="llvm::AMDGPU::SGPR_96RegClassID" data-ref-filename="llvm..AMDGPU..SGPR_96RegClassID">SGPR_96RegClassID</a>:</td></tr>
<tr><th id="1418">1418</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_96RegClassID" title='llvm::AMDGPU::SReg_96RegClassID' data-ref="llvm::AMDGPU::SReg_96RegClassID" data-ref-filename="llvm..AMDGPU..SReg_96RegClassID">SReg_96RegClassID</a>:</td></tr>
<tr><th id="1419">1419</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_96RegClassID" title='llvm::AMDGPU::VReg_96RegClassID' data-ref="llvm::AMDGPU::VReg_96RegClassID" data-ref-filename="llvm..AMDGPU..VReg_96RegClassID">VReg_96RegClassID</a>:</td></tr>
<tr><th id="1420">1420</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AReg_96RegClassID" title='llvm::AMDGPU::AReg_96RegClassID' data-ref="llvm::AMDGPU::AReg_96RegClassID" data-ref-filename="llvm..AMDGPU..AReg_96RegClassID">AReg_96RegClassID</a>:</td></tr>
<tr><th id="1421">1421</th><td>    <b>return</b> <var>96</var>;</td></tr>
<tr><th id="1422">1422</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_128RegClassID" title='llvm::AMDGPU::SGPR_128RegClassID' data-ref="llvm::AMDGPU::SGPR_128RegClassID" data-ref-filename="llvm..AMDGPU..SGPR_128RegClassID">SGPR_128RegClassID</a>:</td></tr>
<tr><th id="1423">1423</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_128RegClassID" title='llvm::AMDGPU::SReg_128RegClassID' data-ref="llvm::AMDGPU::SReg_128RegClassID" data-ref-filename="llvm..AMDGPU..SReg_128RegClassID">SReg_128RegClassID</a>:</td></tr>
<tr><th id="1424">1424</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_128RegClassID" title='llvm::AMDGPU::VReg_128RegClassID' data-ref="llvm::AMDGPU::VReg_128RegClassID" data-ref-filename="llvm..AMDGPU..VReg_128RegClassID">VReg_128RegClassID</a>:</td></tr>
<tr><th id="1425">1425</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AReg_128RegClassID" title='llvm::AMDGPU::AReg_128RegClassID' data-ref="llvm::AMDGPU::AReg_128RegClassID" data-ref-filename="llvm..AMDGPU..AReg_128RegClassID">AReg_128RegClassID</a>:</td></tr>
<tr><th id="1426">1426</th><td>    <b>return</b> <var>128</var>;</td></tr>
<tr><th id="1427">1427</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_160RegClassID" title='llvm::AMDGPU::SGPR_160RegClassID' data-ref="llvm::AMDGPU::SGPR_160RegClassID" data-ref-filename="llvm..AMDGPU..SGPR_160RegClassID">SGPR_160RegClassID</a>:</td></tr>
<tr><th id="1428">1428</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_160RegClassID" title='llvm::AMDGPU::SReg_160RegClassID' data-ref="llvm::AMDGPU::SReg_160RegClassID" data-ref-filename="llvm..AMDGPU..SReg_160RegClassID">SReg_160RegClassID</a>:</td></tr>
<tr><th id="1429">1429</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_160RegClassID" title='llvm::AMDGPU::VReg_160RegClassID' data-ref="llvm::AMDGPU::VReg_160RegClassID" data-ref-filename="llvm..AMDGPU..VReg_160RegClassID">VReg_160RegClassID</a>:</td></tr>
<tr><th id="1430">1430</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AReg_160RegClassID" title='llvm::AMDGPU::AReg_160RegClassID' data-ref="llvm::AMDGPU::AReg_160RegClassID" data-ref-filename="llvm..AMDGPU..AReg_160RegClassID">AReg_160RegClassID</a>:</td></tr>
<tr><th id="1431">1431</th><td>    <b>return</b> <var>160</var>;</td></tr>
<tr><th id="1432">1432</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_192RegClassID" title='llvm::AMDGPU::SGPR_192RegClassID' data-ref="llvm::AMDGPU::SGPR_192RegClassID" data-ref-filename="llvm..AMDGPU..SGPR_192RegClassID">SGPR_192RegClassID</a>:</td></tr>
<tr><th id="1433">1433</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_192RegClassID" title='llvm::AMDGPU::SReg_192RegClassID' data-ref="llvm::AMDGPU::SReg_192RegClassID" data-ref-filename="llvm..AMDGPU..SReg_192RegClassID">SReg_192RegClassID</a>:</td></tr>
<tr><th id="1434">1434</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_192RegClassID" title='llvm::AMDGPU::VReg_192RegClassID' data-ref="llvm::AMDGPU::VReg_192RegClassID" data-ref-filename="llvm..AMDGPU..VReg_192RegClassID">VReg_192RegClassID</a>:</td></tr>
<tr><th id="1435">1435</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AReg_192RegClassID" title='llvm::AMDGPU::AReg_192RegClassID' data-ref="llvm::AMDGPU::AReg_192RegClassID" data-ref-filename="llvm..AMDGPU..AReg_192RegClassID">AReg_192RegClassID</a>:</td></tr>
<tr><th id="1436">1436</th><td>    <b>return</b> <var>192</var>;</td></tr>
<tr><th id="1437">1437</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_256RegClassID" title='llvm::AMDGPU::SGPR_256RegClassID' data-ref="llvm::AMDGPU::SGPR_256RegClassID" data-ref-filename="llvm..AMDGPU..SGPR_256RegClassID">SGPR_256RegClassID</a>:</td></tr>
<tr><th id="1438">1438</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_256RegClassID" title='llvm::AMDGPU::SReg_256RegClassID' data-ref="llvm::AMDGPU::SReg_256RegClassID" data-ref-filename="llvm..AMDGPU..SReg_256RegClassID">SReg_256RegClassID</a>:</td></tr>
<tr><th id="1439">1439</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_256RegClassID" title='llvm::AMDGPU::VReg_256RegClassID' data-ref="llvm::AMDGPU::VReg_256RegClassID" data-ref-filename="llvm..AMDGPU..VReg_256RegClassID">VReg_256RegClassID</a>:</td></tr>
<tr><th id="1440">1440</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AReg_256RegClassID" title='llvm::AMDGPU::AReg_256RegClassID' data-ref="llvm::AMDGPU::AReg_256RegClassID" data-ref-filename="llvm..AMDGPU..AReg_256RegClassID">AReg_256RegClassID</a>:</td></tr>
<tr><th id="1441">1441</th><td>    <b>return</b> <var>256</var>;</td></tr>
<tr><th id="1442">1442</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_512RegClassID" title='llvm::AMDGPU::SGPR_512RegClassID' data-ref="llvm::AMDGPU::SGPR_512RegClassID" data-ref-filename="llvm..AMDGPU..SGPR_512RegClassID">SGPR_512RegClassID</a>:</td></tr>
<tr><th id="1443">1443</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_512RegClassID" title='llvm::AMDGPU::SReg_512RegClassID' data-ref="llvm::AMDGPU::SReg_512RegClassID" data-ref-filename="llvm..AMDGPU..SReg_512RegClassID">SReg_512RegClassID</a>:</td></tr>
<tr><th id="1444">1444</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_512RegClassID" title='llvm::AMDGPU::VReg_512RegClassID' data-ref="llvm::AMDGPU::VReg_512RegClassID" data-ref-filename="llvm..AMDGPU..VReg_512RegClassID">VReg_512RegClassID</a>:</td></tr>
<tr><th id="1445">1445</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AReg_512RegClassID" title='llvm::AMDGPU::AReg_512RegClassID' data-ref="llvm::AMDGPU::AReg_512RegClassID" data-ref-filename="llvm..AMDGPU..AReg_512RegClassID">AReg_512RegClassID</a>:</td></tr>
<tr><th id="1446">1446</th><td>    <b>return</b> <var>512</var>;</td></tr>
<tr><th id="1447">1447</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_1024RegClassID" title='llvm::AMDGPU::SGPR_1024RegClassID' data-ref="llvm::AMDGPU::SGPR_1024RegClassID" data-ref-filename="llvm..AMDGPU..SGPR_1024RegClassID">SGPR_1024RegClassID</a>:</td></tr>
<tr><th id="1448">1448</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_1024RegClassID" title='llvm::AMDGPU::SReg_1024RegClassID' data-ref="llvm::AMDGPU::SReg_1024RegClassID" data-ref-filename="llvm..AMDGPU..SReg_1024RegClassID">SReg_1024RegClassID</a>:</td></tr>
<tr><th id="1449">1449</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_1024RegClassID" title='llvm::AMDGPU::VReg_1024RegClassID' data-ref="llvm::AMDGPU::VReg_1024RegClassID" data-ref-filename="llvm..AMDGPU..VReg_1024RegClassID">VReg_1024RegClassID</a>:</td></tr>
<tr><th id="1450">1450</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AReg_1024RegClassID" title='llvm::AMDGPU::AReg_1024RegClassID' data-ref="llvm::AMDGPU::AReg_1024RegClassID" data-ref-filename="llvm..AMDGPU..AReg_1024RegClassID">AReg_1024RegClassID</a>:</td></tr>
<tr><th id="1451">1451</th><td>    <b>return</b> <var>1024</var>;</td></tr>
<tr><th id="1452">1452</th><td>  <b>default</b>:</td></tr>
<tr><th id="1453">1453</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected register class"</q>);</td></tr>
<tr><th id="1454">1454</th><td>  }</td></tr>
<tr><th id="1455">1455</th><td>}</td></tr>
<tr><th id="1456">1456</th><td></td></tr>
<tr><th id="1457">1457</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU14getRegBitWidthERKNS_15MCRegisterClassE" title='llvm::AMDGPU::getRegBitWidth' data-ref="_ZN4llvm6AMDGPU14getRegBitWidthERKNS_15MCRegisterClassE" data-ref-filename="_ZN4llvm6AMDGPU14getRegBitWidthERKNS_15MCRegisterClassE">getRegBitWidth</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterClass" title='llvm::MCRegisterClass' data-ref="llvm::MCRegisterClass" data-ref-filename="llvm..MCRegisterClass">MCRegisterClass</a> &amp;<dfn class="local col6 decl" id="336RC" title='RC' data-type='const llvm::MCRegisterClass &amp;' data-ref="336RC" data-ref-filename="336RC">RC</dfn>) {</td></tr>
<tr><th id="1458">1458</th><td>  <b>return</b> <a class="ref fn" href="#_ZN4llvm6AMDGPU14getRegBitWidthEj" title='llvm::AMDGPU::getRegBitWidth' data-ref="_ZN4llvm6AMDGPU14getRegBitWidthEj" data-ref-filename="_ZN4llvm6AMDGPU14getRegBitWidthEj">getRegBitWidth</a>(<a class="local col6 ref" href="#336RC" title='RC' data-ref="336RC" data-ref-filename="336RC">RC</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass5getIDEv" title='llvm::MCRegisterClass::getID' data-ref="_ZNK4llvm15MCRegisterClass5getIDEv" data-ref-filename="_ZNK4llvm15MCRegisterClass5getIDEv">getID</a>());</td></tr>
<tr><th id="1459">1459</th><td>}</td></tr>
<tr><th id="1460">1460</th><td></td></tr>
<tr><th id="1461">1461</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU17getRegOperandSizeEPKNS_14MCRegisterInfoERKNS_11MCInstrDescEj" title='llvm::AMDGPU::getRegOperandSize' data-ref="_ZN4llvm6AMDGPU17getRegOperandSizeEPKNS_14MCRegisterInfoERKNS_11MCInstrDescEj" data-ref-filename="_ZN4llvm6AMDGPU17getRegOperandSizeEPKNS_14MCRegisterInfoERKNS_11MCInstrDescEj">getRegOperandSize</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo" data-ref-filename="llvm..MCRegisterInfo">MCRegisterInfo</a> *<dfn class="local col7 decl" id="337MRI" title='MRI' data-type='const llvm::MCRegisterInfo *' data-ref="337MRI" data-ref-filename="337MRI">MRI</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="338Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="338Desc" data-ref-filename="338Desc">Desc</dfn>,</td></tr>
<tr><th id="1462">1462</th><td>                           <em>unsigned</em> <dfn class="local col9 decl" id="339OpNo" title='OpNo' data-type='unsigned int' data-ref="339OpNo" data-ref-filename="339OpNo">OpNo</dfn>) {</td></tr>
<tr><th id="1463">1463</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OpNo &lt; Desc.NumOperands);</td></tr>
<tr><th id="1464">1464</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="340RCID" title='RCID' data-type='unsigned int' data-ref="340RCID" data-ref-filename="340RCID">RCID</dfn> = <a class="local col8 ref" href="#338Desc" title='Desc' data-ref="338Desc" data-ref-filename="338Desc">Desc</a>.<a class="ref field" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col9 ref" href="#339OpNo" title='OpNo' data-ref="339OpNo" data-ref-filename="339OpNo">OpNo</a>].<a class="ref field" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass" data-ref-filename="llvm..MCOperandInfo..RegClass">RegClass</a>;</td></tr>
<tr><th id="1465">1465</th><td>  <b>return</b> <a class="ref fn" href="#_ZN4llvm6AMDGPU14getRegBitWidthERKNS_15MCRegisterClassE" title='llvm::AMDGPU::getRegBitWidth' data-ref="_ZN4llvm6AMDGPU14getRegBitWidthERKNS_15MCRegisterClassE" data-ref-filename="_ZN4llvm6AMDGPU14getRegBitWidthERKNS_15MCRegisterClassE">getRegBitWidth</a>(<a class="local col7 ref" href="#337MRI" title='MRI' data-ref="337MRI" data-ref-filename="337MRI">MRI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col0 ref" href="#340RCID" title='RCID' data-ref="340RCID" data-ref-filename="340RCID">RCID</a>)) / <var>8</var>;</td></tr>
<tr><th id="1466">1466</th><td>}</td></tr>
<tr><th id="1467">1467</th><td></td></tr>
<tr><th id="1468">1468</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU20isInlinableLiteral64Elb" title='llvm::AMDGPU::isInlinableLiteral64' data-ref="_ZN4llvm6AMDGPU20isInlinableLiteral64Elb" data-ref-filename="_ZN4llvm6AMDGPU20isInlinableLiteral64Elb">isInlinableLiteral64</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col1 decl" id="341Literal" title='Literal' data-type='int64_t' data-ref="341Literal" data-ref-filename="341Literal">Literal</dfn>, <em>bool</em> <dfn class="local col2 decl" id="342HasInv2Pi" title='HasInv2Pi' data-type='bool' data-ref="342HasInv2Pi" data-ref-filename="342HasInv2Pi">HasInv2Pi</dfn>) {</td></tr>
<tr><th id="1469">1469</th><td>  <b>if</b> (<a class="ref fn" href="AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU21isInlinableIntLiteralEl" title='llvm::AMDGPU::isInlinableIntLiteral' data-ref="_ZN4llvm6AMDGPU21isInlinableIntLiteralEl" data-ref-filename="_ZN4llvm6AMDGPU21isInlinableIntLiteralEl">isInlinableIntLiteral</a>(<a class="local col1 ref" href="#341Literal" title='Literal' data-ref="341Literal" data-ref-filename="341Literal">Literal</a>))</td></tr>
<tr><th id="1470">1470</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1471">1471</th><td></td></tr>
<tr><th id="1472">1472</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="343Val" title='Val' data-type='uint64_t' data-ref="343Val" data-ref-filename="343Val">Val</dfn> = <b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>&gt;(<a class="local col1 ref" href="#341Literal" title='Literal' data-ref="341Literal" data-ref-filename="341Literal">Literal</a>);</td></tr>
<tr><th id="1473">1473</th><td>  <b>return</b> (<a class="local col3 ref" href="#343Val" title='Val' data-ref="343Val" data-ref-filename="343Val">Val</a> == <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd" data-ref-filename="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(<var>0.0</var>)) ||</td></tr>
<tr><th id="1474">1474</th><td>         (<a class="local col3 ref" href="#343Val" title='Val' data-ref="343Val" data-ref-filename="343Val">Val</a> == <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd" data-ref-filename="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(<var>1.0</var>)) ||</td></tr>
<tr><th id="1475">1475</th><td>         (<a class="local col3 ref" href="#343Val" title='Val' data-ref="343Val" data-ref-filename="343Val">Val</a> == <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd" data-ref-filename="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(-<var>1.0</var>)) ||</td></tr>
<tr><th id="1476">1476</th><td>         (<a class="local col3 ref" href="#343Val" title='Val' data-ref="343Val" data-ref-filename="343Val">Val</a> == <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd" data-ref-filename="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(<var>0.5</var>)) ||</td></tr>
<tr><th id="1477">1477</th><td>         (<a class="local col3 ref" href="#343Val" title='Val' data-ref="343Val" data-ref-filename="343Val">Val</a> == <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd" data-ref-filename="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(-<var>0.5</var>)) ||</td></tr>
<tr><th id="1478">1478</th><td>         (<a class="local col3 ref" href="#343Val" title='Val' data-ref="343Val" data-ref-filename="343Val">Val</a> == <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd" data-ref-filename="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(<var>2.0</var>)) ||</td></tr>
<tr><th id="1479">1479</th><td>         (<a class="local col3 ref" href="#343Val" title='Val' data-ref="343Val" data-ref-filename="343Val">Val</a> == <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd" data-ref-filename="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(-<var>2.0</var>)) ||</td></tr>
<tr><th id="1480">1480</th><td>         (<a class="local col3 ref" href="#343Val" title='Val' data-ref="343Val" data-ref-filename="343Val">Val</a> == <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd" data-ref-filename="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(<var>4.0</var>)) ||</td></tr>
<tr><th id="1481">1481</th><td>         (<a class="local col3 ref" href="#343Val" title='Val' data-ref="343Val" data-ref-filename="343Val">Val</a> == <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd" data-ref-filename="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(-<var>4.0</var>)) ||</td></tr>
<tr><th id="1482">1482</th><td>         (<a class="local col3 ref" href="#343Val" title='Val' data-ref="343Val" data-ref-filename="343Val">Val</a> == <var>0x3fc45f306dc9c882</var> &amp;&amp; <a class="local col2 ref" href="#342HasInv2Pi" title='HasInv2Pi' data-ref="342HasInv2Pi" data-ref-filename="342HasInv2Pi">HasInv2Pi</a>);</td></tr>
<tr><th id="1483">1483</th><td>}</td></tr>
<tr><th id="1484">1484</th><td></td></tr>
<tr><th id="1485">1485</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU20isInlinableLiteral32Eib" title='llvm::AMDGPU::isInlinableLiteral32' data-ref="_ZN4llvm6AMDGPU20isInlinableLiteral32Eib" data-ref-filename="_ZN4llvm6AMDGPU20isInlinableLiteral32Eib">isInlinableLiteral32</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t" data-ref-filename="int32_t">int32_t</a> <dfn class="local col4 decl" id="344Literal" title='Literal' data-type='int32_t' data-ref="344Literal" data-ref-filename="344Literal">Literal</dfn>, <em>bool</em> <dfn class="local col5 decl" id="345HasInv2Pi" title='HasInv2Pi' data-type='bool' data-ref="345HasInv2Pi" data-ref-filename="345HasInv2Pi">HasInv2Pi</dfn>) {</td></tr>
<tr><th id="1486">1486</th><td>  <b>if</b> (<a class="ref fn" href="AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU21isInlinableIntLiteralEl" title='llvm::AMDGPU::isInlinableIntLiteral' data-ref="_ZN4llvm6AMDGPU21isInlinableIntLiteralEl" data-ref-filename="_ZN4llvm6AMDGPU21isInlinableIntLiteralEl">isInlinableIntLiteral</a>(<a class="local col4 ref" href="#344Literal" title='Literal' data-ref="344Literal" data-ref-filename="344Literal">Literal</a>))</td></tr>
<tr><th id="1487">1487</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1488">1488</th><td></td></tr>
<tr><th id="1489">1489</th><td>  <i>// The actual type of the operand does not seem to matter as long</i></td></tr>
<tr><th id="1490">1490</th><td><i>  // as the bits match one of the inline immediate values.  For example:</i></td></tr>
<tr><th id="1491">1491</th><td><i>  //</i></td></tr>
<tr><th id="1492">1492</th><td><i>  // -nan has the hexadecimal encoding of 0xfffffffe which is -2 in decimal,</i></td></tr>
<tr><th id="1493">1493</th><td><i>  // so it is a legal inline immediate.</i></td></tr>
<tr><th id="1494">1494</th><td><i>  //</i></td></tr>
<tr><th id="1495">1495</th><td><i>  // 1065353216 has the hexadecimal encoding 0x3f800000 which is 1.0f in</i></td></tr>
<tr><th id="1496">1496</th><td><i>  // floating-point, so it is a legal inline immediate.</i></td></tr>
<tr><th id="1497">1497</th><td></td></tr>
<tr><th id="1498">1498</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="346Val" title='Val' data-type='uint32_t' data-ref="346Val" data-ref-filename="346Val">Val</dfn> = <b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>&gt;(<a class="local col4 ref" href="#344Literal" title='Literal' data-ref="344Literal" data-ref-filename="344Literal">Literal</a>);</td></tr>
<tr><th id="1499">1499</th><td>  <b>return</b> (<a class="local col6 ref" href="#346Val" title='Val' data-ref="346Val" data-ref-filename="346Val">Val</a> == <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf" data-ref-filename="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(<var>0.0f</var>)) ||</td></tr>
<tr><th id="1500">1500</th><td>         (<a class="local col6 ref" href="#346Val" title='Val' data-ref="346Val" data-ref-filename="346Val">Val</a> == <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf" data-ref-filename="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(<var>1.0f</var>)) ||</td></tr>
<tr><th id="1501">1501</th><td>         (<a class="local col6 ref" href="#346Val" title='Val' data-ref="346Val" data-ref-filename="346Val">Val</a> == <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf" data-ref-filename="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(-<var>1.0f</var>)) ||</td></tr>
<tr><th id="1502">1502</th><td>         (<a class="local col6 ref" href="#346Val" title='Val' data-ref="346Val" data-ref-filename="346Val">Val</a> == <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf" data-ref-filename="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(<var>0.5f</var>)) ||</td></tr>
<tr><th id="1503">1503</th><td>         (<a class="local col6 ref" href="#346Val" title='Val' data-ref="346Val" data-ref-filename="346Val">Val</a> == <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf" data-ref-filename="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(-<var>0.5f</var>)) ||</td></tr>
<tr><th id="1504">1504</th><td>         (<a class="local col6 ref" href="#346Val" title='Val' data-ref="346Val" data-ref-filename="346Val">Val</a> == <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf" data-ref-filename="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(<var>2.0f</var>)) ||</td></tr>
<tr><th id="1505">1505</th><td>         (<a class="local col6 ref" href="#346Val" title='Val' data-ref="346Val" data-ref-filename="346Val">Val</a> == <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf" data-ref-filename="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(-<var>2.0f</var>)) ||</td></tr>
<tr><th id="1506">1506</th><td>         (<a class="local col6 ref" href="#346Val" title='Val' data-ref="346Val" data-ref-filename="346Val">Val</a> == <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf" data-ref-filename="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(<var>4.0f</var>)) ||</td></tr>
<tr><th id="1507">1507</th><td>         (<a class="local col6 ref" href="#346Val" title='Val' data-ref="346Val" data-ref-filename="346Val">Val</a> == <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf" data-ref-filename="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(-<var>4.0f</var>)) ||</td></tr>
<tr><th id="1508">1508</th><td>         (<a class="local col6 ref" href="#346Val" title='Val' data-ref="346Val" data-ref-filename="346Val">Val</a> == <var>0x3e22f983</var> &amp;&amp; <a class="local col5 ref" href="#345HasInv2Pi" title='HasInv2Pi' data-ref="345HasInv2Pi" data-ref-filename="345HasInv2Pi">HasInv2Pi</a>);</td></tr>
<tr><th id="1509">1509</th><td>}</td></tr>
<tr><th id="1510">1510</th><td></td></tr>
<tr><th id="1511">1511</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU20isInlinableLiteral16Esb" title='llvm::AMDGPU::isInlinableLiteral16' data-ref="_ZN4llvm6AMDGPU20isInlinableLiteral16Esb" data-ref-filename="_ZN4llvm6AMDGPU20isInlinableLiteral16Esb">isInlinableLiteral16</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a> <dfn class="local col7 decl" id="347Literal" title='Literal' data-type='int16_t' data-ref="347Literal" data-ref-filename="347Literal">Literal</dfn>, <em>bool</em> <dfn class="local col8 decl" id="348HasInv2Pi" title='HasInv2Pi' data-type='bool' data-ref="348HasInv2Pi" data-ref-filename="348HasInv2Pi">HasInv2Pi</dfn>) {</td></tr>
<tr><th id="1512">1512</th><td>  <b>if</b> (!<a class="local col8 ref" href="#348HasInv2Pi" title='HasInv2Pi' data-ref="348HasInv2Pi" data-ref-filename="348HasInv2Pi">HasInv2Pi</a>)</td></tr>
<tr><th id="1513">1513</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1514">1514</th><td></td></tr>
<tr><th id="1515">1515</th><td>  <b>if</b> (<a class="ref fn" href="AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU21isInlinableIntLiteralEl" title='llvm::AMDGPU::isInlinableIntLiteral' data-ref="_ZN4llvm6AMDGPU21isInlinableIntLiteralEl" data-ref-filename="_ZN4llvm6AMDGPU21isInlinableIntLiteralEl">isInlinableIntLiteral</a>(<a class="local col7 ref" href="#347Literal" title='Literal' data-ref="347Literal" data-ref-filename="347Literal">Literal</a>))</td></tr>
<tr><th id="1516">1516</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1517">1517</th><td></td></tr>
<tr><th id="1518">1518</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="349Val" title='Val' data-type='uint16_t' data-ref="349Val" data-ref-filename="349Val">Val</dfn> = <b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>&gt;(<a class="local col7 ref" href="#347Literal" title='Literal' data-ref="347Literal" data-ref-filename="347Literal">Literal</a>);</td></tr>
<tr><th id="1519">1519</th><td>  <b>return</b> <a class="local col9 ref" href="#349Val" title='Val' data-ref="349Val" data-ref-filename="349Val">Val</a> == <var>0x3C00</var> || <i>// 1.0</i></td></tr>
<tr><th id="1520">1520</th><td>         <a class="local col9 ref" href="#349Val" title='Val' data-ref="349Val" data-ref-filename="349Val">Val</a> == <var>0xBC00</var> || <i>// -1.0</i></td></tr>
<tr><th id="1521">1521</th><td>         <a class="local col9 ref" href="#349Val" title='Val' data-ref="349Val" data-ref-filename="349Val">Val</a> == <var>0x3800</var> || <i>// 0.5</i></td></tr>
<tr><th id="1522">1522</th><td>         <a class="local col9 ref" href="#349Val" title='Val' data-ref="349Val" data-ref-filename="349Val">Val</a> == <var>0xB800</var> || <i>// -0.5</i></td></tr>
<tr><th id="1523">1523</th><td>         <a class="local col9 ref" href="#349Val" title='Val' data-ref="349Val" data-ref-filename="349Val">Val</a> == <var>0x4000</var> || <i>// 2.0</i></td></tr>
<tr><th id="1524">1524</th><td>         <a class="local col9 ref" href="#349Val" title='Val' data-ref="349Val" data-ref-filename="349Val">Val</a> == <var>0xC000</var> || <i>// -2.0</i></td></tr>
<tr><th id="1525">1525</th><td>         <a class="local col9 ref" href="#349Val" title='Val' data-ref="349Val" data-ref-filename="349Val">Val</a> == <var>0x4400</var> || <i>// 4.0</i></td></tr>
<tr><th id="1526">1526</th><td>         <a class="local col9 ref" href="#349Val" title='Val' data-ref="349Val" data-ref-filename="349Val">Val</a> == <var>0xC400</var> || <i>// -4.0</i></td></tr>
<tr><th id="1527">1527</th><td>         <a class="local col9 ref" href="#349Val" title='Val' data-ref="349Val" data-ref-filename="349Val">Val</a> == <var>0x3118</var>;   <i>// 1/2pi</i></td></tr>
<tr><th id="1528">1528</th><td>}</td></tr>
<tr><th id="1529">1529</th><td></td></tr>
<tr><th id="1530">1530</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU22isInlinableLiteralV216Eib" title='llvm::AMDGPU::isInlinableLiteralV216' data-ref="_ZN4llvm6AMDGPU22isInlinableLiteralV216Eib" data-ref-filename="_ZN4llvm6AMDGPU22isInlinableLiteralV216Eib">isInlinableLiteralV216</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t" data-ref-filename="int32_t">int32_t</a> <dfn class="local col0 decl" id="350Literal" title='Literal' data-type='int32_t' data-ref="350Literal" data-ref-filename="350Literal">Literal</dfn>, <em>bool</em> <dfn class="local col1 decl" id="351HasInv2Pi" title='HasInv2Pi' data-type='bool' data-ref="351HasInv2Pi" data-ref-filename="351HasInv2Pi">HasInv2Pi</dfn>) {</td></tr>
<tr><th id="1531">1531</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(HasInv2Pi);</td></tr>
<tr><th id="1532">1532</th><td></td></tr>
<tr><th id="1533">1533</th><td>  <b>if</b> (<a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col0 ref" href="#350Literal" title='Literal' data-ref="350Literal" data-ref-filename="350Literal">Literal</a>) || <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>16</var>&gt;(<a class="local col0 ref" href="#350Literal" title='Literal' data-ref="350Literal" data-ref-filename="350Literal">Literal</a>)) {</td></tr>
<tr><th id="1534">1534</th><td>    <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a> <dfn class="local col2 decl" id="352Trunc" title='Trunc' data-type='int16_t' data-ref="352Trunc" data-ref-filename="352Trunc">Trunc</dfn> = <b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a>&gt;(<a class="local col0 ref" href="#350Literal" title='Literal' data-ref="350Literal" data-ref-filename="350Literal">Literal</a>);</td></tr>
<tr><th id="1535">1535</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref fn" href="#_ZN4llvm6AMDGPU20isInlinableLiteral16Esb" title='llvm::AMDGPU::isInlinableLiteral16' data-ref="_ZN4llvm6AMDGPU20isInlinableLiteral16Esb" data-ref-filename="_ZN4llvm6AMDGPU20isInlinableLiteral16Esb">isInlinableLiteral16</a>(<a class="local col2 ref" href="#352Trunc" title='Trunc' data-ref="352Trunc" data-ref-filename="352Trunc">Trunc</a>, <a class="local col1 ref" href="#351HasInv2Pi" title='HasInv2Pi' data-ref="351HasInv2Pi" data-ref-filename="351HasInv2Pi">HasInv2Pi</a>);</td></tr>
<tr><th id="1536">1536</th><td>  }</td></tr>
<tr><th id="1537">1537</th><td>  <b>if</b> (!(<a class="local col0 ref" href="#350Literal" title='Literal' data-ref="350Literal" data-ref-filename="350Literal">Literal</a> &amp; <var>0xffff</var>))</td></tr>
<tr><th id="1538">1538</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref fn" href="#_ZN4llvm6AMDGPU20isInlinableLiteral16Esb" title='llvm::AMDGPU::isInlinableLiteral16' data-ref="_ZN4llvm6AMDGPU20isInlinableLiteral16Esb" data-ref-filename="_ZN4llvm6AMDGPU20isInlinableLiteral16Esb">isInlinableLiteral16</a>(<a class="local col0 ref" href="#350Literal" title='Literal' data-ref="350Literal" data-ref-filename="350Literal">Literal</a> &gt;&gt; <var>16</var>, <a class="local col1 ref" href="#351HasInv2Pi" title='HasInv2Pi' data-ref="351HasInv2Pi" data-ref-filename="351HasInv2Pi">HasInv2Pi</a>);</td></tr>
<tr><th id="1539">1539</th><td></td></tr>
<tr><th id="1540">1540</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a> <dfn class="local col3 decl" id="353Lo16" title='Lo16' data-type='int16_t' data-ref="353Lo16" data-ref-filename="353Lo16">Lo16</dfn> = <b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a>&gt;(<a class="local col0 ref" href="#350Literal" title='Literal' data-ref="350Literal" data-ref-filename="350Literal">Literal</a>);</td></tr>
<tr><th id="1541">1541</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a> <dfn class="local col4 decl" id="354Hi16" title='Hi16' data-type='int16_t' data-ref="354Hi16" data-ref-filename="354Hi16">Hi16</dfn> = <b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a>&gt;(<a class="local col0 ref" href="#350Literal" title='Literal' data-ref="350Literal" data-ref-filename="350Literal">Literal</a> &gt;&gt; <var>16</var>);</td></tr>
<tr><th id="1542">1542</th><td>  <b>return</b> <a class="local col3 ref" href="#353Lo16" title='Lo16' data-ref="353Lo16" data-ref-filename="353Lo16">Lo16</a> == <a class="local col4 ref" href="#354Hi16" title='Hi16' data-ref="354Hi16" data-ref-filename="354Hi16">Hi16</a> &amp;&amp; <a class="ref fn" href="#_ZN4llvm6AMDGPU20isInlinableLiteral16Esb" title='llvm::AMDGPU::isInlinableLiteral16' data-ref="_ZN4llvm6AMDGPU20isInlinableLiteral16Esb" data-ref-filename="_ZN4llvm6AMDGPU20isInlinableLiteral16Esb">isInlinableLiteral16</a>(<a class="local col3 ref" href="#353Lo16" title='Lo16' data-ref="353Lo16" data-ref-filename="353Lo16">Lo16</a>, <a class="local col1 ref" href="#351HasInv2Pi" title='HasInv2Pi' data-ref="351HasInv2Pi" data-ref-filename="351HasInv2Pi">HasInv2Pi</a>);</td></tr>
<tr><th id="1543">1543</th><td>}</td></tr>
<tr><th id="1544">1544</th><td></td></tr>
<tr><th id="1545">1545</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU25isInlinableIntLiteralV216Ei" title='llvm::AMDGPU::isInlinableIntLiteralV216' data-ref="_ZN4llvm6AMDGPU25isInlinableIntLiteralV216Ei" data-ref-filename="_ZN4llvm6AMDGPU25isInlinableIntLiteralV216Ei">isInlinableIntLiteralV216</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t" data-ref-filename="int32_t">int32_t</a> <dfn class="local col5 decl" id="355Literal" title='Literal' data-type='int32_t' data-ref="355Literal" data-ref-filename="355Literal">Literal</dfn>) {</td></tr>
<tr><th id="1546">1546</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a> <dfn class="local col6 decl" id="356Lo16" title='Lo16' data-type='int16_t' data-ref="356Lo16" data-ref-filename="356Lo16">Lo16</dfn> = <b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a>&gt;(<a class="local col5 ref" href="#355Literal" title='Literal' data-ref="355Literal" data-ref-filename="355Literal">Literal</a>);</td></tr>
<tr><th id="1547">1547</th><td>  <b>if</b> (<a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col5 ref" href="#355Literal" title='Literal' data-ref="355Literal" data-ref-filename="355Literal">Literal</a>) || <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>16</var>&gt;(<a class="local col5 ref" href="#355Literal" title='Literal' data-ref="355Literal" data-ref-filename="355Literal">Literal</a>))</td></tr>
<tr><th id="1548">1548</th><td>    <b>return</b> <a class="ref fn" href="AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU21isInlinableIntLiteralEl" title='llvm::AMDGPU::isInlinableIntLiteral' data-ref="_ZN4llvm6AMDGPU21isInlinableIntLiteralEl" data-ref-filename="_ZN4llvm6AMDGPU21isInlinableIntLiteralEl">isInlinableIntLiteral</a>(<a class="local col6 ref" href="#356Lo16" title='Lo16' data-ref="356Lo16" data-ref-filename="356Lo16">Lo16</a>);</td></tr>
<tr><th id="1549">1549</th><td></td></tr>
<tr><th id="1550">1550</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a> <dfn class="local col7 decl" id="357Hi16" title='Hi16' data-type='int16_t' data-ref="357Hi16" data-ref-filename="357Hi16">Hi16</dfn> = <b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a>&gt;(<a class="local col5 ref" href="#355Literal" title='Literal' data-ref="355Literal" data-ref-filename="355Literal">Literal</a> &gt;&gt; <var>16</var>);</td></tr>
<tr><th id="1551">1551</th><td>  <b>if</b> (!(<a class="local col5 ref" href="#355Literal" title='Literal' data-ref="355Literal" data-ref-filename="355Literal">Literal</a> &amp; <var>0xffff</var>))</td></tr>
<tr><th id="1552">1552</th><td>    <b>return</b> <a class="ref fn" href="AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU21isInlinableIntLiteralEl" title='llvm::AMDGPU::isInlinableIntLiteral' data-ref="_ZN4llvm6AMDGPU21isInlinableIntLiteralEl" data-ref-filename="_ZN4llvm6AMDGPU21isInlinableIntLiteralEl">isInlinableIntLiteral</a>(<a class="local col7 ref" href="#357Hi16" title='Hi16' data-ref="357Hi16" data-ref-filename="357Hi16">Hi16</a>);</td></tr>
<tr><th id="1553">1553</th><td>  <b>return</b> <a class="local col6 ref" href="#356Lo16" title='Lo16' data-ref="356Lo16" data-ref-filename="356Lo16">Lo16</a> == <a class="local col7 ref" href="#357Hi16" title='Hi16' data-ref="357Hi16" data-ref-filename="357Hi16">Hi16</a> &amp;&amp; <a class="ref fn" href="AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU21isInlinableIntLiteralEl" title='llvm::AMDGPU::isInlinableIntLiteral' data-ref="_ZN4llvm6AMDGPU21isInlinableIntLiteralEl" data-ref-filename="_ZN4llvm6AMDGPU21isInlinableIntLiteralEl">isInlinableIntLiteral</a>(<a class="local col6 ref" href="#356Lo16" title='Lo16' data-ref="356Lo16" data-ref-filename="356Lo16">Lo16</a>);</td></tr>
<tr><th id="1554">1554</th><td>}</td></tr>
<tr><th id="1555">1555</th><td></td></tr>
<tr><th id="1556">1556</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU21isFoldableLiteralV216Eib" title='llvm::AMDGPU::isFoldableLiteralV216' data-ref="_ZN4llvm6AMDGPU21isFoldableLiteralV216Eib" data-ref-filename="_ZN4llvm6AMDGPU21isFoldableLiteralV216Eib">isFoldableLiteralV216</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t" data-ref-filename="int32_t">int32_t</a> <dfn class="local col8 decl" id="358Literal" title='Literal' data-type='int32_t' data-ref="358Literal" data-ref-filename="358Literal">Literal</dfn>, <em>bool</em> <dfn class="local col9 decl" id="359HasInv2Pi" title='HasInv2Pi' data-type='bool' data-ref="359HasInv2Pi" data-ref-filename="359HasInv2Pi">HasInv2Pi</dfn>) {</td></tr>
<tr><th id="1557">1557</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(HasInv2Pi);</td></tr>
<tr><th id="1558">1558</th><td></td></tr>
<tr><th id="1559">1559</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a> <dfn class="local col0 decl" id="360Lo16" title='Lo16' data-type='int16_t' data-ref="360Lo16" data-ref-filename="360Lo16">Lo16</dfn> = <b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a>&gt;(<a class="local col8 ref" href="#358Literal" title='Literal' data-ref="358Literal" data-ref-filename="358Literal">Literal</a>);</td></tr>
<tr><th id="1560">1560</th><td>  <b>if</b> (<a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col8 ref" href="#358Literal" title='Literal' data-ref="358Literal" data-ref-filename="358Literal">Literal</a>) || <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>16</var>&gt;(<a class="local col8 ref" href="#358Literal" title='Literal' data-ref="358Literal" data-ref-filename="358Literal">Literal</a>))</td></tr>
<tr><th id="1561">1561</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1562">1562</th><td></td></tr>
<tr><th id="1563">1563</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a> <dfn class="local col1 decl" id="361Hi16" title='Hi16' data-type='int16_t' data-ref="361Hi16" data-ref-filename="361Hi16">Hi16</dfn> = <b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a>&gt;(<a class="local col8 ref" href="#358Literal" title='Literal' data-ref="358Literal" data-ref-filename="358Literal">Literal</a> &gt;&gt; <var>16</var>);</td></tr>
<tr><th id="1564">1564</th><td>  <b>if</b> (!(<a class="local col8 ref" href="#358Literal" title='Literal' data-ref="358Literal" data-ref-filename="358Literal">Literal</a> &amp; <var>0xffff</var>))</td></tr>
<tr><th id="1565">1565</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1566">1566</th><td>  <b>return</b> <a class="local col0 ref" href="#360Lo16" title='Lo16' data-ref="360Lo16" data-ref-filename="360Lo16">Lo16</a> == <a class="local col1 ref" href="#361Hi16" title='Hi16' data-ref="361Hi16" data-ref-filename="361Hi16">Hi16</a>;</td></tr>
<tr><th id="1567">1567</th><td>}</td></tr>
<tr><th id="1568">1568</th><td></td></tr>
<tr><th id="1569">1569</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU17isArgPassedInSGPREPKNS_8ArgumentE" title='llvm::AMDGPU::isArgPassedInSGPR' data-ref="_ZN4llvm6AMDGPU17isArgPassedInSGPREPKNS_8ArgumentE" data-ref-filename="_ZN4llvm6AMDGPU17isArgPassedInSGPREPKNS_8ArgumentE">isArgPassedInSGPR</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/IR/Argument.h.html#llvm::Argument" title='llvm::Argument' data-ref="llvm::Argument" data-ref-filename="llvm..Argument">Argument</a> *<dfn class="local col2 decl" id="362A" title='A' data-type='const llvm::Argument *' data-ref="362A" data-ref-filename="362A">A</dfn>) {</td></tr>
<tr><th id="1570">1570</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> *<dfn class="local col3 decl" id="363F" title='F' data-type='const llvm::Function *' data-ref="363F" data-ref-filename="363F">F</dfn> = <a class="local col2 ref" href="#362A" title='A' data-ref="362A" data-ref-filename="362A">A</a>-&gt;<a class="ref fn" href="../../../../include/llvm/IR/Argument.h.html#_ZNK4llvm8Argument9getParentEv" title='llvm::Argument::getParent' data-ref="_ZNK4llvm8Argument9getParentEv" data-ref-filename="_ZNK4llvm8Argument9getParentEv">getParent</a>();</td></tr>
<tr><th id="1571">1571</th><td></td></tr>
<tr><th id="1572">1572</th><td>  <i>// Arguments to compute shaders are never a source of divergence.</i></td></tr>
<tr><th id="1573">1573</th><td>  <span class="namespace">CallingConv::</span><a class="typedef" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col4 decl" id="364CC" title='CC' data-type='CallingConv::ID' data-ref="364CC" data-ref-filename="364CC">CC</dfn> = <a class="local col3 ref" href="#363F" title='F' data-ref="363F" data-ref-filename="363F">F</a>-&gt;<a class="ref fn" href="../../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>();</td></tr>
<tr><th id="1574">1574</th><td>  <b>switch</b> (<a class="local col4 ref" href="#364CC" title='CC' data-ref="364CC" data-ref-filename="364CC">CC</a>) {</td></tr>
<tr><th id="1575">1575</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_KERNEL" title='llvm::CallingConv::AMDGPU_KERNEL' data-ref="llvm::CallingConv::AMDGPU_KERNEL" data-ref-filename="llvm..CallingConv..AMDGPU_KERNEL">AMDGPU_KERNEL</a>:</td></tr>
<tr><th id="1576">1576</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::SPIR_KERNEL" title='llvm::CallingConv::SPIR_KERNEL' data-ref="llvm::CallingConv::SPIR_KERNEL" data-ref-filename="llvm..CallingConv..SPIR_KERNEL">SPIR_KERNEL</a>:</td></tr>
<tr><th id="1577">1577</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1578">1578</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_VS" title='llvm::CallingConv::AMDGPU_VS' data-ref="llvm::CallingConv::AMDGPU_VS" data-ref-filename="llvm..CallingConv..AMDGPU_VS">AMDGPU_VS</a>:</td></tr>
<tr><th id="1579">1579</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_LS" title='llvm::CallingConv::AMDGPU_LS' data-ref="llvm::CallingConv::AMDGPU_LS" data-ref-filename="llvm..CallingConv..AMDGPU_LS">AMDGPU_LS</a>:</td></tr>
<tr><th id="1580">1580</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_HS" title='llvm::CallingConv::AMDGPU_HS' data-ref="llvm::CallingConv::AMDGPU_HS" data-ref-filename="llvm..CallingConv..AMDGPU_HS">AMDGPU_HS</a>:</td></tr>
<tr><th id="1581">1581</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_ES" title='llvm::CallingConv::AMDGPU_ES' data-ref="llvm::CallingConv::AMDGPU_ES" data-ref-filename="llvm..CallingConv..AMDGPU_ES">AMDGPU_ES</a>:</td></tr>
<tr><th id="1582">1582</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_GS" title='llvm::CallingConv::AMDGPU_GS' data-ref="llvm::CallingConv::AMDGPU_GS" data-ref-filename="llvm..CallingConv..AMDGPU_GS">AMDGPU_GS</a>:</td></tr>
<tr><th id="1583">1583</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_PS" title='llvm::CallingConv::AMDGPU_PS' data-ref="llvm::CallingConv::AMDGPU_PS" data-ref-filename="llvm..CallingConv..AMDGPU_PS">AMDGPU_PS</a>:</td></tr>
<tr><th id="1584">1584</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_CS" title='llvm::CallingConv::AMDGPU_CS' data-ref="llvm::CallingConv::AMDGPU_CS" data-ref-filename="llvm..CallingConv..AMDGPU_CS">AMDGPU_CS</a>:</td></tr>
<tr><th id="1585">1585</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_Gfx" title='llvm::CallingConv::AMDGPU_Gfx' data-ref="llvm::CallingConv::AMDGPU_Gfx" data-ref-filename="llvm..CallingConv..AMDGPU_Gfx">AMDGPU_Gfx</a>:</td></tr>
<tr><th id="1586">1586</th><td>    <i>// For non-compute shaders, SGPR inputs are marked with either inreg or byval.</i></td></tr>
<tr><th id="1587">1587</th><td><i>    // Everything else is in VGPRs.</i></td></tr>
<tr><th id="1588">1588</th><td>    <b>return</b> <a class="local col3 ref" href="#363F" title='F' data-ref="363F" data-ref-filename="363F">F</a>-&gt;<a class="ref fn" href="../../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function13getAttributesEv" title='llvm::Function::getAttributes' data-ref="_ZNK4llvm8Function13getAttributesEv" data-ref-filename="_ZNK4llvm8Function13getAttributesEv">getAttributes</a>().<a class="ref fn" href="../../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm13AttributeList17hasParamAttributeEjNS_9Attribute8AttrKindE" title='llvm::AttributeList::hasParamAttribute' data-ref="_ZNK4llvm13AttributeList17hasParamAttributeEjNS_9Attribute8AttrKindE" data-ref-filename="_ZNK4llvm13AttributeList17hasParamAttributeEjNS_9Attribute8AttrKindE">hasParamAttribute</a>(<a class="local col2 ref" href="#362A" title='A' data-ref="362A" data-ref-filename="362A">A</a>-&gt;<a class="ref fn" href="../../../../include/llvm/IR/Argument.h.html#_ZNK4llvm8Argument8getArgNoEv" title='llvm::Argument::getArgNo' data-ref="_ZNK4llvm8Argument8getArgNoEv" data-ref-filename="_ZNK4llvm8Argument8getArgNoEv">getArgNo</a>(), <a class="type" href="../../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a>::<a class="enum" href="../../../../../build/include/llvm/IR/Attributes.inc.html#19" title='llvm::Attribute::InReg' data-ref="llvm::Attribute::InReg" data-ref-filename="llvm..Attribute..InReg">InReg</a>) ||</td></tr>
<tr><th id="1589">1589</th><td>           <a class="local col3 ref" href="#363F" title='F' data-ref="363F" data-ref-filename="363F">F</a>-&gt;<a class="ref fn" href="../../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function13getAttributesEv" title='llvm::Function::getAttributes' data-ref="_ZNK4llvm8Function13getAttributesEv" data-ref-filename="_ZNK4llvm8Function13getAttributesEv">getAttributes</a>().<a class="ref fn" href="../../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm13AttributeList17hasParamAttributeEjNS_9Attribute8AttrKindE" title='llvm::AttributeList::hasParamAttribute' data-ref="_ZNK4llvm13AttributeList17hasParamAttributeEjNS_9Attribute8AttrKindE" data-ref-filename="_ZNK4llvm13AttributeList17hasParamAttributeEjNS_9Attribute8AttrKindE">hasParamAttribute</a>(<a class="local col2 ref" href="#362A" title='A' data-ref="362A" data-ref-filename="362A">A</a>-&gt;<a class="ref fn" href="../../../../include/llvm/IR/Argument.h.html#_ZNK4llvm8Argument8getArgNoEv" title='llvm::Argument::getArgNo' data-ref="_ZNK4llvm8Argument8getArgNoEv" data-ref-filename="_ZNK4llvm8Argument8getArgNoEv">getArgNo</a>(), <a class="type" href="../../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a>::<a class="enum" href="../../../../../build/include/llvm/IR/Attributes.inc.html#75" title='llvm::Attribute::ByVal' data-ref="llvm::Attribute::ByVal" data-ref-filename="llvm..Attribute..ByVal">ByVal</a>);</td></tr>
<tr><th id="1590">1590</th><td>  <b>default</b>:</td></tr>
<tr><th id="1591">1591</th><td>    <i>// TODO: Should calls support inreg for SGPR inputs?</i></td></tr>
<tr><th id="1592">1592</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1593">1593</th><td>  }</td></tr>
<tr><th id="1594">1594</th><td>}</td></tr>
<tr><th id="1595">1595</th><td></td></tr>
<tr><th id="1596">1596</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZN4llvm6AMDGPUL17hasSMEMByteOffsetERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasSMEMByteOffset' data-type='bool llvm::AMDGPU::hasSMEMByteOffset(const llvm::MCSubtargetInfo &amp; ST)' data-ref="_ZN4llvm6AMDGPUL17hasSMEMByteOffsetERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPUL17hasSMEMByteOffsetERKNS_15MCSubtargetInfoE">hasSMEMByteOffset</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="365ST" title='ST' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="365ST" data-ref-filename="365ST">ST</dfn>) {</td></tr>
<tr><th id="1597">1597</th><td>  <b>return</b> <a class="ref fn" href="#_ZN4llvm6AMDGPU14isGCN3EncodingERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGCN3Encoding' data-ref="_ZN4llvm6AMDGPU14isGCN3EncodingERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU14isGCN3EncodingERKNS_15MCSubtargetInfoE">isGCN3Encoding</a>(<a class="local col5 ref" href="#365ST" title='ST' data-ref="365ST" data-ref-filename="365ST">ST</a>) || <a class="ref fn" href="#_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX10Plus' data-ref="_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE">isGFX10Plus</a>(<a class="local col5 ref" href="#365ST" title='ST' data-ref="365ST" data-ref-filename="365ST">ST</a>);</td></tr>
<tr><th id="1598">1598</th><td>}</td></tr>
<tr><th id="1599">1599</th><td></td></tr>
<tr><th id="1600">1600</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZN4llvm6AMDGPUL22hasSMRDSignedImmOffsetERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasSMRDSignedImmOffset' data-type='bool llvm::AMDGPU::hasSMRDSignedImmOffset(const llvm::MCSubtargetInfo &amp; ST)' data-ref="_ZN4llvm6AMDGPUL22hasSMRDSignedImmOffsetERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPUL22hasSMRDSignedImmOffsetERKNS_15MCSubtargetInfoE">hasSMRDSignedImmOffset</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="366ST" title='ST' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="366ST" data-ref-filename="366ST">ST</dfn>) {</td></tr>
<tr><th id="1601">1601</th><td>  <b>return</b> <a class="ref fn" href="#_ZN4llvm6AMDGPU10isGFX9PlusERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX9Plus' data-ref="_ZN4llvm6AMDGPU10isGFX9PlusERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU10isGFX9PlusERKNS_15MCSubtargetInfoE">isGFX9Plus</a>(<a class="local col6 ref" href="#366ST" title='ST' data-ref="366ST" data-ref-filename="366ST">ST</a>);</td></tr>
<tr><th id="1602">1602</th><td>}</td></tr>
<tr><th id="1603">1603</th><td></td></tr>
<tr><th id="1604">1604</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU32isLegalSMRDEncodedUnsignedOffsetERKNS_15MCSubtargetInfoEl" title='llvm::AMDGPU::isLegalSMRDEncodedUnsignedOffset' data-ref="_ZN4llvm6AMDGPU32isLegalSMRDEncodedUnsignedOffsetERKNS_15MCSubtargetInfoEl" data-ref-filename="_ZN4llvm6AMDGPU32isLegalSMRDEncodedUnsignedOffsetERKNS_15MCSubtargetInfoEl">isLegalSMRDEncodedUnsignedOffset</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="367ST" title='ST' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="367ST" data-ref-filename="367ST">ST</dfn>,</td></tr>
<tr><th id="1605">1605</th><td>                                      <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="368EncodedOffset" title='EncodedOffset' data-type='int64_t' data-ref="368EncodedOffset" data-ref-filename="368EncodedOffset">EncodedOffset</dfn>) {</td></tr>
<tr><th id="1606">1606</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZN4llvm6AMDGPUL17hasSMEMByteOffsetERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasSMEMByteOffset' data-use='c' data-ref="_ZN4llvm6AMDGPUL17hasSMEMByteOffsetERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPUL17hasSMEMByteOffsetERKNS_15MCSubtargetInfoE">hasSMEMByteOffset</a>(<a class="local col7 ref" href="#367ST" title='ST' data-ref="367ST" data-ref-filename="367ST">ST</a>) ? <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>20</var>&gt;(<a class="local col8 ref" href="#368EncodedOffset" title='EncodedOffset' data-ref="368EncodedOffset" data-ref-filename="368EncodedOffset">EncodedOffset</a>)</td></tr>
<tr><th id="1607">1607</th><td>                               : <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>8</var>&gt;(<a class="local col8 ref" href="#368EncodedOffset" title='EncodedOffset' data-ref="368EncodedOffset" data-ref-filename="368EncodedOffset">EncodedOffset</a>);</td></tr>
<tr><th id="1608">1608</th><td>}</td></tr>
<tr><th id="1609">1609</th><td></td></tr>
<tr><th id="1610">1610</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU30isLegalSMRDEncodedSignedOffsetERKNS_15MCSubtargetInfoElb" title='llvm::AMDGPU::isLegalSMRDEncodedSignedOffset' data-ref="_ZN4llvm6AMDGPU30isLegalSMRDEncodedSignedOffsetERKNS_15MCSubtargetInfoElb" data-ref-filename="_ZN4llvm6AMDGPU30isLegalSMRDEncodedSignedOffsetERKNS_15MCSubtargetInfoElb">isLegalSMRDEncodedSignedOffset</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="369ST" title='ST' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="369ST" data-ref-filename="369ST">ST</dfn>,</td></tr>
<tr><th id="1611">1611</th><td>                                    <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="370EncodedOffset" title='EncodedOffset' data-type='int64_t' data-ref="370EncodedOffset" data-ref-filename="370EncodedOffset">EncodedOffset</dfn>,</td></tr>
<tr><th id="1612">1612</th><td>                                    <em>bool</em> <dfn class="local col1 decl" id="371IsBuffer" title='IsBuffer' data-type='bool' data-ref="371IsBuffer" data-ref-filename="371IsBuffer">IsBuffer</dfn>) {</td></tr>
<tr><th id="1613">1613</th><td>  <b>return</b> !<a class="local col1 ref" href="#371IsBuffer" title='IsBuffer' data-ref="371IsBuffer" data-ref-filename="371IsBuffer">IsBuffer</a> &amp;&amp;</td></tr>
<tr><th id="1614">1614</th><td>         <a class="tu ref fn" href="#_ZN4llvm6AMDGPUL22hasSMRDSignedImmOffsetERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasSMRDSignedImmOffset' data-use='c' data-ref="_ZN4llvm6AMDGPUL22hasSMRDSignedImmOffsetERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPUL22hasSMRDSignedImmOffsetERKNS_15MCSubtargetInfoE">hasSMRDSignedImmOffset</a>(<a class="local col9 ref" href="#369ST" title='ST' data-ref="369ST" data-ref-filename="369ST">ST</a>) &amp;&amp;</td></tr>
<tr><th id="1615">1615</th><td>         <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>21</var>&gt;(<a class="local col0 ref" href="#370EncodedOffset" title='EncodedOffset' data-ref="370EncodedOffset" data-ref-filename="370EncodedOffset">EncodedOffset</a>);</td></tr>
<tr><th id="1616">1616</th><td>}</td></tr>
<tr><th id="1617">1617</th><td></td></tr>
<tr><th id="1618">1618</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZN4llvm6AMDGPUL14isDwordAlignedEm" title='llvm::AMDGPU::isDwordAligned' data-type='bool llvm::AMDGPU::isDwordAligned(uint64_t ByteOffset)' data-ref="_ZN4llvm6AMDGPUL14isDwordAlignedEm" data-ref-filename="_ZN4llvm6AMDGPUL14isDwordAlignedEm">isDwordAligned</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="372ByteOffset" title='ByteOffset' data-type='uint64_t' data-ref="372ByteOffset" data-ref-filename="372ByteOffset">ByteOffset</dfn>) {</td></tr>
<tr><th id="1619">1619</th><td>  <b>return</b> (<a class="local col2 ref" href="#372ByteOffset" title='ByteOffset' data-ref="372ByteOffset" data-ref-filename="372ByteOffset">ByteOffset</a> &amp; <var>3</var>) == <var>0</var>;</td></tr>
<tr><th id="1620">1620</th><td>}</td></tr>
<tr><th id="1621">1621</th><td></td></tr>
<tr><th id="1622">1622</th><td><a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU22convertSMRDOffsetUnitsERKNS_15MCSubtargetInfoEm" title='llvm::AMDGPU::convertSMRDOffsetUnits' data-ref="_ZN4llvm6AMDGPU22convertSMRDOffsetUnitsERKNS_15MCSubtargetInfoEm" data-ref-filename="_ZN4llvm6AMDGPU22convertSMRDOffsetUnitsERKNS_15MCSubtargetInfoEm">convertSMRDOffsetUnits</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="373ST" title='ST' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="373ST" data-ref-filename="373ST">ST</dfn>,</td></tr>
<tr><th id="1623">1623</th><td>                                <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="374ByteOffset" title='ByteOffset' data-type='uint64_t' data-ref="374ByteOffset" data-ref-filename="374ByteOffset">ByteOffset</dfn>) {</td></tr>
<tr><th id="1624">1624</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZN4llvm6AMDGPUL17hasSMEMByteOffsetERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasSMEMByteOffset' data-use='c' data-ref="_ZN4llvm6AMDGPUL17hasSMEMByteOffsetERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPUL17hasSMEMByteOffsetERKNS_15MCSubtargetInfoE">hasSMEMByteOffset</a>(<a class="local col3 ref" href="#373ST" title='ST' data-ref="373ST" data-ref-filename="373ST">ST</a>))</td></tr>
<tr><th id="1625">1625</th><td>    <b>return</b> <a class="local col4 ref" href="#374ByteOffset" title='ByteOffset' data-ref="374ByteOffset" data-ref-filename="374ByteOffset">ByteOffset</a>;</td></tr>
<tr><th id="1626">1626</th><td></td></tr>
<tr><th id="1627">1627</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isDwordAligned(ByteOffset));</td></tr>
<tr><th id="1628">1628</th><td>  <b>return</b> <a class="local col4 ref" href="#374ByteOffset" title='ByteOffset' data-ref="374ByteOffset" data-ref-filename="374ByteOffset">ByteOffset</a> &gt;&gt; <var>2</var>;</td></tr>
<tr><th id="1629">1629</th><td>}</td></tr>
<tr><th id="1630">1630</th><td></td></tr>
<tr><th id="1631">1631</th><td><a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>&gt; <dfn class="decl def fn" id="_ZN4llvm6AMDGPU20getSMRDEncodedOffsetERKNS_15MCSubtargetInfoElb" title='llvm::AMDGPU::getSMRDEncodedOffset' data-ref="_ZN4llvm6AMDGPU20getSMRDEncodedOffsetERKNS_15MCSubtargetInfoElb" data-ref-filename="_ZN4llvm6AMDGPU20getSMRDEncodedOffsetERKNS_15MCSubtargetInfoElb">getSMRDEncodedOffset</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="375ST" title='ST' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="375ST" data-ref-filename="375ST">ST</dfn>,</td></tr>
<tr><th id="1632">1632</th><td>                                       <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col6 decl" id="376ByteOffset" title='ByteOffset' data-type='int64_t' data-ref="376ByteOffset" data-ref-filename="376ByteOffset">ByteOffset</dfn>, <em>bool</em> <dfn class="local col7 decl" id="377IsBuffer" title='IsBuffer' data-type='bool' data-ref="377IsBuffer" data-ref-filename="377IsBuffer">IsBuffer</dfn>) {</td></tr>
<tr><th id="1633">1633</th><td>  <i>// The signed version is always a byte offset.</i></td></tr>
<tr><th id="1634">1634</th><td>  <b>if</b> (!<a class="local col7 ref" href="#377IsBuffer" title='IsBuffer' data-ref="377IsBuffer" data-ref-filename="377IsBuffer">IsBuffer</a> &amp;&amp; <a class="tu ref fn" href="#_ZN4llvm6AMDGPUL22hasSMRDSignedImmOffsetERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasSMRDSignedImmOffset' data-use='c' data-ref="_ZN4llvm6AMDGPUL22hasSMRDSignedImmOffsetERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPUL22hasSMRDSignedImmOffsetERKNS_15MCSubtargetInfoE">hasSMRDSignedImmOffset</a>(<a class="local col5 ref" href="#375ST" title='ST' data-ref="375ST" data-ref-filename="375ST">ST</a>)) {</td></tr>
<tr><th id="1635">1635</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(hasSMEMByteOffset(ST));</td></tr>
<tr><th id="1636">1636</th><td>    <b>return</b> <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>20</var>&gt;(<a class="local col6 ref" href="#376ByteOffset" title='ByteOffset' data-ref="376ByteOffset" data-ref-filename="376ByteOffset">ByteOffset</a>) ? <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>&gt;<a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_" data-ref-filename="_ZN4llvm8OptionalC1ERKT_">(</a><a class="local col6 ref" href="#376ByteOffset" title='ByteOffset' data-ref="376ByteOffset" data-ref-filename="376ByteOffset">ByteOffset</a>) : <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="1637">1637</th><td>  }</td></tr>
<tr><th id="1638">1638</th><td></td></tr>
<tr><th id="1639">1639</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZN4llvm6AMDGPUL14isDwordAlignedEm" title='llvm::AMDGPU::isDwordAligned' data-use='c' data-ref="_ZN4llvm6AMDGPUL14isDwordAlignedEm" data-ref-filename="_ZN4llvm6AMDGPUL14isDwordAlignedEm">isDwordAligned</a>(<a class="local col6 ref" href="#376ByteOffset" title='ByteOffset' data-ref="376ByteOffset" data-ref-filename="376ByteOffset">ByteOffset</a>) &amp;&amp; !<a class="tu ref fn" href="#_ZN4llvm6AMDGPUL17hasSMEMByteOffsetERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasSMEMByteOffset' data-use='c' data-ref="_ZN4llvm6AMDGPUL17hasSMEMByteOffsetERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPUL17hasSMEMByteOffsetERKNS_15MCSubtargetInfoE">hasSMEMByteOffset</a>(<a class="local col5 ref" href="#375ST" title='ST' data-ref="375ST" data-ref-filename="375ST">ST</a>))</td></tr>
<tr><th id="1640">1640</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="1641">1641</th><td></td></tr>
<tr><th id="1642">1642</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="378EncodedOffset" title='EncodedOffset' data-type='int64_t' data-ref="378EncodedOffset" data-ref-filename="378EncodedOffset">EncodedOffset</dfn> = <a class="ref fn" href="#_ZN4llvm6AMDGPU22convertSMRDOffsetUnitsERKNS_15MCSubtargetInfoEm" title='llvm::AMDGPU::convertSMRDOffsetUnits' data-ref="_ZN4llvm6AMDGPU22convertSMRDOffsetUnitsERKNS_15MCSubtargetInfoEm" data-ref-filename="_ZN4llvm6AMDGPU22convertSMRDOffsetUnitsERKNS_15MCSubtargetInfoEm">convertSMRDOffsetUnits</a>(<a class="local col5 ref" href="#375ST" title='ST' data-ref="375ST" data-ref-filename="375ST">ST</a>, <a class="local col6 ref" href="#376ByteOffset" title='ByteOffset' data-ref="376ByteOffset" data-ref-filename="376ByteOffset">ByteOffset</a>);</td></tr>
<tr><th id="1643">1643</th><td>  <b>return</b> <a class="ref fn" href="#_ZN4llvm6AMDGPU32isLegalSMRDEncodedUnsignedOffsetERKNS_15MCSubtargetInfoEl" title='llvm::AMDGPU::isLegalSMRDEncodedUnsignedOffset' data-ref="_ZN4llvm6AMDGPU32isLegalSMRDEncodedUnsignedOffsetERKNS_15MCSubtargetInfoEl" data-ref-filename="_ZN4llvm6AMDGPU32isLegalSMRDEncodedUnsignedOffsetERKNS_15MCSubtargetInfoEl">isLegalSMRDEncodedUnsignedOffset</a>(<a class="local col5 ref" href="#375ST" title='ST' data-ref="375ST" data-ref-filename="375ST">ST</a>, <a class="local col8 ref" href="#378EncodedOffset" title='EncodedOffset' data-ref="378EncodedOffset" data-ref-filename="378EncodedOffset">EncodedOffset</a>)</td></tr>
<tr><th id="1644">1644</th><td>             ? <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>&gt;<a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_" data-ref-filename="_ZN4llvm8OptionalC1ERKT_">(</a><a class="local col8 ref" href="#378EncodedOffset" title='EncodedOffset' data-ref="378EncodedOffset" data-ref-filename="378EncodedOffset">EncodedOffset</a>)</td></tr>
<tr><th id="1645">1645</th><td>             : <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="1646">1646</th><td>}</td></tr>
<tr><th id="1647">1647</th><td></td></tr>
<tr><th id="1648">1648</th><td><a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>&gt; <dfn class="decl def fn" id="_ZN4llvm6AMDGPU29getSMRDEncodedLiteralOffset32ERKNS_15MCSubtargetInfoEl" title='llvm::AMDGPU::getSMRDEncodedLiteralOffset32' data-ref="_ZN4llvm6AMDGPU29getSMRDEncodedLiteralOffset32ERKNS_15MCSubtargetInfoEl" data-ref-filename="_ZN4llvm6AMDGPU29getSMRDEncodedLiteralOffset32ERKNS_15MCSubtargetInfoEl">getSMRDEncodedLiteralOffset32</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="379ST" title='ST' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="379ST" data-ref-filename="379ST">ST</dfn>,</td></tr>
<tr><th id="1649">1649</th><td>                                                <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="380ByteOffset" title='ByteOffset' data-type='int64_t' data-ref="380ByteOffset" data-ref-filename="380ByteOffset">ByteOffset</dfn>) {</td></tr>
<tr><th id="1650">1650</th><td>  <b>if</b> (!<a class="ref fn" href="#_ZN4llvm6AMDGPU4isCIERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isCI' data-ref="_ZN4llvm6AMDGPU4isCIERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU4isCIERKNS_15MCSubtargetInfoE">isCI</a>(<a class="local col9 ref" href="#379ST" title='ST' data-ref="379ST" data-ref-filename="379ST">ST</a>) || !<a class="tu ref fn" href="#_ZN4llvm6AMDGPUL14isDwordAlignedEm" title='llvm::AMDGPU::isDwordAligned' data-use='c' data-ref="_ZN4llvm6AMDGPUL14isDwordAlignedEm" data-ref-filename="_ZN4llvm6AMDGPUL14isDwordAlignedEm">isDwordAligned</a>(<a class="local col0 ref" href="#380ByteOffset" title='ByteOffset' data-ref="380ByteOffset" data-ref-filename="380ByteOffset">ByteOffset</a>))</td></tr>
<tr><th id="1651">1651</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="1652">1652</th><td></td></tr>
<tr><th id="1653">1653</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col1 decl" id="381EncodedOffset" title='EncodedOffset' data-type='int64_t' data-ref="381EncodedOffset" data-ref-filename="381EncodedOffset">EncodedOffset</dfn> = <a class="ref fn" href="#_ZN4llvm6AMDGPU22convertSMRDOffsetUnitsERKNS_15MCSubtargetInfoEm" title='llvm::AMDGPU::convertSMRDOffsetUnits' data-ref="_ZN4llvm6AMDGPU22convertSMRDOffsetUnitsERKNS_15MCSubtargetInfoEm" data-ref-filename="_ZN4llvm6AMDGPU22convertSMRDOffsetUnitsERKNS_15MCSubtargetInfoEm">convertSMRDOffsetUnits</a>(<a class="local col9 ref" href="#379ST" title='ST' data-ref="379ST" data-ref-filename="379ST">ST</a>, <a class="local col0 ref" href="#380ByteOffset" title='ByteOffset' data-ref="380ByteOffset" data-ref-filename="380ByteOffset">ByteOffset</a>);</td></tr>
<tr><th id="1654">1654</th><td>  <b>return</b> <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>32</var>&gt;(<a class="local col1 ref" href="#381EncodedOffset" title='EncodedOffset' data-ref="381EncodedOffset" data-ref-filename="381EncodedOffset">EncodedOffset</a>) ? <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>&gt;<a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_" data-ref-filename="_ZN4llvm8OptionalC1ERKT_">(</a><a class="local col1 ref" href="#381EncodedOffset" title='EncodedOffset' data-ref="381EncodedOffset" data-ref-filename="381EncodedOffset">EncodedOffset</a>) : <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="1655">1655</th><td>}</td></tr>
<tr><th id="1656">1656</th><td></td></tr>
<tr><th id="1657">1657</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU20getNumFlatOffsetBitsERKNS_15MCSubtargetInfoEb" title='llvm::AMDGPU::getNumFlatOffsetBits' data-ref="_ZN4llvm6AMDGPU20getNumFlatOffsetBitsERKNS_15MCSubtargetInfoEb" data-ref-filename="_ZN4llvm6AMDGPU20getNumFlatOffsetBitsERKNS_15MCSubtargetInfoEb">getNumFlatOffsetBits</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="382ST" title='ST' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="382ST" data-ref-filename="382ST">ST</dfn>, <em>bool</em> <dfn class="local col3 decl" id="383Signed" title='Signed' data-type='bool' data-ref="383Signed" data-ref-filename="383Signed">Signed</dfn>) {</td></tr>
<tr><th id="1658">1658</th><td>  <i>// Address offset is 12-bit signed for GFX10, 13-bit for GFX9.</i></td></tr>
<tr><th id="1659">1659</th><td>  <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref fn" href="#_ZN4llvm6AMDGPU7isGFX10ERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX10' data-ref="_ZN4llvm6AMDGPU7isGFX10ERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7isGFX10ERKNS_15MCSubtargetInfoE">isGFX10</a>(<a class="local col2 ref" href="#382ST" title='ST' data-ref="382ST" data-ref-filename="382ST">ST</a>))</td></tr>
<tr><th id="1660">1660</th><td>    <b>return</b> <a class="local col3 ref" href="#383Signed" title='Signed' data-ref="383Signed" data-ref-filename="383Signed">Signed</a> ? <var>12</var> : <var>11</var>;</td></tr>
<tr><th id="1661">1661</th><td></td></tr>
<tr><th id="1662">1662</th><td>  <b>return</b> <a class="local col3 ref" href="#383Signed" title='Signed' data-ref="383Signed" data-ref-filename="383Signed">Signed</a> ? <var>13</var> : <var>12</var>;</td></tr>
<tr><th id="1663">1663</th><td>}</td></tr>
<tr><th id="1664">1664</th><td></td></tr>
<tr><th id="1665">1665</th><td><i>// Given Imm, split it into the values to put into the SOffset and ImmOffset</i></td></tr>
<tr><th id="1666">1666</th><td><i>// fields in an MUBUF instruction. Return false if it is not possible (due to a</i></td></tr>
<tr><th id="1667">1667</th><td><i>// hardware bug needing a workaround).</i></td></tr>
<tr><th id="1668">1668</th><td><i>//</i></td></tr>
<tr><th id="1669">1669</th><td><i>// The required alignment ensures that individual address components remain</i></td></tr>
<tr><th id="1670">1670</th><td><i>// aligned if they are aligned to begin with. It also ensures that additional</i></td></tr>
<tr><th id="1671">1671</th><td><i>// offsets within the given alignment can be added to the resulting ImmOffset.</i></td></tr>
<tr><th id="1672">1672</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU16splitMUBUFOffsetEjRjS1_PKNS_12GCNSubtargetENS_5AlignE" title='llvm::AMDGPU::splitMUBUFOffset' data-ref="_ZN4llvm6AMDGPU16splitMUBUFOffsetEjRjS1_PKNS_12GCNSubtargetENS_5AlignE" data-ref-filename="_ZN4llvm6AMDGPU16splitMUBUFOffsetEjRjS1_PKNS_12GCNSubtargetENS_5AlignE">splitMUBUFOffset</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="384Imm" title='Imm' data-type='uint32_t' data-ref="384Imm" data-ref-filename="384Imm">Imm</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> &amp;<dfn class="local col5 decl" id="385SOffset" title='SOffset' data-type='uint32_t &amp;' data-ref="385SOffset" data-ref-filename="385SOffset">SOffset</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> &amp;<dfn class="local col6 decl" id="386ImmOffset" title='ImmOffset' data-type='uint32_t &amp;' data-ref="386ImmOffset" data-ref-filename="386ImmOffset">ImmOffset</dfn>,</td></tr>
<tr><th id="1673">1673</th><td>                      <em>const</em> <a class="type" href="../GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> *<dfn class="local col7 decl" id="387Subtarget" title='Subtarget' data-type='const llvm::GCNSubtarget *' data-ref="387Subtarget" data-ref-filename="387Subtarget">Subtarget</dfn>, <a class="type" href="../../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col8 decl" id="388Alignment" title='Alignment' data-type='llvm::Align' data-ref="388Alignment" data-ref-filename="388Alignment">Alignment</dfn>) {</td></tr>
<tr><th id="1674">1674</th><td>  <em>const</em> <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="389MaxImm" title='MaxImm' data-type='const uint32_t' data-ref="389MaxImm" data-ref-filename="389MaxImm">MaxImm</dfn> = <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm9alignDownEmmm" title='llvm::alignDown' data-ref="_ZN4llvm9alignDownEmmm" data-ref-filename="_ZN4llvm9alignDownEmmm">alignDown</a>(<var>4095</var>, <a class="local col8 ref" href="#388Alignment" title='Alignment' data-ref="388Alignment" data-ref-filename="388Alignment">Alignment</a>.<a class="ref fn" href="../../../../include/llvm/Support/Alignment.h.html#_ZNK4llvm5Align5valueEv" title='llvm::Align::value' data-ref="_ZNK4llvm5Align5valueEv" data-ref-filename="_ZNK4llvm5Align5valueEv">value</a>());</td></tr>
<tr><th id="1675">1675</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="390Overflow" title='Overflow' data-type='uint32_t' data-ref="390Overflow" data-ref-filename="390Overflow">Overflow</dfn> = <var>0</var>;</td></tr>
<tr><th id="1676">1676</th><td></td></tr>
<tr><th id="1677">1677</th><td>  <b>if</b> (<a class="local col4 ref" href="#384Imm" title='Imm' data-ref="384Imm" data-ref-filename="384Imm">Imm</a> &gt; <a class="local col9 ref" href="#389MaxImm" title='MaxImm' data-ref="389MaxImm" data-ref-filename="389MaxImm">MaxImm</a>) {</td></tr>
<tr><th id="1678">1678</th><td>    <b>if</b> (<a class="local col4 ref" href="#384Imm" title='Imm' data-ref="384Imm" data-ref-filename="384Imm">Imm</a> &lt;= <a class="local col9 ref" href="#389MaxImm" title='MaxImm' data-ref="389MaxImm" data-ref-filename="389MaxImm">MaxImm</a> + <var>64</var>) {</td></tr>
<tr><th id="1679">1679</th><td>      <i>// Use an SOffset inline constant for 4..64</i></td></tr>
<tr><th id="1680">1680</th><td>      <a class="local col0 ref" href="#390Overflow" title='Overflow' data-ref="390Overflow" data-ref-filename="390Overflow">Overflow</a> = <a class="local col4 ref" href="#384Imm" title='Imm' data-ref="384Imm" data-ref-filename="384Imm">Imm</a> - <a class="local col9 ref" href="#389MaxImm" title='MaxImm' data-ref="389MaxImm" data-ref-filename="389MaxImm">MaxImm</a>;</td></tr>
<tr><th id="1681">1681</th><td>      <a class="local col4 ref" href="#384Imm" title='Imm' data-ref="384Imm" data-ref-filename="384Imm">Imm</a> = <a class="local col9 ref" href="#389MaxImm" title='MaxImm' data-ref="389MaxImm" data-ref-filename="389MaxImm">MaxImm</a>;</td></tr>
<tr><th id="1682">1682</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1683">1683</th><td>      <i>// Try to keep the same value in SOffset for adjacent loads, so that</i></td></tr>
<tr><th id="1684">1684</th><td><i>      // the corresponding register contents can be re-used.</i></td></tr>
<tr><th id="1685">1685</th><td><i>      //</i></td></tr>
<tr><th id="1686">1686</th><td><i>      // Load values with all low-bits (except for alignment bits) set into</i></td></tr>
<tr><th id="1687">1687</th><td><i>      // SOffset, so that a larger range of values can be covered using</i></td></tr>
<tr><th id="1688">1688</th><td><i>      // s_movk_i32.</i></td></tr>
<tr><th id="1689">1689</th><td><i>      //</i></td></tr>
<tr><th id="1690">1690</th><td><i>      // Atomic operations fail to work correctly when individual address</i></td></tr>
<tr><th id="1691">1691</th><td><i>      // components are unaligned, even if their sum is aligned.</i></td></tr>
<tr><th id="1692">1692</th><td>      <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="391High" title='High' data-type='uint32_t' data-ref="391High" data-ref-filename="391High">High</dfn> = (<a class="local col4 ref" href="#384Imm" title='Imm' data-ref="384Imm" data-ref-filename="384Imm">Imm</a> + <a class="local col8 ref" href="#388Alignment" title='Alignment' data-ref="388Alignment" data-ref-filename="388Alignment">Alignment</a>.<a class="ref fn" href="../../../../include/llvm/Support/Alignment.h.html#_ZNK4llvm5Align5valueEv" title='llvm::Align::value' data-ref="_ZNK4llvm5Align5valueEv" data-ref-filename="_ZNK4llvm5Align5valueEv">value</a>()) &amp; ~<var>4095</var>;</td></tr>
<tr><th id="1693">1693</th><td>      <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="392Low" title='Low' data-type='uint32_t' data-ref="392Low" data-ref-filename="392Low">Low</dfn> = (<a class="local col4 ref" href="#384Imm" title='Imm' data-ref="384Imm" data-ref-filename="384Imm">Imm</a> + <a class="local col8 ref" href="#388Alignment" title='Alignment' data-ref="388Alignment" data-ref-filename="388Alignment">Alignment</a>.<a class="ref fn" href="../../../../include/llvm/Support/Alignment.h.html#_ZNK4llvm5Align5valueEv" title='llvm::Align::value' data-ref="_ZNK4llvm5Align5valueEv" data-ref-filename="_ZNK4llvm5Align5valueEv">value</a>()) &amp; <var>4095</var>;</td></tr>
<tr><th id="1694">1694</th><td>      <a class="local col4 ref" href="#384Imm" title='Imm' data-ref="384Imm" data-ref-filename="384Imm">Imm</a> = <a class="local col2 ref" href="#392Low" title='Low' data-ref="392Low" data-ref-filename="392Low">Low</a>;</td></tr>
<tr><th id="1695">1695</th><td>      <a class="local col0 ref" href="#390Overflow" title='Overflow' data-ref="390Overflow" data-ref-filename="390Overflow">Overflow</a> = <a class="local col1 ref" href="#391High" title='High' data-ref="391High" data-ref-filename="391High">High</a> - <a class="local col8 ref" href="#388Alignment" title='Alignment' data-ref="388Alignment" data-ref-filename="388Alignment">Alignment</a>.<a class="ref fn" href="../../../../include/llvm/Support/Alignment.h.html#_ZNK4llvm5Align5valueEv" title='llvm::Align::value' data-ref="_ZNK4llvm5Align5valueEv" data-ref-filename="_ZNK4llvm5Align5valueEv">value</a>();</td></tr>
<tr><th id="1696">1696</th><td>    }</td></tr>
<tr><th id="1697">1697</th><td>  }</td></tr>
<tr><th id="1698">1698</th><td></td></tr>
<tr><th id="1699">1699</th><td>  <i>// There is a hardware bug in SI and CI which prevents address clamping in</i></td></tr>
<tr><th id="1700">1700</th><td><i>  // MUBUF instructions from working correctly with SOffsets. The immediate</i></td></tr>
<tr><th id="1701">1701</th><td><i>  // offset is unaffected.</i></td></tr>
<tr><th id="1702">1702</th><td>  <b>if</b> (<a class="local col0 ref" href="#390Overflow" title='Overflow' data-ref="390Overflow" data-ref-filename="390Overflow">Overflow</a> &gt; <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1703">1703</th><td>      <a class="local col7 ref" href="#387Subtarget" title='Subtarget' data-ref="387Subtarget" data-ref-filename="387Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="../GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv" data-ref-filename="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &lt;= <a class="type" href="../AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget" data-ref-filename="llvm..AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="../AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::SEA_ISLANDS" title='llvm::AMDGPUSubtarget::SEA_ISLANDS' data-ref="llvm::AMDGPUSubtarget::SEA_ISLANDS" data-ref-filename="llvm..AMDGPUSubtarget..SEA_ISLANDS">SEA_ISLANDS</a>)</td></tr>
<tr><th id="1704">1704</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1705">1705</th><td></td></tr>
<tr><th id="1706">1706</th><td>  <a class="local col6 ref" href="#386ImmOffset" title='ImmOffset' data-ref="386ImmOffset" data-ref-filename="386ImmOffset">ImmOffset</a> = <a class="local col4 ref" href="#384Imm" title='Imm' data-ref="384Imm" data-ref-filename="384Imm">Imm</a>;</td></tr>
<tr><th id="1707">1707</th><td>  <a class="local col5 ref" href="#385SOffset" title='SOffset' data-ref="385SOffset" data-ref-filename="385SOffset">SOffset</a> = <a class="local col0 ref" href="#390Overflow" title='Overflow' data-ref="390Overflow" data-ref-filename="390Overflow">Overflow</a>;</td></tr>
<tr><th id="1708">1708</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1709">1709</th><td>}</td></tr>
<tr><th id="1710">1710</th><td></td></tr>
<tr><th id="1711">1711</th><td><a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::SIModeRegisterDefaults" title='llvm::AMDGPU::SIModeRegisterDefaults' data-ref="llvm::AMDGPU::SIModeRegisterDefaults" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults">SIModeRegisterDefaults</a>::<dfn class="decl def fn" id="_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1ERKNS_8FunctionE" title='llvm::AMDGPU::SIModeRegisterDefaults::SIModeRegisterDefaults' data-ref="_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1ERKNS_8FunctionE" data-ref-filename="_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1ERKNS_8FunctionE">SIModeRegisterDefaults</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col3 decl" id="393F" title='F' data-type='const llvm::Function &amp;' data-ref="393F" data-ref-filename="393F">F</dfn>) {</td></tr>
<tr><th id="1712">1712</th><td>  *<b>this</b> <a class="member fn" href="AMDGPUBaseInfo.h.html#854" title='llvm::AMDGPU::SIModeRegisterDefaults::operator=' data-ref="_ZN4llvm6AMDGPU22SIModeRegisterDefaultsaSEOS1_" data-ref-filename="_ZN4llvm6AMDGPU22SIModeRegisterDefaultsaSEOS1_">=</a> <a class="member fn" href="AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU22SIModeRegisterDefaults24getDefaultForCallingConvEj" title='llvm::AMDGPU::SIModeRegisterDefaults::getDefaultForCallingConv' data-ref="_ZN4llvm6AMDGPU22SIModeRegisterDefaults24getDefaultForCallingConvEj" data-ref-filename="_ZN4llvm6AMDGPU22SIModeRegisterDefaults24getDefaultForCallingConvEj">getDefaultForCallingConv</a>(<a class="local col3 ref" href="#393F" title='F' data-ref="393F" data-ref-filename="393F">F</a>.<a class="ref fn" href="../../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>());</td></tr>
<tr><th id="1713">1713</th><td></td></tr>
<tr><th id="1714">1714</th><td>  <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col4 decl" id="394IEEEAttr" title='IEEEAttr' data-type='llvm::StringRef' data-ref="394IEEEAttr" data-ref-filename="394IEEEAttr">IEEEAttr</dfn> = <a class="local col3 ref" href="#393F" title='F' data-ref="393F" data-ref-filename="393F">F</a>.<a class="ref fn" href="../../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getFnAttributeENS_9StringRefE" title='llvm::Function::getFnAttribute' data-ref="_ZNK4llvm8Function14getFnAttributeENS_9StringRefE" data-ref-filename="_ZNK4llvm8Function14getFnAttributeENS_9StringRefE">getFnAttribute</a>(<a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-ieee"</q>).<a class="ref fn" href="../../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm9Attribute16getValueAsStringEv" title='llvm::Attribute::getValueAsString' data-ref="_ZNK4llvm9Attribute16getValueAsStringEv" data-ref-filename="_ZNK4llvm9Attribute16getValueAsStringEv">getValueAsString</a>();</td></tr>
<tr><th id="1715">1715</th><td>  <b>if</b> (!<a class="local col4 ref" href="#394IEEEAttr" title='IEEEAttr' data-ref="394IEEEAttr" data-ref-filename="394IEEEAttr">IEEEAttr</a>.<a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv" data-ref-filename="_ZNK4llvm9StringRef5emptyEv">empty</a>())</td></tr>
<tr><th id="1716">1716</th><td>    <a class="member field" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::SIModeRegisterDefaults::IEEE" title='llvm::AMDGPU::SIModeRegisterDefaults::IEEE' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::IEEE" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..IEEE">IEEE</a> = <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col4 ref" href="#394IEEEAttr" title='IEEEAttr' data-ref="394IEEEAttr" data-ref-filename="394IEEEAttr">IEEEAttr</a> <a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_" data-ref-filename="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"true"</q>;</td></tr>
<tr><th id="1717">1717</th><td></td></tr>
<tr><th id="1718">1718</th><td>  <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col5 decl" id="395DX10ClampAttr" title='DX10ClampAttr' data-type='llvm::StringRef' data-ref="395DX10ClampAttr" data-ref-filename="395DX10ClampAttr">DX10ClampAttr</dfn></td></tr>
<tr><th id="1719">1719</th><td>    = <a class="local col3 ref" href="#393F" title='F' data-ref="393F" data-ref-filename="393F">F</a>.<a class="ref fn" href="../../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getFnAttributeENS_9StringRefE" title='llvm::Function::getFnAttribute' data-ref="_ZNK4llvm8Function14getFnAttributeENS_9StringRefE" data-ref-filename="_ZNK4llvm8Function14getFnAttributeENS_9StringRefE">getFnAttribute</a>(<a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-dx10-clamp"</q>).<a class="ref fn" href="../../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm9Attribute16getValueAsStringEv" title='llvm::Attribute::getValueAsString' data-ref="_ZNK4llvm9Attribute16getValueAsStringEv" data-ref-filename="_ZNK4llvm9Attribute16getValueAsStringEv">getValueAsString</a>();</td></tr>
<tr><th id="1720">1720</th><td>  <b>if</b> (!<a class="local col5 ref" href="#395DX10ClampAttr" title='DX10ClampAttr' data-ref="395DX10ClampAttr" data-ref-filename="395DX10ClampAttr">DX10ClampAttr</a>.<a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv" data-ref-filename="_ZNK4llvm9StringRef5emptyEv">empty</a>())</td></tr>
<tr><th id="1721">1721</th><td>    <a class="member field" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp" title='llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..DX10Clamp">DX10Clamp</a> = <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col5 ref" href="#395DX10ClampAttr" title='DX10ClampAttr' data-ref="395DX10ClampAttr" data-ref-filename="395DX10ClampAttr">DX10ClampAttr</a> <a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_" data-ref-filename="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"true"</q>;</td></tr>
<tr><th id="1722">1722</th><td></td></tr>
<tr><th id="1723">1723</th><td>  <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col6 decl" id="396DenormF32Attr" title='DenormF32Attr' data-type='llvm::StringRef' data-ref="396DenormF32Attr" data-ref-filename="396DenormF32Attr">DenormF32Attr</dfn> = <a class="local col3 ref" href="#393F" title='F' data-ref="393F" data-ref-filename="393F">F</a>.<a class="ref fn" href="../../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getFnAttributeENS_9StringRefE" title='llvm::Function::getFnAttribute' data-ref="_ZNK4llvm8Function14getFnAttributeENS_9StringRefE" data-ref-filename="_ZNK4llvm8Function14getFnAttributeENS_9StringRefE">getFnAttribute</a>(<a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"denormal-fp-math-f32"</q>).<a class="ref fn" href="../../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm9Attribute16getValueAsStringEv" title='llvm::Attribute::getValueAsString' data-ref="_ZNK4llvm9Attribute16getValueAsStringEv" data-ref-filename="_ZNK4llvm9Attribute16getValueAsStringEv">getValueAsString</a>();</td></tr>
<tr><th id="1724">1724</th><td>  <b>if</b> (!<a class="local col6 ref" href="#396DenormF32Attr" title='DenormF32Attr' data-ref="396DenormF32Attr" data-ref-filename="396DenormF32Attr">DenormF32Attr</a>.<a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv" data-ref-filename="_ZNK4llvm9StringRef5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1725">1725</th><td>    <a class="type" href="../../../../include/llvm/ADT/FloatingPointMode.h.html#llvm::DenormalMode" title='llvm::DenormalMode' data-ref="llvm::DenormalMode" data-ref-filename="llvm..DenormalMode">DenormalMode</a> <dfn class="local col7 decl" id="397DenormMode" title='DenormMode' data-type='llvm::DenormalMode' data-ref="397DenormMode" data-ref-filename="397DenormMode">DenormMode</dfn> = <a class="ref fn" href="../../../../include/llvm/ADT/FloatingPointMode.h.html#_ZN4llvm24parseDenormalFPAttributeENS_9StringRefE" title='llvm::parseDenormalFPAttribute' data-ref="_ZN4llvm24parseDenormalFPAttributeENS_9StringRefE" data-ref-filename="_ZN4llvm24parseDenormalFPAttributeENS_9StringRefE">parseDenormalFPAttribute</a>(<a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#396DenormF32Attr" title='DenormF32Attr' data-ref="396DenormF32Attr" data-ref-filename="396DenormF32Attr">DenormF32Attr</a>);</td></tr>
<tr><th id="1726">1726</th><td>    <a class="member field" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP32InputDenormals">FP32InputDenormals</a> = <a class="local col7 ref" href="#397DenormMode" title='DenormMode' data-ref="397DenormMode" data-ref-filename="397DenormMode">DenormMode</a>.<a class="ref field" href="../../../../include/llvm/ADT/FloatingPointMode.h.html#llvm::DenormalMode::Input" title='llvm::DenormalMode::Input' data-ref="llvm::DenormalMode::Input" data-ref-filename="llvm..DenormalMode..Input">Input</a> == <a class="type" href="../../../../include/llvm/ADT/FloatingPointMode.h.html#llvm::DenormalMode" title='llvm::DenormalMode' data-ref="llvm::DenormalMode" data-ref-filename="llvm..DenormalMode">DenormalMode</a>::<a class="enum" href="../../../../include/llvm/ADT/FloatingPointMode.h.html#llvm::DenormalMode::IEEE" title='llvm::DenormalMode::IEEE' data-ref="llvm::DenormalMode::IEEE" data-ref-filename="llvm..DenormalMode..IEEE">IEEE</a>;</td></tr>
<tr><th id="1727">1727</th><td>    <a class="member field" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP32OutputDenormals">FP32OutputDenormals</a> = <a class="local col7 ref" href="#397DenormMode" title='DenormMode' data-ref="397DenormMode" data-ref-filename="397DenormMode">DenormMode</a>.<a class="ref field" href="../../../../include/llvm/ADT/FloatingPointMode.h.html#llvm::DenormalMode::Output" title='llvm::DenormalMode::Output' data-ref="llvm::DenormalMode::Output" data-ref-filename="llvm..DenormalMode..Output">Output</a> == <a class="type" href="../../../../include/llvm/ADT/FloatingPointMode.h.html#llvm::DenormalMode" title='llvm::DenormalMode' data-ref="llvm::DenormalMode" data-ref-filename="llvm..DenormalMode">DenormalMode</a>::<a class="enum" href="../../../../include/llvm/ADT/FloatingPointMode.h.html#llvm::DenormalMode::IEEE" title='llvm::DenormalMode::IEEE' data-ref="llvm::DenormalMode::IEEE" data-ref-filename="llvm..DenormalMode..IEEE">IEEE</a>;</td></tr>
<tr><th id="1728">1728</th><td>  }</td></tr>
<tr><th id="1729">1729</th><td></td></tr>
<tr><th id="1730">1730</th><td>  <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col8 decl" id="398DenormAttr" title='DenormAttr' data-type='llvm::StringRef' data-ref="398DenormAttr" data-ref-filename="398DenormAttr">DenormAttr</dfn> = <a class="local col3 ref" href="#393F" title='F' data-ref="393F" data-ref-filename="393F">F</a>.<a class="ref fn" href="../../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getFnAttributeENS_9StringRefE" title='llvm::Function::getFnAttribute' data-ref="_ZNK4llvm8Function14getFnAttributeENS_9StringRefE" data-ref-filename="_ZNK4llvm8Function14getFnAttributeENS_9StringRefE">getFnAttribute</a>(<a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"denormal-fp-math"</q>).<a class="ref fn" href="../../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm9Attribute16getValueAsStringEv" title='llvm::Attribute::getValueAsString' data-ref="_ZNK4llvm9Attribute16getValueAsStringEv" data-ref-filename="_ZNK4llvm9Attribute16getValueAsStringEv">getValueAsString</a>();</td></tr>
<tr><th id="1731">1731</th><td>  <b>if</b> (!<a class="local col8 ref" href="#398DenormAttr" title='DenormAttr' data-ref="398DenormAttr" data-ref-filename="398DenormAttr">DenormAttr</a>.<a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv" data-ref-filename="_ZNK4llvm9StringRef5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1732">1732</th><td>    <a class="type" href="../../../../include/llvm/ADT/FloatingPointMode.h.html#llvm::DenormalMode" title='llvm::DenormalMode' data-ref="llvm::DenormalMode" data-ref-filename="llvm..DenormalMode">DenormalMode</a> <dfn class="local col9 decl" id="399DenormMode" title='DenormMode' data-type='llvm::DenormalMode' data-ref="399DenormMode" data-ref-filename="399DenormMode">DenormMode</dfn> = <a class="ref fn" href="../../../../include/llvm/ADT/FloatingPointMode.h.html#_ZN4llvm24parseDenormalFPAttributeENS_9StringRefE" title='llvm::parseDenormalFPAttribute' data-ref="_ZN4llvm24parseDenormalFPAttributeENS_9StringRefE" data-ref-filename="_ZN4llvm24parseDenormalFPAttributeENS_9StringRefE">parseDenormalFPAttribute</a>(<a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col8 ref" href="#398DenormAttr" title='DenormAttr' data-ref="398DenormAttr" data-ref-filename="398DenormAttr">DenormAttr</a>);</td></tr>
<tr><th id="1733">1733</th><td></td></tr>
<tr><th id="1734">1734</th><td>    <b>if</b> (<a class="local col6 ref" href="#396DenormF32Attr" title='DenormF32Attr' data-ref="396DenormF32Attr" data-ref-filename="396DenormF32Attr">DenormF32Attr</a>.<a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv" data-ref-filename="_ZNK4llvm9StringRef5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1735">1735</th><td>      <a class="member field" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP32InputDenormals">FP32InputDenormals</a> = <a class="local col9 ref" href="#399DenormMode" title='DenormMode' data-ref="399DenormMode" data-ref-filename="399DenormMode">DenormMode</a>.<a class="ref field" href="../../../../include/llvm/ADT/FloatingPointMode.h.html#llvm::DenormalMode::Input" title='llvm::DenormalMode::Input' data-ref="llvm::DenormalMode::Input" data-ref-filename="llvm..DenormalMode..Input">Input</a> == <a class="type" href="../../../../include/llvm/ADT/FloatingPointMode.h.html#llvm::DenormalMode" title='llvm::DenormalMode' data-ref="llvm::DenormalMode" data-ref-filename="llvm..DenormalMode">DenormalMode</a>::<a class="enum" href="../../../../include/llvm/ADT/FloatingPointMode.h.html#llvm::DenormalMode::IEEE" title='llvm::DenormalMode::IEEE' data-ref="llvm::DenormalMode::IEEE" data-ref-filename="llvm..DenormalMode..IEEE">IEEE</a>;</td></tr>
<tr><th id="1736">1736</th><td>      <a class="member field" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP32OutputDenormals">FP32OutputDenormals</a> = <a class="local col9 ref" href="#399DenormMode" title='DenormMode' data-ref="399DenormMode" data-ref-filename="399DenormMode">DenormMode</a>.<a class="ref field" href="../../../../include/llvm/ADT/FloatingPointMode.h.html#llvm::DenormalMode::Output" title='llvm::DenormalMode::Output' data-ref="llvm::DenormalMode::Output" data-ref-filename="llvm..DenormalMode..Output">Output</a> == <a class="type" href="../../../../include/llvm/ADT/FloatingPointMode.h.html#llvm::DenormalMode" title='llvm::DenormalMode' data-ref="llvm::DenormalMode" data-ref-filename="llvm..DenormalMode">DenormalMode</a>::<a class="enum" href="../../../../include/llvm/ADT/FloatingPointMode.h.html#llvm::DenormalMode::IEEE" title='llvm::DenormalMode::IEEE' data-ref="llvm::DenormalMode::IEEE" data-ref-filename="llvm..DenormalMode..IEEE">IEEE</a>;</td></tr>
<tr><th id="1737">1737</th><td>    }</td></tr>
<tr><th id="1738">1738</th><td></td></tr>
<tr><th id="1739">1739</th><td>    <a class="member field" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP64FP16InputDenormals">FP64FP16InputDenormals</a> = <a class="local col9 ref" href="#399DenormMode" title='DenormMode' data-ref="399DenormMode" data-ref-filename="399DenormMode">DenormMode</a>.<a class="ref field" href="../../../../include/llvm/ADT/FloatingPointMode.h.html#llvm::DenormalMode::Input" title='llvm::DenormalMode::Input' data-ref="llvm::DenormalMode::Input" data-ref-filename="llvm..DenormalMode..Input">Input</a> == <a class="type" href="../../../../include/llvm/ADT/FloatingPointMode.h.html#llvm::DenormalMode" title='llvm::DenormalMode' data-ref="llvm::DenormalMode" data-ref-filename="llvm..DenormalMode">DenormalMode</a>::<a class="enum" href="../../../../include/llvm/ADT/FloatingPointMode.h.html#llvm::DenormalMode::IEEE" title='llvm::DenormalMode::IEEE' data-ref="llvm::DenormalMode::IEEE" data-ref-filename="llvm..DenormalMode..IEEE">IEEE</a>;</td></tr>
<tr><th id="1740">1740</th><td>    <a class="member field" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP64FP16OutputDenormals">FP64FP16OutputDenormals</a> = <a class="local col9 ref" href="#399DenormMode" title='DenormMode' data-ref="399DenormMode" data-ref-filename="399DenormMode">DenormMode</a>.<a class="ref field" href="../../../../include/llvm/ADT/FloatingPointMode.h.html#llvm::DenormalMode::Output" title='llvm::DenormalMode::Output' data-ref="llvm::DenormalMode::Output" data-ref-filename="llvm..DenormalMode..Output">Output</a> == <a class="type" href="../../../../include/llvm/ADT/FloatingPointMode.h.html#llvm::DenormalMode" title='llvm::DenormalMode' data-ref="llvm::DenormalMode" data-ref-filename="llvm..DenormalMode">DenormalMode</a>::<a class="enum" href="../../../../include/llvm/ADT/FloatingPointMode.h.html#llvm::DenormalMode::IEEE" title='llvm::DenormalMode::IEEE' data-ref="llvm::DenormalMode::IEEE" data-ref-filename="llvm..DenormalMode..IEEE">IEEE</a>;</td></tr>
<tr><th id="1741">1741</th><td>  }</td></tr>
<tr><th id="1742">1742</th><td>}</td></tr>
<tr><th id="1743">1743</th><td></td></tr>
<tr><th id="1744">1744</th><td><b>namespace</b> {</td></tr>
<tr><th id="1745">1745</th><td></td></tr>
<tr><th id="1746">1746</th><td><b>struct</b> <dfn class="tu type def" id="llvm::AMDGPU::(anonymousnamespace)::SourceOfDivergence" title='llvm::AMDGPU::(anonymous namespace)::SourceOfDivergence' data-ref="llvm::AMDGPU::(anonymousnamespace)::SourceOfDivergence" data-ref-filename="llvm..AMDGPU..(anonymousnamespace)..SourceOfDivergence">SourceOfDivergence</dfn> {</td></tr>
<tr><th id="1747">1747</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="llvm::AMDGPU::(anonymousnamespace)::SourceOfDivergence::Intr" title='llvm::AMDGPU::(anonymous namespace)::SourceOfDivergence::Intr' data-type='unsigned int' data-ref="llvm::AMDGPU::(anonymousnamespace)::SourceOfDivergence::Intr" data-ref-filename="llvm..AMDGPU..(anonymousnamespace)..SourceOfDivergence..Intr">Intr</dfn>;</td></tr>
<tr><th id="1748">1748</th><td>};</td></tr>
<tr><th id="1749">1749</th><td><em>const</em> <a class="tu type" href="#llvm::AMDGPU::(anonymousnamespace)::SourceOfDivergence" title='llvm::AMDGPU::(anonymous namespace)::SourceOfDivergence' data-ref="llvm::AMDGPU::(anonymousnamespace)::SourceOfDivergence" data-ref-filename="llvm..AMDGPU..(anonymousnamespace)..SourceOfDivergence">SourceOfDivergence</a> *<dfn class="tu decl fn" id="_ZN4llvm6AMDGPU12_GLOBAL__N_124lookupSourceOfDivergenceEj" title='llvm::AMDGPU::(anonymous namespace)::lookupSourceOfDivergence' data-type='const llvm::AMDGPU::(anonymous namespace)::SourceOfDivergence * llvm::AMDGPU::(anonymous namespace)::lookupSourceOfDivergence(unsigned int Intr)' data-ref="_ZN4llvm6AMDGPU12_GLOBAL__N_124lookupSourceOfDivergenceEj" data-ref-filename="_ZN4llvm6AMDGPU12_GLOBAL__N_124lookupSourceOfDivergenceEj">lookupSourceOfDivergence</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="400Intr" title='Intr' data-type='unsigned int' data-ref="400Intr" data-ref-filename="400Intr">Intr</dfn>);</td></tr>
<tr><th id="1750">1750</th><td></td></tr>
<tr><th id="1751">1751</th><td><u>#define <dfn class="macro" id="_M/GET_SourcesOfDivergence_IMPL" data-ref="_M/GET_SourcesOfDivergence_IMPL">GET_SourcesOfDivergence_IMPL</dfn></u></td></tr>
<tr><th id="1752">1752</th><td><u>#define <dfn class="macro" id="_M/GET_Gfx9BufferFormat_IMPL" data-ref="_M/GET_Gfx9BufferFormat_IMPL">GET_Gfx9BufferFormat_IMPL</dfn></u></td></tr>
<tr><th id="1753">1753</th><td><u>#define <dfn class="macro" id="_M/GET_Gfx10PlusBufferFormat_IMPL" data-ref="_M/GET_Gfx10PlusBufferFormat_IMPL">GET_Gfx10PlusBufferFormat_IMPL</dfn></u></td></tr>
<tr><th id="1754">1754</th><td><u>#include <a href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html">"AMDGPUGenSearchableTables.inc"</a></u></td></tr>
<tr><th id="1755">1755</th><td></td></tr>
<tr><th id="1756">1756</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="1757">1757</th><td></td></tr>
<tr><th id="1758">1758</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU29isIntrinsicSourceOfDivergenceEj" title='llvm::AMDGPU::isIntrinsicSourceOfDivergence' data-ref="_ZN4llvm6AMDGPU29isIntrinsicSourceOfDivergenceEj" data-ref-filename="_ZN4llvm6AMDGPU29isIntrinsicSourceOfDivergenceEj">isIntrinsicSourceOfDivergence</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="401IntrID" title='IntrID' data-type='unsigned int' data-ref="401IntrID" data-ref-filename="401IntrID">IntrID</dfn>) {</td></tr>
<tr><th id="1759">1759</th><td>  <b>return</b> <a class="ref fn" href="#_ZN4llvm6AMDGPU12_GLOBAL__N_124lookupSourceOfDivergenceEj" title='llvm::AMDGPU::(anonymous namespace)::lookupSourceOfDivergence' data-ref="_ZN4llvm6AMDGPU12_GLOBAL__N_124lookupSourceOfDivergenceEj" data-ref-filename="_ZN4llvm6AMDGPU12_GLOBAL__N_124lookupSourceOfDivergenceEj">lookupSourceOfDivergence</a>(<a class="local col1 ref" href="#401IntrID" title='IntrID' data-ref="401IntrID" data-ref-filename="401IntrID">IntrID</a>);</td></tr>
<tr><th id="1760">1760</th><td>}</td></tr>
<tr><th id="1761">1761</th><td></td></tr>
<tr><th id="1762">1762</th><td><em>const</em> <a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::GcnBufferFormatInfo" title='llvm::AMDGPU::GcnBufferFormatInfo' data-ref="llvm::AMDGPU::GcnBufferFormatInfo" data-ref-filename="llvm..AMDGPU..GcnBufferFormatInfo">GcnBufferFormatInfo</a> *<dfn class="decl def fn" id="_ZN4llvm6AMDGPU22getGcnBufferFormatInfoEhhhRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::getGcnBufferFormatInfo' data-ref="_ZN4llvm6AMDGPU22getGcnBufferFormatInfoEhhhRKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU22getGcnBufferFormatInfoEhhhRKNS_15MCSubtargetInfoE">getGcnBufferFormatInfo</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col2 decl" id="402BitsPerComp" title='BitsPerComp' data-type='uint8_t' data-ref="402BitsPerComp" data-ref-filename="402BitsPerComp">BitsPerComp</dfn>,</td></tr>
<tr><th id="1763">1763</th><td>                                                  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col3 decl" id="403NumComponents" title='NumComponents' data-type='uint8_t' data-ref="403NumComponents" data-ref-filename="403NumComponents">NumComponents</dfn>,</td></tr>
<tr><th id="1764">1764</th><td>                                                  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col4 decl" id="404NumFormat" title='NumFormat' data-type='uint8_t' data-ref="404NumFormat" data-ref-filename="404NumFormat">NumFormat</dfn>,</td></tr>
<tr><th id="1765">1765</th><td>                                                  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="405STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="405STI" data-ref-filename="405STI">STI</dfn>) {</td></tr>
<tr><th id="1766">1766</th><td>  <b>return</b> <a class="ref fn" href="#_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX10Plus' data-ref="_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE">isGFX10Plus</a>(<a class="local col5 ref" href="#405STI" title='STI' data-ref="405STI" data-ref-filename="405STI">STI</a>)</td></tr>
<tr><th id="1767">1767</th><td>             ? <a class="ref fn" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html#_ZN4llvm6AMDGPU12_GLOBAL__N_128getGfx10PlusBufferFormatInfoEhhh" title='llvm::AMDGPU::(anonymous namespace)::getGfx10PlusBufferFormatInfo' data-ref="_ZN4llvm6AMDGPU12_GLOBAL__N_128getGfx10PlusBufferFormatInfoEhhh" data-ref-filename="_ZN4llvm6AMDGPU12_GLOBAL__N_128getGfx10PlusBufferFormatInfoEhhh">getGfx10PlusBufferFormatInfo</a>(<a class="local col2 ref" href="#402BitsPerComp" title='BitsPerComp' data-ref="402BitsPerComp" data-ref-filename="402BitsPerComp">BitsPerComp</a>, <a class="local col3 ref" href="#403NumComponents" title='NumComponents' data-ref="403NumComponents" data-ref-filename="403NumComponents">NumComponents</a>,</td></tr>
<tr><th id="1768">1768</th><td>                                            <a class="local col4 ref" href="#404NumFormat" title='NumFormat' data-ref="404NumFormat" data-ref-filename="404NumFormat">NumFormat</a>)</td></tr>
<tr><th id="1769">1769</th><td>             : <a class="ref fn" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html#_ZN4llvm6AMDGPU12_GLOBAL__N_123getGfx9BufferFormatInfoEhhh" title='llvm::AMDGPU::(anonymous namespace)::getGfx9BufferFormatInfo' data-ref="_ZN4llvm6AMDGPU12_GLOBAL__N_123getGfx9BufferFormatInfoEhhh" data-ref-filename="_ZN4llvm6AMDGPU12_GLOBAL__N_123getGfx9BufferFormatInfoEhhh">getGfx9BufferFormatInfo</a>(<a class="local col2 ref" href="#402BitsPerComp" title='BitsPerComp' data-ref="402BitsPerComp" data-ref-filename="402BitsPerComp">BitsPerComp</a>, <a class="local col3 ref" href="#403NumComponents" title='NumComponents' data-ref="403NumComponents" data-ref-filename="403NumComponents">NumComponents</a>, <a class="local col4 ref" href="#404NumFormat" title='NumFormat' data-ref="404NumFormat" data-ref-filename="404NumFormat">NumFormat</a>);</td></tr>
<tr><th id="1770">1770</th><td>}</td></tr>
<tr><th id="1771">1771</th><td></td></tr>
<tr><th id="1772">1772</th><td><em>const</em> <a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::GcnBufferFormatInfo" title='llvm::AMDGPU::GcnBufferFormatInfo' data-ref="llvm::AMDGPU::GcnBufferFormatInfo" data-ref-filename="llvm..AMDGPU..GcnBufferFormatInfo">GcnBufferFormatInfo</a> *<dfn class="decl def fn" id="_ZN4llvm6AMDGPU22getGcnBufferFormatInfoEhRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::getGcnBufferFormatInfo' data-ref="_ZN4llvm6AMDGPU22getGcnBufferFormatInfoEhRKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU22getGcnBufferFormatInfoEhRKNS_15MCSubtargetInfoE">getGcnBufferFormatInfo</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col6 decl" id="406Format" title='Format' data-type='uint8_t' data-ref="406Format" data-ref-filename="406Format">Format</dfn>,</td></tr>
<tr><th id="1773">1773</th><td>                                                  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="407STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="407STI" data-ref-filename="407STI">STI</dfn>) {</td></tr>
<tr><th id="1774">1774</th><td>  <b>return</b> <a class="ref fn" href="#_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX10Plus' data-ref="_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE">isGFX10Plus</a>(<a class="local col7 ref" href="#407STI" title='STI' data-ref="407STI" data-ref-filename="407STI">STI</a>) ? <a class="ref fn" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html#_ZN4llvm6AMDGPU12_GLOBAL__N_128getGfx10PlusBufferFormatInfoEh" title='llvm::AMDGPU::(anonymous namespace)::getGfx10PlusBufferFormatInfo' data-ref="_ZN4llvm6AMDGPU12_GLOBAL__N_128getGfx10PlusBufferFormatInfoEh" data-ref-filename="_ZN4llvm6AMDGPU12_GLOBAL__N_128getGfx10PlusBufferFormatInfoEh">getGfx10PlusBufferFormatInfo</a>(<a class="local col6 ref" href="#406Format" title='Format' data-ref="406Format" data-ref-filename="406Format">Format</a>)</td></tr>
<tr><th id="1775">1775</th><td>                          : <a class="ref fn" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html#_ZN4llvm6AMDGPU12_GLOBAL__N_123getGfx9BufferFormatInfoEh" title='llvm::AMDGPU::(anonymous namespace)::getGfx9BufferFormatInfo' data-ref="_ZN4llvm6AMDGPU12_GLOBAL__N_123getGfx9BufferFormatInfoEh" data-ref-filename="_ZN4llvm6AMDGPU12_GLOBAL__N_123getGfx9BufferFormatInfoEh">getGfx9BufferFormatInfo</a>(<a class="local col6 ref" href="#406Format" title='Format' data-ref="406Format" data-ref-filename="406Format">Format</a>);</td></tr>
<tr><th id="1776">1776</th><td>}</td></tr>
<tr><th id="1777">1777</th><td></td></tr>
<tr><th id="1778">1778</th><td>} <i>// namespace AMDGPU</i></td></tr>
<tr><th id="1779">1779</th><td></td></tr>
<tr><th id="1780">1780</th><td><a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="decl def fn" id="_ZN4llvmlsERNS_11raw_ostreamENS_6AMDGPU7IsaInfo15TargetIDSettingE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_6AMDGPU7IsaInfo15TargetIDSettingE" data-ref-filename="_ZN4llvmlsERNS_11raw_ostreamENS_6AMDGPU7IsaInfo15TargetIDSettingE"><b>operator</b>&lt;&lt;</dfn>(<a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col8 decl" id="408OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="408OS" data-ref-filename="408OS">OS</dfn>,</td></tr>
<tr><th id="1781">1781</th><td>                        <em>const</em> <span class="namespace">AMDGPU::IsaInfo::</span><a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::TargetIDSetting" title='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting">TargetIDSetting</a> <dfn class="local col9 decl" id="409S" title='S' data-type='const AMDGPU::IsaInfo::TargetIDSetting' data-ref="409S" data-ref-filename="409S">S</dfn>) {</td></tr>
<tr><th id="1782">1782</th><td>  <b>switch</b> (<a class="local col9 ref" href="#409S" title='S' data-ref="409S" data-ref-filename="409S">S</a>) {</td></tr>
<tr><th id="1783">1783</th><td>  <b>case</b> (<span class="namespace">AMDGPU::IsaInfo::</span><a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::TargetIDSetting" title='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting">TargetIDSetting</a>::<a class="enum" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::TargetIDSetting::Unsupported" title='llvm::AMDGPU::IsaInfo::TargetIDSetting::Unsupported' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting::Unsupported" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting..Unsupported">Unsupported</a>):</td></tr>
<tr><th id="1784">1784</th><td>    <a class="local col8 ref" href="#408OS" title='OS' data-ref="408OS" data-ref-filename="408OS">OS</a> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unsupported"</q>;</td></tr>
<tr><th id="1785">1785</th><td>    <b>break</b>;</td></tr>
<tr><th id="1786">1786</th><td>  <b>case</b> (<span class="namespace">AMDGPU::IsaInfo::</span><a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::TargetIDSetting" title='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting">TargetIDSetting</a>::<a class="enum" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::TargetIDSetting::Any" title='llvm::AMDGPU::IsaInfo::TargetIDSetting::Any' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting::Any" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting..Any">Any</a>):</td></tr>
<tr><th id="1787">1787</th><td>    <a class="local col8 ref" href="#408OS" title='OS' data-ref="408OS" data-ref-filename="408OS">OS</a> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Any"</q>;</td></tr>
<tr><th id="1788">1788</th><td>    <b>break</b>;</td></tr>
<tr><th id="1789">1789</th><td>  <b>case</b> (<span class="namespace">AMDGPU::IsaInfo::</span><a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::TargetIDSetting" title='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting">TargetIDSetting</a>::<a class="enum" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::TargetIDSetting::Off" title='llvm::AMDGPU::IsaInfo::TargetIDSetting::Off' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting::Off" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting..Off">Off</a>):</td></tr>
<tr><th id="1790">1790</th><td>    <a class="local col8 ref" href="#408OS" title='OS' data-ref="408OS" data-ref-filename="408OS">OS</a> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Off"</q>;</td></tr>
<tr><th id="1791">1791</th><td>    <b>break</b>;</td></tr>
<tr><th id="1792">1792</th><td>  <b>case</b> (<span class="namespace">AMDGPU::IsaInfo::</span><a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::TargetIDSetting" title='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting">TargetIDSetting</a>::<a class="enum" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::TargetIDSetting::On" title='llvm::AMDGPU::IsaInfo::TargetIDSetting::On' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting::On" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting..On">On</a>):</td></tr>
<tr><th id="1793">1793</th><td>    <a class="local col8 ref" href="#408OS" title='OS' data-ref="408OS" data-ref-filename="408OS">OS</a> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"On"</q>;</td></tr>
<tr><th id="1794">1794</th><td>    <b>break</b>;</td></tr>
<tr><th id="1795">1795</th><td>  }</td></tr>
<tr><th id="1796">1796</th><td>  <b>return</b> <a class="local col8 ref" href="#408OS" title='OS' data-ref="408OS" data-ref-filename="408OS">OS</a>;</td></tr>
<tr><th id="1797">1797</th><td>}</td></tr>
<tr><th id="1798">1798</th><td></td></tr>
<tr><th id="1799">1799</th><td>} <i>// namespace llvm</i></td></tr>
<tr><th id="1800">1800</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>