// Seed: 1870664301
module module_0 (
    input wor id_0
);
  assign module_1.type_8 = 0;
  wire id_2 = id_2, id_3;
  wire id_4 = id_4;
  module_2 modCall_1 (
      id_3,
      id_3
  );
  always $display;
endmodule
module module_1 (
    input  tri1  id_0,
    input  wor   id_1
    , id_5,
    output logic id_2,
    input  tri0  id_3
);
  reg id_6, id_7;
  always begin : LABEL_0
    id_2 <= id_6;
    $display(1);
    id_5 <= 1;
  end
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  wire id_4;
  wire id_5;
endmodule
