{
 "Device" : "GW1NR-9C",
 "Files" : [
  {
   "Path" : "C:/Users/PC/Documents/GOWINFPGA/PF/src/AF.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/PC/Documents/GOWINFPGA/PF/src/dead_timeV2.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/PC/Documents/GOWINFPGA/PF/src/gowin_clkdiv/gowin_clkdiv.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/PC/Documents/GOWINFPGA/PF/src/LSCLK.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/PC/Documents/GOWINFPGA/PF/src/MAF.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/PC/Documents/GOWINFPGA/PF/src/portadora.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/PC/Documents/GOWINFPGA/PF/src/signal_demux.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/PC/Documents/GOWINFPGA/PF/src/spwm.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/PC/Documents/GOWINFPGA/PF/src/top_PF.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Users/PC/Documents/GOWINFPGA/PF/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}