
<!DOCTYPE html>


<html lang="en" data-content_root="../" >

  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>Struct pwm &#8212; docs</title>
  
  
  
  <script data-cfasync="false">
    document.documentElement.dataset.mode = localStorage.getItem("mode") || "";
    document.documentElement.dataset.theme = localStorage.getItem("theme") || "";
  </script>
  
  <!-- Loaded before other Sphinx assets -->
  <link href="../_static/styles/theme.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
<link href="../_static/styles/bootstrap.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
<link href="../_static/styles/pydata-sphinx-theme.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />

  
  <link href="../_static/vendor/fontawesome/6.5.2/css/all.min.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
  <link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.5.2/webfonts/fa-solid-900.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.5.2/webfonts/fa-brands-400.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.5.2/webfonts/fa-regular-400.woff2" />

    <link rel="stylesheet" type="text/css" href="../_static/pygments.css?v=8f2a1f02" />
    <link rel="stylesheet" type="text/css" href="../_static/styles/sphinx-book-theme.css?v=eba8b062" />
    <link rel="stylesheet" type="text/css" href="../_static/collapsible-lists/css/tree_view.css?v=a885cde7" />
  
  <!-- Pre-loaded scripts that we'll load fully later -->
  <link rel="preload" as="script" href="../_static/scripts/bootstrap.js?digest=dfe6caa3a7d634c4db9b" />
<link rel="preload" as="script" href="../_static/scripts/pydata-sphinx-theme.js?digest=dfe6caa3a7d634c4db9b" />
  <script src="../_static/vendor/fontawesome/6.5.2/js/all.min.js?digest=dfe6caa3a7d634c4db9b"></script>

    <script src="../_static/documentation_options.js?v=17e9e66e"></script>
    <script src="../_static/doctools.js?v=fd6eb6e6"></script>
    <script src="../_static/sphinx_highlight.js?v=6ffebe34"></script>
    <script src="../_static/scripts/sphinx-book-theme.js?v=887ef09a"></script>
    <script src="../_static/collapsible-lists/js/CollapsibleLists.compressed.js?v=73120307"></script>
    <script src="../_static/collapsible-lists/js/apply-collapsible-lists.js?v=660e4f45"></script>
    <script>DOCUMENTATION_OPTIONS.pagename = 'generated/structRP2040_1_1pwm';</script>
    <link rel="icon" href="https://www.libre-embedded.com/favicon.ico"/>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="Struct resets" href="structRP2040_1_1resets.html" />
    <link rel="prev" title="Struct psm" href="structRP2040_1_1psm.html" />
  <meta name="viewport" content="width=device-width, initial-scale=1"/>
  <meta name="docsearch:language" content="en"/>
  </head>
  
  
  <body data-bs-spy="scroll" data-bs-target=".bd-toc-nav" data-offset="180" data-bs-root-margin="0px 0px -60%" data-default-mode="">

  
  
  <div id="pst-skip-link" class="skip-link d-print-none"><a href="#main-content">Skip to main content</a></div>
  
  <div id="pst-scroll-pixel-helper"></div>
  
  <button type="button" class="btn rounded-pill" id="pst-back-to-top">
    <i class="fa-solid fa-arrow-up"></i>Back to top</button>

  
  <input type="checkbox"
          class="sidebar-toggle"
          id="pst-primary-sidebar-checkbox"/>
  <label class="overlay overlay-primary" for="pst-primary-sidebar-checkbox"></label>
  
  <input type="checkbox"
          class="sidebar-toggle"
          id="pst-secondary-sidebar-checkbox"/>
  <label class="overlay overlay-secondary" for="pst-secondary-sidebar-checkbox"></label>
  
  <div class="search-button__wrapper">
    <div class="search-button__overlay"></div>
    <div class="search-button__search-container">
<form class="bd-search d-flex align-items-center"
      action="../search.html"
      method="get">
  <i class="fa-solid fa-magnifying-glass"></i>
  <input type="search"
         class="form-control"
         name="q"
         id="search-input"
         placeholder="Search..."
         aria-label="Search..."
         autocomplete="off"
         autocorrect="off"
         autocapitalize="off"
         spellcheck="false"/>
  <span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd>K</kbd></span>
</form></div>
  </div>

  <div class="pst-async-banner-revealer d-none">
  <aside id="bd-header-version-warning" class="d-none d-print-none" aria-label="Version warning"></aside>
</div>

  
    <header class="bd-header navbar navbar-expand-lg bd-navbar d-print-none">
    </header>
  

  <div class="bd-container">
    <div class="bd-container__inner bd-page-width">
      
      
      
      <div class="bd-sidebar-primary bd-sidebar">
        

  
  <div class="sidebar-header-items sidebar-primary__section">
    
    
    
    
  </div>
  
    <div class="sidebar-primary-items__start sidebar-primary__section">
        <div class="sidebar-primary-item">

  
    
  

<a class="navbar-brand logo" href="../index.html">
  
  
  
  
  
    
    
      
    
    
    <img src="https://www.libre-embedded.com/static/png/chip-circle-bootstrap/128x128.png" class="logo__image only-light" alt="docs - Home"/>
    <script>document.write(`<img src="https://www.libre-embedded.com/static/png/chip-circle-bootstrap/128x128.png" class="logo__image only-dark" alt="docs - Home"/>`);</script>
  
  
</a></div>
        <div class="sidebar-primary-item">

 <script>
 document.write(`
   <button class="btn search-button-field search-button__button" title="Search" aria-label="Search" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass"></i>
    <span class="search-button__default-text">Search</span>
    <span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd class="kbd-shortcut__modifier">K</kbd></span>
   </button>
 `);
 </script></div>
        <div class="sidebar-primary-item"><nav class="bd-links bd-docs-nav" aria-label="Main">
    <div class="bd-toc-item navbar-nav active">
        <p aria-level="2" class="caption" role="heading"><span class="caption-text">Interface Documentation</span></p>
<ul class="current nav bd-sidenav">
<li class="toctree-l1 current active has-children"><a class="reference internal" href="root.html">Library API</a><details open="open"><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="namespace_RP2040.html">Namespace RP2040</a></li>
<li class="toctree-l2"><a class="reference internal" href="conceptRP2040_1_1byte__size.html">Concept byte_size</a></li>
<li class="toctree-l2"><a class="reference internal" href="conceptRP2040_1_1ifgen__struct.html">Concept ifgen_struct</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1adc.html">Struct adc</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1busctrl.html">Struct busctrl</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1clocks.html">Struct clocks</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1dma.html">Struct dma</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1dma__control.html">Struct dma_control</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1dma__debug.html">Struct dma_debug</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1i2c.html">Struct i2c</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1interrupt__cluster.html">Struct interrupt_cluster</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1io__bank.html">Struct io_bank</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1io__qspi.html">Struct io_qspi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pads__bank.html">Struct pads_bank</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pads__qspi.html">Struct pads_qspi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pio.html">Struct pio</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pio__interrupt__cluster.html">Struct pio_interrupt_cluster</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pio__sm.html">Struct pio_sm</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pll__sys.html">Struct pll_sys</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1ppb.html">Struct ppb</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1psm.html">Struct psm</a></li>
<li class="toctree-l2 current active"><a class="current reference internal" href="#">Struct pwm</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1resets.html">Struct resets</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1rosc.html">Struct rosc</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1rtc.html">Struct rtc</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1sio.html">Struct sio</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1spi.html">Struct spi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1syscfg.html">Struct syscfg</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1sysinfo.html">Struct sysinfo</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1tbman.html">Struct tbman</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1timer.html">Struct timer</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1usbctrl__dpram.html">Struct usbctrl_dpram</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1usbctrl__regs.html">Struct usbctrl_regs</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1vreg__and__chip__reset.html">Struct vreg_and_chip_reset</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1watchdog.html">Struct watchdog</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1xip__ctrl.html">Struct xip_ctrl</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1xip__ssi.html">Struct xip_ssi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1xosc.html">Struct xosc</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_BUSCTRL__PERFSEL_8h_1a91ea0d6cf206bdb8c1d14baddba930b9.html">Enum BUSCTRL_PERFSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1a538de767e8970cc3ad10111eef4223b2.html">Enum CLOCKS_CLK_ADC_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1ae4c9b948e6d8e4d6b52f3dcf7f82d013.html">Enum CLOCKS_CLK_GPOUT0_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1ae9e37ac43e0545cc1c2304753ab4af4d.html">Enum CLOCKS_CLK_GPOUT1_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1aa07fd69b38b19b6e1c68c5b912c600f9.html">Enum CLOCKS_CLK_GPOUT2_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1a5525fdaf8fc994805cf9dfeaa9ed7594.html">Enum CLOCKS_CLK_GPOUT3_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1a4e17fc805aa2734f9a7e0eb5c7da8e1f.html">Enum CLOCKS_CLK_PERI_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a5d6f4ad6838e30d915c48b93b521ac40.html">Enum CLOCKS_CLK_REF_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__REF__CTRL__SRC_8h_1a7077a7e0a8404fc43f9dea61815b1fff.html">Enum CLOCKS_CLK_REF_CTRL_SRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1ad714821df0446576d8bd0920a1dc6791.html">Enum CLOCKS_CLK_RTC_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a83c373ba89043b1c9187d2dd71b6a162.html">Enum CLOCKS_CLK_SYS_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1af633000a50b5a3b95cab2dba3caf9373.html">Enum CLOCKS_CLK_USB_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__FC0__SRC__FC0__SRC_8h_1a1edf2efccbbb67db8803dc9feb052aa0.html">Enum CLOCKS_FC0_SRC_FC0_SRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__DATA__SIZE_8h_1a3e958f711faedc3333374318fea44f08.html">Enum DMA_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__SNIFF__CTRL__CALC_8h_1a2b87e13ee6e074361427558978fcae02.html">Enum DMA_SNIFF_CTRL_CALC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__TREQ__SEL_8h_1acb739c71946429c5e7de7a20c970f1c7.html">Enum DMA_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_I2C__IC__CON__SPEED_8h_1ab67aadafa8ffbf95c056a36ddcd265a8.html">Enum I2C_IC_CON_SPEED</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO0__CTRL__FUNCSEL_8h_1ae76634199be351525653613c0e5c52bf.html">Enum IO_BANK_GPIO0_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO10__CTRL__FUNCSEL_8h_1ae78e6e9d1a3607c4b1b664035e4d6066.html">Enum IO_BANK_GPIO10_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO11__CTRL__FUNCSEL_8h_1a5daa6b56d9defad0be0847239f862b1a.html">Enum IO_BANK_GPIO11_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO12__CTRL__FUNCSEL_8h_1a252dc0a9943bd86b1b73522c2dc32793.html">Enum IO_BANK_GPIO12_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO13__CTRL__FUNCSEL_8h_1a91d56d035264b874929bf00485b9157b.html">Enum IO_BANK_GPIO13_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO14__CTRL__FUNCSEL_8h_1a6bdb537c4c3df8e550bc356ce389e94e.html">Enum IO_BANK_GPIO14_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO15__CTRL__FUNCSEL_8h_1a3c64de7444faf3e6baa8ee9c7dbcf985.html">Enum IO_BANK_GPIO15_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO16__CTRL__FUNCSEL_8h_1ad91a5db1ef2b54b66b920d33304a90f9.html">Enum IO_BANK_GPIO16_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO17__CTRL__FUNCSEL_8h_1ae0d4f2696f356ca77fc7df9d6865e6d4.html">Enum IO_BANK_GPIO17_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO18__CTRL__FUNCSEL_8h_1a13396fe9b0955308778ed0e77e3d8a29.html">Enum IO_BANK_GPIO18_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO19__CTRL__FUNCSEL_8h_1a3e62d29edb3d2629382036ea57ce5ea3.html">Enum IO_BANK_GPIO19_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO1__CTRL__FUNCSEL_8h_1a1b2bdee7316e75503a495d4eb22c91bb.html">Enum IO_BANK_GPIO1_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO20__CTRL__FUNCSEL_8h_1a13addbe6e94c79cac718041162a96ffa.html">Enum IO_BANK_GPIO20_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO21__CTRL__FUNCSEL_8h_1a08ea3276a9cc40a82be2b5b21fe80d0b.html">Enum IO_BANK_GPIO21_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO22__CTRL__FUNCSEL_8h_1a80bed9a176b704e2312e0a66e56f6e57.html">Enum IO_BANK_GPIO22_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO23__CTRL__FUNCSEL_8h_1a9a24ae70978de1ef32f437d7062456a9.html">Enum IO_BANK_GPIO23_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO24__CTRL__FUNCSEL_8h_1ac416b1ba420cc0ede83118abd90b49cf.html">Enum IO_BANK_GPIO24_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO25__CTRL__FUNCSEL_8h_1a097165813182192fcf6d9f2429a0aeff.html">Enum IO_BANK_GPIO25_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO26__CTRL__FUNCSEL_8h_1a6279936f1db57fd8c9792508129f9012.html">Enum IO_BANK_GPIO26_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO27__CTRL__FUNCSEL_8h_1ad88f3c6e1fb05c24037232feb158a3fa.html">Enum IO_BANK_GPIO27_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO28__CTRL__FUNCSEL_8h_1ae32f70d90d2b30a76ad996982279424b.html">Enum IO_BANK_GPIO28_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO29__CTRL__FUNCSEL_8h_1a6392ab9177e5d5b785b43ce49ec1ae4f.html">Enum IO_BANK_GPIO29_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO2__CTRL__FUNCSEL_8h_1a6db378ed5384b2bc9c423f3848910924.html">Enum IO_BANK_GPIO2_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO3__CTRL__FUNCSEL_8h_1a0977c3fecd62b856cd128ae21daa405a.html">Enum IO_BANK_GPIO3_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO4__CTRL__FUNCSEL_8h_1a7dec36efc41f461c329c45cd609b658f.html">Enum IO_BANK_GPIO4_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO5__CTRL__FUNCSEL_8h_1ae80d81332ae40e79f57ce3f9ea23ebf8.html">Enum IO_BANK_GPIO5_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO6__CTRL__FUNCSEL_8h_1a91c25f6d12884cf06019f6f9255e21a8.html">Enum IO_BANK_GPIO6_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO7__CTRL__FUNCSEL_8h_1a529eb025d4ac76c724a17c5ac27e38b7.html">Enum IO_BANK_GPIO7_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO8__CTRL__FUNCSEL_8h_1acae6d08b34b919c87584225858ab58ff.html">Enum IO_BANK_GPIO8_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO9__CTRL__FUNCSEL_8h_1af20357ddc3bb53d3ff56d73642808f5e.html">Enum IO_BANK_GPIO9_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__OEOVER_8h_1abcd6bb75f6b4475c8de1ddf1259dffd9.html">Enum IO_BANK_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__OVER_8h_1a7ade5efca0736f34c051d701f991ae22.html">Enum IO_BANK_OVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a9366559bcaa8d352a269824bf2d2205f.html">Enum IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1a5792251adfb1c111493249eeee7c20a5.html">Enum IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a03fd6a0102916a744ab4105f4fee5f54.html">Enum IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a90a32833c8412bf171ef47964f64c892.html">Enum IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a8ba4b186e35131ec11eae4b6642a4ed0.html">Enum IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1aabde7b66ee51755f396a39b7dab72971.html">Enum IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__OEOVER_8h_1aa43402a1c2198ffe23a2a932f22cdee5.html">Enum IO_QSPI_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html">Enum IO_QSPI_OVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK__DRIVE_8h_1a029394b85dc84a7b5b76ef1d6b22b1fa.html">Enum PADS_BANK_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__QSPI__DRIVE_8h_1aba00e8934a3273c49acf20c82d88b2f8.html">Enum PADS_QSPI_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html">Enum PWM_DIVMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__CTRL__ENABLE_8h_1a3570faca3972fd3da6afb00bbd217276.html">Enum ROSC_CTRL_ENABLE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__CTRL__FREQ__RANGE_8h_1a0ebff2e60693c15a35356f0ccb4bfc9e.html">Enum ROSC_CTRL_FREQ_RANGE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__DIV__DIV_8h_1a8847629124ffea7dd3ad4141c64b74f4.html">Enum ROSC_DIV_DIV</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__FREQA__PASSWD_8h_1a8b16f73fc898ba5e40875b284eeb0724.html">Enum ROSC_FREQA_PASSWD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__FREQB__PASSWD_8h_1a7685c62221caa19ef61436d63a3338ee.html">Enum ROSC_FREQB_PASSWD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__ENDPOINT__TYPE_8h_1a5f36e461ccbecea4a3e0b68ecbdf6618.html">Enum USBCTRL_DPRAM_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__ISO__OFFSET_8h_1ae10683e74bf9aa662192be85b13d914a.html">Enum USBCTRL_DPRAM_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__CTRLR0__SPI__FRF_8h_1a5e607f6cf8b26adf8cfe17da1f39f831.html">Enum XIP_SSI_CTRLR0_SPI_FRF</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__CTRLR0__TMOD_8h_1a0a19e44e64772621a71f387c1e455435.html">Enum XIP_SSI_CTRLR0_TMOD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__SPI__CTRLR0__INST__L_8h_1a5c55168b6c6dcfd960e404e21b7469a3.html">Enum XIP_SSI_SPI_CTRLR0_INST_L</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a5d1e8f22429f4624ad07ebfefaa01e88.html">Enum XIP_SSI_SPI_CTRLR0_TRANS_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XOSC__CTRL__ENABLE_8h_1a3f8895aac6a4e34c918d67fe2f083cb9.html">Enum XOSC_CTRL_ENABLE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XOSC__CTRL__FREQ__RANGE_8h_1a4d20b2b85550b28fff85dbab673e344b.html">Enum XOSC_CTRL_FREQ_RANGE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XOSC__STATUS__FREQ__RANGE_8h_1a4c0a3d6fc14dd5b6a6a4f2d6a59bbf08.html">Enum XOSC_STATUS_FREQ_RANGE</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_test__common_8cc_1a840291bc02cba5474a4cb46a9b9566fe.html">Function main(void)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_test__generated_8cc_1a840291bc02cba5474a4cb46a9b9566fe.html">Function main(void)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_test__generated2_8cc_1a840291bc02cba5474a4cb46a9b9566fe.html">Function main(void)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL_8h_1ad73e527db70ffd4ea8d979fff0900256.html">Function RP2040::from_string(const char *, BUSCTRL_PERFSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1af10c56302eb98996fe3a419b63c64875.html">Function RP2040::from_string(const char *, CLOCKS_CLK_ADC_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1ada691ce965e3ed555cc570a75a3f174b.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT0_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1a2424d8c92523a4da93b6c3191aa353fb.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT1_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1a0b67863198f6a43a40e5bee978966249.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT2_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1abc1f2a3dd705f5d4f9547a830af3bfa0.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT3_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1ad46fddfec0e3eddaca6ef8930edb791f.html">Function RP2040::from_string(const char *, CLOCKS_CLK_PERI_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a886c72abd525f917cfa62a90fcce9f63.html">Function RP2040::from_string(const char *, CLOCKS_CLK_REF_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__SRC_8h_1a7dd2f0969e47fdb394c6acbca430784e.html">Function RP2040::from_string(const char *, CLOCKS_CLK_REF_CTRL_SRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1ac915605f64c53317ee5e382e0dc49818.html">Function RP2040::from_string(const char *, CLOCKS_CLK_RTC_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1abbc017deefea3fa9a079ef9eb58d0471.html">Function RP2040::from_string(const char *, CLOCKS_CLK_SYS_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1ae43d2aaab19cc1f79d163c6078a1f68d.html">Function RP2040::from_string(const char *, CLOCKS_CLK_USB_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__FC0__SRC__FC0__SRC_8h_1a2c783d6efc059e6873f319ebf851c337.html">Function RP2040::from_string(const char *, CLOCKS_FC0_SRC_FC0_SRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__DATA__SIZE_8h_1a745c295960dcc77db25ef5e3bc39bca1.html">Function RP2040::from_string(const char *, DMA_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__SNIFF__CTRL__CALC_8h_1aff42bdae9df90dba3cd3cde082374083.html">Function RP2040::from_string(const char *, DMA_SNIFF_CTRL_CALC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__TREQ__SEL_8h_1aa745a915043b4a444d1f676ae43e4fd6.html">Function RP2040::from_string(const char *, DMA_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_I2C__IC__CON__SPEED_8h_1a7a7466c4a6291112b5c0bf2cae7c4ef0.html">Function RP2040::from_string(const char *, I2C_IC_CON_SPEED&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO0__CTRL__FUNCSEL_8h_1a989c97e9f750f5dbfa4e88d2a5a07358.html">Function RP2040::from_string(const char *, IO_BANK_GPIO0_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO10__CTRL__FUNCSEL_8h_1a67d7bfd831d8fa8943562b26a13e6e3e.html">Function RP2040::from_string(const char *, IO_BANK_GPIO10_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO11__CTRL__FUNCSEL_8h_1a65f6c256352c42615546163bd0620890.html">Function RP2040::from_string(const char *, IO_BANK_GPIO11_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO12__CTRL__FUNCSEL_8h_1a4b14e8b3ad12249750f97ddeb6307f35.html">Function RP2040::from_string(const char *, IO_BANK_GPIO12_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO13__CTRL__FUNCSEL_8h_1a23f3fcd57b863af6bae3d57a733e1243.html">Function RP2040::from_string(const char *, IO_BANK_GPIO13_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO14__CTRL__FUNCSEL_8h_1ac192d64dfc6c7359d7a63c0d8e34bba6.html">Function RP2040::from_string(const char *, IO_BANK_GPIO14_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO15__CTRL__FUNCSEL_8h_1ab031fa763032b08132b38dbe154bfc52.html">Function RP2040::from_string(const char *, IO_BANK_GPIO15_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO16__CTRL__FUNCSEL_8h_1a01e71684f576d605dee65e41e78b52f0.html">Function RP2040::from_string(const char *, IO_BANK_GPIO16_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO17__CTRL__FUNCSEL_8h_1a7f6a4904ac32327267c1656546f342ac.html">Function RP2040::from_string(const char *, IO_BANK_GPIO17_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO18__CTRL__FUNCSEL_8h_1ac77cb38ea5123563b2cc1f8440339984.html">Function RP2040::from_string(const char *, IO_BANK_GPIO18_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO19__CTRL__FUNCSEL_8h_1a24db16b09881e458cd332f5e9345263f.html">Function RP2040::from_string(const char *, IO_BANK_GPIO19_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO1__CTRL__FUNCSEL_8h_1a68aff1cfa74afe46df3d3f61d6368748.html">Function RP2040::from_string(const char *, IO_BANK_GPIO1_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO20__CTRL__FUNCSEL_8h_1a9d02e0af542482e0bcb9b64b84bbf772.html">Function RP2040::from_string(const char *, IO_BANK_GPIO20_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO21__CTRL__FUNCSEL_8h_1a1396f7740a98d7ca9ecc31aaad60146f.html">Function RP2040::from_string(const char *, IO_BANK_GPIO21_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO22__CTRL__FUNCSEL_8h_1a0c76f387eece73a4ca2f30ac14b12f65.html">Function RP2040::from_string(const char *, IO_BANK_GPIO22_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO23__CTRL__FUNCSEL_8h_1a1fc0aa88dab32334811eac858a87e0c6.html">Function RP2040::from_string(const char *, IO_BANK_GPIO23_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO24__CTRL__FUNCSEL_8h_1a8366cab20f4de1e5e497cfa880b41245.html">Function RP2040::from_string(const char *, IO_BANK_GPIO24_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO25__CTRL__FUNCSEL_8h_1aa0297599b6890150e6153168256b5c14.html">Function RP2040::from_string(const char *, IO_BANK_GPIO25_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO26__CTRL__FUNCSEL_8h_1a84f1d8c499c393681af34055780fa5fc.html">Function RP2040::from_string(const char *, IO_BANK_GPIO26_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO27__CTRL__FUNCSEL_8h_1a91d845b5581d2ad6ca07528b3ad92b58.html">Function RP2040::from_string(const char *, IO_BANK_GPIO27_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO28__CTRL__FUNCSEL_8h_1a582c0ee84bd343c4c35bf5a873d9b5cc.html">Function RP2040::from_string(const char *, IO_BANK_GPIO28_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO29__CTRL__FUNCSEL_8h_1a8b9cfa60a212f7b6b30c22ebed6299c9.html">Function RP2040::from_string(const char *, IO_BANK_GPIO29_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO2__CTRL__FUNCSEL_8h_1a533ad8973d708be890677943d93b5989.html">Function RP2040::from_string(const char *, IO_BANK_GPIO2_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO3__CTRL__FUNCSEL_8h_1a30b6a70e6136aeb07e56ecbe237d6a1f.html">Function RP2040::from_string(const char *, IO_BANK_GPIO3_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO4__CTRL__FUNCSEL_8h_1acc9f3a64d610ab7e5cb396739205d0d5.html">Function RP2040::from_string(const char *, IO_BANK_GPIO4_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO5__CTRL__FUNCSEL_8h_1a38aa345e13da7bb18fa3a71e341d2a75.html">Function RP2040::from_string(const char *, IO_BANK_GPIO5_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO6__CTRL__FUNCSEL_8h_1a08061355f9752f0469fc6cd33bb34a1b.html">Function RP2040::from_string(const char *, IO_BANK_GPIO6_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO7__CTRL__FUNCSEL_8h_1a89243a5ebfedc174dcd1726a89e415d7.html">Function RP2040::from_string(const char *, IO_BANK_GPIO7_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO8__CTRL__FUNCSEL_8h_1ae7ced33be86afd41ee90a3ce29c221ed.html">Function RP2040::from_string(const char *, IO_BANK_GPIO8_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO9__CTRL__FUNCSEL_8h_1a6e1c9779e2f50b48c1e786375aa9a99f.html">Function RP2040::from_string(const char *, IO_BANK_GPIO9_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OEOVER_8h_1a3cd34257d31ee8518c48a1c37c34ff57.html">Function RP2040::from_string(const char *, IO_BANK_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OVER_8h_1afba5c1b479836c2527d1b76d259357a1.html">Function RP2040::from_string(const char *, IO_BANK_OVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a81976f291539dc6a90ce3e6dc252c0ae.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1ad37b083a1a6605451a6acba538e2253a.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a761f16bf7ec164a18d24e8212c35722e.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a180f5a664bcdf1646af84f693375e8b5.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1af619ff15af8a53ec0392176672156d8a.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1a023e87878a3394eedaf5504ffec3f851.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OEOVER_8h_1a62cb92ae43bbf0dfe4c0bccdd4fd5715.html">Function RP2040::from_string(const char *, IO_QSPI_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OVER_8h_1af4404f3178452c93dd04ab503124177d.html">Function RP2040::from_string(const char *, IO_QSPI_OVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK__DRIVE_8h_1a192b66c28dced37b0a7f1a6db1ab00f9.html">Function RP2040::from_string(const char *, PADS_BANK_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__DRIVE_8h_1a280e3d78c375aafc0cba9717c93f50ff.html">Function RP2040::from_string(const char *, PADS_QSPI_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__DIVMODE_8h_1ae1186d521494005120a18e6899931edc.html">Function RP2040::from_string(const char *, PWM_DIVMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__ENABLE_8h_1ac21d9eaa29308b37dc27ade9bf318b0a.html">Function RP2040::from_string(const char *, ROSC_CTRL_ENABLE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__FREQ__RANGE_8h_1aef7a55da107efa799c6b9b20c59d2617.html">Function RP2040::from_string(const char *, ROSC_CTRL_FREQ_RANGE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__DIV__DIV_8h_1acd343d8509d0bf69a9ab65ba930fe267.html">Function RP2040::from_string(const char *, ROSC_DIV_DIV&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQA__PASSWD_8h_1a12a81d28c957bc7d3b11ad033ee79e30.html">Function RP2040::from_string(const char *, ROSC_FREQA_PASSWD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQB__PASSWD_8h_1ad01541112286c190686befb17fcdf650.html">Function RP2040::from_string(const char *, ROSC_FREQB_PASSWD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ENDPOINT__TYPE_8h_1a0220c7c05657f0b681986946beaa6277.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ISO__OFFSET_8h_1a6d4657aca914f36f843ca5139f75fc35.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__SPI__FRF_8h_1aa82a146ff5caafdeefa18ff56a635d19.html">Function RP2040::from_string(const char *, XIP_SSI_CTRLR0_SPI_FRF&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__TMOD_8h_1aaf081d5bedf99b3e2e5c24c844e6e9e9.html">Function RP2040::from_string(const char *, XIP_SSI_CTRLR0_TMOD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__INST__L_8h_1aa05679f3418b0205b8b44ddcbf9fc67d.html">Function RP2040::from_string(const char *, XIP_SSI_SPI_CTRLR0_INST_L&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a1c6ea7bd536c0a622c8e9d46a2f14329.html">Function RP2040::from_string(const char *, XIP_SSI_SPI_CTRLR0_TRANS_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__ENABLE_8h_1aeaf70c93b9b325bdd85f3d002dad8ea5.html">Function RP2040::from_string(const char *, XOSC_CTRL_ENABLE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__FREQ__RANGE_8h_1ac4576136381f416907a240f81d04830e.html">Function RP2040::from_string(const char *, XOSC_CTRL_FREQ_RANGE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__STATUS__FREQ__RANGE_8h_1ae409249f30af95b4622ea79254c265ff.html">Function RP2040::from_string(const char *, XOSC_STATUS_FREQ_RANGE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1aec8e46eb5219b21de92ec55c5b0a061f.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a7d4aef984a9b516f241f13f63139aed7.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1aa76943bb8b8229f11207fc06be759644.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a926531f035d4b6da6c3ebf5ddf188756.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a4d45d700d1b99c4cfb9f367675d3907e.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a4854f4487974551a8bbe3eb468e87569.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1ae27fc5b8c130fa60e93f3d81c493b7ec.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a9a880d1d35be166b5738b83611892bb5.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a2a7a9687de33ac0ecde0c74cad004d3e.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1af8dc268e8962f2335357821937efb14a.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a074d21d4a89b300ea7d2182e99d374e7.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1afda520f86e08211eef8fc57026dfec52.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL_8h_1a8381385689b6d931fd2d985248d2bf84.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, BUSCTRL_PERFSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1ae34aecc5b19d346921f25fe4c9c0334c.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_ADC_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1aaf881dd7b273d2f7c3c0bf368d281873.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_GPOUT0_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1ad3272235db0a4e165a8f36f93eea1276.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_GPOUT1_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1ae34def65bf114a97649c0071061fd2d2.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_GPOUT2_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1a437a6f97bf87e07d0ef0efefa3effc76.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_GPOUT3_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1aca524092de8820804cb01905e079b1b8.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_PERI_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1adc17ad23775ea2a42cec0c10000362ba.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_REF_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__SRC_8h_1a93b98eafdecbd5e7fac2190dc6de7ab5.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_REF_CTRL_SRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1a78ea8172b1abc3466c32c9b16d4c156f.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_RTC_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a7d1b7f4d6a8583c281ae8484059ee266.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_SYS_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1ae3dde60b45369d9eaf2add6f1d181398.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_USB_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__FC0__SRC__FC0__SRC_8h_1a9fcf6f291c9dca3f85269d2ae834c79d.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_FC0_SRC_FC0_SRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__DATA__SIZE_8h_1a13eecffa3e5de91051397c94d952a7db.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, DMA_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__SNIFF__CTRL__CALC_8h_1a0b5de265af9fd0f915856ca7504b5d1b.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, DMA_SNIFF_CTRL_CALC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__TREQ__SEL_8h_1a82dfd628f219250b32705b3eabf08c3e.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, DMA_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_I2C__IC__CON__SPEED_8h_1ab5dd6a60b86b6b24980858c68043d19b.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, I2C_IC_CON_SPEED)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO0__CTRL__FUNCSEL_8h_1a374386af3d5e0b11c1225d1534aecd2b.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO0_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO10__CTRL__FUNCSEL_8h_1a32acb10b357f132dc7538f5b289a42c0.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO10_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO11__CTRL__FUNCSEL_8h_1aefc3e523193c0d1b2a2ecbb7099c55af.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO11_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO12__CTRL__FUNCSEL_8h_1a964f9540758366d17e1c2108510d87cd.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO12_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO13__CTRL__FUNCSEL_8h_1a245044834e52e49063789d6e9a49ce9c.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO13_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO14__CTRL__FUNCSEL_8h_1a070a24f2c774f9374a7a7b89f45dab62.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO14_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO15__CTRL__FUNCSEL_8h_1a4bbb1cb9cac9f95ed32086c0b17929fd.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO15_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO16__CTRL__FUNCSEL_8h_1a6ea59fea34ccb41370ba121a273062c8.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO16_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO17__CTRL__FUNCSEL_8h_1a89c1550a47ed678b789c2e0d741a1e38.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO17_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO18__CTRL__FUNCSEL_8h_1a42fdbd32f2810becffdb77cfc1487232.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO18_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO19__CTRL__FUNCSEL_8h_1af8e33ddfe0a007daf4f09bbae2dcf4f4.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO19_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO1__CTRL__FUNCSEL_8h_1abab6d17b6bd2ebd575580fec389f2833.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO1_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO20__CTRL__FUNCSEL_8h_1a508571e76094426d48965ec60eaf4a31.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO20_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO21__CTRL__FUNCSEL_8h_1a17d119b7a8acbb5410be58f008c6e77b.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO21_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO22__CTRL__FUNCSEL_8h_1a17cc14b6aa9b600a231286afec233287.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO22_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO23__CTRL__FUNCSEL_8h_1a5be60416a18a6e3fe9fea4ce07ea8258.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO23_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO24__CTRL__FUNCSEL_8h_1a88d43fe23d3307c166278526452e0cfe.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO24_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO25__CTRL__FUNCSEL_8h_1ac17775eaa11fd3061a00380d9da76540.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO25_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO26__CTRL__FUNCSEL_8h_1a8fdd33470372387f00d24b1f4b7e1626.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO26_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO27__CTRL__FUNCSEL_8h_1a3c27b6133634fce8d19cd4083dc58dad.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO27_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO28__CTRL__FUNCSEL_8h_1a4e11f05070a6411616c8d37e17397770.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO28_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO29__CTRL__FUNCSEL_8h_1a4e7be6f74f3a68c8d4e563c6ff9e57f4.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO29_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO2__CTRL__FUNCSEL_8h_1a9a655cfbf028bf91242a5a3a3d668a32.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO2_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO3__CTRL__FUNCSEL_8h_1ac15020ad93472d3b64e56cb4851f9210.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO3_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO4__CTRL__FUNCSEL_8h_1a346e17d850b795756c1ea208e910efa8.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO4_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO5__CTRL__FUNCSEL_8h_1adb4192dd85c60090d72beab548c5b5ee.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO5_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO6__CTRL__FUNCSEL_8h_1a5e524345499dc99692c368e8fc8117af.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO6_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO7__CTRL__FUNCSEL_8h_1a6565565a2a0bbd00f09354ba8386995d.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO7_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO8__CTRL__FUNCSEL_8h_1a65f9742db6a75cace2d5e90b0167fcbe.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO8_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO9__CTRL__FUNCSEL_8h_1af88ebbc4c493e01d9f69bc0090d3de08.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO9_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OEOVER_8h_1a440a2cc24a0fc3f691ce834b6251eb00.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OVER_8h_1ad41e9ed67682c67d762c514cbc60808b.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_OVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a8fde21a02e90e27d8121ea92de0f7c31.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1ae105714c93d697ca602dbbbf82e44a90.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a2a78c6979296c909747434da560c04df.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a1e9b25266683ce50f6340bcbd2d3ebdc.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a5db95d0aa290fc0c2c3ec34afbb24405.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1a7ef646cf75662d2844df1593a597b575.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OEOVER_8h_1a8bf8b08b12a6bb260df83ba74ca15a21.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OVER_8h_1a0bc73404a9a6c6d2333b890e934f1853.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_OVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK__DRIVE_8h_1a76a4da7bc19044be03b77eac635554f6.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, PADS_BANK_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__DRIVE_8h_1a13618d51ab90c6702ffc21e802a3fe62.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, PADS_QSPI_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__DIVMODE_8h_1aac7d998d632d4ca47749a11c8bea2f43.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, PWM_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__ENABLE_8h_1ac26a9328d83bbbe873638019887d358c.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, ROSC_CTRL_ENABLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__FREQ__RANGE_8h_1ae277a3e2d65841d9079048b11debc741.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, ROSC_CTRL_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__DIV__DIV_8h_1aeffb0cda25ad138f8112b65acb9b093e.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, ROSC_DIV_DIV)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQA__PASSWD_8h_1a290c91e245554b7ab50ed72d54c56d4c.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, ROSC_FREQA_PASSWD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQB__PASSWD_8h_1a27463f0c2d16db60fecfc65623b4e24e.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, ROSC_FREQB_PASSWD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ENDPOINT__TYPE_8h_1a9427e53f5322494239399d23af8395b6.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, USBCTRL_DPRAM_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ISO__OFFSET_8h_1af0e1db60ef158a28b955c59c11594303.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, USBCTRL_DPRAM_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__SPI__FRF_8h_1a28469b0f79d8668b9bb0b301bf53bc33.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XIP_SSI_CTRLR0_SPI_FRF)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__TMOD_8h_1a7c8302b06cdf32569d17a26c16cd4cfe.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XIP_SSI_CTRLR0_TMOD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__INST__L_8h_1aecf4213a07ae2c98c48f0cde2c5de480.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XIP_SSI_SPI_CTRLR0_INST_L)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a5d70f6b85d92f4269601b33042e8adc6.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XIP_SSI_SPI_CTRLR0_TRANS_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__ENABLE_8h_1ab61608e0a008220aec3faa4c9599c0e0.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XOSC_CTRL_ENABLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__FREQ__RANGE_8h_1a4145392ea6889ed21b87a743326007de.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XOSC_CTRL_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__STATUS__FREQ__RANGE_8h_1a733de8c6e229d60f250d368fb61e8214.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XOSC_STATUS_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL_8h_1a6c6a1e5869d758e68f40b308afdd7bbe.html">Function RP2040::to_string(BUSCTRL_PERFSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1a97fd9b012e4b7643f628aa5907c3b68c.html">Function RP2040::to_string(CLOCKS_CLK_ADC_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1a7c385cce0e4d6a1da347cfc708e556a4.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT0_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1a5dc5c5da7bbf10276c6e23a3cf4db2ef.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT1_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1a26422a2d01506d6b3cde398980a84d45.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT2_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1aebee46d9c35b73af731705f9767e1c4d.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT3_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1a44ccb23d69aaaa0659bce2849816c6bf.html">Function RP2040::to_string(CLOCKS_CLK_PERI_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a5a3a689afd72317c354233c19e4317cc.html">Function RP2040::to_string(CLOCKS_CLK_REF_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__SRC_8h_1a8cea234e6eb8ee3a15e0cedfa9226849.html">Function RP2040::to_string(CLOCKS_CLK_REF_CTRL_SRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1a6230594496687659e47bbccdf3b7fc3b.html">Function RP2040::to_string(CLOCKS_CLK_RTC_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a102eddfaec54200ccc1944ca1a4a7a0e.html">Function RP2040::to_string(CLOCKS_CLK_SYS_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1adc769038d30a62f27d0a4080baa44e80.html">Function RP2040::to_string(CLOCKS_CLK_USB_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__FC0__SRC__FC0__SRC_8h_1ab0c389630018ecfb8f826eab9f516898.html">Function RP2040::to_string(CLOCKS_FC0_SRC_FC0_SRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__DATA__SIZE_8h_1ab2d82bb5907ec53876527adbd25118aa.html">Function RP2040::to_string(DMA_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__SNIFF__CTRL__CALC_8h_1a7e9acafc7d91b512a03034df932f40b9.html">Function RP2040::to_string(DMA_SNIFF_CTRL_CALC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__TREQ__SEL_8h_1a402c315463b1c749d92f504c19df0d90.html">Function RP2040::to_string(DMA_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_I2C__IC__CON__SPEED_8h_1ac750dbecce1af4b4eadacff6bfc79e68.html">Function RP2040::to_string(I2C_IC_CON_SPEED)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO0__CTRL__FUNCSEL_8h_1a2a70f0075b033382dcf3881a74c1465a.html">Function RP2040::to_string(IO_BANK_GPIO0_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO10__CTRL__FUNCSEL_8h_1aef5e980826467e80cd4a47e7d776c3d0.html">Function RP2040::to_string(IO_BANK_GPIO10_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO11__CTRL__FUNCSEL_8h_1a792d8925a2f49fe2563eca0805a7d941.html">Function RP2040::to_string(IO_BANK_GPIO11_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO12__CTRL__FUNCSEL_8h_1a5aa7e91be8eb8f8cc8c8c37b25821028.html">Function RP2040::to_string(IO_BANK_GPIO12_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO13__CTRL__FUNCSEL_8h_1a513b34c6a9550bf01659972647ece3cd.html">Function RP2040::to_string(IO_BANK_GPIO13_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO14__CTRL__FUNCSEL_8h_1a063c0f0c25ed50f5d58cd756a9ec9b1e.html">Function RP2040::to_string(IO_BANK_GPIO14_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO15__CTRL__FUNCSEL_8h_1a77efb350fe3808e0d1c01541137d36af.html">Function RP2040::to_string(IO_BANK_GPIO15_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO16__CTRL__FUNCSEL_8h_1afebdb55a507404794f84f92e297dcb04.html">Function RP2040::to_string(IO_BANK_GPIO16_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO17__CTRL__FUNCSEL_8h_1aa0f8f17367f37e0216a588f74398475b.html">Function RP2040::to_string(IO_BANK_GPIO17_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO18__CTRL__FUNCSEL_8h_1ab26d2be3cfefcb6ed79d4a3fb4028254.html">Function RP2040::to_string(IO_BANK_GPIO18_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO19__CTRL__FUNCSEL_8h_1a7365340508386bdb3b9cdb57a2a89c1b.html">Function RP2040::to_string(IO_BANK_GPIO19_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO1__CTRL__FUNCSEL_8h_1a6fd22e37a0e316c0ae803d4d0188d4a2.html">Function RP2040::to_string(IO_BANK_GPIO1_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO20__CTRL__FUNCSEL_8h_1a9f4896681cbb4c253102cb843c2905da.html">Function RP2040::to_string(IO_BANK_GPIO20_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO21__CTRL__FUNCSEL_8h_1aeba4cc7f5c63d64fd7f4e6f915d980a2.html">Function RP2040::to_string(IO_BANK_GPIO21_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO22__CTRL__FUNCSEL_8h_1a4a600905902b11e0dd5314fd9d450131.html">Function RP2040::to_string(IO_BANK_GPIO22_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO23__CTRL__FUNCSEL_8h_1a8b3ed2c87bb766bf41263d4dd3e4f9f3.html">Function RP2040::to_string(IO_BANK_GPIO23_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO24__CTRL__FUNCSEL_8h_1a1c46408e5dad35e67af9590d297b9c45.html">Function RP2040::to_string(IO_BANK_GPIO24_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO25__CTRL__FUNCSEL_8h_1a838e4bf0625fd2096784ca28c66b93e0.html">Function RP2040::to_string(IO_BANK_GPIO25_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO26__CTRL__FUNCSEL_8h_1aabd1510d7f17bf4b5fedeb304765c616.html">Function RP2040::to_string(IO_BANK_GPIO26_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO27__CTRL__FUNCSEL_8h_1a76a03e2046051e0df4371e66694ccc8a.html">Function RP2040::to_string(IO_BANK_GPIO27_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO28__CTRL__FUNCSEL_8h_1ad99ee21e24ba84891f215947a61a5a92.html">Function RP2040::to_string(IO_BANK_GPIO28_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO29__CTRL__FUNCSEL_8h_1aa7cd1fba0198ae9540851091ab314416.html">Function RP2040::to_string(IO_BANK_GPIO29_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO2__CTRL__FUNCSEL_8h_1a59e9b153b197a9cac625364a2d9576d4.html">Function RP2040::to_string(IO_BANK_GPIO2_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO3__CTRL__FUNCSEL_8h_1ae5021878e8a9d53a6d79ffff971c4205.html">Function RP2040::to_string(IO_BANK_GPIO3_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO4__CTRL__FUNCSEL_8h_1a54033788846062a716280d900e3431b3.html">Function RP2040::to_string(IO_BANK_GPIO4_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO5__CTRL__FUNCSEL_8h_1a30d394e4bc5797cdac797251a76de67d.html">Function RP2040::to_string(IO_BANK_GPIO5_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO6__CTRL__FUNCSEL_8h_1ad5155beaf5b2ca69985d39917c009668.html">Function RP2040::to_string(IO_BANK_GPIO6_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO7__CTRL__FUNCSEL_8h_1a6d7b428ffcedd4d77106f5b30df1bfb5.html">Function RP2040::to_string(IO_BANK_GPIO7_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO8__CTRL__FUNCSEL_8h_1a17419f096374a91cd6ccb9c4d12eb347.html">Function RP2040::to_string(IO_BANK_GPIO8_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO9__CTRL__FUNCSEL_8h_1ae1ce5e909dfee742e4b81096f4a119bd.html">Function RP2040::to_string(IO_BANK_GPIO9_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OEOVER_8h_1a5e992427aaf4fdcedf40fb67334c0c59.html">Function RP2040::to_string(IO_BANK_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OVER_8h_1a6d17f66fe732707284b0aef76471c7c6.html">Function RP2040::to_string(IO_BANK_OVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a8d8b03cd096b2871b5e16cfb0898e972.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1a94bad3ae13010a42f6b6532b94ddd574.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1abb5354e60bf9cc3eb307b3e38b27631b.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a5be9abb57b98c76874439e3f724b6148.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a64b63cc2ad36e5f5d453987481408217.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1ae032b1914d933e29be7522ab0cccc174.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OEOVER_8h_1a53cccf6e5539df9a76386e1147e80963.html">Function RP2040::to_string(IO_QSPI_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OVER_8h_1a5ab2c8c1f99eadd821df89dca4d49656.html">Function RP2040::to_string(IO_QSPI_OVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK__DRIVE_8h_1ac855e507c6e104b4459e127770689d4f.html">Function RP2040::to_string(PADS_BANK_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__DRIVE_8h_1a49b251d6a3ebed500efd0c952de490e9.html">Function RP2040::to_string(PADS_QSPI_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__DIVMODE_8h_1a36241fcbc3bc24bfe44687925d24e6f1.html">Function RP2040::to_string(PWM_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__ENABLE_8h_1a303a1a8ff85995598870000ccfd29c6c.html">Function RP2040::to_string(ROSC_CTRL_ENABLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__FREQ__RANGE_8h_1a9f314b39c43cc23d03c84e2538e22b79.html">Function RP2040::to_string(ROSC_CTRL_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__DIV__DIV_8h_1abfee971ca95dcd1e9fbc8516bd37cf67.html">Function RP2040::to_string(ROSC_DIV_DIV)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQA__PASSWD_8h_1a8b585b2980b8b6025e86ba7151f58791.html">Function RP2040::to_string(ROSC_FREQA_PASSWD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQB__PASSWD_8h_1a8b14933c40df91a38dd08439d23b9328.html">Function RP2040::to_string(ROSC_FREQB_PASSWD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ENDPOINT__TYPE_8h_1ac8eaa9e02f05a29bad4eb89e73087991.html">Function RP2040::to_string(USBCTRL_DPRAM_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ISO__OFFSET_8h_1a9cdacc3d011546daa1c1f78b94e91ef5.html">Function RP2040::to_string(USBCTRL_DPRAM_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__SPI__FRF_8h_1a1c1b22432334801a566d0a26432beb7c.html">Function RP2040::to_string(XIP_SSI_CTRLR0_SPI_FRF)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__TMOD_8h_1a209a6676d12f0030abcc3c781d01bb92.html">Function RP2040::to_string(XIP_SSI_CTRLR0_TMOD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__INST__L_8h_1a4f68d533ece47bc709296d130d9cab58.html">Function RP2040::to_string(XIP_SSI_SPI_CTRLR0_INST_L)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a8485ac1040e82a75e13eb630e8892a15.html">Function RP2040::to_string(XIP_SSI_SPI_CTRLR0_TRANS_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__ENABLE_8h_1a77475975061b754567fcd720d4980937.html">Function RP2040::to_string(XOSC_CTRL_ENABLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__FREQ__RANGE_8h_1a85ed0a79c46c41eee377af216e32a731.html">Function RP2040::to_string(XOSC_CTRL_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__STATUS__FREQ__RANGE_8h_1a7d2f35161e60b8837c0ccfe6b3588a32.html">Function RP2040::to_string(XOSC_STATUS_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_adc_8h_1a1d4de6bda11dc674b3b7d6ade2a32914.html">Variable RP2040::ADC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_busctrl_8h_1a5a41b954cf1be08b08b1f07519f3c0b0.html">Variable RP2040::BUSCTRL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_clocks_8h_1abfe36d0db3f02ce8363e425c3b938f6d.html">Variable RP2040::CLOCKS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_common_8h_1a1ea4b64e32472c7b863964b734c61840.html">Variable RP2040::default_endian</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dma_8h_1a9a524d0dc47b597b4cbb3e87f9d7ea7b.html">Variable RP2040::DMA</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dma__control_8h_1a6de14d2cde4d2b9ccaf6996c15945a17.html">Variable RP2040::DMA_CONTROL_NULL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dma__debug_8h_1aefe38c7eb401031588b5a028ae488330.html">Variable RP2040::DMA_DEBUG_NULL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_i2c_8h_1a94df85e2a206d4ccaeb0bd6468a553b0.html">Variable RP2040::I2C0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_i2c_8h_1aeb0332460d1e518c1ca35fdc322889af.html">Variable RP2040::I2C1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_interrupt__cluster_8h_1aab1dc9fec8288be17718e8c2a8cb4552.html">Variable RP2040::INTERRUPT_CLUSTER_NULL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_io__bank_8h_1a0a2be52a99b02814804346c6ac762e40.html">Variable RP2040::IO_BANK0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_io__qspi_8h_1aed84253c950672b80830eb54707a47e4.html">Variable RP2040::IO_QSPI</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pads__bank_8h_1a629d4262fb879b646a7c9680c1ad905e.html">Variable RP2040::PADS_BANK0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pads__qspi_8h_1a83ec6aef28f8772c448f2c396e5e6dda.html">Variable RP2040::PADS_QSPI</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pio_8h_1ae575bab16443dfa379076f1c18bcf0cc.html">Variable RP2040::PIO0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pio_8h_1a688aad3f740cf43456cabb774981fc99.html">Variable RP2040::PIO1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pio__interrupt__cluster_8h_1a9023974561ac718d94176c7df7f168e1.html">Variable RP2040::PIO_INTERRUPT_CLUSTER_NULL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pio__sm_8h_1a7b1e519e4c61b6891ea622c27442e953.html">Variable RP2040::PIO_SM_NULL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pll__sys_8h_1aa153e8c0d55b5b5c68530af75f80656c.html">Variable RP2040::PLL_SYS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pll__sys_8h_1a523b3e17074bcc779d524c90832dfdcf.html">Variable RP2040::PLL_USB</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ppb_8h_1a3a6b87deb62e990b9fd2ec86f591cf8d.html">Variable RP2040::PPB</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_psm_8h_1a7bab85efe46533f505e53b05424c63a4.html">Variable RP2040::PSM</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pwm_8h_1aca390d4f6b5076074bd006c3fa1eb69a.html">Variable RP2040::PWM</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_resets_8h_1afd721b2810df1577ff2814f80791d33a.html">Variable RP2040::RESETS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_rosc_8h_1ac2a09fffd3d1db9fb04c94216a5ca4fe.html">Variable RP2040::ROSC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_rtc_8h_1a8484a1ea4d64efd9da6c009c834935f5.html">Variable RP2040::RTC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_sio_8h_1a340dc660911d8373c114eeaaac0903a2.html">Variable RP2040::SIO</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_spi_8h_1a290c6b9963ed083d74485595755607aa.html">Variable RP2040::SPI0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_spi_8h_1a8e6eeeb7f88dc4c4d9196ea05f668ae1.html">Variable RP2040::SPI1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_syscfg_8h_1a9ff7f1a9fba56cf8980f545c2f76bb38.html">Variable RP2040::SYSCFG</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_sysinfo_8h_1a7100f052e69cfa90b35e9549e1e04ae8.html">Variable RP2040::SYSINFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_tbman_8h_1a933ab585dea19f1832e146d4e8dd81de.html">Variable RP2040::TBMAN</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_timer_8h_1a082ac41590c7bc2c77fc24c41c54983d.html">Variable RP2040::TIMER</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usbctrl__dpram_8h_1a91397ada2714c964aa8d61009d5442c1.html">Variable RP2040::USBCTRL_DPRAM</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usbctrl__regs_8h_1a4f6ff4ecaecd1f719344a5b0d5c02da1.html">Variable RP2040::USBCTRL_REGS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_vreg__and__chip__reset_8h_1a5d42e304b0365812798df16fe8f8d370.html">Variable RP2040::VREG_AND_CHIP_RESET</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_watchdog_8h_1a0d21fe7c8d57e3c2d75f5f8acff5a2c0.html">Variable RP2040::WATCHDOG</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_xip__ctrl_8h_1aa0d007ea13e7d8a5d9b5ed404e18f603.html">Variable RP2040::XIP_CTRL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_xip__ssi_8h_1a1c87d50eacd8e8cd31b69d0858e7094b.html">Variable RP2040::XIP_SSI</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_xosc_8h_1a1501d9bf722d97cef0600a0fd300bab8.html">Variable RP2040::XOSC</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_BUSCTRL__PERFSEL_8h_1a94f38f7a37bcd0c512bf103f3d5ba1e1.html">Define RP2040_ENUMS_BUSCTRL_PERFSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1a40dd9e0706991129710b4332667895d1.html">Define RP2040_ENUMS_CLOCKS_CLK_ADC_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1ad6a7dd45a03f088aa98dedda47810cf6.html">Define RP2040_ENUMS_CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1a891449d8ee35c1c8f51df4b363c3bece.html">Define RP2040_ENUMS_CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1a4fda4fd0c164fac48bcdfe68503aac12.html">Define RP2040_ENUMS_CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1a1c611755fd33a76e468862a73d20b2db.html">Define RP2040_ENUMS_CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1ac13aeb4b4bff47317c3a3a3366c2593b.html">Define RP2040_ENUMS_CLOCKS_CLK_PERI_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a9fb56fb592d7347833ff000840c6da44.html">Define RP2040_ENUMS_CLOCKS_CLK_REF_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__REF__CTRL__SRC_8h_1ac05728ff480686be7eaef134a75a5996.html">Define RP2040_ENUMS_CLOCKS_CLK_REF_CTRL_SRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1a6835975d081db54c0c737bec050350d0.html">Define RP2040_ENUMS_CLOCKS_CLK_RTC_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a6894fc299d92c8cd9f9851752bfde9b3.html">Define RP2040_ENUMS_CLOCKS_CLK_SYS_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1ae69bcb5dc3c8bf01fd39ffd8b1a740e8.html">Define RP2040_ENUMS_CLOCKS_CLK_USB_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__FC0__SRC__FC0__SRC_8h_1ae4019828b06e2e6294b3d65859eb99cc.html">Define RP2040_ENUMS_CLOCKS_FC0_SRC_FC0_SRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_DMA__DATA__SIZE_8h_1a54e25df26b19a290935fedeeeea0cae7.html">Define RP2040_ENUMS_DMA_DATA_SIZE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_DMA__SNIFF__CTRL__CALC_8h_1a03f316e5e2873b15860abf0ba45bd3d4.html">Define RP2040_ENUMS_DMA_SNIFF_CTRL_CALC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_DMA__TREQ__SEL_8h_1aca5218f68848f619f16efd990da18cdd.html">Define RP2040_ENUMS_DMA_TREQ_SEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_I2C__IC__CON__SPEED_8h_1a37f85aa223e1529081ceff8118d2efbc.html">Define RP2040_ENUMS_I2C_IC_CON_SPEED_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO0__CTRL__FUNCSEL_8h_1ac5354ff66acf829a63d3651b707b400d.html">Define RP2040_ENUMS_IO_BANK_GPIO0_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO10__CTRL__FUNCSEL_8h_1a7db47448ed548d4ecf760c93622fe962.html">Define RP2040_ENUMS_IO_BANK_GPIO10_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO11__CTRL__FUNCSEL_8h_1a544320e3e57ba2b95a965c3d62957363.html">Define RP2040_ENUMS_IO_BANK_GPIO11_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO12__CTRL__FUNCSEL_8h_1a8dec38e84dd37e029427e5adaf1b129f.html">Define RP2040_ENUMS_IO_BANK_GPIO12_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO13__CTRL__FUNCSEL_8h_1aa93cc0200d70cb4b0cdb0f0a54b0886b.html">Define RP2040_ENUMS_IO_BANK_GPIO13_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO14__CTRL__FUNCSEL_8h_1a8640f32dedfd3a5970137f553d970b09.html">Define RP2040_ENUMS_IO_BANK_GPIO14_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO15__CTRL__FUNCSEL_8h_1a4d17373a4e98e7f737da70dfe9b711f3.html">Define RP2040_ENUMS_IO_BANK_GPIO15_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO16__CTRL__FUNCSEL_8h_1aca4dead08e137205bf2c39732d8e35bc.html">Define RP2040_ENUMS_IO_BANK_GPIO16_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO17__CTRL__FUNCSEL_8h_1acc96c6069792afa61d5a767aaffa8663.html">Define RP2040_ENUMS_IO_BANK_GPIO17_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO18__CTRL__FUNCSEL_8h_1afb0e9b224af54865e58c3daf91f2881a.html">Define RP2040_ENUMS_IO_BANK_GPIO18_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO19__CTRL__FUNCSEL_8h_1a1c2c04771153a701275ba25d3c70b06d.html">Define RP2040_ENUMS_IO_BANK_GPIO19_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO1__CTRL__FUNCSEL_8h_1a274d90dcd895cb147e411ad4bcd919c4.html">Define RP2040_ENUMS_IO_BANK_GPIO1_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO20__CTRL__FUNCSEL_8h_1a179de94278c2352a5304c8babeece81c.html">Define RP2040_ENUMS_IO_BANK_GPIO20_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO21__CTRL__FUNCSEL_8h_1a1b9eeee91f083446e433c7a54b1085db.html">Define RP2040_ENUMS_IO_BANK_GPIO21_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO22__CTRL__FUNCSEL_8h_1aff36aad38b5992b4715d513b530dfee4.html">Define RP2040_ENUMS_IO_BANK_GPIO22_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO23__CTRL__FUNCSEL_8h_1a2d343a696e87160d1e01463ec273ac05.html">Define RP2040_ENUMS_IO_BANK_GPIO23_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO24__CTRL__FUNCSEL_8h_1aa6bf2affe51cc0ad732d77c62f3a4ea3.html">Define RP2040_ENUMS_IO_BANK_GPIO24_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO25__CTRL__FUNCSEL_8h_1a84ff63a16618de24d0ff92cc7a89cad6.html">Define RP2040_ENUMS_IO_BANK_GPIO25_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO26__CTRL__FUNCSEL_8h_1a4b62a7b5fbc9a5eab7945b063804c851.html">Define RP2040_ENUMS_IO_BANK_GPIO26_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO27__CTRL__FUNCSEL_8h_1ac208875a5b409903678065049e7189cb.html">Define RP2040_ENUMS_IO_BANK_GPIO27_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO28__CTRL__FUNCSEL_8h_1aae235b3075e0a5dff0e27ebfcde0a86c.html">Define RP2040_ENUMS_IO_BANK_GPIO28_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO29__CTRL__FUNCSEL_8h_1a174d021ffe3ea303361d83c5a42b1d5e.html">Define RP2040_ENUMS_IO_BANK_GPIO29_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO2__CTRL__FUNCSEL_8h_1acd41df4119da5826009439d8d23dafc8.html">Define RP2040_ENUMS_IO_BANK_GPIO2_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO3__CTRL__FUNCSEL_8h_1aed5221a94a2a87eae8b88fb9f95959fc.html">Define RP2040_ENUMS_IO_BANK_GPIO3_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO4__CTRL__FUNCSEL_8h_1abd843f9c1d69e09e0c9222d623260b05.html">Define RP2040_ENUMS_IO_BANK_GPIO4_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO5__CTRL__FUNCSEL_8h_1a205ecfe0148c0bd4bba7392bb838b0a2.html">Define RP2040_ENUMS_IO_BANK_GPIO5_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO6__CTRL__FUNCSEL_8h_1a042943a3629fb44641d0c744179a4489.html">Define RP2040_ENUMS_IO_BANK_GPIO6_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO7__CTRL__FUNCSEL_8h_1a1b3a5c95d75b74a0ce172ff674da5205.html">Define RP2040_ENUMS_IO_BANK_GPIO7_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO8__CTRL__FUNCSEL_8h_1afc62b486e4b27fd7cdf35c869fbfca79.html">Define RP2040_ENUMS_IO_BANK_GPIO8_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO9__CTRL__FUNCSEL_8h_1a3d96cf05ac077302fb79889751ab6c19.html">Define RP2040_ENUMS_IO_BANK_GPIO9_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__OEOVER_8h_1a3a0bdc41e12e52f77ba90e10abf6cd54.html">Define RP2040_ENUMS_IO_BANK_OEOVER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__OVER_8h_1a9384bb977b37014d7638d64234e53cb4.html">Define RP2040_ENUMS_IO_BANK_OVER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a3611da08d3f42653f3475cd970615ae4.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1a87ed4e000b108090b5b41c63ed824bfc.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a474a1c3eb1ef08ad6a846ba8e9efa0b8.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1aaf28315913e214dc1218dc4d7bca05a6.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a11881944c08d0d9ea80c4810df2177ff.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1aaeb1591d890d451df73bc18d33a59414.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__OEOVER_8h_1a00f86df61f6356d2d7fed5614743f5b3.html">Define RP2040_ENUMS_IO_QSPI_OEOVER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__OVER_8h_1a7488908b78aaf1186d29ff9c7ace15d2.html">Define RP2040_ENUMS_IO_QSPI_OVER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_PADS__BANK__DRIVE_8h_1adde5100d19a9bd94d3e5cdc07a6ef09f.html">Define RP2040_ENUMS_PADS_BANK_DRIVE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_PADS__QSPI__DRIVE_8h_1a55b6196bf9e276cd92839343730c912e.html">Define RP2040_ENUMS_PADS_QSPI_DRIVE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_PWM__DIVMODE_8h_1ae5a934a89eb55ca6aacf23bcc5c21289.html">Define RP2040_ENUMS_PWM_DIVMODE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ROSC__CTRL__ENABLE_8h_1a1c2a47d90c49e7b8ac06ca285391c712.html">Define RP2040_ENUMS_ROSC_CTRL_ENABLE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ROSC__CTRL__FREQ__RANGE_8h_1a867f5d2b3d60c59e05815b0915bbb977.html">Define RP2040_ENUMS_ROSC_CTRL_FREQ_RANGE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ROSC__DIV__DIV_8h_1ae9d787dc703456dcc98cbc1d4db9c2d0.html">Define RP2040_ENUMS_ROSC_DIV_DIV_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ROSC__FREQA__PASSWD_8h_1ac37e9d1ae97729a21cbca7ea43775c50.html">Define RP2040_ENUMS_ROSC_FREQA_PASSWD_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ROSC__FREQB__PASSWD_8h_1afd9291fe9fc5833b462e979565dd2534.html">Define RP2040_ENUMS_ROSC_FREQB_PASSWD_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_USBCTRL__DPRAM__ENDPOINT__TYPE_8h_1aab00bb488738fec51ea44cf513be62c6.html">Define RP2040_ENUMS_USBCTRL_DPRAM_ENDPOINT_TYPE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_USBCTRL__DPRAM__ISO__OFFSET_8h_1a1dc1ec4a24dcc92adf77d0deb43aa1c8.html">Define RP2040_ENUMS_USBCTRL_DPRAM_ISO_OFFSET_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XIP__SSI__CTRLR0__SPI__FRF_8h_1a92ef28fd22c28f79c017db984e19c648.html">Define RP2040_ENUMS_XIP_SSI_CTRLR0_SPI_FRF_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XIP__SSI__CTRLR0__TMOD_8h_1a8531da05fd3650601ea90cdd071650a3.html">Define RP2040_ENUMS_XIP_SSI_CTRLR0_TMOD_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XIP__SSI__SPI__CTRLR0__INST__L_8h_1a09a0a883c9ea99cb3239ac9c04b1738e.html">Define RP2040_ENUMS_XIP_SSI_SPI_CTRLR0_INST_L_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1ad4d2169e5f5b56957eda0342e36ced0f.html">Define RP2040_ENUMS_XIP_SSI_SPI_CTRLR0_TRANS_TYPE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XOSC__CTRL__ENABLE_8h_1a614b4faed94e6e4db5c53bd129c20169.html">Define RP2040_ENUMS_XOSC_CTRL_ENABLE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XOSC__CTRL__FREQ__RANGE_8h_1a76cc6d58b78699195265e1bcb8322c6e.html">Define RP2040_ENUMS_XOSC_CTRL_FREQ_RANGE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XOSC__STATUS__FREQ__RANGE_8h_1ad55aa24844a491e9f607056f8cd5b942.html">Define RP2040_ENUMS_XOSC_STATUS_FREQ_RANGE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_common_8h_1a207a999f714c275f12f79494ff04a316.html">Define RP2040_IFGEN_COMMON_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_adc_8h_1aa66a84d4b73056600f0cf9725d0b7171.html">Define RP2040_STRUCTS_ADC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_busctrl_8h_1a564910620cd54c54e77d15199215c085.html">Define RP2040_STRUCTS_BUSCTRL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_clocks_8h_1a23e23ec33f5834e6cdb83693a69acc98.html">Define RP2040_STRUCTS_CLOCKS_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_dma__control_8h_1ad93b540f432df86d47fcd411ef99cdb4.html">Define RP2040_STRUCTS_DMA_CONTROL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_dma__debug_8h_1a7c14a8710ece66bc080d3ca05b20f632.html">Define RP2040_STRUCTS_DMA_DEBUG_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_dma_8h_1a1b827b2405d392f67ca015074e19895f.html">Define RP2040_STRUCTS_DMA_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_i2c_8h_1ab38d25e47e1eef95e46b382de2549ccc.html">Define RP2040_STRUCTS_I2C_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_interrupt__cluster_8h_1a9c5a14c0ecdde3f4b136cd0324b0f1a6.html">Define RP2040_STRUCTS_INTERRUPT_CLUSTER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_io__bank_8h_1a574ef89b5c80e30c8f325f27723f187e.html">Define RP2040_STRUCTS_IO_BANK_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_io__qspi_8h_1acef8929288df914da030d8a693a5cdd4.html">Define RP2040_STRUCTS_IO_QSPI_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pads__bank_8h_1a580625d4be1732cb5ffeb5a581ccfb45.html">Define RP2040_STRUCTS_PADS_BANK_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pads__qspi_8h_1a321da89356a789b6bd49a3e286d74ab9.html">Define RP2040_STRUCTS_PADS_QSPI_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pio_8h_1a4306007fa75a72aedcfc5de917d7e752.html">Define RP2040_STRUCTS_PIO_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pio__interrupt__cluster_8h_1a728a568380eb0f22f5a601f10c5cf24d.html">Define RP2040_STRUCTS_PIO_INTERRUPT_CLUSTER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pio__sm_8h_1ab55058003493ff095a8bc70ab6e7c40b.html">Define RP2040_STRUCTS_PIO_SM_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pll__sys_8h_1aa38bf151784a06289a56d2d0f66d8a95.html">Define RP2040_STRUCTS_PLL_SYS_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ppb_8h_1a7ffb646e7c5499c06d36ab95a3a5f5fb.html">Define RP2040_STRUCTS_PPB_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_psm_8h_1abee2759369733ed8dbb59fe7ff5d900e.html">Define RP2040_STRUCTS_PSM_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pwm_8h_1a9dd6d28c6ab3b0f89606bc6f165d004f.html">Define RP2040_STRUCTS_PWM_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_resets_8h_1a928b032b2dc56bca5159649958d9b268.html">Define RP2040_STRUCTS_RESETS_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_rosc_8h_1a859504356f17f84becb3ef76323d1559.html">Define RP2040_STRUCTS_ROSC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_rtc_8h_1aee66b423c02dc3d6b4321f0b19e033ce.html">Define RP2040_STRUCTS_RTC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_sio_8h_1a46401caa90b3ab19e9928570e9d1498d.html">Define RP2040_STRUCTS_SIO_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_spi_8h_1a8444795c50c553f8b4b81230305285f3.html">Define RP2040_STRUCTS_SPI_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_syscfg_8h_1a7a0fcb31dac827370917e755b0088d32.html">Define RP2040_STRUCTS_SYSCFG_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_sysinfo_8h_1a2afc7d1003a0ec839885624d86e4b5ee.html">Define RP2040_STRUCTS_SYSINFO_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_tbman_8h_1adb80db37d340c01c0c686e36506c7e42.html">Define RP2040_STRUCTS_TBMAN_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_timer_8h_1a162505cbc33474815fa67ffa598525de.html">Define RP2040_STRUCTS_TIMER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_usbctrl__dpram_8h_1a91eceb42735a2137d5b18dd529707022.html">Define RP2040_STRUCTS_USBCTRL_DPRAM_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_usbctrl__regs_8h_1a6997aeedbc0199464d73f01f22bc18b3.html">Define RP2040_STRUCTS_USBCTRL_REGS_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_vreg__and__chip__reset_8h_1a7391981a90e42e45b7b69319d0cca05d.html">Define RP2040_STRUCTS_VREG_AND_CHIP_RESET_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_watchdog_8h_1aedc004b5fe047ef90aa14afaf3b0d108.html">Define RP2040_STRUCTS_WATCHDOG_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_xip__ctrl_8h_1ab87ea3934d7d3262a36136f14e9302e4.html">Define RP2040_STRUCTS_XIP_CTRL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_xip__ssi_8h_1a63afd39f99f0a5ea760cdc196e13aaef.html">Define RP2040_STRUCTS_XIP_SSI_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_xosc_8h_1aed697587b671e1a428cec43db9749d09.html">Define RP2040_STRUCTS_XOSC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a039b662ae926d72b2114688f6e7b6612.html">Typedef RP2040::byte_array</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1ab6003b08f24d1fb81d0d62dcd916fb64.html">Typedef RP2040::byte_istream</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a7da87a6a71a84074bbefc893bb657fe3.html">Typedef RP2040::byte_ostream</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a4258d1f4583893fe90c7b18aa972f3e7.html">Typedef RP2040::byte_span</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1acd5068cec5be794f01d3f0d7bec6d0b3.html">Typedef RP2040::byte_spanbuf</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a69a2fa9eb10e155d7f18ceabd0456ab7.html">Typedef RP2040::byte_spanstream</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a3dcab1853822d1b181f34b0c379f3a6d.html">Typedef RP2040::enum_id_t</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a375d47fed92908b132cf5d7c543df596.html">Typedef RP2040::struct_id_t</a></li>
</ul>
</details></li>
</ul>

    </div>
</nav></div>
    </div>
  
  
  <div class="sidebar-primary-items__end sidebar-primary__section">
  </div>
  
  <div id="rtd-footer-container"></div>


      </div>
      
      <main id="main-content" class="bd-main" role="main">
        
        

<div class="sbt-scroll-pixel-helper"></div>

          <div class="bd-content">
            <div class="bd-article-container">
              
              <div class="bd-header-article d-print-none">
<div class="header-article-items header-article__inner">
  
    <div class="header-article-items__start">
      
        <div class="header-article-item"><button class="sidebar-toggle primary-toggle btn btn-sm" title="Toggle primary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
  <span class="fa-solid fa-bars"></span>
</button></div>
      
    </div>
  
  
    <div class="header-article-items__end">
      
        <div class="header-article-item">

<div class="article-header-buttons">





<div class="dropdown dropdown-download-buttons">
  <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false" aria-label="Download this page">
    <i class="fas fa-download"></i>
  </button>
  <ul class="dropdown-menu">
      
      
      
      <li><a href="../_sources/generated/structRP2040_1_1pwm.rst" target="_blank"
   class="btn btn-sm btn-download-source-button dropdown-item"
   title="Download source file"
   data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file"></i>
  </span>
<span class="btn__text-container">.rst</span>
</a>
</li>
      
      
      
      
      <li>
<button onclick="window.print()"
  class="btn btn-sm btn-download-pdf-button dropdown-item"
  title="Print to PDF"
  data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file-pdf"></i>
  </span>
<span class="btn__text-container">.pdf</span>
</button>
</li>
      
  </ul>
</div>




<button onclick="toggleFullScreen()"
  class="btn btn-sm btn-fullscreen-button"
  title="Fullscreen mode"
  data-bs-placement="bottom" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-expand"></i>
  </span>

</button>



<script>
document.write(`
  <button class="btn btn-sm nav-link pst-navbar-icon theme-switch-button" title="light/dark" aria-label="light/dark" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="theme-switch fa-solid fa-sun fa-lg" data-mode="light"></i>
    <i class="theme-switch fa-solid fa-moon fa-lg" data-mode="dark"></i>
    <i class="theme-switch fa-solid fa-circle-half-stroke fa-lg" data-mode="auto"></i>
  </button>
`);
</script>


<script>
document.write(`
  <button class="btn btn-sm pst-navbar-icon search-button search-button__button" title="Search" aria-label="Search" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass fa-lg"></i>
  </button>
`);
</script>
<button class="sidebar-toggle secondary-toggle btn btn-sm" title="Toggle secondary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <span class="fa-solid fa-list"></span>
</button>
</div></div>
      
    </div>
  
</div>
</div>
              
              

<div id="jb-print-docs-body" class="onlyprint">
    <h1>Struct pwm</h1>
    <!-- Table of contents -->
    <div id="print-main-content">
        <div id="jb-print-toc">
            
            <div>
                <h2> Contents </h2>
            </div>
            <nav aria-label="Page">
                <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#struct-documentation">Struct Documentation</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwmE"><code class="docutils literal notranslate"><span class="pre">RP2040::pwm</span></code></a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14get_CH0_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">get_CH0_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14set_CH0_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">set_CH0_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16clear_CH0_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">clear_CH0_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17toggle_CH0_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH0_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm22get_CH0_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">get_CH0_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm22set_CH0_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">set_CH0_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm24clear_CH0_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">clear_CH0_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm25toggle_CH0_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH0_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17get_CH0_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">get_CH0_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17set_CH0_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">set_CH0_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19clear_CH0_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH0_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20toggle_CH0_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH0_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17get_CH0_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">get_CH0_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17set_CH0_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">set_CH0_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19clear_CH0_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH0_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20toggle_CH0_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH0_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19get_CH0_CSR_DIVMODEEv"><code class="docutils literal notranslate"><span class="pre">get_CH0_CSR_DIVMODE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19set_CH0_CSR_DIVMODEE11PWM_DIVMODE"><code class="docutils literal notranslate"><span class="pre">set_CH0_CSR_DIVMODE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18get_CH0_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">get_CH0_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18set_CH0_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">set_CH0_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20clear_CH0_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">clear_CH0_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm21toggle_CH0_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH0_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18get_CH0_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">get_CH0_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18set_CH0_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">set_CH0_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20clear_CH0_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH0_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm21toggle_CH0_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH0_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH0_CSRERbRbRbRbR11PWM_DIVMODERbRb"><code class="docutils literal notranslate"><span class="pre">get_CH0_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH0_CSREbbbb11PWM_DIVMODEbb"><code class="docutils literal notranslate"><span class="pre">set_CH0_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16get_CH0_DIV_FRACEv"><code class="docutils literal notranslate"><span class="pre">get_CH0_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16set_CH0_DIV_FRACE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH0_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15get_CH0_DIV_INTEv"><code class="docutils literal notranslate"><span class="pre">get_CH0_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15set_CH0_DIV_INTE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH0_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH0_DIVER7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_CH0_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH0_DIVE7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH0_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH0_CTREv"><code class="docutils literal notranslate"><span class="pre">get_CH0_CTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH0_CTRE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH0_CTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_CH0_CC_AEv"><code class="docutils literal notranslate"><span class="pre">get_CH0_CC_A()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_CH0_CC_AE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH0_CC_A()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_CH0_CC_BEv"><code class="docutils literal notranslate"><span class="pre">get_CH0_CC_B()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_CH0_CC_BE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH0_CC_B()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10get_CH0_CCER8uint16_tR8uint16_t"><code class="docutils literal notranslate"><span class="pre">get_CH0_CC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10set_CH0_CCE8uint16_t8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH0_CC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH0_TOPEv"><code class="docutils literal notranslate"><span class="pre">get_CH0_TOP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH0_TOPE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH0_TOP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14get_CH1_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">get_CH1_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14set_CH1_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">set_CH1_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16clear_CH1_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">clear_CH1_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17toggle_CH1_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH1_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm22get_CH1_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">get_CH1_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm22set_CH1_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">set_CH1_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm24clear_CH1_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">clear_CH1_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm25toggle_CH1_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH1_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17get_CH1_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">get_CH1_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17set_CH1_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">set_CH1_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19clear_CH1_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH1_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20toggle_CH1_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH1_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17get_CH1_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">get_CH1_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17set_CH1_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">set_CH1_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19clear_CH1_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH1_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20toggle_CH1_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH1_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19get_CH1_CSR_DIVMODEEv"><code class="docutils literal notranslate"><span class="pre">get_CH1_CSR_DIVMODE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19set_CH1_CSR_DIVMODEE11PWM_DIVMODE"><code class="docutils literal notranslate"><span class="pre">set_CH1_CSR_DIVMODE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18get_CH1_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">get_CH1_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18set_CH1_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">set_CH1_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20clear_CH1_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">clear_CH1_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm21toggle_CH1_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH1_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18get_CH1_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">get_CH1_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18set_CH1_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">set_CH1_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20clear_CH1_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH1_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm21toggle_CH1_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH1_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH1_CSRERbRbRbRbR11PWM_DIVMODERbRb"><code class="docutils literal notranslate"><span class="pre">get_CH1_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH1_CSREbbbb11PWM_DIVMODEbb"><code class="docutils literal notranslate"><span class="pre">set_CH1_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16get_CH1_DIV_FRACEv"><code class="docutils literal notranslate"><span class="pre">get_CH1_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16set_CH1_DIV_FRACE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH1_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15get_CH1_DIV_INTEv"><code class="docutils literal notranslate"><span class="pre">get_CH1_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15set_CH1_DIV_INTE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH1_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH1_DIVER7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_CH1_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH1_DIVE7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH1_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH1_CTREv"><code class="docutils literal notranslate"><span class="pre">get_CH1_CTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH1_CTRE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH1_CTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_CH1_CC_AEv"><code class="docutils literal notranslate"><span class="pre">get_CH1_CC_A()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_CH1_CC_AE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH1_CC_A()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_CH1_CC_BEv"><code class="docutils literal notranslate"><span class="pre">get_CH1_CC_B()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_CH1_CC_BE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH1_CC_B()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10get_CH1_CCER8uint16_tR8uint16_t"><code class="docutils literal notranslate"><span class="pre">get_CH1_CC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10set_CH1_CCE8uint16_t8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH1_CC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH1_TOPEv"><code class="docutils literal notranslate"><span class="pre">get_CH1_TOP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH1_TOPE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH1_TOP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14get_CH2_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">get_CH2_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14set_CH2_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">set_CH2_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16clear_CH2_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">clear_CH2_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17toggle_CH2_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH2_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm22get_CH2_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">get_CH2_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm22set_CH2_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">set_CH2_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm24clear_CH2_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">clear_CH2_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm25toggle_CH2_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH2_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17get_CH2_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">get_CH2_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17set_CH2_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">set_CH2_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19clear_CH2_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH2_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20toggle_CH2_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH2_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17get_CH2_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">get_CH2_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17set_CH2_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">set_CH2_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19clear_CH2_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH2_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20toggle_CH2_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH2_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19get_CH2_CSR_DIVMODEEv"><code class="docutils literal notranslate"><span class="pre">get_CH2_CSR_DIVMODE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19set_CH2_CSR_DIVMODEE11PWM_DIVMODE"><code class="docutils literal notranslate"><span class="pre">set_CH2_CSR_DIVMODE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18get_CH2_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">get_CH2_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18set_CH2_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">set_CH2_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20clear_CH2_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">clear_CH2_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm21toggle_CH2_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH2_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18get_CH2_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">get_CH2_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18set_CH2_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">set_CH2_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20clear_CH2_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH2_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm21toggle_CH2_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH2_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH2_CSRERbRbRbRbR11PWM_DIVMODERbRb"><code class="docutils literal notranslate"><span class="pre">get_CH2_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH2_CSREbbbb11PWM_DIVMODEbb"><code class="docutils literal notranslate"><span class="pre">set_CH2_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16get_CH2_DIV_FRACEv"><code class="docutils literal notranslate"><span class="pre">get_CH2_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16set_CH2_DIV_FRACE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH2_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15get_CH2_DIV_INTEv"><code class="docutils literal notranslate"><span class="pre">get_CH2_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15set_CH2_DIV_INTE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH2_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH2_DIVER7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_CH2_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH2_DIVE7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH2_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH2_CTREv"><code class="docutils literal notranslate"><span class="pre">get_CH2_CTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH2_CTRE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH2_CTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_CH2_CC_AEv"><code class="docutils literal notranslate"><span class="pre">get_CH2_CC_A()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_CH2_CC_AE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH2_CC_A()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_CH2_CC_BEv"><code class="docutils literal notranslate"><span class="pre">get_CH2_CC_B()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_CH2_CC_BE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH2_CC_B()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10get_CH2_CCER8uint16_tR8uint16_t"><code class="docutils literal notranslate"><span class="pre">get_CH2_CC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10set_CH2_CCE8uint16_t8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH2_CC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH2_TOPEv"><code class="docutils literal notranslate"><span class="pre">get_CH2_TOP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH2_TOPE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH2_TOP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14get_CH3_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">get_CH3_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14set_CH3_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">set_CH3_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16clear_CH3_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">clear_CH3_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17toggle_CH3_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH3_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm22get_CH3_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">get_CH3_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm22set_CH3_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">set_CH3_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm24clear_CH3_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">clear_CH3_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm25toggle_CH3_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH3_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17get_CH3_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">get_CH3_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17set_CH3_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">set_CH3_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19clear_CH3_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH3_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20toggle_CH3_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH3_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17get_CH3_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">get_CH3_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17set_CH3_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">set_CH3_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19clear_CH3_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH3_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20toggle_CH3_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH3_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19get_CH3_CSR_DIVMODEEv"><code class="docutils literal notranslate"><span class="pre">get_CH3_CSR_DIVMODE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19set_CH3_CSR_DIVMODEE11PWM_DIVMODE"><code class="docutils literal notranslate"><span class="pre">set_CH3_CSR_DIVMODE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18get_CH3_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">get_CH3_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18set_CH3_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">set_CH3_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20clear_CH3_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">clear_CH3_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm21toggle_CH3_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH3_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18get_CH3_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">get_CH3_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18set_CH3_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">set_CH3_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20clear_CH3_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH3_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm21toggle_CH3_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH3_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH3_CSRERbRbRbRbR11PWM_DIVMODERbRb"><code class="docutils literal notranslate"><span class="pre">get_CH3_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH3_CSREbbbb11PWM_DIVMODEbb"><code class="docutils literal notranslate"><span class="pre">set_CH3_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16get_CH3_DIV_FRACEv"><code class="docutils literal notranslate"><span class="pre">get_CH3_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16set_CH3_DIV_FRACE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH3_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15get_CH3_DIV_INTEv"><code class="docutils literal notranslate"><span class="pre">get_CH3_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15set_CH3_DIV_INTE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH3_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH3_DIVER7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_CH3_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH3_DIVE7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH3_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH3_CTREv"><code class="docutils literal notranslate"><span class="pre">get_CH3_CTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH3_CTRE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH3_CTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_CH3_CC_AEv"><code class="docutils literal notranslate"><span class="pre">get_CH3_CC_A()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_CH3_CC_AE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH3_CC_A()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_CH3_CC_BEv"><code class="docutils literal notranslate"><span class="pre">get_CH3_CC_B()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_CH3_CC_BE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH3_CC_B()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10get_CH3_CCER8uint16_tR8uint16_t"><code class="docutils literal notranslate"><span class="pre">get_CH3_CC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10set_CH3_CCE8uint16_t8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH3_CC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH3_TOPEv"><code class="docutils literal notranslate"><span class="pre">get_CH3_TOP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH3_TOPE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH3_TOP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14get_CH4_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">get_CH4_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14set_CH4_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">set_CH4_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16clear_CH4_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">clear_CH4_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17toggle_CH4_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH4_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm22get_CH4_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">get_CH4_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm22set_CH4_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">set_CH4_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm24clear_CH4_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">clear_CH4_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm25toggle_CH4_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH4_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17get_CH4_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">get_CH4_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17set_CH4_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">set_CH4_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19clear_CH4_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH4_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20toggle_CH4_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH4_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17get_CH4_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">get_CH4_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17set_CH4_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">set_CH4_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19clear_CH4_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH4_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20toggle_CH4_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH4_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19get_CH4_CSR_DIVMODEEv"><code class="docutils literal notranslate"><span class="pre">get_CH4_CSR_DIVMODE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19set_CH4_CSR_DIVMODEE11PWM_DIVMODE"><code class="docutils literal notranslate"><span class="pre">set_CH4_CSR_DIVMODE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18get_CH4_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">get_CH4_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18set_CH4_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">set_CH4_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20clear_CH4_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">clear_CH4_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm21toggle_CH4_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH4_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18get_CH4_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">get_CH4_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18set_CH4_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">set_CH4_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20clear_CH4_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH4_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm21toggle_CH4_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH4_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH4_CSRERbRbRbRbR11PWM_DIVMODERbRb"><code class="docutils literal notranslate"><span class="pre">get_CH4_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH4_CSREbbbb11PWM_DIVMODEbb"><code class="docutils literal notranslate"><span class="pre">set_CH4_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16get_CH4_DIV_FRACEv"><code class="docutils literal notranslate"><span class="pre">get_CH4_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16set_CH4_DIV_FRACE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH4_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15get_CH4_DIV_INTEv"><code class="docutils literal notranslate"><span class="pre">get_CH4_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15set_CH4_DIV_INTE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH4_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH4_DIVER7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_CH4_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH4_DIVE7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH4_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH4_CTREv"><code class="docutils literal notranslate"><span class="pre">get_CH4_CTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH4_CTRE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH4_CTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_CH4_CC_AEv"><code class="docutils literal notranslate"><span class="pre">get_CH4_CC_A()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_CH4_CC_AE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH4_CC_A()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_CH4_CC_BEv"><code class="docutils literal notranslate"><span class="pre">get_CH4_CC_B()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_CH4_CC_BE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH4_CC_B()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10get_CH4_CCER8uint16_tR8uint16_t"><code class="docutils literal notranslate"><span class="pre">get_CH4_CC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10set_CH4_CCE8uint16_t8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH4_CC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH4_TOPEv"><code class="docutils literal notranslate"><span class="pre">get_CH4_TOP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH4_TOPE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH4_TOP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14get_CH5_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">get_CH5_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14set_CH5_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">set_CH5_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16clear_CH5_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">clear_CH5_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17toggle_CH5_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH5_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm22get_CH5_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">get_CH5_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm22set_CH5_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">set_CH5_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm24clear_CH5_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">clear_CH5_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm25toggle_CH5_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH5_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17get_CH5_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">get_CH5_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17set_CH5_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">set_CH5_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19clear_CH5_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH5_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20toggle_CH5_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH5_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17get_CH5_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">get_CH5_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17set_CH5_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">set_CH5_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19clear_CH5_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH5_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20toggle_CH5_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH5_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19get_CH5_CSR_DIVMODEEv"><code class="docutils literal notranslate"><span class="pre">get_CH5_CSR_DIVMODE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19set_CH5_CSR_DIVMODEE11PWM_DIVMODE"><code class="docutils literal notranslate"><span class="pre">set_CH5_CSR_DIVMODE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18get_CH5_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">get_CH5_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18set_CH5_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">set_CH5_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20clear_CH5_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">clear_CH5_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm21toggle_CH5_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH5_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18get_CH5_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">get_CH5_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18set_CH5_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">set_CH5_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20clear_CH5_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH5_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm21toggle_CH5_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH5_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH5_CSRERbRbRbRbR11PWM_DIVMODERbRb"><code class="docutils literal notranslate"><span class="pre">get_CH5_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH5_CSREbbbb11PWM_DIVMODEbb"><code class="docutils literal notranslate"><span class="pre">set_CH5_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16get_CH5_DIV_FRACEv"><code class="docutils literal notranslate"><span class="pre">get_CH5_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16set_CH5_DIV_FRACE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH5_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15get_CH5_DIV_INTEv"><code class="docutils literal notranslate"><span class="pre">get_CH5_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15set_CH5_DIV_INTE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH5_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH5_DIVER7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_CH5_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH5_DIVE7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH5_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH5_CTREv"><code class="docutils literal notranslate"><span class="pre">get_CH5_CTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH5_CTRE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH5_CTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_CH5_CC_AEv"><code class="docutils literal notranslate"><span class="pre">get_CH5_CC_A()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_CH5_CC_AE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH5_CC_A()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_CH5_CC_BEv"><code class="docutils literal notranslate"><span class="pre">get_CH5_CC_B()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_CH5_CC_BE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH5_CC_B()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10get_CH5_CCER8uint16_tR8uint16_t"><code class="docutils literal notranslate"><span class="pre">get_CH5_CC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10set_CH5_CCE8uint16_t8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH5_CC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH5_TOPEv"><code class="docutils literal notranslate"><span class="pre">get_CH5_TOP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH5_TOPE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH5_TOP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14get_CH6_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">get_CH6_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14set_CH6_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">set_CH6_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16clear_CH6_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">clear_CH6_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17toggle_CH6_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH6_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm22get_CH6_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">get_CH6_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm22set_CH6_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">set_CH6_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm24clear_CH6_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">clear_CH6_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm25toggle_CH6_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH6_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17get_CH6_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">get_CH6_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17set_CH6_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">set_CH6_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19clear_CH6_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH6_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20toggle_CH6_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH6_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17get_CH6_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">get_CH6_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17set_CH6_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">set_CH6_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19clear_CH6_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH6_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20toggle_CH6_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH6_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19get_CH6_CSR_DIVMODEEv"><code class="docutils literal notranslate"><span class="pre">get_CH6_CSR_DIVMODE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19set_CH6_CSR_DIVMODEE11PWM_DIVMODE"><code class="docutils literal notranslate"><span class="pre">set_CH6_CSR_DIVMODE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18get_CH6_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">get_CH6_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18set_CH6_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">set_CH6_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20clear_CH6_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">clear_CH6_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm21toggle_CH6_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH6_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18get_CH6_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">get_CH6_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18set_CH6_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">set_CH6_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20clear_CH6_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH6_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm21toggle_CH6_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH6_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH6_CSRERbRbRbRbR11PWM_DIVMODERbRb"><code class="docutils literal notranslate"><span class="pre">get_CH6_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH6_CSREbbbb11PWM_DIVMODEbb"><code class="docutils literal notranslate"><span class="pre">set_CH6_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16get_CH6_DIV_FRACEv"><code class="docutils literal notranslate"><span class="pre">get_CH6_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16set_CH6_DIV_FRACE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH6_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15get_CH6_DIV_INTEv"><code class="docutils literal notranslate"><span class="pre">get_CH6_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15set_CH6_DIV_INTE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH6_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH6_DIVER7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_CH6_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH6_DIVE7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH6_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH6_CTREv"><code class="docutils literal notranslate"><span class="pre">get_CH6_CTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH6_CTRE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH6_CTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_CH6_CC_AEv"><code class="docutils literal notranslate"><span class="pre">get_CH6_CC_A()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_CH6_CC_AE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH6_CC_A()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_CH6_CC_BEv"><code class="docutils literal notranslate"><span class="pre">get_CH6_CC_B()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_CH6_CC_BE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH6_CC_B()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10get_CH6_CCER8uint16_tR8uint16_t"><code class="docutils literal notranslate"><span class="pre">get_CH6_CC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10set_CH6_CCE8uint16_t8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH6_CC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH6_TOPEv"><code class="docutils literal notranslate"><span class="pre">get_CH6_TOP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH6_TOPE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH6_TOP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14get_CH7_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">get_CH7_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14set_CH7_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">set_CH7_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16clear_CH7_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">clear_CH7_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17toggle_CH7_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH7_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm22get_CH7_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">get_CH7_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm22set_CH7_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">set_CH7_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm24clear_CH7_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">clear_CH7_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm25toggle_CH7_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH7_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17get_CH7_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">get_CH7_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17set_CH7_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">set_CH7_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19clear_CH7_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH7_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20toggle_CH7_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH7_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17get_CH7_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">get_CH7_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17set_CH7_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">set_CH7_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19clear_CH7_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH7_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20toggle_CH7_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH7_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19get_CH7_CSR_DIVMODEEv"><code class="docutils literal notranslate"><span class="pre">get_CH7_CSR_DIVMODE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19set_CH7_CSR_DIVMODEE11PWM_DIVMODE"><code class="docutils literal notranslate"><span class="pre">set_CH7_CSR_DIVMODE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18get_CH7_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">get_CH7_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18set_CH7_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">set_CH7_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20clear_CH7_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">clear_CH7_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm21toggle_CH7_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH7_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18get_CH7_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">get_CH7_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18set_CH7_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">set_CH7_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20clear_CH7_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH7_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm21toggle_CH7_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH7_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH7_CSRERbRbRbRbR11PWM_DIVMODERbRb"><code class="docutils literal notranslate"><span class="pre">get_CH7_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH7_CSREbbbb11PWM_DIVMODEbb"><code class="docutils literal notranslate"><span class="pre">set_CH7_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16get_CH7_DIV_FRACEv"><code class="docutils literal notranslate"><span class="pre">get_CH7_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16set_CH7_DIV_FRACE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH7_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15get_CH7_DIV_INTEv"><code class="docutils literal notranslate"><span class="pre">get_CH7_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15set_CH7_DIV_INTE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH7_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH7_DIVER7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_CH7_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH7_DIVE7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH7_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH7_CTREv"><code class="docutils literal notranslate"><span class="pre">get_CH7_CTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH7_CTRE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH7_CTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_CH7_CC_AEv"><code class="docutils literal notranslate"><span class="pre">get_CH7_CC_A()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_CH7_CC_AE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH7_CC_A()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_CH7_CC_BEv"><code class="docutils literal notranslate"><span class="pre">get_CH7_CC_B()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_CH7_CC_BE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH7_CC_B()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10get_CH7_CCER8uint16_tR8uint16_t"><code class="docutils literal notranslate"><span class="pre">get_CH7_CC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10set_CH7_CCE8uint16_t8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH7_CC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH7_TOPEv"><code class="docutils literal notranslate"><span class="pre">get_CH7_TOP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH7_TOPE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH7_TOP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10get_EN_CH0Ev"><code class="docutils literal notranslate"><span class="pre">get_EN_CH0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10set_EN_CH0Ev"><code class="docutils literal notranslate"><span class="pre">set_EN_CH0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12clear_EN_CH0Ev"><code class="docutils literal notranslate"><span class="pre">clear_EN_CH0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm13toggle_EN_CH0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_EN_CH0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10get_EN_CH1Ev"><code class="docutils literal notranslate"><span class="pre">get_EN_CH1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10set_EN_CH1Ev"><code class="docutils literal notranslate"><span class="pre">set_EN_CH1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12clear_EN_CH1Ev"><code class="docutils literal notranslate"><span class="pre">clear_EN_CH1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm13toggle_EN_CH1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_EN_CH1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10get_EN_CH2Ev"><code class="docutils literal notranslate"><span class="pre">get_EN_CH2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10set_EN_CH2Ev"><code class="docutils literal notranslate"><span class="pre">set_EN_CH2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12clear_EN_CH2Ev"><code class="docutils literal notranslate"><span class="pre">clear_EN_CH2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm13toggle_EN_CH2Ev"><code class="docutils literal notranslate"><span class="pre">toggle_EN_CH2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10get_EN_CH3Ev"><code class="docutils literal notranslate"><span class="pre">get_EN_CH3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10set_EN_CH3Ev"><code class="docutils literal notranslate"><span class="pre">set_EN_CH3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12clear_EN_CH3Ev"><code class="docutils literal notranslate"><span class="pre">clear_EN_CH3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm13toggle_EN_CH3Ev"><code class="docutils literal notranslate"><span class="pre">toggle_EN_CH3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10get_EN_CH4Ev"><code class="docutils literal notranslate"><span class="pre">get_EN_CH4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10set_EN_CH4Ev"><code class="docutils literal notranslate"><span class="pre">set_EN_CH4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12clear_EN_CH4Ev"><code class="docutils literal notranslate"><span class="pre">clear_EN_CH4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm13toggle_EN_CH4Ev"><code class="docutils literal notranslate"><span class="pre">toggle_EN_CH4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10get_EN_CH5Ev"><code class="docutils literal notranslate"><span class="pre">get_EN_CH5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10set_EN_CH5Ev"><code class="docutils literal notranslate"><span class="pre">set_EN_CH5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12clear_EN_CH5Ev"><code class="docutils literal notranslate"><span class="pre">clear_EN_CH5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm13toggle_EN_CH5Ev"><code class="docutils literal notranslate"><span class="pre">toggle_EN_CH5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10get_EN_CH6Ev"><code class="docutils literal notranslate"><span class="pre">get_EN_CH6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10set_EN_CH6Ev"><code class="docutils literal notranslate"><span class="pre">set_EN_CH6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12clear_EN_CH6Ev"><code class="docutils literal notranslate"><span class="pre">clear_EN_CH6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm13toggle_EN_CH6Ev"><code class="docutils literal notranslate"><span class="pre">toggle_EN_CH6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10get_EN_CH7Ev"><code class="docutils literal notranslate"><span class="pre">get_EN_CH7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10set_EN_CH7Ev"><code class="docutils literal notranslate"><span class="pre">set_EN_CH7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12clear_EN_CH7Ev"><code class="docutils literal notranslate"><span class="pre">clear_EN_CH7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm13toggle_EN_CH7Ev"><code class="docutils literal notranslate"><span class="pre">toggle_EN_CH7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm6get_ENERbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm6set_ENEbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTR_CH0Ev"><code class="docutils literal notranslate"><span class="pre">get_INTR_CH0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTR_CH0Ev"><code class="docutils literal notranslate"><span class="pre">set_INTR_CH0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTR_CH0Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTR_CH0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTR_CH0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_CH0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTR_CH1Ev"><code class="docutils literal notranslate"><span class="pre">get_INTR_CH1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTR_CH1Ev"><code class="docutils literal notranslate"><span class="pre">set_INTR_CH1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTR_CH1Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTR_CH1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTR_CH1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_CH1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTR_CH2Ev"><code class="docutils literal notranslate"><span class="pre">get_INTR_CH2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTR_CH2Ev"><code class="docutils literal notranslate"><span class="pre">set_INTR_CH2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTR_CH2Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTR_CH2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTR_CH2Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_CH2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTR_CH3Ev"><code class="docutils literal notranslate"><span class="pre">get_INTR_CH3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTR_CH3Ev"><code class="docutils literal notranslate"><span class="pre">set_INTR_CH3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTR_CH3Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTR_CH3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTR_CH3Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_CH3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTR_CH4Ev"><code class="docutils literal notranslate"><span class="pre">get_INTR_CH4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTR_CH4Ev"><code class="docutils literal notranslate"><span class="pre">set_INTR_CH4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTR_CH4Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTR_CH4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTR_CH4Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_CH4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTR_CH5Ev"><code class="docutils literal notranslate"><span class="pre">get_INTR_CH5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTR_CH5Ev"><code class="docutils literal notranslate"><span class="pre">set_INTR_CH5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTR_CH5Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTR_CH5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTR_CH5Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_CH5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTR_CH6Ev"><code class="docutils literal notranslate"><span class="pre">get_INTR_CH6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTR_CH6Ev"><code class="docutils literal notranslate"><span class="pre">set_INTR_CH6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTR_CH6Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTR_CH6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTR_CH6Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_CH6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTR_CH7Ev"><code class="docutils literal notranslate"><span class="pre">get_INTR_CH7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTR_CH7Ev"><code class="docutils literal notranslate"><span class="pre">set_INTR_CH7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTR_CH7Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTR_CH7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTR_CH7Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_CH7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm8get_INTRERbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_INTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm8set_INTREbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_INTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTE_CH0Ev"><code class="docutils literal notranslate"><span class="pre">get_INTE_CH0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTE_CH0Ev"><code class="docutils literal notranslate"><span class="pre">set_INTE_CH0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTE_CH0Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTE_CH0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTE_CH0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTE_CH0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTE_CH1Ev"><code class="docutils literal notranslate"><span class="pre">get_INTE_CH1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTE_CH1Ev"><code class="docutils literal notranslate"><span class="pre">set_INTE_CH1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTE_CH1Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTE_CH1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTE_CH1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTE_CH1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTE_CH2Ev"><code class="docutils literal notranslate"><span class="pre">get_INTE_CH2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTE_CH2Ev"><code class="docutils literal notranslate"><span class="pre">set_INTE_CH2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTE_CH2Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTE_CH2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTE_CH2Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTE_CH2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTE_CH3Ev"><code class="docutils literal notranslate"><span class="pre">get_INTE_CH3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTE_CH3Ev"><code class="docutils literal notranslate"><span class="pre">set_INTE_CH3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTE_CH3Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTE_CH3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTE_CH3Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTE_CH3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTE_CH4Ev"><code class="docutils literal notranslate"><span class="pre">get_INTE_CH4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTE_CH4Ev"><code class="docutils literal notranslate"><span class="pre">set_INTE_CH4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTE_CH4Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTE_CH4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTE_CH4Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTE_CH4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTE_CH5Ev"><code class="docutils literal notranslate"><span class="pre">get_INTE_CH5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTE_CH5Ev"><code class="docutils literal notranslate"><span class="pre">set_INTE_CH5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTE_CH5Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTE_CH5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTE_CH5Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTE_CH5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTE_CH6Ev"><code class="docutils literal notranslate"><span class="pre">get_INTE_CH6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTE_CH6Ev"><code class="docutils literal notranslate"><span class="pre">set_INTE_CH6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTE_CH6Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTE_CH6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTE_CH6Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTE_CH6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTE_CH7Ev"><code class="docutils literal notranslate"><span class="pre">get_INTE_CH7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTE_CH7Ev"><code class="docutils literal notranslate"><span class="pre">set_INTE_CH7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTE_CH7Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTE_CH7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTE_CH7Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTE_CH7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm8get_INTEERbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_INTE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm8set_INTEEbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_INTE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTF_CH0Ev"><code class="docutils literal notranslate"><span class="pre">get_INTF_CH0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTF_CH0Ev"><code class="docutils literal notranslate"><span class="pre">set_INTF_CH0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTF_CH0Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTF_CH0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTF_CH0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTF_CH0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTF_CH1Ev"><code class="docutils literal notranslate"><span class="pre">get_INTF_CH1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTF_CH1Ev"><code class="docutils literal notranslate"><span class="pre">set_INTF_CH1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTF_CH1Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTF_CH1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTF_CH1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTF_CH1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTF_CH2Ev"><code class="docutils literal notranslate"><span class="pre">get_INTF_CH2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTF_CH2Ev"><code class="docutils literal notranslate"><span class="pre">set_INTF_CH2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTF_CH2Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTF_CH2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTF_CH2Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTF_CH2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTF_CH3Ev"><code class="docutils literal notranslate"><span class="pre">get_INTF_CH3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTF_CH3Ev"><code class="docutils literal notranslate"><span class="pre">set_INTF_CH3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTF_CH3Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTF_CH3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTF_CH3Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTF_CH3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTF_CH4Ev"><code class="docutils literal notranslate"><span class="pre">get_INTF_CH4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTF_CH4Ev"><code class="docutils literal notranslate"><span class="pre">set_INTF_CH4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTF_CH4Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTF_CH4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTF_CH4Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTF_CH4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTF_CH5Ev"><code class="docutils literal notranslate"><span class="pre">get_INTF_CH5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTF_CH5Ev"><code class="docutils literal notranslate"><span class="pre">set_INTF_CH5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTF_CH5Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTF_CH5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTF_CH5Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTF_CH5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTF_CH6Ev"><code class="docutils literal notranslate"><span class="pre">get_INTF_CH6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTF_CH6Ev"><code class="docutils literal notranslate"><span class="pre">set_INTF_CH6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTF_CH6Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTF_CH6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTF_CH6Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTF_CH6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTF_CH7Ev"><code class="docutils literal notranslate"><span class="pre">get_INTF_CH7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTF_CH7Ev"><code class="docutils literal notranslate"><span class="pre">set_INTF_CH7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTF_CH7Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTF_CH7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTF_CH7Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTF_CH7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm8get_INTFERbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_INTF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm8set_INTFEbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_INTF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTS_CH0Ev"><code class="docutils literal notranslate"><span class="pre">get_INTS_CH0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTS_CH1Ev"><code class="docutils literal notranslate"><span class="pre">get_INTS_CH1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTS_CH2Ev"><code class="docutils literal notranslate"><span class="pre">get_INTS_CH2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTS_CH3Ev"><code class="docutils literal notranslate"><span class="pre">get_INTS_CH3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTS_CH4Ev"><code class="docutils literal notranslate"><span class="pre">get_INTS_CH4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTS_CH5Ev"><code class="docutils literal notranslate"><span class="pre">get_INTS_CH5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTS_CH6Ev"><code class="docutils literal notranslate"><span class="pre">get_INTS_CH6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTS_CH7Ev"><code class="docutils literal notranslate"><span class="pre">get_INTS_CH7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm8get_INTSERbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_INTS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH0_CSRE"><code class="docutils literal notranslate"><span class="pre">CH0_CSR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH0_DIVE"><code class="docutils literal notranslate"><span class="pre">CH0_DIV</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH0_CTRE"><code class="docutils literal notranslate"><span class="pre">CH0_CTR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm6CH0_CCE"><code class="docutils literal notranslate"><span class="pre">CH0_CC</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH0_TOPE"><code class="docutils literal notranslate"><span class="pre">CH0_TOP</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH1_CSRE"><code class="docutils literal notranslate"><span class="pre">CH1_CSR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH1_DIVE"><code class="docutils literal notranslate"><span class="pre">CH1_DIV</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH1_CTRE"><code class="docutils literal notranslate"><span class="pre">CH1_CTR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm6CH1_CCE"><code class="docutils literal notranslate"><span class="pre">CH1_CC</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH1_TOPE"><code class="docutils literal notranslate"><span class="pre">CH1_TOP</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH2_CSRE"><code class="docutils literal notranslate"><span class="pre">CH2_CSR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH2_DIVE"><code class="docutils literal notranslate"><span class="pre">CH2_DIV</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH2_CTRE"><code class="docutils literal notranslate"><span class="pre">CH2_CTR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm6CH2_CCE"><code class="docutils literal notranslate"><span class="pre">CH2_CC</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH2_TOPE"><code class="docutils literal notranslate"><span class="pre">CH2_TOP</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH3_CSRE"><code class="docutils literal notranslate"><span class="pre">CH3_CSR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH3_DIVE"><code class="docutils literal notranslate"><span class="pre">CH3_DIV</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH3_CTRE"><code class="docutils literal notranslate"><span class="pre">CH3_CTR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm6CH3_CCE"><code class="docutils literal notranslate"><span class="pre">CH3_CC</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH3_TOPE"><code class="docutils literal notranslate"><span class="pre">CH3_TOP</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH4_CSRE"><code class="docutils literal notranslate"><span class="pre">CH4_CSR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH4_DIVE"><code class="docutils literal notranslate"><span class="pre">CH4_DIV</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH4_CTRE"><code class="docutils literal notranslate"><span class="pre">CH4_CTR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm6CH4_CCE"><code class="docutils literal notranslate"><span class="pre">CH4_CC</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH4_TOPE"><code class="docutils literal notranslate"><span class="pre">CH4_TOP</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH5_CSRE"><code class="docutils literal notranslate"><span class="pre">CH5_CSR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH5_DIVE"><code class="docutils literal notranslate"><span class="pre">CH5_DIV</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH5_CTRE"><code class="docutils literal notranslate"><span class="pre">CH5_CTR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm6CH5_CCE"><code class="docutils literal notranslate"><span class="pre">CH5_CC</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH5_TOPE"><code class="docutils literal notranslate"><span class="pre">CH5_TOP</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH6_CSRE"><code class="docutils literal notranslate"><span class="pre">CH6_CSR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH6_DIVE"><code class="docutils literal notranslate"><span class="pre">CH6_DIV</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH6_CTRE"><code class="docutils literal notranslate"><span class="pre">CH6_CTR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm6CH6_CCE"><code class="docutils literal notranslate"><span class="pre">CH6_CC</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH6_TOPE"><code class="docutils literal notranslate"><span class="pre">CH6_TOP</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH7_CSRE"><code class="docutils literal notranslate"><span class="pre">CH7_CSR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH7_DIVE"><code class="docutils literal notranslate"><span class="pre">CH7_DIV</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH7_CTRE"><code class="docutils literal notranslate"><span class="pre">CH7_CTR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm6CH7_CCE"><code class="docutils literal notranslate"><span class="pre">CH7_CC</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH7_TOPE"><code class="docutils literal notranslate"><span class="pre">CH7_TOP</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm2ENE"><code class="docutils literal notranslate"><span class="pre">EN</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm4INTRE"><code class="docutils literal notranslate"><span class="pre">INTR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm4INTEE"><code class="docutils literal notranslate"><span class="pre">INTE</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm4INTFE"><code class="docutils literal notranslate"><span class="pre">INTF</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm4INTSE"><code class="docutils literal notranslate"><span class="pre">INTS</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm2idE"><code class="docutils literal notranslate"><span class="pre">id</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm4sizeE"><code class="docutils literal notranslate"><span class="pre">size</span></code></a></li>
</ul>
</li>
</ul>
</li>
</ul>
            </nav>
        </div>
    </div>
</div>

              
                
<div id="searchbox"></div>
                <article class="bd-article">
                  
  <section id="struct-pwm">
<span id="exhale-struct-structrp2040-1-1pwm"></span><h1>Struct pwm<a class="headerlink" href="#struct-pwm" title="Link to this heading">#</a></h1>
<ul class="simple">
<li><p>Defined in <a class="reference internal" href="file_src_generated_structs_pwm.h.html#file-src-generated-structs-pwm-h"><span class="std std-ref">File pwm.h</span></a></p></li>
</ul>
<section id="struct-documentation">
<h2>Struct Documentation<a class="headerlink" href="#struct-documentation" title="Link to this heading">#</a></h2>
<dl class="cpp struct">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwmE">
<span id="_CPPv3N6RP20403pwmE"></span><span id="_CPPv2N6RP20403pwmE"></span><span id="RP2040::pwm"></span><span class="target" id="structRP2040_1_1pwm"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">pwm</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwmE" title="Link to this definition">#</a><br /></dt>
<dd><p>Simple PWM </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-functions">Public Functions</p>
<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14get_CH0_CSR_ENEv">
<span id="_CPPv3NV6RP20403pwm14get_CH0_CSR_ENEv"></span><span id="_CPPv2NV6RP20403pwm14get_CH0_CSR_ENEv"></span><span id="RP2040::pwm::get_CH0_CSR_ENV"></span><span class="target" id="structRP2040_1_1pwm_1ab3a0faca1571c4224174db69e60f338a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH0_CSR_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14get_CH0_CSR_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH0_CSRs EN bit.</p>
<p>Enable the PWM channel. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14set_CH0_CSR_ENEv">
<span id="_CPPv3NV6RP20403pwm14set_CH0_CSR_ENEv"></span><span id="_CPPv2NV6RP20403pwm14set_CH0_CSR_ENEv"></span><span id="RP2040::pwm::set_CH0_CSR_ENV"></span><span class="target" id="structRP2040_1_1pwm_1af4a75400e05289163bd7ddb4543dfe3c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH0_CSR_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14set_CH0_CSR_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH0_CSRs EN bit.</p>
<p>Enable the PWM channel. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm16clear_CH0_CSR_ENEv">
<span id="_CPPv3NV6RP20403pwm16clear_CH0_CSR_ENEv"></span><span id="_CPPv2NV6RP20403pwm16clear_CH0_CSR_ENEv"></span><span id="RP2040::pwm::clear_CH0_CSR_ENV"></span><span class="target" id="structRP2040_1_1pwm_1a8cfeced35ba33faf4c47e43a9c7e2e15"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH0_CSR_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm16clear_CH0_CSR_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH0_CSRs EN bit.</p>
<p>Enable the PWM channel. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17toggle_CH0_CSR_ENEv">
<span id="_CPPv3NV6RP20403pwm17toggle_CH0_CSR_ENEv"></span><span id="_CPPv2NV6RP20403pwm17toggle_CH0_CSR_ENEv"></span><span id="RP2040::pwm::toggle_CH0_CSR_ENV"></span><span class="target" id="structRP2040_1_1pwm_1aabff6eef14890f0b4bcb0deb5a1898b9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH0_CSR_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17toggle_CH0_CSR_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH0_CSRs EN bit.</p>
<p>Enable the PWM channel. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm22get_CH0_CSR_PH_CORRECTEv">
<span id="_CPPv3NV6RP20403pwm22get_CH0_CSR_PH_CORRECTEv"></span><span id="_CPPv2NV6RP20403pwm22get_CH0_CSR_PH_CORRECTEv"></span><span id="RP2040::pwm::get_CH0_CSR_PH_CORRECTV"></span><span class="target" id="structRP2040_1_1pwm_1a60c872d1340ccc7b992b2b18bc3da5a2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH0_CSR_PH_CORRECT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm22get_CH0_CSR_PH_CORRECTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH0_CSRs PH_CORRECT bit.</p>
<p>1: Enable phase-correct modulation. 0: Trailing-edge </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm22set_CH0_CSR_PH_CORRECTEv">
<span id="_CPPv3NV6RP20403pwm22set_CH0_CSR_PH_CORRECTEv"></span><span id="_CPPv2NV6RP20403pwm22set_CH0_CSR_PH_CORRECTEv"></span><span id="RP2040::pwm::set_CH0_CSR_PH_CORRECTV"></span><span class="target" id="structRP2040_1_1pwm_1a894f256f77b66c971e96298c684afbcc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH0_CSR_PH_CORRECT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm22set_CH0_CSR_PH_CORRECTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH0_CSRs PH_CORRECT bit.</p>
<p>1: Enable phase-correct modulation. 0: Trailing-edge </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm24clear_CH0_CSR_PH_CORRECTEv">
<span id="_CPPv3NV6RP20403pwm24clear_CH0_CSR_PH_CORRECTEv"></span><span id="_CPPv2NV6RP20403pwm24clear_CH0_CSR_PH_CORRECTEv"></span><span id="RP2040::pwm::clear_CH0_CSR_PH_CORRECTV"></span><span class="target" id="structRP2040_1_1pwm_1a1bfdc6ebfa8dc8ea28037d37aa26ad78"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH0_CSR_PH_CORRECT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm24clear_CH0_CSR_PH_CORRECTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH0_CSRs PH_CORRECT bit.</p>
<p>1: Enable phase-correct modulation. 0: Trailing-edge </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm25toggle_CH0_CSR_PH_CORRECTEv">
<span id="_CPPv3NV6RP20403pwm25toggle_CH0_CSR_PH_CORRECTEv"></span><span id="_CPPv2NV6RP20403pwm25toggle_CH0_CSR_PH_CORRECTEv"></span><span id="RP2040::pwm::toggle_CH0_CSR_PH_CORRECTV"></span><span class="target" id="structRP2040_1_1pwm_1a7d541c0aa5a3b9c83e31a2fec27ba1ce"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH0_CSR_PH_CORRECT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm25toggle_CH0_CSR_PH_CORRECTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH0_CSRs PH_CORRECT bit.</p>
<p>1: Enable phase-correct modulation. 0: Trailing-edge </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17get_CH0_CSR_A_INVEv">
<span id="_CPPv3NV6RP20403pwm17get_CH0_CSR_A_INVEv"></span><span id="_CPPv2NV6RP20403pwm17get_CH0_CSR_A_INVEv"></span><span id="RP2040::pwm::get_CH0_CSR_A_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a9f373ab5d65fe0e0f65de1cd0e33dac6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH0_CSR_A_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17get_CH0_CSR_A_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH0_CSRs A_INV bit.</p>
<p>Invert output A </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17set_CH0_CSR_A_INVEv">
<span id="_CPPv3NV6RP20403pwm17set_CH0_CSR_A_INVEv"></span><span id="_CPPv2NV6RP20403pwm17set_CH0_CSR_A_INVEv"></span><span id="RP2040::pwm::set_CH0_CSR_A_INVV"></span><span class="target" id="structRP2040_1_1pwm_1ad8c74c0a040d99c770d3553f216871d5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH0_CSR_A_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17set_CH0_CSR_A_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH0_CSRs A_INV bit.</p>
<p>Invert output A </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm19clear_CH0_CSR_A_INVEv">
<span id="_CPPv3NV6RP20403pwm19clear_CH0_CSR_A_INVEv"></span><span id="_CPPv2NV6RP20403pwm19clear_CH0_CSR_A_INVEv"></span><span id="RP2040::pwm::clear_CH0_CSR_A_INVV"></span><span class="target" id="structRP2040_1_1pwm_1af07d36df403733a82caee13e36858b6b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH0_CSR_A_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm19clear_CH0_CSR_A_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH0_CSRs A_INV bit.</p>
<p>Invert output A </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm20toggle_CH0_CSR_A_INVEv">
<span id="_CPPv3NV6RP20403pwm20toggle_CH0_CSR_A_INVEv"></span><span id="_CPPv2NV6RP20403pwm20toggle_CH0_CSR_A_INVEv"></span><span id="RP2040::pwm::toggle_CH0_CSR_A_INVV"></span><span class="target" id="structRP2040_1_1pwm_1aa12794e4d9d9815c6d81fc58c0d0e3a9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH0_CSR_A_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm20toggle_CH0_CSR_A_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH0_CSRs A_INV bit.</p>
<p>Invert output A </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17get_CH0_CSR_B_INVEv">
<span id="_CPPv3NV6RP20403pwm17get_CH0_CSR_B_INVEv"></span><span id="_CPPv2NV6RP20403pwm17get_CH0_CSR_B_INVEv"></span><span id="RP2040::pwm::get_CH0_CSR_B_INVV"></span><span class="target" id="structRP2040_1_1pwm_1aa76458f0d6ab60afb269920b3d84a7fd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH0_CSR_B_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17get_CH0_CSR_B_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH0_CSRs B_INV bit.</p>
<p>Invert output B </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17set_CH0_CSR_B_INVEv">
<span id="_CPPv3NV6RP20403pwm17set_CH0_CSR_B_INVEv"></span><span id="_CPPv2NV6RP20403pwm17set_CH0_CSR_B_INVEv"></span><span id="RP2040::pwm::set_CH0_CSR_B_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a8ed26c339c32b174c7bf411b3cc53658"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH0_CSR_B_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17set_CH0_CSR_B_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH0_CSRs B_INV bit.</p>
<p>Invert output B </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm19clear_CH0_CSR_B_INVEv">
<span id="_CPPv3NV6RP20403pwm19clear_CH0_CSR_B_INVEv"></span><span id="_CPPv2NV6RP20403pwm19clear_CH0_CSR_B_INVEv"></span><span id="RP2040::pwm::clear_CH0_CSR_B_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a9181c107572dfbb8a7762aebcccaa1c8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH0_CSR_B_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm19clear_CH0_CSR_B_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH0_CSRs B_INV bit.</p>
<p>Invert output B </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm20toggle_CH0_CSR_B_INVEv">
<span id="_CPPv3NV6RP20403pwm20toggle_CH0_CSR_B_INVEv"></span><span id="_CPPv2NV6RP20403pwm20toggle_CH0_CSR_B_INVEv"></span><span id="RP2040::pwm::toggle_CH0_CSR_B_INVV"></span><span class="target" id="structRP2040_1_1pwm_1ac19596ac8b63b2e06541f8b99766ff0c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH0_CSR_B_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm20toggle_CH0_CSR_B_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH0_CSRs B_INV bit.</p>
<p>Invert output B </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm19get_CH0_CSR_DIVMODEEv">
<span id="_CPPv3NV6RP20403pwm19get_CH0_CSR_DIVMODEEv"></span><span id="_CPPv2NV6RP20403pwm19get_CH0_CSR_DIVMODEEv"></span><span id="RP2040::pwm::get_CH0_CSR_DIVMODEV"></span><span class="target" id="structRP2040_1_1pwm_1abe5a17cf4ef68bae5a5019d8a4d2e303"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html#_CPPv4N6RP204011PWM_DIVMODEE" title="RP2040::PWM_DIVMODE"><span class="n"><span class="pre">PWM_DIVMODE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH0_CSR_DIVMODE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm19get_CH0_CSR_DIVMODEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH0_CSRs DIVMODE field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm19set_CH0_CSR_DIVMODEE11PWM_DIVMODE">
<span id="_CPPv3NV6RP20403pwm19set_CH0_CSR_DIVMODEE11PWM_DIVMODE"></span><span id="_CPPv2NV6RP20403pwm19set_CH0_CSR_DIVMODEE11PWM_DIVMODE"></span><span id="RP2040::pwm::set_CH0_CSR_DIVMODE__PWM_DIVMODEV"></span><span class="target" id="structRP2040_1_1pwm_1ab417b4a0dd0e183ea3479faf0421eda2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH0_CSR_DIVMODE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html#_CPPv4N6RP204011PWM_DIVMODEE" title="RP2040::PWM_DIVMODE"><span class="n"><span class="pre">PWM_DIVMODE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm19set_CH0_CSR_DIVMODEE11PWM_DIVMODE" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH0_CSRs DIVMODE field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm18get_CH0_CSR_PH_RETEv">
<span id="_CPPv3NV6RP20403pwm18get_CH0_CSR_PH_RETEv"></span><span id="_CPPv2NV6RP20403pwm18get_CH0_CSR_PH_RETEv"></span><span id="RP2040::pwm::get_CH0_CSR_PH_RETV"></span><span class="target" id="structRP2040_1_1pwm_1ac98d4cf9a8d140c8081677a18256682e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH0_CSR_PH_RET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm18get_CH0_CSR_PH_RETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH0_CSRs PH_RET bit.</p>
<p>Retard the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm18set_CH0_CSR_PH_RETEv">
<span id="_CPPv3NV6RP20403pwm18set_CH0_CSR_PH_RETEv"></span><span id="_CPPv2NV6RP20403pwm18set_CH0_CSR_PH_RETEv"></span><span id="RP2040::pwm::set_CH0_CSR_PH_RETV"></span><span class="target" id="structRP2040_1_1pwm_1ab6c2e0e80d91fd63217dc13624a6fe29"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH0_CSR_PH_RET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm18set_CH0_CSR_PH_RETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH0_CSRs PH_RET bit.</p>
<p>Retard the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm20clear_CH0_CSR_PH_RETEv">
<span id="_CPPv3NV6RP20403pwm20clear_CH0_CSR_PH_RETEv"></span><span id="_CPPv2NV6RP20403pwm20clear_CH0_CSR_PH_RETEv"></span><span id="RP2040::pwm::clear_CH0_CSR_PH_RETV"></span><span class="target" id="structRP2040_1_1pwm_1aba52b4b8792e36a4af5971171eee1ba5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH0_CSR_PH_RET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm20clear_CH0_CSR_PH_RETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH0_CSRs PH_RET bit.</p>
<p>Retard the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm21toggle_CH0_CSR_PH_RETEv">
<span id="_CPPv3NV6RP20403pwm21toggle_CH0_CSR_PH_RETEv"></span><span id="_CPPv2NV6RP20403pwm21toggle_CH0_CSR_PH_RETEv"></span><span id="RP2040::pwm::toggle_CH0_CSR_PH_RETV"></span><span class="target" id="structRP2040_1_1pwm_1a70e2f19cc011c590c58e7c85a416d0a4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH0_CSR_PH_RET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm21toggle_CH0_CSR_PH_RETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH0_CSRs PH_RET bit.</p>
<p>Retard the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm18get_CH0_CSR_PH_ADVEv">
<span id="_CPPv3NV6RP20403pwm18get_CH0_CSR_PH_ADVEv"></span><span id="_CPPv2NV6RP20403pwm18get_CH0_CSR_PH_ADVEv"></span><span id="RP2040::pwm::get_CH0_CSR_PH_ADVV"></span><span class="target" id="structRP2040_1_1pwm_1a5189f4a0c98bd551478351d182556a2b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH0_CSR_PH_ADV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm18get_CH0_CSR_PH_ADVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH0_CSRs PH_ADV bit.</p>
<p>Advance the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running at less than full speed (div_int + div_frac / 16 &gt; 1) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm18set_CH0_CSR_PH_ADVEv">
<span id="_CPPv3NV6RP20403pwm18set_CH0_CSR_PH_ADVEv"></span><span id="_CPPv2NV6RP20403pwm18set_CH0_CSR_PH_ADVEv"></span><span id="RP2040::pwm::set_CH0_CSR_PH_ADVV"></span><span class="target" id="structRP2040_1_1pwm_1a7957a46ab3d2087753572102b0e116c1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH0_CSR_PH_ADV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm18set_CH0_CSR_PH_ADVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH0_CSRs PH_ADV bit.</p>
<p>Advance the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running at less than full speed (div_int + div_frac / 16 &gt; 1) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm20clear_CH0_CSR_PH_ADVEv">
<span id="_CPPv3NV6RP20403pwm20clear_CH0_CSR_PH_ADVEv"></span><span id="_CPPv2NV6RP20403pwm20clear_CH0_CSR_PH_ADVEv"></span><span id="RP2040::pwm::clear_CH0_CSR_PH_ADVV"></span><span class="target" id="structRP2040_1_1pwm_1a61afdf1ac8cb135ee199de8018378504"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH0_CSR_PH_ADV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm20clear_CH0_CSR_PH_ADVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH0_CSRs PH_ADV bit.</p>
<p>Advance the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running at less than full speed (div_int + div_frac / 16 &gt; 1) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm21toggle_CH0_CSR_PH_ADVEv">
<span id="_CPPv3NV6RP20403pwm21toggle_CH0_CSR_PH_ADVEv"></span><span id="_CPPv2NV6RP20403pwm21toggle_CH0_CSR_PH_ADVEv"></span><span id="RP2040::pwm::toggle_CH0_CSR_PH_ADVV"></span><span class="target" id="structRP2040_1_1pwm_1aa60d6244ea0db6602c41ec3caa22d891"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH0_CSR_PH_ADV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm21toggle_CH0_CSR_PH_ADVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH0_CSRs PH_ADV bit.</p>
<p>Advance the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running at less than full speed (div_int + div_frac / 16 &gt; 1) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11get_CH0_CSRERbRbRbRbR11PWM_DIVMODERbRb">
<span id="_CPPv3NV6RP20403pwm11get_CH0_CSRERbRbRbRbR11PWM_DIVMODERbRb"></span><span id="_CPPv2NV6RP20403pwm11get_CH0_CSRERbRbRbRbR11PWM_DIVMODERbRb"></span><span id="RP2040::pwm::get_CH0_CSR__bR.bR.bR.bR.PWM_DIVMODER.bR.bRV"></span><span class="target" id="structRP2040_1_1pwm_1a5b160275b1570b423bc8ff9721e08954"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH0_CSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PH_CORRECT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">A_INV</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">B_INV</span></span>, <a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html#_CPPv4N6RP204011PWM_DIVMODEE" title="RP2040::PWM_DIVMODE"><span class="n"><span class="pre">PWM_DIVMODE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DIVMODE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PH_RET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PH_ADV</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11get_CH0_CSRERbRbRbRbR11PWM_DIVMODERbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CH0_CSRs bit fields.</p>
<p>(read-write) Control and status register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11set_CH0_CSREbbbb11PWM_DIVMODEbb">
<span id="_CPPv3NV6RP20403pwm11set_CH0_CSREbbbb11PWM_DIVMODEbb"></span><span id="_CPPv2NV6RP20403pwm11set_CH0_CSREbbbb11PWM_DIVMODEbb"></span><span id="RP2040::pwm::set_CH0_CSR__b.b.b.b.PWM_DIVMODE.b.bV"></span><span class="target" id="structRP2040_1_1pwm_1aef27747efe9d989221fd38e5a0368e46"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH0_CSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PH_CORRECT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">A_INV</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">B_INV</span></span>, <a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html#_CPPv4N6RP204011PWM_DIVMODEE" title="RP2040::PWM_DIVMODE"><span class="n"><span class="pre">PWM_DIVMODE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">DIVMODE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PH_RET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PH_ADV</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11set_CH0_CSREbbbb11PWM_DIVMODEbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CH0_CSRs bit fields.</p>
<p>(read-write) Control and status register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm16get_CH0_DIV_FRACEv">
<span id="_CPPv3NV6RP20403pwm16get_CH0_DIV_FRACEv"></span><span id="_CPPv2NV6RP20403pwm16get_CH0_DIV_FRACEv"></span><span id="RP2040::pwm::get_CH0_DIV_FRACV"></span><span class="target" id="structRP2040_1_1pwm_1a1620d19093178b65f94c0f0ea262a162"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH0_DIV_FRAC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm16get_CH0_DIV_FRACEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH0_DIVs FRAC field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm16set_CH0_DIV_FRACE7uint8_t">
<span id="_CPPv3NV6RP20403pwm16set_CH0_DIV_FRACE7uint8_t"></span><span id="_CPPv2NV6RP20403pwm16set_CH0_DIV_FRACE7uint8_t"></span><span id="RP2040::pwm::set_CH0_DIV_FRAC__uint8_tV"></span><span class="target" id="structRP2040_1_1pwm_1a9b4f6e1932febff19a0351dbe8d63f5b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH0_DIV_FRAC</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm16set_CH0_DIV_FRACE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH0_DIVs FRAC field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15get_CH0_DIV_INTEv">
<span id="_CPPv3NV6RP20403pwm15get_CH0_DIV_INTEv"></span><span id="_CPPv2NV6RP20403pwm15get_CH0_DIV_INTEv"></span><span id="RP2040::pwm::get_CH0_DIV_INTV"></span><span class="target" id="structRP2040_1_1pwm_1a275c7623a601c034fce9c623c168ff2a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH0_DIV_INT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15get_CH0_DIV_INTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH0_DIVs INT field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15set_CH0_DIV_INTE7uint8_t">
<span id="_CPPv3NV6RP20403pwm15set_CH0_DIV_INTE7uint8_t"></span><span id="_CPPv2NV6RP20403pwm15set_CH0_DIV_INTE7uint8_t"></span><span id="RP2040::pwm::set_CH0_DIV_INT__uint8_tV"></span><span class="target" id="structRP2040_1_1pwm_1a8074f2c3b680195471776f45fdaaa69e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH0_DIV_INT</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15set_CH0_DIV_INTE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH0_DIVs INT field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11get_CH0_DIVER7uint8_tR7uint8_t">
<span id="_CPPv3NV6RP20403pwm11get_CH0_DIVER7uint8_tR7uint8_t"></span><span id="_CPPv2NV6RP20403pwm11get_CH0_DIVER7uint8_tR7uint8_t"></span><span id="RP2040::pwm::get_CH0_DIV__uint8_tR.uint8_tRV"></span><span class="target" id="structRP2040_1_1pwm_1a61c10b458adb06019bf952bafb44982f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH0_DIV</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FRAC</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11get_CH0_DIVER7uint8_tR7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CH0_DIVs bit fields.</p>
<p>(read-write) INT and FRAC form a fixed-point fractional number. Counting rate is system clock frequency divided by this number. Fractional division uses simple 1st-order sigma-delta. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11set_CH0_DIVE7uint8_t7uint8_t">
<span id="_CPPv3NV6RP20403pwm11set_CH0_DIVE7uint8_t7uint8_t"></span><span id="_CPPv2NV6RP20403pwm11set_CH0_DIVE7uint8_t7uint8_t"></span><span id="RP2040::pwm::set_CH0_DIV__uint8_t.uint8_tV"></span><span class="target" id="structRP2040_1_1pwm_1ace57e48bd8957c1f67599e0f83d22768"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH0_DIV</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FRAC</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11set_CH0_DIVE7uint8_t7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CH0_DIVs bit fields.</p>
<p>(read-write) INT and FRAC form a fixed-point fractional number. Counting rate is system clock frequency divided by this number. Fractional division uses simple 1st-order sigma-delta. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11get_CH0_CTREv">
<span id="_CPPv3NV6RP20403pwm11get_CH0_CTREv"></span><span id="_CPPv2NV6RP20403pwm11get_CH0_CTREv"></span><span id="RP2040::pwm::get_CH0_CTRV"></span><span class="target" id="structRP2040_1_1pwm_1a062864dce5accace9a39e8af691a8d09"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH0_CTR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11get_CH0_CTREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH0_CTRs CH0_CTR field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11set_CH0_CTRE8uint16_t">
<span id="_CPPv3NV6RP20403pwm11set_CH0_CTRE8uint16_t"></span><span id="_CPPv2NV6RP20403pwm11set_CH0_CTRE8uint16_t"></span><span id="RP2040::pwm::set_CH0_CTR__uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1a66c16ce828c9d2f65d5713eae98c89eb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH0_CTR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11set_CH0_CTRE8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH0_CTRs CH0_CTR field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_CH0_CC_AEv">
<span id="_CPPv3NV6RP20403pwm12get_CH0_CC_AEv"></span><span id="_CPPv2NV6RP20403pwm12get_CH0_CC_AEv"></span><span id="RP2040::pwm::get_CH0_CC_AV"></span><span class="target" id="structRP2040_1_1pwm_1ae79d0512da159cc01d051763b6b57b4d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH0_CC_A</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_CH0_CC_AEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH0_CCs A field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_CH0_CC_AE8uint16_t">
<span id="_CPPv3NV6RP20403pwm12set_CH0_CC_AE8uint16_t"></span><span id="_CPPv2NV6RP20403pwm12set_CH0_CC_AE8uint16_t"></span><span id="RP2040::pwm::set_CH0_CC_A__uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1a028a4e612c90fc9ec01142cc4e0ce119"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH0_CC_A</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_CH0_CC_AE8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH0_CCs A field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_CH0_CC_BEv">
<span id="_CPPv3NV6RP20403pwm12get_CH0_CC_BEv"></span><span id="_CPPv2NV6RP20403pwm12get_CH0_CC_BEv"></span><span id="RP2040::pwm::get_CH0_CC_BV"></span><span class="target" id="structRP2040_1_1pwm_1a0cca3e7cddf5b1a73fe7712bc9b68f60"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH0_CC_B</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_CH0_CC_BEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH0_CCs B field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_CH0_CC_BE8uint16_t">
<span id="_CPPv3NV6RP20403pwm12set_CH0_CC_BE8uint16_t"></span><span id="_CPPv2NV6RP20403pwm12set_CH0_CC_BE8uint16_t"></span><span id="RP2040::pwm::set_CH0_CC_B__uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1ac680f0a60b9ca983a461676f8714a269"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH0_CC_B</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_CH0_CC_BE8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH0_CCs B field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm10get_CH0_CCER8uint16_tR8uint16_t">
<span id="_CPPv3NV6RP20403pwm10get_CH0_CCER8uint16_tR8uint16_t"></span><span id="_CPPv2NV6RP20403pwm10get_CH0_CCER8uint16_tR8uint16_t"></span><span id="RP2040::pwm::get_CH0_CC__uint16_tR.uint16_tRV"></span><span class="target" id="structRP2040_1_1pwm_1a92614e2e5b959597667d9956ec6fe862"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH0_CC</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">A</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">B</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm10get_CH0_CCER8uint16_tR8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CH0_CCs bit fields.</p>
<p>(read-write) Counter compare values </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm10set_CH0_CCE8uint16_t8uint16_t">
<span id="_CPPv3NV6RP20403pwm10set_CH0_CCE8uint16_t8uint16_t"></span><span id="_CPPv2NV6RP20403pwm10set_CH0_CCE8uint16_t8uint16_t"></span><span id="RP2040::pwm::set_CH0_CC__uint16_t.uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1ae0d97904f36cbb4584f31b8e649831ef"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH0_CC</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">A</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">B</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm10set_CH0_CCE8uint16_t8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CH0_CCs bit fields.</p>
<p>(read-write) Counter compare values </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11get_CH0_TOPEv">
<span id="_CPPv3NV6RP20403pwm11get_CH0_TOPEv"></span><span id="_CPPv2NV6RP20403pwm11get_CH0_TOPEv"></span><span id="RP2040::pwm::get_CH0_TOPV"></span><span class="target" id="structRP2040_1_1pwm_1ad5912a402b5aaa339aec9e38e61df250"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH0_TOP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11get_CH0_TOPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH0_TOPs CH0_TOP field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11set_CH0_TOPE8uint16_t">
<span id="_CPPv3NV6RP20403pwm11set_CH0_TOPE8uint16_t"></span><span id="_CPPv2NV6RP20403pwm11set_CH0_TOPE8uint16_t"></span><span id="RP2040::pwm::set_CH0_TOP__uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1a9377fa767c2414b92aa7a5624bfc542b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH0_TOP</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11set_CH0_TOPE8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH0_TOPs CH0_TOP field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14get_CH1_CSR_ENEv">
<span id="_CPPv3NV6RP20403pwm14get_CH1_CSR_ENEv"></span><span id="_CPPv2NV6RP20403pwm14get_CH1_CSR_ENEv"></span><span id="RP2040::pwm::get_CH1_CSR_ENV"></span><span class="target" id="structRP2040_1_1pwm_1aad13527518b626140a506badc95f2642"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH1_CSR_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14get_CH1_CSR_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH1_CSRs EN bit.</p>
<p>Enable the PWM channel. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14set_CH1_CSR_ENEv">
<span id="_CPPv3NV6RP20403pwm14set_CH1_CSR_ENEv"></span><span id="_CPPv2NV6RP20403pwm14set_CH1_CSR_ENEv"></span><span id="RP2040::pwm::set_CH1_CSR_ENV"></span><span class="target" id="structRP2040_1_1pwm_1ad0d8282c2176135966f239f0a4ff90d3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH1_CSR_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14set_CH1_CSR_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH1_CSRs EN bit.</p>
<p>Enable the PWM channel. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm16clear_CH1_CSR_ENEv">
<span id="_CPPv3NV6RP20403pwm16clear_CH1_CSR_ENEv"></span><span id="_CPPv2NV6RP20403pwm16clear_CH1_CSR_ENEv"></span><span id="RP2040::pwm::clear_CH1_CSR_ENV"></span><span class="target" id="structRP2040_1_1pwm_1ada4f201c6e632579fec9b32259eeeb3f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH1_CSR_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm16clear_CH1_CSR_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH1_CSRs EN bit.</p>
<p>Enable the PWM channel. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17toggle_CH1_CSR_ENEv">
<span id="_CPPv3NV6RP20403pwm17toggle_CH1_CSR_ENEv"></span><span id="_CPPv2NV6RP20403pwm17toggle_CH1_CSR_ENEv"></span><span id="RP2040::pwm::toggle_CH1_CSR_ENV"></span><span class="target" id="structRP2040_1_1pwm_1aeaf34168a740ee1e4719426d3f73a3b3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH1_CSR_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17toggle_CH1_CSR_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH1_CSRs EN bit.</p>
<p>Enable the PWM channel. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm22get_CH1_CSR_PH_CORRECTEv">
<span id="_CPPv3NV6RP20403pwm22get_CH1_CSR_PH_CORRECTEv"></span><span id="_CPPv2NV6RP20403pwm22get_CH1_CSR_PH_CORRECTEv"></span><span id="RP2040::pwm::get_CH1_CSR_PH_CORRECTV"></span><span class="target" id="structRP2040_1_1pwm_1abd9b88056581c7e2b20d7eeb8553fa2b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH1_CSR_PH_CORRECT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm22get_CH1_CSR_PH_CORRECTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH1_CSRs PH_CORRECT bit.</p>
<p>1: Enable phase-correct modulation. 0: Trailing-edge </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm22set_CH1_CSR_PH_CORRECTEv">
<span id="_CPPv3NV6RP20403pwm22set_CH1_CSR_PH_CORRECTEv"></span><span id="_CPPv2NV6RP20403pwm22set_CH1_CSR_PH_CORRECTEv"></span><span id="RP2040::pwm::set_CH1_CSR_PH_CORRECTV"></span><span class="target" id="structRP2040_1_1pwm_1a8cdb3deb05d13e3cb967ce3febcecc06"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH1_CSR_PH_CORRECT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm22set_CH1_CSR_PH_CORRECTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH1_CSRs PH_CORRECT bit.</p>
<p>1: Enable phase-correct modulation. 0: Trailing-edge </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm24clear_CH1_CSR_PH_CORRECTEv">
<span id="_CPPv3NV6RP20403pwm24clear_CH1_CSR_PH_CORRECTEv"></span><span id="_CPPv2NV6RP20403pwm24clear_CH1_CSR_PH_CORRECTEv"></span><span id="RP2040::pwm::clear_CH1_CSR_PH_CORRECTV"></span><span class="target" id="structRP2040_1_1pwm_1aef90ce14ce1adff62a049ec87a681b4e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH1_CSR_PH_CORRECT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm24clear_CH1_CSR_PH_CORRECTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH1_CSRs PH_CORRECT bit.</p>
<p>1: Enable phase-correct modulation. 0: Trailing-edge </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm25toggle_CH1_CSR_PH_CORRECTEv">
<span id="_CPPv3NV6RP20403pwm25toggle_CH1_CSR_PH_CORRECTEv"></span><span id="_CPPv2NV6RP20403pwm25toggle_CH1_CSR_PH_CORRECTEv"></span><span id="RP2040::pwm::toggle_CH1_CSR_PH_CORRECTV"></span><span class="target" id="structRP2040_1_1pwm_1a86ba8f06c398240bef5738d7d3c5a395"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH1_CSR_PH_CORRECT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm25toggle_CH1_CSR_PH_CORRECTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH1_CSRs PH_CORRECT bit.</p>
<p>1: Enable phase-correct modulation. 0: Trailing-edge </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17get_CH1_CSR_A_INVEv">
<span id="_CPPv3NV6RP20403pwm17get_CH1_CSR_A_INVEv"></span><span id="_CPPv2NV6RP20403pwm17get_CH1_CSR_A_INVEv"></span><span id="RP2040::pwm::get_CH1_CSR_A_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a5a67520343f89698ac38e3fe6560810c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH1_CSR_A_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17get_CH1_CSR_A_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH1_CSRs A_INV bit.</p>
<p>Invert output A </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17set_CH1_CSR_A_INVEv">
<span id="_CPPv3NV6RP20403pwm17set_CH1_CSR_A_INVEv"></span><span id="_CPPv2NV6RP20403pwm17set_CH1_CSR_A_INVEv"></span><span id="RP2040::pwm::set_CH1_CSR_A_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a2b2adf3c472fb56630e54af76a09b09b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH1_CSR_A_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17set_CH1_CSR_A_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH1_CSRs A_INV bit.</p>
<p>Invert output A </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm19clear_CH1_CSR_A_INVEv">
<span id="_CPPv3NV6RP20403pwm19clear_CH1_CSR_A_INVEv"></span><span id="_CPPv2NV6RP20403pwm19clear_CH1_CSR_A_INVEv"></span><span id="RP2040::pwm::clear_CH1_CSR_A_INVV"></span><span class="target" id="structRP2040_1_1pwm_1aa2b1735829337f668a9b589190fb6d89"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH1_CSR_A_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm19clear_CH1_CSR_A_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH1_CSRs A_INV bit.</p>
<p>Invert output A </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm20toggle_CH1_CSR_A_INVEv">
<span id="_CPPv3NV6RP20403pwm20toggle_CH1_CSR_A_INVEv"></span><span id="_CPPv2NV6RP20403pwm20toggle_CH1_CSR_A_INVEv"></span><span id="RP2040::pwm::toggle_CH1_CSR_A_INVV"></span><span class="target" id="structRP2040_1_1pwm_1afde0bd89dea9211cb6d94de8143fdb31"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH1_CSR_A_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm20toggle_CH1_CSR_A_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH1_CSRs A_INV bit.</p>
<p>Invert output A </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17get_CH1_CSR_B_INVEv">
<span id="_CPPv3NV6RP20403pwm17get_CH1_CSR_B_INVEv"></span><span id="_CPPv2NV6RP20403pwm17get_CH1_CSR_B_INVEv"></span><span id="RP2040::pwm::get_CH1_CSR_B_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a1374d749d4a35b3656907bf163e323cc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH1_CSR_B_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17get_CH1_CSR_B_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH1_CSRs B_INV bit.</p>
<p>Invert output B </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17set_CH1_CSR_B_INVEv">
<span id="_CPPv3NV6RP20403pwm17set_CH1_CSR_B_INVEv"></span><span id="_CPPv2NV6RP20403pwm17set_CH1_CSR_B_INVEv"></span><span id="RP2040::pwm::set_CH1_CSR_B_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a746983996fff0ec49516ce06aff5d583"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH1_CSR_B_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17set_CH1_CSR_B_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH1_CSRs B_INV bit.</p>
<p>Invert output B </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm19clear_CH1_CSR_B_INVEv">
<span id="_CPPv3NV6RP20403pwm19clear_CH1_CSR_B_INVEv"></span><span id="_CPPv2NV6RP20403pwm19clear_CH1_CSR_B_INVEv"></span><span id="RP2040::pwm::clear_CH1_CSR_B_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a14f0344a90d3e4f88190c79cf407b0d0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH1_CSR_B_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm19clear_CH1_CSR_B_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH1_CSRs B_INV bit.</p>
<p>Invert output B </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm20toggle_CH1_CSR_B_INVEv">
<span id="_CPPv3NV6RP20403pwm20toggle_CH1_CSR_B_INVEv"></span><span id="_CPPv2NV6RP20403pwm20toggle_CH1_CSR_B_INVEv"></span><span id="RP2040::pwm::toggle_CH1_CSR_B_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a9d317ea9615e8a9b259ed73b87f58e43"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH1_CSR_B_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm20toggle_CH1_CSR_B_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH1_CSRs B_INV bit.</p>
<p>Invert output B </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm19get_CH1_CSR_DIVMODEEv">
<span id="_CPPv3NV6RP20403pwm19get_CH1_CSR_DIVMODEEv"></span><span id="_CPPv2NV6RP20403pwm19get_CH1_CSR_DIVMODEEv"></span><span id="RP2040::pwm::get_CH1_CSR_DIVMODEV"></span><span class="target" id="structRP2040_1_1pwm_1a89495cbc634f178e06e4f5e9f54d8893"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html#_CPPv4N6RP204011PWM_DIVMODEE" title="RP2040::PWM_DIVMODE"><span class="n"><span class="pre">PWM_DIVMODE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH1_CSR_DIVMODE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm19get_CH1_CSR_DIVMODEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH1_CSRs DIVMODE field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm19set_CH1_CSR_DIVMODEE11PWM_DIVMODE">
<span id="_CPPv3NV6RP20403pwm19set_CH1_CSR_DIVMODEE11PWM_DIVMODE"></span><span id="_CPPv2NV6RP20403pwm19set_CH1_CSR_DIVMODEE11PWM_DIVMODE"></span><span id="RP2040::pwm::set_CH1_CSR_DIVMODE__PWM_DIVMODEV"></span><span class="target" id="structRP2040_1_1pwm_1a7444822d39b9384df1a5ae24bbf92b85"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH1_CSR_DIVMODE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html#_CPPv4N6RP204011PWM_DIVMODEE" title="RP2040::PWM_DIVMODE"><span class="n"><span class="pre">PWM_DIVMODE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm19set_CH1_CSR_DIVMODEE11PWM_DIVMODE" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH1_CSRs DIVMODE field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm18get_CH1_CSR_PH_RETEv">
<span id="_CPPv3NV6RP20403pwm18get_CH1_CSR_PH_RETEv"></span><span id="_CPPv2NV6RP20403pwm18get_CH1_CSR_PH_RETEv"></span><span id="RP2040::pwm::get_CH1_CSR_PH_RETV"></span><span class="target" id="structRP2040_1_1pwm_1a9e4175de56ed0602cd68418acabfba4a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH1_CSR_PH_RET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm18get_CH1_CSR_PH_RETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH1_CSRs PH_RET bit.</p>
<p>Retard the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm18set_CH1_CSR_PH_RETEv">
<span id="_CPPv3NV6RP20403pwm18set_CH1_CSR_PH_RETEv"></span><span id="_CPPv2NV6RP20403pwm18set_CH1_CSR_PH_RETEv"></span><span id="RP2040::pwm::set_CH1_CSR_PH_RETV"></span><span class="target" id="structRP2040_1_1pwm_1a6e7e9c1e8b85f9f01ee091433810e24e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH1_CSR_PH_RET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm18set_CH1_CSR_PH_RETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH1_CSRs PH_RET bit.</p>
<p>Retard the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm20clear_CH1_CSR_PH_RETEv">
<span id="_CPPv3NV6RP20403pwm20clear_CH1_CSR_PH_RETEv"></span><span id="_CPPv2NV6RP20403pwm20clear_CH1_CSR_PH_RETEv"></span><span id="RP2040::pwm::clear_CH1_CSR_PH_RETV"></span><span class="target" id="structRP2040_1_1pwm_1a97fca4643e98a0c153f9d1a917a47f32"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH1_CSR_PH_RET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm20clear_CH1_CSR_PH_RETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH1_CSRs PH_RET bit.</p>
<p>Retard the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm21toggle_CH1_CSR_PH_RETEv">
<span id="_CPPv3NV6RP20403pwm21toggle_CH1_CSR_PH_RETEv"></span><span id="_CPPv2NV6RP20403pwm21toggle_CH1_CSR_PH_RETEv"></span><span id="RP2040::pwm::toggle_CH1_CSR_PH_RETV"></span><span class="target" id="structRP2040_1_1pwm_1ad4b888198e831da222d9f843b8d14095"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH1_CSR_PH_RET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm21toggle_CH1_CSR_PH_RETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH1_CSRs PH_RET bit.</p>
<p>Retard the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm18get_CH1_CSR_PH_ADVEv">
<span id="_CPPv3NV6RP20403pwm18get_CH1_CSR_PH_ADVEv"></span><span id="_CPPv2NV6RP20403pwm18get_CH1_CSR_PH_ADVEv"></span><span id="RP2040::pwm::get_CH1_CSR_PH_ADVV"></span><span class="target" id="structRP2040_1_1pwm_1a9c539554b5b2ac7764611cd4c391de19"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH1_CSR_PH_ADV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm18get_CH1_CSR_PH_ADVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH1_CSRs PH_ADV bit.</p>
<p>Advance the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running at less than full speed (div_int + div_frac / 16 &gt; 1) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm18set_CH1_CSR_PH_ADVEv">
<span id="_CPPv3NV6RP20403pwm18set_CH1_CSR_PH_ADVEv"></span><span id="_CPPv2NV6RP20403pwm18set_CH1_CSR_PH_ADVEv"></span><span id="RP2040::pwm::set_CH1_CSR_PH_ADVV"></span><span class="target" id="structRP2040_1_1pwm_1a712316ac67e395643b5232025b818f4f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH1_CSR_PH_ADV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm18set_CH1_CSR_PH_ADVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH1_CSRs PH_ADV bit.</p>
<p>Advance the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running at less than full speed (div_int + div_frac / 16 &gt; 1) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm20clear_CH1_CSR_PH_ADVEv">
<span id="_CPPv3NV6RP20403pwm20clear_CH1_CSR_PH_ADVEv"></span><span id="_CPPv2NV6RP20403pwm20clear_CH1_CSR_PH_ADVEv"></span><span id="RP2040::pwm::clear_CH1_CSR_PH_ADVV"></span><span class="target" id="structRP2040_1_1pwm_1a7fc6bd265036e60674643fa5a4c5d64f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH1_CSR_PH_ADV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm20clear_CH1_CSR_PH_ADVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH1_CSRs PH_ADV bit.</p>
<p>Advance the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running at less than full speed (div_int + div_frac / 16 &gt; 1) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm21toggle_CH1_CSR_PH_ADVEv">
<span id="_CPPv3NV6RP20403pwm21toggle_CH1_CSR_PH_ADVEv"></span><span id="_CPPv2NV6RP20403pwm21toggle_CH1_CSR_PH_ADVEv"></span><span id="RP2040::pwm::toggle_CH1_CSR_PH_ADVV"></span><span class="target" id="structRP2040_1_1pwm_1a99dd196bbfe48b616105989593c09360"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH1_CSR_PH_ADV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm21toggle_CH1_CSR_PH_ADVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH1_CSRs PH_ADV bit.</p>
<p>Advance the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running at less than full speed (div_int + div_frac / 16 &gt; 1) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11get_CH1_CSRERbRbRbRbR11PWM_DIVMODERbRb">
<span id="_CPPv3NV6RP20403pwm11get_CH1_CSRERbRbRbRbR11PWM_DIVMODERbRb"></span><span id="_CPPv2NV6RP20403pwm11get_CH1_CSRERbRbRbRbR11PWM_DIVMODERbRb"></span><span id="RP2040::pwm::get_CH1_CSR__bR.bR.bR.bR.PWM_DIVMODER.bR.bRV"></span><span class="target" id="structRP2040_1_1pwm_1a75c0f13ade38b1814f05a9075db43455"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH1_CSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PH_CORRECT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">A_INV</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">B_INV</span></span>, <a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html#_CPPv4N6RP204011PWM_DIVMODEE" title="RP2040::PWM_DIVMODE"><span class="n"><span class="pre">PWM_DIVMODE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DIVMODE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PH_RET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PH_ADV</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11get_CH1_CSRERbRbRbRbR11PWM_DIVMODERbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CH1_CSRs bit fields.</p>
<p>(read-write) Control and status register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11set_CH1_CSREbbbb11PWM_DIVMODEbb">
<span id="_CPPv3NV6RP20403pwm11set_CH1_CSREbbbb11PWM_DIVMODEbb"></span><span id="_CPPv2NV6RP20403pwm11set_CH1_CSREbbbb11PWM_DIVMODEbb"></span><span id="RP2040::pwm::set_CH1_CSR__b.b.b.b.PWM_DIVMODE.b.bV"></span><span class="target" id="structRP2040_1_1pwm_1a5dc05ae24522c5d67bdbf336c1b3bd82"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH1_CSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PH_CORRECT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">A_INV</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">B_INV</span></span>, <a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html#_CPPv4N6RP204011PWM_DIVMODEE" title="RP2040::PWM_DIVMODE"><span class="n"><span class="pre">PWM_DIVMODE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">DIVMODE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PH_RET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PH_ADV</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11set_CH1_CSREbbbb11PWM_DIVMODEbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CH1_CSRs bit fields.</p>
<p>(read-write) Control and status register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm16get_CH1_DIV_FRACEv">
<span id="_CPPv3NV6RP20403pwm16get_CH1_DIV_FRACEv"></span><span id="_CPPv2NV6RP20403pwm16get_CH1_DIV_FRACEv"></span><span id="RP2040::pwm::get_CH1_DIV_FRACV"></span><span class="target" id="structRP2040_1_1pwm_1a1a01716285bd9ab0052593ac745b67fe"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH1_DIV_FRAC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm16get_CH1_DIV_FRACEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH1_DIVs FRAC field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm16set_CH1_DIV_FRACE7uint8_t">
<span id="_CPPv3NV6RP20403pwm16set_CH1_DIV_FRACE7uint8_t"></span><span id="_CPPv2NV6RP20403pwm16set_CH1_DIV_FRACE7uint8_t"></span><span id="RP2040::pwm::set_CH1_DIV_FRAC__uint8_tV"></span><span class="target" id="structRP2040_1_1pwm_1a840a968444f3f20711c98922f48864c6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH1_DIV_FRAC</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm16set_CH1_DIV_FRACE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH1_DIVs FRAC field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15get_CH1_DIV_INTEv">
<span id="_CPPv3NV6RP20403pwm15get_CH1_DIV_INTEv"></span><span id="_CPPv2NV6RP20403pwm15get_CH1_DIV_INTEv"></span><span id="RP2040::pwm::get_CH1_DIV_INTV"></span><span class="target" id="structRP2040_1_1pwm_1af9d7f8e933c9e135ea3bbdca4058d23d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH1_DIV_INT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15get_CH1_DIV_INTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH1_DIVs INT field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15set_CH1_DIV_INTE7uint8_t">
<span id="_CPPv3NV6RP20403pwm15set_CH1_DIV_INTE7uint8_t"></span><span id="_CPPv2NV6RP20403pwm15set_CH1_DIV_INTE7uint8_t"></span><span id="RP2040::pwm::set_CH1_DIV_INT__uint8_tV"></span><span class="target" id="structRP2040_1_1pwm_1a14c71e0aba0a775388433bd6ccfac607"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH1_DIV_INT</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15set_CH1_DIV_INTE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH1_DIVs INT field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11get_CH1_DIVER7uint8_tR7uint8_t">
<span id="_CPPv3NV6RP20403pwm11get_CH1_DIVER7uint8_tR7uint8_t"></span><span id="_CPPv2NV6RP20403pwm11get_CH1_DIVER7uint8_tR7uint8_t"></span><span id="RP2040::pwm::get_CH1_DIV__uint8_tR.uint8_tRV"></span><span class="target" id="structRP2040_1_1pwm_1a91a9b69587dfad027ef7f51f929f9753"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH1_DIV</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FRAC</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11get_CH1_DIVER7uint8_tR7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CH1_DIVs bit fields.</p>
<p>(read-write) INT and FRAC form a fixed-point fractional number. Counting rate is system clock frequency divided by this number. Fractional division uses simple 1st-order sigma-delta. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11set_CH1_DIVE7uint8_t7uint8_t">
<span id="_CPPv3NV6RP20403pwm11set_CH1_DIVE7uint8_t7uint8_t"></span><span id="_CPPv2NV6RP20403pwm11set_CH1_DIVE7uint8_t7uint8_t"></span><span id="RP2040::pwm::set_CH1_DIV__uint8_t.uint8_tV"></span><span class="target" id="structRP2040_1_1pwm_1ad0d5dff7f1e2064893230a44ff4eb779"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH1_DIV</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FRAC</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11set_CH1_DIVE7uint8_t7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CH1_DIVs bit fields.</p>
<p>(read-write) INT and FRAC form a fixed-point fractional number. Counting rate is system clock frequency divided by this number. Fractional division uses simple 1st-order sigma-delta. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11get_CH1_CTREv">
<span id="_CPPv3NV6RP20403pwm11get_CH1_CTREv"></span><span id="_CPPv2NV6RP20403pwm11get_CH1_CTREv"></span><span id="RP2040::pwm::get_CH1_CTRV"></span><span class="target" id="structRP2040_1_1pwm_1a8ae31fe370466bef0e814510fdd97b8b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH1_CTR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11get_CH1_CTREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH1_CTRs CH1_CTR field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11set_CH1_CTRE8uint16_t">
<span id="_CPPv3NV6RP20403pwm11set_CH1_CTRE8uint16_t"></span><span id="_CPPv2NV6RP20403pwm11set_CH1_CTRE8uint16_t"></span><span id="RP2040::pwm::set_CH1_CTR__uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1a397e418b51f1ca0b5cb8cc75c744982c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH1_CTR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11set_CH1_CTRE8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH1_CTRs CH1_CTR field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_CH1_CC_AEv">
<span id="_CPPv3NV6RP20403pwm12get_CH1_CC_AEv"></span><span id="_CPPv2NV6RP20403pwm12get_CH1_CC_AEv"></span><span id="RP2040::pwm::get_CH1_CC_AV"></span><span class="target" id="structRP2040_1_1pwm_1a25c0d1373a3a7f5aa272b58181efa25f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH1_CC_A</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_CH1_CC_AEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH1_CCs A field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_CH1_CC_AE8uint16_t">
<span id="_CPPv3NV6RP20403pwm12set_CH1_CC_AE8uint16_t"></span><span id="_CPPv2NV6RP20403pwm12set_CH1_CC_AE8uint16_t"></span><span id="RP2040::pwm::set_CH1_CC_A__uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1a43308afe3fe633a67e683d8516fba292"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH1_CC_A</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_CH1_CC_AE8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH1_CCs A field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_CH1_CC_BEv">
<span id="_CPPv3NV6RP20403pwm12get_CH1_CC_BEv"></span><span id="_CPPv2NV6RP20403pwm12get_CH1_CC_BEv"></span><span id="RP2040::pwm::get_CH1_CC_BV"></span><span class="target" id="structRP2040_1_1pwm_1ac9f05e19c23da0b80c308e9ff513332c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH1_CC_B</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_CH1_CC_BEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH1_CCs B field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_CH1_CC_BE8uint16_t">
<span id="_CPPv3NV6RP20403pwm12set_CH1_CC_BE8uint16_t"></span><span id="_CPPv2NV6RP20403pwm12set_CH1_CC_BE8uint16_t"></span><span id="RP2040::pwm::set_CH1_CC_B__uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1a161cd0185487f6ed3e9c9dc4e8feacbe"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH1_CC_B</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_CH1_CC_BE8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH1_CCs B field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm10get_CH1_CCER8uint16_tR8uint16_t">
<span id="_CPPv3NV6RP20403pwm10get_CH1_CCER8uint16_tR8uint16_t"></span><span id="_CPPv2NV6RP20403pwm10get_CH1_CCER8uint16_tR8uint16_t"></span><span id="RP2040::pwm::get_CH1_CC__uint16_tR.uint16_tRV"></span><span class="target" id="structRP2040_1_1pwm_1a088a4a8e8611163e8388cc4c0479a0da"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH1_CC</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">A</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">B</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm10get_CH1_CCER8uint16_tR8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CH1_CCs bit fields.</p>
<p>(read-write) Counter compare values </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm10set_CH1_CCE8uint16_t8uint16_t">
<span id="_CPPv3NV6RP20403pwm10set_CH1_CCE8uint16_t8uint16_t"></span><span id="_CPPv2NV6RP20403pwm10set_CH1_CCE8uint16_t8uint16_t"></span><span id="RP2040::pwm::set_CH1_CC__uint16_t.uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1a97ee37ff93ee7fc7a8e31ece85a063ca"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH1_CC</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">A</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">B</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm10set_CH1_CCE8uint16_t8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CH1_CCs bit fields.</p>
<p>(read-write) Counter compare values </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11get_CH1_TOPEv">
<span id="_CPPv3NV6RP20403pwm11get_CH1_TOPEv"></span><span id="_CPPv2NV6RP20403pwm11get_CH1_TOPEv"></span><span id="RP2040::pwm::get_CH1_TOPV"></span><span class="target" id="structRP2040_1_1pwm_1aa909e689c7c0cb5acc291a6f21de6d41"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH1_TOP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11get_CH1_TOPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH1_TOPs CH1_TOP field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11set_CH1_TOPE8uint16_t">
<span id="_CPPv3NV6RP20403pwm11set_CH1_TOPE8uint16_t"></span><span id="_CPPv2NV6RP20403pwm11set_CH1_TOPE8uint16_t"></span><span id="RP2040::pwm::set_CH1_TOP__uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1ac67194a3179b83c34d9bd74e0c0455fb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH1_TOP</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11set_CH1_TOPE8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH1_TOPs CH1_TOP field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14get_CH2_CSR_ENEv">
<span id="_CPPv3NV6RP20403pwm14get_CH2_CSR_ENEv"></span><span id="_CPPv2NV6RP20403pwm14get_CH2_CSR_ENEv"></span><span id="RP2040::pwm::get_CH2_CSR_ENV"></span><span class="target" id="structRP2040_1_1pwm_1a60c7e65fc8eed40b1c8dac20bdadb069"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH2_CSR_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14get_CH2_CSR_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH2_CSRs EN bit.</p>
<p>Enable the PWM channel. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14set_CH2_CSR_ENEv">
<span id="_CPPv3NV6RP20403pwm14set_CH2_CSR_ENEv"></span><span id="_CPPv2NV6RP20403pwm14set_CH2_CSR_ENEv"></span><span id="RP2040::pwm::set_CH2_CSR_ENV"></span><span class="target" id="structRP2040_1_1pwm_1adf08b618ccad50a13945b0708cddf13c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH2_CSR_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14set_CH2_CSR_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH2_CSRs EN bit.</p>
<p>Enable the PWM channel. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm16clear_CH2_CSR_ENEv">
<span id="_CPPv3NV6RP20403pwm16clear_CH2_CSR_ENEv"></span><span id="_CPPv2NV6RP20403pwm16clear_CH2_CSR_ENEv"></span><span id="RP2040::pwm::clear_CH2_CSR_ENV"></span><span class="target" id="structRP2040_1_1pwm_1aaf9ec1546e06123d8a25d8fb5a3a336d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH2_CSR_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm16clear_CH2_CSR_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH2_CSRs EN bit.</p>
<p>Enable the PWM channel. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17toggle_CH2_CSR_ENEv">
<span id="_CPPv3NV6RP20403pwm17toggle_CH2_CSR_ENEv"></span><span id="_CPPv2NV6RP20403pwm17toggle_CH2_CSR_ENEv"></span><span id="RP2040::pwm::toggle_CH2_CSR_ENV"></span><span class="target" id="structRP2040_1_1pwm_1aa9e96628ae8c24080d3df1d46e61f372"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH2_CSR_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17toggle_CH2_CSR_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH2_CSRs EN bit.</p>
<p>Enable the PWM channel. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm22get_CH2_CSR_PH_CORRECTEv">
<span id="_CPPv3NV6RP20403pwm22get_CH2_CSR_PH_CORRECTEv"></span><span id="_CPPv2NV6RP20403pwm22get_CH2_CSR_PH_CORRECTEv"></span><span id="RP2040::pwm::get_CH2_CSR_PH_CORRECTV"></span><span class="target" id="structRP2040_1_1pwm_1a525661d2c034f8d5b0a5ce02954152a7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH2_CSR_PH_CORRECT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm22get_CH2_CSR_PH_CORRECTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH2_CSRs PH_CORRECT bit.</p>
<p>1: Enable phase-correct modulation. 0: Trailing-edge </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm22set_CH2_CSR_PH_CORRECTEv">
<span id="_CPPv3NV6RP20403pwm22set_CH2_CSR_PH_CORRECTEv"></span><span id="_CPPv2NV6RP20403pwm22set_CH2_CSR_PH_CORRECTEv"></span><span id="RP2040::pwm::set_CH2_CSR_PH_CORRECTV"></span><span class="target" id="structRP2040_1_1pwm_1a279e858aae56b26d40deef0bcf6d4357"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH2_CSR_PH_CORRECT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm22set_CH2_CSR_PH_CORRECTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH2_CSRs PH_CORRECT bit.</p>
<p>1: Enable phase-correct modulation. 0: Trailing-edge </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm24clear_CH2_CSR_PH_CORRECTEv">
<span id="_CPPv3NV6RP20403pwm24clear_CH2_CSR_PH_CORRECTEv"></span><span id="_CPPv2NV6RP20403pwm24clear_CH2_CSR_PH_CORRECTEv"></span><span id="RP2040::pwm::clear_CH2_CSR_PH_CORRECTV"></span><span class="target" id="structRP2040_1_1pwm_1a9f85d57de4083df2fcfadf6f278f3238"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH2_CSR_PH_CORRECT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm24clear_CH2_CSR_PH_CORRECTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH2_CSRs PH_CORRECT bit.</p>
<p>1: Enable phase-correct modulation. 0: Trailing-edge </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm25toggle_CH2_CSR_PH_CORRECTEv">
<span id="_CPPv3NV6RP20403pwm25toggle_CH2_CSR_PH_CORRECTEv"></span><span id="_CPPv2NV6RP20403pwm25toggle_CH2_CSR_PH_CORRECTEv"></span><span id="RP2040::pwm::toggle_CH2_CSR_PH_CORRECTV"></span><span class="target" id="structRP2040_1_1pwm_1a2e67ec8081e93c8fc36248f24792ca57"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH2_CSR_PH_CORRECT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm25toggle_CH2_CSR_PH_CORRECTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH2_CSRs PH_CORRECT bit.</p>
<p>1: Enable phase-correct modulation. 0: Trailing-edge </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17get_CH2_CSR_A_INVEv">
<span id="_CPPv3NV6RP20403pwm17get_CH2_CSR_A_INVEv"></span><span id="_CPPv2NV6RP20403pwm17get_CH2_CSR_A_INVEv"></span><span id="RP2040::pwm::get_CH2_CSR_A_INVV"></span><span class="target" id="structRP2040_1_1pwm_1aa30d4bd63ced6ab1f0938197e1095253"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH2_CSR_A_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17get_CH2_CSR_A_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH2_CSRs A_INV bit.</p>
<p>Invert output A </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17set_CH2_CSR_A_INVEv">
<span id="_CPPv3NV6RP20403pwm17set_CH2_CSR_A_INVEv"></span><span id="_CPPv2NV6RP20403pwm17set_CH2_CSR_A_INVEv"></span><span id="RP2040::pwm::set_CH2_CSR_A_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a4bc44ea4f23e9acd736aaf45b2188e44"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH2_CSR_A_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17set_CH2_CSR_A_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH2_CSRs A_INV bit.</p>
<p>Invert output A </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm19clear_CH2_CSR_A_INVEv">
<span id="_CPPv3NV6RP20403pwm19clear_CH2_CSR_A_INVEv"></span><span id="_CPPv2NV6RP20403pwm19clear_CH2_CSR_A_INVEv"></span><span id="RP2040::pwm::clear_CH2_CSR_A_INVV"></span><span class="target" id="structRP2040_1_1pwm_1aa04f33de47d83ce1faba84661ab0972c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH2_CSR_A_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm19clear_CH2_CSR_A_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH2_CSRs A_INV bit.</p>
<p>Invert output A </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm20toggle_CH2_CSR_A_INVEv">
<span id="_CPPv3NV6RP20403pwm20toggle_CH2_CSR_A_INVEv"></span><span id="_CPPv2NV6RP20403pwm20toggle_CH2_CSR_A_INVEv"></span><span id="RP2040::pwm::toggle_CH2_CSR_A_INVV"></span><span class="target" id="structRP2040_1_1pwm_1ae58dd50a7e976dc24b82290edfec641b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH2_CSR_A_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm20toggle_CH2_CSR_A_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH2_CSRs A_INV bit.</p>
<p>Invert output A </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17get_CH2_CSR_B_INVEv">
<span id="_CPPv3NV6RP20403pwm17get_CH2_CSR_B_INVEv"></span><span id="_CPPv2NV6RP20403pwm17get_CH2_CSR_B_INVEv"></span><span id="RP2040::pwm::get_CH2_CSR_B_INVV"></span><span class="target" id="structRP2040_1_1pwm_1af1404db46f5a4db887257bdc996d7170"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH2_CSR_B_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17get_CH2_CSR_B_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH2_CSRs B_INV bit.</p>
<p>Invert output B </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17set_CH2_CSR_B_INVEv">
<span id="_CPPv3NV6RP20403pwm17set_CH2_CSR_B_INVEv"></span><span id="_CPPv2NV6RP20403pwm17set_CH2_CSR_B_INVEv"></span><span id="RP2040::pwm::set_CH2_CSR_B_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a9b7ebdc674e92aab819b77821193546d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH2_CSR_B_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17set_CH2_CSR_B_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH2_CSRs B_INV bit.</p>
<p>Invert output B </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm19clear_CH2_CSR_B_INVEv">
<span id="_CPPv3NV6RP20403pwm19clear_CH2_CSR_B_INVEv"></span><span id="_CPPv2NV6RP20403pwm19clear_CH2_CSR_B_INVEv"></span><span id="RP2040::pwm::clear_CH2_CSR_B_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a90725a0635465d7eb753ea08e86a0049"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH2_CSR_B_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm19clear_CH2_CSR_B_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH2_CSRs B_INV bit.</p>
<p>Invert output B </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm20toggle_CH2_CSR_B_INVEv">
<span id="_CPPv3NV6RP20403pwm20toggle_CH2_CSR_B_INVEv"></span><span id="_CPPv2NV6RP20403pwm20toggle_CH2_CSR_B_INVEv"></span><span id="RP2040::pwm::toggle_CH2_CSR_B_INVV"></span><span class="target" id="structRP2040_1_1pwm_1ab6abe1ca3da2dbb8fd6212dfa27c5f7a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH2_CSR_B_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm20toggle_CH2_CSR_B_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH2_CSRs B_INV bit.</p>
<p>Invert output B </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm19get_CH2_CSR_DIVMODEEv">
<span id="_CPPv3NV6RP20403pwm19get_CH2_CSR_DIVMODEEv"></span><span id="_CPPv2NV6RP20403pwm19get_CH2_CSR_DIVMODEEv"></span><span id="RP2040::pwm::get_CH2_CSR_DIVMODEV"></span><span class="target" id="structRP2040_1_1pwm_1aecca83ed59c90caef85a026e97833f01"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html#_CPPv4N6RP204011PWM_DIVMODEE" title="RP2040::PWM_DIVMODE"><span class="n"><span class="pre">PWM_DIVMODE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH2_CSR_DIVMODE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm19get_CH2_CSR_DIVMODEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH2_CSRs DIVMODE field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm19set_CH2_CSR_DIVMODEE11PWM_DIVMODE">
<span id="_CPPv3NV6RP20403pwm19set_CH2_CSR_DIVMODEE11PWM_DIVMODE"></span><span id="_CPPv2NV6RP20403pwm19set_CH2_CSR_DIVMODEE11PWM_DIVMODE"></span><span id="RP2040::pwm::set_CH2_CSR_DIVMODE__PWM_DIVMODEV"></span><span class="target" id="structRP2040_1_1pwm_1a6ebb61451c68334f77d3189ded170b69"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH2_CSR_DIVMODE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html#_CPPv4N6RP204011PWM_DIVMODEE" title="RP2040::PWM_DIVMODE"><span class="n"><span class="pre">PWM_DIVMODE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm19set_CH2_CSR_DIVMODEE11PWM_DIVMODE" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH2_CSRs DIVMODE field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm18get_CH2_CSR_PH_RETEv">
<span id="_CPPv3NV6RP20403pwm18get_CH2_CSR_PH_RETEv"></span><span id="_CPPv2NV6RP20403pwm18get_CH2_CSR_PH_RETEv"></span><span id="RP2040::pwm::get_CH2_CSR_PH_RETV"></span><span class="target" id="structRP2040_1_1pwm_1a46703ec85ea32311964d503da3c431ba"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH2_CSR_PH_RET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm18get_CH2_CSR_PH_RETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH2_CSRs PH_RET bit.</p>
<p>Retard the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm18set_CH2_CSR_PH_RETEv">
<span id="_CPPv3NV6RP20403pwm18set_CH2_CSR_PH_RETEv"></span><span id="_CPPv2NV6RP20403pwm18set_CH2_CSR_PH_RETEv"></span><span id="RP2040::pwm::set_CH2_CSR_PH_RETV"></span><span class="target" id="structRP2040_1_1pwm_1a056b5e839417c2bdc4598d10d9538361"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH2_CSR_PH_RET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm18set_CH2_CSR_PH_RETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH2_CSRs PH_RET bit.</p>
<p>Retard the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm20clear_CH2_CSR_PH_RETEv">
<span id="_CPPv3NV6RP20403pwm20clear_CH2_CSR_PH_RETEv"></span><span id="_CPPv2NV6RP20403pwm20clear_CH2_CSR_PH_RETEv"></span><span id="RP2040::pwm::clear_CH2_CSR_PH_RETV"></span><span class="target" id="structRP2040_1_1pwm_1a5d1304eb681936d20d5cca8300a55661"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH2_CSR_PH_RET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm20clear_CH2_CSR_PH_RETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH2_CSRs PH_RET bit.</p>
<p>Retard the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm21toggle_CH2_CSR_PH_RETEv">
<span id="_CPPv3NV6RP20403pwm21toggle_CH2_CSR_PH_RETEv"></span><span id="_CPPv2NV6RP20403pwm21toggle_CH2_CSR_PH_RETEv"></span><span id="RP2040::pwm::toggle_CH2_CSR_PH_RETV"></span><span class="target" id="structRP2040_1_1pwm_1a4bfa5caabca0b2c124188282c507c3be"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH2_CSR_PH_RET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm21toggle_CH2_CSR_PH_RETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH2_CSRs PH_RET bit.</p>
<p>Retard the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm18get_CH2_CSR_PH_ADVEv">
<span id="_CPPv3NV6RP20403pwm18get_CH2_CSR_PH_ADVEv"></span><span id="_CPPv2NV6RP20403pwm18get_CH2_CSR_PH_ADVEv"></span><span id="RP2040::pwm::get_CH2_CSR_PH_ADVV"></span><span class="target" id="structRP2040_1_1pwm_1a3480ea599ec43578c647f79fcf1c0dba"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH2_CSR_PH_ADV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm18get_CH2_CSR_PH_ADVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH2_CSRs PH_ADV bit.</p>
<p>Advance the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running at less than full speed (div_int + div_frac / 16 &gt; 1) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm18set_CH2_CSR_PH_ADVEv">
<span id="_CPPv3NV6RP20403pwm18set_CH2_CSR_PH_ADVEv"></span><span id="_CPPv2NV6RP20403pwm18set_CH2_CSR_PH_ADVEv"></span><span id="RP2040::pwm::set_CH2_CSR_PH_ADVV"></span><span class="target" id="structRP2040_1_1pwm_1ac25c9b7ba1fd5a19b07b6a5da7440e05"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH2_CSR_PH_ADV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm18set_CH2_CSR_PH_ADVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH2_CSRs PH_ADV bit.</p>
<p>Advance the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running at less than full speed (div_int + div_frac / 16 &gt; 1) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm20clear_CH2_CSR_PH_ADVEv">
<span id="_CPPv3NV6RP20403pwm20clear_CH2_CSR_PH_ADVEv"></span><span id="_CPPv2NV6RP20403pwm20clear_CH2_CSR_PH_ADVEv"></span><span id="RP2040::pwm::clear_CH2_CSR_PH_ADVV"></span><span class="target" id="structRP2040_1_1pwm_1a05162e11fe77be8d5feb74b5d97f964c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH2_CSR_PH_ADV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm20clear_CH2_CSR_PH_ADVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH2_CSRs PH_ADV bit.</p>
<p>Advance the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running at less than full speed (div_int + div_frac / 16 &gt; 1) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm21toggle_CH2_CSR_PH_ADVEv">
<span id="_CPPv3NV6RP20403pwm21toggle_CH2_CSR_PH_ADVEv"></span><span id="_CPPv2NV6RP20403pwm21toggle_CH2_CSR_PH_ADVEv"></span><span id="RP2040::pwm::toggle_CH2_CSR_PH_ADVV"></span><span class="target" id="structRP2040_1_1pwm_1a15d768106565a44850cc0168d42d8dfe"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH2_CSR_PH_ADV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm21toggle_CH2_CSR_PH_ADVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH2_CSRs PH_ADV bit.</p>
<p>Advance the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running at less than full speed (div_int + div_frac / 16 &gt; 1) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11get_CH2_CSRERbRbRbRbR11PWM_DIVMODERbRb">
<span id="_CPPv3NV6RP20403pwm11get_CH2_CSRERbRbRbRbR11PWM_DIVMODERbRb"></span><span id="_CPPv2NV6RP20403pwm11get_CH2_CSRERbRbRbRbR11PWM_DIVMODERbRb"></span><span id="RP2040::pwm::get_CH2_CSR__bR.bR.bR.bR.PWM_DIVMODER.bR.bRV"></span><span class="target" id="structRP2040_1_1pwm_1af6e54c9d01a29e67e642618069b5482f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH2_CSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PH_CORRECT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">A_INV</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">B_INV</span></span>, <a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html#_CPPv4N6RP204011PWM_DIVMODEE" title="RP2040::PWM_DIVMODE"><span class="n"><span class="pre">PWM_DIVMODE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DIVMODE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PH_RET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PH_ADV</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11get_CH2_CSRERbRbRbRbR11PWM_DIVMODERbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CH2_CSRs bit fields.</p>
<p>(read-write) Control and status register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11set_CH2_CSREbbbb11PWM_DIVMODEbb">
<span id="_CPPv3NV6RP20403pwm11set_CH2_CSREbbbb11PWM_DIVMODEbb"></span><span id="_CPPv2NV6RP20403pwm11set_CH2_CSREbbbb11PWM_DIVMODEbb"></span><span id="RP2040::pwm::set_CH2_CSR__b.b.b.b.PWM_DIVMODE.b.bV"></span><span class="target" id="structRP2040_1_1pwm_1adf6c0ecf08019b4cae6baacb35115726"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH2_CSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PH_CORRECT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">A_INV</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">B_INV</span></span>, <a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html#_CPPv4N6RP204011PWM_DIVMODEE" title="RP2040::PWM_DIVMODE"><span class="n"><span class="pre">PWM_DIVMODE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">DIVMODE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PH_RET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PH_ADV</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11set_CH2_CSREbbbb11PWM_DIVMODEbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CH2_CSRs bit fields.</p>
<p>(read-write) Control and status register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm16get_CH2_DIV_FRACEv">
<span id="_CPPv3NV6RP20403pwm16get_CH2_DIV_FRACEv"></span><span id="_CPPv2NV6RP20403pwm16get_CH2_DIV_FRACEv"></span><span id="RP2040::pwm::get_CH2_DIV_FRACV"></span><span class="target" id="structRP2040_1_1pwm_1af28c0887b065bbc32f2cb51d6501347b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH2_DIV_FRAC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm16get_CH2_DIV_FRACEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH2_DIVs FRAC field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm16set_CH2_DIV_FRACE7uint8_t">
<span id="_CPPv3NV6RP20403pwm16set_CH2_DIV_FRACE7uint8_t"></span><span id="_CPPv2NV6RP20403pwm16set_CH2_DIV_FRACE7uint8_t"></span><span id="RP2040::pwm::set_CH2_DIV_FRAC__uint8_tV"></span><span class="target" id="structRP2040_1_1pwm_1a31e8d23f3c0aa41849ac23492d6bd09f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH2_DIV_FRAC</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm16set_CH2_DIV_FRACE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH2_DIVs FRAC field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15get_CH2_DIV_INTEv">
<span id="_CPPv3NV6RP20403pwm15get_CH2_DIV_INTEv"></span><span id="_CPPv2NV6RP20403pwm15get_CH2_DIV_INTEv"></span><span id="RP2040::pwm::get_CH2_DIV_INTV"></span><span class="target" id="structRP2040_1_1pwm_1aacf51db9b103a0f459979079765b3573"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH2_DIV_INT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15get_CH2_DIV_INTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH2_DIVs INT field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15set_CH2_DIV_INTE7uint8_t">
<span id="_CPPv3NV6RP20403pwm15set_CH2_DIV_INTE7uint8_t"></span><span id="_CPPv2NV6RP20403pwm15set_CH2_DIV_INTE7uint8_t"></span><span id="RP2040::pwm::set_CH2_DIV_INT__uint8_tV"></span><span class="target" id="structRP2040_1_1pwm_1a61c915c98ca63d086d22297c3ad6bb90"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH2_DIV_INT</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15set_CH2_DIV_INTE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH2_DIVs INT field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11get_CH2_DIVER7uint8_tR7uint8_t">
<span id="_CPPv3NV6RP20403pwm11get_CH2_DIVER7uint8_tR7uint8_t"></span><span id="_CPPv2NV6RP20403pwm11get_CH2_DIVER7uint8_tR7uint8_t"></span><span id="RP2040::pwm::get_CH2_DIV__uint8_tR.uint8_tRV"></span><span class="target" id="structRP2040_1_1pwm_1a45ead6e077e2345cf49e48b2353f587c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH2_DIV</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FRAC</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11get_CH2_DIVER7uint8_tR7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CH2_DIVs bit fields.</p>
<p>(read-write) INT and FRAC form a fixed-point fractional number. Counting rate is system clock frequency divided by this number. Fractional division uses simple 1st-order sigma-delta. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11set_CH2_DIVE7uint8_t7uint8_t">
<span id="_CPPv3NV6RP20403pwm11set_CH2_DIVE7uint8_t7uint8_t"></span><span id="_CPPv2NV6RP20403pwm11set_CH2_DIVE7uint8_t7uint8_t"></span><span id="RP2040::pwm::set_CH2_DIV__uint8_t.uint8_tV"></span><span class="target" id="structRP2040_1_1pwm_1a53783d55193fd3645c1c9da5f944c366"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH2_DIV</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FRAC</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11set_CH2_DIVE7uint8_t7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CH2_DIVs bit fields.</p>
<p>(read-write) INT and FRAC form a fixed-point fractional number. Counting rate is system clock frequency divided by this number. Fractional division uses simple 1st-order sigma-delta. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11get_CH2_CTREv">
<span id="_CPPv3NV6RP20403pwm11get_CH2_CTREv"></span><span id="_CPPv2NV6RP20403pwm11get_CH2_CTREv"></span><span id="RP2040::pwm::get_CH2_CTRV"></span><span class="target" id="structRP2040_1_1pwm_1ab566312435693694e054522bc6a0a930"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH2_CTR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11get_CH2_CTREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH2_CTRs CH2_CTR field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11set_CH2_CTRE8uint16_t">
<span id="_CPPv3NV6RP20403pwm11set_CH2_CTRE8uint16_t"></span><span id="_CPPv2NV6RP20403pwm11set_CH2_CTRE8uint16_t"></span><span id="RP2040::pwm::set_CH2_CTR__uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1ad62f34b5a57af0d6f55042184732c82c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH2_CTR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11set_CH2_CTRE8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH2_CTRs CH2_CTR field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_CH2_CC_AEv">
<span id="_CPPv3NV6RP20403pwm12get_CH2_CC_AEv"></span><span id="_CPPv2NV6RP20403pwm12get_CH2_CC_AEv"></span><span id="RP2040::pwm::get_CH2_CC_AV"></span><span class="target" id="structRP2040_1_1pwm_1aa1b76c29303ce264a96da74215f736f8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH2_CC_A</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_CH2_CC_AEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH2_CCs A field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_CH2_CC_AE8uint16_t">
<span id="_CPPv3NV6RP20403pwm12set_CH2_CC_AE8uint16_t"></span><span id="_CPPv2NV6RP20403pwm12set_CH2_CC_AE8uint16_t"></span><span id="RP2040::pwm::set_CH2_CC_A__uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1a215a7abd0a999b95be5de6d3ba7b48e1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH2_CC_A</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_CH2_CC_AE8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH2_CCs A field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_CH2_CC_BEv">
<span id="_CPPv3NV6RP20403pwm12get_CH2_CC_BEv"></span><span id="_CPPv2NV6RP20403pwm12get_CH2_CC_BEv"></span><span id="RP2040::pwm::get_CH2_CC_BV"></span><span class="target" id="structRP2040_1_1pwm_1a4c9f802f7c83a17a18b44d12b6b45001"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH2_CC_B</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_CH2_CC_BEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH2_CCs B field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_CH2_CC_BE8uint16_t">
<span id="_CPPv3NV6RP20403pwm12set_CH2_CC_BE8uint16_t"></span><span id="_CPPv2NV6RP20403pwm12set_CH2_CC_BE8uint16_t"></span><span id="RP2040::pwm::set_CH2_CC_B__uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1a1bdff1db8b38675b51c4fd813bdaf4fc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH2_CC_B</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_CH2_CC_BE8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH2_CCs B field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm10get_CH2_CCER8uint16_tR8uint16_t">
<span id="_CPPv3NV6RP20403pwm10get_CH2_CCER8uint16_tR8uint16_t"></span><span id="_CPPv2NV6RP20403pwm10get_CH2_CCER8uint16_tR8uint16_t"></span><span id="RP2040::pwm::get_CH2_CC__uint16_tR.uint16_tRV"></span><span class="target" id="structRP2040_1_1pwm_1a2a3e7ae545e0e443336a3bbda11080c9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH2_CC</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">A</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">B</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm10get_CH2_CCER8uint16_tR8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CH2_CCs bit fields.</p>
<p>(read-write) Counter compare values </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm10set_CH2_CCE8uint16_t8uint16_t">
<span id="_CPPv3NV6RP20403pwm10set_CH2_CCE8uint16_t8uint16_t"></span><span id="_CPPv2NV6RP20403pwm10set_CH2_CCE8uint16_t8uint16_t"></span><span id="RP2040::pwm::set_CH2_CC__uint16_t.uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1a7e80a771e6a2bcc567029f0269dae897"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH2_CC</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">A</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">B</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm10set_CH2_CCE8uint16_t8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CH2_CCs bit fields.</p>
<p>(read-write) Counter compare values </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11get_CH2_TOPEv">
<span id="_CPPv3NV6RP20403pwm11get_CH2_TOPEv"></span><span id="_CPPv2NV6RP20403pwm11get_CH2_TOPEv"></span><span id="RP2040::pwm::get_CH2_TOPV"></span><span class="target" id="structRP2040_1_1pwm_1affca9286237716de0a77637232828cf6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH2_TOP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11get_CH2_TOPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH2_TOPs CH2_TOP field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11set_CH2_TOPE8uint16_t">
<span id="_CPPv3NV6RP20403pwm11set_CH2_TOPE8uint16_t"></span><span id="_CPPv2NV6RP20403pwm11set_CH2_TOPE8uint16_t"></span><span id="RP2040::pwm::set_CH2_TOP__uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1a245ca28ad9823c686aafd38e3fac959e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH2_TOP</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11set_CH2_TOPE8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH2_TOPs CH2_TOP field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14get_CH3_CSR_ENEv">
<span id="_CPPv3NV6RP20403pwm14get_CH3_CSR_ENEv"></span><span id="_CPPv2NV6RP20403pwm14get_CH3_CSR_ENEv"></span><span id="RP2040::pwm::get_CH3_CSR_ENV"></span><span class="target" id="structRP2040_1_1pwm_1abab7919091699c7763fdac3c13ea3f57"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH3_CSR_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14get_CH3_CSR_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH3_CSRs EN bit.</p>
<p>Enable the PWM channel. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14set_CH3_CSR_ENEv">
<span id="_CPPv3NV6RP20403pwm14set_CH3_CSR_ENEv"></span><span id="_CPPv2NV6RP20403pwm14set_CH3_CSR_ENEv"></span><span id="RP2040::pwm::set_CH3_CSR_ENV"></span><span class="target" id="structRP2040_1_1pwm_1a95eb7e01ec24dd1aa1630ec885bd8a02"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH3_CSR_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14set_CH3_CSR_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH3_CSRs EN bit.</p>
<p>Enable the PWM channel. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm16clear_CH3_CSR_ENEv">
<span id="_CPPv3NV6RP20403pwm16clear_CH3_CSR_ENEv"></span><span id="_CPPv2NV6RP20403pwm16clear_CH3_CSR_ENEv"></span><span id="RP2040::pwm::clear_CH3_CSR_ENV"></span><span class="target" id="structRP2040_1_1pwm_1ada5ceeaaa68d621b29f6aa9b4fc9d0cc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH3_CSR_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm16clear_CH3_CSR_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH3_CSRs EN bit.</p>
<p>Enable the PWM channel. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17toggle_CH3_CSR_ENEv">
<span id="_CPPv3NV6RP20403pwm17toggle_CH3_CSR_ENEv"></span><span id="_CPPv2NV6RP20403pwm17toggle_CH3_CSR_ENEv"></span><span id="RP2040::pwm::toggle_CH3_CSR_ENV"></span><span class="target" id="structRP2040_1_1pwm_1ab77d7eaef9275e834857c502a2393cfd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH3_CSR_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17toggle_CH3_CSR_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH3_CSRs EN bit.</p>
<p>Enable the PWM channel. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm22get_CH3_CSR_PH_CORRECTEv">
<span id="_CPPv3NV6RP20403pwm22get_CH3_CSR_PH_CORRECTEv"></span><span id="_CPPv2NV6RP20403pwm22get_CH3_CSR_PH_CORRECTEv"></span><span id="RP2040::pwm::get_CH3_CSR_PH_CORRECTV"></span><span class="target" id="structRP2040_1_1pwm_1aa3c87c20106f89bc09abca0612668d8b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH3_CSR_PH_CORRECT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm22get_CH3_CSR_PH_CORRECTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH3_CSRs PH_CORRECT bit.</p>
<p>1: Enable phase-correct modulation. 0: Trailing-edge </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm22set_CH3_CSR_PH_CORRECTEv">
<span id="_CPPv3NV6RP20403pwm22set_CH3_CSR_PH_CORRECTEv"></span><span id="_CPPv2NV6RP20403pwm22set_CH3_CSR_PH_CORRECTEv"></span><span id="RP2040::pwm::set_CH3_CSR_PH_CORRECTV"></span><span class="target" id="structRP2040_1_1pwm_1a56185f0dcc2edd49fe4d2dbf42b099c8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH3_CSR_PH_CORRECT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm22set_CH3_CSR_PH_CORRECTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH3_CSRs PH_CORRECT bit.</p>
<p>1: Enable phase-correct modulation. 0: Trailing-edge </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm24clear_CH3_CSR_PH_CORRECTEv">
<span id="_CPPv3NV6RP20403pwm24clear_CH3_CSR_PH_CORRECTEv"></span><span id="_CPPv2NV6RP20403pwm24clear_CH3_CSR_PH_CORRECTEv"></span><span id="RP2040::pwm::clear_CH3_CSR_PH_CORRECTV"></span><span class="target" id="structRP2040_1_1pwm_1af58da71fb718f3580b4deed8947884e6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH3_CSR_PH_CORRECT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm24clear_CH3_CSR_PH_CORRECTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH3_CSRs PH_CORRECT bit.</p>
<p>1: Enable phase-correct modulation. 0: Trailing-edge </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm25toggle_CH3_CSR_PH_CORRECTEv">
<span id="_CPPv3NV6RP20403pwm25toggle_CH3_CSR_PH_CORRECTEv"></span><span id="_CPPv2NV6RP20403pwm25toggle_CH3_CSR_PH_CORRECTEv"></span><span id="RP2040::pwm::toggle_CH3_CSR_PH_CORRECTV"></span><span class="target" id="structRP2040_1_1pwm_1af6b511a2731f7ae674fbca155bdbeba9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH3_CSR_PH_CORRECT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm25toggle_CH3_CSR_PH_CORRECTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH3_CSRs PH_CORRECT bit.</p>
<p>1: Enable phase-correct modulation. 0: Trailing-edge </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17get_CH3_CSR_A_INVEv">
<span id="_CPPv3NV6RP20403pwm17get_CH3_CSR_A_INVEv"></span><span id="_CPPv2NV6RP20403pwm17get_CH3_CSR_A_INVEv"></span><span id="RP2040::pwm::get_CH3_CSR_A_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a0d47dea6730798401712d2a7147eb541"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH3_CSR_A_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17get_CH3_CSR_A_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH3_CSRs A_INV bit.</p>
<p>Invert output A </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17set_CH3_CSR_A_INVEv">
<span id="_CPPv3NV6RP20403pwm17set_CH3_CSR_A_INVEv"></span><span id="_CPPv2NV6RP20403pwm17set_CH3_CSR_A_INVEv"></span><span id="RP2040::pwm::set_CH3_CSR_A_INVV"></span><span class="target" id="structRP2040_1_1pwm_1aaaa2a88b0bd199ff05f76e93b8723593"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH3_CSR_A_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17set_CH3_CSR_A_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH3_CSRs A_INV bit.</p>
<p>Invert output A </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm19clear_CH3_CSR_A_INVEv">
<span id="_CPPv3NV6RP20403pwm19clear_CH3_CSR_A_INVEv"></span><span id="_CPPv2NV6RP20403pwm19clear_CH3_CSR_A_INVEv"></span><span id="RP2040::pwm::clear_CH3_CSR_A_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a77d8a4ed8cda64081393808c4147de53"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH3_CSR_A_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm19clear_CH3_CSR_A_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH3_CSRs A_INV bit.</p>
<p>Invert output A </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm20toggle_CH3_CSR_A_INVEv">
<span id="_CPPv3NV6RP20403pwm20toggle_CH3_CSR_A_INVEv"></span><span id="_CPPv2NV6RP20403pwm20toggle_CH3_CSR_A_INVEv"></span><span id="RP2040::pwm::toggle_CH3_CSR_A_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a88db6fae3ba54ea3968f43b492756244"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH3_CSR_A_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm20toggle_CH3_CSR_A_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH3_CSRs A_INV bit.</p>
<p>Invert output A </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17get_CH3_CSR_B_INVEv">
<span id="_CPPv3NV6RP20403pwm17get_CH3_CSR_B_INVEv"></span><span id="_CPPv2NV6RP20403pwm17get_CH3_CSR_B_INVEv"></span><span id="RP2040::pwm::get_CH3_CSR_B_INVV"></span><span class="target" id="structRP2040_1_1pwm_1ab8f4b63a9277a2c7c4e4cfb02bb3aa2b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH3_CSR_B_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17get_CH3_CSR_B_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH3_CSRs B_INV bit.</p>
<p>Invert output B </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17set_CH3_CSR_B_INVEv">
<span id="_CPPv3NV6RP20403pwm17set_CH3_CSR_B_INVEv"></span><span id="_CPPv2NV6RP20403pwm17set_CH3_CSR_B_INVEv"></span><span id="RP2040::pwm::set_CH3_CSR_B_INVV"></span><span class="target" id="structRP2040_1_1pwm_1ae484cfd942aa7473550452d0a95cb3d1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH3_CSR_B_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17set_CH3_CSR_B_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH3_CSRs B_INV bit.</p>
<p>Invert output B </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm19clear_CH3_CSR_B_INVEv">
<span id="_CPPv3NV6RP20403pwm19clear_CH3_CSR_B_INVEv"></span><span id="_CPPv2NV6RP20403pwm19clear_CH3_CSR_B_INVEv"></span><span id="RP2040::pwm::clear_CH3_CSR_B_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a25ea41dccb7e5e87d34a79512a75bc57"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH3_CSR_B_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm19clear_CH3_CSR_B_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH3_CSRs B_INV bit.</p>
<p>Invert output B </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm20toggle_CH3_CSR_B_INVEv">
<span id="_CPPv3NV6RP20403pwm20toggle_CH3_CSR_B_INVEv"></span><span id="_CPPv2NV6RP20403pwm20toggle_CH3_CSR_B_INVEv"></span><span id="RP2040::pwm::toggle_CH3_CSR_B_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a94cce6e1750b62fb3321dde5a57063f5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH3_CSR_B_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm20toggle_CH3_CSR_B_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH3_CSRs B_INV bit.</p>
<p>Invert output B </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm19get_CH3_CSR_DIVMODEEv">
<span id="_CPPv3NV6RP20403pwm19get_CH3_CSR_DIVMODEEv"></span><span id="_CPPv2NV6RP20403pwm19get_CH3_CSR_DIVMODEEv"></span><span id="RP2040::pwm::get_CH3_CSR_DIVMODEV"></span><span class="target" id="structRP2040_1_1pwm_1a54e44fafb2488cf47998b5e1f7e500ac"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html#_CPPv4N6RP204011PWM_DIVMODEE" title="RP2040::PWM_DIVMODE"><span class="n"><span class="pre">PWM_DIVMODE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH3_CSR_DIVMODE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm19get_CH3_CSR_DIVMODEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH3_CSRs DIVMODE field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm19set_CH3_CSR_DIVMODEE11PWM_DIVMODE">
<span id="_CPPv3NV6RP20403pwm19set_CH3_CSR_DIVMODEE11PWM_DIVMODE"></span><span id="_CPPv2NV6RP20403pwm19set_CH3_CSR_DIVMODEE11PWM_DIVMODE"></span><span id="RP2040::pwm::set_CH3_CSR_DIVMODE__PWM_DIVMODEV"></span><span class="target" id="structRP2040_1_1pwm_1a4e359ee3b80db8929507e0f9082dc3fb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH3_CSR_DIVMODE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html#_CPPv4N6RP204011PWM_DIVMODEE" title="RP2040::PWM_DIVMODE"><span class="n"><span class="pre">PWM_DIVMODE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm19set_CH3_CSR_DIVMODEE11PWM_DIVMODE" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH3_CSRs DIVMODE field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm18get_CH3_CSR_PH_RETEv">
<span id="_CPPv3NV6RP20403pwm18get_CH3_CSR_PH_RETEv"></span><span id="_CPPv2NV6RP20403pwm18get_CH3_CSR_PH_RETEv"></span><span id="RP2040::pwm::get_CH3_CSR_PH_RETV"></span><span class="target" id="structRP2040_1_1pwm_1ab5541f59726a22eba5541335fa8a95cf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH3_CSR_PH_RET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm18get_CH3_CSR_PH_RETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH3_CSRs PH_RET bit.</p>
<p>Retard the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm18set_CH3_CSR_PH_RETEv">
<span id="_CPPv3NV6RP20403pwm18set_CH3_CSR_PH_RETEv"></span><span id="_CPPv2NV6RP20403pwm18set_CH3_CSR_PH_RETEv"></span><span id="RP2040::pwm::set_CH3_CSR_PH_RETV"></span><span class="target" id="structRP2040_1_1pwm_1a89b250c50da767cf51c2e2e3b501e128"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH3_CSR_PH_RET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm18set_CH3_CSR_PH_RETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH3_CSRs PH_RET bit.</p>
<p>Retard the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm20clear_CH3_CSR_PH_RETEv">
<span id="_CPPv3NV6RP20403pwm20clear_CH3_CSR_PH_RETEv"></span><span id="_CPPv2NV6RP20403pwm20clear_CH3_CSR_PH_RETEv"></span><span id="RP2040::pwm::clear_CH3_CSR_PH_RETV"></span><span class="target" id="structRP2040_1_1pwm_1abbba8f1702ad0de8ff7f7c8b6b462c79"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH3_CSR_PH_RET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm20clear_CH3_CSR_PH_RETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH3_CSRs PH_RET bit.</p>
<p>Retard the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm21toggle_CH3_CSR_PH_RETEv">
<span id="_CPPv3NV6RP20403pwm21toggle_CH3_CSR_PH_RETEv"></span><span id="_CPPv2NV6RP20403pwm21toggle_CH3_CSR_PH_RETEv"></span><span id="RP2040::pwm::toggle_CH3_CSR_PH_RETV"></span><span class="target" id="structRP2040_1_1pwm_1af1bb298cebde4cadcb347823f32e1198"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH3_CSR_PH_RET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm21toggle_CH3_CSR_PH_RETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH3_CSRs PH_RET bit.</p>
<p>Retard the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm18get_CH3_CSR_PH_ADVEv">
<span id="_CPPv3NV6RP20403pwm18get_CH3_CSR_PH_ADVEv"></span><span id="_CPPv2NV6RP20403pwm18get_CH3_CSR_PH_ADVEv"></span><span id="RP2040::pwm::get_CH3_CSR_PH_ADVV"></span><span class="target" id="structRP2040_1_1pwm_1ab4947f64b4984deb2ee1264325aa99c8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH3_CSR_PH_ADV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm18get_CH3_CSR_PH_ADVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH3_CSRs PH_ADV bit.</p>
<p>Advance the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running at less than full speed (div_int + div_frac / 16 &gt; 1) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm18set_CH3_CSR_PH_ADVEv">
<span id="_CPPv3NV6RP20403pwm18set_CH3_CSR_PH_ADVEv"></span><span id="_CPPv2NV6RP20403pwm18set_CH3_CSR_PH_ADVEv"></span><span id="RP2040::pwm::set_CH3_CSR_PH_ADVV"></span><span class="target" id="structRP2040_1_1pwm_1aabdb7bf2990e09907bf4203952fd36e3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH3_CSR_PH_ADV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm18set_CH3_CSR_PH_ADVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH3_CSRs PH_ADV bit.</p>
<p>Advance the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running at less than full speed (div_int + div_frac / 16 &gt; 1) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm20clear_CH3_CSR_PH_ADVEv">
<span id="_CPPv3NV6RP20403pwm20clear_CH3_CSR_PH_ADVEv"></span><span id="_CPPv2NV6RP20403pwm20clear_CH3_CSR_PH_ADVEv"></span><span id="RP2040::pwm::clear_CH3_CSR_PH_ADVV"></span><span class="target" id="structRP2040_1_1pwm_1ab04ba23119eaa7ab773f877bf593cdb2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH3_CSR_PH_ADV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm20clear_CH3_CSR_PH_ADVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH3_CSRs PH_ADV bit.</p>
<p>Advance the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running at less than full speed (div_int + div_frac / 16 &gt; 1) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm21toggle_CH3_CSR_PH_ADVEv">
<span id="_CPPv3NV6RP20403pwm21toggle_CH3_CSR_PH_ADVEv"></span><span id="_CPPv2NV6RP20403pwm21toggle_CH3_CSR_PH_ADVEv"></span><span id="RP2040::pwm::toggle_CH3_CSR_PH_ADVV"></span><span class="target" id="structRP2040_1_1pwm_1a34ed8637d11d363aff95c699bdd02f1a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH3_CSR_PH_ADV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm21toggle_CH3_CSR_PH_ADVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH3_CSRs PH_ADV bit.</p>
<p>Advance the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running at less than full speed (div_int + div_frac / 16 &gt; 1) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11get_CH3_CSRERbRbRbRbR11PWM_DIVMODERbRb">
<span id="_CPPv3NV6RP20403pwm11get_CH3_CSRERbRbRbRbR11PWM_DIVMODERbRb"></span><span id="_CPPv2NV6RP20403pwm11get_CH3_CSRERbRbRbRbR11PWM_DIVMODERbRb"></span><span id="RP2040::pwm::get_CH3_CSR__bR.bR.bR.bR.PWM_DIVMODER.bR.bRV"></span><span class="target" id="structRP2040_1_1pwm_1acad0176d6ac41273117de33051a3f7da"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH3_CSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PH_CORRECT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">A_INV</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">B_INV</span></span>, <a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html#_CPPv4N6RP204011PWM_DIVMODEE" title="RP2040::PWM_DIVMODE"><span class="n"><span class="pre">PWM_DIVMODE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DIVMODE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PH_RET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PH_ADV</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11get_CH3_CSRERbRbRbRbR11PWM_DIVMODERbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CH3_CSRs bit fields.</p>
<p>(read-write) Control and status register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11set_CH3_CSREbbbb11PWM_DIVMODEbb">
<span id="_CPPv3NV6RP20403pwm11set_CH3_CSREbbbb11PWM_DIVMODEbb"></span><span id="_CPPv2NV6RP20403pwm11set_CH3_CSREbbbb11PWM_DIVMODEbb"></span><span id="RP2040::pwm::set_CH3_CSR__b.b.b.b.PWM_DIVMODE.b.bV"></span><span class="target" id="structRP2040_1_1pwm_1a27253aceb3bd0645314bc4d8160d63ca"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH3_CSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PH_CORRECT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">A_INV</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">B_INV</span></span>, <a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html#_CPPv4N6RP204011PWM_DIVMODEE" title="RP2040::PWM_DIVMODE"><span class="n"><span class="pre">PWM_DIVMODE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">DIVMODE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PH_RET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PH_ADV</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11set_CH3_CSREbbbb11PWM_DIVMODEbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CH3_CSRs bit fields.</p>
<p>(read-write) Control and status register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm16get_CH3_DIV_FRACEv">
<span id="_CPPv3NV6RP20403pwm16get_CH3_DIV_FRACEv"></span><span id="_CPPv2NV6RP20403pwm16get_CH3_DIV_FRACEv"></span><span id="RP2040::pwm::get_CH3_DIV_FRACV"></span><span class="target" id="structRP2040_1_1pwm_1a8e4b630299e4f569173c9fc9fd75bd55"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH3_DIV_FRAC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm16get_CH3_DIV_FRACEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH3_DIVs FRAC field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm16set_CH3_DIV_FRACE7uint8_t">
<span id="_CPPv3NV6RP20403pwm16set_CH3_DIV_FRACE7uint8_t"></span><span id="_CPPv2NV6RP20403pwm16set_CH3_DIV_FRACE7uint8_t"></span><span id="RP2040::pwm::set_CH3_DIV_FRAC__uint8_tV"></span><span class="target" id="structRP2040_1_1pwm_1a5f77f9f7f77306cb74e2d3341ce828c8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH3_DIV_FRAC</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm16set_CH3_DIV_FRACE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH3_DIVs FRAC field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15get_CH3_DIV_INTEv">
<span id="_CPPv3NV6RP20403pwm15get_CH3_DIV_INTEv"></span><span id="_CPPv2NV6RP20403pwm15get_CH3_DIV_INTEv"></span><span id="RP2040::pwm::get_CH3_DIV_INTV"></span><span class="target" id="structRP2040_1_1pwm_1ac5f19703d6f3ab2879a0ef43e943480c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH3_DIV_INT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15get_CH3_DIV_INTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH3_DIVs INT field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15set_CH3_DIV_INTE7uint8_t">
<span id="_CPPv3NV6RP20403pwm15set_CH3_DIV_INTE7uint8_t"></span><span id="_CPPv2NV6RP20403pwm15set_CH3_DIV_INTE7uint8_t"></span><span id="RP2040::pwm::set_CH3_DIV_INT__uint8_tV"></span><span class="target" id="structRP2040_1_1pwm_1a99f9aad2522449451c9bf01c87d99ae6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH3_DIV_INT</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15set_CH3_DIV_INTE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH3_DIVs INT field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11get_CH3_DIVER7uint8_tR7uint8_t">
<span id="_CPPv3NV6RP20403pwm11get_CH3_DIVER7uint8_tR7uint8_t"></span><span id="_CPPv2NV6RP20403pwm11get_CH3_DIVER7uint8_tR7uint8_t"></span><span id="RP2040::pwm::get_CH3_DIV__uint8_tR.uint8_tRV"></span><span class="target" id="structRP2040_1_1pwm_1a98e34a10725b6b159bf3152161d905d2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH3_DIV</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FRAC</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11get_CH3_DIVER7uint8_tR7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CH3_DIVs bit fields.</p>
<p>(read-write) INT and FRAC form a fixed-point fractional number. Counting rate is system clock frequency divided by this number. Fractional division uses simple 1st-order sigma-delta. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11set_CH3_DIVE7uint8_t7uint8_t">
<span id="_CPPv3NV6RP20403pwm11set_CH3_DIVE7uint8_t7uint8_t"></span><span id="_CPPv2NV6RP20403pwm11set_CH3_DIVE7uint8_t7uint8_t"></span><span id="RP2040::pwm::set_CH3_DIV__uint8_t.uint8_tV"></span><span class="target" id="structRP2040_1_1pwm_1a98546899af975e2c25521c9c1684fe95"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH3_DIV</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FRAC</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11set_CH3_DIVE7uint8_t7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CH3_DIVs bit fields.</p>
<p>(read-write) INT and FRAC form a fixed-point fractional number. Counting rate is system clock frequency divided by this number. Fractional division uses simple 1st-order sigma-delta. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11get_CH3_CTREv">
<span id="_CPPv3NV6RP20403pwm11get_CH3_CTREv"></span><span id="_CPPv2NV6RP20403pwm11get_CH3_CTREv"></span><span id="RP2040::pwm::get_CH3_CTRV"></span><span class="target" id="structRP2040_1_1pwm_1abe9a14d03e066e787c9869bb83291210"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH3_CTR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11get_CH3_CTREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH3_CTRs CH3_CTR field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11set_CH3_CTRE8uint16_t">
<span id="_CPPv3NV6RP20403pwm11set_CH3_CTRE8uint16_t"></span><span id="_CPPv2NV6RP20403pwm11set_CH3_CTRE8uint16_t"></span><span id="RP2040::pwm::set_CH3_CTR__uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1a46acfac5cf1dee83c653f772b3b5687d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH3_CTR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11set_CH3_CTRE8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH3_CTRs CH3_CTR field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_CH3_CC_AEv">
<span id="_CPPv3NV6RP20403pwm12get_CH3_CC_AEv"></span><span id="_CPPv2NV6RP20403pwm12get_CH3_CC_AEv"></span><span id="RP2040::pwm::get_CH3_CC_AV"></span><span class="target" id="structRP2040_1_1pwm_1a46633c294f17e8fc987daff8b8438d34"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH3_CC_A</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_CH3_CC_AEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH3_CCs A field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_CH3_CC_AE8uint16_t">
<span id="_CPPv3NV6RP20403pwm12set_CH3_CC_AE8uint16_t"></span><span id="_CPPv2NV6RP20403pwm12set_CH3_CC_AE8uint16_t"></span><span id="RP2040::pwm::set_CH3_CC_A__uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1a0b9d6f9fdf40ea34f3e62158450e8d0c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH3_CC_A</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_CH3_CC_AE8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH3_CCs A field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_CH3_CC_BEv">
<span id="_CPPv3NV6RP20403pwm12get_CH3_CC_BEv"></span><span id="_CPPv2NV6RP20403pwm12get_CH3_CC_BEv"></span><span id="RP2040::pwm::get_CH3_CC_BV"></span><span class="target" id="structRP2040_1_1pwm_1ab31703278eee96dc035aa05673063b98"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH3_CC_B</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_CH3_CC_BEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH3_CCs B field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_CH3_CC_BE8uint16_t">
<span id="_CPPv3NV6RP20403pwm12set_CH3_CC_BE8uint16_t"></span><span id="_CPPv2NV6RP20403pwm12set_CH3_CC_BE8uint16_t"></span><span id="RP2040::pwm::set_CH3_CC_B__uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1ae5121df7b795bb7612e1996ef1dd50b2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH3_CC_B</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_CH3_CC_BE8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH3_CCs B field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm10get_CH3_CCER8uint16_tR8uint16_t">
<span id="_CPPv3NV6RP20403pwm10get_CH3_CCER8uint16_tR8uint16_t"></span><span id="_CPPv2NV6RP20403pwm10get_CH3_CCER8uint16_tR8uint16_t"></span><span id="RP2040::pwm::get_CH3_CC__uint16_tR.uint16_tRV"></span><span class="target" id="structRP2040_1_1pwm_1a6e2fe13a1f312164fec03541527c5aa9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH3_CC</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">A</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">B</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm10get_CH3_CCER8uint16_tR8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CH3_CCs bit fields.</p>
<p>(read-write) Counter compare values </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm10set_CH3_CCE8uint16_t8uint16_t">
<span id="_CPPv3NV6RP20403pwm10set_CH3_CCE8uint16_t8uint16_t"></span><span id="_CPPv2NV6RP20403pwm10set_CH3_CCE8uint16_t8uint16_t"></span><span id="RP2040::pwm::set_CH3_CC__uint16_t.uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1a5fce13ed51655b3e6e80f0670526cb1d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH3_CC</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">A</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">B</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm10set_CH3_CCE8uint16_t8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CH3_CCs bit fields.</p>
<p>(read-write) Counter compare values </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11get_CH3_TOPEv">
<span id="_CPPv3NV6RP20403pwm11get_CH3_TOPEv"></span><span id="_CPPv2NV6RP20403pwm11get_CH3_TOPEv"></span><span id="RP2040::pwm::get_CH3_TOPV"></span><span class="target" id="structRP2040_1_1pwm_1af50fd27a09f5f65cfbdd046fc741b676"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH3_TOP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11get_CH3_TOPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH3_TOPs CH3_TOP field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11set_CH3_TOPE8uint16_t">
<span id="_CPPv3NV6RP20403pwm11set_CH3_TOPE8uint16_t"></span><span id="_CPPv2NV6RP20403pwm11set_CH3_TOPE8uint16_t"></span><span id="RP2040::pwm::set_CH3_TOP__uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1a8c2906a8605d5f6c96cc3e373de5c3dc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH3_TOP</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11set_CH3_TOPE8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH3_TOPs CH3_TOP field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14get_CH4_CSR_ENEv">
<span id="_CPPv3NV6RP20403pwm14get_CH4_CSR_ENEv"></span><span id="_CPPv2NV6RP20403pwm14get_CH4_CSR_ENEv"></span><span id="RP2040::pwm::get_CH4_CSR_ENV"></span><span class="target" id="structRP2040_1_1pwm_1a79af3bc72696ee66fb2ee34ae815c1eb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH4_CSR_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14get_CH4_CSR_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH4_CSRs EN bit.</p>
<p>Enable the PWM channel. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14set_CH4_CSR_ENEv">
<span id="_CPPv3NV6RP20403pwm14set_CH4_CSR_ENEv"></span><span id="_CPPv2NV6RP20403pwm14set_CH4_CSR_ENEv"></span><span id="RP2040::pwm::set_CH4_CSR_ENV"></span><span class="target" id="structRP2040_1_1pwm_1afe18ea4b7aff1e2a23aba4ea2293951c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH4_CSR_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14set_CH4_CSR_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH4_CSRs EN bit.</p>
<p>Enable the PWM channel. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm16clear_CH4_CSR_ENEv">
<span id="_CPPv3NV6RP20403pwm16clear_CH4_CSR_ENEv"></span><span id="_CPPv2NV6RP20403pwm16clear_CH4_CSR_ENEv"></span><span id="RP2040::pwm::clear_CH4_CSR_ENV"></span><span class="target" id="structRP2040_1_1pwm_1a78a844316763589832edf132496cf7cb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH4_CSR_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm16clear_CH4_CSR_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH4_CSRs EN bit.</p>
<p>Enable the PWM channel. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17toggle_CH4_CSR_ENEv">
<span id="_CPPv3NV6RP20403pwm17toggle_CH4_CSR_ENEv"></span><span id="_CPPv2NV6RP20403pwm17toggle_CH4_CSR_ENEv"></span><span id="RP2040::pwm::toggle_CH4_CSR_ENV"></span><span class="target" id="structRP2040_1_1pwm_1a9aa195c62fb5d6a2d6660f5d7f124587"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH4_CSR_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17toggle_CH4_CSR_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH4_CSRs EN bit.</p>
<p>Enable the PWM channel. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm22get_CH4_CSR_PH_CORRECTEv">
<span id="_CPPv3NV6RP20403pwm22get_CH4_CSR_PH_CORRECTEv"></span><span id="_CPPv2NV6RP20403pwm22get_CH4_CSR_PH_CORRECTEv"></span><span id="RP2040::pwm::get_CH4_CSR_PH_CORRECTV"></span><span class="target" id="structRP2040_1_1pwm_1a1389a280dc91066eab0dc360ddb474d2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH4_CSR_PH_CORRECT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm22get_CH4_CSR_PH_CORRECTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH4_CSRs PH_CORRECT bit.</p>
<p>1: Enable phase-correct modulation. 0: Trailing-edge </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm22set_CH4_CSR_PH_CORRECTEv">
<span id="_CPPv3NV6RP20403pwm22set_CH4_CSR_PH_CORRECTEv"></span><span id="_CPPv2NV6RP20403pwm22set_CH4_CSR_PH_CORRECTEv"></span><span id="RP2040::pwm::set_CH4_CSR_PH_CORRECTV"></span><span class="target" id="structRP2040_1_1pwm_1aee20c42027a0f8f6b07ffebd524192c9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH4_CSR_PH_CORRECT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm22set_CH4_CSR_PH_CORRECTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH4_CSRs PH_CORRECT bit.</p>
<p>1: Enable phase-correct modulation. 0: Trailing-edge </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm24clear_CH4_CSR_PH_CORRECTEv">
<span id="_CPPv3NV6RP20403pwm24clear_CH4_CSR_PH_CORRECTEv"></span><span id="_CPPv2NV6RP20403pwm24clear_CH4_CSR_PH_CORRECTEv"></span><span id="RP2040::pwm::clear_CH4_CSR_PH_CORRECTV"></span><span class="target" id="structRP2040_1_1pwm_1a88df4e9d68919f207e27e097aa96c7b0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH4_CSR_PH_CORRECT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm24clear_CH4_CSR_PH_CORRECTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH4_CSRs PH_CORRECT bit.</p>
<p>1: Enable phase-correct modulation. 0: Trailing-edge </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm25toggle_CH4_CSR_PH_CORRECTEv">
<span id="_CPPv3NV6RP20403pwm25toggle_CH4_CSR_PH_CORRECTEv"></span><span id="_CPPv2NV6RP20403pwm25toggle_CH4_CSR_PH_CORRECTEv"></span><span id="RP2040::pwm::toggle_CH4_CSR_PH_CORRECTV"></span><span class="target" id="structRP2040_1_1pwm_1a7653512c7d35989f8d210c69f16513e5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH4_CSR_PH_CORRECT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm25toggle_CH4_CSR_PH_CORRECTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH4_CSRs PH_CORRECT bit.</p>
<p>1: Enable phase-correct modulation. 0: Trailing-edge </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17get_CH4_CSR_A_INVEv">
<span id="_CPPv3NV6RP20403pwm17get_CH4_CSR_A_INVEv"></span><span id="_CPPv2NV6RP20403pwm17get_CH4_CSR_A_INVEv"></span><span id="RP2040::pwm::get_CH4_CSR_A_INVV"></span><span class="target" id="structRP2040_1_1pwm_1ab779aa35bef7b6cb4e7f63e77c98124b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH4_CSR_A_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17get_CH4_CSR_A_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH4_CSRs A_INV bit.</p>
<p>Invert output A </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17set_CH4_CSR_A_INVEv">
<span id="_CPPv3NV6RP20403pwm17set_CH4_CSR_A_INVEv"></span><span id="_CPPv2NV6RP20403pwm17set_CH4_CSR_A_INVEv"></span><span id="RP2040::pwm::set_CH4_CSR_A_INVV"></span><span class="target" id="structRP2040_1_1pwm_1ad3114488deda458764f34cfe59b855b3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH4_CSR_A_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17set_CH4_CSR_A_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH4_CSRs A_INV bit.</p>
<p>Invert output A </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm19clear_CH4_CSR_A_INVEv">
<span id="_CPPv3NV6RP20403pwm19clear_CH4_CSR_A_INVEv"></span><span id="_CPPv2NV6RP20403pwm19clear_CH4_CSR_A_INVEv"></span><span id="RP2040::pwm::clear_CH4_CSR_A_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a7be2a0b0e1daf378a1ce7d86c07f407f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH4_CSR_A_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm19clear_CH4_CSR_A_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH4_CSRs A_INV bit.</p>
<p>Invert output A </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm20toggle_CH4_CSR_A_INVEv">
<span id="_CPPv3NV6RP20403pwm20toggle_CH4_CSR_A_INVEv"></span><span id="_CPPv2NV6RP20403pwm20toggle_CH4_CSR_A_INVEv"></span><span id="RP2040::pwm::toggle_CH4_CSR_A_INVV"></span><span class="target" id="structRP2040_1_1pwm_1acf054d11a566e11aaff1cb9f8b72caa6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH4_CSR_A_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm20toggle_CH4_CSR_A_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH4_CSRs A_INV bit.</p>
<p>Invert output A </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17get_CH4_CSR_B_INVEv">
<span id="_CPPv3NV6RP20403pwm17get_CH4_CSR_B_INVEv"></span><span id="_CPPv2NV6RP20403pwm17get_CH4_CSR_B_INVEv"></span><span id="RP2040::pwm::get_CH4_CSR_B_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a8ceb0fbc0605c14a9dbaeda5249db7a3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH4_CSR_B_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17get_CH4_CSR_B_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH4_CSRs B_INV bit.</p>
<p>Invert output B </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17set_CH4_CSR_B_INVEv">
<span id="_CPPv3NV6RP20403pwm17set_CH4_CSR_B_INVEv"></span><span id="_CPPv2NV6RP20403pwm17set_CH4_CSR_B_INVEv"></span><span id="RP2040::pwm::set_CH4_CSR_B_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a898399fbaa4b8b16e0b20c2131cc744f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH4_CSR_B_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17set_CH4_CSR_B_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH4_CSRs B_INV bit.</p>
<p>Invert output B </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm19clear_CH4_CSR_B_INVEv">
<span id="_CPPv3NV6RP20403pwm19clear_CH4_CSR_B_INVEv"></span><span id="_CPPv2NV6RP20403pwm19clear_CH4_CSR_B_INVEv"></span><span id="RP2040::pwm::clear_CH4_CSR_B_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a9ad0b28946c12ca68b402a4d309dc39c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH4_CSR_B_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm19clear_CH4_CSR_B_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH4_CSRs B_INV bit.</p>
<p>Invert output B </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm20toggle_CH4_CSR_B_INVEv">
<span id="_CPPv3NV6RP20403pwm20toggle_CH4_CSR_B_INVEv"></span><span id="_CPPv2NV6RP20403pwm20toggle_CH4_CSR_B_INVEv"></span><span id="RP2040::pwm::toggle_CH4_CSR_B_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a3036b1aaf0599a090b436e91fc9949f1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH4_CSR_B_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm20toggle_CH4_CSR_B_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH4_CSRs B_INV bit.</p>
<p>Invert output B </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm19get_CH4_CSR_DIVMODEEv">
<span id="_CPPv3NV6RP20403pwm19get_CH4_CSR_DIVMODEEv"></span><span id="_CPPv2NV6RP20403pwm19get_CH4_CSR_DIVMODEEv"></span><span id="RP2040::pwm::get_CH4_CSR_DIVMODEV"></span><span class="target" id="structRP2040_1_1pwm_1a455ef05a3f2fc2c1e83d1de51321e611"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html#_CPPv4N6RP204011PWM_DIVMODEE" title="RP2040::PWM_DIVMODE"><span class="n"><span class="pre">PWM_DIVMODE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH4_CSR_DIVMODE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm19get_CH4_CSR_DIVMODEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH4_CSRs DIVMODE field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm19set_CH4_CSR_DIVMODEE11PWM_DIVMODE">
<span id="_CPPv3NV6RP20403pwm19set_CH4_CSR_DIVMODEE11PWM_DIVMODE"></span><span id="_CPPv2NV6RP20403pwm19set_CH4_CSR_DIVMODEE11PWM_DIVMODE"></span><span id="RP2040::pwm::set_CH4_CSR_DIVMODE__PWM_DIVMODEV"></span><span class="target" id="structRP2040_1_1pwm_1a9a5a66c9d2199f68d1d8b6f1b69d8089"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH4_CSR_DIVMODE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html#_CPPv4N6RP204011PWM_DIVMODEE" title="RP2040::PWM_DIVMODE"><span class="n"><span class="pre">PWM_DIVMODE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm19set_CH4_CSR_DIVMODEE11PWM_DIVMODE" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH4_CSRs DIVMODE field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm18get_CH4_CSR_PH_RETEv">
<span id="_CPPv3NV6RP20403pwm18get_CH4_CSR_PH_RETEv"></span><span id="_CPPv2NV6RP20403pwm18get_CH4_CSR_PH_RETEv"></span><span id="RP2040::pwm::get_CH4_CSR_PH_RETV"></span><span class="target" id="structRP2040_1_1pwm_1a5817d98d2419c05d1f493f2f34766e49"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH4_CSR_PH_RET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm18get_CH4_CSR_PH_RETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH4_CSRs PH_RET bit.</p>
<p>Retard the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm18set_CH4_CSR_PH_RETEv">
<span id="_CPPv3NV6RP20403pwm18set_CH4_CSR_PH_RETEv"></span><span id="_CPPv2NV6RP20403pwm18set_CH4_CSR_PH_RETEv"></span><span id="RP2040::pwm::set_CH4_CSR_PH_RETV"></span><span class="target" id="structRP2040_1_1pwm_1ab72514e0c0059065944aec7d847bbcdd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH4_CSR_PH_RET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm18set_CH4_CSR_PH_RETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH4_CSRs PH_RET bit.</p>
<p>Retard the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm20clear_CH4_CSR_PH_RETEv">
<span id="_CPPv3NV6RP20403pwm20clear_CH4_CSR_PH_RETEv"></span><span id="_CPPv2NV6RP20403pwm20clear_CH4_CSR_PH_RETEv"></span><span id="RP2040::pwm::clear_CH4_CSR_PH_RETV"></span><span class="target" id="structRP2040_1_1pwm_1abecccd5c363b80a3d36227750119f3e1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH4_CSR_PH_RET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm20clear_CH4_CSR_PH_RETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH4_CSRs PH_RET bit.</p>
<p>Retard the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm21toggle_CH4_CSR_PH_RETEv">
<span id="_CPPv3NV6RP20403pwm21toggle_CH4_CSR_PH_RETEv"></span><span id="_CPPv2NV6RP20403pwm21toggle_CH4_CSR_PH_RETEv"></span><span id="RP2040::pwm::toggle_CH4_CSR_PH_RETV"></span><span class="target" id="structRP2040_1_1pwm_1a8467fcc1f4f1de5e2e6bd6da4200ebc1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH4_CSR_PH_RET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm21toggle_CH4_CSR_PH_RETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH4_CSRs PH_RET bit.</p>
<p>Retard the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm18get_CH4_CSR_PH_ADVEv">
<span id="_CPPv3NV6RP20403pwm18get_CH4_CSR_PH_ADVEv"></span><span id="_CPPv2NV6RP20403pwm18get_CH4_CSR_PH_ADVEv"></span><span id="RP2040::pwm::get_CH4_CSR_PH_ADVV"></span><span class="target" id="structRP2040_1_1pwm_1aed05456192e7558f335e2dfb34704416"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH4_CSR_PH_ADV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm18get_CH4_CSR_PH_ADVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH4_CSRs PH_ADV bit.</p>
<p>Advance the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running at less than full speed (div_int + div_frac / 16 &gt; 1) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm18set_CH4_CSR_PH_ADVEv">
<span id="_CPPv3NV6RP20403pwm18set_CH4_CSR_PH_ADVEv"></span><span id="_CPPv2NV6RP20403pwm18set_CH4_CSR_PH_ADVEv"></span><span id="RP2040::pwm::set_CH4_CSR_PH_ADVV"></span><span class="target" id="structRP2040_1_1pwm_1a2d4fd8291656dda439cd7b5d1a6b42bb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH4_CSR_PH_ADV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm18set_CH4_CSR_PH_ADVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH4_CSRs PH_ADV bit.</p>
<p>Advance the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running at less than full speed (div_int + div_frac / 16 &gt; 1) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm20clear_CH4_CSR_PH_ADVEv">
<span id="_CPPv3NV6RP20403pwm20clear_CH4_CSR_PH_ADVEv"></span><span id="_CPPv2NV6RP20403pwm20clear_CH4_CSR_PH_ADVEv"></span><span id="RP2040::pwm::clear_CH4_CSR_PH_ADVV"></span><span class="target" id="structRP2040_1_1pwm_1a8280c2aeaf5c70d2243321ce6ee8d062"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH4_CSR_PH_ADV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm20clear_CH4_CSR_PH_ADVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH4_CSRs PH_ADV bit.</p>
<p>Advance the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running at less than full speed (div_int + div_frac / 16 &gt; 1) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm21toggle_CH4_CSR_PH_ADVEv">
<span id="_CPPv3NV6RP20403pwm21toggle_CH4_CSR_PH_ADVEv"></span><span id="_CPPv2NV6RP20403pwm21toggle_CH4_CSR_PH_ADVEv"></span><span id="RP2040::pwm::toggle_CH4_CSR_PH_ADVV"></span><span class="target" id="structRP2040_1_1pwm_1a5e86b4532f65dfc04ea7d8ab5e59f438"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH4_CSR_PH_ADV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm21toggle_CH4_CSR_PH_ADVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH4_CSRs PH_ADV bit.</p>
<p>Advance the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running at less than full speed (div_int + div_frac / 16 &gt; 1) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11get_CH4_CSRERbRbRbRbR11PWM_DIVMODERbRb">
<span id="_CPPv3NV6RP20403pwm11get_CH4_CSRERbRbRbRbR11PWM_DIVMODERbRb"></span><span id="_CPPv2NV6RP20403pwm11get_CH4_CSRERbRbRbRbR11PWM_DIVMODERbRb"></span><span id="RP2040::pwm::get_CH4_CSR__bR.bR.bR.bR.PWM_DIVMODER.bR.bRV"></span><span class="target" id="structRP2040_1_1pwm_1a3364b362a6088c24fc7f9851c3e9d8ea"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH4_CSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PH_CORRECT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">A_INV</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">B_INV</span></span>, <a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html#_CPPv4N6RP204011PWM_DIVMODEE" title="RP2040::PWM_DIVMODE"><span class="n"><span class="pre">PWM_DIVMODE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DIVMODE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PH_RET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PH_ADV</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11get_CH4_CSRERbRbRbRbR11PWM_DIVMODERbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CH4_CSRs bit fields.</p>
<p>(read-write) Control and status register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11set_CH4_CSREbbbb11PWM_DIVMODEbb">
<span id="_CPPv3NV6RP20403pwm11set_CH4_CSREbbbb11PWM_DIVMODEbb"></span><span id="_CPPv2NV6RP20403pwm11set_CH4_CSREbbbb11PWM_DIVMODEbb"></span><span id="RP2040::pwm::set_CH4_CSR__b.b.b.b.PWM_DIVMODE.b.bV"></span><span class="target" id="structRP2040_1_1pwm_1a3261d87c9b9483c3dc8f05e7a7bb6bb0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH4_CSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PH_CORRECT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">A_INV</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">B_INV</span></span>, <a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html#_CPPv4N6RP204011PWM_DIVMODEE" title="RP2040::PWM_DIVMODE"><span class="n"><span class="pre">PWM_DIVMODE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">DIVMODE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PH_RET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PH_ADV</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11set_CH4_CSREbbbb11PWM_DIVMODEbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CH4_CSRs bit fields.</p>
<p>(read-write) Control and status register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm16get_CH4_DIV_FRACEv">
<span id="_CPPv3NV6RP20403pwm16get_CH4_DIV_FRACEv"></span><span id="_CPPv2NV6RP20403pwm16get_CH4_DIV_FRACEv"></span><span id="RP2040::pwm::get_CH4_DIV_FRACV"></span><span class="target" id="structRP2040_1_1pwm_1a0ea15e280c1be736aec78e799057230b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH4_DIV_FRAC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm16get_CH4_DIV_FRACEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH4_DIVs FRAC field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm16set_CH4_DIV_FRACE7uint8_t">
<span id="_CPPv3NV6RP20403pwm16set_CH4_DIV_FRACE7uint8_t"></span><span id="_CPPv2NV6RP20403pwm16set_CH4_DIV_FRACE7uint8_t"></span><span id="RP2040::pwm::set_CH4_DIV_FRAC__uint8_tV"></span><span class="target" id="structRP2040_1_1pwm_1a4e967ca1ab6866560adf28cfd8817ae4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH4_DIV_FRAC</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm16set_CH4_DIV_FRACE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH4_DIVs FRAC field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15get_CH4_DIV_INTEv">
<span id="_CPPv3NV6RP20403pwm15get_CH4_DIV_INTEv"></span><span id="_CPPv2NV6RP20403pwm15get_CH4_DIV_INTEv"></span><span id="RP2040::pwm::get_CH4_DIV_INTV"></span><span class="target" id="structRP2040_1_1pwm_1ae64c4c6837887b9dea2ec8c56b7152e1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH4_DIV_INT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15get_CH4_DIV_INTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH4_DIVs INT field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15set_CH4_DIV_INTE7uint8_t">
<span id="_CPPv3NV6RP20403pwm15set_CH4_DIV_INTE7uint8_t"></span><span id="_CPPv2NV6RP20403pwm15set_CH4_DIV_INTE7uint8_t"></span><span id="RP2040::pwm::set_CH4_DIV_INT__uint8_tV"></span><span class="target" id="structRP2040_1_1pwm_1ab9b6613bd5ccbc652cf55384606133bb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH4_DIV_INT</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15set_CH4_DIV_INTE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH4_DIVs INT field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11get_CH4_DIVER7uint8_tR7uint8_t">
<span id="_CPPv3NV6RP20403pwm11get_CH4_DIVER7uint8_tR7uint8_t"></span><span id="_CPPv2NV6RP20403pwm11get_CH4_DIVER7uint8_tR7uint8_t"></span><span id="RP2040::pwm::get_CH4_DIV__uint8_tR.uint8_tRV"></span><span class="target" id="structRP2040_1_1pwm_1a2a11fd01844def907eb2f6ac15e0aa54"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH4_DIV</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FRAC</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11get_CH4_DIVER7uint8_tR7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CH4_DIVs bit fields.</p>
<p>(read-write) INT and FRAC form a fixed-point fractional number. Counting rate is system clock frequency divided by this number. Fractional division uses simple 1st-order sigma-delta. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11set_CH4_DIVE7uint8_t7uint8_t">
<span id="_CPPv3NV6RP20403pwm11set_CH4_DIVE7uint8_t7uint8_t"></span><span id="_CPPv2NV6RP20403pwm11set_CH4_DIVE7uint8_t7uint8_t"></span><span id="RP2040::pwm::set_CH4_DIV__uint8_t.uint8_tV"></span><span class="target" id="structRP2040_1_1pwm_1ade3ca8e2e40c3f235c40eb6a5d85e211"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH4_DIV</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FRAC</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11set_CH4_DIVE7uint8_t7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CH4_DIVs bit fields.</p>
<p>(read-write) INT and FRAC form a fixed-point fractional number. Counting rate is system clock frequency divided by this number. Fractional division uses simple 1st-order sigma-delta. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11get_CH4_CTREv">
<span id="_CPPv3NV6RP20403pwm11get_CH4_CTREv"></span><span id="_CPPv2NV6RP20403pwm11get_CH4_CTREv"></span><span id="RP2040::pwm::get_CH4_CTRV"></span><span class="target" id="structRP2040_1_1pwm_1a32947be7c94b5530df36b86323139c83"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH4_CTR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11get_CH4_CTREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH4_CTRs CH4_CTR field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11set_CH4_CTRE8uint16_t">
<span id="_CPPv3NV6RP20403pwm11set_CH4_CTRE8uint16_t"></span><span id="_CPPv2NV6RP20403pwm11set_CH4_CTRE8uint16_t"></span><span id="RP2040::pwm::set_CH4_CTR__uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1a2b40edb43d869040df1c87a3e1b50d4d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH4_CTR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11set_CH4_CTRE8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH4_CTRs CH4_CTR field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_CH4_CC_AEv">
<span id="_CPPv3NV6RP20403pwm12get_CH4_CC_AEv"></span><span id="_CPPv2NV6RP20403pwm12get_CH4_CC_AEv"></span><span id="RP2040::pwm::get_CH4_CC_AV"></span><span class="target" id="structRP2040_1_1pwm_1ae75d3dc73de63ab905daf20bca0ce85f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH4_CC_A</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_CH4_CC_AEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH4_CCs A field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_CH4_CC_AE8uint16_t">
<span id="_CPPv3NV6RP20403pwm12set_CH4_CC_AE8uint16_t"></span><span id="_CPPv2NV6RP20403pwm12set_CH4_CC_AE8uint16_t"></span><span id="RP2040::pwm::set_CH4_CC_A__uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1a6e1877f6dcfcfdec9e8a9e4870d1377d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH4_CC_A</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_CH4_CC_AE8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH4_CCs A field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_CH4_CC_BEv">
<span id="_CPPv3NV6RP20403pwm12get_CH4_CC_BEv"></span><span id="_CPPv2NV6RP20403pwm12get_CH4_CC_BEv"></span><span id="RP2040::pwm::get_CH4_CC_BV"></span><span class="target" id="structRP2040_1_1pwm_1a8b35b1fd531caa1acc433f18c6285b74"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH4_CC_B</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_CH4_CC_BEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH4_CCs B field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_CH4_CC_BE8uint16_t">
<span id="_CPPv3NV6RP20403pwm12set_CH4_CC_BE8uint16_t"></span><span id="_CPPv2NV6RP20403pwm12set_CH4_CC_BE8uint16_t"></span><span id="RP2040::pwm::set_CH4_CC_B__uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1ad2ce1960144d95539fd2be6f3782bb10"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH4_CC_B</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_CH4_CC_BE8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH4_CCs B field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm10get_CH4_CCER8uint16_tR8uint16_t">
<span id="_CPPv3NV6RP20403pwm10get_CH4_CCER8uint16_tR8uint16_t"></span><span id="_CPPv2NV6RP20403pwm10get_CH4_CCER8uint16_tR8uint16_t"></span><span id="RP2040::pwm::get_CH4_CC__uint16_tR.uint16_tRV"></span><span class="target" id="structRP2040_1_1pwm_1a1d3fc9abd8506e8653c5329158d98dc4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH4_CC</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">A</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">B</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm10get_CH4_CCER8uint16_tR8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CH4_CCs bit fields.</p>
<p>(read-write) Counter compare values </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm10set_CH4_CCE8uint16_t8uint16_t">
<span id="_CPPv3NV6RP20403pwm10set_CH4_CCE8uint16_t8uint16_t"></span><span id="_CPPv2NV6RP20403pwm10set_CH4_CCE8uint16_t8uint16_t"></span><span id="RP2040::pwm::set_CH4_CC__uint16_t.uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1a495d93260e211de99d6998db7ef3133a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH4_CC</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">A</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">B</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm10set_CH4_CCE8uint16_t8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CH4_CCs bit fields.</p>
<p>(read-write) Counter compare values </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11get_CH4_TOPEv">
<span id="_CPPv3NV6RP20403pwm11get_CH4_TOPEv"></span><span id="_CPPv2NV6RP20403pwm11get_CH4_TOPEv"></span><span id="RP2040::pwm::get_CH4_TOPV"></span><span class="target" id="structRP2040_1_1pwm_1a0fc70f2acb3ce60877404af2a59fbd05"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH4_TOP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11get_CH4_TOPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH4_TOPs CH4_TOP field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11set_CH4_TOPE8uint16_t">
<span id="_CPPv3NV6RP20403pwm11set_CH4_TOPE8uint16_t"></span><span id="_CPPv2NV6RP20403pwm11set_CH4_TOPE8uint16_t"></span><span id="RP2040::pwm::set_CH4_TOP__uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1ad5d5f730c3ceb6d4f6c9283830b6a4ba"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH4_TOP</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11set_CH4_TOPE8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH4_TOPs CH4_TOP field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14get_CH5_CSR_ENEv">
<span id="_CPPv3NV6RP20403pwm14get_CH5_CSR_ENEv"></span><span id="_CPPv2NV6RP20403pwm14get_CH5_CSR_ENEv"></span><span id="RP2040::pwm::get_CH5_CSR_ENV"></span><span class="target" id="structRP2040_1_1pwm_1a19f94c459166ea49fd14cf6b65f94add"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH5_CSR_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14get_CH5_CSR_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH5_CSRs EN bit.</p>
<p>Enable the PWM channel. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14set_CH5_CSR_ENEv">
<span id="_CPPv3NV6RP20403pwm14set_CH5_CSR_ENEv"></span><span id="_CPPv2NV6RP20403pwm14set_CH5_CSR_ENEv"></span><span id="RP2040::pwm::set_CH5_CSR_ENV"></span><span class="target" id="structRP2040_1_1pwm_1a3999283b6c5b598d31322b2b977f330f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH5_CSR_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14set_CH5_CSR_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH5_CSRs EN bit.</p>
<p>Enable the PWM channel. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm16clear_CH5_CSR_ENEv">
<span id="_CPPv3NV6RP20403pwm16clear_CH5_CSR_ENEv"></span><span id="_CPPv2NV6RP20403pwm16clear_CH5_CSR_ENEv"></span><span id="RP2040::pwm::clear_CH5_CSR_ENV"></span><span class="target" id="structRP2040_1_1pwm_1a1a2d3292485f0bc2038fcb4c37af0e4d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH5_CSR_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm16clear_CH5_CSR_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH5_CSRs EN bit.</p>
<p>Enable the PWM channel. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17toggle_CH5_CSR_ENEv">
<span id="_CPPv3NV6RP20403pwm17toggle_CH5_CSR_ENEv"></span><span id="_CPPv2NV6RP20403pwm17toggle_CH5_CSR_ENEv"></span><span id="RP2040::pwm::toggle_CH5_CSR_ENV"></span><span class="target" id="structRP2040_1_1pwm_1a49f3cd86334d2a90979a9a5a9c07823f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH5_CSR_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17toggle_CH5_CSR_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH5_CSRs EN bit.</p>
<p>Enable the PWM channel. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm22get_CH5_CSR_PH_CORRECTEv">
<span id="_CPPv3NV6RP20403pwm22get_CH5_CSR_PH_CORRECTEv"></span><span id="_CPPv2NV6RP20403pwm22get_CH5_CSR_PH_CORRECTEv"></span><span id="RP2040::pwm::get_CH5_CSR_PH_CORRECTV"></span><span class="target" id="structRP2040_1_1pwm_1ab2d42fe2926b45702a58f3de4d3d32c0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH5_CSR_PH_CORRECT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm22get_CH5_CSR_PH_CORRECTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH5_CSRs PH_CORRECT bit.</p>
<p>1: Enable phase-correct modulation. 0: Trailing-edge </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm22set_CH5_CSR_PH_CORRECTEv">
<span id="_CPPv3NV6RP20403pwm22set_CH5_CSR_PH_CORRECTEv"></span><span id="_CPPv2NV6RP20403pwm22set_CH5_CSR_PH_CORRECTEv"></span><span id="RP2040::pwm::set_CH5_CSR_PH_CORRECTV"></span><span class="target" id="structRP2040_1_1pwm_1a0ab27a15224e41fd228f1d6a836ad0f2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH5_CSR_PH_CORRECT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm22set_CH5_CSR_PH_CORRECTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH5_CSRs PH_CORRECT bit.</p>
<p>1: Enable phase-correct modulation. 0: Trailing-edge </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm24clear_CH5_CSR_PH_CORRECTEv">
<span id="_CPPv3NV6RP20403pwm24clear_CH5_CSR_PH_CORRECTEv"></span><span id="_CPPv2NV6RP20403pwm24clear_CH5_CSR_PH_CORRECTEv"></span><span id="RP2040::pwm::clear_CH5_CSR_PH_CORRECTV"></span><span class="target" id="structRP2040_1_1pwm_1aa3d3f3b4ed7ec4eab76fa47fb3021e85"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH5_CSR_PH_CORRECT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm24clear_CH5_CSR_PH_CORRECTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH5_CSRs PH_CORRECT bit.</p>
<p>1: Enable phase-correct modulation. 0: Trailing-edge </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm25toggle_CH5_CSR_PH_CORRECTEv">
<span id="_CPPv3NV6RP20403pwm25toggle_CH5_CSR_PH_CORRECTEv"></span><span id="_CPPv2NV6RP20403pwm25toggle_CH5_CSR_PH_CORRECTEv"></span><span id="RP2040::pwm::toggle_CH5_CSR_PH_CORRECTV"></span><span class="target" id="structRP2040_1_1pwm_1a1cc120f90c79c56c45dba7812346fc0d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH5_CSR_PH_CORRECT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm25toggle_CH5_CSR_PH_CORRECTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH5_CSRs PH_CORRECT bit.</p>
<p>1: Enable phase-correct modulation. 0: Trailing-edge </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17get_CH5_CSR_A_INVEv">
<span id="_CPPv3NV6RP20403pwm17get_CH5_CSR_A_INVEv"></span><span id="_CPPv2NV6RP20403pwm17get_CH5_CSR_A_INVEv"></span><span id="RP2040::pwm::get_CH5_CSR_A_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a762dfbb55b312454e026534082394372"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH5_CSR_A_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17get_CH5_CSR_A_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH5_CSRs A_INV bit.</p>
<p>Invert output A </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17set_CH5_CSR_A_INVEv">
<span id="_CPPv3NV6RP20403pwm17set_CH5_CSR_A_INVEv"></span><span id="_CPPv2NV6RP20403pwm17set_CH5_CSR_A_INVEv"></span><span id="RP2040::pwm::set_CH5_CSR_A_INVV"></span><span class="target" id="structRP2040_1_1pwm_1aa753fcbe17af41b9c0f87615f93c5a4f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH5_CSR_A_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17set_CH5_CSR_A_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH5_CSRs A_INV bit.</p>
<p>Invert output A </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm19clear_CH5_CSR_A_INVEv">
<span id="_CPPv3NV6RP20403pwm19clear_CH5_CSR_A_INVEv"></span><span id="_CPPv2NV6RP20403pwm19clear_CH5_CSR_A_INVEv"></span><span id="RP2040::pwm::clear_CH5_CSR_A_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a5da4a221da580fafc92a4cd1a2642281"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH5_CSR_A_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm19clear_CH5_CSR_A_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH5_CSRs A_INV bit.</p>
<p>Invert output A </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm20toggle_CH5_CSR_A_INVEv">
<span id="_CPPv3NV6RP20403pwm20toggle_CH5_CSR_A_INVEv"></span><span id="_CPPv2NV6RP20403pwm20toggle_CH5_CSR_A_INVEv"></span><span id="RP2040::pwm::toggle_CH5_CSR_A_INVV"></span><span class="target" id="structRP2040_1_1pwm_1ad6e6bebb030ec328471274dbae178404"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH5_CSR_A_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm20toggle_CH5_CSR_A_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH5_CSRs A_INV bit.</p>
<p>Invert output A </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17get_CH5_CSR_B_INVEv">
<span id="_CPPv3NV6RP20403pwm17get_CH5_CSR_B_INVEv"></span><span id="_CPPv2NV6RP20403pwm17get_CH5_CSR_B_INVEv"></span><span id="RP2040::pwm::get_CH5_CSR_B_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a9c7554d4c4e10fcf9f743dc550600827"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH5_CSR_B_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17get_CH5_CSR_B_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH5_CSRs B_INV bit.</p>
<p>Invert output B </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17set_CH5_CSR_B_INVEv">
<span id="_CPPv3NV6RP20403pwm17set_CH5_CSR_B_INVEv"></span><span id="_CPPv2NV6RP20403pwm17set_CH5_CSR_B_INVEv"></span><span id="RP2040::pwm::set_CH5_CSR_B_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a873c8178279b829655c2cf4d1c226b11"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH5_CSR_B_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17set_CH5_CSR_B_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH5_CSRs B_INV bit.</p>
<p>Invert output B </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm19clear_CH5_CSR_B_INVEv">
<span id="_CPPv3NV6RP20403pwm19clear_CH5_CSR_B_INVEv"></span><span id="_CPPv2NV6RP20403pwm19clear_CH5_CSR_B_INVEv"></span><span id="RP2040::pwm::clear_CH5_CSR_B_INVV"></span><span class="target" id="structRP2040_1_1pwm_1ab5a69e4f66c041539e12e7ec2cfc72c5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH5_CSR_B_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm19clear_CH5_CSR_B_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH5_CSRs B_INV bit.</p>
<p>Invert output B </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm20toggle_CH5_CSR_B_INVEv">
<span id="_CPPv3NV6RP20403pwm20toggle_CH5_CSR_B_INVEv"></span><span id="_CPPv2NV6RP20403pwm20toggle_CH5_CSR_B_INVEv"></span><span id="RP2040::pwm::toggle_CH5_CSR_B_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a817b64de514b780c8b70f1aa0e5ae010"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH5_CSR_B_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm20toggle_CH5_CSR_B_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH5_CSRs B_INV bit.</p>
<p>Invert output B </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm19get_CH5_CSR_DIVMODEEv">
<span id="_CPPv3NV6RP20403pwm19get_CH5_CSR_DIVMODEEv"></span><span id="_CPPv2NV6RP20403pwm19get_CH5_CSR_DIVMODEEv"></span><span id="RP2040::pwm::get_CH5_CSR_DIVMODEV"></span><span class="target" id="structRP2040_1_1pwm_1a9b491119f4a9fd729d4ce4bba6aa136d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html#_CPPv4N6RP204011PWM_DIVMODEE" title="RP2040::PWM_DIVMODE"><span class="n"><span class="pre">PWM_DIVMODE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH5_CSR_DIVMODE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm19get_CH5_CSR_DIVMODEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH5_CSRs DIVMODE field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm19set_CH5_CSR_DIVMODEE11PWM_DIVMODE">
<span id="_CPPv3NV6RP20403pwm19set_CH5_CSR_DIVMODEE11PWM_DIVMODE"></span><span id="_CPPv2NV6RP20403pwm19set_CH5_CSR_DIVMODEE11PWM_DIVMODE"></span><span id="RP2040::pwm::set_CH5_CSR_DIVMODE__PWM_DIVMODEV"></span><span class="target" id="structRP2040_1_1pwm_1ab827aa1b3a654ddf28da08105de7ff4d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH5_CSR_DIVMODE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html#_CPPv4N6RP204011PWM_DIVMODEE" title="RP2040::PWM_DIVMODE"><span class="n"><span class="pre">PWM_DIVMODE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm19set_CH5_CSR_DIVMODEE11PWM_DIVMODE" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH5_CSRs DIVMODE field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm18get_CH5_CSR_PH_RETEv">
<span id="_CPPv3NV6RP20403pwm18get_CH5_CSR_PH_RETEv"></span><span id="_CPPv2NV6RP20403pwm18get_CH5_CSR_PH_RETEv"></span><span id="RP2040::pwm::get_CH5_CSR_PH_RETV"></span><span class="target" id="structRP2040_1_1pwm_1ac4960ae77072051b9fa98942abb8d373"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH5_CSR_PH_RET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm18get_CH5_CSR_PH_RETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH5_CSRs PH_RET bit.</p>
<p>Retard the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm18set_CH5_CSR_PH_RETEv">
<span id="_CPPv3NV6RP20403pwm18set_CH5_CSR_PH_RETEv"></span><span id="_CPPv2NV6RP20403pwm18set_CH5_CSR_PH_RETEv"></span><span id="RP2040::pwm::set_CH5_CSR_PH_RETV"></span><span class="target" id="structRP2040_1_1pwm_1a0878d6e997964825e363f29a93a13fc4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH5_CSR_PH_RET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm18set_CH5_CSR_PH_RETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH5_CSRs PH_RET bit.</p>
<p>Retard the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm20clear_CH5_CSR_PH_RETEv">
<span id="_CPPv3NV6RP20403pwm20clear_CH5_CSR_PH_RETEv"></span><span id="_CPPv2NV6RP20403pwm20clear_CH5_CSR_PH_RETEv"></span><span id="RP2040::pwm::clear_CH5_CSR_PH_RETV"></span><span class="target" id="structRP2040_1_1pwm_1ad93a7e38d29e33c781e6fda87c12e449"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH5_CSR_PH_RET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm20clear_CH5_CSR_PH_RETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH5_CSRs PH_RET bit.</p>
<p>Retard the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm21toggle_CH5_CSR_PH_RETEv">
<span id="_CPPv3NV6RP20403pwm21toggle_CH5_CSR_PH_RETEv"></span><span id="_CPPv2NV6RP20403pwm21toggle_CH5_CSR_PH_RETEv"></span><span id="RP2040::pwm::toggle_CH5_CSR_PH_RETV"></span><span class="target" id="structRP2040_1_1pwm_1a4f7636a497335779e9c4e144f3b8f242"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH5_CSR_PH_RET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm21toggle_CH5_CSR_PH_RETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH5_CSRs PH_RET bit.</p>
<p>Retard the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm18get_CH5_CSR_PH_ADVEv">
<span id="_CPPv3NV6RP20403pwm18get_CH5_CSR_PH_ADVEv"></span><span id="_CPPv2NV6RP20403pwm18get_CH5_CSR_PH_ADVEv"></span><span id="RP2040::pwm::get_CH5_CSR_PH_ADVV"></span><span class="target" id="structRP2040_1_1pwm_1ae3121225bcc28892ee0fc39765f891aa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH5_CSR_PH_ADV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm18get_CH5_CSR_PH_ADVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH5_CSRs PH_ADV bit.</p>
<p>Advance the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running at less than full speed (div_int + div_frac / 16 &gt; 1) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm18set_CH5_CSR_PH_ADVEv">
<span id="_CPPv3NV6RP20403pwm18set_CH5_CSR_PH_ADVEv"></span><span id="_CPPv2NV6RP20403pwm18set_CH5_CSR_PH_ADVEv"></span><span id="RP2040::pwm::set_CH5_CSR_PH_ADVV"></span><span class="target" id="structRP2040_1_1pwm_1adffdc2b84e739d3021bdfc02ceab511b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH5_CSR_PH_ADV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm18set_CH5_CSR_PH_ADVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH5_CSRs PH_ADV bit.</p>
<p>Advance the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running at less than full speed (div_int + div_frac / 16 &gt; 1) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm20clear_CH5_CSR_PH_ADVEv">
<span id="_CPPv3NV6RP20403pwm20clear_CH5_CSR_PH_ADVEv"></span><span id="_CPPv2NV6RP20403pwm20clear_CH5_CSR_PH_ADVEv"></span><span id="RP2040::pwm::clear_CH5_CSR_PH_ADVV"></span><span class="target" id="structRP2040_1_1pwm_1a2fc0eefea880c34f2ae1a298c268b5d2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH5_CSR_PH_ADV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm20clear_CH5_CSR_PH_ADVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH5_CSRs PH_ADV bit.</p>
<p>Advance the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running at less than full speed (div_int + div_frac / 16 &gt; 1) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm21toggle_CH5_CSR_PH_ADVEv">
<span id="_CPPv3NV6RP20403pwm21toggle_CH5_CSR_PH_ADVEv"></span><span id="_CPPv2NV6RP20403pwm21toggle_CH5_CSR_PH_ADVEv"></span><span id="RP2040::pwm::toggle_CH5_CSR_PH_ADVV"></span><span class="target" id="structRP2040_1_1pwm_1a7d7f0e6de49a841cacb38f23c96bd0fe"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH5_CSR_PH_ADV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm21toggle_CH5_CSR_PH_ADVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH5_CSRs PH_ADV bit.</p>
<p>Advance the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running at less than full speed (div_int + div_frac / 16 &gt; 1) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11get_CH5_CSRERbRbRbRbR11PWM_DIVMODERbRb">
<span id="_CPPv3NV6RP20403pwm11get_CH5_CSRERbRbRbRbR11PWM_DIVMODERbRb"></span><span id="_CPPv2NV6RP20403pwm11get_CH5_CSRERbRbRbRbR11PWM_DIVMODERbRb"></span><span id="RP2040::pwm::get_CH5_CSR__bR.bR.bR.bR.PWM_DIVMODER.bR.bRV"></span><span class="target" id="structRP2040_1_1pwm_1a0b3343efb29b46a95e63a9263008b9f8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH5_CSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PH_CORRECT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">A_INV</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">B_INV</span></span>, <a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html#_CPPv4N6RP204011PWM_DIVMODEE" title="RP2040::PWM_DIVMODE"><span class="n"><span class="pre">PWM_DIVMODE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DIVMODE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PH_RET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PH_ADV</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11get_CH5_CSRERbRbRbRbR11PWM_DIVMODERbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CH5_CSRs bit fields.</p>
<p>(read-write) Control and status register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11set_CH5_CSREbbbb11PWM_DIVMODEbb">
<span id="_CPPv3NV6RP20403pwm11set_CH5_CSREbbbb11PWM_DIVMODEbb"></span><span id="_CPPv2NV6RP20403pwm11set_CH5_CSREbbbb11PWM_DIVMODEbb"></span><span id="RP2040::pwm::set_CH5_CSR__b.b.b.b.PWM_DIVMODE.b.bV"></span><span class="target" id="structRP2040_1_1pwm_1a203d0a3125998ef18c19c0a66fcde475"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH5_CSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PH_CORRECT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">A_INV</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">B_INV</span></span>, <a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html#_CPPv4N6RP204011PWM_DIVMODEE" title="RP2040::PWM_DIVMODE"><span class="n"><span class="pre">PWM_DIVMODE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">DIVMODE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PH_RET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PH_ADV</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11set_CH5_CSREbbbb11PWM_DIVMODEbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CH5_CSRs bit fields.</p>
<p>(read-write) Control and status register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm16get_CH5_DIV_FRACEv">
<span id="_CPPv3NV6RP20403pwm16get_CH5_DIV_FRACEv"></span><span id="_CPPv2NV6RP20403pwm16get_CH5_DIV_FRACEv"></span><span id="RP2040::pwm::get_CH5_DIV_FRACV"></span><span class="target" id="structRP2040_1_1pwm_1a35b67a4fc6b9aa9301ec12064b8f05aa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH5_DIV_FRAC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm16get_CH5_DIV_FRACEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH5_DIVs FRAC field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm16set_CH5_DIV_FRACE7uint8_t">
<span id="_CPPv3NV6RP20403pwm16set_CH5_DIV_FRACE7uint8_t"></span><span id="_CPPv2NV6RP20403pwm16set_CH5_DIV_FRACE7uint8_t"></span><span id="RP2040::pwm::set_CH5_DIV_FRAC__uint8_tV"></span><span class="target" id="structRP2040_1_1pwm_1ae5d969185f74fa3948b33052f3a5c296"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH5_DIV_FRAC</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm16set_CH5_DIV_FRACE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH5_DIVs FRAC field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15get_CH5_DIV_INTEv">
<span id="_CPPv3NV6RP20403pwm15get_CH5_DIV_INTEv"></span><span id="_CPPv2NV6RP20403pwm15get_CH5_DIV_INTEv"></span><span id="RP2040::pwm::get_CH5_DIV_INTV"></span><span class="target" id="structRP2040_1_1pwm_1a22dc553b3f65e7fd98bd05fd24901294"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH5_DIV_INT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15get_CH5_DIV_INTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH5_DIVs INT field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15set_CH5_DIV_INTE7uint8_t">
<span id="_CPPv3NV6RP20403pwm15set_CH5_DIV_INTE7uint8_t"></span><span id="_CPPv2NV6RP20403pwm15set_CH5_DIV_INTE7uint8_t"></span><span id="RP2040::pwm::set_CH5_DIV_INT__uint8_tV"></span><span class="target" id="structRP2040_1_1pwm_1a8139f276e09d8e5a7338ce207490ddff"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH5_DIV_INT</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15set_CH5_DIV_INTE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH5_DIVs INT field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11get_CH5_DIVER7uint8_tR7uint8_t">
<span id="_CPPv3NV6RP20403pwm11get_CH5_DIVER7uint8_tR7uint8_t"></span><span id="_CPPv2NV6RP20403pwm11get_CH5_DIVER7uint8_tR7uint8_t"></span><span id="RP2040::pwm::get_CH5_DIV__uint8_tR.uint8_tRV"></span><span class="target" id="structRP2040_1_1pwm_1a57399323bbbd19c06c1fdb30c41324d2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH5_DIV</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FRAC</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11get_CH5_DIVER7uint8_tR7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CH5_DIVs bit fields.</p>
<p>(read-write) INT and FRAC form a fixed-point fractional number. Counting rate is system clock frequency divided by this number. Fractional division uses simple 1st-order sigma-delta. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11set_CH5_DIVE7uint8_t7uint8_t">
<span id="_CPPv3NV6RP20403pwm11set_CH5_DIVE7uint8_t7uint8_t"></span><span id="_CPPv2NV6RP20403pwm11set_CH5_DIVE7uint8_t7uint8_t"></span><span id="RP2040::pwm::set_CH5_DIV__uint8_t.uint8_tV"></span><span class="target" id="structRP2040_1_1pwm_1a73bb0c5b410c8c5ca85ca5769cdfc336"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH5_DIV</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FRAC</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11set_CH5_DIVE7uint8_t7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CH5_DIVs bit fields.</p>
<p>(read-write) INT and FRAC form a fixed-point fractional number. Counting rate is system clock frequency divided by this number. Fractional division uses simple 1st-order sigma-delta. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11get_CH5_CTREv">
<span id="_CPPv3NV6RP20403pwm11get_CH5_CTREv"></span><span id="_CPPv2NV6RP20403pwm11get_CH5_CTREv"></span><span id="RP2040::pwm::get_CH5_CTRV"></span><span class="target" id="structRP2040_1_1pwm_1a157fe4b0bb1a75e2aac592fc74333931"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH5_CTR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11get_CH5_CTREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH5_CTRs CH5_CTR field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11set_CH5_CTRE8uint16_t">
<span id="_CPPv3NV6RP20403pwm11set_CH5_CTRE8uint16_t"></span><span id="_CPPv2NV6RP20403pwm11set_CH5_CTRE8uint16_t"></span><span id="RP2040::pwm::set_CH5_CTR__uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1a7be5719ee753cf08abbca04bf8a50175"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH5_CTR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11set_CH5_CTRE8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH5_CTRs CH5_CTR field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_CH5_CC_AEv">
<span id="_CPPv3NV6RP20403pwm12get_CH5_CC_AEv"></span><span id="_CPPv2NV6RP20403pwm12get_CH5_CC_AEv"></span><span id="RP2040::pwm::get_CH5_CC_AV"></span><span class="target" id="structRP2040_1_1pwm_1ac3e4f5e70f3fcb31a735365d47a05a3a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH5_CC_A</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_CH5_CC_AEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH5_CCs A field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_CH5_CC_AE8uint16_t">
<span id="_CPPv3NV6RP20403pwm12set_CH5_CC_AE8uint16_t"></span><span id="_CPPv2NV6RP20403pwm12set_CH5_CC_AE8uint16_t"></span><span id="RP2040::pwm::set_CH5_CC_A__uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1a89a4e2917f831289925de04a6bb4b0cb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH5_CC_A</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_CH5_CC_AE8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH5_CCs A field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_CH5_CC_BEv">
<span id="_CPPv3NV6RP20403pwm12get_CH5_CC_BEv"></span><span id="_CPPv2NV6RP20403pwm12get_CH5_CC_BEv"></span><span id="RP2040::pwm::get_CH5_CC_BV"></span><span class="target" id="structRP2040_1_1pwm_1aa03b079e55b305c3ec646d8263682c8f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH5_CC_B</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_CH5_CC_BEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH5_CCs B field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_CH5_CC_BE8uint16_t">
<span id="_CPPv3NV6RP20403pwm12set_CH5_CC_BE8uint16_t"></span><span id="_CPPv2NV6RP20403pwm12set_CH5_CC_BE8uint16_t"></span><span id="RP2040::pwm::set_CH5_CC_B__uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1a00ad1863798ed5bea9c5fa61ea31835c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH5_CC_B</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_CH5_CC_BE8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH5_CCs B field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm10get_CH5_CCER8uint16_tR8uint16_t">
<span id="_CPPv3NV6RP20403pwm10get_CH5_CCER8uint16_tR8uint16_t"></span><span id="_CPPv2NV6RP20403pwm10get_CH5_CCER8uint16_tR8uint16_t"></span><span id="RP2040::pwm::get_CH5_CC__uint16_tR.uint16_tRV"></span><span class="target" id="structRP2040_1_1pwm_1a76185cd24302f8975ba2d84ee609e1b8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH5_CC</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">A</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">B</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm10get_CH5_CCER8uint16_tR8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CH5_CCs bit fields.</p>
<p>(read-write) Counter compare values </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm10set_CH5_CCE8uint16_t8uint16_t">
<span id="_CPPv3NV6RP20403pwm10set_CH5_CCE8uint16_t8uint16_t"></span><span id="_CPPv2NV6RP20403pwm10set_CH5_CCE8uint16_t8uint16_t"></span><span id="RP2040::pwm::set_CH5_CC__uint16_t.uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1ad4fe984e4a59596d77361c811bbcd400"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH5_CC</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">A</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">B</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm10set_CH5_CCE8uint16_t8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CH5_CCs bit fields.</p>
<p>(read-write) Counter compare values </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11get_CH5_TOPEv">
<span id="_CPPv3NV6RP20403pwm11get_CH5_TOPEv"></span><span id="_CPPv2NV6RP20403pwm11get_CH5_TOPEv"></span><span id="RP2040::pwm::get_CH5_TOPV"></span><span class="target" id="structRP2040_1_1pwm_1a877e8b679ad73d83a67cff30eb440968"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH5_TOP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11get_CH5_TOPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH5_TOPs CH5_TOP field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11set_CH5_TOPE8uint16_t">
<span id="_CPPv3NV6RP20403pwm11set_CH5_TOPE8uint16_t"></span><span id="_CPPv2NV6RP20403pwm11set_CH5_TOPE8uint16_t"></span><span id="RP2040::pwm::set_CH5_TOP__uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1aae462d10e808eb27e2fd86ea0ff3dbb4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH5_TOP</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11set_CH5_TOPE8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH5_TOPs CH5_TOP field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14get_CH6_CSR_ENEv">
<span id="_CPPv3NV6RP20403pwm14get_CH6_CSR_ENEv"></span><span id="_CPPv2NV6RP20403pwm14get_CH6_CSR_ENEv"></span><span id="RP2040::pwm::get_CH6_CSR_ENV"></span><span class="target" id="structRP2040_1_1pwm_1a5957151dfa0beabeb759fb646ef9e5ab"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH6_CSR_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14get_CH6_CSR_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH6_CSRs EN bit.</p>
<p>Enable the PWM channel. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14set_CH6_CSR_ENEv">
<span id="_CPPv3NV6RP20403pwm14set_CH6_CSR_ENEv"></span><span id="_CPPv2NV6RP20403pwm14set_CH6_CSR_ENEv"></span><span id="RP2040::pwm::set_CH6_CSR_ENV"></span><span class="target" id="structRP2040_1_1pwm_1ad92c3351f93ab6dcc4a36cd7b917b044"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH6_CSR_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14set_CH6_CSR_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH6_CSRs EN bit.</p>
<p>Enable the PWM channel. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm16clear_CH6_CSR_ENEv">
<span id="_CPPv3NV6RP20403pwm16clear_CH6_CSR_ENEv"></span><span id="_CPPv2NV6RP20403pwm16clear_CH6_CSR_ENEv"></span><span id="RP2040::pwm::clear_CH6_CSR_ENV"></span><span class="target" id="structRP2040_1_1pwm_1a5b434b2f9e17608b04ef404a18f62571"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH6_CSR_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm16clear_CH6_CSR_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH6_CSRs EN bit.</p>
<p>Enable the PWM channel. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17toggle_CH6_CSR_ENEv">
<span id="_CPPv3NV6RP20403pwm17toggle_CH6_CSR_ENEv"></span><span id="_CPPv2NV6RP20403pwm17toggle_CH6_CSR_ENEv"></span><span id="RP2040::pwm::toggle_CH6_CSR_ENV"></span><span class="target" id="structRP2040_1_1pwm_1a8270826153d8ba3f094660bd826ca980"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH6_CSR_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17toggle_CH6_CSR_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH6_CSRs EN bit.</p>
<p>Enable the PWM channel. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm22get_CH6_CSR_PH_CORRECTEv">
<span id="_CPPv3NV6RP20403pwm22get_CH6_CSR_PH_CORRECTEv"></span><span id="_CPPv2NV6RP20403pwm22get_CH6_CSR_PH_CORRECTEv"></span><span id="RP2040::pwm::get_CH6_CSR_PH_CORRECTV"></span><span class="target" id="structRP2040_1_1pwm_1a7a233f9f82823d28cef8853437a7c55d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH6_CSR_PH_CORRECT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm22get_CH6_CSR_PH_CORRECTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH6_CSRs PH_CORRECT bit.</p>
<p>1: Enable phase-correct modulation. 0: Trailing-edge </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm22set_CH6_CSR_PH_CORRECTEv">
<span id="_CPPv3NV6RP20403pwm22set_CH6_CSR_PH_CORRECTEv"></span><span id="_CPPv2NV6RP20403pwm22set_CH6_CSR_PH_CORRECTEv"></span><span id="RP2040::pwm::set_CH6_CSR_PH_CORRECTV"></span><span class="target" id="structRP2040_1_1pwm_1a302e058742f8dd03086eff54af530837"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH6_CSR_PH_CORRECT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm22set_CH6_CSR_PH_CORRECTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH6_CSRs PH_CORRECT bit.</p>
<p>1: Enable phase-correct modulation. 0: Trailing-edge </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm24clear_CH6_CSR_PH_CORRECTEv">
<span id="_CPPv3NV6RP20403pwm24clear_CH6_CSR_PH_CORRECTEv"></span><span id="_CPPv2NV6RP20403pwm24clear_CH6_CSR_PH_CORRECTEv"></span><span id="RP2040::pwm::clear_CH6_CSR_PH_CORRECTV"></span><span class="target" id="structRP2040_1_1pwm_1ac82ceb9b9e48607ceba56d1d5eeeb692"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH6_CSR_PH_CORRECT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm24clear_CH6_CSR_PH_CORRECTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH6_CSRs PH_CORRECT bit.</p>
<p>1: Enable phase-correct modulation. 0: Trailing-edge </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm25toggle_CH6_CSR_PH_CORRECTEv">
<span id="_CPPv3NV6RP20403pwm25toggle_CH6_CSR_PH_CORRECTEv"></span><span id="_CPPv2NV6RP20403pwm25toggle_CH6_CSR_PH_CORRECTEv"></span><span id="RP2040::pwm::toggle_CH6_CSR_PH_CORRECTV"></span><span class="target" id="structRP2040_1_1pwm_1ad9ddbb648f056169014aac87a5c3a739"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH6_CSR_PH_CORRECT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm25toggle_CH6_CSR_PH_CORRECTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH6_CSRs PH_CORRECT bit.</p>
<p>1: Enable phase-correct modulation. 0: Trailing-edge </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17get_CH6_CSR_A_INVEv">
<span id="_CPPv3NV6RP20403pwm17get_CH6_CSR_A_INVEv"></span><span id="_CPPv2NV6RP20403pwm17get_CH6_CSR_A_INVEv"></span><span id="RP2040::pwm::get_CH6_CSR_A_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a9b05980c86a76a4ee1b5b8da97624c03"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH6_CSR_A_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17get_CH6_CSR_A_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH6_CSRs A_INV bit.</p>
<p>Invert output A </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17set_CH6_CSR_A_INVEv">
<span id="_CPPv3NV6RP20403pwm17set_CH6_CSR_A_INVEv"></span><span id="_CPPv2NV6RP20403pwm17set_CH6_CSR_A_INVEv"></span><span id="RP2040::pwm::set_CH6_CSR_A_INVV"></span><span class="target" id="structRP2040_1_1pwm_1ad9627b5aad2c537209eff1a84722ced4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH6_CSR_A_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17set_CH6_CSR_A_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH6_CSRs A_INV bit.</p>
<p>Invert output A </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm19clear_CH6_CSR_A_INVEv">
<span id="_CPPv3NV6RP20403pwm19clear_CH6_CSR_A_INVEv"></span><span id="_CPPv2NV6RP20403pwm19clear_CH6_CSR_A_INVEv"></span><span id="RP2040::pwm::clear_CH6_CSR_A_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a5e8195af9bc8fcdceef1183a8cbbd6cc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH6_CSR_A_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm19clear_CH6_CSR_A_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH6_CSRs A_INV bit.</p>
<p>Invert output A </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm20toggle_CH6_CSR_A_INVEv">
<span id="_CPPv3NV6RP20403pwm20toggle_CH6_CSR_A_INVEv"></span><span id="_CPPv2NV6RP20403pwm20toggle_CH6_CSR_A_INVEv"></span><span id="RP2040::pwm::toggle_CH6_CSR_A_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a76bf192c0b639fb1578c28d8f5960861"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH6_CSR_A_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm20toggle_CH6_CSR_A_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH6_CSRs A_INV bit.</p>
<p>Invert output A </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17get_CH6_CSR_B_INVEv">
<span id="_CPPv3NV6RP20403pwm17get_CH6_CSR_B_INVEv"></span><span id="_CPPv2NV6RP20403pwm17get_CH6_CSR_B_INVEv"></span><span id="RP2040::pwm::get_CH6_CSR_B_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a0c0e8932408f37493524b75a751acaaf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH6_CSR_B_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17get_CH6_CSR_B_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH6_CSRs B_INV bit.</p>
<p>Invert output B </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17set_CH6_CSR_B_INVEv">
<span id="_CPPv3NV6RP20403pwm17set_CH6_CSR_B_INVEv"></span><span id="_CPPv2NV6RP20403pwm17set_CH6_CSR_B_INVEv"></span><span id="RP2040::pwm::set_CH6_CSR_B_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a04d5b476cbf871f2c8c074c17538ef75"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH6_CSR_B_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17set_CH6_CSR_B_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH6_CSRs B_INV bit.</p>
<p>Invert output B </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm19clear_CH6_CSR_B_INVEv">
<span id="_CPPv3NV6RP20403pwm19clear_CH6_CSR_B_INVEv"></span><span id="_CPPv2NV6RP20403pwm19clear_CH6_CSR_B_INVEv"></span><span id="RP2040::pwm::clear_CH6_CSR_B_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a3be9c2c8f743b7de102e04695db88a59"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH6_CSR_B_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm19clear_CH6_CSR_B_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH6_CSRs B_INV bit.</p>
<p>Invert output B </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm20toggle_CH6_CSR_B_INVEv">
<span id="_CPPv3NV6RP20403pwm20toggle_CH6_CSR_B_INVEv"></span><span id="_CPPv2NV6RP20403pwm20toggle_CH6_CSR_B_INVEv"></span><span id="RP2040::pwm::toggle_CH6_CSR_B_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a910267727e6413cf27f4e4d8e3a2e97c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH6_CSR_B_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm20toggle_CH6_CSR_B_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH6_CSRs B_INV bit.</p>
<p>Invert output B </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm19get_CH6_CSR_DIVMODEEv">
<span id="_CPPv3NV6RP20403pwm19get_CH6_CSR_DIVMODEEv"></span><span id="_CPPv2NV6RP20403pwm19get_CH6_CSR_DIVMODEEv"></span><span id="RP2040::pwm::get_CH6_CSR_DIVMODEV"></span><span class="target" id="structRP2040_1_1pwm_1acdc8cf6ba8f502cdccc64d08c2b27dba"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html#_CPPv4N6RP204011PWM_DIVMODEE" title="RP2040::PWM_DIVMODE"><span class="n"><span class="pre">PWM_DIVMODE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH6_CSR_DIVMODE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm19get_CH6_CSR_DIVMODEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH6_CSRs DIVMODE field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm19set_CH6_CSR_DIVMODEE11PWM_DIVMODE">
<span id="_CPPv3NV6RP20403pwm19set_CH6_CSR_DIVMODEE11PWM_DIVMODE"></span><span id="_CPPv2NV6RP20403pwm19set_CH6_CSR_DIVMODEE11PWM_DIVMODE"></span><span id="RP2040::pwm::set_CH6_CSR_DIVMODE__PWM_DIVMODEV"></span><span class="target" id="structRP2040_1_1pwm_1a7bb147ad53ba457bc5f40fe58175223c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH6_CSR_DIVMODE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html#_CPPv4N6RP204011PWM_DIVMODEE" title="RP2040::PWM_DIVMODE"><span class="n"><span class="pre">PWM_DIVMODE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm19set_CH6_CSR_DIVMODEE11PWM_DIVMODE" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH6_CSRs DIVMODE field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm18get_CH6_CSR_PH_RETEv">
<span id="_CPPv3NV6RP20403pwm18get_CH6_CSR_PH_RETEv"></span><span id="_CPPv2NV6RP20403pwm18get_CH6_CSR_PH_RETEv"></span><span id="RP2040::pwm::get_CH6_CSR_PH_RETV"></span><span class="target" id="structRP2040_1_1pwm_1aadfeec7fee51e91ef2a0a1d26cdf2152"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH6_CSR_PH_RET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm18get_CH6_CSR_PH_RETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH6_CSRs PH_RET bit.</p>
<p>Retard the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm18set_CH6_CSR_PH_RETEv">
<span id="_CPPv3NV6RP20403pwm18set_CH6_CSR_PH_RETEv"></span><span id="_CPPv2NV6RP20403pwm18set_CH6_CSR_PH_RETEv"></span><span id="RP2040::pwm::set_CH6_CSR_PH_RETV"></span><span class="target" id="structRP2040_1_1pwm_1a188111ce9f21aef47b4263c5541242ee"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH6_CSR_PH_RET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm18set_CH6_CSR_PH_RETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH6_CSRs PH_RET bit.</p>
<p>Retard the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm20clear_CH6_CSR_PH_RETEv">
<span id="_CPPv3NV6RP20403pwm20clear_CH6_CSR_PH_RETEv"></span><span id="_CPPv2NV6RP20403pwm20clear_CH6_CSR_PH_RETEv"></span><span id="RP2040::pwm::clear_CH6_CSR_PH_RETV"></span><span class="target" id="structRP2040_1_1pwm_1ab7755297de1c0f46a8f5e98775d38dee"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH6_CSR_PH_RET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm20clear_CH6_CSR_PH_RETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH6_CSRs PH_RET bit.</p>
<p>Retard the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm21toggle_CH6_CSR_PH_RETEv">
<span id="_CPPv3NV6RP20403pwm21toggle_CH6_CSR_PH_RETEv"></span><span id="_CPPv2NV6RP20403pwm21toggle_CH6_CSR_PH_RETEv"></span><span id="RP2040::pwm::toggle_CH6_CSR_PH_RETV"></span><span class="target" id="structRP2040_1_1pwm_1af6d825d109699fe326723a1c8789778d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH6_CSR_PH_RET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm21toggle_CH6_CSR_PH_RETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH6_CSRs PH_RET bit.</p>
<p>Retard the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm18get_CH6_CSR_PH_ADVEv">
<span id="_CPPv3NV6RP20403pwm18get_CH6_CSR_PH_ADVEv"></span><span id="_CPPv2NV6RP20403pwm18get_CH6_CSR_PH_ADVEv"></span><span id="RP2040::pwm::get_CH6_CSR_PH_ADVV"></span><span class="target" id="structRP2040_1_1pwm_1a6dc66f02f078e22c7f405c7e28daa5ca"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH6_CSR_PH_ADV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm18get_CH6_CSR_PH_ADVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH6_CSRs PH_ADV bit.</p>
<p>Advance the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running at less than full speed (div_int + div_frac / 16 &gt; 1) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm18set_CH6_CSR_PH_ADVEv">
<span id="_CPPv3NV6RP20403pwm18set_CH6_CSR_PH_ADVEv"></span><span id="_CPPv2NV6RP20403pwm18set_CH6_CSR_PH_ADVEv"></span><span id="RP2040::pwm::set_CH6_CSR_PH_ADVV"></span><span class="target" id="structRP2040_1_1pwm_1a9838d5642a64bdb1532419abc1a7ed92"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH6_CSR_PH_ADV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm18set_CH6_CSR_PH_ADVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH6_CSRs PH_ADV bit.</p>
<p>Advance the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running at less than full speed (div_int + div_frac / 16 &gt; 1) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm20clear_CH6_CSR_PH_ADVEv">
<span id="_CPPv3NV6RP20403pwm20clear_CH6_CSR_PH_ADVEv"></span><span id="_CPPv2NV6RP20403pwm20clear_CH6_CSR_PH_ADVEv"></span><span id="RP2040::pwm::clear_CH6_CSR_PH_ADVV"></span><span class="target" id="structRP2040_1_1pwm_1a8997d412b521adc84daa32c3abed1ba7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH6_CSR_PH_ADV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm20clear_CH6_CSR_PH_ADVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH6_CSRs PH_ADV bit.</p>
<p>Advance the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running at less than full speed (div_int + div_frac / 16 &gt; 1) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm21toggle_CH6_CSR_PH_ADVEv">
<span id="_CPPv3NV6RP20403pwm21toggle_CH6_CSR_PH_ADVEv"></span><span id="_CPPv2NV6RP20403pwm21toggle_CH6_CSR_PH_ADVEv"></span><span id="RP2040::pwm::toggle_CH6_CSR_PH_ADVV"></span><span class="target" id="structRP2040_1_1pwm_1a81b6b9287d28831166b02018474791fc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH6_CSR_PH_ADV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm21toggle_CH6_CSR_PH_ADVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH6_CSRs PH_ADV bit.</p>
<p>Advance the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running at less than full speed (div_int + div_frac / 16 &gt; 1) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11get_CH6_CSRERbRbRbRbR11PWM_DIVMODERbRb">
<span id="_CPPv3NV6RP20403pwm11get_CH6_CSRERbRbRbRbR11PWM_DIVMODERbRb"></span><span id="_CPPv2NV6RP20403pwm11get_CH6_CSRERbRbRbRbR11PWM_DIVMODERbRb"></span><span id="RP2040::pwm::get_CH6_CSR__bR.bR.bR.bR.PWM_DIVMODER.bR.bRV"></span><span class="target" id="structRP2040_1_1pwm_1a8f7889ecd5d39f41fa2dec4fb9239291"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH6_CSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PH_CORRECT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">A_INV</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">B_INV</span></span>, <a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html#_CPPv4N6RP204011PWM_DIVMODEE" title="RP2040::PWM_DIVMODE"><span class="n"><span class="pre">PWM_DIVMODE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DIVMODE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PH_RET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PH_ADV</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11get_CH6_CSRERbRbRbRbR11PWM_DIVMODERbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CH6_CSRs bit fields.</p>
<p>(read-write) Control and status register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11set_CH6_CSREbbbb11PWM_DIVMODEbb">
<span id="_CPPv3NV6RP20403pwm11set_CH6_CSREbbbb11PWM_DIVMODEbb"></span><span id="_CPPv2NV6RP20403pwm11set_CH6_CSREbbbb11PWM_DIVMODEbb"></span><span id="RP2040::pwm::set_CH6_CSR__b.b.b.b.PWM_DIVMODE.b.bV"></span><span class="target" id="structRP2040_1_1pwm_1af43bf68354bcefccb9dbfad5a30452c8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH6_CSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PH_CORRECT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">A_INV</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">B_INV</span></span>, <a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html#_CPPv4N6RP204011PWM_DIVMODEE" title="RP2040::PWM_DIVMODE"><span class="n"><span class="pre">PWM_DIVMODE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">DIVMODE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PH_RET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PH_ADV</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11set_CH6_CSREbbbb11PWM_DIVMODEbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CH6_CSRs bit fields.</p>
<p>(read-write) Control and status register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm16get_CH6_DIV_FRACEv">
<span id="_CPPv3NV6RP20403pwm16get_CH6_DIV_FRACEv"></span><span id="_CPPv2NV6RP20403pwm16get_CH6_DIV_FRACEv"></span><span id="RP2040::pwm::get_CH6_DIV_FRACV"></span><span class="target" id="structRP2040_1_1pwm_1af5dd90eb4fa57d6933a66d3c5b246357"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH6_DIV_FRAC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm16get_CH6_DIV_FRACEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH6_DIVs FRAC field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm16set_CH6_DIV_FRACE7uint8_t">
<span id="_CPPv3NV6RP20403pwm16set_CH6_DIV_FRACE7uint8_t"></span><span id="_CPPv2NV6RP20403pwm16set_CH6_DIV_FRACE7uint8_t"></span><span id="RP2040::pwm::set_CH6_DIV_FRAC__uint8_tV"></span><span class="target" id="structRP2040_1_1pwm_1ab48b2d90d6f8ed48cf4e638454773004"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH6_DIV_FRAC</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm16set_CH6_DIV_FRACE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH6_DIVs FRAC field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15get_CH6_DIV_INTEv">
<span id="_CPPv3NV6RP20403pwm15get_CH6_DIV_INTEv"></span><span id="_CPPv2NV6RP20403pwm15get_CH6_DIV_INTEv"></span><span id="RP2040::pwm::get_CH6_DIV_INTV"></span><span class="target" id="structRP2040_1_1pwm_1a0fa23a8650efeea12568bffa3cfade07"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH6_DIV_INT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15get_CH6_DIV_INTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH6_DIVs INT field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15set_CH6_DIV_INTE7uint8_t">
<span id="_CPPv3NV6RP20403pwm15set_CH6_DIV_INTE7uint8_t"></span><span id="_CPPv2NV6RP20403pwm15set_CH6_DIV_INTE7uint8_t"></span><span id="RP2040::pwm::set_CH6_DIV_INT__uint8_tV"></span><span class="target" id="structRP2040_1_1pwm_1adee2ebe550503091caaeceae486f4350"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH6_DIV_INT</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15set_CH6_DIV_INTE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH6_DIVs INT field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11get_CH6_DIVER7uint8_tR7uint8_t">
<span id="_CPPv3NV6RP20403pwm11get_CH6_DIVER7uint8_tR7uint8_t"></span><span id="_CPPv2NV6RP20403pwm11get_CH6_DIVER7uint8_tR7uint8_t"></span><span id="RP2040::pwm::get_CH6_DIV__uint8_tR.uint8_tRV"></span><span class="target" id="structRP2040_1_1pwm_1adab99785d6bd7038d5c371fdf49b2f65"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH6_DIV</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FRAC</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11get_CH6_DIVER7uint8_tR7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CH6_DIVs bit fields.</p>
<p>(read-write) INT and FRAC form a fixed-point fractional number. Counting rate is system clock frequency divided by this number. Fractional division uses simple 1st-order sigma-delta. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11set_CH6_DIVE7uint8_t7uint8_t">
<span id="_CPPv3NV6RP20403pwm11set_CH6_DIVE7uint8_t7uint8_t"></span><span id="_CPPv2NV6RP20403pwm11set_CH6_DIVE7uint8_t7uint8_t"></span><span id="RP2040::pwm::set_CH6_DIV__uint8_t.uint8_tV"></span><span class="target" id="structRP2040_1_1pwm_1a62672a6b4d6514e513e02f66c93b6972"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH6_DIV</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FRAC</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11set_CH6_DIVE7uint8_t7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CH6_DIVs bit fields.</p>
<p>(read-write) INT and FRAC form a fixed-point fractional number. Counting rate is system clock frequency divided by this number. Fractional division uses simple 1st-order sigma-delta. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11get_CH6_CTREv">
<span id="_CPPv3NV6RP20403pwm11get_CH6_CTREv"></span><span id="_CPPv2NV6RP20403pwm11get_CH6_CTREv"></span><span id="RP2040::pwm::get_CH6_CTRV"></span><span class="target" id="structRP2040_1_1pwm_1a0d9be8366c5975fe7f563671b7ade476"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH6_CTR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11get_CH6_CTREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH6_CTRs CH6_CTR field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11set_CH6_CTRE8uint16_t">
<span id="_CPPv3NV6RP20403pwm11set_CH6_CTRE8uint16_t"></span><span id="_CPPv2NV6RP20403pwm11set_CH6_CTRE8uint16_t"></span><span id="RP2040::pwm::set_CH6_CTR__uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1a9810217e9eca114307477bfd6dd2d1d8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH6_CTR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11set_CH6_CTRE8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH6_CTRs CH6_CTR field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_CH6_CC_AEv">
<span id="_CPPv3NV6RP20403pwm12get_CH6_CC_AEv"></span><span id="_CPPv2NV6RP20403pwm12get_CH6_CC_AEv"></span><span id="RP2040::pwm::get_CH6_CC_AV"></span><span class="target" id="structRP2040_1_1pwm_1a8a15071f2afd997a474ae5c9084c04b5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH6_CC_A</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_CH6_CC_AEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH6_CCs A field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_CH6_CC_AE8uint16_t">
<span id="_CPPv3NV6RP20403pwm12set_CH6_CC_AE8uint16_t"></span><span id="_CPPv2NV6RP20403pwm12set_CH6_CC_AE8uint16_t"></span><span id="RP2040::pwm::set_CH6_CC_A__uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1aad65829da3818f812b9a91425b02dcc7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH6_CC_A</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_CH6_CC_AE8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH6_CCs A field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_CH6_CC_BEv">
<span id="_CPPv3NV6RP20403pwm12get_CH6_CC_BEv"></span><span id="_CPPv2NV6RP20403pwm12get_CH6_CC_BEv"></span><span id="RP2040::pwm::get_CH6_CC_BV"></span><span class="target" id="structRP2040_1_1pwm_1a469f9dadefb70a17bbf4df0cc055b8bc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH6_CC_B</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_CH6_CC_BEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH6_CCs B field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_CH6_CC_BE8uint16_t">
<span id="_CPPv3NV6RP20403pwm12set_CH6_CC_BE8uint16_t"></span><span id="_CPPv2NV6RP20403pwm12set_CH6_CC_BE8uint16_t"></span><span id="RP2040::pwm::set_CH6_CC_B__uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1a1e6fdb93610f32289894456feba0fddf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH6_CC_B</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_CH6_CC_BE8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH6_CCs B field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm10get_CH6_CCER8uint16_tR8uint16_t">
<span id="_CPPv3NV6RP20403pwm10get_CH6_CCER8uint16_tR8uint16_t"></span><span id="_CPPv2NV6RP20403pwm10get_CH6_CCER8uint16_tR8uint16_t"></span><span id="RP2040::pwm::get_CH6_CC__uint16_tR.uint16_tRV"></span><span class="target" id="structRP2040_1_1pwm_1adf18139c2b09c5e3c686b7b667855bbe"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH6_CC</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">A</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">B</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm10get_CH6_CCER8uint16_tR8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CH6_CCs bit fields.</p>
<p>(read-write) Counter compare values </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm10set_CH6_CCE8uint16_t8uint16_t">
<span id="_CPPv3NV6RP20403pwm10set_CH6_CCE8uint16_t8uint16_t"></span><span id="_CPPv2NV6RP20403pwm10set_CH6_CCE8uint16_t8uint16_t"></span><span id="RP2040::pwm::set_CH6_CC__uint16_t.uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1a3e7c4b0f529e5b9b831738521e791a98"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH6_CC</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">A</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">B</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm10set_CH6_CCE8uint16_t8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CH6_CCs bit fields.</p>
<p>(read-write) Counter compare values </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11get_CH6_TOPEv">
<span id="_CPPv3NV6RP20403pwm11get_CH6_TOPEv"></span><span id="_CPPv2NV6RP20403pwm11get_CH6_TOPEv"></span><span id="RP2040::pwm::get_CH6_TOPV"></span><span class="target" id="structRP2040_1_1pwm_1ab037c85d87edfce4b6fec8f17cba0cf1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH6_TOP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11get_CH6_TOPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH6_TOPs CH6_TOP field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11set_CH6_TOPE8uint16_t">
<span id="_CPPv3NV6RP20403pwm11set_CH6_TOPE8uint16_t"></span><span id="_CPPv2NV6RP20403pwm11set_CH6_TOPE8uint16_t"></span><span id="RP2040::pwm::set_CH6_TOP__uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1af074263baa45ef0b02636f7f3bd9cb70"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH6_TOP</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11set_CH6_TOPE8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH6_TOPs CH6_TOP field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14get_CH7_CSR_ENEv">
<span id="_CPPv3NV6RP20403pwm14get_CH7_CSR_ENEv"></span><span id="_CPPv2NV6RP20403pwm14get_CH7_CSR_ENEv"></span><span id="RP2040::pwm::get_CH7_CSR_ENV"></span><span class="target" id="structRP2040_1_1pwm_1a9fdf849541284eadbdda36cad4cba7ea"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH7_CSR_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14get_CH7_CSR_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH7_CSRs EN bit.</p>
<p>Enable the PWM channel. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14set_CH7_CSR_ENEv">
<span id="_CPPv3NV6RP20403pwm14set_CH7_CSR_ENEv"></span><span id="_CPPv2NV6RP20403pwm14set_CH7_CSR_ENEv"></span><span id="RP2040::pwm::set_CH7_CSR_ENV"></span><span class="target" id="structRP2040_1_1pwm_1a64ea476931410ff3f1aaba282508b301"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH7_CSR_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14set_CH7_CSR_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH7_CSRs EN bit.</p>
<p>Enable the PWM channel. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm16clear_CH7_CSR_ENEv">
<span id="_CPPv3NV6RP20403pwm16clear_CH7_CSR_ENEv"></span><span id="_CPPv2NV6RP20403pwm16clear_CH7_CSR_ENEv"></span><span id="RP2040::pwm::clear_CH7_CSR_ENV"></span><span class="target" id="structRP2040_1_1pwm_1a4f879004c7f76ec239f6c3c3fca6ba2d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH7_CSR_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm16clear_CH7_CSR_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH7_CSRs EN bit.</p>
<p>Enable the PWM channel. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17toggle_CH7_CSR_ENEv">
<span id="_CPPv3NV6RP20403pwm17toggle_CH7_CSR_ENEv"></span><span id="_CPPv2NV6RP20403pwm17toggle_CH7_CSR_ENEv"></span><span id="RP2040::pwm::toggle_CH7_CSR_ENV"></span><span class="target" id="structRP2040_1_1pwm_1a862faa23a6ae51de53a76345a5019f23"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH7_CSR_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17toggle_CH7_CSR_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH7_CSRs EN bit.</p>
<p>Enable the PWM channel. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm22get_CH7_CSR_PH_CORRECTEv">
<span id="_CPPv3NV6RP20403pwm22get_CH7_CSR_PH_CORRECTEv"></span><span id="_CPPv2NV6RP20403pwm22get_CH7_CSR_PH_CORRECTEv"></span><span id="RP2040::pwm::get_CH7_CSR_PH_CORRECTV"></span><span class="target" id="structRP2040_1_1pwm_1a51664f3201bcc7ef93583fa049b6479b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH7_CSR_PH_CORRECT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm22get_CH7_CSR_PH_CORRECTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH7_CSRs PH_CORRECT bit.</p>
<p>1: Enable phase-correct modulation. 0: Trailing-edge </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm22set_CH7_CSR_PH_CORRECTEv">
<span id="_CPPv3NV6RP20403pwm22set_CH7_CSR_PH_CORRECTEv"></span><span id="_CPPv2NV6RP20403pwm22set_CH7_CSR_PH_CORRECTEv"></span><span id="RP2040::pwm::set_CH7_CSR_PH_CORRECTV"></span><span class="target" id="structRP2040_1_1pwm_1a5ce0900b627cf31111a1cde256d4af48"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH7_CSR_PH_CORRECT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm22set_CH7_CSR_PH_CORRECTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH7_CSRs PH_CORRECT bit.</p>
<p>1: Enable phase-correct modulation. 0: Trailing-edge </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm24clear_CH7_CSR_PH_CORRECTEv">
<span id="_CPPv3NV6RP20403pwm24clear_CH7_CSR_PH_CORRECTEv"></span><span id="_CPPv2NV6RP20403pwm24clear_CH7_CSR_PH_CORRECTEv"></span><span id="RP2040::pwm::clear_CH7_CSR_PH_CORRECTV"></span><span class="target" id="structRP2040_1_1pwm_1a87178a85864729b1d59985993158c160"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH7_CSR_PH_CORRECT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm24clear_CH7_CSR_PH_CORRECTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH7_CSRs PH_CORRECT bit.</p>
<p>1: Enable phase-correct modulation. 0: Trailing-edge </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm25toggle_CH7_CSR_PH_CORRECTEv">
<span id="_CPPv3NV6RP20403pwm25toggle_CH7_CSR_PH_CORRECTEv"></span><span id="_CPPv2NV6RP20403pwm25toggle_CH7_CSR_PH_CORRECTEv"></span><span id="RP2040::pwm::toggle_CH7_CSR_PH_CORRECTV"></span><span class="target" id="structRP2040_1_1pwm_1a32484144963271c4ffe7310ce742d22b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH7_CSR_PH_CORRECT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm25toggle_CH7_CSR_PH_CORRECTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH7_CSRs PH_CORRECT bit.</p>
<p>1: Enable phase-correct modulation. 0: Trailing-edge </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17get_CH7_CSR_A_INVEv">
<span id="_CPPv3NV6RP20403pwm17get_CH7_CSR_A_INVEv"></span><span id="_CPPv2NV6RP20403pwm17get_CH7_CSR_A_INVEv"></span><span id="RP2040::pwm::get_CH7_CSR_A_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a7023a5916ab230bec44f351ca5639428"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH7_CSR_A_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17get_CH7_CSR_A_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH7_CSRs A_INV bit.</p>
<p>Invert output A </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17set_CH7_CSR_A_INVEv">
<span id="_CPPv3NV6RP20403pwm17set_CH7_CSR_A_INVEv"></span><span id="_CPPv2NV6RP20403pwm17set_CH7_CSR_A_INVEv"></span><span id="RP2040::pwm::set_CH7_CSR_A_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a40d93e7442bfde8aa3ffc3f4e357191f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH7_CSR_A_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17set_CH7_CSR_A_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH7_CSRs A_INV bit.</p>
<p>Invert output A </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm19clear_CH7_CSR_A_INVEv">
<span id="_CPPv3NV6RP20403pwm19clear_CH7_CSR_A_INVEv"></span><span id="_CPPv2NV6RP20403pwm19clear_CH7_CSR_A_INVEv"></span><span id="RP2040::pwm::clear_CH7_CSR_A_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a2d1d7378c0273810f8df599cddd52127"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH7_CSR_A_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm19clear_CH7_CSR_A_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH7_CSRs A_INV bit.</p>
<p>Invert output A </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm20toggle_CH7_CSR_A_INVEv">
<span id="_CPPv3NV6RP20403pwm20toggle_CH7_CSR_A_INVEv"></span><span id="_CPPv2NV6RP20403pwm20toggle_CH7_CSR_A_INVEv"></span><span id="RP2040::pwm::toggle_CH7_CSR_A_INVV"></span><span class="target" id="structRP2040_1_1pwm_1adcbb2463e16a103235f88577a7234cc2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH7_CSR_A_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm20toggle_CH7_CSR_A_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH7_CSRs A_INV bit.</p>
<p>Invert output A </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17get_CH7_CSR_B_INVEv">
<span id="_CPPv3NV6RP20403pwm17get_CH7_CSR_B_INVEv"></span><span id="_CPPv2NV6RP20403pwm17get_CH7_CSR_B_INVEv"></span><span id="RP2040::pwm::get_CH7_CSR_B_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a0fc1429747394bef42f8c0b69e8eac04"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH7_CSR_B_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17get_CH7_CSR_B_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH7_CSRs B_INV bit.</p>
<p>Invert output B </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm17set_CH7_CSR_B_INVEv">
<span id="_CPPv3NV6RP20403pwm17set_CH7_CSR_B_INVEv"></span><span id="_CPPv2NV6RP20403pwm17set_CH7_CSR_B_INVEv"></span><span id="RP2040::pwm::set_CH7_CSR_B_INVV"></span><span class="target" id="structRP2040_1_1pwm_1ad5966a447544d6d0d89e7d588662b3e1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH7_CSR_B_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm17set_CH7_CSR_B_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH7_CSRs B_INV bit.</p>
<p>Invert output B </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm19clear_CH7_CSR_B_INVEv">
<span id="_CPPv3NV6RP20403pwm19clear_CH7_CSR_B_INVEv"></span><span id="_CPPv2NV6RP20403pwm19clear_CH7_CSR_B_INVEv"></span><span id="RP2040::pwm::clear_CH7_CSR_B_INVV"></span><span class="target" id="structRP2040_1_1pwm_1ae0cc3a0152aeba55bf5facb1c8ee2e49"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH7_CSR_B_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm19clear_CH7_CSR_B_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH7_CSRs B_INV bit.</p>
<p>Invert output B </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm20toggle_CH7_CSR_B_INVEv">
<span id="_CPPv3NV6RP20403pwm20toggle_CH7_CSR_B_INVEv"></span><span id="_CPPv2NV6RP20403pwm20toggle_CH7_CSR_B_INVEv"></span><span id="RP2040::pwm::toggle_CH7_CSR_B_INVV"></span><span class="target" id="structRP2040_1_1pwm_1a902ee3e1e406e2e775c3268e54bad73a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH7_CSR_B_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm20toggle_CH7_CSR_B_INVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH7_CSRs B_INV bit.</p>
<p>Invert output B </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm19get_CH7_CSR_DIVMODEEv">
<span id="_CPPv3NV6RP20403pwm19get_CH7_CSR_DIVMODEEv"></span><span id="_CPPv2NV6RP20403pwm19get_CH7_CSR_DIVMODEEv"></span><span id="RP2040::pwm::get_CH7_CSR_DIVMODEV"></span><span class="target" id="structRP2040_1_1pwm_1a80913ca1f0b3e62d9fad56bcf93b2d66"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html#_CPPv4N6RP204011PWM_DIVMODEE" title="RP2040::PWM_DIVMODE"><span class="n"><span class="pre">PWM_DIVMODE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH7_CSR_DIVMODE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm19get_CH7_CSR_DIVMODEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH7_CSRs DIVMODE field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm19set_CH7_CSR_DIVMODEE11PWM_DIVMODE">
<span id="_CPPv3NV6RP20403pwm19set_CH7_CSR_DIVMODEE11PWM_DIVMODE"></span><span id="_CPPv2NV6RP20403pwm19set_CH7_CSR_DIVMODEE11PWM_DIVMODE"></span><span id="RP2040::pwm::set_CH7_CSR_DIVMODE__PWM_DIVMODEV"></span><span class="target" id="structRP2040_1_1pwm_1af4428cfc5690c05d2241e14e2f9de3f6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH7_CSR_DIVMODE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html#_CPPv4N6RP204011PWM_DIVMODEE" title="RP2040::PWM_DIVMODE"><span class="n"><span class="pre">PWM_DIVMODE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm19set_CH7_CSR_DIVMODEE11PWM_DIVMODE" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH7_CSRs DIVMODE field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm18get_CH7_CSR_PH_RETEv">
<span id="_CPPv3NV6RP20403pwm18get_CH7_CSR_PH_RETEv"></span><span id="_CPPv2NV6RP20403pwm18get_CH7_CSR_PH_RETEv"></span><span id="RP2040::pwm::get_CH7_CSR_PH_RETV"></span><span class="target" id="structRP2040_1_1pwm_1aaaf31fd382d0e1fcf489e5292556a5ef"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH7_CSR_PH_RET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm18get_CH7_CSR_PH_RETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH7_CSRs PH_RET bit.</p>
<p>Retard the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm18set_CH7_CSR_PH_RETEv">
<span id="_CPPv3NV6RP20403pwm18set_CH7_CSR_PH_RETEv"></span><span id="_CPPv2NV6RP20403pwm18set_CH7_CSR_PH_RETEv"></span><span id="RP2040::pwm::set_CH7_CSR_PH_RETV"></span><span class="target" id="structRP2040_1_1pwm_1a3051540c2a49df81bb380aba78f1a67a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH7_CSR_PH_RET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm18set_CH7_CSR_PH_RETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH7_CSRs PH_RET bit.</p>
<p>Retard the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm20clear_CH7_CSR_PH_RETEv">
<span id="_CPPv3NV6RP20403pwm20clear_CH7_CSR_PH_RETEv"></span><span id="_CPPv2NV6RP20403pwm20clear_CH7_CSR_PH_RETEv"></span><span id="RP2040::pwm::clear_CH7_CSR_PH_RETV"></span><span class="target" id="structRP2040_1_1pwm_1ae781191169a9c8f6d358e579d4aa6e51"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH7_CSR_PH_RET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm20clear_CH7_CSR_PH_RETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH7_CSRs PH_RET bit.</p>
<p>Retard the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm21toggle_CH7_CSR_PH_RETEv">
<span id="_CPPv3NV6RP20403pwm21toggle_CH7_CSR_PH_RETEv"></span><span id="_CPPv2NV6RP20403pwm21toggle_CH7_CSR_PH_RETEv"></span><span id="RP2040::pwm::toggle_CH7_CSR_PH_RETV"></span><span class="target" id="structRP2040_1_1pwm_1a40654fe858ef12f5a4c0cd5c84d95d19"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH7_CSR_PH_RET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm21toggle_CH7_CSR_PH_RETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH7_CSRs PH_RET bit.</p>
<p>Retard the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm18get_CH7_CSR_PH_ADVEv">
<span id="_CPPv3NV6RP20403pwm18get_CH7_CSR_PH_ADVEv"></span><span id="_CPPv2NV6RP20403pwm18get_CH7_CSR_PH_ADVEv"></span><span id="RP2040::pwm::get_CH7_CSR_PH_ADVV"></span><span class="target" id="structRP2040_1_1pwm_1af169188bf3d5ef37ccfa8c72910235ee"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH7_CSR_PH_ADV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm18get_CH7_CSR_PH_ADVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH7_CSRs PH_ADV bit.</p>
<p>Advance the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running at less than full speed (div_int + div_frac / 16 &gt; 1) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm18set_CH7_CSR_PH_ADVEv">
<span id="_CPPv3NV6RP20403pwm18set_CH7_CSR_PH_ADVEv"></span><span id="_CPPv2NV6RP20403pwm18set_CH7_CSR_PH_ADVEv"></span><span id="RP2040::pwm::set_CH7_CSR_PH_ADVV"></span><span class="target" id="structRP2040_1_1pwm_1aeeb7fe40d22935b8bc297ed9ffdc718e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH7_CSR_PH_ADV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm18set_CH7_CSR_PH_ADVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH7_CSRs PH_ADV bit.</p>
<p>Advance the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running at less than full speed (div_int + div_frac / 16 &gt; 1) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm20clear_CH7_CSR_PH_ADVEv">
<span id="_CPPv3NV6RP20403pwm20clear_CH7_CSR_PH_ADVEv"></span><span id="_CPPv2NV6RP20403pwm20clear_CH7_CSR_PH_ADVEv"></span><span id="RP2040::pwm::clear_CH7_CSR_PH_ADVV"></span><span class="target" id="structRP2040_1_1pwm_1ac611909cc01445048d09bd7429707df3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH7_CSR_PH_ADV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm20clear_CH7_CSR_PH_ADVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CH7_CSRs PH_ADV bit.</p>
<p>Advance the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running at less than full speed (div_int + div_frac / 16 &gt; 1) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm21toggle_CH7_CSR_PH_ADVEv">
<span id="_CPPv3NV6RP20403pwm21toggle_CH7_CSR_PH_ADVEv"></span><span id="_CPPv2NV6RP20403pwm21toggle_CH7_CSR_PH_ADVEv"></span><span id="RP2040::pwm::toggle_CH7_CSR_PH_ADVV"></span><span class="target" id="structRP2040_1_1pwm_1ab3357db982bca3569341a2e113cef457"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH7_CSR_PH_ADV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm21toggle_CH7_CSR_PH_ADVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CH7_CSRs PH_ADV bit.</p>
<p>Advance the phase of the counter by 1 count, while it is running. Self-clearing. Write a 1, and poll until low. Counter must be running at less than full speed (div_int + div_frac / 16 &gt; 1) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11get_CH7_CSRERbRbRbRbR11PWM_DIVMODERbRb">
<span id="_CPPv3NV6RP20403pwm11get_CH7_CSRERbRbRbRbR11PWM_DIVMODERbRb"></span><span id="_CPPv2NV6RP20403pwm11get_CH7_CSRERbRbRbRbR11PWM_DIVMODERbRb"></span><span id="RP2040::pwm::get_CH7_CSR__bR.bR.bR.bR.PWM_DIVMODER.bR.bRV"></span><span class="target" id="structRP2040_1_1pwm_1a37bb796c5c1e54ae1ce03a092161ecdb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH7_CSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PH_CORRECT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">A_INV</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">B_INV</span></span>, <a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html#_CPPv4N6RP204011PWM_DIVMODEE" title="RP2040::PWM_DIVMODE"><span class="n"><span class="pre">PWM_DIVMODE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DIVMODE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PH_RET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PH_ADV</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11get_CH7_CSRERbRbRbRbR11PWM_DIVMODERbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CH7_CSRs bit fields.</p>
<p>(read-write) Control and status register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11set_CH7_CSREbbbb11PWM_DIVMODEbb">
<span id="_CPPv3NV6RP20403pwm11set_CH7_CSREbbbb11PWM_DIVMODEbb"></span><span id="_CPPv2NV6RP20403pwm11set_CH7_CSREbbbb11PWM_DIVMODEbb"></span><span id="RP2040::pwm::set_CH7_CSR__b.b.b.b.PWM_DIVMODE.b.bV"></span><span class="target" id="structRP2040_1_1pwm_1a22a1d916d693baf93e47b4e737d93a03"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH7_CSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PH_CORRECT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">A_INV</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">B_INV</span></span>, <a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html#_CPPv4N6RP204011PWM_DIVMODEE" title="RP2040::PWM_DIVMODE"><span class="n"><span class="pre">PWM_DIVMODE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">DIVMODE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PH_RET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PH_ADV</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11set_CH7_CSREbbbb11PWM_DIVMODEbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CH7_CSRs bit fields.</p>
<p>(read-write) Control and status register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm16get_CH7_DIV_FRACEv">
<span id="_CPPv3NV6RP20403pwm16get_CH7_DIV_FRACEv"></span><span id="_CPPv2NV6RP20403pwm16get_CH7_DIV_FRACEv"></span><span id="RP2040::pwm::get_CH7_DIV_FRACV"></span><span class="target" id="structRP2040_1_1pwm_1a88e217f7ed6600db2f6f5e2e96f38c3b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH7_DIV_FRAC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm16get_CH7_DIV_FRACEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH7_DIVs FRAC field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm16set_CH7_DIV_FRACE7uint8_t">
<span id="_CPPv3NV6RP20403pwm16set_CH7_DIV_FRACE7uint8_t"></span><span id="_CPPv2NV6RP20403pwm16set_CH7_DIV_FRACE7uint8_t"></span><span id="RP2040::pwm::set_CH7_DIV_FRAC__uint8_tV"></span><span class="target" id="structRP2040_1_1pwm_1a089003f425db5076353c7a4a8e56e2bb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH7_DIV_FRAC</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm16set_CH7_DIV_FRACE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH7_DIVs FRAC field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15get_CH7_DIV_INTEv">
<span id="_CPPv3NV6RP20403pwm15get_CH7_DIV_INTEv"></span><span id="_CPPv2NV6RP20403pwm15get_CH7_DIV_INTEv"></span><span id="RP2040::pwm::get_CH7_DIV_INTV"></span><span class="target" id="structRP2040_1_1pwm_1a0f0ac7ddfb50242536bca1b66a7ac92b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH7_DIV_INT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15get_CH7_DIV_INTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH7_DIVs INT field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15set_CH7_DIV_INTE7uint8_t">
<span id="_CPPv3NV6RP20403pwm15set_CH7_DIV_INTE7uint8_t"></span><span id="_CPPv2NV6RP20403pwm15set_CH7_DIV_INTE7uint8_t"></span><span id="RP2040::pwm::set_CH7_DIV_INT__uint8_tV"></span><span class="target" id="structRP2040_1_1pwm_1a868335d9d7c2404b2d21c89e9a0d777f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH7_DIV_INT</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15set_CH7_DIV_INTE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH7_DIVs INT field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11get_CH7_DIVER7uint8_tR7uint8_t">
<span id="_CPPv3NV6RP20403pwm11get_CH7_DIVER7uint8_tR7uint8_t"></span><span id="_CPPv2NV6RP20403pwm11get_CH7_DIVER7uint8_tR7uint8_t"></span><span id="RP2040::pwm::get_CH7_DIV__uint8_tR.uint8_tRV"></span><span class="target" id="structRP2040_1_1pwm_1a0601b36a245cf05e95974eab53c12264"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH7_DIV</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FRAC</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11get_CH7_DIVER7uint8_tR7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CH7_DIVs bit fields.</p>
<p>(read-write) INT and FRAC form a fixed-point fractional number. Counting rate is system clock frequency divided by this number. Fractional division uses simple 1st-order sigma-delta. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11set_CH7_DIVE7uint8_t7uint8_t">
<span id="_CPPv3NV6RP20403pwm11set_CH7_DIVE7uint8_t7uint8_t"></span><span id="_CPPv2NV6RP20403pwm11set_CH7_DIVE7uint8_t7uint8_t"></span><span id="RP2040::pwm::set_CH7_DIV__uint8_t.uint8_tV"></span><span class="target" id="structRP2040_1_1pwm_1a7d3e2ba9b836ca1b7d6724ba65eb0d58"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH7_DIV</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FRAC</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11set_CH7_DIVE7uint8_t7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CH7_DIVs bit fields.</p>
<p>(read-write) INT and FRAC form a fixed-point fractional number. Counting rate is system clock frequency divided by this number. Fractional division uses simple 1st-order sigma-delta. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11get_CH7_CTREv">
<span id="_CPPv3NV6RP20403pwm11get_CH7_CTREv"></span><span id="_CPPv2NV6RP20403pwm11get_CH7_CTREv"></span><span id="RP2040::pwm::get_CH7_CTRV"></span><span class="target" id="structRP2040_1_1pwm_1a82d820f930a39040bb6cec787e6e9cff"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH7_CTR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11get_CH7_CTREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH7_CTRs CH7_CTR field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11set_CH7_CTRE8uint16_t">
<span id="_CPPv3NV6RP20403pwm11set_CH7_CTRE8uint16_t"></span><span id="_CPPv2NV6RP20403pwm11set_CH7_CTRE8uint16_t"></span><span id="RP2040::pwm::set_CH7_CTR__uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1a886d518dee8ae074875b4ffa8ad10dbc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH7_CTR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11set_CH7_CTRE8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH7_CTRs CH7_CTR field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_CH7_CC_AEv">
<span id="_CPPv3NV6RP20403pwm12get_CH7_CC_AEv"></span><span id="_CPPv2NV6RP20403pwm12get_CH7_CC_AEv"></span><span id="RP2040::pwm::get_CH7_CC_AV"></span><span class="target" id="structRP2040_1_1pwm_1a8f3ddf26fa40392e1d85424b24f1c8b4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH7_CC_A</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_CH7_CC_AEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH7_CCs A field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_CH7_CC_AE8uint16_t">
<span id="_CPPv3NV6RP20403pwm12set_CH7_CC_AE8uint16_t"></span><span id="_CPPv2NV6RP20403pwm12set_CH7_CC_AE8uint16_t"></span><span id="RP2040::pwm::set_CH7_CC_A__uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1a4f87100bd3d498a799c7ecdda6791897"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH7_CC_A</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_CH7_CC_AE8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH7_CCs A field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_CH7_CC_BEv">
<span id="_CPPv3NV6RP20403pwm12get_CH7_CC_BEv"></span><span id="_CPPv2NV6RP20403pwm12get_CH7_CC_BEv"></span><span id="RP2040::pwm::get_CH7_CC_BV"></span><span class="target" id="structRP2040_1_1pwm_1a7875ed595ff8499b54b68b489ced3b62"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH7_CC_B</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_CH7_CC_BEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH7_CCs B field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_CH7_CC_BE8uint16_t">
<span id="_CPPv3NV6RP20403pwm12set_CH7_CC_BE8uint16_t"></span><span id="_CPPv2NV6RP20403pwm12set_CH7_CC_BE8uint16_t"></span><span id="RP2040::pwm::set_CH7_CC_B__uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1a84f7010ca168e98a9682fac30a7ba7bd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH7_CC_B</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_CH7_CC_BE8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH7_CCs B field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm10get_CH7_CCER8uint16_tR8uint16_t">
<span id="_CPPv3NV6RP20403pwm10get_CH7_CCER8uint16_tR8uint16_t"></span><span id="_CPPv2NV6RP20403pwm10get_CH7_CCER8uint16_tR8uint16_t"></span><span id="RP2040::pwm::get_CH7_CC__uint16_tR.uint16_tRV"></span><span class="target" id="structRP2040_1_1pwm_1aeb805f1b156fae90c8aea176d75374b1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH7_CC</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">A</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">B</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm10get_CH7_CCER8uint16_tR8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CH7_CCs bit fields.</p>
<p>(read-write) Counter compare values </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm10set_CH7_CCE8uint16_t8uint16_t">
<span id="_CPPv3NV6RP20403pwm10set_CH7_CCE8uint16_t8uint16_t"></span><span id="_CPPv2NV6RP20403pwm10set_CH7_CCE8uint16_t8uint16_t"></span><span id="RP2040::pwm::set_CH7_CC__uint16_t.uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1aad81ec4fbcda640716a845a677e06baf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH7_CC</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">A</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">B</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm10set_CH7_CCE8uint16_t8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CH7_CCs bit fields.</p>
<p>(read-write) Counter compare values </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11get_CH7_TOPEv">
<span id="_CPPv3NV6RP20403pwm11get_CH7_TOPEv"></span><span id="_CPPv2NV6RP20403pwm11get_CH7_TOPEv"></span><span id="RP2040::pwm::get_CH7_TOPV"></span><span class="target" id="structRP2040_1_1pwm_1a5b3c373f6d1a806ec194e70ed50ba929"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH7_TOP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11get_CH7_TOPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CH7_TOPs CH7_TOP field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm11set_CH7_TOPE8uint16_t">
<span id="_CPPv3NV6RP20403pwm11set_CH7_TOPE8uint16_t"></span><span id="_CPPv2NV6RP20403pwm11set_CH7_TOPE8uint16_t"></span><span id="RP2040::pwm::set_CH7_TOP__uint16_tV"></span><span class="target" id="structRP2040_1_1pwm_1a2ceda7f564a9096c76d5b877952364d2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH7_TOP</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm11set_CH7_TOPE8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CH7_TOPs CH7_TOP field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm10get_EN_CH0Ev">
<span id="_CPPv3NV6RP20403pwm10get_EN_CH0Ev"></span><span id="_CPPv2NV6RP20403pwm10get_EN_CH0Ev"></span><span id="RP2040::pwm::get_EN_CH0V"></span><span class="target" id="structRP2040_1_1pwm_1a23f12fcb682d12cb644bd70f0c25d6af"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_EN_CH0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm10get_EN_CH0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENs CH0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm10set_EN_CH0Ev">
<span id="_CPPv3NV6RP20403pwm10set_EN_CH0Ev"></span><span id="_CPPv2NV6RP20403pwm10set_EN_CH0Ev"></span><span id="RP2040::pwm::set_EN_CH0V"></span><span class="target" id="structRP2040_1_1pwm_1a704ac3fe4978b44eaa3a9581487312a8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_EN_CH0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm10set_EN_CH0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set ENs CH0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12clear_EN_CH0Ev">
<span id="_CPPv3NV6RP20403pwm12clear_EN_CH0Ev"></span><span id="_CPPv2NV6RP20403pwm12clear_EN_CH0Ev"></span><span id="RP2040::pwm::clear_EN_CH0V"></span><span class="target" id="structRP2040_1_1pwm_1ac426c9b73946c8d3fc86395aefc2c164"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_EN_CH0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12clear_EN_CH0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear ENs CH0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm13toggle_EN_CH0Ev">
<span id="_CPPv3NV6RP20403pwm13toggle_EN_CH0Ev"></span><span id="_CPPv2NV6RP20403pwm13toggle_EN_CH0Ev"></span><span id="RP2040::pwm::toggle_EN_CH0V"></span><span class="target" id="structRP2040_1_1pwm_1a88e800e46ef4674da08e667898472148"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_EN_CH0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm13toggle_EN_CH0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle ENs CH0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm10get_EN_CH1Ev">
<span id="_CPPv3NV6RP20403pwm10get_EN_CH1Ev"></span><span id="_CPPv2NV6RP20403pwm10get_EN_CH1Ev"></span><span id="RP2040::pwm::get_EN_CH1V"></span><span class="target" id="structRP2040_1_1pwm_1a7098b728e28685f5b263803faa420bf0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_EN_CH1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm10get_EN_CH1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENs CH1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm10set_EN_CH1Ev">
<span id="_CPPv3NV6RP20403pwm10set_EN_CH1Ev"></span><span id="_CPPv2NV6RP20403pwm10set_EN_CH1Ev"></span><span id="RP2040::pwm::set_EN_CH1V"></span><span class="target" id="structRP2040_1_1pwm_1a78bbb1328a411676461d77a52b2c7688"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_EN_CH1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm10set_EN_CH1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set ENs CH1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12clear_EN_CH1Ev">
<span id="_CPPv3NV6RP20403pwm12clear_EN_CH1Ev"></span><span id="_CPPv2NV6RP20403pwm12clear_EN_CH1Ev"></span><span id="RP2040::pwm::clear_EN_CH1V"></span><span class="target" id="structRP2040_1_1pwm_1a78264058f60f4c3cad4cdce7b0d8f42f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_EN_CH1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12clear_EN_CH1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear ENs CH1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm13toggle_EN_CH1Ev">
<span id="_CPPv3NV6RP20403pwm13toggle_EN_CH1Ev"></span><span id="_CPPv2NV6RP20403pwm13toggle_EN_CH1Ev"></span><span id="RP2040::pwm::toggle_EN_CH1V"></span><span class="target" id="structRP2040_1_1pwm_1af2f6bcedba915c57ba1966549486d407"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_EN_CH1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm13toggle_EN_CH1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle ENs CH1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm10get_EN_CH2Ev">
<span id="_CPPv3NV6RP20403pwm10get_EN_CH2Ev"></span><span id="_CPPv2NV6RP20403pwm10get_EN_CH2Ev"></span><span id="RP2040::pwm::get_EN_CH2V"></span><span class="target" id="structRP2040_1_1pwm_1a1a5283e1fe2045b94c1f47a8c385eca7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_EN_CH2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm10get_EN_CH2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENs CH2 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm10set_EN_CH2Ev">
<span id="_CPPv3NV6RP20403pwm10set_EN_CH2Ev"></span><span id="_CPPv2NV6RP20403pwm10set_EN_CH2Ev"></span><span id="RP2040::pwm::set_EN_CH2V"></span><span class="target" id="structRP2040_1_1pwm_1ae10bc117fe78bb07e8150dc3ed6bd29b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_EN_CH2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm10set_EN_CH2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set ENs CH2 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12clear_EN_CH2Ev">
<span id="_CPPv3NV6RP20403pwm12clear_EN_CH2Ev"></span><span id="_CPPv2NV6RP20403pwm12clear_EN_CH2Ev"></span><span id="RP2040::pwm::clear_EN_CH2V"></span><span class="target" id="structRP2040_1_1pwm_1ac0af0104c22e4098d731f830ba5eed87"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_EN_CH2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12clear_EN_CH2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear ENs CH2 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm13toggle_EN_CH2Ev">
<span id="_CPPv3NV6RP20403pwm13toggle_EN_CH2Ev"></span><span id="_CPPv2NV6RP20403pwm13toggle_EN_CH2Ev"></span><span id="RP2040::pwm::toggle_EN_CH2V"></span><span class="target" id="structRP2040_1_1pwm_1a608313e2fc9e15554ae949ccc6dc3ddb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_EN_CH2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm13toggle_EN_CH2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle ENs CH2 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm10get_EN_CH3Ev">
<span id="_CPPv3NV6RP20403pwm10get_EN_CH3Ev"></span><span id="_CPPv2NV6RP20403pwm10get_EN_CH3Ev"></span><span id="RP2040::pwm::get_EN_CH3V"></span><span class="target" id="structRP2040_1_1pwm_1a549d72938410f17f333ecd8241916be7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_EN_CH3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm10get_EN_CH3Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENs CH3 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm10set_EN_CH3Ev">
<span id="_CPPv3NV6RP20403pwm10set_EN_CH3Ev"></span><span id="_CPPv2NV6RP20403pwm10set_EN_CH3Ev"></span><span id="RP2040::pwm::set_EN_CH3V"></span><span class="target" id="structRP2040_1_1pwm_1a817cb0c5d281783be1a524e1e8495ff2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_EN_CH3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm10set_EN_CH3Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set ENs CH3 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12clear_EN_CH3Ev">
<span id="_CPPv3NV6RP20403pwm12clear_EN_CH3Ev"></span><span id="_CPPv2NV6RP20403pwm12clear_EN_CH3Ev"></span><span id="RP2040::pwm::clear_EN_CH3V"></span><span class="target" id="structRP2040_1_1pwm_1a3f0fe9d448b56e3375d43a2e82abef99"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_EN_CH3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12clear_EN_CH3Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear ENs CH3 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm13toggle_EN_CH3Ev">
<span id="_CPPv3NV6RP20403pwm13toggle_EN_CH3Ev"></span><span id="_CPPv2NV6RP20403pwm13toggle_EN_CH3Ev"></span><span id="RP2040::pwm::toggle_EN_CH3V"></span><span class="target" id="structRP2040_1_1pwm_1aa9661b2df4a84e42ebfc520ecd8e5325"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_EN_CH3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm13toggle_EN_CH3Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle ENs CH3 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm10get_EN_CH4Ev">
<span id="_CPPv3NV6RP20403pwm10get_EN_CH4Ev"></span><span id="_CPPv2NV6RP20403pwm10get_EN_CH4Ev"></span><span id="RP2040::pwm::get_EN_CH4V"></span><span class="target" id="structRP2040_1_1pwm_1a3149acdb3762d5fc820538b0b0e0696e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_EN_CH4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm10get_EN_CH4Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENs CH4 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm10set_EN_CH4Ev">
<span id="_CPPv3NV6RP20403pwm10set_EN_CH4Ev"></span><span id="_CPPv2NV6RP20403pwm10set_EN_CH4Ev"></span><span id="RP2040::pwm::set_EN_CH4V"></span><span class="target" id="structRP2040_1_1pwm_1a8b79ada8d962a8c8e2892f1f0c855041"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_EN_CH4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm10set_EN_CH4Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set ENs CH4 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12clear_EN_CH4Ev">
<span id="_CPPv3NV6RP20403pwm12clear_EN_CH4Ev"></span><span id="_CPPv2NV6RP20403pwm12clear_EN_CH4Ev"></span><span id="RP2040::pwm::clear_EN_CH4V"></span><span class="target" id="structRP2040_1_1pwm_1abbafdbdb146014bb849743ae50529292"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_EN_CH4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12clear_EN_CH4Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear ENs CH4 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm13toggle_EN_CH4Ev">
<span id="_CPPv3NV6RP20403pwm13toggle_EN_CH4Ev"></span><span id="_CPPv2NV6RP20403pwm13toggle_EN_CH4Ev"></span><span id="RP2040::pwm::toggle_EN_CH4V"></span><span class="target" id="structRP2040_1_1pwm_1a2caf4b709c7aa5db78f0d42ff41fdd4b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_EN_CH4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm13toggle_EN_CH4Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle ENs CH4 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm10get_EN_CH5Ev">
<span id="_CPPv3NV6RP20403pwm10get_EN_CH5Ev"></span><span id="_CPPv2NV6RP20403pwm10get_EN_CH5Ev"></span><span id="RP2040::pwm::get_EN_CH5V"></span><span class="target" id="structRP2040_1_1pwm_1a9da3f7ea20131f4795c400aac5632fd0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_EN_CH5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm10get_EN_CH5Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENs CH5 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm10set_EN_CH5Ev">
<span id="_CPPv3NV6RP20403pwm10set_EN_CH5Ev"></span><span id="_CPPv2NV6RP20403pwm10set_EN_CH5Ev"></span><span id="RP2040::pwm::set_EN_CH5V"></span><span class="target" id="structRP2040_1_1pwm_1ad3c5634c12058b9de5239d19291d9edd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_EN_CH5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm10set_EN_CH5Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set ENs CH5 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12clear_EN_CH5Ev">
<span id="_CPPv3NV6RP20403pwm12clear_EN_CH5Ev"></span><span id="_CPPv2NV6RP20403pwm12clear_EN_CH5Ev"></span><span id="RP2040::pwm::clear_EN_CH5V"></span><span class="target" id="structRP2040_1_1pwm_1aa65042c4f3e857bd4695b617f84aeb32"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_EN_CH5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12clear_EN_CH5Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear ENs CH5 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm13toggle_EN_CH5Ev">
<span id="_CPPv3NV6RP20403pwm13toggle_EN_CH5Ev"></span><span id="_CPPv2NV6RP20403pwm13toggle_EN_CH5Ev"></span><span id="RP2040::pwm::toggle_EN_CH5V"></span><span class="target" id="structRP2040_1_1pwm_1adb550999b443b82d3f15b4d2d2235e5c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_EN_CH5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm13toggle_EN_CH5Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle ENs CH5 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm10get_EN_CH6Ev">
<span id="_CPPv3NV6RP20403pwm10get_EN_CH6Ev"></span><span id="_CPPv2NV6RP20403pwm10get_EN_CH6Ev"></span><span id="RP2040::pwm::get_EN_CH6V"></span><span class="target" id="structRP2040_1_1pwm_1af210b522096500fcef42a39705607932"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_EN_CH6</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm10get_EN_CH6Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENs CH6 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm10set_EN_CH6Ev">
<span id="_CPPv3NV6RP20403pwm10set_EN_CH6Ev"></span><span id="_CPPv2NV6RP20403pwm10set_EN_CH6Ev"></span><span id="RP2040::pwm::set_EN_CH6V"></span><span class="target" id="structRP2040_1_1pwm_1ad8f4faff01887e23a866a15fc92db561"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_EN_CH6</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm10set_EN_CH6Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set ENs CH6 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12clear_EN_CH6Ev">
<span id="_CPPv3NV6RP20403pwm12clear_EN_CH6Ev"></span><span id="_CPPv2NV6RP20403pwm12clear_EN_CH6Ev"></span><span id="RP2040::pwm::clear_EN_CH6V"></span><span class="target" id="structRP2040_1_1pwm_1ab42a2554b97be5ff0f7993d3bf81987d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_EN_CH6</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12clear_EN_CH6Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear ENs CH6 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm13toggle_EN_CH6Ev">
<span id="_CPPv3NV6RP20403pwm13toggle_EN_CH6Ev"></span><span id="_CPPv2NV6RP20403pwm13toggle_EN_CH6Ev"></span><span id="RP2040::pwm::toggle_EN_CH6V"></span><span class="target" id="structRP2040_1_1pwm_1a43e5eff98e0c6715123ac9c6a3d4de8f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_EN_CH6</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm13toggle_EN_CH6Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle ENs CH6 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm10get_EN_CH7Ev">
<span id="_CPPv3NV6RP20403pwm10get_EN_CH7Ev"></span><span id="_CPPv2NV6RP20403pwm10get_EN_CH7Ev"></span><span id="RP2040::pwm::get_EN_CH7V"></span><span class="target" id="structRP2040_1_1pwm_1acab0efcde53f33d3c20e56fe74adb473"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_EN_CH7</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm10get_EN_CH7Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENs CH7 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm10set_EN_CH7Ev">
<span id="_CPPv3NV6RP20403pwm10set_EN_CH7Ev"></span><span id="_CPPv2NV6RP20403pwm10set_EN_CH7Ev"></span><span id="RP2040::pwm::set_EN_CH7V"></span><span class="target" id="structRP2040_1_1pwm_1a1fa8e394cd1cf45548c992a9cae6d0fa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_EN_CH7</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm10set_EN_CH7Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set ENs CH7 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12clear_EN_CH7Ev">
<span id="_CPPv3NV6RP20403pwm12clear_EN_CH7Ev"></span><span id="_CPPv2NV6RP20403pwm12clear_EN_CH7Ev"></span><span id="RP2040::pwm::clear_EN_CH7V"></span><span class="target" id="structRP2040_1_1pwm_1a976ad7c2336203c98fd2c5b59d1036da"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_EN_CH7</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12clear_EN_CH7Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear ENs CH7 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm13toggle_EN_CH7Ev">
<span id="_CPPv3NV6RP20403pwm13toggle_EN_CH7Ev"></span><span id="_CPPv2NV6RP20403pwm13toggle_EN_CH7Ev"></span><span id="RP2040::pwm::toggle_EN_CH7V"></span><span class="target" id="structRP2040_1_1pwm_1aafb44581d5960d032873ebe4a16ae744"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_EN_CH7</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm13toggle_EN_CH7Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle ENs CH7 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm6get_ENERbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20403pwm6get_ENERbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20403pwm6get_ENERbRbRbRbRbRbRbRb"></span><span id="RP2040::pwm::get_EN__bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1pwm_1a0cb7e45ddd8225da5ff5a2333dc2da23"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_EN</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH2</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH3</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH4</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH5</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH6</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH7</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm6get_ENERbRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of ENs bit fields.</p>
<p>(read-write) This register aliases the CSR_EN bits for all channels. Writing to this register allows multiple channels to be enabled or disabled simultaneously, so they can run in perfect sync. For each channel, there is only one physical EN register bit, which can be accessed through here or CHx_CSR. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm6set_ENEbbbbbbbb">
<span id="_CPPv3NV6RP20403pwm6set_ENEbbbbbbbb"></span><span id="_CPPv2NV6RP20403pwm6set_ENEbbbbbbbb"></span><span id="RP2040::pwm::set_EN__b.b.b.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1pwm_1aa519148cc99fa938b9a0047ea1f7b4e8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_EN</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CH0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CH1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CH2</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CH3</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CH4</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CH5</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CH6</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CH7</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm6set_ENEbbbbbbbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of ENs bit fields.</p>
<p>(read-write) This register aliases the CSR_EN bits for all channels. Writing to this register allows multiple channels to be enabled or disabled simultaneously, so they can run in perfect sync. For each channel, there is only one physical EN register bit, which can be accessed through here or CHx_CSR. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_INTR_CH0Ev">
<span id="_CPPv3NV6RP20403pwm12get_INTR_CH0Ev"></span><span id="_CPPv2NV6RP20403pwm12get_INTR_CH0Ev"></span><span id="RP2040::pwm::get_INTR_CH0V"></span><span class="target" id="structRP2040_1_1pwm_1a6f576b5f247dadecaed4cdeb6e004e21"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_CH0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_INTR_CH0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTRs CH0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_INTR_CH0Ev">
<span id="_CPPv3NV6RP20403pwm12set_INTR_CH0Ev"></span><span id="_CPPv2NV6RP20403pwm12set_INTR_CH0Ev"></span><span id="RP2040::pwm::set_INTR_CH0V"></span><span class="target" id="structRP2040_1_1pwm_1ab8c9abfdd0eef1224502b266824a4819"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR_CH0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_INTR_CH0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTRs CH0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14clear_INTR_CH0Ev">
<span id="_CPPv3NV6RP20403pwm14clear_INTR_CH0Ev"></span><span id="_CPPv2NV6RP20403pwm14clear_INTR_CH0Ev"></span><span id="RP2040::pwm::clear_INTR_CH0V"></span><span class="target" id="structRP2040_1_1pwm_1adf7445a42b649dac54496ffa8898b788"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTR_CH0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14clear_INTR_CH0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTRs CH0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15toggle_INTR_CH0Ev">
<span id="_CPPv3NV6RP20403pwm15toggle_INTR_CH0Ev"></span><span id="_CPPv2NV6RP20403pwm15toggle_INTR_CH0Ev"></span><span id="RP2040::pwm::toggle_INTR_CH0V"></span><span class="target" id="structRP2040_1_1pwm_1aacc2c04aa0505f53ee8aa9eedd4c4fe0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTR_CH0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15toggle_INTR_CH0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTRs CH0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_INTR_CH1Ev">
<span id="_CPPv3NV6RP20403pwm12get_INTR_CH1Ev"></span><span id="_CPPv2NV6RP20403pwm12get_INTR_CH1Ev"></span><span id="RP2040::pwm::get_INTR_CH1V"></span><span class="target" id="structRP2040_1_1pwm_1a69fff80deb16e09b84a4494d576243d6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_CH1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_INTR_CH1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTRs CH1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_INTR_CH1Ev">
<span id="_CPPv3NV6RP20403pwm12set_INTR_CH1Ev"></span><span id="_CPPv2NV6RP20403pwm12set_INTR_CH1Ev"></span><span id="RP2040::pwm::set_INTR_CH1V"></span><span class="target" id="structRP2040_1_1pwm_1aa9a502d30932832d58e38b4c58f28e06"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR_CH1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_INTR_CH1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTRs CH1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14clear_INTR_CH1Ev">
<span id="_CPPv3NV6RP20403pwm14clear_INTR_CH1Ev"></span><span id="_CPPv2NV6RP20403pwm14clear_INTR_CH1Ev"></span><span id="RP2040::pwm::clear_INTR_CH1V"></span><span class="target" id="structRP2040_1_1pwm_1a9834a016b6f38af7e1e245b5bc6a333d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTR_CH1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14clear_INTR_CH1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTRs CH1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15toggle_INTR_CH1Ev">
<span id="_CPPv3NV6RP20403pwm15toggle_INTR_CH1Ev"></span><span id="_CPPv2NV6RP20403pwm15toggle_INTR_CH1Ev"></span><span id="RP2040::pwm::toggle_INTR_CH1V"></span><span class="target" id="structRP2040_1_1pwm_1ab4a77e809d0df221c7c7be875cb223a1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTR_CH1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15toggle_INTR_CH1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTRs CH1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_INTR_CH2Ev">
<span id="_CPPv3NV6RP20403pwm12get_INTR_CH2Ev"></span><span id="_CPPv2NV6RP20403pwm12get_INTR_CH2Ev"></span><span id="RP2040::pwm::get_INTR_CH2V"></span><span class="target" id="structRP2040_1_1pwm_1a746e481dca7bdd4bd77ac8d1f509727d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_CH2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_INTR_CH2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTRs CH2 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_INTR_CH2Ev">
<span id="_CPPv3NV6RP20403pwm12set_INTR_CH2Ev"></span><span id="_CPPv2NV6RP20403pwm12set_INTR_CH2Ev"></span><span id="RP2040::pwm::set_INTR_CH2V"></span><span class="target" id="structRP2040_1_1pwm_1a43b9a699836d126c42f8c334d79c579d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR_CH2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_INTR_CH2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTRs CH2 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14clear_INTR_CH2Ev">
<span id="_CPPv3NV6RP20403pwm14clear_INTR_CH2Ev"></span><span id="_CPPv2NV6RP20403pwm14clear_INTR_CH2Ev"></span><span id="RP2040::pwm::clear_INTR_CH2V"></span><span class="target" id="structRP2040_1_1pwm_1a450e9f628ac0f96e935957222f2d3cf6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTR_CH2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14clear_INTR_CH2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTRs CH2 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15toggle_INTR_CH2Ev">
<span id="_CPPv3NV6RP20403pwm15toggle_INTR_CH2Ev"></span><span id="_CPPv2NV6RP20403pwm15toggle_INTR_CH2Ev"></span><span id="RP2040::pwm::toggle_INTR_CH2V"></span><span class="target" id="structRP2040_1_1pwm_1a28fc9999eec43907397f2fdc749885f5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTR_CH2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15toggle_INTR_CH2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTRs CH2 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_INTR_CH3Ev">
<span id="_CPPv3NV6RP20403pwm12get_INTR_CH3Ev"></span><span id="_CPPv2NV6RP20403pwm12get_INTR_CH3Ev"></span><span id="RP2040::pwm::get_INTR_CH3V"></span><span class="target" id="structRP2040_1_1pwm_1a8da4e7e4e94f7656aabe6476698ded88"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_CH3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_INTR_CH3Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTRs CH3 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_INTR_CH3Ev">
<span id="_CPPv3NV6RP20403pwm12set_INTR_CH3Ev"></span><span id="_CPPv2NV6RP20403pwm12set_INTR_CH3Ev"></span><span id="RP2040::pwm::set_INTR_CH3V"></span><span class="target" id="structRP2040_1_1pwm_1a82e9a6b3dcf5b7b082e490200ef32c27"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR_CH3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_INTR_CH3Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTRs CH3 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14clear_INTR_CH3Ev">
<span id="_CPPv3NV6RP20403pwm14clear_INTR_CH3Ev"></span><span id="_CPPv2NV6RP20403pwm14clear_INTR_CH3Ev"></span><span id="RP2040::pwm::clear_INTR_CH3V"></span><span class="target" id="structRP2040_1_1pwm_1a1471452760b71021f538379b76943fcf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTR_CH3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14clear_INTR_CH3Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTRs CH3 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15toggle_INTR_CH3Ev">
<span id="_CPPv3NV6RP20403pwm15toggle_INTR_CH3Ev"></span><span id="_CPPv2NV6RP20403pwm15toggle_INTR_CH3Ev"></span><span id="RP2040::pwm::toggle_INTR_CH3V"></span><span class="target" id="structRP2040_1_1pwm_1abedb68c260efe2da75464d1482c937b9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTR_CH3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15toggle_INTR_CH3Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTRs CH3 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_INTR_CH4Ev">
<span id="_CPPv3NV6RP20403pwm12get_INTR_CH4Ev"></span><span id="_CPPv2NV6RP20403pwm12get_INTR_CH4Ev"></span><span id="RP2040::pwm::get_INTR_CH4V"></span><span class="target" id="structRP2040_1_1pwm_1ab6151fd681250029fa497c7c4a189733"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_CH4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_INTR_CH4Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTRs CH4 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_INTR_CH4Ev">
<span id="_CPPv3NV6RP20403pwm12set_INTR_CH4Ev"></span><span id="_CPPv2NV6RP20403pwm12set_INTR_CH4Ev"></span><span id="RP2040::pwm::set_INTR_CH4V"></span><span class="target" id="structRP2040_1_1pwm_1a7b46de8d5ec75e46fe007207e922b5bd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR_CH4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_INTR_CH4Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTRs CH4 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14clear_INTR_CH4Ev">
<span id="_CPPv3NV6RP20403pwm14clear_INTR_CH4Ev"></span><span id="_CPPv2NV6RP20403pwm14clear_INTR_CH4Ev"></span><span id="RP2040::pwm::clear_INTR_CH4V"></span><span class="target" id="structRP2040_1_1pwm_1aec96d4f27277cbaeb8343050d3c7c79c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTR_CH4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14clear_INTR_CH4Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTRs CH4 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15toggle_INTR_CH4Ev">
<span id="_CPPv3NV6RP20403pwm15toggle_INTR_CH4Ev"></span><span id="_CPPv2NV6RP20403pwm15toggle_INTR_CH4Ev"></span><span id="RP2040::pwm::toggle_INTR_CH4V"></span><span class="target" id="structRP2040_1_1pwm_1af8d1b33be61744978c99717c07072f87"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTR_CH4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15toggle_INTR_CH4Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTRs CH4 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_INTR_CH5Ev">
<span id="_CPPv3NV6RP20403pwm12get_INTR_CH5Ev"></span><span id="_CPPv2NV6RP20403pwm12get_INTR_CH5Ev"></span><span id="RP2040::pwm::get_INTR_CH5V"></span><span class="target" id="structRP2040_1_1pwm_1a6fe5fe0868140a55b09ccd44c0162e67"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_CH5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_INTR_CH5Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTRs CH5 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_INTR_CH5Ev">
<span id="_CPPv3NV6RP20403pwm12set_INTR_CH5Ev"></span><span id="_CPPv2NV6RP20403pwm12set_INTR_CH5Ev"></span><span id="RP2040::pwm::set_INTR_CH5V"></span><span class="target" id="structRP2040_1_1pwm_1a759c3164a0fb37129f3f96c2d359bb5e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR_CH5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_INTR_CH5Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTRs CH5 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14clear_INTR_CH5Ev">
<span id="_CPPv3NV6RP20403pwm14clear_INTR_CH5Ev"></span><span id="_CPPv2NV6RP20403pwm14clear_INTR_CH5Ev"></span><span id="RP2040::pwm::clear_INTR_CH5V"></span><span class="target" id="structRP2040_1_1pwm_1a082efa8e7577f2c456d5118f4b8858b3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTR_CH5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14clear_INTR_CH5Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTRs CH5 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15toggle_INTR_CH5Ev">
<span id="_CPPv3NV6RP20403pwm15toggle_INTR_CH5Ev"></span><span id="_CPPv2NV6RP20403pwm15toggle_INTR_CH5Ev"></span><span id="RP2040::pwm::toggle_INTR_CH5V"></span><span class="target" id="structRP2040_1_1pwm_1a48715ebbf818cd8ca9d879e58eb0f08d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTR_CH5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15toggle_INTR_CH5Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTRs CH5 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_INTR_CH6Ev">
<span id="_CPPv3NV6RP20403pwm12get_INTR_CH6Ev"></span><span id="_CPPv2NV6RP20403pwm12get_INTR_CH6Ev"></span><span id="RP2040::pwm::get_INTR_CH6V"></span><span class="target" id="structRP2040_1_1pwm_1ad3ccbf432a48fb6b5c46c1cc8cfbe0ff"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_CH6</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_INTR_CH6Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTRs CH6 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_INTR_CH6Ev">
<span id="_CPPv3NV6RP20403pwm12set_INTR_CH6Ev"></span><span id="_CPPv2NV6RP20403pwm12set_INTR_CH6Ev"></span><span id="RP2040::pwm::set_INTR_CH6V"></span><span class="target" id="structRP2040_1_1pwm_1a2ea3c571c6ed7b4e187492793e15fd28"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR_CH6</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_INTR_CH6Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTRs CH6 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14clear_INTR_CH6Ev">
<span id="_CPPv3NV6RP20403pwm14clear_INTR_CH6Ev"></span><span id="_CPPv2NV6RP20403pwm14clear_INTR_CH6Ev"></span><span id="RP2040::pwm::clear_INTR_CH6V"></span><span class="target" id="structRP2040_1_1pwm_1a8f593bb2fd5cc78fe20d456c2ae8a621"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTR_CH6</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14clear_INTR_CH6Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTRs CH6 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15toggle_INTR_CH6Ev">
<span id="_CPPv3NV6RP20403pwm15toggle_INTR_CH6Ev"></span><span id="_CPPv2NV6RP20403pwm15toggle_INTR_CH6Ev"></span><span id="RP2040::pwm::toggle_INTR_CH6V"></span><span class="target" id="structRP2040_1_1pwm_1aaeb006e4b772c4560b87e8d1ce14b643"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTR_CH6</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15toggle_INTR_CH6Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTRs CH6 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_INTR_CH7Ev">
<span id="_CPPv3NV6RP20403pwm12get_INTR_CH7Ev"></span><span id="_CPPv2NV6RP20403pwm12get_INTR_CH7Ev"></span><span id="RP2040::pwm::get_INTR_CH7V"></span><span class="target" id="structRP2040_1_1pwm_1abcfcbde3dce07db9260ab800896ec88e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_CH7</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_INTR_CH7Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTRs CH7 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_INTR_CH7Ev">
<span id="_CPPv3NV6RP20403pwm12set_INTR_CH7Ev"></span><span id="_CPPv2NV6RP20403pwm12set_INTR_CH7Ev"></span><span id="RP2040::pwm::set_INTR_CH7V"></span><span class="target" id="structRP2040_1_1pwm_1a156fe7a6b616174f362e07073daaeedf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR_CH7</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_INTR_CH7Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTRs CH7 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14clear_INTR_CH7Ev">
<span id="_CPPv3NV6RP20403pwm14clear_INTR_CH7Ev"></span><span id="_CPPv2NV6RP20403pwm14clear_INTR_CH7Ev"></span><span id="RP2040::pwm::clear_INTR_CH7V"></span><span class="target" id="structRP2040_1_1pwm_1a7ec3055aac64eefc7b19facc367efe97"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTR_CH7</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14clear_INTR_CH7Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTRs CH7 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15toggle_INTR_CH7Ev">
<span id="_CPPv3NV6RP20403pwm15toggle_INTR_CH7Ev"></span><span id="_CPPv2NV6RP20403pwm15toggle_INTR_CH7Ev"></span><span id="RP2040::pwm::toggle_INTR_CH7V"></span><span class="target" id="structRP2040_1_1pwm_1aad450ad6938c0cc1567ccf069985fb04"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTR_CH7</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15toggle_INTR_CH7Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTRs CH7 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm8get_INTRERbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20403pwm8get_INTRERbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20403pwm8get_INTRERbRbRbRbRbRbRbRb"></span><span id="RP2040::pwm::get_INTR__bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1pwm_1a0143f17de2c580c81547c5c9149262e1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH2</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH3</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH4</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH5</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH6</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH7</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm8get_INTRERbRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of INTRs bit fields.</p>
<p>(read-write) Raw Interrupts </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm8set_INTREbbbbbbbb">
<span id="_CPPv3NV6RP20403pwm8set_INTREbbbbbbbb"></span><span id="_CPPv2NV6RP20403pwm8set_INTREbbbbbbbb"></span><span id="RP2040::pwm::set_INTR__b.b.b.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1pwm_1a82c29180c0f79cd734a13662bbb6ef9b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CH0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CH1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CH2</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CH3</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CH4</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CH5</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CH6</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CH7</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm8set_INTREbbbbbbbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of INTRs bit fields.</p>
<p>(read-write) Raw Interrupts </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_INTE_CH0Ev">
<span id="_CPPv3NV6RP20403pwm12get_INTE_CH0Ev"></span><span id="_CPPv2NV6RP20403pwm12get_INTE_CH0Ev"></span><span id="RP2040::pwm::get_INTE_CH0V"></span><span class="target" id="structRP2040_1_1pwm_1a788316063da4b1316afe4b7413ba7a8a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTE_CH0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_INTE_CH0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTEs CH0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_INTE_CH0Ev">
<span id="_CPPv3NV6RP20403pwm12set_INTE_CH0Ev"></span><span id="_CPPv2NV6RP20403pwm12set_INTE_CH0Ev"></span><span id="RP2040::pwm::set_INTE_CH0V"></span><span class="target" id="structRP2040_1_1pwm_1a6f060f8dbd788ab948d8552bb40b9987"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTE_CH0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_INTE_CH0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTEs CH0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14clear_INTE_CH0Ev">
<span id="_CPPv3NV6RP20403pwm14clear_INTE_CH0Ev"></span><span id="_CPPv2NV6RP20403pwm14clear_INTE_CH0Ev"></span><span id="RP2040::pwm::clear_INTE_CH0V"></span><span class="target" id="structRP2040_1_1pwm_1a0d96c6a0e46a7bd730a42e796f3b7609"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTE_CH0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14clear_INTE_CH0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTEs CH0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15toggle_INTE_CH0Ev">
<span id="_CPPv3NV6RP20403pwm15toggle_INTE_CH0Ev"></span><span id="_CPPv2NV6RP20403pwm15toggle_INTE_CH0Ev"></span><span id="RP2040::pwm::toggle_INTE_CH0V"></span><span class="target" id="structRP2040_1_1pwm_1ac1694f4f48d369732a7fe134d9b08967"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTE_CH0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15toggle_INTE_CH0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTEs CH0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_INTE_CH1Ev">
<span id="_CPPv3NV6RP20403pwm12get_INTE_CH1Ev"></span><span id="_CPPv2NV6RP20403pwm12get_INTE_CH1Ev"></span><span id="RP2040::pwm::get_INTE_CH1V"></span><span class="target" id="structRP2040_1_1pwm_1a0083b54b946e3af7d29127dbe5dbc0f2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTE_CH1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_INTE_CH1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTEs CH1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_INTE_CH1Ev">
<span id="_CPPv3NV6RP20403pwm12set_INTE_CH1Ev"></span><span id="_CPPv2NV6RP20403pwm12set_INTE_CH1Ev"></span><span id="RP2040::pwm::set_INTE_CH1V"></span><span class="target" id="structRP2040_1_1pwm_1a7ca8f7db0f4ce1d1e0f2b2a555d58ce5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTE_CH1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_INTE_CH1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTEs CH1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14clear_INTE_CH1Ev">
<span id="_CPPv3NV6RP20403pwm14clear_INTE_CH1Ev"></span><span id="_CPPv2NV6RP20403pwm14clear_INTE_CH1Ev"></span><span id="RP2040::pwm::clear_INTE_CH1V"></span><span class="target" id="structRP2040_1_1pwm_1a911da06a1dff109720785047b94c2574"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTE_CH1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14clear_INTE_CH1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTEs CH1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15toggle_INTE_CH1Ev">
<span id="_CPPv3NV6RP20403pwm15toggle_INTE_CH1Ev"></span><span id="_CPPv2NV6RP20403pwm15toggle_INTE_CH1Ev"></span><span id="RP2040::pwm::toggle_INTE_CH1V"></span><span class="target" id="structRP2040_1_1pwm_1a23cf04338c3c31c78a09fd3d593a7596"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTE_CH1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15toggle_INTE_CH1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTEs CH1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_INTE_CH2Ev">
<span id="_CPPv3NV6RP20403pwm12get_INTE_CH2Ev"></span><span id="_CPPv2NV6RP20403pwm12get_INTE_CH2Ev"></span><span id="RP2040::pwm::get_INTE_CH2V"></span><span class="target" id="structRP2040_1_1pwm_1ae2fbc0d1910bce5243c3f3a95f108632"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTE_CH2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_INTE_CH2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTEs CH2 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_INTE_CH2Ev">
<span id="_CPPv3NV6RP20403pwm12set_INTE_CH2Ev"></span><span id="_CPPv2NV6RP20403pwm12set_INTE_CH2Ev"></span><span id="RP2040::pwm::set_INTE_CH2V"></span><span class="target" id="structRP2040_1_1pwm_1a491d24d1ac22609acf9fd88cbba975bf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTE_CH2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_INTE_CH2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTEs CH2 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14clear_INTE_CH2Ev">
<span id="_CPPv3NV6RP20403pwm14clear_INTE_CH2Ev"></span><span id="_CPPv2NV6RP20403pwm14clear_INTE_CH2Ev"></span><span id="RP2040::pwm::clear_INTE_CH2V"></span><span class="target" id="structRP2040_1_1pwm_1a442817c4c20503b917c1c7651132e1d6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTE_CH2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14clear_INTE_CH2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTEs CH2 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15toggle_INTE_CH2Ev">
<span id="_CPPv3NV6RP20403pwm15toggle_INTE_CH2Ev"></span><span id="_CPPv2NV6RP20403pwm15toggle_INTE_CH2Ev"></span><span id="RP2040::pwm::toggle_INTE_CH2V"></span><span class="target" id="structRP2040_1_1pwm_1ae5add22bdf8614e75f51790b858666e4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTE_CH2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15toggle_INTE_CH2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTEs CH2 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_INTE_CH3Ev">
<span id="_CPPv3NV6RP20403pwm12get_INTE_CH3Ev"></span><span id="_CPPv2NV6RP20403pwm12get_INTE_CH3Ev"></span><span id="RP2040::pwm::get_INTE_CH3V"></span><span class="target" id="structRP2040_1_1pwm_1a41cbd129445b9e779407bc3e39f68670"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTE_CH3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_INTE_CH3Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTEs CH3 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_INTE_CH3Ev">
<span id="_CPPv3NV6RP20403pwm12set_INTE_CH3Ev"></span><span id="_CPPv2NV6RP20403pwm12set_INTE_CH3Ev"></span><span id="RP2040::pwm::set_INTE_CH3V"></span><span class="target" id="structRP2040_1_1pwm_1a187c4ca6c64fbd338ec7154c657bb3b5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTE_CH3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_INTE_CH3Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTEs CH3 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14clear_INTE_CH3Ev">
<span id="_CPPv3NV6RP20403pwm14clear_INTE_CH3Ev"></span><span id="_CPPv2NV6RP20403pwm14clear_INTE_CH3Ev"></span><span id="RP2040::pwm::clear_INTE_CH3V"></span><span class="target" id="structRP2040_1_1pwm_1a3f18a1e1d233dd651dec947c0ac0bafc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTE_CH3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14clear_INTE_CH3Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTEs CH3 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15toggle_INTE_CH3Ev">
<span id="_CPPv3NV6RP20403pwm15toggle_INTE_CH3Ev"></span><span id="_CPPv2NV6RP20403pwm15toggle_INTE_CH3Ev"></span><span id="RP2040::pwm::toggle_INTE_CH3V"></span><span class="target" id="structRP2040_1_1pwm_1ad1971987f4f3b2983a709a257b48d84f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTE_CH3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15toggle_INTE_CH3Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTEs CH3 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_INTE_CH4Ev">
<span id="_CPPv3NV6RP20403pwm12get_INTE_CH4Ev"></span><span id="_CPPv2NV6RP20403pwm12get_INTE_CH4Ev"></span><span id="RP2040::pwm::get_INTE_CH4V"></span><span class="target" id="structRP2040_1_1pwm_1a48a4418ab174b496275020160b301918"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTE_CH4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_INTE_CH4Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTEs CH4 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_INTE_CH4Ev">
<span id="_CPPv3NV6RP20403pwm12set_INTE_CH4Ev"></span><span id="_CPPv2NV6RP20403pwm12set_INTE_CH4Ev"></span><span id="RP2040::pwm::set_INTE_CH4V"></span><span class="target" id="structRP2040_1_1pwm_1aa708f5447774adc62325432d32dac84c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTE_CH4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_INTE_CH4Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTEs CH4 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14clear_INTE_CH4Ev">
<span id="_CPPv3NV6RP20403pwm14clear_INTE_CH4Ev"></span><span id="_CPPv2NV6RP20403pwm14clear_INTE_CH4Ev"></span><span id="RP2040::pwm::clear_INTE_CH4V"></span><span class="target" id="structRP2040_1_1pwm_1ab65f67e5890335b2dc88e241a28db416"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTE_CH4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14clear_INTE_CH4Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTEs CH4 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15toggle_INTE_CH4Ev">
<span id="_CPPv3NV6RP20403pwm15toggle_INTE_CH4Ev"></span><span id="_CPPv2NV6RP20403pwm15toggle_INTE_CH4Ev"></span><span id="RP2040::pwm::toggle_INTE_CH4V"></span><span class="target" id="structRP2040_1_1pwm_1a445188c2d70a9de9373be59d7e07914c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTE_CH4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15toggle_INTE_CH4Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTEs CH4 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_INTE_CH5Ev">
<span id="_CPPv3NV6RP20403pwm12get_INTE_CH5Ev"></span><span id="_CPPv2NV6RP20403pwm12get_INTE_CH5Ev"></span><span id="RP2040::pwm::get_INTE_CH5V"></span><span class="target" id="structRP2040_1_1pwm_1ab64915a159b34be20d29749effd5f0e6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTE_CH5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_INTE_CH5Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTEs CH5 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_INTE_CH5Ev">
<span id="_CPPv3NV6RP20403pwm12set_INTE_CH5Ev"></span><span id="_CPPv2NV6RP20403pwm12set_INTE_CH5Ev"></span><span id="RP2040::pwm::set_INTE_CH5V"></span><span class="target" id="structRP2040_1_1pwm_1a9318faa0b1c676ec02c1c7a466e93b69"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTE_CH5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_INTE_CH5Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTEs CH5 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14clear_INTE_CH5Ev">
<span id="_CPPv3NV6RP20403pwm14clear_INTE_CH5Ev"></span><span id="_CPPv2NV6RP20403pwm14clear_INTE_CH5Ev"></span><span id="RP2040::pwm::clear_INTE_CH5V"></span><span class="target" id="structRP2040_1_1pwm_1af0dabd17409f777e93d8eac60a66a24e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTE_CH5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14clear_INTE_CH5Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTEs CH5 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15toggle_INTE_CH5Ev">
<span id="_CPPv3NV6RP20403pwm15toggle_INTE_CH5Ev"></span><span id="_CPPv2NV6RP20403pwm15toggle_INTE_CH5Ev"></span><span id="RP2040::pwm::toggle_INTE_CH5V"></span><span class="target" id="structRP2040_1_1pwm_1ab8683eecd68b5ff0f05a07b1aa16c82b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTE_CH5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15toggle_INTE_CH5Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTEs CH5 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_INTE_CH6Ev">
<span id="_CPPv3NV6RP20403pwm12get_INTE_CH6Ev"></span><span id="_CPPv2NV6RP20403pwm12get_INTE_CH6Ev"></span><span id="RP2040::pwm::get_INTE_CH6V"></span><span class="target" id="structRP2040_1_1pwm_1aea2135dca2f973177e9849026287eaa1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTE_CH6</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_INTE_CH6Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTEs CH6 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_INTE_CH6Ev">
<span id="_CPPv3NV6RP20403pwm12set_INTE_CH6Ev"></span><span id="_CPPv2NV6RP20403pwm12set_INTE_CH6Ev"></span><span id="RP2040::pwm::set_INTE_CH6V"></span><span class="target" id="structRP2040_1_1pwm_1affcf0117568857d3bd77fa641544fecc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTE_CH6</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_INTE_CH6Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTEs CH6 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14clear_INTE_CH6Ev">
<span id="_CPPv3NV6RP20403pwm14clear_INTE_CH6Ev"></span><span id="_CPPv2NV6RP20403pwm14clear_INTE_CH6Ev"></span><span id="RP2040::pwm::clear_INTE_CH6V"></span><span class="target" id="structRP2040_1_1pwm_1ae1f292243920d3cdd7d0e979e7864993"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTE_CH6</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14clear_INTE_CH6Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTEs CH6 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15toggle_INTE_CH6Ev">
<span id="_CPPv3NV6RP20403pwm15toggle_INTE_CH6Ev"></span><span id="_CPPv2NV6RP20403pwm15toggle_INTE_CH6Ev"></span><span id="RP2040::pwm::toggle_INTE_CH6V"></span><span class="target" id="structRP2040_1_1pwm_1a99387d7da6fb52c20f38aab98ecb9e32"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTE_CH6</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15toggle_INTE_CH6Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTEs CH6 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_INTE_CH7Ev">
<span id="_CPPv3NV6RP20403pwm12get_INTE_CH7Ev"></span><span id="_CPPv2NV6RP20403pwm12get_INTE_CH7Ev"></span><span id="RP2040::pwm::get_INTE_CH7V"></span><span class="target" id="structRP2040_1_1pwm_1ae5cd5e90c8bf1e0fea0f45d0e38eb19b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTE_CH7</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_INTE_CH7Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTEs CH7 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_INTE_CH7Ev">
<span id="_CPPv3NV6RP20403pwm12set_INTE_CH7Ev"></span><span id="_CPPv2NV6RP20403pwm12set_INTE_CH7Ev"></span><span id="RP2040::pwm::set_INTE_CH7V"></span><span class="target" id="structRP2040_1_1pwm_1a47c9fed7f7e186a73798d1734c1ab446"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTE_CH7</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_INTE_CH7Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTEs CH7 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14clear_INTE_CH7Ev">
<span id="_CPPv3NV6RP20403pwm14clear_INTE_CH7Ev"></span><span id="_CPPv2NV6RP20403pwm14clear_INTE_CH7Ev"></span><span id="RP2040::pwm::clear_INTE_CH7V"></span><span class="target" id="structRP2040_1_1pwm_1ad6be5e9ed036034b202be39798aab363"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTE_CH7</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14clear_INTE_CH7Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTEs CH7 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15toggle_INTE_CH7Ev">
<span id="_CPPv3NV6RP20403pwm15toggle_INTE_CH7Ev"></span><span id="_CPPv2NV6RP20403pwm15toggle_INTE_CH7Ev"></span><span id="RP2040::pwm::toggle_INTE_CH7V"></span><span class="target" id="structRP2040_1_1pwm_1af60852d2b96931bce438e0741804f739"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTE_CH7</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15toggle_INTE_CH7Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTEs CH7 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm8get_INTEERbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20403pwm8get_INTEERbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20403pwm8get_INTEERbRbRbRbRbRbRbRb"></span><span id="RP2040::pwm::get_INTE__bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1pwm_1a0915825877b71d58fceeb3b7b1a5853e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTE</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH2</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH3</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH4</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH5</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH6</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH7</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm8get_INTEERbRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of INTEs bit fields.</p>
<p>(read-write) Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm8set_INTEEbbbbbbbb">
<span id="_CPPv3NV6RP20403pwm8set_INTEEbbbbbbbb"></span><span id="_CPPv2NV6RP20403pwm8set_INTEEbbbbbbbb"></span><span id="RP2040::pwm::set_INTE__b.b.b.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1pwm_1abc7a5798a1f5ab96572f739c1b5016e2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTE</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CH0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CH1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CH2</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CH3</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CH4</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CH5</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CH6</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CH7</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm8set_INTEEbbbbbbbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of INTEs bit fields.</p>
<p>(read-write) Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_INTF_CH0Ev">
<span id="_CPPv3NV6RP20403pwm12get_INTF_CH0Ev"></span><span id="_CPPv2NV6RP20403pwm12get_INTF_CH0Ev"></span><span id="RP2040::pwm::get_INTF_CH0V"></span><span class="target" id="structRP2040_1_1pwm_1af853bacda7bcc2de1ae42a87a73945b1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTF_CH0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_INTF_CH0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTFs CH0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_INTF_CH0Ev">
<span id="_CPPv3NV6RP20403pwm12set_INTF_CH0Ev"></span><span id="_CPPv2NV6RP20403pwm12set_INTF_CH0Ev"></span><span id="RP2040::pwm::set_INTF_CH0V"></span><span class="target" id="structRP2040_1_1pwm_1ac152fea09768793a84f85e21eda62479"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTF_CH0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_INTF_CH0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTFs CH0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14clear_INTF_CH0Ev">
<span id="_CPPv3NV6RP20403pwm14clear_INTF_CH0Ev"></span><span id="_CPPv2NV6RP20403pwm14clear_INTF_CH0Ev"></span><span id="RP2040::pwm::clear_INTF_CH0V"></span><span class="target" id="structRP2040_1_1pwm_1a76614070305bdd07225251f7ad51a9d4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTF_CH0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14clear_INTF_CH0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTFs CH0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15toggle_INTF_CH0Ev">
<span id="_CPPv3NV6RP20403pwm15toggle_INTF_CH0Ev"></span><span id="_CPPv2NV6RP20403pwm15toggle_INTF_CH0Ev"></span><span id="RP2040::pwm::toggle_INTF_CH0V"></span><span class="target" id="structRP2040_1_1pwm_1a453b26da57ca6177cc810ccd1be31849"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTF_CH0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15toggle_INTF_CH0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTFs CH0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_INTF_CH1Ev">
<span id="_CPPv3NV6RP20403pwm12get_INTF_CH1Ev"></span><span id="_CPPv2NV6RP20403pwm12get_INTF_CH1Ev"></span><span id="RP2040::pwm::get_INTF_CH1V"></span><span class="target" id="structRP2040_1_1pwm_1a00ef0a51f1157917b74ee8eb106eea81"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTF_CH1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_INTF_CH1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTFs CH1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_INTF_CH1Ev">
<span id="_CPPv3NV6RP20403pwm12set_INTF_CH1Ev"></span><span id="_CPPv2NV6RP20403pwm12set_INTF_CH1Ev"></span><span id="RP2040::pwm::set_INTF_CH1V"></span><span class="target" id="structRP2040_1_1pwm_1aa43dfe2476e8f0d606d74d19c70c9d5b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTF_CH1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_INTF_CH1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTFs CH1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14clear_INTF_CH1Ev">
<span id="_CPPv3NV6RP20403pwm14clear_INTF_CH1Ev"></span><span id="_CPPv2NV6RP20403pwm14clear_INTF_CH1Ev"></span><span id="RP2040::pwm::clear_INTF_CH1V"></span><span class="target" id="structRP2040_1_1pwm_1aaa4681294e85cf2177f333618c442f2e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTF_CH1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14clear_INTF_CH1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTFs CH1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15toggle_INTF_CH1Ev">
<span id="_CPPv3NV6RP20403pwm15toggle_INTF_CH1Ev"></span><span id="_CPPv2NV6RP20403pwm15toggle_INTF_CH1Ev"></span><span id="RP2040::pwm::toggle_INTF_CH1V"></span><span class="target" id="structRP2040_1_1pwm_1a7164cefafcc4f4a9c2330dad2f451374"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTF_CH1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15toggle_INTF_CH1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTFs CH1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_INTF_CH2Ev">
<span id="_CPPv3NV6RP20403pwm12get_INTF_CH2Ev"></span><span id="_CPPv2NV6RP20403pwm12get_INTF_CH2Ev"></span><span id="RP2040::pwm::get_INTF_CH2V"></span><span class="target" id="structRP2040_1_1pwm_1a0b6516781407d3fb9de3bf3951899084"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTF_CH2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_INTF_CH2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTFs CH2 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_INTF_CH2Ev">
<span id="_CPPv3NV6RP20403pwm12set_INTF_CH2Ev"></span><span id="_CPPv2NV6RP20403pwm12set_INTF_CH2Ev"></span><span id="RP2040::pwm::set_INTF_CH2V"></span><span class="target" id="structRP2040_1_1pwm_1a035a27a1965082783a0c83747510f09c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTF_CH2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_INTF_CH2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTFs CH2 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14clear_INTF_CH2Ev">
<span id="_CPPv3NV6RP20403pwm14clear_INTF_CH2Ev"></span><span id="_CPPv2NV6RP20403pwm14clear_INTF_CH2Ev"></span><span id="RP2040::pwm::clear_INTF_CH2V"></span><span class="target" id="structRP2040_1_1pwm_1a98177178ba52fdf149ee58d17a53020a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTF_CH2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14clear_INTF_CH2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTFs CH2 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15toggle_INTF_CH2Ev">
<span id="_CPPv3NV6RP20403pwm15toggle_INTF_CH2Ev"></span><span id="_CPPv2NV6RP20403pwm15toggle_INTF_CH2Ev"></span><span id="RP2040::pwm::toggle_INTF_CH2V"></span><span class="target" id="structRP2040_1_1pwm_1a2fe6d5f7efdf4f29c0176b945d17e320"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTF_CH2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15toggle_INTF_CH2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTFs CH2 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_INTF_CH3Ev">
<span id="_CPPv3NV6RP20403pwm12get_INTF_CH3Ev"></span><span id="_CPPv2NV6RP20403pwm12get_INTF_CH3Ev"></span><span id="RP2040::pwm::get_INTF_CH3V"></span><span class="target" id="structRP2040_1_1pwm_1a1067f228addc466f33bb4863dbfbe5fb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTF_CH3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_INTF_CH3Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTFs CH3 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_INTF_CH3Ev">
<span id="_CPPv3NV6RP20403pwm12set_INTF_CH3Ev"></span><span id="_CPPv2NV6RP20403pwm12set_INTF_CH3Ev"></span><span id="RP2040::pwm::set_INTF_CH3V"></span><span class="target" id="structRP2040_1_1pwm_1a5282fd92821de73c831818fd0661404b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTF_CH3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_INTF_CH3Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTFs CH3 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14clear_INTF_CH3Ev">
<span id="_CPPv3NV6RP20403pwm14clear_INTF_CH3Ev"></span><span id="_CPPv2NV6RP20403pwm14clear_INTF_CH3Ev"></span><span id="RP2040::pwm::clear_INTF_CH3V"></span><span class="target" id="structRP2040_1_1pwm_1a9f90681ee5761ac1f73cbc28ef23443b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTF_CH3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14clear_INTF_CH3Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTFs CH3 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15toggle_INTF_CH3Ev">
<span id="_CPPv3NV6RP20403pwm15toggle_INTF_CH3Ev"></span><span id="_CPPv2NV6RP20403pwm15toggle_INTF_CH3Ev"></span><span id="RP2040::pwm::toggle_INTF_CH3V"></span><span class="target" id="structRP2040_1_1pwm_1a2c3b441b6807d2d5ed25a346b6994f81"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTF_CH3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15toggle_INTF_CH3Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTFs CH3 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_INTF_CH4Ev">
<span id="_CPPv3NV6RP20403pwm12get_INTF_CH4Ev"></span><span id="_CPPv2NV6RP20403pwm12get_INTF_CH4Ev"></span><span id="RP2040::pwm::get_INTF_CH4V"></span><span class="target" id="structRP2040_1_1pwm_1a0a38824b89888d6cab78f6e2c7304b51"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTF_CH4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_INTF_CH4Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTFs CH4 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_INTF_CH4Ev">
<span id="_CPPv3NV6RP20403pwm12set_INTF_CH4Ev"></span><span id="_CPPv2NV6RP20403pwm12set_INTF_CH4Ev"></span><span id="RP2040::pwm::set_INTF_CH4V"></span><span class="target" id="structRP2040_1_1pwm_1aa1a65115156064ecb135887165066542"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTF_CH4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_INTF_CH4Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTFs CH4 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14clear_INTF_CH4Ev">
<span id="_CPPv3NV6RP20403pwm14clear_INTF_CH4Ev"></span><span id="_CPPv2NV6RP20403pwm14clear_INTF_CH4Ev"></span><span id="RP2040::pwm::clear_INTF_CH4V"></span><span class="target" id="structRP2040_1_1pwm_1ac768a526badfc2f6f2360dcd5414321f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTF_CH4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14clear_INTF_CH4Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTFs CH4 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15toggle_INTF_CH4Ev">
<span id="_CPPv3NV6RP20403pwm15toggle_INTF_CH4Ev"></span><span id="_CPPv2NV6RP20403pwm15toggle_INTF_CH4Ev"></span><span id="RP2040::pwm::toggle_INTF_CH4V"></span><span class="target" id="structRP2040_1_1pwm_1a0722434d1f748d999883a7fe93edc1b6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTF_CH4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15toggle_INTF_CH4Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTFs CH4 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_INTF_CH5Ev">
<span id="_CPPv3NV6RP20403pwm12get_INTF_CH5Ev"></span><span id="_CPPv2NV6RP20403pwm12get_INTF_CH5Ev"></span><span id="RP2040::pwm::get_INTF_CH5V"></span><span class="target" id="structRP2040_1_1pwm_1a2b4547dea5bf12bc48cc1e13b88ec81c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTF_CH5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_INTF_CH5Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTFs CH5 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_INTF_CH5Ev">
<span id="_CPPv3NV6RP20403pwm12set_INTF_CH5Ev"></span><span id="_CPPv2NV6RP20403pwm12set_INTF_CH5Ev"></span><span id="RP2040::pwm::set_INTF_CH5V"></span><span class="target" id="structRP2040_1_1pwm_1a1b0b6afb4677855975226b630bbda085"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTF_CH5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_INTF_CH5Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTFs CH5 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14clear_INTF_CH5Ev">
<span id="_CPPv3NV6RP20403pwm14clear_INTF_CH5Ev"></span><span id="_CPPv2NV6RP20403pwm14clear_INTF_CH5Ev"></span><span id="RP2040::pwm::clear_INTF_CH5V"></span><span class="target" id="structRP2040_1_1pwm_1a5d9e9f98e8ee35aae2b499c55c8bcfec"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTF_CH5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14clear_INTF_CH5Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTFs CH5 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15toggle_INTF_CH5Ev">
<span id="_CPPv3NV6RP20403pwm15toggle_INTF_CH5Ev"></span><span id="_CPPv2NV6RP20403pwm15toggle_INTF_CH5Ev"></span><span id="RP2040::pwm::toggle_INTF_CH5V"></span><span class="target" id="structRP2040_1_1pwm_1a935cf78d523eeea750804ee235e142d8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTF_CH5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15toggle_INTF_CH5Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTFs CH5 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_INTF_CH6Ev">
<span id="_CPPv3NV6RP20403pwm12get_INTF_CH6Ev"></span><span id="_CPPv2NV6RP20403pwm12get_INTF_CH6Ev"></span><span id="RP2040::pwm::get_INTF_CH6V"></span><span class="target" id="structRP2040_1_1pwm_1a6085c5357e2ca3610e5e362868c7d129"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTF_CH6</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_INTF_CH6Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTFs CH6 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_INTF_CH6Ev">
<span id="_CPPv3NV6RP20403pwm12set_INTF_CH6Ev"></span><span id="_CPPv2NV6RP20403pwm12set_INTF_CH6Ev"></span><span id="RP2040::pwm::set_INTF_CH6V"></span><span class="target" id="structRP2040_1_1pwm_1ac0198382f54fe05860f835ff7a4bf2e9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTF_CH6</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_INTF_CH6Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTFs CH6 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14clear_INTF_CH6Ev">
<span id="_CPPv3NV6RP20403pwm14clear_INTF_CH6Ev"></span><span id="_CPPv2NV6RP20403pwm14clear_INTF_CH6Ev"></span><span id="RP2040::pwm::clear_INTF_CH6V"></span><span class="target" id="structRP2040_1_1pwm_1aaf6021a03c021d46517b9a8aa4391c0e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTF_CH6</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14clear_INTF_CH6Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTFs CH6 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15toggle_INTF_CH6Ev">
<span id="_CPPv3NV6RP20403pwm15toggle_INTF_CH6Ev"></span><span id="_CPPv2NV6RP20403pwm15toggle_INTF_CH6Ev"></span><span id="RP2040::pwm::toggle_INTF_CH6V"></span><span class="target" id="structRP2040_1_1pwm_1a578a6c80e2b458a2ebd421d82dbe4eb8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTF_CH6</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15toggle_INTF_CH6Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTFs CH6 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_INTF_CH7Ev">
<span id="_CPPv3NV6RP20403pwm12get_INTF_CH7Ev"></span><span id="_CPPv2NV6RP20403pwm12get_INTF_CH7Ev"></span><span id="RP2040::pwm::get_INTF_CH7V"></span><span class="target" id="structRP2040_1_1pwm_1a661fd7a9bb8e4a04c8438e059e880d68"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTF_CH7</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_INTF_CH7Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTFs CH7 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12set_INTF_CH7Ev">
<span id="_CPPv3NV6RP20403pwm12set_INTF_CH7Ev"></span><span id="_CPPv2NV6RP20403pwm12set_INTF_CH7Ev"></span><span id="RP2040::pwm::set_INTF_CH7V"></span><span class="target" id="structRP2040_1_1pwm_1a49327bef72b6fb49c5e24a26abebcd5e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTF_CH7</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12set_INTF_CH7Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTFs CH7 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm14clear_INTF_CH7Ev">
<span id="_CPPv3NV6RP20403pwm14clear_INTF_CH7Ev"></span><span id="_CPPv2NV6RP20403pwm14clear_INTF_CH7Ev"></span><span id="RP2040::pwm::clear_INTF_CH7V"></span><span class="target" id="structRP2040_1_1pwm_1ae5756958516e3fbb63907727b365f1a7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTF_CH7</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm14clear_INTF_CH7Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTFs CH7 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm15toggle_INTF_CH7Ev">
<span id="_CPPv3NV6RP20403pwm15toggle_INTF_CH7Ev"></span><span id="_CPPv2NV6RP20403pwm15toggle_INTF_CH7Ev"></span><span id="RP2040::pwm::toggle_INTF_CH7V"></span><span class="target" id="structRP2040_1_1pwm_1a07bae50a2639ed58080be4f52eb52ed5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTF_CH7</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm15toggle_INTF_CH7Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTFs CH7 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm8get_INTFERbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20403pwm8get_INTFERbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20403pwm8get_INTFERbRbRbRbRbRbRbRb"></span><span id="RP2040::pwm::get_INTF__bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1pwm_1a8ff872c77c4c854766ad444fb246180a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTF</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH2</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH3</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH4</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH5</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH6</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH7</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm8get_INTFERbRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of INTFs bit fields.</p>
<p>(read-write) Interrupt Force </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm8set_INTFEbbbbbbbb">
<span id="_CPPv3NV6RP20403pwm8set_INTFEbbbbbbbb"></span><span id="_CPPv2NV6RP20403pwm8set_INTFEbbbbbbbb"></span><span id="RP2040::pwm::set_INTF__b.b.b.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1pwm_1a61a1e46bccbaf2de1d61401de11d939e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTF</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CH0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CH1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CH2</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CH3</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CH4</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CH5</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CH6</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CH7</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm8set_INTFEbbbbbbbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of INTFs bit fields.</p>
<p>(read-write) Interrupt Force </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_INTS_CH0Ev">
<span id="_CPPv3NV6RP20403pwm12get_INTS_CH0Ev"></span><span id="_CPPv2NV6RP20403pwm12get_INTS_CH0Ev"></span><span id="RP2040::pwm::get_INTS_CH0V"></span><span class="target" id="structRP2040_1_1pwm_1ab630b6b2509d18b60ec6f063211bd4ff"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTS_CH0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_INTS_CH0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTSs CH0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_INTS_CH1Ev">
<span id="_CPPv3NV6RP20403pwm12get_INTS_CH1Ev"></span><span id="_CPPv2NV6RP20403pwm12get_INTS_CH1Ev"></span><span id="RP2040::pwm::get_INTS_CH1V"></span><span class="target" id="structRP2040_1_1pwm_1af80ace255afe419c9daa16c370f1c92d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTS_CH1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_INTS_CH1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTSs CH1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_INTS_CH2Ev">
<span id="_CPPv3NV6RP20403pwm12get_INTS_CH2Ev"></span><span id="_CPPv2NV6RP20403pwm12get_INTS_CH2Ev"></span><span id="RP2040::pwm::get_INTS_CH2V"></span><span class="target" id="structRP2040_1_1pwm_1aa2b42fac0253810ba54ad1b43dd71942"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTS_CH2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_INTS_CH2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTSs CH2 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_INTS_CH3Ev">
<span id="_CPPv3NV6RP20403pwm12get_INTS_CH3Ev"></span><span id="_CPPv2NV6RP20403pwm12get_INTS_CH3Ev"></span><span id="RP2040::pwm::get_INTS_CH3V"></span><span class="target" id="structRP2040_1_1pwm_1a631933e7244346a8ddb3caa143c05ff1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTS_CH3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_INTS_CH3Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTSs CH3 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_INTS_CH4Ev">
<span id="_CPPv3NV6RP20403pwm12get_INTS_CH4Ev"></span><span id="_CPPv2NV6RP20403pwm12get_INTS_CH4Ev"></span><span id="RP2040::pwm::get_INTS_CH4V"></span><span class="target" id="structRP2040_1_1pwm_1afad1befaf42f4581b1e9a4beac0a6313"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTS_CH4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_INTS_CH4Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTSs CH4 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_INTS_CH5Ev">
<span id="_CPPv3NV6RP20403pwm12get_INTS_CH5Ev"></span><span id="_CPPv2NV6RP20403pwm12get_INTS_CH5Ev"></span><span id="RP2040::pwm::get_INTS_CH5V"></span><span class="target" id="structRP2040_1_1pwm_1ae00114f13080ca69ba54226888927cd8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTS_CH5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_INTS_CH5Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTSs CH5 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_INTS_CH6Ev">
<span id="_CPPv3NV6RP20403pwm12get_INTS_CH6Ev"></span><span id="_CPPv2NV6RP20403pwm12get_INTS_CH6Ev"></span><span id="RP2040::pwm::get_INTS_CH6V"></span><span class="target" id="structRP2040_1_1pwm_1a271a83dd9ec1bccad7ac55b2858028aa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTS_CH6</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_INTS_CH6Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTSs CH6 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm12get_INTS_CH7Ev">
<span id="_CPPv3NV6RP20403pwm12get_INTS_CH7Ev"></span><span id="_CPPv2NV6RP20403pwm12get_INTS_CH7Ev"></span><span id="RP2040::pwm::get_INTS_CH7V"></span><span class="target" id="structRP2040_1_1pwm_1a06bc8a0c5995def56459bc0e7aa8089c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTS_CH7</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm12get_INTS_CH7Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTSs CH7 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403pwm8get_INTSERbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20403pwm8get_INTSERbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20403pwm8get_INTSERbRbRbRbRbRbRbRb"></span><span id="RP2040::pwm::get_INTS__bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1pwm_1a7f10e8e804b48eb58e81a5070dc664f0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTS</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH2</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH3</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH4</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH5</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH6</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CH7</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403pwm8get_INTSERbRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of INTSs bit fields.</p>
<p>(read-only) Interrupt status after masking &amp; forcing </p>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm7CH0_CSRE">
<span id="_CPPv3N6RP20403pwm7CH0_CSRE"></span><span id="_CPPv2N6RP20403pwm7CH0_CSRE"></span><span id="RP2040::pwm::CH0_CSR__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1a1ae9f78dd2befb5c86519883bdc00cb1"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH0_CSR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm7CH0_CSRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Control and status register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm7CH0_DIVE">
<span id="_CPPv3N6RP20403pwm7CH0_DIVE"></span><span id="_CPPv2N6RP20403pwm7CH0_DIVE"></span><span id="RP2040::pwm::CH0_DIV__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1a71109c4b590fc2d07ddcf1e0e19b93df"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH0_DIV</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm7CH0_DIVE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) INT and FRAC form a fixed-point fractional number. Counting rate is system clock frequency divided by this number. Fractional division uses simple 1st-order sigma-delta. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm7CH0_CTRE">
<span id="_CPPv3N6RP20403pwm7CH0_CTRE"></span><span id="_CPPv2N6RP20403pwm7CH0_CTRE"></span><span id="RP2040::pwm::CH0_CTR__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1a43c917a86933e72021392d7f178ad4cb"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH0_CTR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm7CH0_CTRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Direct access to the PWM counter </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm6CH0_CCE">
<span id="_CPPv3N6RP20403pwm6CH0_CCE"></span><span id="_CPPv2N6RP20403pwm6CH0_CCE"></span><span id="RP2040::pwm::CH0_CC__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1a8f3596274f3ce2d50ea45d764c57f069"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH0_CC</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm6CH0_CCE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Counter compare values </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm7CH0_TOPE">
<span id="_CPPv3N6RP20403pwm7CH0_TOPE"></span><span id="_CPPv2N6RP20403pwm7CH0_TOPE"></span><span id="RP2040::pwm::CH0_TOP__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1aa8dce36e2f85c813f44267c3e90de153"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH0_TOP</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm7CH0_TOPE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Counter wrap value </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm7CH1_CSRE">
<span id="_CPPv3N6RP20403pwm7CH1_CSRE"></span><span id="_CPPv2N6RP20403pwm7CH1_CSRE"></span><span id="RP2040::pwm::CH1_CSR__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1a6d5901e17643a674508f7f7a4cb6d212"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH1_CSR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm7CH1_CSRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Control and status register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm7CH1_DIVE">
<span id="_CPPv3N6RP20403pwm7CH1_DIVE"></span><span id="_CPPv2N6RP20403pwm7CH1_DIVE"></span><span id="RP2040::pwm::CH1_DIV__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1a349c8019805fb3a301161b59c7ca74d8"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH1_DIV</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm7CH1_DIVE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) INT and FRAC form a fixed-point fractional number. Counting rate is system clock frequency divided by this number. Fractional division uses simple 1st-order sigma-delta. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm7CH1_CTRE">
<span id="_CPPv3N6RP20403pwm7CH1_CTRE"></span><span id="_CPPv2N6RP20403pwm7CH1_CTRE"></span><span id="RP2040::pwm::CH1_CTR__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1a6901e68bab7c9b61476b821113d23638"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH1_CTR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm7CH1_CTRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Direct access to the PWM counter </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm6CH1_CCE">
<span id="_CPPv3N6RP20403pwm6CH1_CCE"></span><span id="_CPPv2N6RP20403pwm6CH1_CCE"></span><span id="RP2040::pwm::CH1_CC__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1ab57a607bd4598ecb7b7b6d9284061844"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH1_CC</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm6CH1_CCE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Counter compare values </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm7CH1_TOPE">
<span id="_CPPv3N6RP20403pwm7CH1_TOPE"></span><span id="_CPPv2N6RP20403pwm7CH1_TOPE"></span><span id="RP2040::pwm::CH1_TOP__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1ac5bffcdee4f9a9f626f3ccfabfc79dff"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH1_TOP</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm7CH1_TOPE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Counter wrap value </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm7CH2_CSRE">
<span id="_CPPv3N6RP20403pwm7CH2_CSRE"></span><span id="_CPPv2N6RP20403pwm7CH2_CSRE"></span><span id="RP2040::pwm::CH2_CSR__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1a2d33b30fc6ca06c21c1544b4cea2271b"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH2_CSR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm7CH2_CSRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Control and status register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm7CH2_DIVE">
<span id="_CPPv3N6RP20403pwm7CH2_DIVE"></span><span id="_CPPv2N6RP20403pwm7CH2_DIVE"></span><span id="RP2040::pwm::CH2_DIV__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1af72f2e0b50d93cf3c7871434f5226886"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH2_DIV</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm7CH2_DIVE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) INT and FRAC form a fixed-point fractional number. Counting rate is system clock frequency divided by this number. Fractional division uses simple 1st-order sigma-delta. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm7CH2_CTRE">
<span id="_CPPv3N6RP20403pwm7CH2_CTRE"></span><span id="_CPPv2N6RP20403pwm7CH2_CTRE"></span><span id="RP2040::pwm::CH2_CTR__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1a1d610d9208fd4539231521ba4658d97e"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH2_CTR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm7CH2_CTRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Direct access to the PWM counter </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm6CH2_CCE">
<span id="_CPPv3N6RP20403pwm6CH2_CCE"></span><span id="_CPPv2N6RP20403pwm6CH2_CCE"></span><span id="RP2040::pwm::CH2_CC__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1ad3ae1f57966629b4019d16f018ff6029"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH2_CC</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm6CH2_CCE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Counter compare values </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm7CH2_TOPE">
<span id="_CPPv3N6RP20403pwm7CH2_TOPE"></span><span id="_CPPv2N6RP20403pwm7CH2_TOPE"></span><span id="RP2040::pwm::CH2_TOP__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1a639ae04885bdaf0791d8b96ebbc4a620"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH2_TOP</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm7CH2_TOPE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Counter wrap value </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm7CH3_CSRE">
<span id="_CPPv3N6RP20403pwm7CH3_CSRE"></span><span id="_CPPv2N6RP20403pwm7CH3_CSRE"></span><span id="RP2040::pwm::CH3_CSR__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1a575251132e147f315d88f89d0d467842"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH3_CSR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm7CH3_CSRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Control and status register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm7CH3_DIVE">
<span id="_CPPv3N6RP20403pwm7CH3_DIVE"></span><span id="_CPPv2N6RP20403pwm7CH3_DIVE"></span><span id="RP2040::pwm::CH3_DIV__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1a0df566f47b000ee36a4b2943bb3f4734"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH3_DIV</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm7CH3_DIVE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) INT and FRAC form a fixed-point fractional number. Counting rate is system clock frequency divided by this number. Fractional division uses simple 1st-order sigma-delta. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm7CH3_CTRE">
<span id="_CPPv3N6RP20403pwm7CH3_CTRE"></span><span id="_CPPv2N6RP20403pwm7CH3_CTRE"></span><span id="RP2040::pwm::CH3_CTR__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1a24d619f8695f2655a8b8d03b3c4fccaf"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH3_CTR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm7CH3_CTRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Direct access to the PWM counter </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm6CH3_CCE">
<span id="_CPPv3N6RP20403pwm6CH3_CCE"></span><span id="_CPPv2N6RP20403pwm6CH3_CCE"></span><span id="RP2040::pwm::CH3_CC__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1ac49a742cd20ca897e0e8b40e8fffb580"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH3_CC</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm6CH3_CCE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Counter compare values </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm7CH3_TOPE">
<span id="_CPPv3N6RP20403pwm7CH3_TOPE"></span><span id="_CPPv2N6RP20403pwm7CH3_TOPE"></span><span id="RP2040::pwm::CH3_TOP__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1a49177fc257d4b8b44ec2c07b07221e70"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH3_TOP</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm7CH3_TOPE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Counter wrap value </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm7CH4_CSRE">
<span id="_CPPv3N6RP20403pwm7CH4_CSRE"></span><span id="_CPPv2N6RP20403pwm7CH4_CSRE"></span><span id="RP2040::pwm::CH4_CSR__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1acea42a047fbc74af835218997c2cbedd"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH4_CSR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm7CH4_CSRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Control and status register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm7CH4_DIVE">
<span id="_CPPv3N6RP20403pwm7CH4_DIVE"></span><span id="_CPPv2N6RP20403pwm7CH4_DIVE"></span><span id="RP2040::pwm::CH4_DIV__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1acabcb728f62722fe1985d22d745c8fa8"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH4_DIV</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm7CH4_DIVE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) INT and FRAC form a fixed-point fractional number. Counting rate is system clock frequency divided by this number. Fractional division uses simple 1st-order sigma-delta. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm7CH4_CTRE">
<span id="_CPPv3N6RP20403pwm7CH4_CTRE"></span><span id="_CPPv2N6RP20403pwm7CH4_CTRE"></span><span id="RP2040::pwm::CH4_CTR__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1a96a9f80f0e0a8e5411db4e125bbb98fd"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH4_CTR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm7CH4_CTRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Direct access to the PWM counter </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm6CH4_CCE">
<span id="_CPPv3N6RP20403pwm6CH4_CCE"></span><span id="_CPPv2N6RP20403pwm6CH4_CCE"></span><span id="RP2040::pwm::CH4_CC__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1a59cd0dfbe3dc53f10a6a67944d31acce"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH4_CC</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm6CH4_CCE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Counter compare values </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm7CH4_TOPE">
<span id="_CPPv3N6RP20403pwm7CH4_TOPE"></span><span id="_CPPv2N6RP20403pwm7CH4_TOPE"></span><span id="RP2040::pwm::CH4_TOP__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1a7a690781418577a6b432aba3020ef111"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH4_TOP</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm7CH4_TOPE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Counter wrap value </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm7CH5_CSRE">
<span id="_CPPv3N6RP20403pwm7CH5_CSRE"></span><span id="_CPPv2N6RP20403pwm7CH5_CSRE"></span><span id="RP2040::pwm::CH5_CSR__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1a3774513831463abaaf2b8ab412b2c5ea"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH5_CSR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm7CH5_CSRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Control and status register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm7CH5_DIVE">
<span id="_CPPv3N6RP20403pwm7CH5_DIVE"></span><span id="_CPPv2N6RP20403pwm7CH5_DIVE"></span><span id="RP2040::pwm::CH5_DIV__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1a8bbcaa52a0b8e4aae54bea76b5bbda49"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH5_DIV</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm7CH5_DIVE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) INT and FRAC form a fixed-point fractional number. Counting rate is system clock frequency divided by this number. Fractional division uses simple 1st-order sigma-delta. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm7CH5_CTRE">
<span id="_CPPv3N6RP20403pwm7CH5_CTRE"></span><span id="_CPPv2N6RP20403pwm7CH5_CTRE"></span><span id="RP2040::pwm::CH5_CTR__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1a3b87f9d2dbd24b62618a1bbf6741f0e3"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH5_CTR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm7CH5_CTRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Direct access to the PWM counter </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm6CH5_CCE">
<span id="_CPPv3N6RP20403pwm6CH5_CCE"></span><span id="_CPPv2N6RP20403pwm6CH5_CCE"></span><span id="RP2040::pwm::CH5_CC__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1a157cebdc95447e65e0d0d9bfc3df0f9f"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH5_CC</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm6CH5_CCE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Counter compare values </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm7CH5_TOPE">
<span id="_CPPv3N6RP20403pwm7CH5_TOPE"></span><span id="_CPPv2N6RP20403pwm7CH5_TOPE"></span><span id="RP2040::pwm::CH5_TOP__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1a24844cce27b6681001f2d8cacd089ef2"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH5_TOP</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm7CH5_TOPE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Counter wrap value </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm7CH6_CSRE">
<span id="_CPPv3N6RP20403pwm7CH6_CSRE"></span><span id="_CPPv2N6RP20403pwm7CH6_CSRE"></span><span id="RP2040::pwm::CH6_CSR__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1acb95ccfd500aded021c99bd20131c4c3"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH6_CSR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm7CH6_CSRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Control and status register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm7CH6_DIVE">
<span id="_CPPv3N6RP20403pwm7CH6_DIVE"></span><span id="_CPPv2N6RP20403pwm7CH6_DIVE"></span><span id="RP2040::pwm::CH6_DIV__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1a53fd2afd8883ec709402d45e2e8b46cc"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH6_DIV</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm7CH6_DIVE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) INT and FRAC form a fixed-point fractional number. Counting rate is system clock frequency divided by this number. Fractional division uses simple 1st-order sigma-delta. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm7CH6_CTRE">
<span id="_CPPv3N6RP20403pwm7CH6_CTRE"></span><span id="_CPPv2N6RP20403pwm7CH6_CTRE"></span><span id="RP2040::pwm::CH6_CTR__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1ada2ea217730592e350560bebdce8c022"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH6_CTR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm7CH6_CTRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Direct access to the PWM counter </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm6CH6_CCE">
<span id="_CPPv3N6RP20403pwm6CH6_CCE"></span><span id="_CPPv2N6RP20403pwm6CH6_CCE"></span><span id="RP2040::pwm::CH6_CC__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1ad0e3dd5fcfc92d7e0127b9e1ec5c5330"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH6_CC</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm6CH6_CCE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Counter compare values </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm7CH6_TOPE">
<span id="_CPPv3N6RP20403pwm7CH6_TOPE"></span><span id="_CPPv2N6RP20403pwm7CH6_TOPE"></span><span id="RP2040::pwm::CH6_TOP__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1afa5db4d5897d136fc30b037c2692d0ad"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH6_TOP</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm7CH6_TOPE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Counter wrap value </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm7CH7_CSRE">
<span id="_CPPv3N6RP20403pwm7CH7_CSRE"></span><span id="_CPPv2N6RP20403pwm7CH7_CSRE"></span><span id="RP2040::pwm::CH7_CSR__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1afa83d4ac28747c4a2f9021881fa4a36e"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH7_CSR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm7CH7_CSRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Control and status register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm7CH7_DIVE">
<span id="_CPPv3N6RP20403pwm7CH7_DIVE"></span><span id="_CPPv2N6RP20403pwm7CH7_DIVE"></span><span id="RP2040::pwm::CH7_DIV__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1a4e68a82591fb529b7eb70291a0dc329f"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH7_DIV</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm7CH7_DIVE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) INT and FRAC form a fixed-point fractional number. Counting rate is system clock frequency divided by this number. Fractional division uses simple 1st-order sigma-delta. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm7CH7_CTRE">
<span id="_CPPv3N6RP20403pwm7CH7_CTRE"></span><span id="_CPPv2N6RP20403pwm7CH7_CTRE"></span><span id="RP2040::pwm::CH7_CTR__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1a9227a51b761c828f8f2ef538b74a4d9d"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH7_CTR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm7CH7_CTRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Direct access to the PWM counter </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm6CH7_CCE">
<span id="_CPPv3N6RP20403pwm6CH7_CCE"></span><span id="_CPPv2N6RP20403pwm6CH7_CCE"></span><span id="RP2040::pwm::CH7_CC__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1ad646568220c734180df614acc30a161a"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH7_CC</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm6CH7_CCE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Counter compare values </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm7CH7_TOPE">
<span id="_CPPv3N6RP20403pwm7CH7_TOPE"></span><span id="_CPPv2N6RP20403pwm7CH7_TOPE"></span><span id="RP2040::pwm::CH7_TOP__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1ab1bc23cf07c498f7033d75db6b1564ff"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH7_TOP</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm7CH7_TOPE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Counter wrap value </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm2ENE">
<span id="_CPPv3N6RP20403pwm2ENE"></span><span id="_CPPv2N6RP20403pwm2ENE"></span><span id="RP2040::pwm::EN__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1ad365e830d87166dfba33e8e5ef4caec7"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">EN</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm2ENE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) This register aliases the CSR_EN bits for all channels. Writing to this register allows multiple channels to be enabled or disabled simultaneously, so they can run in perfect sync. For each channel, there is only one physical EN register bit, which can be accessed through here or CHx_CSR. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm4INTRE">
<span id="_CPPv3N6RP20403pwm4INTRE"></span><span id="_CPPv2N6RP20403pwm4INTRE"></span><span id="RP2040::pwm::INTR__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1a9bdd9d742971cbb390386246d08bb00b"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm4INTRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Raw Interrupts </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm4INTEE">
<span id="_CPPv3N6RP20403pwm4INTEE"></span><span id="_CPPv2N6RP20403pwm4INTEE"></span><span id="RP2040::pwm::INTE__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1adcd8497eb8bd9aa95b65349163d6c950"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTE</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm4INTEE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Enable </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm4INTFE">
<span id="_CPPv3N6RP20403pwm4INTFE"></span><span id="_CPPv2N6RP20403pwm4INTFE"></span><span id="RP2040::pwm::INTF__uint32_t"></span><span class="target" id="structRP2040_1_1pwm_1a1c1b6126d6ff96155396a66148121016"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTF</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm4INTFE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Force </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm4INTSE">
<span id="_CPPv3N6RP20403pwm4INTSE"></span><span id="_CPPv2N6RP20403pwm4INTSE"></span><span id="RP2040::pwm::INTS__uint32_tC"></span><span class="target" id="structRP2040_1_1pwm_1ac0b6b9371869ba44aa82c37d2a3c5eab"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTS</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm4INTSE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-only) Interrupt status after masking &amp; forcing </p>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-static-attributes">Public Static Attributes</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm2idE">
<span id="_CPPv3N6RP20403pwm2idE"></span><span id="_CPPv2N6RP20403pwm2idE"></span><span id="RP2040::pwm::id__struct_id_t"></span><span class="target" id="structRP2040_1_1pwm_1adff0ba407704e37df7b39127d854f09f"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><a class="reference internal" href="typedef_common_8h_1a375d47fed92908b132cf5d7c543df596.html#_CPPv4N6RP204011struct_id_tE" title="RP2040::struct_id_t"><span class="n"><span class="pre">struct_id_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">id</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">19</span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm2idE" title="Link to this definition">#</a><br /></dt>
<dd><p>pwms identifier. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403pwm4sizeE">
<span id="_CPPv3N6RP20403pwm4sizeE"></span><span id="_CPPv2N6RP20403pwm4sizeE"></span><span id="RP2040::pwm::size__std::s"></span><span class="target" id="structRP2040_1_1pwm_1a5eae783742a533fc70b45b73f7d28ed2"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">size</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">180</span></span><a class="headerlink" href="#_CPPv4N6RP20403pwm4sizeE" title="Link to this definition">#</a><br /></dt>
<dd><p>pwms size in bytes. </p>
</dd></dl>

</div>
</dd></dl>

</section>
</section>


                </article>
              

              
              
              
              
                <footer class="prev-next-footer d-print-none">
                  
<div class="prev-next-area">
    <a class="left-prev"
       href="structRP2040_1_1psm.html"
       title="previous page">
      <i class="fa-solid fa-angle-left"></i>
      <div class="prev-next-info">
        <p class="prev-next-subtitle">previous</p>
        <p class="prev-next-title">Struct psm</p>
      </div>
    </a>
    <a class="right-next"
       href="structRP2040_1_1resets.html"
       title="next page">
      <div class="prev-next-info">
        <p class="prev-next-subtitle">next</p>
        <p class="prev-next-title">Struct resets</p>
      </div>
      <i class="fa-solid fa-angle-right"></i>
    </a>
</div>
                </footer>
              
            </div>
            
            
              
                <div class="bd-sidebar-secondary bd-toc"><div class="sidebar-secondary-items sidebar-secondary__inner">


  <div class="sidebar-secondary-item">
  <div class="page-toc tocsection onthispage">
    <i class="fa-solid fa-list"></i> Contents
  </div>
  <nav class="bd-toc-nav page-toc">
    <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#struct-documentation">Struct Documentation</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwmE"><code class="docutils literal notranslate"><span class="pre">RP2040::pwm</span></code></a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14get_CH0_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">get_CH0_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14set_CH0_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">set_CH0_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16clear_CH0_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">clear_CH0_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17toggle_CH0_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH0_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm22get_CH0_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">get_CH0_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm22set_CH0_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">set_CH0_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm24clear_CH0_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">clear_CH0_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm25toggle_CH0_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH0_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17get_CH0_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">get_CH0_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17set_CH0_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">set_CH0_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19clear_CH0_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH0_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20toggle_CH0_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH0_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17get_CH0_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">get_CH0_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17set_CH0_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">set_CH0_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19clear_CH0_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH0_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20toggle_CH0_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH0_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19get_CH0_CSR_DIVMODEEv"><code class="docutils literal notranslate"><span class="pre">get_CH0_CSR_DIVMODE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19set_CH0_CSR_DIVMODEE11PWM_DIVMODE"><code class="docutils literal notranslate"><span class="pre">set_CH0_CSR_DIVMODE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18get_CH0_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">get_CH0_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18set_CH0_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">set_CH0_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20clear_CH0_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">clear_CH0_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm21toggle_CH0_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH0_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18get_CH0_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">get_CH0_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18set_CH0_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">set_CH0_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20clear_CH0_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH0_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm21toggle_CH0_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH0_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH0_CSRERbRbRbRbR11PWM_DIVMODERbRb"><code class="docutils literal notranslate"><span class="pre">get_CH0_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH0_CSREbbbb11PWM_DIVMODEbb"><code class="docutils literal notranslate"><span class="pre">set_CH0_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16get_CH0_DIV_FRACEv"><code class="docutils literal notranslate"><span class="pre">get_CH0_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16set_CH0_DIV_FRACE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH0_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15get_CH0_DIV_INTEv"><code class="docutils literal notranslate"><span class="pre">get_CH0_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15set_CH0_DIV_INTE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH0_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH0_DIVER7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_CH0_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH0_DIVE7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH0_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH0_CTREv"><code class="docutils literal notranslate"><span class="pre">get_CH0_CTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH0_CTRE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH0_CTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_CH0_CC_AEv"><code class="docutils literal notranslate"><span class="pre">get_CH0_CC_A()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_CH0_CC_AE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH0_CC_A()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_CH0_CC_BEv"><code class="docutils literal notranslate"><span class="pre">get_CH0_CC_B()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_CH0_CC_BE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH0_CC_B()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10get_CH0_CCER8uint16_tR8uint16_t"><code class="docutils literal notranslate"><span class="pre">get_CH0_CC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10set_CH0_CCE8uint16_t8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH0_CC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH0_TOPEv"><code class="docutils literal notranslate"><span class="pre">get_CH0_TOP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH0_TOPE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH0_TOP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14get_CH1_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">get_CH1_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14set_CH1_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">set_CH1_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16clear_CH1_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">clear_CH1_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17toggle_CH1_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH1_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm22get_CH1_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">get_CH1_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm22set_CH1_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">set_CH1_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm24clear_CH1_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">clear_CH1_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm25toggle_CH1_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH1_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17get_CH1_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">get_CH1_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17set_CH1_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">set_CH1_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19clear_CH1_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH1_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20toggle_CH1_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH1_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17get_CH1_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">get_CH1_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17set_CH1_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">set_CH1_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19clear_CH1_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH1_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20toggle_CH1_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH1_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19get_CH1_CSR_DIVMODEEv"><code class="docutils literal notranslate"><span class="pre">get_CH1_CSR_DIVMODE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19set_CH1_CSR_DIVMODEE11PWM_DIVMODE"><code class="docutils literal notranslate"><span class="pre">set_CH1_CSR_DIVMODE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18get_CH1_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">get_CH1_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18set_CH1_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">set_CH1_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20clear_CH1_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">clear_CH1_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm21toggle_CH1_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH1_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18get_CH1_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">get_CH1_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18set_CH1_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">set_CH1_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20clear_CH1_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH1_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm21toggle_CH1_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH1_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH1_CSRERbRbRbRbR11PWM_DIVMODERbRb"><code class="docutils literal notranslate"><span class="pre">get_CH1_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH1_CSREbbbb11PWM_DIVMODEbb"><code class="docutils literal notranslate"><span class="pre">set_CH1_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16get_CH1_DIV_FRACEv"><code class="docutils literal notranslate"><span class="pre">get_CH1_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16set_CH1_DIV_FRACE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH1_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15get_CH1_DIV_INTEv"><code class="docutils literal notranslate"><span class="pre">get_CH1_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15set_CH1_DIV_INTE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH1_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH1_DIVER7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_CH1_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH1_DIVE7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH1_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH1_CTREv"><code class="docutils literal notranslate"><span class="pre">get_CH1_CTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH1_CTRE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH1_CTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_CH1_CC_AEv"><code class="docutils literal notranslate"><span class="pre">get_CH1_CC_A()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_CH1_CC_AE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH1_CC_A()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_CH1_CC_BEv"><code class="docutils literal notranslate"><span class="pre">get_CH1_CC_B()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_CH1_CC_BE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH1_CC_B()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10get_CH1_CCER8uint16_tR8uint16_t"><code class="docutils literal notranslate"><span class="pre">get_CH1_CC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10set_CH1_CCE8uint16_t8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH1_CC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH1_TOPEv"><code class="docutils literal notranslate"><span class="pre">get_CH1_TOP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH1_TOPE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH1_TOP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14get_CH2_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">get_CH2_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14set_CH2_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">set_CH2_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16clear_CH2_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">clear_CH2_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17toggle_CH2_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH2_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm22get_CH2_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">get_CH2_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm22set_CH2_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">set_CH2_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm24clear_CH2_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">clear_CH2_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm25toggle_CH2_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH2_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17get_CH2_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">get_CH2_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17set_CH2_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">set_CH2_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19clear_CH2_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH2_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20toggle_CH2_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH2_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17get_CH2_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">get_CH2_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17set_CH2_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">set_CH2_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19clear_CH2_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH2_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20toggle_CH2_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH2_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19get_CH2_CSR_DIVMODEEv"><code class="docutils literal notranslate"><span class="pre">get_CH2_CSR_DIVMODE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19set_CH2_CSR_DIVMODEE11PWM_DIVMODE"><code class="docutils literal notranslate"><span class="pre">set_CH2_CSR_DIVMODE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18get_CH2_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">get_CH2_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18set_CH2_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">set_CH2_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20clear_CH2_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">clear_CH2_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm21toggle_CH2_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH2_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18get_CH2_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">get_CH2_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18set_CH2_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">set_CH2_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20clear_CH2_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH2_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm21toggle_CH2_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH2_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH2_CSRERbRbRbRbR11PWM_DIVMODERbRb"><code class="docutils literal notranslate"><span class="pre">get_CH2_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH2_CSREbbbb11PWM_DIVMODEbb"><code class="docutils literal notranslate"><span class="pre">set_CH2_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16get_CH2_DIV_FRACEv"><code class="docutils literal notranslate"><span class="pre">get_CH2_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16set_CH2_DIV_FRACE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH2_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15get_CH2_DIV_INTEv"><code class="docutils literal notranslate"><span class="pre">get_CH2_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15set_CH2_DIV_INTE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH2_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH2_DIVER7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_CH2_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH2_DIVE7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH2_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH2_CTREv"><code class="docutils literal notranslate"><span class="pre">get_CH2_CTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH2_CTRE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH2_CTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_CH2_CC_AEv"><code class="docutils literal notranslate"><span class="pre">get_CH2_CC_A()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_CH2_CC_AE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH2_CC_A()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_CH2_CC_BEv"><code class="docutils literal notranslate"><span class="pre">get_CH2_CC_B()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_CH2_CC_BE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH2_CC_B()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10get_CH2_CCER8uint16_tR8uint16_t"><code class="docutils literal notranslate"><span class="pre">get_CH2_CC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10set_CH2_CCE8uint16_t8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH2_CC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH2_TOPEv"><code class="docutils literal notranslate"><span class="pre">get_CH2_TOP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH2_TOPE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH2_TOP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14get_CH3_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">get_CH3_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14set_CH3_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">set_CH3_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16clear_CH3_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">clear_CH3_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17toggle_CH3_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH3_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm22get_CH3_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">get_CH3_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm22set_CH3_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">set_CH3_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm24clear_CH3_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">clear_CH3_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm25toggle_CH3_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH3_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17get_CH3_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">get_CH3_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17set_CH3_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">set_CH3_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19clear_CH3_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH3_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20toggle_CH3_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH3_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17get_CH3_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">get_CH3_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17set_CH3_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">set_CH3_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19clear_CH3_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH3_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20toggle_CH3_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH3_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19get_CH3_CSR_DIVMODEEv"><code class="docutils literal notranslate"><span class="pre">get_CH3_CSR_DIVMODE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19set_CH3_CSR_DIVMODEE11PWM_DIVMODE"><code class="docutils literal notranslate"><span class="pre">set_CH3_CSR_DIVMODE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18get_CH3_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">get_CH3_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18set_CH3_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">set_CH3_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20clear_CH3_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">clear_CH3_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm21toggle_CH3_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH3_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18get_CH3_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">get_CH3_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18set_CH3_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">set_CH3_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20clear_CH3_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH3_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm21toggle_CH3_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH3_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH3_CSRERbRbRbRbR11PWM_DIVMODERbRb"><code class="docutils literal notranslate"><span class="pre">get_CH3_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH3_CSREbbbb11PWM_DIVMODEbb"><code class="docutils literal notranslate"><span class="pre">set_CH3_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16get_CH3_DIV_FRACEv"><code class="docutils literal notranslate"><span class="pre">get_CH3_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16set_CH3_DIV_FRACE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH3_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15get_CH3_DIV_INTEv"><code class="docutils literal notranslate"><span class="pre">get_CH3_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15set_CH3_DIV_INTE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH3_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH3_DIVER7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_CH3_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH3_DIVE7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH3_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH3_CTREv"><code class="docutils literal notranslate"><span class="pre">get_CH3_CTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH3_CTRE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH3_CTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_CH3_CC_AEv"><code class="docutils literal notranslate"><span class="pre">get_CH3_CC_A()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_CH3_CC_AE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH3_CC_A()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_CH3_CC_BEv"><code class="docutils literal notranslate"><span class="pre">get_CH3_CC_B()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_CH3_CC_BE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH3_CC_B()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10get_CH3_CCER8uint16_tR8uint16_t"><code class="docutils literal notranslate"><span class="pre">get_CH3_CC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10set_CH3_CCE8uint16_t8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH3_CC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH3_TOPEv"><code class="docutils literal notranslate"><span class="pre">get_CH3_TOP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH3_TOPE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH3_TOP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14get_CH4_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">get_CH4_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14set_CH4_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">set_CH4_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16clear_CH4_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">clear_CH4_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17toggle_CH4_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH4_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm22get_CH4_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">get_CH4_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm22set_CH4_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">set_CH4_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm24clear_CH4_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">clear_CH4_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm25toggle_CH4_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH4_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17get_CH4_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">get_CH4_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17set_CH4_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">set_CH4_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19clear_CH4_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH4_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20toggle_CH4_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH4_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17get_CH4_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">get_CH4_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17set_CH4_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">set_CH4_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19clear_CH4_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH4_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20toggle_CH4_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH4_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19get_CH4_CSR_DIVMODEEv"><code class="docutils literal notranslate"><span class="pre">get_CH4_CSR_DIVMODE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19set_CH4_CSR_DIVMODEE11PWM_DIVMODE"><code class="docutils literal notranslate"><span class="pre">set_CH4_CSR_DIVMODE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18get_CH4_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">get_CH4_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18set_CH4_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">set_CH4_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20clear_CH4_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">clear_CH4_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm21toggle_CH4_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH4_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18get_CH4_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">get_CH4_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18set_CH4_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">set_CH4_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20clear_CH4_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH4_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm21toggle_CH4_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH4_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH4_CSRERbRbRbRbR11PWM_DIVMODERbRb"><code class="docutils literal notranslate"><span class="pre">get_CH4_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH4_CSREbbbb11PWM_DIVMODEbb"><code class="docutils literal notranslate"><span class="pre">set_CH4_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16get_CH4_DIV_FRACEv"><code class="docutils literal notranslate"><span class="pre">get_CH4_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16set_CH4_DIV_FRACE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH4_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15get_CH4_DIV_INTEv"><code class="docutils literal notranslate"><span class="pre">get_CH4_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15set_CH4_DIV_INTE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH4_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH4_DIVER7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_CH4_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH4_DIVE7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH4_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH4_CTREv"><code class="docutils literal notranslate"><span class="pre">get_CH4_CTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH4_CTRE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH4_CTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_CH4_CC_AEv"><code class="docutils literal notranslate"><span class="pre">get_CH4_CC_A()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_CH4_CC_AE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH4_CC_A()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_CH4_CC_BEv"><code class="docutils literal notranslate"><span class="pre">get_CH4_CC_B()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_CH4_CC_BE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH4_CC_B()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10get_CH4_CCER8uint16_tR8uint16_t"><code class="docutils literal notranslate"><span class="pre">get_CH4_CC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10set_CH4_CCE8uint16_t8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH4_CC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH4_TOPEv"><code class="docutils literal notranslate"><span class="pre">get_CH4_TOP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH4_TOPE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH4_TOP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14get_CH5_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">get_CH5_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14set_CH5_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">set_CH5_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16clear_CH5_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">clear_CH5_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17toggle_CH5_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH5_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm22get_CH5_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">get_CH5_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm22set_CH5_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">set_CH5_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm24clear_CH5_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">clear_CH5_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm25toggle_CH5_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH5_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17get_CH5_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">get_CH5_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17set_CH5_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">set_CH5_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19clear_CH5_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH5_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20toggle_CH5_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH5_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17get_CH5_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">get_CH5_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17set_CH5_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">set_CH5_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19clear_CH5_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH5_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20toggle_CH5_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH5_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19get_CH5_CSR_DIVMODEEv"><code class="docutils literal notranslate"><span class="pre">get_CH5_CSR_DIVMODE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19set_CH5_CSR_DIVMODEE11PWM_DIVMODE"><code class="docutils literal notranslate"><span class="pre">set_CH5_CSR_DIVMODE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18get_CH5_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">get_CH5_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18set_CH5_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">set_CH5_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20clear_CH5_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">clear_CH5_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm21toggle_CH5_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH5_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18get_CH5_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">get_CH5_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18set_CH5_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">set_CH5_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20clear_CH5_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH5_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm21toggle_CH5_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH5_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH5_CSRERbRbRbRbR11PWM_DIVMODERbRb"><code class="docutils literal notranslate"><span class="pre">get_CH5_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH5_CSREbbbb11PWM_DIVMODEbb"><code class="docutils literal notranslate"><span class="pre">set_CH5_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16get_CH5_DIV_FRACEv"><code class="docutils literal notranslate"><span class="pre">get_CH5_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16set_CH5_DIV_FRACE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH5_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15get_CH5_DIV_INTEv"><code class="docutils literal notranslate"><span class="pre">get_CH5_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15set_CH5_DIV_INTE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH5_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH5_DIVER7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_CH5_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH5_DIVE7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH5_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH5_CTREv"><code class="docutils literal notranslate"><span class="pre">get_CH5_CTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH5_CTRE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH5_CTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_CH5_CC_AEv"><code class="docutils literal notranslate"><span class="pre">get_CH5_CC_A()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_CH5_CC_AE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH5_CC_A()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_CH5_CC_BEv"><code class="docutils literal notranslate"><span class="pre">get_CH5_CC_B()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_CH5_CC_BE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH5_CC_B()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10get_CH5_CCER8uint16_tR8uint16_t"><code class="docutils literal notranslate"><span class="pre">get_CH5_CC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10set_CH5_CCE8uint16_t8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH5_CC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH5_TOPEv"><code class="docutils literal notranslate"><span class="pre">get_CH5_TOP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH5_TOPE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH5_TOP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14get_CH6_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">get_CH6_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14set_CH6_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">set_CH6_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16clear_CH6_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">clear_CH6_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17toggle_CH6_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH6_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm22get_CH6_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">get_CH6_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm22set_CH6_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">set_CH6_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm24clear_CH6_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">clear_CH6_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm25toggle_CH6_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH6_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17get_CH6_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">get_CH6_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17set_CH6_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">set_CH6_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19clear_CH6_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH6_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20toggle_CH6_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH6_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17get_CH6_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">get_CH6_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17set_CH6_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">set_CH6_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19clear_CH6_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH6_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20toggle_CH6_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH6_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19get_CH6_CSR_DIVMODEEv"><code class="docutils literal notranslate"><span class="pre">get_CH6_CSR_DIVMODE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19set_CH6_CSR_DIVMODEE11PWM_DIVMODE"><code class="docutils literal notranslate"><span class="pre">set_CH6_CSR_DIVMODE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18get_CH6_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">get_CH6_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18set_CH6_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">set_CH6_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20clear_CH6_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">clear_CH6_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm21toggle_CH6_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH6_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18get_CH6_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">get_CH6_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18set_CH6_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">set_CH6_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20clear_CH6_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH6_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm21toggle_CH6_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH6_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH6_CSRERbRbRbRbR11PWM_DIVMODERbRb"><code class="docutils literal notranslate"><span class="pre">get_CH6_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH6_CSREbbbb11PWM_DIVMODEbb"><code class="docutils literal notranslate"><span class="pre">set_CH6_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16get_CH6_DIV_FRACEv"><code class="docutils literal notranslate"><span class="pre">get_CH6_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16set_CH6_DIV_FRACE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH6_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15get_CH6_DIV_INTEv"><code class="docutils literal notranslate"><span class="pre">get_CH6_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15set_CH6_DIV_INTE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH6_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH6_DIVER7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_CH6_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH6_DIVE7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH6_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH6_CTREv"><code class="docutils literal notranslate"><span class="pre">get_CH6_CTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH6_CTRE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH6_CTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_CH6_CC_AEv"><code class="docutils literal notranslate"><span class="pre">get_CH6_CC_A()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_CH6_CC_AE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH6_CC_A()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_CH6_CC_BEv"><code class="docutils literal notranslate"><span class="pre">get_CH6_CC_B()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_CH6_CC_BE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH6_CC_B()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10get_CH6_CCER8uint16_tR8uint16_t"><code class="docutils literal notranslate"><span class="pre">get_CH6_CC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10set_CH6_CCE8uint16_t8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH6_CC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH6_TOPEv"><code class="docutils literal notranslate"><span class="pre">get_CH6_TOP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH6_TOPE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH6_TOP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14get_CH7_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">get_CH7_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14set_CH7_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">set_CH7_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16clear_CH7_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">clear_CH7_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17toggle_CH7_CSR_ENEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH7_CSR_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm22get_CH7_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">get_CH7_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm22set_CH7_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">set_CH7_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm24clear_CH7_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">clear_CH7_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm25toggle_CH7_CSR_PH_CORRECTEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH7_CSR_PH_CORRECT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17get_CH7_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">get_CH7_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17set_CH7_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">set_CH7_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19clear_CH7_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH7_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20toggle_CH7_CSR_A_INVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH7_CSR_A_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17get_CH7_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">get_CH7_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm17set_CH7_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">set_CH7_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19clear_CH7_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH7_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20toggle_CH7_CSR_B_INVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH7_CSR_B_INV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19get_CH7_CSR_DIVMODEEv"><code class="docutils literal notranslate"><span class="pre">get_CH7_CSR_DIVMODE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm19set_CH7_CSR_DIVMODEE11PWM_DIVMODE"><code class="docutils literal notranslate"><span class="pre">set_CH7_CSR_DIVMODE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18get_CH7_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">get_CH7_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18set_CH7_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">set_CH7_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20clear_CH7_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">clear_CH7_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm21toggle_CH7_CSR_PH_RETEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH7_CSR_PH_RET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18get_CH7_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">get_CH7_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm18set_CH7_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">set_CH7_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm20clear_CH7_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">clear_CH7_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm21toggle_CH7_CSR_PH_ADVEv"><code class="docutils literal notranslate"><span class="pre">toggle_CH7_CSR_PH_ADV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH7_CSRERbRbRbRbR11PWM_DIVMODERbRb"><code class="docutils literal notranslate"><span class="pre">get_CH7_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH7_CSREbbbb11PWM_DIVMODEbb"><code class="docutils literal notranslate"><span class="pre">set_CH7_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16get_CH7_DIV_FRACEv"><code class="docutils literal notranslate"><span class="pre">get_CH7_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm16set_CH7_DIV_FRACE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH7_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15get_CH7_DIV_INTEv"><code class="docutils literal notranslate"><span class="pre">get_CH7_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15set_CH7_DIV_INTE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH7_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH7_DIVER7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_CH7_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH7_DIVE7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CH7_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH7_CTREv"><code class="docutils literal notranslate"><span class="pre">get_CH7_CTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH7_CTRE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH7_CTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_CH7_CC_AEv"><code class="docutils literal notranslate"><span class="pre">get_CH7_CC_A()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_CH7_CC_AE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH7_CC_A()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_CH7_CC_BEv"><code class="docutils literal notranslate"><span class="pre">get_CH7_CC_B()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_CH7_CC_BE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH7_CC_B()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10get_CH7_CCER8uint16_tR8uint16_t"><code class="docutils literal notranslate"><span class="pre">get_CH7_CC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10set_CH7_CCE8uint16_t8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH7_CC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11get_CH7_TOPEv"><code class="docutils literal notranslate"><span class="pre">get_CH7_TOP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm11set_CH7_TOPE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_CH7_TOP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10get_EN_CH0Ev"><code class="docutils literal notranslate"><span class="pre">get_EN_CH0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10set_EN_CH0Ev"><code class="docutils literal notranslate"><span class="pre">set_EN_CH0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12clear_EN_CH0Ev"><code class="docutils literal notranslate"><span class="pre">clear_EN_CH0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm13toggle_EN_CH0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_EN_CH0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10get_EN_CH1Ev"><code class="docutils literal notranslate"><span class="pre">get_EN_CH1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10set_EN_CH1Ev"><code class="docutils literal notranslate"><span class="pre">set_EN_CH1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12clear_EN_CH1Ev"><code class="docutils literal notranslate"><span class="pre">clear_EN_CH1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm13toggle_EN_CH1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_EN_CH1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10get_EN_CH2Ev"><code class="docutils literal notranslate"><span class="pre">get_EN_CH2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10set_EN_CH2Ev"><code class="docutils literal notranslate"><span class="pre">set_EN_CH2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12clear_EN_CH2Ev"><code class="docutils literal notranslate"><span class="pre">clear_EN_CH2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm13toggle_EN_CH2Ev"><code class="docutils literal notranslate"><span class="pre">toggle_EN_CH2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10get_EN_CH3Ev"><code class="docutils literal notranslate"><span class="pre">get_EN_CH3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10set_EN_CH3Ev"><code class="docutils literal notranslate"><span class="pre">set_EN_CH3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12clear_EN_CH3Ev"><code class="docutils literal notranslate"><span class="pre">clear_EN_CH3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm13toggle_EN_CH3Ev"><code class="docutils literal notranslate"><span class="pre">toggle_EN_CH3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10get_EN_CH4Ev"><code class="docutils literal notranslate"><span class="pre">get_EN_CH4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10set_EN_CH4Ev"><code class="docutils literal notranslate"><span class="pre">set_EN_CH4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12clear_EN_CH4Ev"><code class="docutils literal notranslate"><span class="pre">clear_EN_CH4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm13toggle_EN_CH4Ev"><code class="docutils literal notranslate"><span class="pre">toggle_EN_CH4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10get_EN_CH5Ev"><code class="docutils literal notranslate"><span class="pre">get_EN_CH5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10set_EN_CH5Ev"><code class="docutils literal notranslate"><span class="pre">set_EN_CH5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12clear_EN_CH5Ev"><code class="docutils literal notranslate"><span class="pre">clear_EN_CH5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm13toggle_EN_CH5Ev"><code class="docutils literal notranslate"><span class="pre">toggle_EN_CH5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10get_EN_CH6Ev"><code class="docutils literal notranslate"><span class="pre">get_EN_CH6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10set_EN_CH6Ev"><code class="docutils literal notranslate"><span class="pre">set_EN_CH6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12clear_EN_CH6Ev"><code class="docutils literal notranslate"><span class="pre">clear_EN_CH6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm13toggle_EN_CH6Ev"><code class="docutils literal notranslate"><span class="pre">toggle_EN_CH6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10get_EN_CH7Ev"><code class="docutils literal notranslate"><span class="pre">get_EN_CH7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm10set_EN_CH7Ev"><code class="docutils literal notranslate"><span class="pre">set_EN_CH7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12clear_EN_CH7Ev"><code class="docutils literal notranslate"><span class="pre">clear_EN_CH7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm13toggle_EN_CH7Ev"><code class="docutils literal notranslate"><span class="pre">toggle_EN_CH7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm6get_ENERbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm6set_ENEbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTR_CH0Ev"><code class="docutils literal notranslate"><span class="pre">get_INTR_CH0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTR_CH0Ev"><code class="docutils literal notranslate"><span class="pre">set_INTR_CH0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTR_CH0Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTR_CH0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTR_CH0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_CH0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTR_CH1Ev"><code class="docutils literal notranslate"><span class="pre">get_INTR_CH1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTR_CH1Ev"><code class="docutils literal notranslate"><span class="pre">set_INTR_CH1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTR_CH1Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTR_CH1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTR_CH1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_CH1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTR_CH2Ev"><code class="docutils literal notranslate"><span class="pre">get_INTR_CH2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTR_CH2Ev"><code class="docutils literal notranslate"><span class="pre">set_INTR_CH2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTR_CH2Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTR_CH2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTR_CH2Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_CH2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTR_CH3Ev"><code class="docutils literal notranslate"><span class="pre">get_INTR_CH3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTR_CH3Ev"><code class="docutils literal notranslate"><span class="pre">set_INTR_CH3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTR_CH3Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTR_CH3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTR_CH3Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_CH3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTR_CH4Ev"><code class="docutils literal notranslate"><span class="pre">get_INTR_CH4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTR_CH4Ev"><code class="docutils literal notranslate"><span class="pre">set_INTR_CH4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTR_CH4Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTR_CH4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTR_CH4Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_CH4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTR_CH5Ev"><code class="docutils literal notranslate"><span class="pre">get_INTR_CH5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTR_CH5Ev"><code class="docutils literal notranslate"><span class="pre">set_INTR_CH5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTR_CH5Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTR_CH5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTR_CH5Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_CH5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTR_CH6Ev"><code class="docutils literal notranslate"><span class="pre">get_INTR_CH6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTR_CH6Ev"><code class="docutils literal notranslate"><span class="pre">set_INTR_CH6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTR_CH6Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTR_CH6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTR_CH6Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_CH6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTR_CH7Ev"><code class="docutils literal notranslate"><span class="pre">get_INTR_CH7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTR_CH7Ev"><code class="docutils literal notranslate"><span class="pre">set_INTR_CH7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTR_CH7Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTR_CH7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTR_CH7Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_CH7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm8get_INTRERbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_INTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm8set_INTREbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_INTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTE_CH0Ev"><code class="docutils literal notranslate"><span class="pre">get_INTE_CH0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTE_CH0Ev"><code class="docutils literal notranslate"><span class="pre">set_INTE_CH0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTE_CH0Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTE_CH0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTE_CH0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTE_CH0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTE_CH1Ev"><code class="docutils literal notranslate"><span class="pre">get_INTE_CH1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTE_CH1Ev"><code class="docutils literal notranslate"><span class="pre">set_INTE_CH1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTE_CH1Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTE_CH1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTE_CH1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTE_CH1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTE_CH2Ev"><code class="docutils literal notranslate"><span class="pre">get_INTE_CH2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTE_CH2Ev"><code class="docutils literal notranslate"><span class="pre">set_INTE_CH2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTE_CH2Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTE_CH2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTE_CH2Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTE_CH2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTE_CH3Ev"><code class="docutils literal notranslate"><span class="pre">get_INTE_CH3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTE_CH3Ev"><code class="docutils literal notranslate"><span class="pre">set_INTE_CH3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTE_CH3Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTE_CH3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTE_CH3Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTE_CH3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTE_CH4Ev"><code class="docutils literal notranslate"><span class="pre">get_INTE_CH4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTE_CH4Ev"><code class="docutils literal notranslate"><span class="pre">set_INTE_CH4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTE_CH4Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTE_CH4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTE_CH4Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTE_CH4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTE_CH5Ev"><code class="docutils literal notranslate"><span class="pre">get_INTE_CH5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTE_CH5Ev"><code class="docutils literal notranslate"><span class="pre">set_INTE_CH5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTE_CH5Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTE_CH5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTE_CH5Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTE_CH5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTE_CH6Ev"><code class="docutils literal notranslate"><span class="pre">get_INTE_CH6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTE_CH6Ev"><code class="docutils literal notranslate"><span class="pre">set_INTE_CH6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTE_CH6Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTE_CH6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTE_CH6Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTE_CH6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTE_CH7Ev"><code class="docutils literal notranslate"><span class="pre">get_INTE_CH7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTE_CH7Ev"><code class="docutils literal notranslate"><span class="pre">set_INTE_CH7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTE_CH7Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTE_CH7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTE_CH7Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTE_CH7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm8get_INTEERbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_INTE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm8set_INTEEbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_INTE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTF_CH0Ev"><code class="docutils literal notranslate"><span class="pre">get_INTF_CH0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTF_CH0Ev"><code class="docutils literal notranslate"><span class="pre">set_INTF_CH0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTF_CH0Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTF_CH0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTF_CH0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTF_CH0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTF_CH1Ev"><code class="docutils literal notranslate"><span class="pre">get_INTF_CH1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTF_CH1Ev"><code class="docutils literal notranslate"><span class="pre">set_INTF_CH1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTF_CH1Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTF_CH1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTF_CH1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTF_CH1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTF_CH2Ev"><code class="docutils literal notranslate"><span class="pre">get_INTF_CH2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTF_CH2Ev"><code class="docutils literal notranslate"><span class="pre">set_INTF_CH2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTF_CH2Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTF_CH2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTF_CH2Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTF_CH2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTF_CH3Ev"><code class="docutils literal notranslate"><span class="pre">get_INTF_CH3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTF_CH3Ev"><code class="docutils literal notranslate"><span class="pre">set_INTF_CH3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTF_CH3Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTF_CH3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTF_CH3Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTF_CH3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTF_CH4Ev"><code class="docutils literal notranslate"><span class="pre">get_INTF_CH4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTF_CH4Ev"><code class="docutils literal notranslate"><span class="pre">set_INTF_CH4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTF_CH4Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTF_CH4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTF_CH4Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTF_CH4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTF_CH5Ev"><code class="docutils literal notranslate"><span class="pre">get_INTF_CH5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTF_CH5Ev"><code class="docutils literal notranslate"><span class="pre">set_INTF_CH5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTF_CH5Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTF_CH5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTF_CH5Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTF_CH5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTF_CH6Ev"><code class="docutils literal notranslate"><span class="pre">get_INTF_CH6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTF_CH6Ev"><code class="docutils literal notranslate"><span class="pre">set_INTF_CH6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTF_CH6Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTF_CH6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTF_CH6Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTF_CH6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTF_CH7Ev"><code class="docutils literal notranslate"><span class="pre">get_INTF_CH7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12set_INTF_CH7Ev"><code class="docutils literal notranslate"><span class="pre">set_INTF_CH7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm14clear_INTF_CH7Ev"><code class="docutils literal notranslate"><span class="pre">clear_INTF_CH7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm15toggle_INTF_CH7Ev"><code class="docutils literal notranslate"><span class="pre">toggle_INTF_CH7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm8get_INTFERbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_INTF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm8set_INTFEbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_INTF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTS_CH0Ev"><code class="docutils literal notranslate"><span class="pre">get_INTS_CH0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTS_CH1Ev"><code class="docutils literal notranslate"><span class="pre">get_INTS_CH1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTS_CH2Ev"><code class="docutils literal notranslate"><span class="pre">get_INTS_CH2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTS_CH3Ev"><code class="docutils literal notranslate"><span class="pre">get_INTS_CH3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTS_CH4Ev"><code class="docutils literal notranslate"><span class="pre">get_INTS_CH4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTS_CH5Ev"><code class="docutils literal notranslate"><span class="pre">get_INTS_CH5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTS_CH6Ev"><code class="docutils literal notranslate"><span class="pre">get_INTS_CH6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm12get_INTS_CH7Ev"><code class="docutils literal notranslate"><span class="pre">get_INTS_CH7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403pwm8get_INTSERbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_INTS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH0_CSRE"><code class="docutils literal notranslate"><span class="pre">CH0_CSR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH0_DIVE"><code class="docutils literal notranslate"><span class="pre">CH0_DIV</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH0_CTRE"><code class="docutils literal notranslate"><span class="pre">CH0_CTR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm6CH0_CCE"><code class="docutils literal notranslate"><span class="pre">CH0_CC</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH0_TOPE"><code class="docutils literal notranslate"><span class="pre">CH0_TOP</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH1_CSRE"><code class="docutils literal notranslate"><span class="pre">CH1_CSR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH1_DIVE"><code class="docutils literal notranslate"><span class="pre">CH1_DIV</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH1_CTRE"><code class="docutils literal notranslate"><span class="pre">CH1_CTR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm6CH1_CCE"><code class="docutils literal notranslate"><span class="pre">CH1_CC</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH1_TOPE"><code class="docutils literal notranslate"><span class="pre">CH1_TOP</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH2_CSRE"><code class="docutils literal notranslate"><span class="pre">CH2_CSR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH2_DIVE"><code class="docutils literal notranslate"><span class="pre">CH2_DIV</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH2_CTRE"><code class="docutils literal notranslate"><span class="pre">CH2_CTR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm6CH2_CCE"><code class="docutils literal notranslate"><span class="pre">CH2_CC</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH2_TOPE"><code class="docutils literal notranslate"><span class="pre">CH2_TOP</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH3_CSRE"><code class="docutils literal notranslate"><span class="pre">CH3_CSR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH3_DIVE"><code class="docutils literal notranslate"><span class="pre">CH3_DIV</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH3_CTRE"><code class="docutils literal notranslate"><span class="pre">CH3_CTR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm6CH3_CCE"><code class="docutils literal notranslate"><span class="pre">CH3_CC</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH3_TOPE"><code class="docutils literal notranslate"><span class="pre">CH3_TOP</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH4_CSRE"><code class="docutils literal notranslate"><span class="pre">CH4_CSR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH4_DIVE"><code class="docutils literal notranslate"><span class="pre">CH4_DIV</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH4_CTRE"><code class="docutils literal notranslate"><span class="pre">CH4_CTR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm6CH4_CCE"><code class="docutils literal notranslate"><span class="pre">CH4_CC</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH4_TOPE"><code class="docutils literal notranslate"><span class="pre">CH4_TOP</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH5_CSRE"><code class="docutils literal notranslate"><span class="pre">CH5_CSR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH5_DIVE"><code class="docutils literal notranslate"><span class="pre">CH5_DIV</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH5_CTRE"><code class="docutils literal notranslate"><span class="pre">CH5_CTR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm6CH5_CCE"><code class="docutils literal notranslate"><span class="pre">CH5_CC</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH5_TOPE"><code class="docutils literal notranslate"><span class="pre">CH5_TOP</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH6_CSRE"><code class="docutils literal notranslate"><span class="pre">CH6_CSR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH6_DIVE"><code class="docutils literal notranslate"><span class="pre">CH6_DIV</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH6_CTRE"><code class="docutils literal notranslate"><span class="pre">CH6_CTR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm6CH6_CCE"><code class="docutils literal notranslate"><span class="pre">CH6_CC</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH6_TOPE"><code class="docutils literal notranslate"><span class="pre">CH6_TOP</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH7_CSRE"><code class="docutils literal notranslate"><span class="pre">CH7_CSR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH7_DIVE"><code class="docutils literal notranslate"><span class="pre">CH7_DIV</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH7_CTRE"><code class="docutils literal notranslate"><span class="pre">CH7_CTR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm6CH7_CCE"><code class="docutils literal notranslate"><span class="pre">CH7_CC</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm7CH7_TOPE"><code class="docutils literal notranslate"><span class="pre">CH7_TOP</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm2ENE"><code class="docutils literal notranslate"><span class="pre">EN</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm4INTRE"><code class="docutils literal notranslate"><span class="pre">INTR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm4INTEE"><code class="docutils literal notranslate"><span class="pre">INTE</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm4INTFE"><code class="docutils literal notranslate"><span class="pre">INTF</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm4INTSE"><code class="docutils literal notranslate"><span class="pre">INTS</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm2idE"><code class="docutils literal notranslate"><span class="pre">id</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403pwm4sizeE"><code class="docutils literal notranslate"><span class="pre">size</span></code></a></li>
</ul>
</li>
</ul>
</li>
</ul>
  </nav></div>

</div></div>
              
            
          </div>
          <footer class="bd-footer-content">
            
<div class="bd-footer-content__inner container">
  
  <div class="footer-item">
    
<p class="component-author">
By Libre Embedded
</p>

  </div>
  
  <div class="footer-item">
    

  <p class="copyright">
    
       Copyright 2026, Libre Embedded.
      <br/>
    
  </p>

  </div>
  
  <div class="footer-item">
    
  </div>
  
  <div class="footer-item">
    
  </div>
  
</div>
          </footer>
        

      </main>
    </div>
  </div>
  
  <!-- Scripts loaded after <body> so the DOM is not blocked -->
  <script src="../_static/scripts/bootstrap.js?digest=dfe6caa3a7d634c4db9b"></script>
<script src="../_static/scripts/pydata-sphinx-theme.js?digest=dfe6caa3a7d634c4db9b"></script>

  <footer class="bd-footer">
  </footer>
  </body>
</html>