/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.03
Build    : 1.0.17
Hash     : 7566e6a
Date     : Mar 20 2024
Type     : Engineering
Log Time   : Wed Mar 20 12:28:31 2024 GMT

[ 17:28:31 ] Analysis has started
[ 17:28:31 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19-march/Validation/RTL_testcases/DSP_new_designs/filt_ppd/Jira_Testcase/EDA-2608/filt_ppd/simple_design/simple_design/run_1/synth_1_1/analysis/simple_design_analyzer.cmd
[ 17:28:31 ] Duration: 68 ms. Max utilization: 43 MB
[ 17:28:32 ] Synthesize has started
[ 17:28:32 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/yosys -s simple_design.ys -l simple_design_synth.log
[ 17:28:46 ] Duration: 14068 ms. Max utilization: 55 MB
[ 17:28:46 ] Packing has started
[ 17:28:46 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19-march/Validation/RTL_testcases/DSP_new_designs/filt_ppd/Jira_Testcase/EDA-2608/filt_ppd/simple_design/simple_design/run_1/synth_1_1/synthesis/fabric_simple_design_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19-march/Validation/RTL_testcases/DSP_new_designs/filt_ppd/Jira_Testcase/EDA-2608/filt_ppd/simple_design/simple_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_simple_design_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report simple_design_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top simple_design --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19-march/Validation/RTL_testcases/DSP_new_designs/filt_ppd/Jira_Testcase/EDA-2608/filt_ppd/simple_design/simple_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_simple_design_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19-march/Validation/RTL_testcases/DSP_new_designs/filt_ppd/Jira_Testcase/EDA-2608/filt_ppd/simple_design/simple_design/run_1/synth_1_1/impl_1_1_1/placement/fabric_simple_design_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19-march/Validation/RTL_testcases/DSP_new_designs/filt_ppd/Jira_Testcase/EDA-2608/filt_ppd/simple_design/simple_design/run_1/synth_1_1/impl_1_1_1/routing/fabric_simple_design_post_synth.route --pack
[ 17:28:46 ] Duration: 237 ms. Max utilization: 219 MB
