{
	"cts__timing__setup__tns__pre_repair": -3230.53,
	"cts__timing__setup__ws__pre_repair": -1.34259,
	"cts__clock__skew__setup__pre_repair": 2.5057,
	"cts__clock__skew__hold__pre_repair": 0.189642,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.198044,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.121835,
	"cts__timing__drv__max_cap__pre_repair": 18,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 3455,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.230858,
	"cts__power__switching__total__pre_repair": 0.113079,
	"cts__power__leakage__total__pre_repair": 0.0302465,
	"cts__power__total__pre_repair": 0.374184,
	"cts__design__io__pre_repair": 495,
	"cts__design__die__area__pre_repair": 2.25e+06,
	"cts__design__core__area__pre_repair": 2.06342e+06,
	"cts__design__instance__count__pre_repair": 167907,
	"cts__design__instance__area__pre_repair": 761770,
	"cts__design__instance__count__stdcell__pre_repair": 167775,
	"cts__design__instance__area__stdcell__pre_repair": 345307,
	"cts__design__instance__count__macros__pre_repair": 132,
	"cts__design__instance__area__macros__pre_repair": 416463,
	"cts__design__instance__utilization__pre_repair": 0.369179,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.209664,
	"cts__timing__setup__tns__post_repair": -3230.53,
	"cts__timing__setup__ws__post_repair": -1.34259,
	"cts__clock__skew__setup__post_repair": 2.5057,
	"cts__clock__skew__hold__post_repair": 0.189642,
	"cts__timing__drv__max_slew_limit__post_repair": 0.198044,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": -0.121835,
	"cts__timing__drv__max_cap__post_repair": 18,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 3455,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.230867,
	"cts__power__switching__total__post_repair": 0.113101,
	"cts__power__leakage__total__post_repair": 0.0302467,
	"cts__power__total__post_repair": 0.374214,
	"cts__design__io__post_repair": 495,
	"cts__design__die__area__post_repair": 2.25e+06,
	"cts__design__core__area__post_repair": 2.06342e+06,
	"cts__design__instance__count__post_repair": 167908,
	"cts__design__instance__area__post_repair": 761773,
	"cts__design__instance__count__stdcell__post_repair": 167776,
	"cts__design__instance__area__stdcell__post_repair": 345310,
	"cts__design__instance__count__macros__post_repair": 132,
	"cts__design__instance__area__macros__post_repair": 416463,
	"cts__design__instance__utilization__post_repair": 0.369181,
	"cts__design__instance__utilization__stdcell__post_repair": 0.209666,
	"cts__design__instance__displacement__total": 1284.44,
	"cts__design__instance__displacement__mean": 0.0075,
	"cts__design__instance__displacement__max": 17.512,
	"cts__route__wirelength__estimated": 5.1721e+06,
	"cts__design__instance__count__setup_buffer": 564,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 6957.78,
	"cts__design__instance__displacement__mean": 0.041,
	"cts__design__instance__displacement__max": 11.9075,
	"cts__route__wirelength__estimated": 5.27727e+06,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": -138.757,
	"cts__timing__setup__ws": -0.236016,
	"cts__clock__skew__setup": 2.50732,
	"cts__clock__skew__hold": 0.188837,
	"cts__timing__drv__max_slew_limit": 0.198879,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": -0.0708182,
	"cts__timing__drv__max_cap": 18,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 1255,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.231632,
	"cts__power__switching__total": 0.113918,
	"cts__power__leakage__total": 0.0304995,
	"cts__power__total": 0.376049,
	"cts__design__io": 495,
	"cts__design__die__area": 2.25e+06,
	"cts__design__core__area": 2.06342e+06,
	"cts__design__instance__count": 168472,
	"cts__design__instance__area": 767412,
	"cts__design__instance__count__stdcell": 168340,
	"cts__design__instance__area__stdcell": 350948,
	"cts__design__instance__count__macros": 132,
	"cts__design__instance__area__macros": 416463,
	"cts__design__instance__utilization": 0.371913,
	"cts__design__instance__utilization__stdcell": 0.21309
}