// Seed: 1018568207
`define pp_7 0
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input id_4,
    input id_5
    , id_7,
    output logic id_6
);
  assign id_0 = 1;
  logic id_8;
endmodule
module module_1 (
    id_1,
    id_2
);
  output id_2;
  inout id_1;
  assign id_6 = 1;
  initial begin
    for (id_6 = 1; 1'b0; id_2 = 1'b0) begin
      id_0 <= id_4;
    end
    id_0 <= #1 id_1;
  end
  assign id_6#(
      .id_1(1),
      .id_5(id_3)
  ) = 1;
  logic id_7;
endmodule
