{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662480829094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662480829095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2021  Intel Corporation. All rights reserved. " "Copyright (C) 2021  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662480829095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662480829095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662480829095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662480829095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662480829095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662480829095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662480829095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662480829095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662480829095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662480829095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662480829095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662480829095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662480829095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662480829095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep  6 16:13:48 2022 " "Processing started: Tue Sep  6 16:13:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662480829095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1662480829095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=mc2101.sdc --do_report_timing mc2101 --model=slow " "Command: quartus_sta --sdc=mc2101.sdc --do_report_timing mc2101 --model=slow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1662480829095 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1662480829163 ""}
{ "Info" "0" "" "Using timing model slow" {  } {  } 0 0 "Using timing model slow" 0 0 "Timing Analyzer" 0 0 1662480829165 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1662480830127 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1662480830127 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1662480830260 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1662480830260 ""}
{ "Info" "ISTA_SDC_FOUND" "mc2101.sdc " "Reading SDC File: 'mc2101.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1662480831702 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1662480831797 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662480831797 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1662480831800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.987 " "Worst-case setup slack is 1.987" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662480832230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662480832230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.987               0.000 sys_clk  " "    1.987               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662480832230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662480832230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.329 " "Worst-case hold slack is 0.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662480832315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662480832315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 sys_clk  " "    0.329               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662480832315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662480832315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.629 " "Worst-case recovery slack is 16.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662480832332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662480832332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.629               0.000 sys_clk  " "   16.629               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662480832332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662480832332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.830 " "Worst-case removal slack is 0.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662480832348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662480832348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.830               0.000 sys_clk  " "    0.830               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662480832348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662480832348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.873 " "Worst-case minimum pulse width slack is 8.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662480832351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662480832351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.873               0.000 sys_clk  " "    8.873               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662480832351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662480832351 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 33 synchronizer chains. " "Report Metastability: Found 33 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1662480832412 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 33 " "Number of Synchronizer Chains Found: 33" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1662480832412 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1662480832412 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1662480832412 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 29.502 ns " "Worst Case Available Settling Time: 29.502 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1662480832412 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1662480832412 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662480832412 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.987 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.987" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sys_clk\}\] " "-to_clock \[get_clocks \{sys_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832512 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832512 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832512 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662480832512 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.987  " "Path #1: Setup slack is 1.987 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|aftab_register:addrReg\|outReg\[7\] " "From Node    : core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|aftab_register:addrReg\|outReg\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ssram_bus_wrap:SRAM\|ssram_fpga:memory\|altsyncram:mem_rtl_0\|altsyncram_pso1:auto_generated\|ram_block1a14~CLOCK1_ENABLE1_0 " "To Node      : ssram_bus_wrap:SRAM\|ssram_fpga:memory\|altsyncram:mem_rtl_0\|altsyncram_pso1:auto_generated\|ram_block1a14~CLOCK1_ENABLE1_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sys_clk " "Launch Clock : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sys_clk (INVERTED) " "Latch Clock  : sys_clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.928      3.928  R        clock network delay " "     3.928      3.928  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.928      0.000     uTco  core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|aftab_register:addrReg\|outReg\[7\] " "     3.928      0.000     uTco  core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|aftab_register:addrReg\|outReg\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.928      0.000 FF  CELL  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|addrReg\|outReg\[7\]\|q " "     3.928      0.000 FF  CELL  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|addrReg\|outReg\[7\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.891      0.963 FF    IC  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|Adder\|\\GEN_HalfAdder:8:HA\|o_carry\|datab " "     4.891      0.963 FF    IC  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|Adder\|\\GEN_HalfAdder:8:HA\|o_carry\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.371      0.480 FF  CELL  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|Adder\|\\GEN_HalfAdder:8:HA\|o_carry\|combout " "     5.371      0.480 FF  CELL  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|Adder\|\\GEN_HalfAdder:8:HA\|o_carry\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.570      0.199 FF    IC  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|Adder\|\\GEN_HalfAdder:13:HA\|o_carry\|datae " "     5.570      0.199 FF    IC  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|Adder\|\\GEN_HalfAdder:13:HA\|o_carry\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.826      0.256 FF  CELL  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|Adder\|\\GEN_HalfAdder:13:HA\|o_carry\|combout " "     5.826      0.256 FF  CELL  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|Adder\|\\GEN_HalfAdder:13:HA\|o_carry\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.046      0.220 FF    IC  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|Adder\|\\GEN_HalfAdder:18:HA\|o_carry\|dataf " "     6.046      0.220 FF    IC  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|Adder\|\\GEN_HalfAdder:18:HA\|o_carry\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.117      0.071 FF  CELL  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|Adder\|\\GEN_HalfAdder:18:HA\|o_carry\|combout " "     6.117      0.071 FF  CELL  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|Adder\|\\GEN_HalfAdder:18:HA\|o_carry\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.900      0.783 FF    IC  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|Adder\|\\GEN_HalfAdder:23:HA\|o_carry\|dataf " "     6.900      0.783 FF    IC  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|Adder\|\\GEN_HalfAdder:23:HA\|o_carry\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.974      0.074 FF  CELL  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|Adder\|\\GEN_HalfAdder:23:HA\|o_carry\|combout " "     6.974      0.074 FF  CELL  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|Adder\|\\GEN_HalfAdder:23:HA\|o_carry\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.259      0.285 FF    IC  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|Adder\|\\GEN_HalfAdder:26:HA\|o_sum\|dataa " "     7.259      0.285 FF    IC  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|Adder\|\\GEN_HalfAdder:26:HA\|o_sum\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.724      0.465 FR  CELL  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|Adder\|\\GEN_HalfAdder:26:HA\|o_sum\|combout " "     7.724      0.465 FR  CELL  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|Adder\|\\GEN_HalfAdder:26:HA\|o_sum\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.152      0.428 RR    IC  AFTAB\|core\|memAddr\[26\]~5\|dataf " "     8.152      0.428 RR    IC  AFTAB\|core\|memAddr\[26\]~5\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.229      0.077 RR  CELL  AFTAB\|core\|memAddr\[26\]~5\|combout " "     8.229      0.077 RR  CELL  AFTAB\|core\|memAddr\[26\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.672      0.443 RR    IC  AFTAB\|selRAM~2\|dataa " "     8.672      0.443 RR    IC  AFTAB\|selRAM~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.179      0.507 RF  CELL  AFTAB\|selRAM~2\|combout " "     9.179      0.507 RF  CELL  AFTAB\|selRAM~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.391      0.212 FF    IC  SRAM\|controller\|next_state.MEM_RD~0\|dataf " "     9.391      0.212 FF    IC  SRAM\|controller\|next_state.MEM_RD~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.466      0.075 FF  CELL  SRAM\|controller\|next_state.MEM_RD~0\|combout " "     9.466      0.075 FF  CELL  SRAM\|controller\|next_state.MEM_RD~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.727      1.261 FF    IC  SRAM\|memory\|mem_rtl_0\|auto_generated\|ram_block1a14\|ena1 " "    10.727      1.261 FF    IC  SRAM\|memory\|mem_rtl_0\|auto_generated\|ram_block1a14\|ena1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.947      0.220 FR  CELL  ssram_bus_wrap:SRAM\|ssram_fpga:memory\|altsyncram:mem_rtl_0\|altsyncram_pso1:auto_generated\|ram_block1a14~CLOCK1_ENABLE1_0 " "    10.947      0.220 FR  CELL  ssram_bus_wrap:SRAM\|ssram_fpga:memory\|altsyncram:mem_rtl_0\|altsyncram_pso1:auto_generated\|ram_block1a14~CLOCK1_ENABLE1_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.064      3.064  F        clock network delay " "    13.064      3.064  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.104      0.040           clock pessimism removed " "    13.104      0.040           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.934     -0.170           clock uncertainty " "    12.934     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.934      0.000     uTsu  ssram_bus_wrap:SRAM\|ssram_fpga:memory\|altsyncram:mem_rtl_0\|altsyncram_pso1:auto_generated\|ram_block1a14~CLOCK1_ENABLE1_0 " "    12.934      0.000     uTsu  ssram_bus_wrap:SRAM\|ssram_fpga:memory\|altsyncram:mem_rtl_0\|altsyncram_pso1:auto_generated\|ram_block1a14~CLOCK1_ENABLE1_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.947 " "Data Arrival Time  :    10.947" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.934 " "Data Required Time :    12.934" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.987  " "Slack              :     1.987 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832513 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662480832513 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.329 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.329" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sys_clk\}\] " "-to_clock \[get_clocks \{sys_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662480832593 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.329  " "Path #1: Hold slack is 0.329 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ssram_bus_wrap:SRAM\|ssram_controller:controller\|current_state.state_bit_0 " "From Node    : ssram_bus_wrap:SRAM\|ssram_controller:controller\|current_state.state_bit_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ssram_bus_wrap:SRAM\|ssram_controller:controller\|current_state.state_bit_1 " "To Node      : ssram_bus_wrap:SRAM\|ssram_controller:controller\|current_state.state_bit_1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sys_clk " "Launch Clock : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sys_clk " "Latch Clock  : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.463      3.463  R        clock network delay " "     3.463      3.463  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.463      0.000     uTco  ssram_bus_wrap:SRAM\|ssram_controller:controller\|current_state.state_bit_0 " "     3.463      0.000     uTco  ssram_bus_wrap:SRAM\|ssram_controller:controller\|current_state.state_bit_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.463      0.000 FF  CELL  SRAM\|controller\|current_state.state_bit_0\|q " "     3.463      0.000 FF  CELL  SRAM\|controller\|current_state.state_bit_0\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.754      0.291 FF    IC  SRAM\|controller\|current_state.state_bit_1~0\|dataf " "     3.754      0.291 FF    IC  SRAM\|controller\|current_state.state_bit_1~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.806      0.052 FR  CELL  SRAM\|controller\|current_state.state_bit_1~0\|combout " "     3.806      0.052 FR  CELL  SRAM\|controller\|current_state.state_bit_1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.806      0.000 RR    IC  SRAM\|controller\|current_state.state_bit_1\|d " "     3.806      0.000 RR    IC  SRAM\|controller\|current_state.state_bit_1\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.861      0.055 RR  CELL  ssram_bus_wrap:SRAM\|ssram_controller:controller\|current_state.state_bit_1 " "     3.861      0.055 RR  CELL  ssram_bus_wrap:SRAM\|ssram_controller:controller\|current_state.state_bit_1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.913      3.913  R        clock network delay " "     3.913      3.913  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.532     -0.381           clock pessimism removed " "     3.532     -0.381           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.532      0.000           clock uncertainty " "     3.532      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.532      0.000      uTh  ssram_bus_wrap:SRAM\|ssram_controller:controller\|current_state.state_bit_1 " "     3.532      0.000      uTh  ssram_bus_wrap:SRAM\|ssram_controller:controller\|current_state.state_bit_1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.861 " "Data Arrival Time  :     3.861" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.532 " "Data Required Time :     3.532" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.329  " "Slack              :     0.329 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832593 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662480832593 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.629 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.629" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sys_clk\}\] " "-to_clock \[get_clocks \{sys_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662480832609 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 16.629  " "Path #1: Recovery slack is 16.629 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : uart_bus_wrap:UART\|uart:uart_periph\|reg_FCR\[1\] " "From Node    : uart_bus_wrap:UART\|uart:uart_periph\|reg_FCR\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : uart_bus_wrap:UART\|uart:uart_periph\|fifo:U_TX_FIFO\|QUEUE\[2\]\[5\] " "To Node      : uart_bus_wrap:UART\|uart:uart_periph\|fifo:U_TX_FIFO\|QUEUE\[2\]\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sys_clk " "Launch Clock : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sys_clk " "Latch Clock  : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.932      3.932  R        clock network delay " "     3.932      3.932  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.932      0.000     uTco  uart_bus_wrap:UART\|uart:uart_periph\|reg_FCR\[1\] " "     3.932      0.000     uTco  uart_bus_wrap:UART\|uart:uart_periph\|reg_FCR\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.932      0.000 FF  CELL  UART\|uart_periph\|reg_FCR\[1\]\|q " "     3.932      0.000 FF  CELL  UART\|uart_periph\|reg_FCR\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.932      0.000 FF    IC  UART\|uart_periph\|U_TX_FIFO\|process_0~3\|datae " "     3.932      0.000 FF    IC  UART\|uart_periph\|U_TX_FIFO\|process_0~3\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.455      0.523 FF  CELL  UART\|uart_periph\|U_TX_FIFO\|process_0~3\|combout " "     4.455      0.523 FF  CELL  UART\|uart_periph\|U_TX_FIFO\|process_0~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.533      2.078 FF    IC  UART\|uart_periph\|U_TX_FIFO\|QUEUE\[2\]\[5\]\|clrn " "     6.533      2.078 FF    IC  UART\|uart_periph\|U_TX_FIFO\|QUEUE\[2\]\[5\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.009      0.476 FR  CELL  uart_bus_wrap:UART\|uart:uart_periph\|fifo:U_TX_FIFO\|QUEUE\[2\]\[5\] " "     7.009      0.476 FR  CELL  uart_bus_wrap:UART\|uart:uart_periph\|fifo:U_TX_FIFO\|QUEUE\[2\]\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.444      3.444  R        clock network delay " "    23.444      3.444  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.808      0.364           clock pessimism removed " "    23.808      0.364           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.638     -0.170           clock uncertainty " "    23.638     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.638      0.000     uTsu  uart_bus_wrap:UART\|uart:uart_periph\|fifo:U_TX_FIFO\|QUEUE\[2\]\[5\] " "    23.638      0.000     uTsu  uart_bus_wrap:UART\|uart:uart_periph\|fifo:U_TX_FIFO\|QUEUE\[2\]\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.009 " "Data Arrival Time  :     7.009" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.638 " "Data Required Time :    23.638" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.629  " "Slack              :    16.629 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832609 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662480832609 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.830 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.830" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sys_clk\}\] " "-to_clock \[get_clocks \{sys_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832624 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662480832624 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.830  " "Path #1: Removal slack is 0.830 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : uart_bus_wrap:UART\|uart:uart_periph\|uart_rx_core:U_RX\|current_state.state_bit_0 " "From Node    : uart_bus_wrap:UART\|uart:uart_periph\|uart_rx_core:U_RX\|current_state.state_bit_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : uart_bus_wrap:UART\|uart:uart_periph\|uart_rx_core:U_RX\|sample " "To Node      : uart_bus_wrap:UART\|uart:uart_periph\|uart_rx_core:U_RX\|sample" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sys_clk " "Launch Clock : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sys_clk " "Latch Clock  : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.474      3.474  R        clock network delay " "     3.474      3.474  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.474      0.000     uTco  uart_bus_wrap:UART\|uart:uart_periph\|uart_rx_core:U_RX\|current_state.state_bit_0 " "     3.474      0.000     uTco  uart_bus_wrap:UART\|uart:uart_periph\|uart_rx_core:U_RX\|current_state.state_bit_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.474      0.000 RR  CELL  UART\|uart_periph\|U_RX\|current_state.state_bit_0\|q " "     3.474      0.000 RR  CELL  UART\|uart_periph\|U_RX\|current_state.state_bit_0\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.742      0.268 RR    IC  UART\|uart_periph\|U_RX\|process_1~0\|dataf " "     3.742      0.268 RR    IC  UART\|uart_periph\|U_RX\|process_1~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.799      0.057 RF  CELL  UART\|uart_periph\|U_RX\|process_1~0\|combout " "     3.799      0.057 RF  CELL  UART\|uart_periph\|U_RX\|process_1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.954      0.155 FF    IC  UART\|uart_periph\|U_RX\|sample\|clrn " "     3.954      0.155 FF    IC  UART\|uart_periph\|U_RX\|sample\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.378      0.424 FR  CELL  uart_bus_wrap:UART\|uart:uart_periph\|uart_rx_core:U_RX\|sample " "     4.378      0.424 FR  CELL  uart_bus_wrap:UART\|uart:uart_periph\|uart_rx_core:U_RX\|sample" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.929      3.929  R        clock network delay " "     3.929      3.929  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.548     -0.381           clock pessimism removed " "     3.548     -0.381           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.548      0.000           clock uncertainty " "     3.548      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.548      0.000      uTh  uart_bus_wrap:UART\|uart:uart_periph\|uart_rx_core:U_RX\|sample " "     3.548      0.000      uTh  uart_bus_wrap:UART\|uart:uart_periph\|uart_rx_core:U_RX\|sample" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.378 " "Data Arrival Time  :     4.378" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.548 " "Data Required Time :     3.548" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.830  " "Slack              :     0.830 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662480832625 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662480832625 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1662480833152 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1662480833162 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "741 " "Peak virtual memory: 741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662480833249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep  6 16:13:53 2022 " "Processing ended: Tue Sep  6 16:13:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662480833249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662480833249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662480833249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1662480833249 ""}
