<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
<!-- OneTrust Cookies Consent Notice start for xilinx.github.io -->

<script src="https://cdn.cookielaw.org/scripttemplates/otSDKStub.js" data-document-language="true" type="text/javascript" charset="UTF-8" data-domain-script="03af8d57-0a04-47a6-8f10-322fa00d8fc7" ></script>
<script type="text/javascript">
function OptanonWrapper() { }
</script>
<!-- OneTrust Cookies Consent Notice end for xilinx.github.io -->
<!-- Google Tag Manager -->
<script type="text/plain" class="optanon-category-C0002">(function(w,d,s,l,i){w[l]=w[l]||[];w[l].push({'gtm.start':
new Date().getTime(),event:'gtm.js'});var f=d.getElementsByTagName(s)[0],
j=d.createElement(s),dl=l!='dataLayer'?'&l='+l:'';j.async=true;j.src=
'//www.googletagmanager.com/gtm.js?id='+i+dl;f.parentNode.insertBefore(j,f);
})(window,document,'script','dataLayer','GTM-5RHQV7');</script>
<!-- End Google Tag Manager -->
  <title>Hardware Architecture of the Platform &mdash; Kria™ KR260 2022.1 documentation</title>
      <link rel="stylesheet" href="../../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../../_static/_static/custom.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../../" id="documentation_options" src="../../../_static/documentation_options.js"></script>
        <script src="../../../_static/jquery.js"></script>
        <script src="../../../_static/underscore.js"></script>
        <script src="../../../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../../../_static/doctools.js"></script>
    <script src="../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../genindex.html" />
    <link rel="search" title="Search" href="../../../search.html" />
    <link rel="next" title="Creating a Vitis Platform" href="../../build_vitis_platform.html" />
    <link rel="prev" title="Software Architecture of the Platform" href="sw_arch_platform.html" /> 
</head>

<body class="wy-body-for-nav">

<!-- Google Tag Manager -->
<noscript><iframe src="//www.googletagmanager.com/ns.html?id=GTM-5RHQV7" height="0" width="0" style="display:none;visibility:hidden" class="optanon-category-C0002"></iframe></noscript>
<!-- End Google Tag Manager --> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
            <a href="../../../index.html" class="icon icon-home"> Kria™ KR260
            <img src="../../../_static/xilinx-header-logo.svg" class="logo" alt="Logo"/>
          </a>
              <div class="version">
                2022.1
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">SOM</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/kria-apps-docs/">Landing Page</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/kria-apps-docs/creating_applications.html">Application Development</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/kria-apps-docs/ubuntu_support.html">Ubuntu Support</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/kria-apps-docs/bootfw.html">Boot Firmware</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/kria-apps-docs/kv260-docs.html">Kria KV260</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/KRS/">Kria Robotics Stack</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">KR260 Applications</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../10gige_vision_camera/10gige_vision_camera_landing.html">10GigE Vision Camera</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../ros2_multinode_communication_via_tsn_landing.html">ROS 2 Multi-Node Communications via TSN</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../ros2_multinode_communication_via_tsn_landing.html#overview">Overview</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ros2_multinode_communication_via_tsn_landing.html#quick-start">Quick Start</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ros2_multinode_communication_via_tsn_landing.html#tutorials">Tutorials</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../ros2_multinode_communication_via_tsn_landing.html#architecture">Architecture</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="sw_arch_platform.html">Software Architecture - Platform</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">Hardware Architecture - Platform</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#introduction">Introduction</a></li>
<li class="toctree-l4"><a class="reference internal" href="#tsn-ip">TSN IP</a></li>
<li class="toctree-l4"><a class="reference internal" href="#time-aware-dma-tadma">Time Aware DMA (TADMA)</a></li>
<li class="toctree-l4"><a class="reference internal" href="#axi-multichannel-dma-mcdma">AXI Multichannel DMA (MCDMA)</a></li>
<li class="toctree-l4"><a class="reference internal" href="#axi-stream-switch">AXI Stream Switch</a></li>
<li class="toctree-l4"><a class="reference internal" href="#test-pmod-controller">Test PMOD controller</a></li>
<li class="toctree-l4"><a class="reference internal" href="#axi-uartlite">AXI Uartlite</a></li>
<li class="toctree-l4"><a class="reference internal" href="#clocks-resets-and-interrupts">Clocks, Resets and Interrupts</a></li>
<li class="toctree-l4"><a class="reference internal" href="#resource-utilization">Resource Utilization</a></li>
<li class="toctree-l4"><a class="reference internal" href="#next-steps">Next Steps</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../ros2_multinode_communication_via_tsn_landing.html#xilinx-support">Xilinx Support</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference external" href="https://www.xilinx.com/products/app-store/kria/ros-2-perception-node.html">ROS 2 Perception Node</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">KR260 Tutorials</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../building_the_design.html">Building the Design components</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../build_vivado_design.html">Building the Hardware design using Vivado</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../build_vitis_platform.html">Creating a Vitis Platform</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../generating_custom_firmware.html">Generating Custom Firmware</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu"  style="background: black" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../index.html">Kria™ KR260</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../index.html" class="icon icon-home"></a> &raquo;</li>
          <li><a href="../ros2_multinode_communication_via_tsn_landing.html">TSN ROS Pub Sub</a> &raquo;</li>
      <li>Hardware Architecture of the Platform</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../_sources/docs/ros2_multinode_communication_via_tsn/docs/hw_arch_platform.md.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <div class="section" id="hardware-architecture-of-the-platform">
<h1>Hardware Architecture of the Platform<a class="headerlink" href="#hardware-architecture-of-the-platform" title="Permalink to this heading">¶</a></h1>
<div class="section" id="introduction">
<h2>Introduction<a class="headerlink" href="#introduction" title="Permalink to this heading">¶</a></h2>
<p>This section describes the design implemented in Programmable Logic (PL).</p>
<p>The PL design provides a platform to support transmission of Ethernet traffic based on traffic shaping protocols. The traffic can be control information to be passed between different nodes in a Robotics system or between various Industrial Field devices. The requirement in these systems would be that the traffic is deterministic.</p>
<p>It also has a RS485 PMOD interface which can be used to connect to RS485 peripherals like actuators, sensors etc. These could be components in a Robotics system or a part of a Field device.</p>
<p>The following figure shows the top-level hardware architecture of the reference design.</p>
<p><img alt="Hardware Architecture block diagram" src="../../../_images/hw_arch_tsn.png" /></p>
</div>
<div class="section" id="tsn-ip">
<h2>TSN IP<a class="headerlink" href="#tsn-ip" title="Permalink to this heading">¶</a></h2>
<p>The main block in the PL design is the LogiCORE™100M/1G TSN Subsystem IP
which implements IEEE 802.1 Time Sensitive Networking (TSN) Standards and
provides a low latency Bridged Endpoint. The bridged endpoint solution consists of a 3-port switch, two ports connects to the network and one port connects to an internal Endpoint. In this design RGMII interfaces connects to a Marvel physical-side interface (PHY) supporting a maximum bandwidth of 1 Gbps. The TSN IP is configured to support:</p>
<ul class="simple">
<li><p>Network Time Synchronization- 1588 Precision Time Protocol (PTP)</p></li>
<li><p>Scheduled and Best Effort traffic types.</p></li>
<li><p>Time aware scheduling (IEEE 802.1 Qbv)</p></li>
<li><p>Frame replication and elimination (IEEE 802.1 CB)</p></li>
<li><p>Per Stream Filtering and Policing (IEEE 802.1 Qci)</p></li>
</ul>
<p>For more information on the IP refer to <a class="reference external" href="https://www.xilinx.com/content/dam/xilinx/member/1gtsn_doc/2020_1/pg275-tsn-endpoint-ethernet-mac.pdf">PG275</a></p>
<p>Note: You will need access to <a class="reference external" href="https://www.xilinx.com/member/1gtsn_doc.html">1GTSN Documentation Lounge</a> to view the above document.</p>
</div>
<div class="section" id="time-aware-dma-tadma">
<h2>Time Aware DMA (TADMA)<a class="headerlink" href="#time-aware-dma-tadma" title="Permalink to this heading">¶</a></h2>
<p>TADMA is aware of QBV schedule cycles, stream time slots and by using PTP
generated time it is capable of fetching frames for different streams/traffic classes from system memory (DDR) at precisely required time, providing excellent time precision for TSN traffic. In this design, TADMA fetches scheduled traffic from memory, based on the Qbv programming and passed it to the TSN IP for transmission.</p>
<p>For more information on the IP refer to <a class="reference external" href="https://www.xilinx.com/content/dam/xilinx/member/1gtsn/2018_2/pg316-tadma.pdf">PG316</a></p>
<p>Note: You will need access to <a class="reference external" href="https://www.xilinx.com/member/1gtsn_doc.html">1GTSN Documentation Lounge</a> to view the above document.</p>
</div>
<div class="section" id="axi-multichannel-dma-mcdma">
<h2>AXI Multichannel DMA (MCDMA)<a class="headerlink" href="#axi-multichannel-dma-mcdma" title="Permalink to this heading">¶</a></h2>
<p>The AXI MCDMA provides high-bandwidth direct memory access between memory (AXI Memory Mapped) and stream (AXI Stream) target peripherals. It supports both Memory Mapped to Stream (MM2S) and Stream to Memory Mapped (S2MM) transfers. The AXI MCDMA core provides Scatter Gather (SG) interface with multiple channel support with independent configuration. In this design, the MCDMA is responsible to fetch Best Effort traffic for transmission by TSN IP. It reads frames from the DDR memory and passes the data to the TSN IP on AXI Stream interface. It is also responsible for writing the Schedule traffic and Best Effort traffic frames received from the TSN IP to the memory. The IP uses the S_AXI_HP0_FPD on the Zynq UltraScale+ MPSoC Processing System (PS) IP to read/write from/to DDR memory</p>
<p>For more information on the IP refer to <a class="reference external" href="https://docs.xilinx.com/v/u/en-US/pg288-axi-mcdma">PG288</a></p>
</div>
<div class="section" id="axi-stream-switch">
<h2>AXI Stream Switch<a class="headerlink" href="#axi-stream-switch" title="Permalink to this heading">¶</a></h2>
<p>The AXI4-Stream Switch provides configurable routing between masters and slaves. In this design, it is configured with two slaves and 1 master. The switch arbitrates when an end of a frame (tlast) is received, either on the received scheduled traffic (rx_st) stream or received best effort traffic (rx_be) stream.</p>
<p>For more information on the IP refer to <a class="reference external" href="https://docs.xilinx.com/v/u/en-US/pg085-axi4stream-infrastructure">PG085</a></p>
</div>
<div class="section" id="test-pmod-controller">
<h2>Test PMOD controller<a class="headerlink" href="#test-pmod-controller" title="Permalink to this heading">¶</a></h2>
<p>The Test PMOD controller is a user IP that drives the <a class="reference external" href="https://digilent.com/shop/pmod-tph2-12-pin-test-point-header/">Digilent Test PMOD</a> pins. The IP implements registers detailed below.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th align="left">Register offset</th>
<th align="left">Register name</th>
<th align="left">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td align="left">0x00</td>
<td align="left">slv_reg0</td>
<td align="left">Bit0 is a MUX enable. If 1 then drive Qbv signals on PMOD. If 0 drive TSN publisher/subscriber 8-bit signatures</td>
</tr>
<tr>
<td align="left">0x04</td>
<td align="left">slv_reg1</td>
<td align="left">8-bit signature when publisher 1 transmits  a TSN frame</td>
</tr>
<tr>
<td align="left">0x08</td>
<td align="left">slv_reg2</td>
<td align="left">8-bit signature when subscriber 1 receives  a TSN frame</td>
</tr>
<tr>
<td align="left">0x0c</td>
<td align="left">slv_reg3</td>
<td align="left">8-bit signature when publisher 2 transmits  a TSN frame</td>
</tr>
<tr>
<td align="left">0x10</td>
<td align="left">slv_reg4</td>
<td align="left">8-bit signature when subscriber 2 receives  a TSN frame</td>
</tr>
<tr>
<td align="left">0x14</td>
<td align="left">slv_reg5</td>
<td align="left">8-bit signature when publisher 3 transmits  a TSN frame</td>
</tr>
<tr>
<td align="left">0x18</td>
<td align="left">slv_reg6</td>
<td align="left">8-bit signature when subscriber 3 receives  a TSN frame</td>
</tr>
</tbody>
</table><p>The TSN application can support multiple publishers and subscribers. When the publisher queues up a packet for transmission, it writes a unique 8-bit word to slv_reg*, which is then transmitted on the PMOD pins. Similarly when the subscriber receives a packet, it writes a unique 8-bit word to slv_reg* which is then transmitted on the PMOD pins. The PMOD pins of the publisher and subscriber are hooked up to a scope and are used to measure end to end application latency. The TSN pub sub application sets the MUX (slv_reg0) to 0 before writing the signature value. The figure below shows the mapping on the PMOD pins when MUX is set to 0 and 1.</p>
<p><img alt="Test PMOD pin mapping" src="../../../_images/test_pmod.png" /></p>
<p>To view scheduled and best effort traffic the MUX value is set to 1. If Qbv schedule is set, for example a time slot is programmed with 70% scheduled traffic and 30% best effort traffic, then viewing tlast signal of received scheduled traffic and tlast signal of received best effort traffic on a scope will confirm that Qbv is working as expected. Tlast indicates the end of a packet. Transmit signals can also be monitored, but note these signals are the on the outside of the TSN IP and the traffic is yet to be scheduled.</p>
<p>The other signal which is monitored to see if the Transmitter and Receiver clocks are in sync is the PTP clock.</p>
<p>For more information on how to use PMOD signals to check clock synchronization, to measure latency and confirm Qbv programming refer to <a class="reference internal" href="app_deployment.html"><span class="doc">application deployment page</span></a></p>
</div>
<div class="section" id="axi-uartlite">
<h2>AXI Uartlite<a class="headerlink" href="#axi-uartlite" title="Permalink to this heading">¶</a></h2>
<p>The LogiCORE™ IP AXI UART Lite core converts AXI4 Lite register transactions to RS232 signaling. In order to support RS485 signaling a patch needs to be applied to the IP core. The AXI Uartlite IP patch is located at the below location and adds a Drive Enable signal to the IP.</p>
<p><code class="docutils literal notranslate"><span class="pre">$working_dir/platforms/vivado/kr260_tsn_rs485pmod/ip</span></code>, or <a class="reference external" href="https://github.com/Xilinx/kria-vitis-platforms/tree/xlnx_rel_v2022.1/kr260/platforms/vivado/kr260_tsn_rs485pmod/ip">here</a>, and the patch is also available at the support website <a class="reference external" href="https://support.xilinx.com/s/question/0D52E00006hpaVU/feature-request-uartlite-with-rs485-driver-enable-output-signal?language=en_US">here</a></p>
<p>The Makefile copies the AXI Uartlite IP from the Vivado install area and applies the patch.</p>
<p>In order to test RS485 interface, the signals are connected to a <a class="reference external" href="https://reference.digilentinc.com/pmod/pmodrs485/reference-manual">Digilent PMOD R485</a> and a <a class="reference external" href="https://www.aliexpress.com/item/33054683552.html">temperature sensor</a>. The application running on the PS, reads and writes to the AXI Uartlite registers and communicates with the temperature sensor using the MODBUS protocol.</p>
<p>For information on how to test RS485 PMOD interface refer to <a class="reference internal" href="app_deployment.html"><span class="doc">application deployment page</span></a></p>
<p>For an overview on RS485 and MODBUS refer to this <a class="reference external" href="https://www.yoctopuce.com/EN/article/a-quick-tutorial-on-rs485-and-modbus">article</a></p>
</div>
<div class="section" id="clocks-resets-and-interrupts">
<h2>Clocks, Resets and Interrupts<a class="headerlink" href="#clocks-resets-and-interrupts" title="Permalink to this heading">¶</a></h2>
<div class="section" id="clocks">
<h3>Clocks<a class="headerlink" href="#clocks" title="Permalink to this heading">¶</a></h3>
<p>The following table identifies the main clocks of the PL design, their source, their clock frequency, and their function.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th align="left">Clock</th>
<th align="center">Clock Source</th>
<th align="center">Clock Frequency</th>
<th align="left">Funtion</th>
</tr>
</thead>
<tbody>
<tr>
<td align="left">CLK_IN_gem</td>
<td align="center">External</td>
<td align="center">25 MHz</td>
<td align="left">Clock source for clocking wizard (clk_wiz_0) generating clocks</td>
</tr>
<tr>
<td align="left">clk_out1*</td>
<td align="center">Clocking wizard</td>
<td align="center">200 MHz</td>
<td align="left">TSN IP fifo clock, TADMA IP and MCDMA IP data transactions clock</td>
</tr>
<tr>
<td align="left">clk_out2*</td>
<td align="center">Clocking wizard</td>
<td align="center">125 MHz</td>
<td align="left">TSN IP and TADMA IP Real Time clock (RTC) for internal timers for time sensitivity</td>
</tr>
<tr>
<td align="left">clk_out3*</td>
<td align="center">Clocking wizard</td>
<td align="center">300 MHz</td>
<td align="left">reference clock for IDELAY control block for PHY operation on TSN IP</td>
</tr>
<tr>
<td align="left">clk_out4*</td>
<td align="center">Clocking wizard</td>
<td align="center">100 MHz</td>
<td align="left">AXI-Lite clock to configure TSN IP, MCDMA IP, AXI Uartlite IP, Register interface IP</td>
</tr>
</tbody>
</table><p>*Clocks exposed as a Platform interface and can be used by an accelerator</p>
</div>
<div class="section" id="resets">
<h3>Resets<a class="headerlink" href="#resets" title="Permalink to this heading">¶</a></h3>
<p>The following table summarizes the resets used in this design.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th align="left">Reset Source</th>
<th align="left">Function</th>
</tr>
</thead>
<tbody>
<tr>
<td align="left">pl_resetn0</td>
<td align="left">PL reset for proc_sys_reset modules</td>
</tr>
<tr>
<td align="left">rst_clk_wiz_0_100M</td>
<td align="left">Synchronous resets for clk_out100M clock domain</td>
</tr>
<tr>
<td align="left">rst_clk_wiz_0_125M</td>
<td align="left">Synchronous resets for clk_out125M clock domain</td>
</tr>
<tr>
<td align="left">rst_clk_wiz_0_200M</td>
<td align="left">Synchronous resets for clk_out200M clock domain</td>
</tr>
<tr>
<td align="left">rst_clk_wiz_0_300M</td>
<td align="left">Synchronous resets for clk_out300M clock domain</td>
</tr>
<tr>
<td align="left">proc_sys_reset_0</td>
<td align="left">Synchronous resets for ptp timer clock domain</td>
</tr>
</tbody>
</table></div>
<div class="section" id="interrupts">
<h3>Interrupts<a class="headerlink" href="#interrupts" title="Permalink to this heading">¶</a></h3>
<p>The following table lists the PL-to-PS interrupts used in this design. The <a class="reference external" href="https://docs.xilinx.com/v/u/en-US/pg099-axi-intc">AXI Interrupt controller IP</a> connects the PL interrupts to the pl_ps_irq0 signal on the PS.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th align="left">Inerrupt ID</th>
<th align="left">Instance</th>
</tr>
</thead>
<tbody>
<tr>
<td align="left">intr[0-7]</td>
<td align="left">TSN IP</td>
</tr>
<tr>
<td align="left">intr[8]</td>
<td align="left">TADMA IP</td>
</tr>
<tr>
<td align="left">intr[9-14]</td>
<td align="left">MCDMA IP</td>
</tr>
<tr>
<td align="left">intr[15]</td>
<td align="left">AXI Uartlite IP</td>
</tr>
<tr>
<td align="left">pl_ps_irq1</td>
<td align="left">Exposed as a Platform interface and can be used by an accelerator</td>
</tr>
</tbody>
</table></div>
</div>
<div class="section" id="resource-utilization">
<h2>Resource Utilization<a class="headerlink" href="#resource-utilization" title="Permalink to this heading">¶</a></h2>
<p>The resource utilization numbers on this platform post implementation is reported in the table below.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th align="left">Resource</th>
<th align="left">Utilization</th>
<th align="left">Available</th>
<th align="left">Utilization %</th>
</tr>
</thead>
<tbody>
<tr>
<td align="left">LUT</td>
<td align="left">47061</td>
<td align="left">117120</td>
<td align="left">40.18</td>
</tr>
<tr>
<td align="left">LUTRAM</td>
<td align="left">3769</td>
<td align="left">57600</td>
<td align="left">6.54</td>
</tr>
<tr>
<td align="left">FF</td>
<td align="left">70328</td>
<td align="left">234240</td>
<td align="left">30.02</td>
</tr>
<tr>
<td align="left">BRAM</td>
<td align="left">79.5</td>
<td align="left">144</td>
<td align="left">55.21</td>
</tr>
<tr>
<td align="left">URAM</td>
<td align="left">13</td>
<td align="left">64</td>
<td align="left">20.31</td>
</tr>
<tr>
<td align="left">DSP</td>
<td align="left">35</td>
<td align="left">1248</td>
<td align="left">2.80</td>
</tr>
<tr>
<td align="left">IO</td>
<td align="left">43</td>
<td align="left">186</td>
<td align="left">22.75</td>
</tr>
<tr>
<td align="left">BUFG</td>
<td align="left">17</td>
<td align="left">352</td>
<td align="left">4.83</td>
</tr>
<tr>
<td align="left">MMCM</td>
<td align="left">1</td>
<td align="left">4</td>
<td align="left">25.0</td>
</tr>
</tbody>
</table></div>
<div class="section" id="next-steps">
<h2>Next Steps<a class="headerlink" href="#next-steps" title="Permalink to this heading">¶</a></h2>
<ul class="simple">
<li><p>Go back to the <a class="reference internal" href="../ros2_multinode_communication_via_tsn_landing.html"><span class="doc">KR260 SOM ROS 2 Multi-Node Communications via TSN start page</span></a></p></li>
</ul>
<!---

Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License.

You may obtain a copy of the License at http://www.apache.org/licenses/LICENSE-2.0.

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

--><p class="sphinxhide" align="center">Copyright&copy; 2022 Xilinx</p></div>
</div>


           </div>
          </div>
          
                  <style>
                        .footer {
                        position: fixed;
                        left: 0;
                        bottom: 0;
                        width: 100%;
                        }
                  </style>
				  
				  <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="sw_arch_platform.html" class="btn btn-neutral float-left" title="Software Architecture of the Platform" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../../build_vitis_platform.html" class="btn btn-neutral float-right" title="Creating a Vitis Platform" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2022, Advanced Micro Devices, Inc.
      <span class="lastupdated">Last updated on October 10, 2022.
      </span></p>
  </div>



										<div class="aem-Grid aem-Grid--16">
											<div class="aem-GridColumn aem-GridColumn--xxxlarge--none aem-GridColumn--xsmall--16 aem-GridColumn--offset--xsmall--0 aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--xsmall--none aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
												<div class="container-fluid sub-footer">

													                    <div class="row">
                        <div class="col-xs-24">
                          <p><a target="_blank" href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a> | <a target="_blank" href="https://www.amd.com/en/corporate/privacy">Privacy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/cookies">Cookie Policy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/trademarks">Trademarks</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/statement-human-trafficking-forced-labor.pdf">Statement on Forced Labor</a> | <a target="_blank" href="https://www.amd.com/en/corporate/competition">Fair and Open Competition</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/amd-uk-tax-strategy.pdf">UK Tax Strategy</a> | <a target="_blank" href="https://docs.xilinx.com/v/u/9x6YvZKuWyhJId7y7RQQKA">Inclusive Terminology</a> | <a href="#cookiessettings" class="ot-sdk-show-settings">Cookies Settings</a></p>
                        </div>
                    </div>
												</div>
											</div>
										</div>
										
</br>


  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>
 <script type="text/javascript">
    $(document).ready(function() {
        $(".toggle > *").hide();
        $(".toggle .header").show();
        $(".toggle .header").click(function() {
            $(this).parent().children().not(".header").toggle(400);
            $(this).parent().children(".header").toggleClass("open");
        })
    });
</script>


</body>
</html>