0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/fij32622/Desktop/SPI2_TB/SPI2_TB.sim/sim_1/synth/timing/xsim/LCD_INIT_TB_time_synth.v,1734624348,verilog,,,,LCD_INIT;Send8BitSPI2;glbl;spi_master;spi_master__parameterized1,,,,,,,,
C:/Users/fij32622/Desktop/SPI2_TB/SPI2_TB.srcs/sim_1/new/LCD_INIT_TB.vhd,1734616179,vhdl,,,,lcd_init_tb,,,,,,,,
