# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../risc-v.srcs/sources_1/new" --include "../../../../../risc-v.srcs/sources_1/ip/clk_wiz_0" \
"sim_time_synth.v" \
"../../../../../risc-v.srcs/sources_1/new/fifo.v" \
"../../../../../risc-v.srcs/sources_1/new/memory_sim.v" \
"../../../../../risc-v.srcs/sources_1/new/uart_comm.v" \
"../../../../../risc-v.srcs/sources_1/new/sim.v" \

# Do not sort compile order
nosort
