

================================================================
== Vitis HLS Report for 'conv3_Pipeline_RELU'
================================================================
* Date:           Thu Nov  2 23:32:46 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.167 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      512|      512|  5.120 us|  5.120 us|  512|  512|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU    |      510|      510|         2|          2|          2|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%bw = alloca i32 1"   --->   Operation 5 'alloca' 'bw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln141_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %sext_ln141"   --->   Operation 6 'read' 'sext_ln141_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln118_1_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %sext_ln118_1"   --->   Operation 7 'read' 'sext_ln118_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%bh_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %bh"   --->   Operation 8 'read' 'bh_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln141_cast = sext i22 %sext_ln141_read"   --->   Operation 9 'sext' 'sext_ln141_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln118_1_cast = sext i22 %sext_ln118_1_read"   --->   Operation 10 'sext' 'sext_ln118_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %bw"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.0.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bw_2 = load i8 %bw" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 13 'load' 'bw_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.76ns)   --->   "%icmp_ln138 = icmp_eq  i8 %bw_2, i8 255" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 14 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.76ns)   --->   "%add_ln138 = add i8 %bw_2, i8 1" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 15 'add' 'add_ln138' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %for.body8.0.i.split, void %for.end.0.i.exitStub" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 16 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln138 = trunc i8 %bw_2" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 17 'trunc' 'trunc_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %bh_read, i7 %trunc_ln138" [src/conv3.cpp:141->src/conv3.cpp:64]   --->   Operation 18 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i10 %tmp_s" [src/conv3.cpp:141->src/conv3.cpp:64]   --->   Operation 19 'zext' 'zext_ln141' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_267 = getelementptr i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i64 0, i64 %zext_ln141" [src/conv3.cpp:141->src/conv3.cpp:64]   --->   Operation 20 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_267' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_268 = getelementptr i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255, i64 0, i64 %zext_ln141" [src/conv3.cpp:141->src/conv3.cpp:64]   --->   Operation 21 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_268' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %bw_2, i32 7" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 22 'bitselect' 'tmp_4' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_269 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_267" [src/conv3.cpp:141->src/conv3.cpp:64]   --->   Operation 23 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_269' <Predicate = (!icmp_ln138)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_270 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_268" [src/conv3.cpp:141->src/conv3.cpp:64]   --->   Operation 24 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_270' <Predicate = (!icmp_ln138)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (icmp_ln138)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.16>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_10" [src/conv3.cpp:139->src/conv3.cpp:64]   --->   Operation 25 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln138 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln138 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 27 'specloopname' 'specloopname_ln138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_269 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_267" [src/conv3.cpp:141->src/conv3.cpp:64]   --->   Operation 28 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_2 : Operation 29 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_270 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_268" [src/conv3.cpp:141->src/conv3.cpp:64]   --->   Operation 29 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_270' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_2 : Operation 30 [1/1] (0.42ns)   --->   "%tmp = mux i24 @_ssdm_op_Mux.ap_auto.2i24.i1, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_269, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_270, i1 %tmp_4" [src/conv3.cpp:141->src/conv3.cpp:64]   --->   Operation 30 'mux' 'tmp' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln141 = trunc i24 %tmp" [src/conv3.cpp:141->src/conv3.cpp:64]   --->   Operation 31 'trunc' 'trunc_ln141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.93ns)   --->   "%add_ln141 = add i24 %tmp, i24 %sext_ln118_1_cast" [src/conv3.cpp:141->src/conv3.cpp:64]   --->   Operation 32 'add' 'add_ln141' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.92ns)   --->   "%add_ln143 = add i23 %trunc_ln141, i23 %sext_ln141_cast" [src/conv3.cpp:143->src/conv3.cpp:64]   --->   Operation 33 'add' 'add_ln143' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln141, i32 23" [src/conv3.cpp:143->src/conv3.cpp:64]   --->   Operation 34 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.33ns)   --->   "%select_ln143 = select i1 %tmp_5, i23 0, i23 %add_ln143" [src/conv3.cpp:143->src/conv3.cpp:64]   --->   Operation 35 'select' 'select_ln143' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%select_ln143_cast = zext i23 %select_ln143" [src/conv3.cpp:143->src/conv3.cpp:64]   --->   Operation 36 'zext' 'select_ln143_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %tmp_4, void %V32.i.i.i47.0.i.case.0, void %V32.i.i.i47.0.i.case.1" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 37 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.23ns)   --->   "%store_ln143 = store i24 %select_ln143_cast, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_267" [src/conv3.cpp:143->src/conv3.cpp:64]   --->   Operation 38 'store' 'store_ln143' <Predicate = (!tmp_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i47.0.i.exit"   --->   Operation 39 'br' 'br_ln0' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.23ns)   --->   "%store_ln143 = store i24 %select_ln143_cast, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_268" [src/conv3.cpp:143->src/conv3.cpp:64]   --->   Operation 40 'store' 'store_ln143' <Predicate = (tmp_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i47.0.i.exit"   --->   Operation 41 'br' 'br_ln0' <Predicate = (tmp_4)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln138 = store i8 %add_ln138, i8 %bw" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 42 'store' 'store_ln138' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln138 = br void %for.body8.0.i" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 43 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bh]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln118_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln141]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bw                                                               (alloca           ) [ 011]
sext_ln141_read                                                  (read             ) [ 000]
sext_ln118_1_read                                                (read             ) [ 000]
bh_read                                                          (read             ) [ 000]
sext_ln141_cast                                                  (sext             ) [ 001]
sext_ln118_1_cast                                                (sext             ) [ 001]
store_ln0                                                        (store            ) [ 000]
br_ln0                                                           (br               ) [ 000]
bw_2                                                             (load             ) [ 000]
icmp_ln138                                                       (icmp             ) [ 010]
add_ln138                                                        (add              ) [ 001]
br_ln138                                                         (br               ) [ 000]
trunc_ln138                                                      (trunc            ) [ 000]
tmp_s                                                            (bitconcatenate   ) [ 000]
zext_ln141                                                       (zext             ) [ 000]
conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_267 (getelementptr    ) [ 001]
conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_268 (getelementptr    ) [ 001]
tmp_4                                                            (bitselect        ) [ 001]
specpipeline_ln139                                               (specpipeline     ) [ 000]
speclooptripcount_ln138                                          (speclooptripcount) [ 000]
specloopname_ln138                                               (specloopname     ) [ 000]
conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_269 (load             ) [ 000]
conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_270 (load             ) [ 000]
tmp                                                              (mux              ) [ 000]
trunc_ln141                                                      (trunc            ) [ 000]
add_ln141                                                        (add              ) [ 000]
add_ln143                                                        (add              ) [ 000]
tmp_5                                                            (bitselect        ) [ 000]
select_ln143                                                     (select           ) [ 000]
select_ln143_cast                                                (zext             ) [ 000]
br_ln138                                                         (br               ) [ 000]
store_ln143                                                      (store            ) [ 000]
br_ln0                                                           (br               ) [ 000]
store_ln143                                                      (store            ) [ 000]
br_ln0                                                           (br               ) [ 000]
store_ln138                                                      (store            ) [ 000]
br_ln138                                                         (br               ) [ 000]
ret_ln0                                                          (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bh">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bh"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln118_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln118_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln141">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln141"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i22"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i3.i7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i24.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="bw_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bw/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="sext_ln141_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="22" slack="0"/>
<pin id="60" dir="0" index="1" bw="22" slack="0"/>
<pin id="61" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln141_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="sext_ln118_1_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="22" slack="0"/>
<pin id="66" dir="0" index="1" bw="22" slack="0"/>
<pin id="67" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln118_1_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="bh_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="3" slack="0"/>
<pin id="72" dir="0" index="1" bw="3" slack="0"/>
<pin id="73" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bh_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_267_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="24" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="10" slack="0"/>
<pin id="80" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_267/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_268_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="24" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="10" slack="0"/>
<pin id="87" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_268/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="10" slack="0"/>
<pin id="92" dir="0" index="1" bw="24" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_269/1 store_ln143/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="10" slack="0"/>
<pin id="98" dir="0" index="1" bw="24" slack="0"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_270/1 store_ln143/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sext_ln141_cast_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="22" slack="0"/>
<pin id="104" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln141_cast/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="sext_ln118_1_cast_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="22" slack="0"/>
<pin id="108" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln118_1_cast/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln0_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="bw_2_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bw_2/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln138_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln138_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="trunc_ln138_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln138/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_s_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="0"/>
<pin id="136" dir="0" index="1" bw="3" slack="0"/>
<pin id="137" dir="0" index="2" bw="7" slack="0"/>
<pin id="138" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln141_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="10" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_4_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="0" index="2" bw="4" slack="0"/>
<pin id="152" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="24" slack="0"/>
<pin id="158" dir="0" index="1" bw="24" slack="0"/>
<pin id="159" dir="0" index="2" bw="24" slack="0"/>
<pin id="160" dir="0" index="3" bw="1" slack="1"/>
<pin id="161" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="trunc_ln141_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="24" slack="0"/>
<pin id="167" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln141/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="add_ln141_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="24" slack="0"/>
<pin id="171" dir="0" index="1" bw="22" slack="1"/>
<pin id="172" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln143_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="23" slack="0"/>
<pin id="176" dir="0" index="1" bw="22" slack="1"/>
<pin id="177" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_5_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="24" slack="0"/>
<pin id="182" dir="0" index="2" bw="6" slack="0"/>
<pin id="183" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="select_ln143_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="23" slack="0"/>
<pin id="191" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln143/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="select_ln143_cast_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="23" slack="0"/>
<pin id="197" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln143_cast/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln138_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="1"/>
<pin id="203" dir="0" index="1" bw="8" slack="1"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln138/2 "/>
</bind>
</comp>

<comp id="205" class="1005" name="bw_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="bw "/>
</bind>
</comp>

<comp id="212" class="1005" name="sext_ln141_cast_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="23" slack="1"/>
<pin id="214" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln141_cast "/>
</bind>
</comp>

<comp id="217" class="1005" name="sext_ln118_1_cast_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="24" slack="1"/>
<pin id="219" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln118_1_cast "/>
</bind>
</comp>

<comp id="225" class="1005" name="add_ln138_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="1"/>
<pin id="227" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln138 "/>
</bind>
</comp>

<comp id="230" class="1005" name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_267_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="1"/>
<pin id="232" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_267 "/>
</bind>
</comp>

<comp id="235" class="1005" name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_268_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="10" slack="1"/>
<pin id="237" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_268 "/>
</bind>
</comp>

<comp id="240" class="1005" name="tmp_4_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="76" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="83" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="58" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="64" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="122"><net_src comp="115" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="115" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="115" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="70" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="130" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="145"><net_src comp="134" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="147"><net_src comp="142" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="115" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="162"><net_src comp="46" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="90" pin="3"/><net_sink comp="156" pin=1"/></net>

<net id="164"><net_src comp="96" pin="3"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="156" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="156" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="165" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="48" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="169" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="50" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="192"><net_src comp="179" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="52" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="174" pin="2"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="187" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="208"><net_src comp="54" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="211"><net_src comp="205" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="215"><net_src comp="102" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="220"><net_src comp="106" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="228"><net_src comp="124" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="233"><net_src comp="76" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="238"><net_src comp="83" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="243"><net_src comp="148" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="156" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1 | {2 }
	Port: conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255 | {2 }
 - Input state : 
	Port: conv3_Pipeline_RELU : bh | {1 }
	Port: conv3_Pipeline_RELU : sext_ln118_1 | {1 }
	Port: conv3_Pipeline_RELU : sext_ln141 | {1 }
	Port: conv3_Pipeline_RELU : conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1 | {1 2 }
	Port: conv3_Pipeline_RELU : conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		bw_2 : 1
		icmp_ln138 : 2
		add_ln138 : 2
		br_ln138 : 3
		trunc_ln138 : 2
		tmp_s : 3
		zext_ln141 : 4
		conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_267 : 5
		conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_268 : 5
		tmp_4 : 2
		conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_269 : 6
		conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_270 : 6
	State 2
		tmp : 1
		trunc_ln141 : 2
		add_ln141 : 2
		add_ln143 : 3
		tmp_5 : 3
		select_ln143 : 4
		select_ln143_cast : 5
		store_ln143 : 6
		store_ln143 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       add_ln138_fu_124       |    0    |    15   |
|    add   |       add_ln141_fu_169       |    0    |    31   |
|          |       add_ln143_fu_174       |    0    |    30   |
|----------|------------------------------|---------|---------|
|  select  |      select_ln143_fu_187     |    0    |    22   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln138_fu_118      |    0    |    15   |
|----------|------------------------------|---------|---------|
|    mux   |          tmp_fu_156          |    0    |    9    |
|----------|------------------------------|---------|---------|
|          |  sext_ln141_read_read_fu_58  |    0    |    0    |
|   read   | sext_ln118_1_read_read_fu_64 |    0    |    0    |
|          |      bh_read_read_fu_70      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |    sext_ln141_cast_fu_102    |    0    |    0    |
|          |   sext_ln118_1_cast_fu_106   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |      trunc_ln138_fu_130      |    0    |    0    |
|          |      trunc_ln141_fu_165      |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|         tmp_s_fu_134         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       zext_ln141_fu_142      |    0    |    0    |
|          |   select_ln143_cast_fu_195   |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|         tmp_4_fu_148         |    0    |    0    |
|          |         tmp_5_fu_179         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   122   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------------------------------------+--------+
|                                                                        |   FF   |
+------------------------------------------------------------------------+--------+
|                            add_ln138_reg_225                           |    8   |
|                               bw_reg_205                               |    8   |
|conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_267_reg_230|   10   |
|conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_268_reg_235|   10   |
|                        sext_ln118_1_cast_reg_217                       |   24   |
|                         sext_ln141_cast_reg_212                        |   23   |
|                              tmp_4_reg_240                             |    1   |
+------------------------------------------------------------------------+--------+
|                                  Total                                 |   84   |
+------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_90 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_96 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   40   ||  0.854  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   122  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   84   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   84   |   140  |
+-----------+--------+--------+--------+
