```verilog
assign out = (a & c) | ((~a & ~c) & (~b & d)) | ((~a & ~c) & (b & d));
endmodule
```