dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_12,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
Lab2_mem.v,verilog,xil_defaultlib,../../../../Lab_2.srcs/sources_1/ip/Lab2_mem/sim/Lab2_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
