

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Nov 23 13:19:07 2015

* Version:        2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)
* Project:        audio.prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.95|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   63|   63|   64|   64|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- loop    |   59|   59|         3|          1|          1|    57|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      3|       0|     12|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     548|    700|
|Memory           |        0|      -|      48|    313|
|Multiplexer      |        -|      -|       -|     80|
|Register         |        -|      -|     126|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     722|   1105|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------+------------------+---------+-------+-----+-----+
    |      Instance      |      Module      | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------+------------------+---------+-------+-----+-----+
    |fir_fir_io_s_axi_U  |fir_fir_io_s_axi  |        0|      0|  548|  700|
    +--------------------+------------------+---------+-------+-----+-----+
    |Total               |                  |        0|      0|  548|  700|
    +--------------------+------------------+---------+-------+-----+-----+

    * Memory: 
    +-------------+---------------+---------+----+-----+------+-----+------+-------------+
    |    Memory   |     Module    | BRAM_18K| FF | LUT | Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------+---------+----+-----+------+-----+------+-------------+
    |c_U          |fir_c          |        0|  16|  158|    59|   16|     1|          944|
    |shift_reg_U  |fir_shift_reg  |        0|  32|  155|    58|   16|     1|          928|
    +-------------+---------------+---------+----+-----+------+-----+------+-------------+
    |Total        |               |        0|  48|  313|   117|   32|     2|         1872|
    +-------------+---------------+---------+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |acc_fu_144_p2    |     *    |      1|  0|   0|          16|          10|
    |tmp_1_fu_187_p2  |     *    |      1|  0|   0|          16|          16|
    |tmp_5_fu_206_p2  |     *    |      1|  0|   0|          16|          10|
    |i_1_fu_160_p2    |     +    |      0|  0|   6|           6|           2|
    |tmp_3_fu_154_p2  |   icmp   |      0|  0|   6|           6|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      3|  0|  12|          60|          39|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |acc1_reg_126        |  37|          2|   37|         74|
    |ap_NS_fsm           |   3|          6|    3|         18|
    |i_phi_fu_119_p4     |   6|          2|    6|         12|
    |i_reg_115           |   6|          2|    6|         12|
    |shift_reg_address0  |   6|          3|    6|         18|
    |shift_reg_address1  |   6|          3|    6|         18|
    |shift_reg_d1        |  16|          3|   16|         48|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  80|         21|   80|        200|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |acc1_reg_126                        |  37|   0|   37|          0|
    |ap_CS_fsm                           |   3|   0|    3|          0|
    |ap_reg_ppiten_pp0_it0               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2               |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_3_reg_243_pp0_it1  |   1|   0|    1|          0|
    |c_load_reg_267                      |  16|   0|   16|          0|
    |i_1_reg_247                         |   6|   0|    6|          0|
    |i_reg_115                           |   6|   0|    6|          0|
    |reg_136                             |  16|   0|   16|          0|
    |tmp_2_reg_272                       |  31|   0|   31|          0|
    |tmp_3_reg_243                       |   1|   0|    1|          0|
    |tmp_6_reg_257                       |   6|   0|   64|         58|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 126|   0|  184|         58|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_fir_io_AWVALID  |  in |    1|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_AWREADY  | out |    1|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_AWADDR   |  in |    6|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_WVALID   |  in |    1|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_WREADY   | out |    1|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_WDATA    |  in |   32|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_WSTRB    |  in |    4|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_ARVALID  |  in |    1|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_ARREADY  | out |    1|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_ARADDR   |  in |    6|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_RVALID   | out |    1|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_RREADY   |  in |    1|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_RDATA    | out |   32|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_RRESP    | out |    2|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_BVALID   | out |    1|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_BREADY   |  in |    1|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_BRESP    | out |    2|    s_axi   |    fir_io    |    scalar    |
|ap_clk                |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |      fir     | return value |
|interrupt             | out |    1| ap_ctrl_hs |      fir     | return value |
+----------------------+-----+-----+------------+--------------+--------------+

