#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Fri May 17 21:35:47 2024
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango} C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_ctrl.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_ctrl.v(line number: 3)] Analyzing module fft_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango} C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango} C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_test.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_test.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_test.v(line number: 3)] Analyzing module fft_test (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango} C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_test.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango} C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 3)] Analyzing module asyn_fifo (library work)
W: Verilog-2010: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 39)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 143)] Analyzing module dual_port_sync (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango} C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v successfully.
I: Module "fft_test" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.469s wall, 0.016s user + 0.000s system = 0.016s CPU (1.1%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_test.v(line number: 3)] Elaborating module fft_test
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_test.v(line number: 34)] Elaborating instance asyn_fifo_inst
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 3)] Elaborating module asyn_fifo
I: Module instance {fft_test.asyn_fifo_inst} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000011000
    FIFO_DEPTH_WIDTH = 32'b00000000000000000000000000001010
W: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 40)] Lvalue in procedural assign is not memory, ignore it.
W: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 41)] Lvalue in procedural assign is not memory, ignore it.
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 127)] Elaborating instance m0
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 143)] Elaborating module dual_port_sync
I: Module instance {fft_test.asyn_fifo_inst.m0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000001010
    DATA_WIDTH = 32'b00000000000000000000000000011000
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_test.v(line number: 67)] Elaborating instance u_fft_ctrl
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_ctrl.v(line number: 3)] Elaborating module fft_ctrl
I: Module instance {fft_test.u_fft_ctrl} parameter value:
    FFT_point = 10'b0100000000
W: Verilog-2036: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_test.v(line number: 67)] Net fft_ready connected to input port of module instance fft_test.u_fft_ctrl has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[0]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 15)] Feedback mux created for signal 'data_count_w'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 15)] Feedback mux created for signal 'data_count_r'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[10]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[9]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[8]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[7]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[6]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[5]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[4]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[3]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[2]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[1]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
I: Sdm-0001: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 160)] Found Ram ram, depth=1024, width=24.
Executing : rtl-infer successfully. Time elapsed: 0.078s wall, 0.078s user + 0.000s system = 0.078s CPU (100.8%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N136_10 (bmsREDXOR).
I: Constant propagation done on N11_10 (bmsREDXOR).
I: Constant propagation done on N3_10 (bmsREDXOR).
I: Constant propagation done on N128_10 (bmsREDXOR).
I: Constant propagation done on N36 (bmsREDXOR).
I: Constant propagation done on N43 (bmsREDXOR).
I: Constant propagation done on N50 (bmsREDXOR).
I: Constant propagation done on N57 (bmsREDXOR).
I: Constant propagation done on N64 (bmsREDXOR).
I: Constant propagation done on N71 (bmsREDXOR).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.012s wall, 0.016s user + 0.000s system = 0.016s CPU (134.0%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Fri May 17 21:35:50 2024
Action compile: Peak memory pool usage is 138 MB
