sv xpm --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/ec67/hdl" --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/d0f7" --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/8713/hdl" \
"C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

verilog blk_mem_gen_v8_4_4 --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/ec67/hdl" --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/d0f7" --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/8713/hdl" \
"../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/2985/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/ec67/hdl" --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/d0f7" --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/8713/hdl" \
"../../../bd/mb_design_1/ip/mb_design_1_lmb_bram_0/sim/mb_design_1_lmb_bram_0.v" \

verilog generic_baseblocks_v2_1_0 --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/ec67/hdl" --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/d0f7" --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/8713/hdl" \
"../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

verilog axi_infrastructure_v1_1_0 --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/ec67/hdl" --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/d0f7" --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/8713/hdl" \
"../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

verilog axi_register_slice_v2_1_22 --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/ec67/hdl" --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/d0f7" --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/8713/hdl" \
"../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v" \

verilog fifo_generator_v13_2_5 --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/ec67/hdl" --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/d0f7" --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/8713/hdl" \
"../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/276e/simulation/fifo_generator_vlog_beh.v" \
"../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/276e/hdl/fifo_generator_v13_2_rfs.v" \

verilog axi_data_fifo_v2_1_21 --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/ec67/hdl" --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/d0f7" --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/8713/hdl" \
"../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

verilog axi_crossbar_v2_1_23 --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/ec67/hdl" --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/d0f7" --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/8713/hdl" \
"../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v" \

verilog xil_defaultlib --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/ec67/hdl" --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/d0f7" --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/8713/hdl" \
"../../../bd/mb_design_1/ip/mb_design_1_xbar_0/sim/mb_design_1_xbar_0.v" \

verilog xlconcat_v2_1_4 --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/ec67/hdl" --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/d0f7" --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/8713/hdl" \
"../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v" \

verilog xil_defaultlib --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/ec67/hdl" --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/d0f7" --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/8713/hdl" \
"../../../bd/mb_design_1/ip/mb_design_1_microblaze_0_xlconcat_0/sim/mb_design_1_microblaze_0_xlconcat_0.v" \
"../../../bd/mb_design_1/ip/mb_design_1_clk_wiz_1_0/mb_design_1_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/mb_design_1/ip/mb_design_1_clk_wiz_1_0/mb_design_1_clk_wiz_1_0.v" \

verilog axis_infrastructure_v1_1_0 --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/ec67/hdl" --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/d0f7" --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/8713/hdl" \
"../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v" \

verilog axis_data_fifo_v2_0_4 --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/ec67/hdl" --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/d0f7" --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/8713/hdl" \
"../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/abd4/hdl/axis_data_fifo_v2_0_vl_rfs.v" \

verilog xil_defaultlib --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/ec67/hdl" --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/d0f7" --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/8713/hdl" \
"../../../bd/mb_design_1/ip/mb_design_1_axis_data_fifo_0_0/sim/mb_design_1_axis_data_fifo_0_0.v" \

verilog axi_protocol_converter_v2_1_22 --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/ec67/hdl" --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/d0f7" --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/8713/hdl" \
"../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \

verilog xil_defaultlib --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/ec67/hdl" --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/d0f7" --include "../../../../Dma_popCount.gen/sources_1/bd/mb_design_1/ipshared/8713/hdl" \
"../../../bd/mb_design_1/ip/mb_design_1_auto_pc_9/sim/mb_design_1_auto_pc_9.v" \
"../../../bd/mb_design_1/ip/mb_design_1_auto_pc_0/sim/mb_design_1_auto_pc_0.v" \
"../../../bd/mb_design_1/ip/mb_design_1_auto_pc_1/sim/mb_design_1_auto_pc_1.v" \
"../../../bd/mb_design_1/ip/mb_design_1_auto_pc_2/sim/mb_design_1_auto_pc_2.v" \
"../../../bd/mb_design_1/ip/mb_design_1_auto_pc_3/sim/mb_design_1_auto_pc_3.v" \
"../../../bd/mb_design_1/ip/mb_design_1_auto_pc_4/sim/mb_design_1_auto_pc_4.v" \
"../../../bd/mb_design_1/ip/mb_design_1_auto_pc_5/sim/mb_design_1_auto_pc_5.v" \
"../../../bd/mb_design_1/ip/mb_design_1_auto_pc_6/sim/mb_design_1_auto_pc_6.v" \
"../../../bd/mb_design_1/ip/mb_design_1_auto_pc_7/sim/mb_design_1_auto_pc_7.v" \
"../../../bd/mb_design_1/ip/mb_design_1_auto_pc_8/sim/mb_design_1_auto_pc_8.v" \

verilog xil_defaultlib "glbl.v"

nosort
