// Seed: 2191869987
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wand id_6;
  assign id_6 = 1;
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always
    if (id_11) begin : LABEL_0
      id_7 <= id_8 - id_11;
    end else begin : LABEL_0
      id_8 = id_15;
    end
  module_0 modCall_1 (
      id_6,
      id_12,
      id_2,
      id_5,
      id_16
  );
  assign id_4 = 1 !== id_15;
  always id_14 <= 1;
  always_latch return id_15;
  always deassign id_16;
  wire id_18;
endmodule
