

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Feb 23 14:56:01 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.009 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+----------+
        |                       |            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |        Instance       |   Module   |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_operator_s_fu_275  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_282  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_289  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_296  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_303  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_310  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_317  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_324  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_331  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_338  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_345  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_352  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_359  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_366  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_373  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_380  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_387  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_V_read = call i192 @_ssdm_op_Read.ap_vld.i192P(i192* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 8 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Val2_s = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 24, i32 35)" [firmware/myproject.cpp:50]   --->   Operation 9 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 36, i32 47)" [firmware/myproject.cpp:50]   --->   Operation 10 'partselect' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 168, i32 179)" [firmware/myproject.cpp:50]   --->   Operation 11 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_4 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 48, i32 59)" [firmware/myproject.cpp:50]   --->   Operation 12 'partselect' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_5 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 180, i32 191)" [firmware/myproject.cpp:50]   --->   Operation 13 'partselect' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i12 %p_Val2_s to i18" [firmware/myproject.cpp:52]   --->   Operation 14 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lhs_V_3 = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %p_Val2_5, i6 0)" [firmware/myproject.cpp:51]   --->   Operation 15 'bitconcatenate' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_6 = mul i18 %sext_ln728_1, %sext_ln728_1" [firmware/myproject.cpp:51]   --->   Operation 16 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 17 [1/1] (0.79ns)   --->   "%add_ln1192_8 = add i18 %mul_ln1192_6, %lhs_V_3" [firmware/myproject.cpp:51]   --->   Operation 17 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_9 = call i11 @_ssdm_op_PartSelect.i11.i192.i32.i32(i192 %x_V_read, i32 36, i32 46)" [firmware/myproject.cpp:51]   --->   Operation 18 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.79ns)   --->   "%ret_V_38 = add i18 -4544, %mul_ln1192_6" [firmware/myproject.cpp:52]   --->   Operation 19 'add' 'ret_V_38' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_38, i32 6, i32 17)" [firmware/myproject.cpp:52]   --->   Operation 20 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%r_V_16 = sext i12 %p_Val2_1 to i24" [firmware/myproject.cpp:52]   --->   Operation 21 'sext' 'r_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i12 %p_Val2_1 to i18" [firmware/myproject.cpp:54]   --->   Operation 22 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_17 = mul i24 %r_V_16, %r_V_16" [firmware/myproject.cpp:53]   --->   Operation 23 'mul' 'r_V_17' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700_3 = mul i18 210, %sext_ln703_4" [firmware/myproject.cpp:53]   --->   Operation 24 'mul' 'mul_ln700_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 25 [1/1] (0.49ns) (grouped into DSP with root node ret_V_25)   --->   "%mul_ln703_1 = mul i18 59, %sext_ln703_4" [firmware/myproject.cpp:54]   --->   Operation 25 'mul' 'mul_ln703_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_25 = add i18 4096, %mul_ln703_1" [firmware/myproject.cpp:54]   --->   Operation 26 'add' 'ret_V_25' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 4.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i12 %p_Val2_2 to i18" [firmware/myproject.cpp:53]   --->   Operation 27 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %p_Val2_1, i6 0)" [firmware/myproject.cpp:50]   --->   Operation 28 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.49ns) (grouped into DSP with root node ret_V_30)   --->   "%mul_ln1193 = mul i18 -39, %sext_ln728" [firmware/myproject.cpp:50]   --->   Operation 29 'mul' 'mul_ln1193' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 30 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_30 = add i18 %mul_ln1193, %lhs_V_1" [firmware/myproject.cpp:50]   --->   Operation 30 'add' 'ret_V_30' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_30, i32 6, i32 17)" [firmware/myproject.cpp:50]   --->   Operation 31 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%r_V_3 = sext i12 %p_Val2_4 to i24" [firmware/myproject.cpp:50]   --->   Operation 32 'sext' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_4 = mul i24 %r_V_3, %r_V_3" [firmware/myproject.cpp:50]   --->   Operation 33 'mul' 'r_V_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %p_Val2_2, i6 0)" [firmware/myproject.cpp:51]   --->   Operation 34 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192 = sub i18 %add_ln1192_8, %rhs_V_1" [firmware/myproject.cpp:51]   --->   Operation 35 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%ret_V_35 = add i18 -6400, %sub_ln1192" [firmware/myproject.cpp:51]   --->   Operation 36 'add' 'ret_V_35' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_35, i32 6, i32 17)" [firmware/myproject.cpp:51]   --->   Operation 37 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (2.95ns)   --->   "%p_Val2_s_22 = call fastcc i7 @"operator()"(i12 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 38 'call' 'p_Val2_s_22' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%r_V_s = call i18 @_ssdm_op_BitConcatenate.i18.i11.i7(i11 %tmp_9, i7 0)" [firmware/myproject.cpp:51]   --->   Operation 39 'bitconcatenate' 'r_V_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.79ns)   --->   "%add_ln1192_7 = add i18 -896, %r_V_s" [firmware/myproject.cpp:51]   --->   Operation 40 'add' 'add_ln1192_7' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %add_ln1192_7, i32 6, i32 17)" [firmware/myproject.cpp:51]   --->   Operation 41 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (2.95ns)   --->   "%p_5 = call fastcc i7 @"operator()"(i12 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 42 'call' 'p_5' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 43 [2/2] (2.95ns)   --->   "%p_7 = call fastcc i7 @"operator()"(i12 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 43 'call' 'p_7' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %p_Val2_1, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 44 'bitconcatenate' 'shl_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i17 %shl_ln1118_7 to i18" [firmware/myproject.cpp:52]   --->   Operation 45 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln1118_8 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %p_Val2_1, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 46 'bitconcatenate' 'shl_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i15 %shl_ln1118_8 to i18" [firmware/myproject.cpp:52]   --->   Operation 47 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.79ns)   --->   "%r_V_29 = add i18 %sext_ln1118_15, %sext_ln1118_16" [firmware/myproject.cpp:52]   --->   Operation 48 'add' 'r_V_29' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln1118_9 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %p_Val2_2, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 49 'bitconcatenate' 'shl_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i17 %shl_ln1118_9 to i18" [firmware/myproject.cpp:52]   --->   Operation 50 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %p_Val2_2, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 51 'bitconcatenate' 'shl_ln1118_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i15 %shl_ln1118_s to i18" [firmware/myproject.cpp:52]   --->   Operation 52 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.79ns)   --->   "%r_V_30 = add i18 %sext_ln1118_17, %sext_ln1118_18" [firmware/myproject.cpp:52]   --->   Operation 53 'add' 'r_V_30' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i18 %r_V_29 to i19" [firmware/myproject.cpp:52]   --->   Operation 54 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i18 %r_V_30 to i19" [firmware/myproject.cpp:52]   --->   Operation 55 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_39 = sub i19 %sext_ln703_5, %sext_ln703_6" [firmware/myproject.cpp:52]   --->   Operation 56 'sub' 'ret_V_39' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln1192_15 = add i19 4096, %ret_V_39" [firmware/myproject.cpp:52]   --->   Operation 57 'add' 'add_ln1192_15' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i19 %add_ln1192_15 to i36" [firmware/myproject.cpp:52]   --->   Operation 58 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i36 %sext_ln1118_19, %sext_ln1118_19" [firmware/myproject.cpp:52]   --->   Operation 59 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (0.49ns) (grouped into DSP with root node add_ln700)   --->   "%mul_ln700_2 = mul i24 210, %r_V_17" [firmware/myproject.cpp:53]   --->   Operation 60 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln1 = call i24 @_ssdm_op_BitConcatenate.i24.i18.i6(i18 %mul_ln700_3, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 61 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700 = add i24 %mul_ln700_2, %shl_ln1" [firmware/myproject.cpp:53]   --->   Operation 62 'add' 'add_ln700' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_1 = mul i18 420, %sext_ln728" [firmware/myproject.cpp:53]   --->   Operation 63 'mul' 'mul_ln728_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i24 @_ssdm_op_BitConcatenate.i24.i18.i6(i18 %mul_ln728_1, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 64 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.83ns)   --->   "%ret_V_41 = add i24 %add_ln700, %rhs_V_5" [firmware/myproject.cpp:53]   --->   Operation 65 'add' 'ret_V_41' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %ret_V_41, i32 12, i32 23)" [firmware/myproject.cpp:53]   --->   Operation 66 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_30 = add i18 -6976, %r_V_s" [firmware/myproject.cpp:54]   --->   Operation 67 'add' 'add_ln1192_30' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln1192_28 = add i18 %lhs_V_1, %add_ln1192_30" [firmware/myproject.cpp:54]   --->   Operation 68 'add' 'add_ln1192_28' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %add_ln1192_28, i32 6, i32 17)" [firmware/myproject.cpp:54]   --->   Operation 69 'partselect' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (2.95ns)   --->   "%p_2 = call fastcc i7 @"operator()"(i12 %trunc_ln708_11)" [firmware/myproject.cpp:54]   --->   Operation 70 'call' 'p_2' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i18 %ret_V_25 to i36" [firmware/myproject.cpp:54]   --->   Operation 71 'sext' 'sext_ln1118_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_5 = mul i36 %sext_ln1118_25, %sext_ln1118_25" [firmware/myproject.cpp:54]   --->   Operation 72 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 73 [1/1] (0.49ns) (grouped into DSP with root node ret_V_46)   --->   "%mul_ln1192_8 = mul i18 %sext_ln728, %sext_ln728" [firmware/myproject.cpp:54]   --->   Operation 73 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 74 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_46 = add i18 -2112, %mul_ln1192_8" [firmware/myproject.cpp:54]   --->   Operation 74 'add' 'ret_V_46' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_46, i32 6, i32 17)" [firmware/myproject.cpp:54]   --->   Operation 75 'partselect' 'trunc_ln708_13' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.70>
ST_3 : Operation 76 [2/2] (2.95ns)   --->   "%p_s = call fastcc i7 @"operator()"(i12 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 76 'call' 'p_s' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%r_V_5 = sext i12 %p_Val2_s to i24" [firmware/myproject.cpp:50]   --->   Operation 77 'sext' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.49ns) (grouped into DSP with root node ret_V_31)   --->   "%mul_ln1192 = mul i24 %r_V_5, %r_V_4" [firmware/myproject.cpp:50]   --->   Operation 78 'mul' 'mul_ln1192' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i24 @_ssdm_op_BitConcatenate.i24.i12.i12(i12 %p_Val2_5, i12 0)" [firmware/myproject.cpp:50]   --->   Operation 79 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_31 = add i24 %mul_ln1192, %lhs_V_2" [firmware/myproject.cpp:50]   --->   Operation 80 'add' 'ret_V_31' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %ret_V_31, i32 12, i32 23)" [firmware/myproject.cpp:50]   --->   Operation 81 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_2 = mul i18 49, %sext_ln728_1" [firmware/myproject.cpp:50]   --->   Operation 82 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [2/2] (2.95ns)   --->   "%p_Val2_12 = call fastcc i7 @"operator()"(i12 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 83 'call' 'p_Val2_12' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 84 [1/2] (1.15ns)   --->   "%p_Val2_s_22 = call fastcc i7 @"operator()"(i12 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 84 'call' 'p_Val2_s_22' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 85 [1/2] (1.15ns)   --->   "%p_5 = call fastcc i7 @"operator()"(i12 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 85 'call' 'p_5' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 86 [2/2] (2.95ns)   --->   "%p_6 = call fastcc i7 @"operator()"(i12 %p_Val2_1)" [firmware/myproject.cpp:51]   --->   Operation 86 'call' 'p_6' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 87 [1/2] (1.15ns)   --->   "%p_7 = call fastcc i7 @"operator()"(i12 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 87 'call' 'p_7' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %p_7, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 88 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i10 %tmp_s to i11" [firmware/myproject.cpp:52]   --->   Operation 89 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %p_7, i1 false)" [firmware/myproject.cpp:52]   --->   Operation 90 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i8 %tmp_1 to i11" [firmware/myproject.cpp:52]   --->   Operation 91 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.72ns)   --->   "%r_V_27 = sub i11 %sext_ln1118_8, %sext_ln1118_9" [firmware/myproject.cpp:52]   --->   Operation 92 'sub' 'r_V_27' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (3.07ns)   --->   "%r_V_31 = mul i36 156, %mul_ln1118" [firmware/myproject.cpp:52]   --->   Operation 93 'mul' 'r_V_31' <Predicate = true> <Delay = 3.07> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i12 @_ssdm_op_PartSelect.i12.i36.i32.i32(i36 %r_V_31, i32 24, i32 35)" [firmware/myproject.cpp:52]   --->   Operation 94 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.74ns)   --->   "%add_ln703 = add i12 -45, %p_Val2_2" [firmware/myproject.cpp:53]   --->   Operation 95 'add' 'add_ln703' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [2/2] (2.95ns)   --->   "%p_9 = call fastcc i7 @"operator()"(i12 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 96 'call' 'p_9' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 97 [2/2] (2.95ns)   --->   "%p_1 = call fastcc i7 @"operator()"(i12 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 97 'call' 'p_1' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 98 [1/1] (0.74ns)   --->   "%add_ln703_1 = add i12 %p_Val2_5, %p_Val2_2" [firmware/myproject.cpp:53]   --->   Operation 98 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [2/2] (2.95ns)   --->   "%p_Val2_32 = call fastcc i7 @"operator()"(i12 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 99 'call' 'p_Val2_32' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 100 [1/2] (1.15ns)   --->   "%p_2 = call fastcc i7 @"operator()"(i12 %trunc_ln708_11)" [firmware/myproject.cpp:54]   --->   Operation 100 'call' 'p_2' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 101 [1/1] (3.07ns)   --->   "%r_V_37 = mul i36 293, %mul_ln1118_5" [firmware/myproject.cpp:54]   --->   Operation 101 'mul' 'r_V_37' <Predicate = true> <Delay = 3.07> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln708_12 = call i12 @_ssdm_op_PartSelect.i12.i36.i32.i32(i36 %r_V_37, i32 24, i32 35)" [firmware/myproject.cpp:54]   --->   Operation 102 'partselect' 'trunc_ln708_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [2/2] (2.95ns)   --->   "%p_Val2_43 = call fastcc i7 @"operator()"(i12 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 103 'call' 'p_Val2_43' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.93>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%lhs_V = sext i12 %p_Val2_s to i13" [firmware/myproject.cpp:50]   --->   Operation 104 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into DSP with root node r_V_1)   --->   "%ret_V = add nsw i13 -59, %lhs_V" [firmware/myproject.cpp:50]   --->   Operation 105 'add' 'ret_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into DSP with root node r_V_1)   --->   "%r_V = sext i13 %ret_V to i26" [firmware/myproject.cpp:50]   --->   Operation 106 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_1 = mul i26 %r_V, %r_V" [firmware/myproject.cpp:50]   --->   Operation 107 'mul' 'r_V_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i26 %r_V_1 to i27" [firmware/myproject.cpp:50]   --->   Operation 108 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln1193 = trunc i26 %r_V_1 to i24" [firmware/myproject.cpp:50]   --->   Operation 109 'trunc' 'trunc_ln1193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%p_shl = call i27 @_ssdm_op_BitConcatenate.i27.i24.i3(i24 %trunc_ln1193, i3 0)" [firmware/myproject.cpp:50]   --->   Operation 110 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1193 = sub i27 %sext_ln1118, %p_shl" [firmware/myproject.cpp:50]   --->   Operation 111 'sub' 'sub_ln1193' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 112 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_1 = add i27 110592, %sub_ln1193" [firmware/myproject.cpp:50]   --->   Operation 112 'add' 'ret_V_1' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln727 = sext i12 %p_Val2_1 to i17" [firmware/myproject.cpp:50]   --->   Operation 113 'sext' 'sext_ln727' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/2] (1.15ns)   --->   "%p_s = call fastcc i7 @"operator()"(i12 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 114 'call' 'p_s' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i7 %p_s to i14" [firmware/myproject.cpp:50]   --->   Operation 115 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.49ns) (grouped into DSP with root node ret_V_3)   --->   "%r_V_23 = mul i14 %sext_ln1116, %sext_ln1116" [firmware/myproject.cpp:50]   --->   Operation 116 'mul' 'r_V_23' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 117 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_3 = add i14 -576, %r_V_23" [firmware/myproject.cpp:50]   --->   Operation 117 'add' 'ret_V_3' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 118 [2/2] (2.95ns)   --->   "%p_Val2_7 = call fastcc i7 @"operator()"(i12 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 118 'call' 'p_Val2_7' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i12 %p_Val2_5 to i18" [firmware/myproject.cpp:50]   --->   Operation 119 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192_4)   --->   "%mul_ln1192_1 = mul i18 -49, %sext_ln1192_3" [firmware/myproject.cpp:50]   --->   Operation 120 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 121 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192_4 = add i18 %mul_ln1192_2, %mul_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 121 'add' 'add_ln1192_4' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 122 [1/1] (0.79ns)   --->   "%ret_V_33 = add i18 3136, %add_ln1192_4" [firmware/myproject.cpp:50]   --->   Operation 122 'add' 'ret_V_33' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_33, i32 6, i32 17)" [firmware/myproject.cpp:50]   --->   Operation 123 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/2] (1.15ns)   --->   "%p_Val2_12 = call fastcc i7 @"operator()"(i12 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 124 'call' 'p_Val2_12' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i7 %p_Val2_12 to i9" [firmware/myproject.cpp:51]   --->   Operation 125 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into DSP with root node r_V_6)   --->   "%ret_V_8 = add i9 -88, %sext_ln703" [firmware/myproject.cpp:51]   --->   Operation 126 'add' 'ret_V_8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i7 %p_Val2_s_22 to i8" [firmware/myproject.cpp:51]   --->   Operation 127 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.70ns)   --->   "%ret_V_10 = add i8 -60, %sext_ln703_1" [firmware/myproject.cpp:51]   --->   Operation 128 'add' 'ret_V_10' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns) (grouped into DSP with root node r_V_6)   --->   "%sext_ln1116_2 = sext i9 %ret_V_8 to i17" [firmware/myproject.cpp:51]   --->   Operation 129 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i8 %ret_V_10 to i17" [firmware/myproject.cpp:51]   --->   Operation 130 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_6 = mul i17 %sext_ln1116_2, %sext_ln1118_1" [firmware/myproject.cpp:51]   --->   Operation 131 'mul' 'r_V_6' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i12 %p_Val2_5 to i17" [firmware/myproject.cpp:51]   --->   Operation 132 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%r_V_24 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %p_Val2_5, i1 false)" [firmware/myproject.cpp:51]   --->   Operation 133 'bitconcatenate' 'r_V_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i13 %r_V_24 to i18" [firmware/myproject.cpp:51]   --->   Operation 134 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i13 %r_V_24 to i16" [firmware/myproject.cpp:51]   --->   Operation 135 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i7 %p_5 to i13" [firmware/myproject.cpp:51]   --->   Operation 136 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.49ns) (grouped into DSP with root node ret_V_36)   --->   "%mul_ln703 = mul i13 19, %sext_ln703_3" [firmware/myproject.cpp:51]   --->   Operation 137 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 138 [1/1] (0.00ns) (grouped into DSP with root node ret_V_36)   --->   "%sext_ln703_7 = sext i13 %mul_ln703 to i14" [firmware/myproject.cpp:51]   --->   Operation 138 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i13 %r_V_24 to i14" [firmware/myproject.cpp:51]   --->   Operation 139 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_36 = add i14 %sext_ln1192, %sext_ln703_7" [firmware/myproject.cpp:51]   --->   Operation 140 'add' 'ret_V_36' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 141 [1/2] (1.15ns)   --->   "%p_6 = call fastcc i7 @"operator()"(i12 %p_Val2_1)" [firmware/myproject.cpp:51]   --->   Operation 141 'call' 'p_6' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %p_Val2_1, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 142 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i16 %shl_ln to i17" [firmware/myproject.cpp:52]   --->   Operation 143 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118 = sub i17 0, %sext_ln1118_5" [firmware/myproject.cpp:52]   --->   Operation 144 'sub' 'sub_ln1118' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 145 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%r_V_25 = sub i17 %sub_ln1118, %sext_ln727" [firmware/myproject.cpp:52]   --->   Operation 145 'sub' 'r_V_25' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %p_Val2_5, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 146 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i17 %shl_ln1118_1 to i18" [firmware/myproject.cpp:52]   --->   Operation 147 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns) (grouped into DSP with root node sub_ln1192_1)   --->   "%r_V_8 = add i18 %sext_ln1118_6, %sext_ln1118_3" [firmware/myproject.cpp:52]   --->   Operation 148 'add' 'r_V_8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %p_Val2_5, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 149 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i15 %shl_ln1118_2 to i16" [firmware/myproject.cpp:52]   --->   Operation 150 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_26 = sub i16 %sext_ln1118_7, %sext_ln1118_4" [firmware/myproject.cpp:52]   --->   Operation 151 'sub' 'r_V_26' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i11 %r_V_27 to i16" [firmware/myproject.cpp:52]   --->   Operation 152 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln1192_12 = add i16 %r_V_26, %sext_ln1118_10" [firmware/myproject.cpp:52]   --->   Operation 153 'add' 'add_ln1192_12' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 154 [1/1] (0.00ns) (grouped into DSP with root node sub_ln1192_1)   --->   "%sext_ln1192_7 = sext i18 %r_V_8 to i30" [firmware/myproject.cpp:52]   --->   Operation 154 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i16 %add_ln1192_12 to i30" [firmware/myproject.cpp:52]   --->   Operation 155 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.49ns) (grouped into DSP with root node sub_ln1192_1)   --->   "%mul_ln1192_5 = mul i30 %sext_ln1192_7, %sext_ln1192_8" [firmware/myproject.cpp:52]   --->   Operation 156 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %r_V_25, i12 0)" [firmware/myproject.cpp:52]   --->   Operation 157 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i29 %lhs_V_4 to i30" [firmware/myproject.cpp:52]   --->   Operation 158 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln1192_1 = sub i30 %sext_ln1192_9, %mul_ln1192_5" [firmware/myproject.cpp:52]   --->   Operation 159 'sub' 'sub_ln1192_1' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 160 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728 = mul i18 35, %sext_ln728_1" [firmware/myproject.cpp:52]   --->   Operation 160 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i30 @_ssdm_op_BitConcatenate.i30.i18.i12(i18 %mul_ln728, i12 0)" [firmware/myproject.cpp:52]   --->   Operation 161 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_17 = add i30 %sub_ln1192_1, %rhs_V_2" [firmware/myproject.cpp:52]   --->   Operation 162 'add' 'add_ln1192_17' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i7 %p_6 to i14" [firmware/myproject.cpp:52]   --->   Operation 163 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_2 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %p_6, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 164 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i12 %tmp_2 to i13" [firmware/myproject.cpp:52]   --->   Operation 165 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %p_6, i1 false)" [firmware/myproject.cpp:52]   --->   Operation 166 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i8 %tmp_3 to i13" [firmware/myproject.cpp:52]   --->   Operation 167 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.74ns)   --->   "%r_V_28 = add i13 %sext_ln1118_12, %sext_ln1118_13" [firmware/myproject.cpp:52]   --->   Operation 168 'add' 'r_V_28' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_4 = call i25 @_ssdm_op_BitConcatenate.i25.i13.i12(i13 %r_V_28, i12 0)" [firmware/myproject.cpp:52]   --->   Operation 169 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i25 %tmp_4 to i30" [firmware/myproject.cpp:52]   --->   Operation 170 'sext' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln1192_18 = add i30 %add_ln1192_17, %rhs_V_3" [firmware/myproject.cpp:52]   --->   Operation 171 'add' 'add_ln1192_18' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 172 [2/2] (2.95ns)   --->   "%p_8 = call fastcc i7 @"operator()"(i12 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 172 'call' 'p_8' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 173 [1/2] (1.15ns)   --->   "%p_9 = call fastcc i7 @"operator()"(i12 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 173 'call' 'p_9' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i7 %p_9 to i8" [firmware/myproject.cpp:53]   --->   Operation 174 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/2] (1.15ns)   --->   "%p_1 = call fastcc i7 @"operator()"(i12 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 175 'call' 'p_1' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i7 %p_1 to i8" [firmware/myproject.cpp:53]   --->   Operation 176 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns) (grouped into DSP with root node ret_V_18)   --->   "%add_ln1192_22 = add i8 %sext_ln1116_5, %sext_ln1192_13" [firmware/myproject.cpp:53]   --->   Operation 177 'add' 'add_ln1192_22' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 178 [1/1] (0.00ns) (grouped into DSP with root node ret_V_18)   --->   "%sext_ln1192_15 = sext i8 %add_ln1192_22 to i12" [firmware/myproject.cpp:53]   --->   Operation 178 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.49ns) (grouped into DSP with root node ret_V_18)   --->   "%mul_ln1192_11 = mul i12 11, %sext_ln1192_15" [firmware/myproject.cpp:53]   --->   Operation 179 'mul' 'mul_ln1192_11' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 180 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_18 = add i12 -128, %mul_ln1192_11" [firmware/myproject.cpp:53]   --->   Operation 180 'add' 'ret_V_18' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i12 %p_Val2_1 to i13" [firmware/myproject.cpp:53]   --->   Operation 181 'sext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%rhs_V_6 = sext i12 %p_Val2_5 to i13" [firmware/myproject.cpp:53]   --->   Operation 182 'sext' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.74ns)   --->   "%ret_V_42 = add nsw i13 %lhs_V_5, %rhs_V_6" [firmware/myproject.cpp:53]   --->   Operation 183 'add' 'ret_V_42' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (0.49ns) (grouped into DSP with root node ret_V_43)   --->   "%r_V_33 = mul i14 %sext_ln1118_11, %sext_ln1118_11" [firmware/myproject.cpp:53]   --->   Operation 184 'mul' 'r_V_33' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 185 [1/1] (0.00ns) (grouped into DSP with root node ret_V_43)   --->   "%sext_ln1118_22 = sext i14 %r_V_33 to i20" [firmware/myproject.cpp:53]   --->   Operation 185 'sext' 'sext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i19 @_ssdm_op_BitConcatenate.i19.i13.i6(i13 %ret_V_42, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 186 'bitconcatenate' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln728_5 = sext i19 %lhs_V_6 to i20" [firmware/myproject.cpp:53]   --->   Operation 187 'sext' 'sext_ln728_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_43 = add i20 %sext_ln1118_22, %sext_ln728_5" [firmware/myproject.cpp:53]   --->   Operation 188 'add' 'ret_V_43' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 189 [1/2] (1.15ns)   --->   "%p_Val2_32 = call fastcc i7 @"operator()"(i12 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 189 'call' 'p_Val2_32' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %p_Val2_5, i4 0)" [firmware/myproject.cpp:54]   --->   Operation 190 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i16 %shl_ln1118_3 to i17" [firmware/myproject.cpp:54]   --->   Operation 191 'sext' 'sext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.78ns)   --->   "%r_V_34 = sub i17 %sext_ln1118_23, %sext_ln1118_2" [firmware/myproject.cpp:54]   --->   Operation 192 'sub' 'r_V_34' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i11 @_ssdm_op_PartSelect.i11.i17.i32.i32(i17 %r_V_34, i32 6, i32 16)" [firmware/myproject.cpp:54]   --->   Operation 193 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i11 %trunc_ln708_10 to i12" [firmware/myproject.cpp:54]   --->   Operation 194 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [2/2] (2.95ns)   --->   "%p_Val2_37 = call fastcc i7 @"operator()"(i12 %sext_ln708)" [firmware/myproject.cpp:54]   --->   Operation 195 'call' 'p_Val2_37' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 196 [2/2] (2.95ns)   --->   "%p_Val2_41 = call fastcc i7 @"operator()"(i12 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 196 'call' 'p_Val2_41' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 197 [1/2] (1.15ns)   --->   "%p_Val2_43 = call fastcc i7 @"operator()"(i12 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 197 'call' 'p_Val2_43' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 198 [1/1] (0.74ns)   --->   "%add_ln703_2 = add i12 94, %p_Val2_1" [firmware/myproject.cpp:54]   --->   Operation 198 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [2/2] (2.95ns)   --->   "%p_0 = call fastcc i7 @"operator()"(i12 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 199 'call' 'p_0' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.29>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i27 %ret_V_1 to i41" [firmware/myproject.cpp:50]   --->   Operation 200 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i14 %ret_V_3 to i41" [firmware/myproject.cpp:50]   --->   Operation 201 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700 = mul i41 %sext_ln700_1, %sext_ln700" [firmware/myproject.cpp:50]   --->   Operation 202 'mul' 'mul_ln700' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 203 [1/2] (1.15ns)   --->   "%p_Val2_7 = call fastcc i7 @"operator()"(i12 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 203 'call' 'p_Val2_7' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i12 %p_Val2_4 to i13" [firmware/myproject.cpp:50]   --->   Operation 204 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i7 %p_Val2_7 to i13" [firmware/myproject.cpp:50]   --->   Operation 205 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_32 = sub i13 %sext_ln1192_2, %sext_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 206 'sub' 'ret_V_32' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 207 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln1192 = add i13 250, %ret_V_32" [firmware/myproject.cpp:50]   --->   Operation 207 'add' 'add_ln1192' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 208 [2/2] (2.95ns)   --->   "%p_Val2_10 = call fastcc i7 @"operator()"(i12 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 208 'call' 'p_Val2_10' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 209 [1/1] (0.76ns)   --->   "%ret_V_12 = add i14 -384, %ret_V_36" [firmware/myproject.cpp:51]   --->   Operation 209 'add' 'ret_V_12' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i17 %r_V_6 to i32" [firmware/myproject.cpp:51]   --->   Operation 210 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i14 %ret_V_12 to i32" [firmware/myproject.cpp:51]   --->   Operation 211 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_3 = mul i32 %sext_ln1192_4, %sext_ln1192_5" [firmware/myproject.cpp:51]   --->   Operation 212 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 213 [1/2] (1.15ns)   --->   "%p_8 = call fastcc i7 @"operator()"(i12 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 213 'call' 'p_8' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_6 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %p_8, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 214 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i12 %tmp_6 to i13" [firmware/myproject.cpp:52]   --->   Operation 215 'sext' 'sext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %p_8, i1 false)" [firmware/myproject.cpp:52]   --->   Operation 216 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i8 %tmp_7 to i13" [firmware/myproject.cpp:52]   --->   Operation 217 'sext' 'sext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.74ns)   --->   "%r_V_32 = add i13 %sext_ln1118_20, %sext_ln1118_21" [firmware/myproject.cpp:52]   --->   Operation 218 'add' 'r_V_32' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_8 = call i25 @_ssdm_op_BitConcatenate.i25.i13.i12(i13 %r_V_32, i12 0)" [firmware/myproject.cpp:52]   --->   Operation 219 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i25 %tmp_8 to i30" [firmware/myproject.cpp:52]   --->   Operation 220 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_19 = add i30 %add_ln1192_18, %rhs_V_4" [firmware/myproject.cpp:52]   --->   Operation 221 'add' 'add_ln1192_19' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 222 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%ret_V_40 = add i30 -11010048, %add_ln1192_19" [firmware/myproject.cpp:52]   --->   Operation 222 'add' 'ret_V_40' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i12 @_ssdm_op_PartSelect.i12.i30.i32.i32(i30 %ret_V_40, i32 18, i32 29)" [firmware/myproject.cpp:52]   --->   Operation 223 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_10 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %p_Val2_32, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 224 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i13 %tmp_10 to i20" [firmware/myproject.cpp:53]   --->   Operation 225 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_44 = add i20 %ret_V_43, %sext_ln1192_16" [firmware/myproject.cpp:53]   --->   Operation 226 'add' 'ret_V_44' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 227 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%ret_V_22 = add i20 -15232, %ret_V_44" [firmware/myproject.cpp:53]   --->   Operation 227 'add' 'ret_V_22' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i12 %ret_V_18 to i30" [firmware/myproject.cpp:53]   --->   Operation 228 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i20 %ret_V_22 to i30" [firmware/myproject.cpp:53]   --->   Operation 229 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.49ns) (grouped into DSP with root node ret_V_45)   --->   "%mul_ln1192_7 = mul i30 %sext_ln1192_10, %sext_ln1192_11" [firmware/myproject.cpp:53]   --->   Operation 230 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 231 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_45 = add i30 -15990784, %mul_ln1192_7" [firmware/myproject.cpp:53]   --->   Operation 231 'add' 'ret_V_45' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i12 @_ssdm_op_PartSelect.i12.i30.i32.i32(i30 %ret_V_45, i32 18, i32 29)" [firmware/myproject.cpp:53]   --->   Operation 232 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 233 [1/2] (1.15ns)   --->   "%p_Val2_37 = call fastcc i7 @"operator()"(i12 %sext_ln708)" [firmware/myproject.cpp:54]   --->   Operation 233 'call' 'p_Val2_37' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 234 [1/2] (1.15ns)   --->   "%p_Val2_41 = call fastcc i7 @"operator()"(i12 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 234 'call' 'p_Val2_41' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln703_10 = sext i7 %p_Val2_41 to i8" [firmware/myproject.cpp:54]   --->   Operation 235 'sext' 'sext_ln703_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln703_11 = sext i7 %p_Val2_43 to i8" [firmware/myproject.cpp:54]   --->   Operation 236 'sext' 'sext_ln703_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.70ns)   --->   "%ret_V_47 = sub i8 %sext_ln703_10, %sext_ln703_11" [firmware/myproject.cpp:54]   --->   Operation 237 'sub' 'ret_V_47' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 238 [1/2] (1.15ns)   --->   "%p_0 = call fastcc i7 @"operator()"(i12 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 238 'call' 'p_0' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.99>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i41 %mul_ln700 to i42" [firmware/myproject.cpp:50]   --->   Operation 239 'sext' 'sext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i13 %add_ln1192 to i42" [firmware/myproject.cpp:50]   --->   Operation 240 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (3.45ns)   --->   "%mul_ln700_1 = mul i42 %sext_ln700_2, %sext_ln700_3" [firmware/myproject.cpp:50]   --->   Operation 241 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 3.45> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 242 [1/2] (1.15ns)   --->   "%p_Val2_10 = call fastcc i7 @"operator()"(i12 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 242 'call' 'p_Val2_10' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i32 %mul_ln1192_3 to i34" [firmware/myproject.cpp:51]   --->   Operation 243 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i7 %p_6 to i34" [firmware/myproject.cpp:51]   --->   Operation 244 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (3.09ns)   --->   "%mul_ln1192_4 = mul i34 %sext_ln1192_6, %sext_ln1192_12" [firmware/myproject.cpp:51]   --->   Operation 245 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 3.09> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 246 [1/1] (0.90ns)   --->   "%ret_V_37 = add i34 -922746880, %mul_ln1192_4" [firmware/myproject.cpp:51]   --->   Operation 246 'add' 'ret_V_37' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i34.i32.i32(i34 %ret_V_37, i32 24, i32 33)" [firmware/myproject.cpp:51]   --->   Operation 247 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln1253 = sext i7 %p_Val2_37 to i8" [firmware/myproject.cpp:54]   --->   Operation 248 'sext' 'sext_ln1253' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (0.70ns)   --->   "%r_V_35 = sub i8 0, %sext_ln1253" [firmware/myproject.cpp:54]   --->   Operation 249 'sub' 'r_V_35' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i7 %p_2 to i14" [firmware/myproject.cpp:54]   --->   Operation 250 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (1.27ns)   --->   "%r_V_36 = mul i14 %sext_ln1116_3, %sext_ln1116_3" [firmware/myproject.cpp:54]   --->   Operation 251 'mul' 'r_V_36' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i14 %r_V_36 to i16" [firmware/myproject.cpp:54]   --->   Operation 252 'sext' 'sext_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_11 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %r_V_35, i6 0)" [firmware/myproject.cpp:54]   --->   Operation 253 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln700_4 = sext i14 %tmp_11 to i16" [firmware/myproject.cpp:54]   --->   Operation 254 'sext' 'sext_ln700_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_9)   --->   "%ret_V_24 = add i16 %sext_ln1118_24, %sext_ln700_4" [firmware/myproject.cpp:54]   --->   Operation 255 'add' 'ret_V_24' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln703_12 = sext i8 %ret_V_47 to i9" [firmware/myproject.cpp:54]   --->   Operation 256 'sext' 'sext_ln703_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 257 [1/1] (0.70ns)   --->   "%ret_V_28 = add i9 14, %sext_ln703_12" [firmware/myproject.cpp:54]   --->   Operation 257 'add' 'ret_V_28' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 258 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_9)   --->   "%sext_ln1192_17 = sext i16 %ret_V_24 to i25" [firmware/myproject.cpp:54]   --->   Operation 258 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln1192_18 = sext i9 %ret_V_28 to i25" [firmware/myproject.cpp:54]   --->   Operation 259 'sext' 'sext_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_9 = mul i25 %sext_ln1192_18, %sext_ln1192_17" [firmware/myproject.cpp:54]   --->   Operation 260 'mul' 'mul_ln1192_9' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.53>
ST_7 : Operation 261 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_4_V), !map !268"   --->   Operation 261 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_3_V), !map !274"   --->   Operation 262 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_2_V), !map !280"   --->   Operation 263 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_1_V), !map !286"   --->   Operation 264 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 265 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_0_V), !map !292"   --->   Operation 265 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i192* %x_V), !map !298"   --->   Operation 266 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 267 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* %x_V, [7 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 268 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %y_0_V, i12* %y_1_V, i12* %y_2_V, i12* %y_3_V, i12* %y_4_V, [7 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [firmware/myproject.cpp:32]   --->   Operation 269 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [firmware/myproject.cpp:33]   --->   Operation 270 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_5 = call i37 @_ssdm_op_BitConcatenate.i37.i7.i30(i7 %p_Val2_10, i30 0)" [firmware/myproject.cpp:50]   --->   Operation 271 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%rhs_V = sext i37 %tmp_5 to i42" [firmware/myproject.cpp:50]   --->   Operation 272 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (0.96ns)   --->   "%ret_V_34 = sub i42 %mul_ln700_1, %rhs_V" [firmware/myproject.cpp:50]   --->   Operation 273 'sub' 'ret_V_34' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i12 @_ssdm_op_PartSelect.i12.i42.i32.i32(i42 %ret_V_34, i32 30, i32 41)" [firmware/myproject.cpp:50]   --->   Operation 274 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 275 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_0_V, i12 %trunc_ln708_3)" [firmware/myproject.cpp:50]   --->   Operation 275 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i10 %tmp to i12" [firmware/myproject.cpp:51]   --->   Operation 276 'sext' 'sext_ln708_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 277 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_1_V, i12 %sext_ln708_1)" [firmware/myproject.cpp:51]   --->   Operation 277 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 278 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_2_V, i12 %trunc_ln708_9)" [firmware/myproject.cpp:52]   --->   Operation 278 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 279 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_3_V, i12 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 279 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln1192_19 = sext i25 %mul_ln1192_9 to i29" [firmware/myproject.cpp:54]   --->   Operation 280 'sext' 'sext_ln1192_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i7 %p_0 to i29" [firmware/myproject.cpp:54]   --->   Operation 281 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 282 [1/1] (0.49ns) (grouped into DSP with root node ret_V_48)   --->   "%mul_ln1192_10 = mul i29 %sext_ln1192_14, %sext_ln1192_19" [firmware/myproject.cpp:54]   --->   Operation 282 'mul' 'mul_ln1192_10' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 283 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_48 = add i29 -14417920, %mul_ln1192_10" [firmware/myproject.cpp:54]   --->   Operation 283 'add' 'ret_V_48' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_12 = call i11 @_ssdm_op_PartSelect.i11.i29.i32.i32(i29 %ret_V_48, i32 18, i32 28)" [firmware/myproject.cpp:54]   --->   Operation 284 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln708_2 = sext i11 %tmp_12 to i12" [firmware/myproject.cpp:54]   --->   Operation 285 'sext' 'sext_ln708_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 286 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_4_V, i12 %sext_ln708_2)" [firmware/myproject.cpp:54]   --->   Operation 286 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 287 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 287 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sin_lut_samples_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 00000000]
p_Val2_s           (partselect    ) [ 01111000]
p_Val2_2           (partselect    ) [ 01110000]
p_Val2_1           (partselect    ) [ 01111000]
p_Val2_4           (partselect    ) [ 01111100]
p_Val2_5           (partselect    ) [ 01111000]
sext_ln728_1       (sext          ) [ 01111000]
lhs_V_3            (bitconcatenate) [ 00000000]
mul_ln1192_6       (mul           ) [ 00000000]
add_ln1192_8       (add           ) [ 01100000]
tmp_9              (partselect    ) [ 01100000]
ret_V_38           (add           ) [ 00000000]
trunc_ln708_7      (partselect    ) [ 01100000]
r_V_16             (sext          ) [ 00000000]
sext_ln703_4       (sext          ) [ 00000000]
r_V_17             (mul           ) [ 01100000]
mul_ln700_3        (mul           ) [ 01100000]
mul_ln703_1        (mul           ) [ 00000000]
ret_V_25           (add           ) [ 01100000]
sext_ln728         (sext          ) [ 00000000]
lhs_V_1            (bitconcatenate) [ 00000000]
mul_ln1193         (mul           ) [ 00000000]
ret_V_30           (add           ) [ 00000000]
trunc_ln           (partselect    ) [ 01010000]
r_V_3              (sext          ) [ 00000000]
r_V_4              (mul           ) [ 01010000]
rhs_V_1            (bitconcatenate) [ 00000000]
sub_ln1192         (sub           ) [ 00000000]
ret_V_35           (add           ) [ 00000000]
trunc_ln708_4      (partselect    ) [ 00000000]
r_V_s              (bitconcatenate) [ 00000000]
add_ln1192_7       (add           ) [ 00000000]
trunc_ln708_5      (partselect    ) [ 00000000]
shl_ln1118_7       (bitconcatenate) [ 00000000]
sext_ln1118_15     (sext          ) [ 00000000]
shl_ln1118_8       (bitconcatenate) [ 00000000]
sext_ln1118_16     (sext          ) [ 00000000]
r_V_29             (add           ) [ 00000000]
shl_ln1118_9       (bitconcatenate) [ 00000000]
sext_ln1118_17     (sext          ) [ 00000000]
shl_ln1118_s       (bitconcatenate) [ 00000000]
sext_ln1118_18     (sext          ) [ 00000000]
r_V_30             (add           ) [ 00000000]
sext_ln703_5       (sext          ) [ 00000000]
sext_ln703_6       (sext          ) [ 00000000]
ret_V_39           (sub           ) [ 00000000]
add_ln1192_15      (add           ) [ 00000000]
sext_ln1118_19     (sext          ) [ 00000000]
mul_ln1118         (mul           ) [ 01010000]
mul_ln700_2        (mul           ) [ 00000000]
shl_ln1            (bitconcatenate) [ 00000000]
add_ln700          (add           ) [ 00000000]
mul_ln728_1        (mul           ) [ 00000000]
rhs_V_5            (bitconcatenate) [ 00000000]
ret_V_41           (add           ) [ 00000000]
trunc_ln708_s      (partselect    ) [ 01010000]
add_ln1192_30      (add           ) [ 00000000]
add_ln1192_28      (add           ) [ 00000000]
trunc_ln708_11     (partselect    ) [ 00000000]
sext_ln1118_25     (sext          ) [ 00000000]
mul_ln1118_5       (mul           ) [ 01010000]
mul_ln1192_8       (mul           ) [ 00000000]
ret_V_46           (add           ) [ 00000000]
trunc_ln708_13     (partselect    ) [ 01010000]
r_V_5              (sext          ) [ 00000000]
mul_ln1192         (mul           ) [ 00000000]
lhs_V_2            (bitconcatenate) [ 00000000]
ret_V_31           (add           ) [ 00000000]
trunc_ln708_1      (partselect    ) [ 01001000]
mul_ln1192_2       (mul           ) [ 01001000]
p_Val2_s_22        (call          ) [ 01001000]
p_5                (call          ) [ 01001000]
p_7                (call          ) [ 00000000]
tmp_s              (bitconcatenate) [ 00000000]
sext_ln1118_8      (sext          ) [ 00000000]
tmp_1              (bitconcatenate) [ 00000000]
sext_ln1118_9      (sext          ) [ 00000000]
r_V_27             (sub           ) [ 01001000]
r_V_31             (mul           ) [ 00000000]
trunc_ln708_8      (partselect    ) [ 01001000]
add_ln703          (add           ) [ 00000000]
add_ln703_1        (add           ) [ 00000000]
p_2                (call          ) [ 01001110]
r_V_37             (mul           ) [ 00000000]
trunc_ln708_12     (partselect    ) [ 01001000]
lhs_V              (sext          ) [ 00000000]
ret_V              (add           ) [ 00000000]
r_V                (sext          ) [ 00000000]
r_V_1              (mul           ) [ 00000000]
sext_ln1118        (sext          ) [ 00000000]
trunc_ln1193       (trunc         ) [ 00000000]
p_shl              (bitconcatenate) [ 00000000]
sub_ln1193         (sub           ) [ 00000000]
ret_V_1            (add           ) [ 01000100]
sext_ln727         (sext          ) [ 00000000]
p_s                (call          ) [ 00000000]
sext_ln1116        (sext          ) [ 00000000]
r_V_23             (mul           ) [ 00000000]
ret_V_3            (add           ) [ 01000100]
sext_ln1192_3      (sext          ) [ 00000000]
mul_ln1192_1       (mul           ) [ 00000000]
add_ln1192_4       (add           ) [ 00000000]
ret_V_33           (add           ) [ 00000000]
trunc_ln708_2      (partselect    ) [ 01000100]
p_Val2_12          (call          ) [ 00000000]
sext_ln703         (sext          ) [ 00000000]
ret_V_8            (add           ) [ 00000000]
sext_ln703_1       (sext          ) [ 00000000]
ret_V_10           (add           ) [ 00000000]
sext_ln1116_2      (sext          ) [ 00000000]
sext_ln1118_1      (sext          ) [ 00000000]
r_V_6              (mul           ) [ 01000100]
sext_ln1118_2      (sext          ) [ 00000000]
r_V_24             (bitconcatenate) [ 00000000]
sext_ln1118_3      (sext          ) [ 00000000]
sext_ln1118_4      (sext          ) [ 00000000]
sext_ln703_3       (sext          ) [ 00000000]
mul_ln703          (mul           ) [ 00000000]
sext_ln703_7       (sext          ) [ 00000000]
sext_ln1192        (sext          ) [ 00000000]
ret_V_36           (add           ) [ 01000100]
p_6                (call          ) [ 01000110]
shl_ln             (bitconcatenate) [ 00000000]
sext_ln1118_5      (sext          ) [ 00000000]
sub_ln1118         (sub           ) [ 00000000]
r_V_25             (sub           ) [ 00000000]
shl_ln1118_1       (bitconcatenate) [ 00000000]
sext_ln1118_6      (sext          ) [ 00000000]
r_V_8              (add           ) [ 00000000]
shl_ln1118_2       (bitconcatenate) [ 00000000]
sext_ln1118_7      (sext          ) [ 00000000]
r_V_26             (sub           ) [ 00000000]
sext_ln1118_10     (sext          ) [ 00000000]
add_ln1192_12      (add           ) [ 00000000]
sext_ln1192_7      (sext          ) [ 00000000]
sext_ln1192_8      (sext          ) [ 00000000]
mul_ln1192_5       (mul           ) [ 00000000]
lhs_V_4            (bitconcatenate) [ 00000000]
sext_ln1192_9      (sext          ) [ 00000000]
sub_ln1192_1       (sub           ) [ 00000000]
mul_ln728          (mul           ) [ 00000000]
rhs_V_2            (bitconcatenate) [ 00000000]
add_ln1192_17      (add           ) [ 00000000]
sext_ln1118_11     (sext          ) [ 00000000]
tmp_2              (bitconcatenate) [ 00000000]
sext_ln1118_12     (sext          ) [ 00000000]
tmp_3              (bitconcatenate) [ 00000000]
sext_ln1118_13     (sext          ) [ 00000000]
r_V_28             (add           ) [ 00000000]
tmp_4              (bitconcatenate) [ 00000000]
rhs_V_3            (sext          ) [ 00000000]
add_ln1192_18      (add           ) [ 01000100]
p_9                (call          ) [ 00000000]
sext_ln1116_5      (sext          ) [ 00000000]
p_1                (call          ) [ 00000000]
sext_ln1192_13     (sext          ) [ 00000000]
add_ln1192_22      (add           ) [ 00000000]
sext_ln1192_15     (sext          ) [ 00000000]
mul_ln1192_11      (mul           ) [ 00000000]
ret_V_18           (add           ) [ 01000100]
lhs_V_5            (sext          ) [ 00000000]
rhs_V_6            (sext          ) [ 00000000]
ret_V_42           (add           ) [ 00000000]
r_V_33             (mul           ) [ 00000000]
sext_ln1118_22     (sext          ) [ 00000000]
lhs_V_6            (bitconcatenate) [ 00000000]
sext_ln728_5       (sext          ) [ 00000000]
ret_V_43           (add           ) [ 01000100]
p_Val2_32          (call          ) [ 01000100]
shl_ln1118_3       (bitconcatenate) [ 00000000]
sext_ln1118_23     (sext          ) [ 00000000]
r_V_34             (sub           ) [ 00000000]
trunc_ln708_10     (partselect    ) [ 00000000]
sext_ln708         (sext          ) [ 00000000]
p_Val2_43          (call          ) [ 01000100]
add_ln703_2        (add           ) [ 00000000]
sext_ln700         (sext          ) [ 00000000]
sext_ln700_1       (sext          ) [ 00000000]
mul_ln700          (mul           ) [ 01000010]
p_Val2_7           (call          ) [ 00000000]
sext_ln1192_1      (sext          ) [ 00000000]
sext_ln1192_2      (sext          ) [ 00000000]
ret_V_32           (sub           ) [ 00000000]
add_ln1192         (add           ) [ 01000010]
ret_V_12           (add           ) [ 00000000]
sext_ln1192_4      (sext          ) [ 00000000]
sext_ln1192_5      (sext          ) [ 00000000]
mul_ln1192_3       (mul           ) [ 01000010]
p_8                (call          ) [ 00000000]
tmp_6              (bitconcatenate) [ 00000000]
sext_ln1118_20     (sext          ) [ 00000000]
tmp_7              (bitconcatenate) [ 00000000]
sext_ln1118_21     (sext          ) [ 00000000]
r_V_32             (add           ) [ 00000000]
tmp_8              (bitconcatenate) [ 00000000]
rhs_V_4            (sext          ) [ 00000000]
add_ln1192_19      (add           ) [ 00000000]
ret_V_40           (add           ) [ 00000000]
trunc_ln708_9      (partselect    ) [ 01000011]
tmp_10             (bitconcatenate) [ 00000000]
sext_ln1192_16     (sext          ) [ 00000000]
ret_V_44           (add           ) [ 00000000]
ret_V_22           (add           ) [ 00000000]
sext_ln1192_10     (sext          ) [ 00000000]
sext_ln1192_11     (sext          ) [ 00000000]
mul_ln1192_7       (mul           ) [ 00000000]
ret_V_45           (add           ) [ 00000000]
trunc_ln708_6      (partselect    ) [ 01000011]
p_Val2_37          (call          ) [ 01000010]
p_Val2_41          (call          ) [ 00000000]
sext_ln703_10      (sext          ) [ 00000000]
sext_ln703_11      (sext          ) [ 00000000]
ret_V_47           (sub           ) [ 01000010]
p_0                (call          ) [ 01000011]
sext_ln700_3       (sext          ) [ 00000000]
sext_ln700_2       (sext          ) [ 00000000]
mul_ln700_1        (mul           ) [ 01000001]
p_Val2_10          (call          ) [ 01000001]
sext_ln1192_12     (sext          ) [ 00000000]
sext_ln1192_6      (sext          ) [ 00000000]
mul_ln1192_4       (mul           ) [ 00000000]
ret_V_37           (add           ) [ 00000000]
tmp                (partselect    ) [ 01000001]
sext_ln1253        (sext          ) [ 00000000]
r_V_35             (sub           ) [ 00000000]
sext_ln1116_3      (sext          ) [ 00000000]
r_V_36             (mul           ) [ 00000000]
sext_ln1118_24     (sext          ) [ 00000000]
tmp_11             (bitconcatenate) [ 00000000]
sext_ln700_4       (sext          ) [ 00000000]
ret_V_24           (add           ) [ 00000000]
sext_ln703_12      (sext          ) [ 00000000]
ret_V_28           (add           ) [ 00000000]
sext_ln1192_17     (sext          ) [ 00000000]
sext_ln1192_18     (sext          ) [ 00000000]
mul_ln1192_9       (mul           ) [ 01000001]
specbitsmap_ln0    (specbitsmap   ) [ 00000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000]
spectopmodule_ln0  (spectopmodule ) [ 00000000]
specinterface_ln0  (specinterface ) [ 00000000]
specinterface_ln32 (specinterface ) [ 00000000]
specpipeline_ln33  (specpipeline  ) [ 00000000]
tmp_5              (bitconcatenate) [ 00000000]
rhs_V              (sext          ) [ 00000000]
ret_V_34           (sub           ) [ 00000000]
trunc_ln708_3      (partselect    ) [ 00000000]
write_ln50         (write         ) [ 00000000]
sext_ln708_1       (sext          ) [ 00000000]
write_ln51         (write         ) [ 00000000]
write_ln52         (write         ) [ 00000000]
write_ln53         (write         ) [ 00000000]
sext_ln1192_19     (sext          ) [ 00000000]
sext_ln1192_14     (sext          ) [ 00000000]
mul_ln1192_10      (mul           ) [ 00000000]
ret_V_48           (add           ) [ 00000000]
tmp_12             (partselect    ) [ 00000000]
sext_ln708_2       (sext          ) [ 00000000]
write_ln54         (write         ) [ 00000000]
ret_ln56           (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sin_lut_samples_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_lut_samples_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i192P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i12.i6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator()"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i11.i7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i12.i5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i12.i3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i18.i6"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i12.i12"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i24.i3"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i12.i4"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i17.i12"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i18.i12"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i13.i12"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i13.i6"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i7.i30"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i12P"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1004" name="x_V_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="192" slack="0"/>
<pin id="236" dir="0" index="1" bw="192" slack="0"/>
<pin id="237" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="write_ln50_write_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="12" slack="0"/>
<pin id="243" dir="0" index="2" bw="12" slack="0"/>
<pin id="244" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/7 "/>
</bind>
</comp>

<comp id="247" class="1004" name="write_ln51_write_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="0" slack="0"/>
<pin id="249" dir="0" index="1" bw="12" slack="0"/>
<pin id="250" dir="0" index="2" bw="10" slack="0"/>
<pin id="251" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/7 "/>
</bind>
</comp>

<comp id="254" class="1004" name="write_ln52_write_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="0" slack="0"/>
<pin id="256" dir="0" index="1" bw="12" slack="0"/>
<pin id="257" dir="0" index="2" bw="12" slack="2"/>
<pin id="258" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/7 "/>
</bind>
</comp>

<comp id="261" class="1004" name="write_ln53_write_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="0" slack="0"/>
<pin id="263" dir="0" index="1" bw="12" slack="0"/>
<pin id="264" dir="0" index="2" bw="12" slack="2"/>
<pin id="265" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/7 "/>
</bind>
</comp>

<comp id="268" class="1004" name="write_ln54_write_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="0" slack="0"/>
<pin id="270" dir="0" index="1" bw="12" slack="0"/>
<pin id="271" dir="0" index="2" bw="11" slack="0"/>
<pin id="272" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/7 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_operator_s_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="0"/>
<pin id="277" dir="0" index="1" bw="12" slack="0"/>
<pin id="278" dir="0" index="2" bw="7" slack="0"/>
<pin id="279" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_s_22/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_operator_s_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="0"/>
<pin id="284" dir="0" index="1" bw="12" slack="0"/>
<pin id="285" dir="0" index="2" bw="7" slack="0"/>
<pin id="286" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_5/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_operator_s_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="7" slack="0"/>
<pin id="291" dir="0" index="1" bw="12" slack="1"/>
<pin id="292" dir="0" index="2" bw="7" slack="0"/>
<pin id="293" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_7/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_operator_s_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="0"/>
<pin id="298" dir="0" index="1" bw="12" slack="0"/>
<pin id="299" dir="0" index="2" bw="7" slack="0"/>
<pin id="300" dir="1" index="3" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_2/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_operator_s_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="7" slack="0"/>
<pin id="305" dir="0" index="1" bw="12" slack="1"/>
<pin id="306" dir="0" index="2" bw="7" slack="0"/>
<pin id="307" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_operator_s_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="7" slack="0"/>
<pin id="312" dir="0" index="1" bw="12" slack="2"/>
<pin id="313" dir="0" index="2" bw="7" slack="0"/>
<pin id="314" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_12/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_operator_s_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="7" slack="0"/>
<pin id="319" dir="0" index="1" bw="12" slack="2"/>
<pin id="320" dir="0" index="2" bw="7" slack="0"/>
<pin id="321" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_6/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_operator_s_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="0"/>
<pin id="326" dir="0" index="1" bw="12" slack="0"/>
<pin id="327" dir="0" index="2" bw="7" slack="0"/>
<pin id="328" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_9/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_operator_s_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="7" slack="0"/>
<pin id="333" dir="0" index="1" bw="12" slack="1"/>
<pin id="334" dir="0" index="2" bw="7" slack="0"/>
<pin id="335" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_1/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_operator_s_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="7" slack="0"/>
<pin id="340" dir="0" index="1" bw="12" slack="0"/>
<pin id="341" dir="0" index="2" bw="7" slack="0"/>
<pin id="342" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_32/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_operator_s_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="7" slack="0"/>
<pin id="347" dir="0" index="1" bw="12" slack="1"/>
<pin id="348" dir="0" index="2" bw="7" slack="0"/>
<pin id="349" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_43/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_operator_s_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="7" slack="0"/>
<pin id="354" dir="0" index="1" bw="12" slack="1"/>
<pin id="355" dir="0" index="2" bw="7" slack="0"/>
<pin id="356" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_7/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_operator_s_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="7" slack="0"/>
<pin id="361" dir="0" index="1" bw="12" slack="1"/>
<pin id="362" dir="0" index="2" bw="7" slack="0"/>
<pin id="363" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_8/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_operator_s_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="7" slack="0"/>
<pin id="368" dir="0" index="1" bw="11" slack="0"/>
<pin id="369" dir="0" index="2" bw="7" slack="0"/>
<pin id="370" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_37/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_operator_s_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="7" slack="0"/>
<pin id="375" dir="0" index="1" bw="12" slack="1"/>
<pin id="376" dir="0" index="2" bw="7" slack="0"/>
<pin id="377" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_41/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_operator_s_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="7" slack="0"/>
<pin id="382" dir="0" index="1" bw="12" slack="0"/>
<pin id="383" dir="0" index="2" bw="7" slack="0"/>
<pin id="384" dir="1" index="3" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="grp_operator_s_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="7" slack="0"/>
<pin id="389" dir="0" index="1" bw="12" slack="1"/>
<pin id="390" dir="0" index="2" bw="7" slack="0"/>
<pin id="391" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_10/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="p_Val2_s_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="12" slack="0"/>
<pin id="396" dir="0" index="1" bw="192" slack="0"/>
<pin id="397" dir="0" index="2" bw="6" slack="0"/>
<pin id="398" dir="0" index="3" bw="7" slack="0"/>
<pin id="399" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="p_Val2_2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="12" slack="0"/>
<pin id="406" dir="0" index="1" bw="192" slack="0"/>
<pin id="407" dir="0" index="2" bw="7" slack="0"/>
<pin id="408" dir="0" index="3" bw="7" slack="0"/>
<pin id="409" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="p_Val2_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="12" slack="0"/>
<pin id="416" dir="0" index="1" bw="192" slack="0"/>
<pin id="417" dir="0" index="2" bw="9" slack="0"/>
<pin id="418" dir="0" index="3" bw="9" slack="0"/>
<pin id="419" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="p_Val2_4_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="12" slack="0"/>
<pin id="426" dir="0" index="1" bw="192" slack="0"/>
<pin id="427" dir="0" index="2" bw="7" slack="0"/>
<pin id="428" dir="0" index="3" bw="7" slack="0"/>
<pin id="429" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_4/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_Val2_5_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="12" slack="0"/>
<pin id="436" dir="0" index="1" bw="192" slack="0"/>
<pin id="437" dir="0" index="2" bw="9" slack="0"/>
<pin id="438" dir="0" index="3" bw="9" slack="0"/>
<pin id="439" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_5/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="sext_ln728_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="12" slack="0"/>
<pin id="446" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_1/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="lhs_V_3_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="18" slack="0"/>
<pin id="450" dir="0" index="1" bw="12" slack="0"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_3/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln1192_8_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="18" slack="0"/>
<pin id="458" dir="0" index="1" bw="18" slack="0"/>
<pin id="459" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_8/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_9_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="11" slack="0"/>
<pin id="463" dir="0" index="1" bw="192" slack="0"/>
<pin id="464" dir="0" index="2" bw="7" slack="0"/>
<pin id="465" dir="0" index="3" bw="7" slack="0"/>
<pin id="466" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="ret_V_38_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="14" slack="0"/>
<pin id="473" dir="0" index="1" bw="18" slack="0"/>
<pin id="474" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_38/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="trunc_ln708_7_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="12" slack="0"/>
<pin id="478" dir="0" index="1" bw="18" slack="0"/>
<pin id="479" dir="0" index="2" bw="4" slack="0"/>
<pin id="480" dir="0" index="3" bw="6" slack="0"/>
<pin id="481" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="r_V_16_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="12" slack="0"/>
<pin id="488" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_16/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="sext_ln703_4_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="12" slack="0"/>
<pin id="492" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="sext_ln728_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="12" slack="1"/>
<pin id="496" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="lhs_V_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="18" slack="0"/>
<pin id="499" dir="0" index="1" bw="12" slack="1"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="trunc_ln_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="12" slack="0"/>
<pin id="506" dir="0" index="1" bw="18" slack="0"/>
<pin id="507" dir="0" index="2" bw="4" slack="0"/>
<pin id="508" dir="0" index="3" bw="6" slack="0"/>
<pin id="509" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="r_V_3_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="12" slack="1"/>
<pin id="515" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_3/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="rhs_V_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="18" slack="0"/>
<pin id="518" dir="0" index="1" bw="12" slack="1"/>
<pin id="519" dir="0" index="2" bw="1" slack="0"/>
<pin id="520" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="sub_ln1192_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="18" slack="1"/>
<pin id="525" dir="0" index="1" bw="18" slack="0"/>
<pin id="526" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="ret_V_35_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="14" slack="0"/>
<pin id="530" dir="0" index="1" bw="18" slack="0"/>
<pin id="531" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_35/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="trunc_ln708_4_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="12" slack="0"/>
<pin id="536" dir="0" index="1" bw="18" slack="0"/>
<pin id="537" dir="0" index="2" bw="4" slack="0"/>
<pin id="538" dir="0" index="3" bw="6" slack="0"/>
<pin id="539" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="r_V_s_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="18" slack="0"/>
<pin id="547" dir="0" index="1" bw="11" slack="1"/>
<pin id="548" dir="0" index="2" bw="1" slack="0"/>
<pin id="549" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_s/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="add_ln1192_7_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="11" slack="0"/>
<pin id="554" dir="0" index="1" bw="18" slack="0"/>
<pin id="555" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_7/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="trunc_ln708_5_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="12" slack="0"/>
<pin id="560" dir="0" index="1" bw="18" slack="0"/>
<pin id="561" dir="0" index="2" bw="4" slack="0"/>
<pin id="562" dir="0" index="3" bw="6" slack="0"/>
<pin id="563" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="shl_ln1118_7_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="17" slack="0"/>
<pin id="571" dir="0" index="1" bw="12" slack="1"/>
<pin id="572" dir="0" index="2" bw="1" slack="0"/>
<pin id="573" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_7/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="sext_ln1118_15_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="17" slack="0"/>
<pin id="578" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_15/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="shl_ln1118_8_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="15" slack="0"/>
<pin id="582" dir="0" index="1" bw="12" slack="1"/>
<pin id="583" dir="0" index="2" bw="1" slack="0"/>
<pin id="584" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_8/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="sext_ln1118_16_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="15" slack="0"/>
<pin id="589" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_16/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="r_V_29_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="17" slack="0"/>
<pin id="593" dir="0" index="1" bw="15" slack="0"/>
<pin id="594" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_29/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="shl_ln1118_9_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="17" slack="0"/>
<pin id="599" dir="0" index="1" bw="12" slack="1"/>
<pin id="600" dir="0" index="2" bw="1" slack="0"/>
<pin id="601" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_9/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="sext_ln1118_17_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="17" slack="0"/>
<pin id="606" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_17/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="shl_ln1118_s_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="15" slack="0"/>
<pin id="610" dir="0" index="1" bw="12" slack="1"/>
<pin id="611" dir="0" index="2" bw="1" slack="0"/>
<pin id="612" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_s/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="sext_ln1118_18_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="15" slack="0"/>
<pin id="617" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_18/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="r_V_30_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="17" slack="0"/>
<pin id="621" dir="0" index="1" bw="15" slack="0"/>
<pin id="622" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_30/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="sext_ln703_5_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="18" slack="0"/>
<pin id="627" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_5/2 "/>
</bind>
</comp>

<comp id="629" class="1004" name="sext_ln703_6_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="18" slack="0"/>
<pin id="631" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_6/2 "/>
</bind>
</comp>

<comp id="633" class="1004" name="ret_V_39_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="18" slack="0"/>
<pin id="635" dir="0" index="1" bw="18" slack="0"/>
<pin id="636" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_39/2 "/>
</bind>
</comp>

<comp id="639" class="1004" name="add_ln1192_15_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="14" slack="0"/>
<pin id="641" dir="0" index="1" bw="19" slack="0"/>
<pin id="642" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_15/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="sext_ln1118_19_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="19" slack="0"/>
<pin id="647" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_19/2 "/>
</bind>
</comp>

<comp id="649" class="1004" name="shl_ln1_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="24" slack="0"/>
<pin id="651" dir="0" index="1" bw="18" slack="1"/>
<pin id="652" dir="0" index="2" bw="1" slack="0"/>
<pin id="653" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="656" class="1004" name="rhs_V_5_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="24" slack="0"/>
<pin id="658" dir="0" index="1" bw="18" slack="0"/>
<pin id="659" dir="0" index="2" bw="1" slack="0"/>
<pin id="660" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_5/2 "/>
</bind>
</comp>

<comp id="663" class="1004" name="ret_V_41_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="24" slack="0"/>
<pin id="665" dir="0" index="1" bw="24" slack="0"/>
<pin id="666" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_41/2 "/>
</bind>
</comp>

<comp id="668" class="1004" name="trunc_ln708_s_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="12" slack="0"/>
<pin id="670" dir="0" index="1" bw="24" slack="0"/>
<pin id="671" dir="0" index="2" bw="5" slack="0"/>
<pin id="672" dir="0" index="3" bw="6" slack="0"/>
<pin id="673" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/2 "/>
</bind>
</comp>

<comp id="678" class="1004" name="add_ln1192_30_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="14" slack="0"/>
<pin id="680" dir="0" index="1" bw="18" slack="0"/>
<pin id="681" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_30/2 "/>
</bind>
</comp>

<comp id="684" class="1004" name="add_ln1192_28_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="18" slack="0"/>
<pin id="686" dir="0" index="1" bw="18" slack="0"/>
<pin id="687" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_28/2 "/>
</bind>
</comp>

<comp id="690" class="1004" name="trunc_ln708_11_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="12" slack="0"/>
<pin id="692" dir="0" index="1" bw="18" slack="0"/>
<pin id="693" dir="0" index="2" bw="4" slack="0"/>
<pin id="694" dir="0" index="3" bw="6" slack="0"/>
<pin id="695" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_11/2 "/>
</bind>
</comp>

<comp id="701" class="1004" name="sext_ln1118_25_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="18" slack="1"/>
<pin id="703" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_25/2 "/>
</bind>
</comp>

<comp id="704" class="1004" name="trunc_ln708_13_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="12" slack="0"/>
<pin id="706" dir="0" index="1" bw="18" slack="0"/>
<pin id="707" dir="0" index="2" bw="4" slack="0"/>
<pin id="708" dir="0" index="3" bw="6" slack="0"/>
<pin id="709" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_13/2 "/>
</bind>
</comp>

<comp id="713" class="1004" name="r_V_5_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="12" slack="2"/>
<pin id="715" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_5/3 "/>
</bind>
</comp>

<comp id="716" class="1004" name="lhs_V_2_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="24" slack="0"/>
<pin id="718" dir="0" index="1" bw="12" slack="2"/>
<pin id="719" dir="0" index="2" bw="1" slack="0"/>
<pin id="720" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/3 "/>
</bind>
</comp>

<comp id="723" class="1004" name="trunc_ln708_1_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="12" slack="0"/>
<pin id="725" dir="0" index="1" bw="24" slack="0"/>
<pin id="726" dir="0" index="2" bw="5" slack="0"/>
<pin id="727" dir="0" index="3" bw="6" slack="0"/>
<pin id="728" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/3 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_s_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="10" slack="0"/>
<pin id="734" dir="0" index="1" bw="7" slack="0"/>
<pin id="735" dir="0" index="2" bw="1" slack="0"/>
<pin id="736" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="740" class="1004" name="sext_ln1118_8_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="10" slack="0"/>
<pin id="742" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/3 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_1_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="8" slack="0"/>
<pin id="746" dir="0" index="1" bw="7" slack="0"/>
<pin id="747" dir="0" index="2" bw="1" slack="0"/>
<pin id="748" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="752" class="1004" name="sext_ln1118_9_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="0"/>
<pin id="754" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/3 "/>
</bind>
</comp>

<comp id="756" class="1004" name="r_V_27_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="10" slack="0"/>
<pin id="758" dir="0" index="1" bw="8" slack="0"/>
<pin id="759" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_27/3 "/>
</bind>
</comp>

<comp id="762" class="1004" name="r_V_31_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="9" slack="0"/>
<pin id="764" dir="0" index="1" bw="36" slack="1"/>
<pin id="765" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_31/3 "/>
</bind>
</comp>

<comp id="767" class="1004" name="trunc_ln708_8_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="12" slack="0"/>
<pin id="769" dir="0" index="1" bw="36" slack="0"/>
<pin id="770" dir="0" index="2" bw="6" slack="0"/>
<pin id="771" dir="0" index="3" bw="7" slack="0"/>
<pin id="772" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/3 "/>
</bind>
</comp>

<comp id="777" class="1004" name="add_ln703_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="7" slack="0"/>
<pin id="779" dir="0" index="1" bw="12" slack="2"/>
<pin id="780" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/3 "/>
</bind>
</comp>

<comp id="783" class="1004" name="add_ln703_1_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="12" slack="2"/>
<pin id="785" dir="0" index="1" bw="12" slack="2"/>
<pin id="786" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/3 "/>
</bind>
</comp>

<comp id="788" class="1004" name="r_V_37_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="10" slack="0"/>
<pin id="790" dir="0" index="1" bw="36" slack="1"/>
<pin id="791" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_37/3 "/>
</bind>
</comp>

<comp id="793" class="1004" name="trunc_ln708_12_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="12" slack="0"/>
<pin id="795" dir="0" index="1" bw="36" slack="0"/>
<pin id="796" dir="0" index="2" bw="6" slack="0"/>
<pin id="797" dir="0" index="3" bw="7" slack="0"/>
<pin id="798" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_12/3 "/>
</bind>
</comp>

<comp id="803" class="1004" name="lhs_V_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="12" slack="3"/>
<pin id="805" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/4 "/>
</bind>
</comp>

<comp id="806" class="1004" name="sext_ln1118_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="26" slack="0"/>
<pin id="808" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/4 "/>
</bind>
</comp>

<comp id="809" class="1004" name="trunc_ln1193_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="26" slack="0"/>
<pin id="811" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1193/4 "/>
</bind>
</comp>

<comp id="812" class="1004" name="p_shl_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="27" slack="0"/>
<pin id="814" dir="0" index="1" bw="24" slack="0"/>
<pin id="815" dir="0" index="2" bw="1" slack="0"/>
<pin id="816" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="820" class="1004" name="sub_ln1193_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="26" slack="0"/>
<pin id="822" dir="0" index="1" bw="27" slack="0"/>
<pin id="823" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193/4 "/>
</bind>
</comp>

<comp id="826" class="1004" name="ret_V_1_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="18" slack="0"/>
<pin id="828" dir="0" index="1" bw="27" slack="0"/>
<pin id="829" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/4 "/>
</bind>
</comp>

<comp id="832" class="1004" name="sext_ln727_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="12" slack="3"/>
<pin id="834" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln727/4 "/>
</bind>
</comp>

<comp id="835" class="1004" name="sext_ln1116_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="7" slack="0"/>
<pin id="837" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/4 "/>
</bind>
</comp>

<comp id="839" class="1004" name="sext_ln1192_3_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="12" slack="3"/>
<pin id="841" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/4 "/>
</bind>
</comp>

<comp id="842" class="1004" name="ret_V_33_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="13" slack="0"/>
<pin id="844" dir="0" index="1" bw="18" slack="0"/>
<pin id="845" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_33/4 "/>
</bind>
</comp>

<comp id="847" class="1004" name="trunc_ln708_2_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="12" slack="0"/>
<pin id="849" dir="0" index="1" bw="18" slack="0"/>
<pin id="850" dir="0" index="2" bw="4" slack="0"/>
<pin id="851" dir="0" index="3" bw="6" slack="0"/>
<pin id="852" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/4 "/>
</bind>
</comp>

<comp id="857" class="1004" name="sext_ln703_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="7" slack="0"/>
<pin id="859" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/4 "/>
</bind>
</comp>

<comp id="861" class="1004" name="sext_ln703_1_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="7" slack="1"/>
<pin id="863" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/4 "/>
</bind>
</comp>

<comp id="864" class="1004" name="ret_V_10_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="7" slack="0"/>
<pin id="866" dir="0" index="1" bw="7" slack="0"/>
<pin id="867" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_10/4 "/>
</bind>
</comp>

<comp id="870" class="1004" name="sext_ln1118_1_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="8" slack="0"/>
<pin id="872" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/4 "/>
</bind>
</comp>

<comp id="874" class="1004" name="sext_ln1118_2_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="12" slack="3"/>
<pin id="876" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/4 "/>
</bind>
</comp>

<comp id="877" class="1004" name="r_V_24_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="13" slack="0"/>
<pin id="879" dir="0" index="1" bw="12" slack="3"/>
<pin id="880" dir="0" index="2" bw="1" slack="0"/>
<pin id="881" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_24/4 "/>
</bind>
</comp>

<comp id="884" class="1004" name="sext_ln1118_3_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="13" slack="0"/>
<pin id="886" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/4 "/>
</bind>
</comp>

<comp id="888" class="1004" name="sext_ln1118_4_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="13" slack="0"/>
<pin id="890" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/4 "/>
</bind>
</comp>

<comp id="892" class="1004" name="sext_ln703_3_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="7" slack="1"/>
<pin id="894" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/4 "/>
</bind>
</comp>

<comp id="895" class="1004" name="sext_ln1192_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="13" slack="0"/>
<pin id="897" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/4 "/>
</bind>
</comp>

<comp id="899" class="1004" name="shl_ln_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="16" slack="0"/>
<pin id="901" dir="0" index="1" bw="12" slack="3"/>
<pin id="902" dir="0" index="2" bw="1" slack="0"/>
<pin id="903" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="906" class="1004" name="sext_ln1118_5_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="16" slack="0"/>
<pin id="908" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/4 "/>
</bind>
</comp>

<comp id="910" class="1004" name="sub_ln1118_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="0"/>
<pin id="912" dir="0" index="1" bw="16" slack="0"/>
<pin id="913" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118/4 "/>
</bind>
</comp>

<comp id="916" class="1004" name="r_V_25_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="17" slack="0"/>
<pin id="918" dir="0" index="1" bw="12" slack="0"/>
<pin id="919" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_25/4 "/>
</bind>
</comp>

<comp id="922" class="1004" name="shl_ln1118_1_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="17" slack="0"/>
<pin id="924" dir="0" index="1" bw="12" slack="3"/>
<pin id="925" dir="0" index="2" bw="1" slack="0"/>
<pin id="926" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/4 "/>
</bind>
</comp>

<comp id="929" class="1004" name="sext_ln1118_6_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="17" slack="0"/>
<pin id="931" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/4 "/>
</bind>
</comp>

<comp id="933" class="1004" name="shl_ln1118_2_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="15" slack="0"/>
<pin id="935" dir="0" index="1" bw="12" slack="3"/>
<pin id="936" dir="0" index="2" bw="1" slack="0"/>
<pin id="937" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_2/4 "/>
</bind>
</comp>

<comp id="940" class="1004" name="sext_ln1118_7_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="15" slack="0"/>
<pin id="942" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/4 "/>
</bind>
</comp>

<comp id="944" class="1004" name="r_V_26_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="15" slack="0"/>
<pin id="946" dir="0" index="1" bw="13" slack="0"/>
<pin id="947" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_26/4 "/>
</bind>
</comp>

<comp id="950" class="1004" name="sext_ln1118_10_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="11" slack="1"/>
<pin id="952" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/4 "/>
</bind>
</comp>

<comp id="953" class="1004" name="add_ln1192_12_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="16" slack="0"/>
<pin id="955" dir="0" index="1" bw="11" slack="0"/>
<pin id="956" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_12/4 "/>
</bind>
</comp>

<comp id="959" class="1004" name="sext_ln1192_8_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="16" slack="0"/>
<pin id="961" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_8/4 "/>
</bind>
</comp>

<comp id="963" class="1004" name="lhs_V_4_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="29" slack="0"/>
<pin id="965" dir="0" index="1" bw="17" slack="0"/>
<pin id="966" dir="0" index="2" bw="1" slack="0"/>
<pin id="967" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/4 "/>
</bind>
</comp>

<comp id="971" class="1004" name="sext_ln1192_9_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="29" slack="0"/>
<pin id="973" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_9/4 "/>
</bind>
</comp>

<comp id="975" class="1004" name="rhs_V_2_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="30" slack="0"/>
<pin id="977" dir="0" index="1" bw="18" slack="0"/>
<pin id="978" dir="0" index="2" bw="1" slack="0"/>
<pin id="979" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/4 "/>
</bind>
</comp>

<comp id="982" class="1004" name="add_ln1192_17_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="30" slack="0"/>
<pin id="984" dir="0" index="1" bw="30" slack="0"/>
<pin id="985" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_17/4 "/>
</bind>
</comp>

<comp id="987" class="1004" name="sext_ln1118_11_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="7" slack="0"/>
<pin id="989" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/4 "/>
</bind>
</comp>

<comp id="991" class="1004" name="tmp_2_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="12" slack="0"/>
<pin id="993" dir="0" index="1" bw="7" slack="0"/>
<pin id="994" dir="0" index="2" bw="1" slack="0"/>
<pin id="995" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="999" class="1004" name="sext_ln1118_12_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="12" slack="0"/>
<pin id="1001" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_12/4 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="tmp_3_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="8" slack="0"/>
<pin id="1005" dir="0" index="1" bw="7" slack="0"/>
<pin id="1006" dir="0" index="2" bw="1" slack="0"/>
<pin id="1007" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="sext_ln1118_13_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="8" slack="0"/>
<pin id="1013" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_13/4 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="r_V_28_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="12" slack="0"/>
<pin id="1017" dir="0" index="1" bw="8" slack="0"/>
<pin id="1018" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_28/4 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="tmp_4_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="25" slack="0"/>
<pin id="1023" dir="0" index="1" bw="13" slack="0"/>
<pin id="1024" dir="0" index="2" bw="1" slack="0"/>
<pin id="1025" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="rhs_V_3_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="25" slack="0"/>
<pin id="1031" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3/4 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="add_ln1192_18_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="30" slack="0"/>
<pin id="1035" dir="0" index="1" bw="25" slack="0"/>
<pin id="1036" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_18/4 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="sext_ln1116_5_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="7" slack="0"/>
<pin id="1041" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_5/4 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="sext_ln1192_13_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="7" slack="0"/>
<pin id="1045" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_13/4 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="lhs_V_5_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="12" slack="3"/>
<pin id="1049" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_5/4 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="rhs_V_6_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="12" slack="3"/>
<pin id="1052" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_6/4 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="ret_V_42_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="12" slack="0"/>
<pin id="1055" dir="0" index="1" bw="12" slack="0"/>
<pin id="1056" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_42/4 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="lhs_V_6_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="19" slack="0"/>
<pin id="1061" dir="0" index="1" bw="13" slack="0"/>
<pin id="1062" dir="0" index="2" bw="1" slack="0"/>
<pin id="1063" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_6/4 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="sext_ln728_5_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="19" slack="0"/>
<pin id="1069" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_5/4 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="shl_ln1118_3_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="16" slack="0"/>
<pin id="1073" dir="0" index="1" bw="12" slack="3"/>
<pin id="1074" dir="0" index="2" bw="1" slack="0"/>
<pin id="1075" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_3/4 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="sext_ln1118_23_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="16" slack="0"/>
<pin id="1080" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_23/4 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="r_V_34_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="16" slack="0"/>
<pin id="1084" dir="0" index="1" bw="12" slack="0"/>
<pin id="1085" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_34/4 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="trunc_ln708_10_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="11" slack="0"/>
<pin id="1090" dir="0" index="1" bw="17" slack="0"/>
<pin id="1091" dir="0" index="2" bw="4" slack="0"/>
<pin id="1092" dir="0" index="3" bw="6" slack="0"/>
<pin id="1093" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_10/4 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="sext_ln708_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="11" slack="0"/>
<pin id="1100" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/4 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="add_ln703_2_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="8" slack="0"/>
<pin id="1105" dir="0" index="1" bw="12" slack="3"/>
<pin id="1106" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/4 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="sext_ln700_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="27" slack="1"/>
<pin id="1111" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/5 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="sext_ln700_1_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="14" slack="1"/>
<pin id="1114" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_1/5 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="sext_ln1192_1_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="12" slack="4"/>
<pin id="1117" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/5 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="sext_ln1192_2_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="7" slack="0"/>
<pin id="1120" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/5 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="ret_V_32_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="7" slack="0"/>
<pin id="1124" dir="0" index="1" bw="12" slack="0"/>
<pin id="1125" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_32/5 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="add_ln1192_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="9" slack="0"/>
<pin id="1130" dir="0" index="1" bw="13" slack="0"/>
<pin id="1131" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/5 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="ret_V_12_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="10" slack="0"/>
<pin id="1136" dir="0" index="1" bw="14" slack="1"/>
<pin id="1137" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_12/5 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="sext_ln1192_4_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="17" slack="1"/>
<pin id="1141" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/5 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="sext_ln1192_5_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="14" slack="0"/>
<pin id="1144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/5 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="tmp_6_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="12" slack="0"/>
<pin id="1148" dir="0" index="1" bw="7" slack="0"/>
<pin id="1149" dir="0" index="2" bw="1" slack="0"/>
<pin id="1150" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="sext_ln1118_20_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="12" slack="0"/>
<pin id="1156" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_20/5 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="tmp_7_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="8" slack="0"/>
<pin id="1160" dir="0" index="1" bw="7" slack="0"/>
<pin id="1161" dir="0" index="2" bw="1" slack="0"/>
<pin id="1162" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="sext_ln1118_21_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="8" slack="0"/>
<pin id="1168" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_21/5 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="r_V_32_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="12" slack="0"/>
<pin id="1172" dir="0" index="1" bw="8" slack="0"/>
<pin id="1173" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_32/5 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="tmp_8_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="25" slack="0"/>
<pin id="1178" dir="0" index="1" bw="13" slack="0"/>
<pin id="1179" dir="0" index="2" bw="1" slack="0"/>
<pin id="1180" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="rhs_V_4_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="25" slack="0"/>
<pin id="1186" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_4/5 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="add_ln1192_19_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="30" slack="1"/>
<pin id="1190" dir="0" index="1" bw="25" slack="0"/>
<pin id="1191" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_19/5 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="ret_V_40_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="25" slack="0"/>
<pin id="1195" dir="0" index="1" bw="30" slack="0"/>
<pin id="1196" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_40/5 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="trunc_ln708_9_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="12" slack="0"/>
<pin id="1201" dir="0" index="1" bw="30" slack="0"/>
<pin id="1202" dir="0" index="2" bw="6" slack="0"/>
<pin id="1203" dir="0" index="3" bw="6" slack="0"/>
<pin id="1204" dir="1" index="4" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/5 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="tmp_10_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="13" slack="0"/>
<pin id="1211" dir="0" index="1" bw="7" slack="1"/>
<pin id="1212" dir="0" index="2" bw="1" slack="0"/>
<pin id="1213" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="sext_ln1192_16_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="13" slack="0"/>
<pin id="1218" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_16/5 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="ret_V_44_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="20" slack="1"/>
<pin id="1222" dir="0" index="1" bw="13" slack="0"/>
<pin id="1223" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_44/5 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="ret_V_22_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="15" slack="0"/>
<pin id="1227" dir="0" index="1" bw="20" slack="0"/>
<pin id="1228" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_22/5 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="sext_ln1192_10_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="12" slack="1"/>
<pin id="1233" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_10/5 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="sext_ln1192_11_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="20" slack="0"/>
<pin id="1236" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_11/5 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="trunc_ln708_6_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="12" slack="0"/>
<pin id="1240" dir="0" index="1" bw="30" slack="0"/>
<pin id="1241" dir="0" index="2" bw="6" slack="0"/>
<pin id="1242" dir="0" index="3" bw="6" slack="0"/>
<pin id="1243" dir="1" index="4" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/5 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="sext_ln703_10_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="7" slack="0"/>
<pin id="1249" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_10/5 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="sext_ln703_11_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="7" slack="1"/>
<pin id="1253" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_11/5 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="ret_V_47_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="7" slack="0"/>
<pin id="1256" dir="0" index="1" bw="7" slack="0"/>
<pin id="1257" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_47/5 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="sext_ln700_3_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="41" slack="1"/>
<pin id="1262" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_3/6 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="sext_ln700_2_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="13" slack="1"/>
<pin id="1265" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/6 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="mul_ln700_1_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="13" slack="0"/>
<pin id="1268" dir="0" index="1" bw="41" slack="0"/>
<pin id="1269" dir="1" index="2" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_1/6 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="sext_ln1192_12_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="31" slack="1"/>
<pin id="1274" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_12/6 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="sext_ln1192_6_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="7" slack="2"/>
<pin id="1277" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/6 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="mul_ln1192_4_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="7" slack="0"/>
<pin id="1280" dir="0" index="1" bw="31" slack="0"/>
<pin id="1281" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_4/6 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="ret_V_37_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="31" slack="0"/>
<pin id="1286" dir="0" index="1" bw="34" slack="0"/>
<pin id="1287" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_37/6 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="tmp_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="10" slack="0"/>
<pin id="1292" dir="0" index="1" bw="34" slack="0"/>
<pin id="1293" dir="0" index="2" bw="6" slack="0"/>
<pin id="1294" dir="0" index="3" bw="7" slack="0"/>
<pin id="1295" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="sext_ln1253_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="7" slack="1"/>
<pin id="1302" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1253/6 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="r_V_35_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="1" slack="0"/>
<pin id="1305" dir="0" index="1" bw="7" slack="0"/>
<pin id="1306" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_35/6 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="sext_ln1116_3_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="7" slack="3"/>
<pin id="1311" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_3/6 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="r_V_36_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="7" slack="0"/>
<pin id="1314" dir="0" index="1" bw="7" slack="0"/>
<pin id="1315" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_36/6 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="sext_ln1118_24_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="14" slack="0"/>
<pin id="1320" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_24/6 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="tmp_11_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="14" slack="0"/>
<pin id="1324" dir="0" index="1" bw="8" slack="0"/>
<pin id="1325" dir="0" index="2" bw="1" slack="0"/>
<pin id="1326" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="sext_ln700_4_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="14" slack="0"/>
<pin id="1332" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_4/6 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="sext_ln703_12_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="8" slack="1"/>
<pin id="1336" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_12/6 "/>
</bind>
</comp>

<comp id="1337" class="1004" name="ret_V_28_fu_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="5" slack="0"/>
<pin id="1339" dir="0" index="1" bw="8" slack="0"/>
<pin id="1340" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_28/6 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="sext_ln1192_18_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="9" slack="0"/>
<pin id="1345" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_18/6 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="tmp_5_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="37" slack="0"/>
<pin id="1349" dir="0" index="1" bw="7" slack="1"/>
<pin id="1350" dir="0" index="2" bw="1" slack="0"/>
<pin id="1351" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="rhs_V_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="37" slack="0"/>
<pin id="1356" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/7 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="ret_V_34_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="42" slack="1"/>
<pin id="1360" dir="0" index="1" bw="37" slack="0"/>
<pin id="1361" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_34/7 "/>
</bind>
</comp>

<comp id="1363" class="1004" name="trunc_ln708_3_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="12" slack="0"/>
<pin id="1365" dir="0" index="1" bw="42" slack="0"/>
<pin id="1366" dir="0" index="2" bw="6" slack="0"/>
<pin id="1367" dir="0" index="3" bw="7" slack="0"/>
<pin id="1368" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/7 "/>
</bind>
</comp>

<comp id="1374" class="1004" name="sext_ln708_1_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="10" slack="1"/>
<pin id="1376" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_1/7 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="sext_ln1192_19_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="24" slack="1"/>
<pin id="1380" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_19/7 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="sext_ln1192_14_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="7" slack="2"/>
<pin id="1383" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_14/7 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="tmp_12_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="11" slack="0"/>
<pin id="1386" dir="0" index="1" bw="29" slack="0"/>
<pin id="1387" dir="0" index="2" bw="6" slack="0"/>
<pin id="1388" dir="0" index="3" bw="6" slack="0"/>
<pin id="1389" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="1393" class="1004" name="sext_ln708_2_fu_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="11" slack="0"/>
<pin id="1395" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_2/7 "/>
</bind>
</comp>

<comp id="1398" class="1007" name="mul_ln1192_6_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="12" slack="0"/>
<pin id="1400" dir="0" index="1" bw="12" slack="0"/>
<pin id="1401" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_6/1 "/>
</bind>
</comp>

<comp id="1406" class="1007" name="r_V_17_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="12" slack="0"/>
<pin id="1408" dir="0" index="1" bw="12" slack="0"/>
<pin id="1409" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17/1 "/>
</bind>
</comp>

<comp id="1412" class="1007" name="mul_ln700_3_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="18" slack="0"/>
<pin id="1414" dir="0" index="1" bw="12" slack="0"/>
<pin id="1415" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_3/1 "/>
</bind>
</comp>

<comp id="1418" class="1007" name="grp_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="18" slack="0"/>
<pin id="1420" dir="0" index="1" bw="12" slack="0"/>
<pin id="1421" dir="0" index="2" bw="18" slack="0"/>
<pin id="1422" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703_1/1 ret_V_25/1 "/>
</bind>
</comp>

<comp id="1426" class="1007" name="grp_fu_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="18" slack="0"/>
<pin id="1428" dir="0" index="1" bw="12" slack="0"/>
<pin id="1429" dir="0" index="2" bw="18" slack="0"/>
<pin id="1430" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1193/2 ret_V_30/2 "/>
</bind>
</comp>

<comp id="1435" class="1007" name="r_V_4_fu_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="12" slack="0"/>
<pin id="1437" dir="0" index="1" bw="12" slack="0"/>
<pin id="1438" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/2 "/>
</bind>
</comp>

<comp id="1441" class="1007" name="mul_ln1118_fu_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="19" slack="0"/>
<pin id="1443" dir="0" index="1" bw="19" slack="0"/>
<pin id="1444" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/2 "/>
</bind>
</comp>

<comp id="1447" class="1007" name="grp_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="24" slack="0"/>
<pin id="1449" dir="0" index="1" bw="24" slack="1"/>
<pin id="1450" dir="0" index="2" bw="24" slack="0"/>
<pin id="1451" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_2/2 add_ln700/2 "/>
</bind>
</comp>

<comp id="1455" class="1007" name="mul_ln728_1_fu_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="18" slack="0"/>
<pin id="1457" dir="0" index="1" bw="12" slack="0"/>
<pin id="1458" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728_1/2 "/>
</bind>
</comp>

<comp id="1462" class="1007" name="mul_ln1118_5_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="18" slack="0"/>
<pin id="1464" dir="0" index="1" bw="18" slack="0"/>
<pin id="1465" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_5/2 "/>
</bind>
</comp>

<comp id="1468" class="1007" name="grp_fu_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="12" slack="0"/>
<pin id="1470" dir="0" index="1" bw="12" slack="0"/>
<pin id="1471" dir="0" index="2" bw="18" slack="0"/>
<pin id="1472" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_8/2 ret_V_46/2 "/>
</bind>
</comp>

<comp id="1477" class="1007" name="grp_fu_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="12" slack="0"/>
<pin id="1479" dir="0" index="1" bw="24" slack="1"/>
<pin id="1480" dir="0" index="2" bw="24" slack="0"/>
<pin id="1481" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192/3 ret_V_31/3 "/>
</bind>
</comp>

<comp id="1485" class="1007" name="mul_ln1192_2_fu_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="18" slack="0"/>
<pin id="1487" dir="0" index="1" bw="12" slack="2"/>
<pin id="1488" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_2/3 "/>
</bind>
</comp>

<comp id="1490" class="1007" name="grp_fu_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="13" slack="0"/>
<pin id="1492" dir="0" index="1" bw="12" slack="0"/>
<pin id="1493" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V/4 r_V/4 r_V_1/4 "/>
</bind>
</comp>

<comp id="1498" class="1007" name="grp_fu_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="7" slack="0"/>
<pin id="1500" dir="0" index="1" bw="7" slack="0"/>
<pin id="1501" dir="0" index="2" bw="14" slack="0"/>
<pin id="1502" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_23/4 ret_V_3/4 "/>
</bind>
</comp>

<comp id="1506" class="1007" name="grp_fu_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="18" slack="0"/>
<pin id="1508" dir="0" index="1" bw="12" slack="0"/>
<pin id="1509" dir="0" index="2" bw="18" slack="2147483647"/>
<pin id="1510" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_1/4 add_ln1192_4/4 "/>
</bind>
</comp>

<comp id="1514" class="1007" name="grp_fu_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="9" slack="0"/>
<pin id="1516" dir="0" index="1" bw="7" slack="0"/>
<pin id="1517" dir="0" index="2" bw="8" slack="0"/>
<pin id="1518" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_8/4 sext_ln1116_2/4 r_V_6/4 "/>
</bind>
</comp>

<comp id="1522" class="1007" name="grp_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="13" slack="0"/>
<pin id="1524" dir="0" index="1" bw="7" slack="0"/>
<pin id="1525" dir="0" index="2" bw="13" slack="0"/>
<pin id="1526" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703/4 sext_ln703_7/4 ret_V_36/4 "/>
</bind>
</comp>

<comp id="1530" class="1007" name="grp_fu_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="17" slack="0"/>
<pin id="1532" dir="0" index="1" bw="13" slack="0"/>
<pin id="1533" dir="0" index="2" bw="16" slack="0"/>
<pin id="1534" dir="0" index="3" bw="29" slack="0"/>
<pin id="1535" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="addmulsub(1177) " fcode="addmulsub"/>
<opset="r_V_8/4 sext_ln1192_7/4 mul_ln1192_5/4 sub_ln1192_1/4 "/>
</bind>
</comp>

<comp id="1541" class="1007" name="mul_ln728_fu_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="18" slack="0"/>
<pin id="1543" dir="0" index="1" bw="12" slack="3"/>
<pin id="1544" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728/4 "/>
</bind>
</comp>

<comp id="1547" class="1007" name="grp_fu_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="7" slack="0"/>
<pin id="1549" dir="0" index="1" bw="7" slack="0"/>
<pin id="1550" dir="0" index="2" bw="12" slack="0"/>
<pin id="1551" dir="0" index="3" bw="12" slack="0"/>
<pin id="1552" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln1192_22/4 sext_ln1192_15/4 mul_ln1192_11/4 ret_V_18/4 "/>
</bind>
</comp>

<comp id="1557" class="1007" name="grp_fu_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="7" slack="0"/>
<pin id="1559" dir="0" index="1" bw="7" slack="0"/>
<pin id="1560" dir="0" index="2" bw="19" slack="0"/>
<pin id="1561" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_33/4 sext_ln1118_22/4 ret_V_43/4 "/>
</bind>
</comp>

<comp id="1565" class="1007" name="mul_ln700_fu_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="14" slack="0"/>
<pin id="1567" dir="0" index="1" bw="27" slack="0"/>
<pin id="1568" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700/5 "/>
</bind>
</comp>

<comp id="1571" class="1007" name="mul_ln1192_3_fu_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="17" slack="0"/>
<pin id="1573" dir="0" index="1" bw="14" slack="0"/>
<pin id="1574" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_3/5 "/>
</bind>
</comp>

<comp id="1577" class="1007" name="grp_fu_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="12" slack="0"/>
<pin id="1579" dir="0" index="1" bw="20" slack="0"/>
<pin id="1580" dir="0" index="2" bw="30" slack="0"/>
<pin id="1581" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_7/5 ret_V_45/5 "/>
</bind>
</comp>

<comp id="1586" class="1007" name="grp_fu_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="14" slack="0"/>
<pin id="1588" dir="0" index="1" bw="14" slack="0"/>
<pin id="1589" dir="0" index="2" bw="9" slack="0"/>
<pin id="1590" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_24/6 sext_ln1192_17/6 mul_ln1192_9/6 "/>
</bind>
</comp>

<comp id="1594" class="1007" name="grp_fu_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="7" slack="0"/>
<pin id="1596" dir="0" index="1" bw="24" slack="0"/>
<pin id="1597" dir="0" index="2" bw="29" slack="0"/>
<pin id="1598" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_10/7 ret_V_48/7 "/>
</bind>
</comp>

<comp id="1603" class="1005" name="p_Val2_s_reg_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="12" slack="2"/>
<pin id="1605" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1610" class="1005" name="p_Val2_2_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="12" slack="1"/>
<pin id="1612" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1620" class="1005" name="p_Val2_1_reg_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="12" slack="1"/>
<pin id="1622" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1632" class="1005" name="p_Val2_4_reg_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="12" slack="1"/>
<pin id="1634" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="1638" class="1005" name="p_Val2_5_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="12" slack="2"/>
<pin id="1640" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1651" class="1005" name="sext_ln728_1_reg_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="18" slack="2"/>
<pin id="1653" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln728_1 "/>
</bind>
</comp>

<comp id="1657" class="1005" name="add_ln1192_8_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="18" slack="1"/>
<pin id="1659" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_8 "/>
</bind>
</comp>

<comp id="1662" class="1005" name="tmp_9_reg_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="11" slack="1"/>
<pin id="1664" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1667" class="1005" name="trunc_ln708_7_reg_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="12" slack="1"/>
<pin id="1669" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_7 "/>
</bind>
</comp>

<comp id="1672" class="1005" name="r_V_17_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="24" slack="1"/>
<pin id="1674" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_17 "/>
</bind>
</comp>

<comp id="1677" class="1005" name="mul_ln700_3_reg_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="18" slack="1"/>
<pin id="1679" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_3 "/>
</bind>
</comp>

<comp id="1682" class="1005" name="ret_V_25_reg_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="18" slack="1"/>
<pin id="1684" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_25 "/>
</bind>
</comp>

<comp id="1687" class="1005" name="trunc_ln_reg_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="12" slack="1"/>
<pin id="1689" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1692" class="1005" name="r_V_4_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="24" slack="1"/>
<pin id="1694" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4 "/>
</bind>
</comp>

<comp id="1697" class="1005" name="mul_ln1118_reg_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="36" slack="1"/>
<pin id="1699" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118 "/>
</bind>
</comp>

<comp id="1702" class="1005" name="trunc_ln708_s_reg_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="12" slack="1"/>
<pin id="1704" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="1707" class="1005" name="mul_ln1118_5_reg_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="36" slack="1"/>
<pin id="1709" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_5 "/>
</bind>
</comp>

<comp id="1712" class="1005" name="trunc_ln708_13_reg_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="12" slack="1"/>
<pin id="1714" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_13 "/>
</bind>
</comp>

<comp id="1717" class="1005" name="trunc_ln708_1_reg_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="12" slack="1"/>
<pin id="1719" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="1722" class="1005" name="mul_ln1192_2_reg_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="18" slack="1"/>
<pin id="1724" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_2 "/>
</bind>
</comp>

<comp id="1727" class="1005" name="p_Val2_s_22_reg_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="7" slack="1"/>
<pin id="1729" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s_22 "/>
</bind>
</comp>

<comp id="1732" class="1005" name="p_5_reg_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="7" slack="1"/>
<pin id="1734" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_5 "/>
</bind>
</comp>

<comp id="1737" class="1005" name="r_V_27_reg_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="11" slack="1"/>
<pin id="1739" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="r_V_27 "/>
</bind>
</comp>

<comp id="1742" class="1005" name="trunc_ln708_8_reg_1742">
<pin_list>
<pin id="1743" dir="0" index="0" bw="12" slack="1"/>
<pin id="1744" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_8 "/>
</bind>
</comp>

<comp id="1747" class="1005" name="p_2_reg_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="7" slack="3"/>
<pin id="1749" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="p_2 "/>
</bind>
</comp>

<comp id="1752" class="1005" name="trunc_ln708_12_reg_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="12" slack="1"/>
<pin id="1754" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_12 "/>
</bind>
</comp>

<comp id="1757" class="1005" name="ret_V_1_reg_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="27" slack="1"/>
<pin id="1759" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_1 "/>
</bind>
</comp>

<comp id="1762" class="1005" name="ret_V_3_reg_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="14" slack="1"/>
<pin id="1764" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_3 "/>
</bind>
</comp>

<comp id="1767" class="1005" name="trunc_ln708_2_reg_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="12" slack="1"/>
<pin id="1769" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_2 "/>
</bind>
</comp>

<comp id="1772" class="1005" name="r_V_6_reg_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="17" slack="1"/>
<pin id="1774" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="r_V_6 "/>
</bind>
</comp>

<comp id="1777" class="1005" name="ret_V_36_reg_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="14" slack="1"/>
<pin id="1779" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_36 "/>
</bind>
</comp>

<comp id="1782" class="1005" name="p_6_reg_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="7" slack="2"/>
<pin id="1784" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="p_6 "/>
</bind>
</comp>

<comp id="1787" class="1005" name="add_ln1192_18_reg_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="30" slack="1"/>
<pin id="1789" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_18 "/>
</bind>
</comp>

<comp id="1792" class="1005" name="ret_V_18_reg_1792">
<pin_list>
<pin id="1793" dir="0" index="0" bw="12" slack="1"/>
<pin id="1794" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_18 "/>
</bind>
</comp>

<comp id="1797" class="1005" name="ret_V_43_reg_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="20" slack="1"/>
<pin id="1799" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_43 "/>
</bind>
</comp>

<comp id="1802" class="1005" name="p_Val2_32_reg_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="7" slack="1"/>
<pin id="1804" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_32 "/>
</bind>
</comp>

<comp id="1807" class="1005" name="p_Val2_43_reg_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="7" slack="1"/>
<pin id="1809" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_43 "/>
</bind>
</comp>

<comp id="1812" class="1005" name="mul_ln700_reg_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="41" slack="1"/>
<pin id="1814" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700 "/>
</bind>
</comp>

<comp id="1817" class="1005" name="add_ln1192_reg_1817">
<pin_list>
<pin id="1818" dir="0" index="0" bw="13" slack="1"/>
<pin id="1819" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192 "/>
</bind>
</comp>

<comp id="1822" class="1005" name="mul_ln1192_3_reg_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="32" slack="1"/>
<pin id="1824" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_3 "/>
</bind>
</comp>

<comp id="1827" class="1005" name="trunc_ln708_9_reg_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="12" slack="2"/>
<pin id="1829" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln708_9 "/>
</bind>
</comp>

<comp id="1832" class="1005" name="trunc_ln708_6_reg_1832">
<pin_list>
<pin id="1833" dir="0" index="0" bw="12" slack="2"/>
<pin id="1834" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln708_6 "/>
</bind>
</comp>

<comp id="1837" class="1005" name="p_Val2_37_reg_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="7" slack="1"/>
<pin id="1839" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_37 "/>
</bind>
</comp>

<comp id="1842" class="1005" name="ret_V_47_reg_1842">
<pin_list>
<pin id="1843" dir="0" index="0" bw="8" slack="1"/>
<pin id="1844" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_47 "/>
</bind>
</comp>

<comp id="1847" class="1005" name="p_0_reg_1847">
<pin_list>
<pin id="1848" dir="0" index="0" bw="7" slack="2"/>
<pin id="1849" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

<comp id="1852" class="1005" name="mul_ln700_1_reg_1852">
<pin_list>
<pin id="1853" dir="0" index="0" bw="42" slack="1"/>
<pin id="1854" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_1 "/>
</bind>
</comp>

<comp id="1857" class="1005" name="p_Val2_10_reg_1857">
<pin_list>
<pin id="1858" dir="0" index="0" bw="7" slack="1"/>
<pin id="1859" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_10 "/>
</bind>
</comp>

<comp id="1862" class="1005" name="tmp_reg_1862">
<pin_list>
<pin id="1863" dir="0" index="0" bw="10" slack="1"/>
<pin id="1864" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1867" class="1005" name="mul_ln1192_9_reg_1867">
<pin_list>
<pin id="1868" dir="0" index="0" bw="25" slack="1"/>
<pin id="1869" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="238"><net_src comp="14" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="0" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="226" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="2" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="226" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="4" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="226" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="6" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="226" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="8" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="226" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="10" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="64" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="12" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="287"><net_src comp="64" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="12" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="294"><net_src comp="64" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="12" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="301"><net_src comp="64" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="12" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="308"><net_src comp="64" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="12" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="315"><net_src comp="64" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="12" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="322"><net_src comp="64" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="12" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="329"><net_src comp="64" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="12" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="336"><net_src comp="64" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="12" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="343"><net_src comp="64" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="12" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="350"><net_src comp="64" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="12" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="357"><net_src comp="64" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="12" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="364"><net_src comp="64" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="12" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="371"><net_src comp="64" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="12" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="378"><net_src comp="64" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="12" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="385"><net_src comp="64" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="12" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="392"><net_src comp="64" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="12" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="400"><net_src comp="16" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="234" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="18" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="403"><net_src comp="20" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="410"><net_src comp="16" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="234" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="22" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="413"><net_src comp="24" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="420"><net_src comp="16" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="234" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="422"><net_src comp="26" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="423"><net_src comp="28" pin="0"/><net_sink comp="414" pin=3"/></net>

<net id="430"><net_src comp="16" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="234" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="30" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="433"><net_src comp="32" pin="0"/><net_sink comp="424" pin=3"/></net>

<net id="440"><net_src comp="16" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="234" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="34" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="443"><net_src comp="36" pin="0"/><net_sink comp="434" pin=3"/></net>

<net id="447"><net_src comp="394" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="38" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="434" pin="4"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="40" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="460"><net_src comp="448" pin="3"/><net_sink comp="456" pin=1"/></net>

<net id="467"><net_src comp="42" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="234" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="469"><net_src comp="22" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="470"><net_src comp="44" pin="0"/><net_sink comp="461" pin=3"/></net>

<net id="475"><net_src comp="46" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="482"><net_src comp="48" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="471" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="484"><net_src comp="50" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="485"><net_src comp="52" pin="0"/><net_sink comp="476" pin=3"/></net>

<net id="489"><net_src comp="414" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="414" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="502"><net_src comp="38" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="40" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="510"><net_src comp="48" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="50" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="512"><net_src comp="52" pin="0"/><net_sink comp="504" pin=3"/></net>

<net id="521"><net_src comp="38" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="40" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="527"><net_src comp="516" pin="3"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="62" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="523" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="540"><net_src comp="48" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="528" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="542"><net_src comp="50" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="543"><net_src comp="52" pin="0"/><net_sink comp="534" pin=3"/></net>

<net id="544"><net_src comp="534" pin="4"/><net_sink comp="275" pin=1"/></net>

<net id="550"><net_src comp="66" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="68" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="556"><net_src comp="70" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="545" pin="3"/><net_sink comp="552" pin=1"/></net>

<net id="564"><net_src comp="48" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="552" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="566"><net_src comp="50" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="567"><net_src comp="52" pin="0"/><net_sink comp="558" pin=3"/></net>

<net id="568"><net_src comp="558" pin="4"/><net_sink comp="282" pin=1"/></net>

<net id="574"><net_src comp="72" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="74" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="579"><net_src comp="569" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="585"><net_src comp="76" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="78" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="590"><net_src comp="580" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="576" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="587" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="602"><net_src comp="72" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="74" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="607"><net_src comp="597" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="613"><net_src comp="76" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="78" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="618"><net_src comp="608" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="623"><net_src comp="604" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="615" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="628"><net_src comp="591" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="619" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="637"><net_src comp="625" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="629" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="80" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="633" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="648"><net_src comp="639" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="654"><net_src comp="84" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="40" pin="0"/><net_sink comp="649" pin=2"/></net>

<net id="661"><net_src comp="84" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="40" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="667"><net_src comp="656" pin="3"/><net_sink comp="663" pin=1"/></net>

<net id="674"><net_src comp="88" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="675"><net_src comp="663" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="676"><net_src comp="90" pin="0"/><net_sink comp="668" pin=2"/></net>

<net id="677"><net_src comp="92" pin="0"/><net_sink comp="668" pin=3"/></net>

<net id="682"><net_src comp="94" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="545" pin="3"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="497" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="678" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="696"><net_src comp="48" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="684" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="698"><net_src comp="50" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="699"><net_src comp="52" pin="0"/><net_sink comp="690" pin=3"/></net>

<net id="700"><net_src comp="690" pin="4"/><net_sink comp="296" pin=1"/></net>

<net id="710"><net_src comp="48" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="50" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="712"><net_src comp="52" pin="0"/><net_sink comp="704" pin=3"/></net>

<net id="721"><net_src comp="98" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="100" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="729"><net_src comp="88" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="730"><net_src comp="90" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="731"><net_src comp="92" pin="0"/><net_sink comp="723" pin=3"/></net>

<net id="737"><net_src comp="104" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="738"><net_src comp="289" pin="3"/><net_sink comp="732" pin=1"/></net>

<net id="739"><net_src comp="78" pin="0"/><net_sink comp="732" pin=2"/></net>

<net id="743"><net_src comp="732" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="749"><net_src comp="106" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="750"><net_src comp="289" pin="3"/><net_sink comp="744" pin=1"/></net>

<net id="751"><net_src comp="108" pin="0"/><net_sink comp="744" pin=2"/></net>

<net id="755"><net_src comp="744" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="760"><net_src comp="740" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="752" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="110" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="773"><net_src comp="112" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="774"><net_src comp="762" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="775"><net_src comp="18" pin="0"/><net_sink comp="767" pin=2"/></net>

<net id="776"><net_src comp="20" pin="0"/><net_sink comp="767" pin=3"/></net>

<net id="781"><net_src comp="114" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="777" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="787"><net_src comp="783" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="792"><net_src comp="116" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="799"><net_src comp="112" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="800"><net_src comp="788" pin="2"/><net_sink comp="793" pin=1"/></net>

<net id="801"><net_src comp="18" pin="0"/><net_sink comp="793" pin=2"/></net>

<net id="802"><net_src comp="20" pin="0"/><net_sink comp="793" pin=3"/></net>

<net id="817"><net_src comp="120" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="818"><net_src comp="809" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="819"><net_src comp="78" pin="0"/><net_sink comp="812" pin=2"/></net>

<net id="824"><net_src comp="806" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="812" pin="3"/><net_sink comp="820" pin=1"/></net>

<net id="830"><net_src comp="122" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="820" pin="2"/><net_sink comp="826" pin=1"/></net>

<net id="838"><net_src comp="303" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="846"><net_src comp="128" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="853"><net_src comp="48" pin="0"/><net_sink comp="847" pin=0"/></net>

<net id="854"><net_src comp="842" pin="2"/><net_sink comp="847" pin=1"/></net>

<net id="855"><net_src comp="50" pin="0"/><net_sink comp="847" pin=2"/></net>

<net id="856"><net_src comp="52" pin="0"/><net_sink comp="847" pin=3"/></net>

<net id="860"><net_src comp="310" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="868"><net_src comp="132" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="861" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="873"><net_src comp="864" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="882"><net_src comp="134" pin="0"/><net_sink comp="877" pin=0"/></net>

<net id="883"><net_src comp="108" pin="0"/><net_sink comp="877" pin=2"/></net>

<net id="887"><net_src comp="877" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="891"><net_src comp="877" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="898"><net_src comp="877" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="904"><net_src comp="138" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="905"><net_src comp="140" pin="0"/><net_sink comp="899" pin=2"/></net>

<net id="909"><net_src comp="899" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="914"><net_src comp="142" pin="0"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="906" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="920"><net_src comp="910" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="832" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="927"><net_src comp="72" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="928"><net_src comp="74" pin="0"/><net_sink comp="922" pin=2"/></net>

<net id="932"><net_src comp="922" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="938"><net_src comp="76" pin="0"/><net_sink comp="933" pin=0"/></net>

<net id="939"><net_src comp="78" pin="0"/><net_sink comp="933" pin=2"/></net>

<net id="943"><net_src comp="933" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="948"><net_src comp="940" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="949"><net_src comp="888" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="957"><net_src comp="944" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="950" pin="1"/><net_sink comp="953" pin=1"/></net>

<net id="962"><net_src comp="953" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="968"><net_src comp="144" pin="0"/><net_sink comp="963" pin=0"/></net>

<net id="969"><net_src comp="916" pin="2"/><net_sink comp="963" pin=1"/></net>

<net id="970"><net_src comp="100" pin="0"/><net_sink comp="963" pin=2"/></net>

<net id="974"><net_src comp="963" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="980"><net_src comp="148" pin="0"/><net_sink comp="975" pin=0"/></net>

<net id="981"><net_src comp="100" pin="0"/><net_sink comp="975" pin=2"/></net>

<net id="986"><net_src comp="975" pin="3"/><net_sink comp="982" pin=1"/></net>

<net id="990"><net_src comp="317" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="996"><net_src comp="150" pin="0"/><net_sink comp="991" pin=0"/></net>

<net id="997"><net_src comp="317" pin="3"/><net_sink comp="991" pin=1"/></net>

<net id="998"><net_src comp="74" pin="0"/><net_sink comp="991" pin=2"/></net>

<net id="1002"><net_src comp="991" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1008"><net_src comp="106" pin="0"/><net_sink comp="1003" pin=0"/></net>

<net id="1009"><net_src comp="317" pin="3"/><net_sink comp="1003" pin=1"/></net>

<net id="1010"><net_src comp="108" pin="0"/><net_sink comp="1003" pin=2"/></net>

<net id="1014"><net_src comp="1003" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1019"><net_src comp="999" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1020"><net_src comp="1011" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="1026"><net_src comp="152" pin="0"/><net_sink comp="1021" pin=0"/></net>

<net id="1027"><net_src comp="1015" pin="2"/><net_sink comp="1021" pin=1"/></net>

<net id="1028"><net_src comp="100" pin="0"/><net_sink comp="1021" pin=2"/></net>

<net id="1032"><net_src comp="1021" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1037"><net_src comp="982" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="1029" pin="1"/><net_sink comp="1033" pin=1"/></net>

<net id="1042"><net_src comp="324" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1046"><net_src comp="331" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1057"><net_src comp="1047" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="1050" pin="1"/><net_sink comp="1053" pin=1"/></net>

<net id="1064"><net_src comp="158" pin="0"/><net_sink comp="1059" pin=0"/></net>

<net id="1065"><net_src comp="1053" pin="2"/><net_sink comp="1059" pin=1"/></net>

<net id="1066"><net_src comp="40" pin="0"/><net_sink comp="1059" pin=2"/></net>

<net id="1070"><net_src comp="1059" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1076"><net_src comp="138" pin="0"/><net_sink comp="1071" pin=0"/></net>

<net id="1077"><net_src comp="140" pin="0"/><net_sink comp="1071" pin=2"/></net>

<net id="1081"><net_src comp="1071" pin="3"/><net_sink comp="1078" pin=0"/></net>

<net id="1086"><net_src comp="1078" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1087"><net_src comp="874" pin="1"/><net_sink comp="1082" pin=1"/></net>

<net id="1094"><net_src comp="160" pin="0"/><net_sink comp="1088" pin=0"/></net>

<net id="1095"><net_src comp="1082" pin="2"/><net_sink comp="1088" pin=1"/></net>

<net id="1096"><net_src comp="50" pin="0"/><net_sink comp="1088" pin=2"/></net>

<net id="1097"><net_src comp="162" pin="0"/><net_sink comp="1088" pin=3"/></net>

<net id="1101"><net_src comp="1088" pin="4"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="1107"><net_src comp="164" pin="0"/><net_sink comp="1103" pin=0"/></net>

<net id="1108"><net_src comp="1103" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="1121"><net_src comp="352" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1126"><net_src comp="1118" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1127"><net_src comp="1115" pin="1"/><net_sink comp="1122" pin=1"/></net>

<net id="1132"><net_src comp="166" pin="0"/><net_sink comp="1128" pin=0"/></net>

<net id="1133"><net_src comp="1122" pin="2"/><net_sink comp="1128" pin=1"/></net>

<net id="1138"><net_src comp="168" pin="0"/><net_sink comp="1134" pin=0"/></net>

<net id="1145"><net_src comp="1134" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1151"><net_src comp="150" pin="0"/><net_sink comp="1146" pin=0"/></net>

<net id="1152"><net_src comp="359" pin="3"/><net_sink comp="1146" pin=1"/></net>

<net id="1153"><net_src comp="74" pin="0"/><net_sink comp="1146" pin=2"/></net>

<net id="1157"><net_src comp="1146" pin="3"/><net_sink comp="1154" pin=0"/></net>

<net id="1163"><net_src comp="106" pin="0"/><net_sink comp="1158" pin=0"/></net>

<net id="1164"><net_src comp="359" pin="3"/><net_sink comp="1158" pin=1"/></net>

<net id="1165"><net_src comp="108" pin="0"/><net_sink comp="1158" pin=2"/></net>

<net id="1169"><net_src comp="1158" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1174"><net_src comp="1154" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1175"><net_src comp="1166" pin="1"/><net_sink comp="1170" pin=1"/></net>

<net id="1181"><net_src comp="152" pin="0"/><net_sink comp="1176" pin=0"/></net>

<net id="1182"><net_src comp="1170" pin="2"/><net_sink comp="1176" pin=1"/></net>

<net id="1183"><net_src comp="100" pin="0"/><net_sink comp="1176" pin=2"/></net>

<net id="1187"><net_src comp="1176" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1192"><net_src comp="1184" pin="1"/><net_sink comp="1188" pin=1"/></net>

<net id="1197"><net_src comp="170" pin="0"/><net_sink comp="1193" pin=0"/></net>

<net id="1198"><net_src comp="1188" pin="2"/><net_sink comp="1193" pin=1"/></net>

<net id="1205"><net_src comp="172" pin="0"/><net_sink comp="1199" pin=0"/></net>

<net id="1206"><net_src comp="1193" pin="2"/><net_sink comp="1199" pin=1"/></net>

<net id="1207"><net_src comp="174" pin="0"/><net_sink comp="1199" pin=2"/></net>

<net id="1208"><net_src comp="176" pin="0"/><net_sink comp="1199" pin=3"/></net>

<net id="1214"><net_src comp="178" pin="0"/><net_sink comp="1209" pin=0"/></net>

<net id="1215"><net_src comp="40" pin="0"/><net_sink comp="1209" pin=2"/></net>

<net id="1219"><net_src comp="1209" pin="3"/><net_sink comp="1216" pin=0"/></net>

<net id="1224"><net_src comp="1216" pin="1"/><net_sink comp="1220" pin=1"/></net>

<net id="1229"><net_src comp="180" pin="0"/><net_sink comp="1225" pin=0"/></net>

<net id="1230"><net_src comp="1220" pin="2"/><net_sink comp="1225" pin=1"/></net>

<net id="1237"><net_src comp="1225" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1244"><net_src comp="172" pin="0"/><net_sink comp="1238" pin=0"/></net>

<net id="1245"><net_src comp="174" pin="0"/><net_sink comp="1238" pin=2"/></net>

<net id="1246"><net_src comp="176" pin="0"/><net_sink comp="1238" pin=3"/></net>

<net id="1250"><net_src comp="373" pin="3"/><net_sink comp="1247" pin=0"/></net>

<net id="1258"><net_src comp="1247" pin="1"/><net_sink comp="1254" pin=0"/></net>

<net id="1259"><net_src comp="1251" pin="1"/><net_sink comp="1254" pin=1"/></net>

<net id="1270"><net_src comp="1263" pin="1"/><net_sink comp="1266" pin=0"/></net>

<net id="1271"><net_src comp="1260" pin="1"/><net_sink comp="1266" pin=1"/></net>

<net id="1282"><net_src comp="1275" pin="1"/><net_sink comp="1278" pin=0"/></net>

<net id="1283"><net_src comp="1272" pin="1"/><net_sink comp="1278" pin=1"/></net>

<net id="1288"><net_src comp="184" pin="0"/><net_sink comp="1284" pin=0"/></net>

<net id="1289"><net_src comp="1278" pin="2"/><net_sink comp="1284" pin=1"/></net>

<net id="1296"><net_src comp="186" pin="0"/><net_sink comp="1290" pin=0"/></net>

<net id="1297"><net_src comp="1284" pin="2"/><net_sink comp="1290" pin=1"/></net>

<net id="1298"><net_src comp="18" pin="0"/><net_sink comp="1290" pin=2"/></net>

<net id="1299"><net_src comp="188" pin="0"/><net_sink comp="1290" pin=3"/></net>

<net id="1307"><net_src comp="190" pin="0"/><net_sink comp="1303" pin=0"/></net>

<net id="1308"><net_src comp="1300" pin="1"/><net_sink comp="1303" pin=1"/></net>

<net id="1316"><net_src comp="1309" pin="1"/><net_sink comp="1312" pin=0"/></net>

<net id="1317"><net_src comp="1309" pin="1"/><net_sink comp="1312" pin=1"/></net>

<net id="1321"><net_src comp="1312" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1327"><net_src comp="192" pin="0"/><net_sink comp="1322" pin=0"/></net>

<net id="1328"><net_src comp="1303" pin="2"/><net_sink comp="1322" pin=1"/></net>

<net id="1329"><net_src comp="40" pin="0"/><net_sink comp="1322" pin=2"/></net>

<net id="1333"><net_src comp="1322" pin="3"/><net_sink comp="1330" pin=0"/></net>

<net id="1341"><net_src comp="194" pin="0"/><net_sink comp="1337" pin=0"/></net>

<net id="1342"><net_src comp="1334" pin="1"/><net_sink comp="1337" pin=1"/></net>

<net id="1346"><net_src comp="1337" pin="2"/><net_sink comp="1343" pin=0"/></net>

<net id="1352"><net_src comp="216" pin="0"/><net_sink comp="1347" pin=0"/></net>

<net id="1353"><net_src comp="218" pin="0"/><net_sink comp="1347" pin=2"/></net>

<net id="1357"><net_src comp="1347" pin="3"/><net_sink comp="1354" pin=0"/></net>

<net id="1362"><net_src comp="1354" pin="1"/><net_sink comp="1358" pin=1"/></net>

<net id="1369"><net_src comp="220" pin="0"/><net_sink comp="1363" pin=0"/></net>

<net id="1370"><net_src comp="1358" pin="2"/><net_sink comp="1363" pin=1"/></net>

<net id="1371"><net_src comp="222" pin="0"/><net_sink comp="1363" pin=2"/></net>

<net id="1372"><net_src comp="224" pin="0"/><net_sink comp="1363" pin=3"/></net>

<net id="1373"><net_src comp="1363" pin="4"/><net_sink comp="240" pin=2"/></net>

<net id="1377"><net_src comp="1374" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="1390"><net_src comp="230" pin="0"/><net_sink comp="1384" pin=0"/></net>

<net id="1391"><net_src comp="174" pin="0"/><net_sink comp="1384" pin=2"/></net>

<net id="1392"><net_src comp="232" pin="0"/><net_sink comp="1384" pin=3"/></net>

<net id="1396"><net_src comp="1384" pin="4"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="1402"><net_src comp="444" pin="1"/><net_sink comp="1398" pin=0"/></net>

<net id="1403"><net_src comp="444" pin="1"/><net_sink comp="1398" pin=1"/></net>

<net id="1404"><net_src comp="1398" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="1405"><net_src comp="1398" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="1410"><net_src comp="486" pin="1"/><net_sink comp="1406" pin=0"/></net>

<net id="1411"><net_src comp="486" pin="1"/><net_sink comp="1406" pin=1"/></net>

<net id="1416"><net_src comp="54" pin="0"/><net_sink comp="1412" pin=0"/></net>

<net id="1417"><net_src comp="490" pin="1"/><net_sink comp="1412" pin=1"/></net>

<net id="1423"><net_src comp="56" pin="0"/><net_sink comp="1418" pin=0"/></net>

<net id="1424"><net_src comp="490" pin="1"/><net_sink comp="1418" pin=1"/></net>

<net id="1425"><net_src comp="58" pin="0"/><net_sink comp="1418" pin=2"/></net>

<net id="1431"><net_src comp="60" pin="0"/><net_sink comp="1426" pin=0"/></net>

<net id="1432"><net_src comp="494" pin="1"/><net_sink comp="1426" pin=1"/></net>

<net id="1433"><net_src comp="497" pin="3"/><net_sink comp="1426" pin=2"/></net>

<net id="1434"><net_src comp="1426" pin="3"/><net_sink comp="504" pin=1"/></net>

<net id="1439"><net_src comp="513" pin="1"/><net_sink comp="1435" pin=0"/></net>

<net id="1440"><net_src comp="513" pin="1"/><net_sink comp="1435" pin=1"/></net>

<net id="1445"><net_src comp="645" pin="1"/><net_sink comp="1441" pin=0"/></net>

<net id="1446"><net_src comp="645" pin="1"/><net_sink comp="1441" pin=1"/></net>

<net id="1452"><net_src comp="82" pin="0"/><net_sink comp="1447" pin=0"/></net>

<net id="1453"><net_src comp="649" pin="3"/><net_sink comp="1447" pin=2"/></net>

<net id="1454"><net_src comp="1447" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="1459"><net_src comp="86" pin="0"/><net_sink comp="1455" pin=0"/></net>

<net id="1460"><net_src comp="494" pin="1"/><net_sink comp="1455" pin=1"/></net>

<net id="1461"><net_src comp="1455" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="1466"><net_src comp="701" pin="1"/><net_sink comp="1462" pin=0"/></net>

<net id="1467"><net_src comp="701" pin="1"/><net_sink comp="1462" pin=1"/></net>

<net id="1473"><net_src comp="494" pin="1"/><net_sink comp="1468" pin=0"/></net>

<net id="1474"><net_src comp="494" pin="1"/><net_sink comp="1468" pin=1"/></net>

<net id="1475"><net_src comp="96" pin="0"/><net_sink comp="1468" pin=2"/></net>

<net id="1476"><net_src comp="1468" pin="3"/><net_sink comp="704" pin=1"/></net>

<net id="1482"><net_src comp="713" pin="1"/><net_sink comp="1477" pin=0"/></net>

<net id="1483"><net_src comp="716" pin="3"/><net_sink comp="1477" pin=2"/></net>

<net id="1484"><net_src comp="1477" pin="3"/><net_sink comp="723" pin=1"/></net>

<net id="1489"><net_src comp="102" pin="0"/><net_sink comp="1485" pin=0"/></net>

<net id="1494"><net_src comp="118" pin="0"/><net_sink comp="1490" pin=0"/></net>

<net id="1495"><net_src comp="803" pin="1"/><net_sink comp="1490" pin=1"/></net>

<net id="1496"><net_src comp="1490" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="1497"><net_src comp="1490" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="1503"><net_src comp="835" pin="1"/><net_sink comp="1498" pin=0"/></net>

<net id="1504"><net_src comp="835" pin="1"/><net_sink comp="1498" pin=1"/></net>

<net id="1505"><net_src comp="124" pin="0"/><net_sink comp="1498" pin=2"/></net>

<net id="1511"><net_src comp="126" pin="0"/><net_sink comp="1506" pin=0"/></net>

<net id="1512"><net_src comp="839" pin="1"/><net_sink comp="1506" pin=1"/></net>

<net id="1513"><net_src comp="1506" pin="3"/><net_sink comp="842" pin=1"/></net>

<net id="1519"><net_src comp="130" pin="0"/><net_sink comp="1514" pin=0"/></net>

<net id="1520"><net_src comp="857" pin="1"/><net_sink comp="1514" pin=1"/></net>

<net id="1521"><net_src comp="870" pin="1"/><net_sink comp="1514" pin=2"/></net>

<net id="1527"><net_src comp="136" pin="0"/><net_sink comp="1522" pin=0"/></net>

<net id="1528"><net_src comp="892" pin="1"/><net_sink comp="1522" pin=1"/></net>

<net id="1529"><net_src comp="895" pin="1"/><net_sink comp="1522" pin=2"/></net>

<net id="1536"><net_src comp="929" pin="1"/><net_sink comp="1530" pin=0"/></net>

<net id="1537"><net_src comp="884" pin="1"/><net_sink comp="1530" pin=1"/></net>

<net id="1538"><net_src comp="959" pin="1"/><net_sink comp="1530" pin=2"/></net>

<net id="1539"><net_src comp="971" pin="1"/><net_sink comp="1530" pin=3"/></net>

<net id="1540"><net_src comp="1530" pin="4"/><net_sink comp="982" pin=0"/></net>

<net id="1545"><net_src comp="146" pin="0"/><net_sink comp="1541" pin=0"/></net>

<net id="1546"><net_src comp="1541" pin="2"/><net_sink comp="975" pin=1"/></net>

<net id="1553"><net_src comp="1039" pin="1"/><net_sink comp="1547" pin=0"/></net>

<net id="1554"><net_src comp="1043" pin="1"/><net_sink comp="1547" pin=1"/></net>

<net id="1555"><net_src comp="154" pin="0"/><net_sink comp="1547" pin=2"/></net>

<net id="1556"><net_src comp="156" pin="0"/><net_sink comp="1547" pin=3"/></net>

<net id="1562"><net_src comp="987" pin="1"/><net_sink comp="1557" pin=0"/></net>

<net id="1563"><net_src comp="987" pin="1"/><net_sink comp="1557" pin=1"/></net>

<net id="1564"><net_src comp="1067" pin="1"/><net_sink comp="1557" pin=2"/></net>

<net id="1569"><net_src comp="1112" pin="1"/><net_sink comp="1565" pin=0"/></net>

<net id="1570"><net_src comp="1109" pin="1"/><net_sink comp="1565" pin=1"/></net>

<net id="1575"><net_src comp="1139" pin="1"/><net_sink comp="1571" pin=0"/></net>

<net id="1576"><net_src comp="1142" pin="1"/><net_sink comp="1571" pin=1"/></net>

<net id="1582"><net_src comp="1231" pin="1"/><net_sink comp="1577" pin=0"/></net>

<net id="1583"><net_src comp="1234" pin="1"/><net_sink comp="1577" pin=1"/></net>

<net id="1584"><net_src comp="182" pin="0"/><net_sink comp="1577" pin=2"/></net>

<net id="1585"><net_src comp="1577" pin="3"/><net_sink comp="1238" pin=1"/></net>

<net id="1591"><net_src comp="1318" pin="1"/><net_sink comp="1586" pin=0"/></net>

<net id="1592"><net_src comp="1330" pin="1"/><net_sink comp="1586" pin=1"/></net>

<net id="1593"><net_src comp="1343" pin="1"/><net_sink comp="1586" pin=2"/></net>

<net id="1599"><net_src comp="1381" pin="1"/><net_sink comp="1594" pin=0"/></net>

<net id="1600"><net_src comp="1378" pin="1"/><net_sink comp="1594" pin=1"/></net>

<net id="1601"><net_src comp="228" pin="0"/><net_sink comp="1594" pin=2"/></net>

<net id="1602"><net_src comp="1594" pin="3"/><net_sink comp="1384" pin=1"/></net>

<net id="1606"><net_src comp="394" pin="4"/><net_sink comp="1603" pin=0"/></net>

<net id="1607"><net_src comp="1603" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1608"><net_src comp="1603" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="1609"><net_src comp="1603" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="1613"><net_src comp="404" pin="4"/><net_sink comp="1610" pin=0"/></net>

<net id="1614"><net_src comp="1610" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="1615"><net_src comp="1610" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="1616"><net_src comp="1610" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="1617"><net_src comp="1610" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="1618"><net_src comp="1610" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="1619"><net_src comp="1610" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="1623"><net_src comp="414" pin="4"/><net_sink comp="1620" pin=0"/></net>

<net id="1624"><net_src comp="1620" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="1625"><net_src comp="1620" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="1626"><net_src comp="1620" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="1627"><net_src comp="1620" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="1628"><net_src comp="1620" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1629"><net_src comp="1620" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="1630"><net_src comp="1620" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1631"><net_src comp="1620" pin="1"/><net_sink comp="1103" pin=1"/></net>

<net id="1635"><net_src comp="424" pin="4"/><net_sink comp="1632" pin=0"/></net>

<net id="1636"><net_src comp="1632" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="1637"><net_src comp="1632" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1641"><net_src comp="434" pin="4"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="1643"><net_src comp="1638" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="1644"><net_src comp="1638" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1645"><net_src comp="1638" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1646"><net_src comp="1638" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="1647"><net_src comp="1638" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="1648"><net_src comp="1638" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="1649"><net_src comp="1638" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1650"><net_src comp="1638" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1654"><net_src comp="444" pin="1"/><net_sink comp="1651" pin=0"/></net>

<net id="1655"><net_src comp="1651" pin="1"/><net_sink comp="1485" pin=1"/></net>

<net id="1656"><net_src comp="1651" pin="1"/><net_sink comp="1541" pin=1"/></net>

<net id="1660"><net_src comp="456" pin="2"/><net_sink comp="1657" pin=0"/></net>

<net id="1661"><net_src comp="1657" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="1665"><net_src comp="461" pin="4"/><net_sink comp="1662" pin=0"/></net>

<net id="1666"><net_src comp="1662" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="1670"><net_src comp="476" pin="4"/><net_sink comp="1667" pin=0"/></net>

<net id="1671"><net_src comp="1667" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="1675"><net_src comp="1406" pin="2"/><net_sink comp="1672" pin=0"/></net>

<net id="1676"><net_src comp="1672" pin="1"/><net_sink comp="1447" pin=1"/></net>

<net id="1680"><net_src comp="1412" pin="2"/><net_sink comp="1677" pin=0"/></net>

<net id="1681"><net_src comp="1677" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="1685"><net_src comp="1418" pin="3"/><net_sink comp="1682" pin=0"/></net>

<net id="1686"><net_src comp="1682" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="1690"><net_src comp="504" pin="4"/><net_sink comp="1687" pin=0"/></net>

<net id="1691"><net_src comp="1687" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="1695"><net_src comp="1435" pin="2"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="1477" pin=1"/></net>

<net id="1700"><net_src comp="1441" pin="2"/><net_sink comp="1697" pin=0"/></net>

<net id="1701"><net_src comp="1697" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="1705"><net_src comp="668" pin="4"/><net_sink comp="1702" pin=0"/></net>

<net id="1706"><net_src comp="1702" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="1710"><net_src comp="1462" pin="2"/><net_sink comp="1707" pin=0"/></net>

<net id="1711"><net_src comp="1707" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="1715"><net_src comp="704" pin="4"/><net_sink comp="1712" pin=0"/></net>

<net id="1716"><net_src comp="1712" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="1720"><net_src comp="723" pin="4"/><net_sink comp="1717" pin=0"/></net>

<net id="1721"><net_src comp="1717" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="1725"><net_src comp="1485" pin="2"/><net_sink comp="1722" pin=0"/></net>

<net id="1726"><net_src comp="1722" pin="1"/><net_sink comp="1506" pin=0"/></net>

<net id="1730"><net_src comp="275" pin="3"/><net_sink comp="1727" pin=0"/></net>

<net id="1731"><net_src comp="1727" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1735"><net_src comp="282" pin="3"/><net_sink comp="1732" pin=0"/></net>

<net id="1736"><net_src comp="1732" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1740"><net_src comp="756" pin="2"/><net_sink comp="1737" pin=0"/></net>

<net id="1741"><net_src comp="1737" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="1745"><net_src comp="767" pin="4"/><net_sink comp="1742" pin=0"/></net>

<net id="1746"><net_src comp="1742" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="1750"><net_src comp="296" pin="3"/><net_sink comp="1747" pin=0"/></net>

<net id="1751"><net_src comp="1747" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="1755"><net_src comp="793" pin="4"/><net_sink comp="1752" pin=0"/></net>

<net id="1756"><net_src comp="1752" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="1760"><net_src comp="826" pin="2"/><net_sink comp="1757" pin=0"/></net>

<net id="1761"><net_src comp="1757" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1765"><net_src comp="1498" pin="3"/><net_sink comp="1762" pin=0"/></net>

<net id="1766"><net_src comp="1762" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1770"><net_src comp="847" pin="4"/><net_sink comp="1767" pin=0"/></net>

<net id="1771"><net_src comp="1767" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="1775"><net_src comp="1514" pin="3"/><net_sink comp="1772" pin=0"/></net>

<net id="1776"><net_src comp="1772" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1780"><net_src comp="1522" pin="3"/><net_sink comp="1777" pin=0"/></net>

<net id="1781"><net_src comp="1777" pin="1"/><net_sink comp="1134" pin=1"/></net>

<net id="1785"><net_src comp="317" pin="3"/><net_sink comp="1782" pin=0"/></net>

<net id="1786"><net_src comp="1782" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1790"><net_src comp="1033" pin="2"/><net_sink comp="1787" pin=0"/></net>

<net id="1791"><net_src comp="1787" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1795"><net_src comp="1547" pin="4"/><net_sink comp="1792" pin=0"/></net>

<net id="1796"><net_src comp="1792" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1800"><net_src comp="1557" pin="3"/><net_sink comp="1797" pin=0"/></net>

<net id="1801"><net_src comp="1797" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1805"><net_src comp="338" pin="3"/><net_sink comp="1802" pin=0"/></net>

<net id="1806"><net_src comp="1802" pin="1"/><net_sink comp="1209" pin=1"/></net>

<net id="1810"><net_src comp="345" pin="3"/><net_sink comp="1807" pin=0"/></net>

<net id="1811"><net_src comp="1807" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="1815"><net_src comp="1565" pin="2"/><net_sink comp="1812" pin=0"/></net>

<net id="1816"><net_src comp="1812" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1820"><net_src comp="1128" pin="2"/><net_sink comp="1817" pin=0"/></net>

<net id="1821"><net_src comp="1817" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1825"><net_src comp="1571" pin="2"/><net_sink comp="1822" pin=0"/></net>

<net id="1826"><net_src comp="1822" pin="1"/><net_sink comp="1272" pin=0"/></net>

<net id="1830"><net_src comp="1199" pin="4"/><net_sink comp="1827" pin=0"/></net>

<net id="1831"><net_src comp="1827" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="1835"><net_src comp="1238" pin="4"/><net_sink comp="1832" pin=0"/></net>

<net id="1836"><net_src comp="1832" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="1840"><net_src comp="366" pin="3"/><net_sink comp="1837" pin=0"/></net>

<net id="1841"><net_src comp="1837" pin="1"/><net_sink comp="1300" pin=0"/></net>

<net id="1845"><net_src comp="1254" pin="2"/><net_sink comp="1842" pin=0"/></net>

<net id="1846"><net_src comp="1842" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1850"><net_src comp="380" pin="3"/><net_sink comp="1847" pin=0"/></net>

<net id="1851"><net_src comp="1847" pin="1"/><net_sink comp="1381" pin=0"/></net>

<net id="1855"><net_src comp="1266" pin="2"/><net_sink comp="1852" pin=0"/></net>

<net id="1856"><net_src comp="1852" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="1860"><net_src comp="387" pin="3"/><net_sink comp="1857" pin=0"/></net>

<net id="1861"><net_src comp="1857" pin="1"/><net_sink comp="1347" pin=1"/></net>

<net id="1865"><net_src comp="1290" pin="4"/><net_sink comp="1862" pin=0"/></net>

<net id="1866"><net_src comp="1862" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1870"><net_src comp="1586" pin="3"/><net_sink comp="1867" pin=0"/></net>

<net id="1871"><net_src comp="1867" pin="1"/><net_sink comp="1378" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {7 }
	Port: y_1_V | {7 }
	Port: y_2_V | {7 }
	Port: y_3_V | {7 }
	Port: y_4_V | {7 }
 - Input state : 
	Port: myproject : x_V | {1 }
	Port: myproject : sin_lut_samples_V | {2 3 4 5 6 }
  - Chain level:
	State 1
		sext_ln728_1 : 1
		lhs_V_3 : 1
		mul_ln1192_6 : 2
		add_ln1192_8 : 3
		ret_V_38 : 3
		trunc_ln708_7 : 4
		r_V_16 : 1
		sext_ln703_4 : 1
		r_V_17 : 2
		mul_ln700_3 : 2
		mul_ln703_1 : 2
		ret_V_25 : 3
	State 2
		mul_ln1193 : 1
		ret_V_30 : 2
		trunc_ln : 3
		r_V_4 : 1
		sub_ln1192 : 1
		ret_V_35 : 2
		trunc_ln708_4 : 3
		p_Val2_s_22 : 4
		add_ln1192_7 : 1
		trunc_ln708_5 : 2
		p_5 : 3
		sext_ln1118_15 : 1
		sext_ln1118_16 : 1
		r_V_29 : 2
		sext_ln1118_17 : 1
		sext_ln1118_18 : 1
		r_V_30 : 2
		sext_ln703_5 : 3
		sext_ln703_6 : 3
		ret_V_39 : 4
		add_ln1192_15 : 5
		sext_ln1118_19 : 6
		mul_ln1118 : 7
		add_ln700 : 1
		mul_ln728_1 : 1
		rhs_V_5 : 2
		ret_V_41 : 3
		trunc_ln708_s : 4
		add_ln1192_30 : 1
		add_ln1192_28 : 2
		trunc_ln708_11 : 3
		p_2 : 4
		mul_ln1118_5 : 1
		mul_ln1192_8 : 1
		ret_V_46 : 2
		trunc_ln708_13 : 3
	State 3
		mul_ln1192 : 1
		ret_V_31 : 2
		trunc_ln708_1 : 3
		tmp_s : 1
		sext_ln1118_8 : 2
		tmp_1 : 1
		sext_ln1118_9 : 2
		r_V_27 : 3
		trunc_ln708_8 : 1
		p_9 : 1
		p_Val2_32 : 1
		trunc_ln708_12 : 1
	State 4
		ret_V : 1
		r_V : 2
		r_V_1 : 3
		sext_ln1118 : 4
		trunc_ln1193 : 4
		p_shl : 5
		sub_ln1193 : 6
		ret_V_1 : 7
		sext_ln1116 : 1
		r_V_23 : 2
		ret_V_3 : 3
		mul_ln1192_1 : 1
		add_ln1192_4 : 2
		ret_V_33 : 3
		trunc_ln708_2 : 4
		sext_ln703 : 1
		ret_V_8 : 2
		ret_V_10 : 1
		sext_ln1116_2 : 3
		sext_ln1118_1 : 2
		r_V_6 : 4
		sext_ln1118_3 : 1
		sext_ln1118_4 : 1
		mul_ln703 : 1
		sext_ln703_7 : 2
		sext_ln1192 : 1
		ret_V_36 : 3
		sext_ln1118_5 : 1
		sub_ln1118 : 2
		r_V_25 : 3
		sext_ln1118_6 : 1
		r_V_8 : 2
		sext_ln1118_7 : 1
		r_V_26 : 2
		add_ln1192_12 : 3
		sext_ln1192_7 : 3
		sext_ln1192_8 : 4
		mul_ln1192_5 : 5
		lhs_V_4 : 4
		sext_ln1192_9 : 5
		sub_ln1192_1 : 6
		rhs_V_2 : 1
		add_ln1192_17 : 7
		sext_ln1118_11 : 1
		tmp_2 : 1
		sext_ln1118_12 : 2
		tmp_3 : 1
		sext_ln1118_13 : 2
		r_V_28 : 3
		tmp_4 : 4
		rhs_V_3 : 5
		add_ln1192_18 : 8
		sext_ln1116_5 : 1
		sext_ln1192_13 : 1
		add_ln1192_22 : 2
		sext_ln1192_15 : 3
		mul_ln1192_11 : 4
		ret_V_18 : 5
		ret_V_42 : 1
		r_V_33 : 2
		sext_ln1118_22 : 3
		lhs_V_6 : 2
		sext_ln728_5 : 3
		ret_V_43 : 4
		sext_ln1118_23 : 1
		r_V_34 : 2
		trunc_ln708_10 : 3
		sext_ln708 : 4
		p_Val2_37 : 5
		p_0 : 1
	State 5
		mul_ln700 : 1
		sext_ln1192_2 : 1
		ret_V_32 : 2
		add_ln1192 : 3
		sext_ln1192_5 : 1
		mul_ln1192_3 : 2
		tmp_6 : 1
		sext_ln1118_20 : 2
		tmp_7 : 1
		sext_ln1118_21 : 2
		r_V_32 : 3
		tmp_8 : 4
		rhs_V_4 : 5
		add_ln1192_19 : 6
		ret_V_40 : 7
		trunc_ln708_9 : 8
		sext_ln1192_16 : 1
		ret_V_44 : 2
		ret_V_22 : 3
		sext_ln1192_11 : 4
		mul_ln1192_7 : 5
		ret_V_45 : 6
		trunc_ln708_6 : 7
		sext_ln703_10 : 1
		ret_V_47 : 2
	State 6
		mul_ln700_1 : 1
		mul_ln1192_4 : 1
		ret_V_37 : 2
		tmp : 3
		r_V_35 : 1
		r_V_36 : 1
		sext_ln1118_24 : 2
		tmp_11 : 2
		sext_ln700_4 : 3
		ret_V_24 : 4
		ret_V_28 : 1
		sext_ln1192_17 : 5
		sext_ln1192_18 : 2
		mul_ln1192_9 : 6
	State 7
		rhs_V : 1
		ret_V_34 : 2
		trunc_ln708_3 : 3
		write_ln50 : 4
		write_ln51 : 1
		mul_ln1192_10 : 1
		ret_V_48 : 2
		tmp_12 : 3
		sext_ln708_2 : 4
		write_ln54 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|---------|
|          |  grp_operator_s_fu_275  |    0    |  0.603  |    10   |    70   |
|          |  grp_operator_s_fu_282  |    0    |  0.603  |    10   |    70   |
|          |  grp_operator_s_fu_289  |    0    |  0.603  |    10   |    70   |
|          |  grp_operator_s_fu_296  |    0    |  0.603  |    10   |    70   |
|          |  grp_operator_s_fu_303  |    0    |  0.603  |    10   |    70   |
|          |  grp_operator_s_fu_310  |    0    |  0.603  |    10   |    70   |
|          |  grp_operator_s_fu_317  |    0    |  0.603  |    10   |    70   |
|          |  grp_operator_s_fu_324  |    0    |  0.603  |    10   |    70   |
|   call   |  grp_operator_s_fu_331  |    0    |  0.603  |    10   |    70   |
|          |  grp_operator_s_fu_338  |    0    |  0.603  |    10   |    70   |
|          |  grp_operator_s_fu_345  |    0    |  0.603  |    10   |    70   |
|          |  grp_operator_s_fu_352  |    0    |  0.603  |    10   |    70   |
|          |  grp_operator_s_fu_359  |    0    |  0.603  |    10   |    70   |
|          |  grp_operator_s_fu_366  |    0    |  0.603  |    10   |    70   |
|          |  grp_operator_s_fu_373  |    0    |  0.603  |    10   |    70   |
|          |  grp_operator_s_fu_380  |    0    |  0.603  |    10   |    70   |
|          |  grp_operator_s_fu_387  |    0    |  0.603  |    10   |    70   |
|----------|-------------------------|---------|---------|---------|---------|
|          |   add_ln1192_8_fu_456   |    0    |    0    |    0    |    25   |
|          |     ret_V_38_fu_471     |    0    |    0    |    0    |    25   |
|          |     ret_V_35_fu_528     |    0    |    0    |    0    |    18   |
|          |   add_ln1192_7_fu_552   |    0    |    0    |    0    |    25   |
|          |      r_V_29_fu_591      |    0    |    0    |    0    |    24   |
|          |      r_V_30_fu_619      |    0    |    0    |    0    |    24   |
|          |   add_ln1192_15_fu_639  |    0    |    0    |    0    |    18   |
|          |     ret_V_41_fu_663     |    0    |    0    |    0    |    31   |
|          |   add_ln1192_30_fu_678  |    0    |    0    |    0    |    18   |
|          |   add_ln1192_28_fu_684  |    0    |    0    |    0    |    18   |
|          |     add_ln703_fu_777    |    0    |    0    |    0    |    19   |
|          |    add_ln703_1_fu_783   |    0    |    0    |    0    |    19   |
|          |      ret_V_1_fu_826     |    0    |    0    |    0    |    18   |
|          |     ret_V_33_fu_842     |    0    |    0    |    0    |    25   |
|    add   |     ret_V_10_fu_864     |    0    |    0    |    0    |    15   |
|          |   add_ln1192_12_fu_953  |    0    |    0    |    0    |    18   |
|          |   add_ln1192_17_fu_982  |    0    |    0    |    0    |    18   |
|          |      r_V_28_fu_1015     |    0    |    0    |    0    |    19   |
|          |  add_ln1192_18_fu_1033  |    0    |    0    |    0    |    18   |
|          |     ret_V_42_fu_1053    |    0    |    0    |    0    |    19   |
|          |   add_ln703_2_fu_1103   |    0    |    0    |    0    |    19   |
|          |    add_ln1192_fu_1128   |    0    |    0    |    0    |    18   |
|          |     ret_V_12_fu_1134    |    0    |    0    |    0    |    21   |
|          |      r_V_32_fu_1170     |    0    |    0    |    0    |    19   |
|          |  add_ln1192_19_fu_1188  |    0    |    0    |    0    |    18   |
|          |     ret_V_40_fu_1193    |    0    |    0    |    0    |    18   |
|          |     ret_V_44_fu_1220    |    0    |    0    |    0    |    18   |
|          |     ret_V_22_fu_1225    |    0    |    0    |    0    |    18   |
|          |     ret_V_37_fu_1284    |    0    |    0    |    0    |    41   |
|          |     ret_V_28_fu_1337    |    0    |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|---------|
|          |    sub_ln1192_fu_523    |    0    |    0    |    0    |    18   |
|          |     ret_V_39_fu_633     |    0    |    0    |    0    |    18   |
|          |      r_V_27_fu_756      |    0    |    0    |    0    |    17   |
|          |    sub_ln1193_fu_820    |    0    |    0    |    0    |    18   |
|          |    sub_ln1118_fu_910    |    0    |    0    |    0    |    18   |
|    sub   |      r_V_25_fu_916      |    0    |    0    |    0    |    18   |
|          |      r_V_26_fu_944      |    0    |    0    |    0    |    18   |
|          |      r_V_34_fu_1082     |    0    |    0    |    0    |    23   |
|          |     ret_V_32_fu_1122    |    0    |    0    |    0    |    18   |
|          |     ret_V_47_fu_1254    |    0    |    0    |    0    |    15   |
|          |      r_V_35_fu_1303     |    0    |    0    |    0    |    15   |
|          |     ret_V_34_fu_1358    |    0    |    0    |    0    |    49   |
|----------|-------------------------|---------|---------|---------|---------|
|          |      r_V_31_fu_762      |    2    |    0    |    0    |    24   |
|          |      r_V_37_fu_788      |    2    |    0    |    0    |    24   |
|          |   mul_ln700_1_fu_1266   |    2    |    0    |    0    |    29   |
|          |   mul_ln1192_4_fu_1278  |    2    |    0    |    0    |    25   |
|          |      r_V_36_fu_1312     |    0    |    0    |    0    |    33   |
|          |   mul_ln1192_6_fu_1398  |    1    |    0    |    0    |    0    |
|          |      r_V_17_fu_1406     |    1    |    0    |    0    |    0    |
|    mul   |   mul_ln700_3_fu_1412   |    1    |    0    |    0    |    0    |
|          |      r_V_4_fu_1435      |    1    |    0    |    0    |    0    |
|          |    mul_ln1118_fu_1441   |    1    |    0    |    0    |    0    |
|          |   mul_ln728_1_fu_1455   |    1    |    0    |    0    |    0    |
|          |   mul_ln1118_5_fu_1462  |    1    |    0    |    0    |    0    |
|          |   mul_ln1192_2_fu_1485  |    1    |    0    |    0    |    0    |
|          |    mul_ln728_fu_1541    |    1    |    0    |    0    |    0    |
|          |    mul_ln700_fu_1565    |    1    |    0    |    0    |    0    |
|          |   mul_ln1192_3_fu_1571  |    1    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |       grp_fu_1418       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1426       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1447       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1468       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1477       |    1    |    0    |    0    |    0    |
|  muladd  |       grp_fu_1498       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1506       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1522       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1557       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1577       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1594       |    1    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |       grp_fu_1490       |    1    |    0    |    0    |    0    |
|  addmul  |       grp_fu_1514       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1586       |    1    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
| addmulsub|       grp_fu_1530       |    1    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
| addmuladd|       grp_fu_1547       |    1    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   read   |   x_V_read_read_fu_234  |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          | write_ln50_write_fu_240 |    0    |    0    |    0    |    0    |
|          | write_ln51_write_fu_247 |    0    |    0    |    0    |    0    |
|   write  | write_ln52_write_fu_254 |    0    |    0    |    0    |    0    |
|          | write_ln53_write_fu_261 |    0    |    0    |    0    |    0    |
|          | write_ln54_write_fu_268 |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |     p_Val2_s_fu_394     |    0    |    0    |    0    |    0    |
|          |     p_Val2_2_fu_404     |    0    |    0    |    0    |    0    |
|          |     p_Val2_1_fu_414     |    0    |    0    |    0    |    0    |
|          |     p_Val2_4_fu_424     |    0    |    0    |    0    |    0    |
|          |     p_Val2_5_fu_434     |    0    |    0    |    0    |    0    |
|          |       tmp_9_fu_461      |    0    |    0    |    0    |    0    |
|          |   trunc_ln708_7_fu_476  |    0    |    0    |    0    |    0    |
|          |     trunc_ln_fu_504     |    0    |    0    |    0    |    0    |
|          |   trunc_ln708_4_fu_534  |    0    |    0    |    0    |    0    |
|          |   trunc_ln708_5_fu_558  |    0    |    0    |    0    |    0    |
|          |   trunc_ln708_s_fu_668  |    0    |    0    |    0    |    0    |
|partselect|  trunc_ln708_11_fu_690  |    0    |    0    |    0    |    0    |
|          |  trunc_ln708_13_fu_704  |    0    |    0    |    0    |    0    |
|          |   trunc_ln708_1_fu_723  |    0    |    0    |    0    |    0    |
|          |   trunc_ln708_8_fu_767  |    0    |    0    |    0    |    0    |
|          |  trunc_ln708_12_fu_793  |    0    |    0    |    0    |    0    |
|          |   trunc_ln708_2_fu_847  |    0    |    0    |    0    |    0    |
|          |  trunc_ln708_10_fu_1088 |    0    |    0    |    0    |    0    |
|          |  trunc_ln708_9_fu_1199  |    0    |    0    |    0    |    0    |
|          |  trunc_ln708_6_fu_1238  |    0    |    0    |    0    |    0    |
|          |       tmp_fu_1290       |    0    |    0    |    0    |    0    |
|          |  trunc_ln708_3_fu_1363  |    0    |    0    |    0    |    0    |
|          |      tmp_12_fu_1384     |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |   sext_ln728_1_fu_444   |    0    |    0    |    0    |    0    |
|          |      r_V_16_fu_486      |    0    |    0    |    0    |    0    |
|          |   sext_ln703_4_fu_490   |    0    |    0    |    0    |    0    |
|          |    sext_ln728_fu_494    |    0    |    0    |    0    |    0    |
|          |       r_V_3_fu_513      |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_15_fu_576  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_16_fu_587  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_17_fu_604  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_18_fu_615  |    0    |    0    |    0    |    0    |
|          |   sext_ln703_5_fu_625   |    0    |    0    |    0    |    0    |
|          |   sext_ln703_6_fu_629   |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_19_fu_645  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_25_fu_701  |    0    |    0    |    0    |    0    |
|          |       r_V_5_fu_713      |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_8_fu_740  |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_9_fu_752  |    0    |    0    |    0    |    0    |
|          |       lhs_V_fu_803      |    0    |    0    |    0    |    0    |
|          |    sext_ln1118_fu_806   |    0    |    0    |    0    |    0    |
|          |    sext_ln727_fu_832    |    0    |    0    |    0    |    0    |
|          |    sext_ln1116_fu_835   |    0    |    0    |    0    |    0    |
|          |   sext_ln1192_3_fu_839  |    0    |    0    |    0    |    0    |
|          |    sext_ln703_fu_857    |    0    |    0    |    0    |    0    |
|          |   sext_ln703_1_fu_861   |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_1_fu_870  |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_2_fu_874  |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_3_fu_884  |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_4_fu_888  |    0    |    0    |    0    |    0    |
|          |   sext_ln703_3_fu_892   |    0    |    0    |    0    |    0    |
|          |    sext_ln1192_fu_895   |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_5_fu_906  |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_6_fu_929  |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_7_fu_940  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_10_fu_950  |    0    |    0    |    0    |    0    |
|          |   sext_ln1192_8_fu_959  |    0    |    0    |    0    |    0    |
|          |   sext_ln1192_9_fu_971  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_11_fu_987  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_12_fu_999  |    0    |    0    |    0    |    0    |
|   sext   |  sext_ln1118_13_fu_1011 |    0    |    0    |    0    |    0    |
|          |     rhs_V_3_fu_1029     |    0    |    0    |    0    |    0    |
|          |  sext_ln1116_5_fu_1039  |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_13_fu_1043 |    0    |    0    |    0    |    0    |
|          |     lhs_V_5_fu_1047     |    0    |    0    |    0    |    0    |
|          |     rhs_V_6_fu_1050     |    0    |    0    |    0    |    0    |
|          |   sext_ln728_5_fu_1067  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_23_fu_1078 |    0    |    0    |    0    |    0    |
|          |    sext_ln708_fu_1098   |    0    |    0    |    0    |    0    |
|          |    sext_ln700_fu_1109   |    0    |    0    |    0    |    0    |
|          |   sext_ln700_1_fu_1112  |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_1_fu_1115  |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_2_fu_1118  |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_4_fu_1139  |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_5_fu_1142  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_20_fu_1154 |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_21_fu_1166 |    0    |    0    |    0    |    0    |
|          |     rhs_V_4_fu_1184     |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_16_fu_1216 |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_10_fu_1231 |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_11_fu_1234 |    0    |    0    |    0    |    0    |
|          |  sext_ln703_10_fu_1247  |    0    |    0    |    0    |    0    |
|          |  sext_ln703_11_fu_1251  |    0    |    0    |    0    |    0    |
|          |   sext_ln700_3_fu_1260  |    0    |    0    |    0    |    0    |
|          |   sext_ln700_2_fu_1263  |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_12_fu_1272 |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_6_fu_1275  |    0    |    0    |    0    |    0    |
|          |   sext_ln1253_fu_1300   |    0    |    0    |    0    |    0    |
|          |  sext_ln1116_3_fu_1309  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_24_fu_1318 |    0    |    0    |    0    |    0    |
|          |   sext_ln700_4_fu_1330  |    0    |    0    |    0    |    0    |
|          |  sext_ln703_12_fu_1334  |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_18_fu_1343 |    0    |    0    |    0    |    0    |
|          |      rhs_V_fu_1354      |    0    |    0    |    0    |    0    |
|          |   sext_ln708_1_fu_1374  |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_19_fu_1378 |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_14_fu_1381 |    0    |    0    |    0    |    0    |
|          |   sext_ln708_2_fu_1393  |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |      lhs_V_3_fu_448     |    0    |    0    |    0    |    0    |
|          |      lhs_V_1_fu_497     |    0    |    0    |    0    |    0    |
|          |      rhs_V_1_fu_516     |    0    |    0    |    0    |    0    |
|          |       r_V_s_fu_545      |    0    |    0    |    0    |    0    |
|          |   shl_ln1118_7_fu_569   |    0    |    0    |    0    |    0    |
|          |   shl_ln1118_8_fu_580   |    0    |    0    |    0    |    0    |
|          |   shl_ln1118_9_fu_597   |    0    |    0    |    0    |    0    |
|          |   shl_ln1118_s_fu_608   |    0    |    0    |    0    |    0    |
|          |      shl_ln1_fu_649     |    0    |    0    |    0    |    0    |
|          |      rhs_V_5_fu_656     |    0    |    0    |    0    |    0    |
|          |      lhs_V_2_fu_716     |    0    |    0    |    0    |    0    |
|          |       tmp_s_fu_732      |    0    |    0    |    0    |    0    |
|          |       tmp_1_fu_744      |    0    |    0    |    0    |    0    |
|          |       p_shl_fu_812      |    0    |    0    |    0    |    0    |
|          |      r_V_24_fu_877      |    0    |    0    |    0    |    0    |
|bitconcatenate|      shl_ln_fu_899      |    0    |    0    |    0    |    0    |
|          |   shl_ln1118_1_fu_922   |    0    |    0    |    0    |    0    |
|          |   shl_ln1118_2_fu_933   |    0    |    0    |    0    |    0    |
|          |      lhs_V_4_fu_963     |    0    |    0    |    0    |    0    |
|          |      rhs_V_2_fu_975     |    0    |    0    |    0    |    0    |
|          |       tmp_2_fu_991      |    0    |    0    |    0    |    0    |
|          |      tmp_3_fu_1003      |    0    |    0    |    0    |    0    |
|          |      tmp_4_fu_1021      |    0    |    0    |    0    |    0    |
|          |     lhs_V_6_fu_1059     |    0    |    0    |    0    |    0    |
|          |   shl_ln1118_3_fu_1071  |    0    |    0    |    0    |    0    |
|          |      tmp_6_fu_1146      |    0    |    0    |    0    |    0    |
|          |      tmp_7_fu_1158      |    0    |    0    |    0    |    0    |
|          |      tmp_8_fu_1176      |    0    |    0    |    0    |    0    |
|          |      tmp_10_fu_1209     |    0    |    0    |    0    |    0    |
|          |      tmp_11_fu_1322     |    0    |    0    |    0    |    0    |
|          |      tmp_5_fu_1347      |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   trunc  |   trunc_ln1193_fu_809   |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   Total  |                         |    35   |  10.251 |   170   |   2189  |
|----------|-------------------------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |
+-----------------+--------+--------+--------+
|sin_lut_samples_V|    1   |    0   |    0   |
+-----------------+--------+--------+--------+
|      Total      |    1   |    0   |    0   |
+-----------------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| add_ln1192_18_reg_1787|   30   |
| add_ln1192_8_reg_1657 |   18   |
|  add_ln1192_reg_1817  |   13   |
| mul_ln1118_5_reg_1707 |   36   |
|  mul_ln1118_reg_1697  |   36   |
| mul_ln1192_2_reg_1722 |   18   |
| mul_ln1192_3_reg_1822 |   32   |
| mul_ln1192_9_reg_1867 |   25   |
|  mul_ln700_1_reg_1852 |   42   |
|  mul_ln700_3_reg_1677 |   18   |
|   mul_ln700_reg_1812  |   41   |
|      p_0_reg_1847     |    7   |
|      p_2_reg_1747     |    7   |
|      p_5_reg_1732     |    7   |
|      p_6_reg_1782     |    7   |
|   p_Val2_10_reg_1857  |    7   |
|   p_Val2_1_reg_1620   |   12   |
|   p_Val2_2_reg_1610   |   12   |
|   p_Val2_32_reg_1802  |    7   |
|   p_Val2_37_reg_1837  |    7   |
|   p_Val2_43_reg_1807  |    7   |
|   p_Val2_4_reg_1632   |   12   |
|   p_Val2_5_reg_1638   |   12   |
|  p_Val2_s_22_reg_1727 |    7   |
|   p_Val2_s_reg_1603   |   12   |
|    r_V_17_reg_1672    |   24   |
|    r_V_27_reg_1737    |   11   |
|     r_V_4_reg_1692    |   24   |
|     r_V_6_reg_1772    |   17   |
|   ret_V_18_reg_1792   |   12   |
|    ret_V_1_reg_1757   |   27   |
|   ret_V_25_reg_1682   |   18   |
|   ret_V_36_reg_1777   |   14   |
|    ret_V_3_reg_1762   |   14   |
|   ret_V_43_reg_1797   |   20   |
|   ret_V_47_reg_1842   |    8   |
| sext_ln728_1_reg_1651 |   18   |
|     tmp_9_reg_1662    |   11   |
|      tmp_reg_1862     |   10   |
|trunc_ln708_12_reg_1752|   12   |
|trunc_ln708_13_reg_1712|   12   |
| trunc_ln708_1_reg_1717|   12   |
| trunc_ln708_2_reg_1767|   12   |
| trunc_ln708_6_reg_1832|   12   |
| trunc_ln708_7_reg_1667|   12   |
| trunc_ln708_8_reg_1742|   12   |
| trunc_ln708_9_reg_1827|   12   |
| trunc_ln708_s_reg_1702|   12   |
|   trunc_ln_reg_1687   |   12   |
+-----------------------+--------+
|         Total         |   780  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| grp_fu_1506 |  p0  |   2  |  18  |   36   ||    9    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |   36   ||  0.603  ||    9    |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   35   |   10   |   170  |  2189  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |    -   |   780  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   35   |   10   |   950  |  2198  |
+-----------+--------+--------+--------+--------+--------+
