INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jardel/CM0DS-DesignKit/AHB_Peripherals/CM0DS_AHBL/cortexm0ds_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cortexm0ds_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jardel/CM0DS-DesignKit/EXAMPLE_SoC/ARMSOC_1/AHBMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jardel/CM0DS-DesignKit/EXAMPLE_SoC/ARMSOC_1/AHBDCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBDCD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jardel/CM0DS-DesignKit/AHB_Peripherals/AHBL_LED/AHB2LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHB2LED
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jardel/CM0DS-DesignKit/AHB_Peripherals/CM0DS_AHBL/CORTEXM0DS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORTEXM0DS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jardel/CM0DS-DesignKit/EXAMPLE_SoC/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/ip/ClockDiv_2/ClockDiv_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDiv_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jardel/CM0DS-DesignKit/EXAMPLE_SoC/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/ip/ClockDiv_2/ClockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jardel/CM0DS-DesignKit/EXAMPLE_SoC/ARMSOC_1/AHBLITE_SYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBLITE_SYS
INFO: [VRFC 10-2458] undeclared symbol HSEL_NOMAP, assumed default net type wire [/home/jardel/CM0DS-DesignKit/EXAMPLE_SoC/ARMSOC_1/AHBLITE_SYS.v:219]
ERROR: [VRFC 10-1412] syntax error near . [/home/jardel/CM0DS-DesignKit/EXAMPLE_SoC/ARMSOC_1/AHBLITE_SYS.v:279]
ERROR: [VRFC 10-1040] module AHBLITE_SYS ignored due to previous errors [/home/jardel/CM0DS-DesignKit/EXAMPLE_SoC/ARMSOC_1/AHBLITE_SYS.v:38]
