module led(clk,reset,led1);

input clk,reset;
output led1;

reg [23:0] cnt;

always@(posedge clk or negedge reset)
if (reset==1'b0)
cnt<=24'd0;
else cnt<=cnt+24'd1;

assign led1=cnt[23];

endmodule
