// Seed: 1611476201
`define pp_4 0
`timescale 1ps / 1 ps
`define pp_5 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_2 = 1;
  assign id_4 = 1'b0;
  always @(negedge id_2) begin
    id_1 = 1;
    id_2 <= 1;
  end
  logic id_4;
  type_0 id_5 (.id_0(id_4));
endmodule
