INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula2/Aula2/Aula2.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula2/Aula2/Aula2.srcs/sources_1/new/ex2_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ex2_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula2/Aula2/Aula2.srcs/sim_1/new/sim_ex2_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ex2_3
