
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000784  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800090c  08000914  00001914  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800090c  0800090c  00001914  2**0
                  CONTENTS
  4 .ARM          00000000  0800090c  0800090c  00001914  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800090c  08000914  00001914  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800090c  0800090c  0000190c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000910  08000910  00001910  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001914  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00001914  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00002000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00001914  2**0
                  CONTENTS, READONLY
 13 .debug_info   000009d9  00000000  00000000  0000193e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000296  00000000  00000000  00002317  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000c0  00000000  00000000  000025b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000085  00000000  00000000  00002670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00001515  00000000  00000000  000026f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000f2c  00000000  00000000  00003c0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000059d7  00000000  00000000  00004b36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0000a50d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000240  00000000  00000000  0000a550  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000079  00000000  00000000  0000a790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080008f4 	.word	0x080008f4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	080008f4 	.word	0x080008f4

080001c8 <main>:
#define LOW 0
#define BTN_PRESSED LOW


int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b086      	sub	sp, #24
 80001cc:	af00      	add	r7, sp, #0

	GPIO_Handle_t GpioLed, GPIO_button;

	//this is led gpio configuration

	GpioLed.pGPIOx = GPIOD;
 80001ce:	4b18      	ldr	r3, [pc, #96]	@ (8000230 <main+0x68>)
 80001d0:	60fb      	str	r3, [r7, #12]
	GpioLed.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 80001d2:	230c      	movs	r3, #12
 80001d4:	743b      	strb	r3, [r7, #16]
	GpioLed.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 80001d6:	2301      	movs	r3, #1
 80001d8:	747b      	strb	r3, [r7, #17]
	GpioLed.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80001da:	2302      	movs	r3, #2
 80001dc:	74bb      	strb	r3, [r7, #18]
	GpioLed.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 80001de:	2300      	movs	r3, #0
 80001e0:	753b      	strb	r3, [r7, #20]
	GpioLed.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80001e2:	2300      	movs	r3, #0
 80001e4:	74fb      	strb	r3, [r7, #19]

	GPIO_PeriClockControl(GPIOD,ENABLE);
 80001e6:	2101      	movs	r1, #1
 80001e8:	4811      	ldr	r0, [pc, #68]	@ (8000230 <main+0x68>)
 80001ea:	f000 f85d 	bl	80002a8 <GPIO_PeriClockControl>

	GPIO_Init(&GpioLed);
 80001ee:	f107 030c 	add.w	r3, r7, #12
 80001f2:	4618      	mov	r0, r3
 80001f4:	f000 f8dc 	bl	80003b0 <GPIO_Init>

	//Button configuration
	GPIO_button.pGPIOx = GPIOA;
 80001f8:	4b0e      	ldr	r3, [pc, #56]	@ (8000234 <main+0x6c>)
 80001fa:	603b      	str	r3, [r7, #0]
	GPIO_button.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_0;
 80001fc:	2300      	movs	r3, #0
 80001fe:	713b      	strb	r3, [r7, #4]
	GPIO_button.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IT_FT;
 8000200:	2304      	movs	r3, #4
 8000202:	717b      	strb	r3, [r7, #5]
	GPIO_button.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000204:	2302      	movs	r3, #2
 8000206:	71bb      	strb	r3, [r7, #6]
	GPIO_button.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000208:	2300      	movs	r3, #0
 800020a:	71fb      	strb	r3, [r7, #7]

	GPIO_PeriClockControl(GPIOA,ENABLE);
 800020c:	2101      	movs	r1, #1
 800020e:	4809      	ldr	r0, [pc, #36]	@ (8000234 <main+0x6c>)
 8000210:	f000 f84a 	bl	80002a8 <GPIO_PeriClockControl>

	GPIO_Init(&GPIO_button);
 8000214:	463b      	mov	r3, r7
 8000216:	4618      	mov	r0, r3
 8000218:	f000 f8ca 	bl	80003b0 <GPIO_Init>

	//IRQ Configurations
	GPIO_IRQPriorityConfig(IRQ_NO_EXTI0,NVIC_IRQ_PRI15);
 800021c:	210f      	movs	r1, #15
 800021e:	2006      	movs	r0, #6
 8000220:	f000 fafa 	bl	8000818 <GPIO_IRQPriorityConfig>
	GPIO_IRQInterruptConfig(IRQ_NO_EXTI0,ENABLE);
 8000224:	2101      	movs	r1, #1
 8000226:	2006      	movs	r0, #6
 8000228:	f000 fa72 	bl	8000710 <GPIO_IRQInterruptConfig>

    while(1);
 800022c:	bf00      	nop
 800022e:	e7fd      	b.n	800022c <main+0x64>
 8000230:	40020c00 	.word	0x40020c00
 8000234:	40020000 	.word	0x40020000

08000238 <EXTI0_IRQHandler>:

}


void EXTI0_IRQHandler(void)
{
 8000238:	b580      	push	{r7, lr}
 800023a:	af00      	add	r7, sp, #0

    GPIO_IRQHandling(GPIO_PIN_NO_0); //clear the pending event from exti line
 800023c:	2000      	movs	r0, #0
 800023e:	f000 fb15 	bl	800086c <GPIO_IRQHandling>
    GPIO_ToggleOutputPin(GPIOD,GPIO_PIN_NO_12);
 8000242:	210c      	movs	r1, #12
 8000244:	4802      	ldr	r0, [pc, #8]	@ (8000250 <EXTI0_IRQHandler+0x18>)
 8000246:	f000 fa4f 	bl	80006e8 <GPIO_ToggleOutputPin>

}
 800024a:	bf00      	nop
 800024c:	bd80      	pop	{r7, pc}
 800024e:	bf00      	nop
 8000250:	40020c00 	.word	0x40020c00

08000254 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000254:	480d      	ldr	r0, [pc, #52]	@ (800028c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000256:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000258:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800025c:	480c      	ldr	r0, [pc, #48]	@ (8000290 <LoopForever+0x6>)
  ldr r1, =_edata
 800025e:	490d      	ldr	r1, [pc, #52]	@ (8000294 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000260:	4a0d      	ldr	r2, [pc, #52]	@ (8000298 <LoopForever+0xe>)
  movs r3, #0
 8000262:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000264:	e002      	b.n	800026c <LoopCopyDataInit>

08000266 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000266:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000268:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800026a:	3304      	adds	r3, #4

0800026c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800026c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800026e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000270:	d3f9      	bcc.n	8000266 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000272:	4a0a      	ldr	r2, [pc, #40]	@ (800029c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000274:	4c0a      	ldr	r4, [pc, #40]	@ (80002a0 <LoopForever+0x16>)
  movs r3, #0
 8000276:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000278:	e001      	b.n	800027e <LoopFillZerobss>

0800027a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800027a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800027c:	3204      	adds	r2, #4

0800027e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800027e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000280:	d3fb      	bcc.n	800027a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000282:	f000 fb13 	bl	80008ac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000286:	f7ff ff9f 	bl	80001c8 <main>

0800028a <LoopForever>:

LoopForever:
  b LoopForever
 800028a:	e7fe      	b.n	800028a <LoopForever>
  ldr   r0, =_estack
 800028c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000290:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000294:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000298:	08000914 	.word	0x08000914
  ldr r2, =_sbss
 800029c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002a0:	2000001c 	.word	0x2000001c

080002a4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002a4:	e7fe      	b.n	80002a4 <ADC_IRQHandler>
	...

080002a8 <GPIO_PeriClockControl>:
 *
 * @Note              -  none

 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 80002a8:	b480      	push	{r7}
 80002aa:	b083      	sub	sp, #12
 80002ac:	af00      	add	r7, sp, #0
 80002ae:	6078      	str	r0, [r7, #4]
 80002b0:	460b      	mov	r3, r1
 80002b2:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 80002b4:	78fb      	ldrb	r3, [r7, #3]
 80002b6:	2b01      	cmp	r3, #1
 80002b8:	d161      	bne.n	800037e <GPIO_PeriClockControl+0xd6>
	{
		if(pGPIOx == GPIOA)
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	4a32      	ldr	r2, [pc, #200]	@ (8000388 <GPIO_PeriClockControl+0xe0>)
 80002be:	4293      	cmp	r3, r2
 80002c0:	d106      	bne.n	80002d0 <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 80002c2:	4b32      	ldr	r3, [pc, #200]	@ (800038c <GPIO_PeriClockControl+0xe4>)
 80002c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002c6:	4a31      	ldr	r2, [pc, #196]	@ (800038c <GPIO_PeriClockControl+0xe4>)
 80002c8:	f043 0301 	orr.w	r3, r3, #1
 80002cc:	6313      	str	r3, [r2, #48]	@ 0x30
		}
	}else
	{
		//TODO
	}
}
 80002ce:	e056      	b.n	800037e <GPIO_PeriClockControl+0xd6>
		}else if(pGPIOx == GPIOB)
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	4a2f      	ldr	r2, [pc, #188]	@ (8000390 <GPIO_PeriClockControl+0xe8>)
 80002d4:	4293      	cmp	r3, r2
 80002d6:	d106      	bne.n	80002e6 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 80002d8:	4b2c      	ldr	r3, [pc, #176]	@ (800038c <GPIO_PeriClockControl+0xe4>)
 80002da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002dc:	4a2b      	ldr	r2, [pc, #172]	@ (800038c <GPIO_PeriClockControl+0xe4>)
 80002de:	f043 0302 	orr.w	r3, r3, #2
 80002e2:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80002e4:	e04b      	b.n	800037e <GPIO_PeriClockControl+0xd6>
		}else if(pGPIOx == GPIOC)
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	4a2a      	ldr	r2, [pc, #168]	@ (8000394 <GPIO_PeriClockControl+0xec>)
 80002ea:	4293      	cmp	r3, r2
 80002ec:	d106      	bne.n	80002fc <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 80002ee:	4b27      	ldr	r3, [pc, #156]	@ (800038c <GPIO_PeriClockControl+0xe4>)
 80002f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002f2:	4a26      	ldr	r2, [pc, #152]	@ (800038c <GPIO_PeriClockControl+0xe4>)
 80002f4:	f043 0304 	orr.w	r3, r3, #4
 80002f8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80002fa:	e040      	b.n	800037e <GPIO_PeriClockControl+0xd6>
		}else if(pGPIOx == GPIOD)
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	4a26      	ldr	r2, [pc, #152]	@ (8000398 <GPIO_PeriClockControl+0xf0>)
 8000300:	4293      	cmp	r3, r2
 8000302:	d106      	bne.n	8000312 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000304:	4b21      	ldr	r3, [pc, #132]	@ (800038c <GPIO_PeriClockControl+0xe4>)
 8000306:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000308:	4a20      	ldr	r2, [pc, #128]	@ (800038c <GPIO_PeriClockControl+0xe4>)
 800030a:	f043 0308 	orr.w	r3, r3, #8
 800030e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000310:	e035      	b.n	800037e <GPIO_PeriClockControl+0xd6>
		}else if(pGPIOx == GPIOE)
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	4a21      	ldr	r2, [pc, #132]	@ (800039c <GPIO_PeriClockControl+0xf4>)
 8000316:	4293      	cmp	r3, r2
 8000318:	d106      	bne.n	8000328 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 800031a:	4b1c      	ldr	r3, [pc, #112]	@ (800038c <GPIO_PeriClockControl+0xe4>)
 800031c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800031e:	4a1b      	ldr	r2, [pc, #108]	@ (800038c <GPIO_PeriClockControl+0xe4>)
 8000320:	f043 0310 	orr.w	r3, r3, #16
 8000324:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000326:	e02a      	b.n	800037e <GPIO_PeriClockControl+0xd6>
		}else if(pGPIOx == GPIOF)
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	4a1d      	ldr	r2, [pc, #116]	@ (80003a0 <GPIO_PeriClockControl+0xf8>)
 800032c:	4293      	cmp	r3, r2
 800032e:	d106      	bne.n	800033e <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8000330:	4b16      	ldr	r3, [pc, #88]	@ (800038c <GPIO_PeriClockControl+0xe4>)
 8000332:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000334:	4a15      	ldr	r2, [pc, #84]	@ (800038c <GPIO_PeriClockControl+0xe4>)
 8000336:	f043 0320 	orr.w	r3, r3, #32
 800033a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800033c:	e01f      	b.n	800037e <GPIO_PeriClockControl+0xd6>
		}else if(pGPIOx == GPIOG)
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	4a18      	ldr	r2, [pc, #96]	@ (80003a4 <GPIO_PeriClockControl+0xfc>)
 8000342:	4293      	cmp	r3, r2
 8000344:	d106      	bne.n	8000354 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 8000346:	4b11      	ldr	r3, [pc, #68]	@ (800038c <GPIO_PeriClockControl+0xe4>)
 8000348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800034a:	4a10      	ldr	r2, [pc, #64]	@ (800038c <GPIO_PeriClockControl+0xe4>)
 800034c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000350:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000352:	e014      	b.n	800037e <GPIO_PeriClockControl+0xd6>
		}else if(pGPIOx == GPIOH)
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	4a14      	ldr	r2, [pc, #80]	@ (80003a8 <GPIO_PeriClockControl+0x100>)
 8000358:	4293      	cmp	r3, r2
 800035a:	d106      	bne.n	800036a <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 800035c:	4b0b      	ldr	r3, [pc, #44]	@ (800038c <GPIO_PeriClockControl+0xe4>)
 800035e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000360:	4a0a      	ldr	r2, [pc, #40]	@ (800038c <GPIO_PeriClockControl+0xe4>)
 8000362:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000366:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000368:	e009      	b.n	800037e <GPIO_PeriClockControl+0xd6>
		}else if(pGPIOx == GPIOI)
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	4a0f      	ldr	r2, [pc, #60]	@ (80003ac <GPIO_PeriClockControl+0x104>)
 800036e:	4293      	cmp	r3, r2
 8000370:	d105      	bne.n	800037e <GPIO_PeriClockControl+0xd6>
			GPIOI_PCLK_EN();
 8000372:	4b06      	ldr	r3, [pc, #24]	@ (800038c <GPIO_PeriClockControl+0xe4>)
 8000374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000376:	4a05      	ldr	r2, [pc, #20]	@ (800038c <GPIO_PeriClockControl+0xe4>)
 8000378:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800037c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800037e:	bf00      	nop
 8000380:	370c      	adds	r7, #12
 8000382:	46bd      	mov	sp, r7
 8000384:	bc80      	pop	{r7}
 8000386:	4770      	bx	lr
 8000388:	40020000 	.word	0x40020000
 800038c:	40023800 	.word	0x40023800
 8000390:	40020400 	.word	0x40020400
 8000394:	40020800 	.word	0x40020800
 8000398:	40020c00 	.word	0x40020c00
 800039c:	40021000 	.word	0x40021000
 80003a0:	40021400 	.word	0x40021400
 80003a4:	40021800 	.word	0x40021800
 80003a8:	40021c00 	.word	0x40021c00
 80003ac:	40022000 	.word	0x40022000

080003b0 <GPIO_Init>:
 *
 * @Note              -  none

 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b086      	sub	sp, #24
 80003b4:	af00      	add	r7, sp, #0
 80003b6:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0;	//temp. register
 80003b8:	2300      	movs	r3, #0
 80003ba:	617b      	str	r3, [r7, #20]

	//enable the peripheral clock

	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	2101      	movs	r1, #1
 80003c2:	4618      	mov	r0, r3
 80003c4:	f7ff ff70 	bl	80002a8 <GPIO_PeriClockControl>
	//1. Configure the mode of the GPIO Pin
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 80003c8:	687b      	ldr	r3, [r7, #4]
 80003ca:	795b      	ldrb	r3, [r3, #5]
 80003cc:	2b03      	cmp	r3, #3
 80003ce:	d820      	bhi.n	8000412 <GPIO_Init+0x62>
	{
		//Non Interrupts modes
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	795b      	ldrb	r3, [r3, #5]
 80003d4:	461a      	mov	r2, r3
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	791b      	ldrb	r3, [r3, #4]
 80003da:	005b      	lsls	r3, r3, #1
 80003dc:	fa02 f303 	lsl.w	r3, r2, r3
 80003e0:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // Clear bit positions when later want to set
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	681b      	ldr	r3, [r3, #0]
 80003e6:	681a      	ldr	r2, [r3, #0]
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	791b      	ldrb	r3, [r3, #4]
 80003ec:	005b      	lsls	r3, r3, #1
 80003ee:	2103      	movs	r1, #3
 80003f0:	fa01 f303 	lsl.w	r3, r1, r3
 80003f4:	43db      	mvns	r3, r3
 80003f6:	4619      	mov	r1, r3
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	681b      	ldr	r3, [r3, #0]
 80003fc:	400a      	ands	r2, r1
 80003fe:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp; // Set bit position to the desired configuration
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	6819      	ldr	r1, [r3, #0]
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	697a      	ldr	r2, [r7, #20]
 800040c:	430a      	orrs	r2, r1
 800040e:	601a      	str	r2, [r3, #0]
 8000410:	e0cb      	b.n	80005aa <GPIO_Init+0x1fa>

	}else
	{
		//Interrup modes
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	795b      	ldrb	r3, [r3, #5]
 8000416:	2b04      	cmp	r3, #4
 8000418:	d117      	bne.n	800044a <GPIO_Init+0x9a>
		{
			//1.Configure the FSTR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800041a:	4b4b      	ldr	r3, [pc, #300]	@ (8000548 <GPIO_Init+0x198>)
 800041c:	68db      	ldr	r3, [r3, #12]
 800041e:	687a      	ldr	r2, [r7, #4]
 8000420:	7912      	ldrb	r2, [r2, #4]
 8000422:	4611      	mov	r1, r2
 8000424:	2201      	movs	r2, #1
 8000426:	408a      	lsls	r2, r1
 8000428:	4611      	mov	r1, r2
 800042a:	4a47      	ldr	r2, [pc, #284]	@ (8000548 <GPIO_Init+0x198>)
 800042c:	430b      	orrs	r3, r1
 800042e:	60d3      	str	r3, [r2, #12]
			//Clear the corresponding RTSR bit
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000430:	4b45      	ldr	r3, [pc, #276]	@ (8000548 <GPIO_Init+0x198>)
 8000432:	689b      	ldr	r3, [r3, #8]
 8000434:	687a      	ldr	r2, [r7, #4]
 8000436:	7912      	ldrb	r2, [r2, #4]
 8000438:	4611      	mov	r1, r2
 800043a:	2201      	movs	r2, #1
 800043c:	408a      	lsls	r2, r1
 800043e:	43d2      	mvns	r2, r2
 8000440:	4611      	mov	r1, r2
 8000442:	4a41      	ldr	r2, [pc, #260]	@ (8000548 <GPIO_Init+0x198>)
 8000444:	400b      	ands	r3, r1
 8000446:	6093      	str	r3, [r2, #8]
 8000448:	e035      	b.n	80004b6 <GPIO_Init+0x106>

		}else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	795b      	ldrb	r3, [r3, #5]
 800044e:	2b05      	cmp	r3, #5
 8000450:	d117      	bne.n	8000482 <GPIO_Init+0xd2>
		{
			//1. Configure the RTST
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000452:	4b3d      	ldr	r3, [pc, #244]	@ (8000548 <GPIO_Init+0x198>)
 8000454:	689b      	ldr	r3, [r3, #8]
 8000456:	687a      	ldr	r2, [r7, #4]
 8000458:	7912      	ldrb	r2, [r2, #4]
 800045a:	4611      	mov	r1, r2
 800045c:	2201      	movs	r2, #1
 800045e:	408a      	lsls	r2, r1
 8000460:	4611      	mov	r1, r2
 8000462:	4a39      	ldr	r2, [pc, #228]	@ (8000548 <GPIO_Init+0x198>)
 8000464:	430b      	orrs	r3, r1
 8000466:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000468:	4b37      	ldr	r3, [pc, #220]	@ (8000548 <GPIO_Init+0x198>)
 800046a:	68db      	ldr	r3, [r3, #12]
 800046c:	687a      	ldr	r2, [r7, #4]
 800046e:	7912      	ldrb	r2, [r2, #4]
 8000470:	4611      	mov	r1, r2
 8000472:	2201      	movs	r2, #1
 8000474:	408a      	lsls	r2, r1
 8000476:	43d2      	mvns	r2, r2
 8000478:	4611      	mov	r1, r2
 800047a:	4a33      	ldr	r2, [pc, #204]	@ (8000548 <GPIO_Init+0x198>)
 800047c:	400b      	ands	r3, r1
 800047e:	60d3      	str	r3, [r2, #12]
 8000480:	e019      	b.n	80004b6 <GPIO_Init+0x106>
		}else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	795b      	ldrb	r3, [r3, #5]
 8000486:	2b06      	cmp	r3, #6
 8000488:	d115      	bne.n	80004b6 <GPIO_Init+0x106>
		{
			//1. Configure both FTSR and RTSR
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800048a:	4b2f      	ldr	r3, [pc, #188]	@ (8000548 <GPIO_Init+0x198>)
 800048c:	689b      	ldr	r3, [r3, #8]
 800048e:	687a      	ldr	r2, [r7, #4]
 8000490:	7912      	ldrb	r2, [r2, #4]
 8000492:	4611      	mov	r1, r2
 8000494:	2201      	movs	r2, #1
 8000496:	408a      	lsls	r2, r1
 8000498:	4611      	mov	r1, r2
 800049a:	4a2b      	ldr	r2, [pc, #172]	@ (8000548 <GPIO_Init+0x198>)
 800049c:	430b      	orrs	r3, r1
 800049e:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80004a0:	4b29      	ldr	r3, [pc, #164]	@ (8000548 <GPIO_Init+0x198>)
 80004a2:	68db      	ldr	r3, [r3, #12]
 80004a4:	687a      	ldr	r2, [r7, #4]
 80004a6:	7912      	ldrb	r2, [r2, #4]
 80004a8:	4611      	mov	r1, r2
 80004aa:	2201      	movs	r2, #1
 80004ac:	408a      	lsls	r2, r1
 80004ae:	4611      	mov	r1, r2
 80004b0:	4a25      	ldr	r2, [pc, #148]	@ (8000548 <GPIO_Init+0x198>)
 80004b2:	430b      	orrs	r3, r1
 80004b4:	60d3      	str	r3, [r2, #12]
		}
		//2. Configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4; //Gives us the EXTI [n] where we have to configure
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	791b      	ldrb	r3, [r3, #4]
 80004ba:	089b      	lsrs	r3, r3, #2
 80004bc:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;	//Gives us the bit position of the EXTIn
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	791b      	ldrb	r3, [r3, #4]
 80004c2:	f003 0303 	and.w	r3, r3, #3
 80004c6:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	4a1f      	ldr	r2, [pc, #124]	@ (800054c <GPIO_Init+0x19c>)
 80004ce:	4293      	cmp	r3, r2
 80004d0:	d04e      	beq.n	8000570 <GPIO_Init+0x1c0>
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	4a1e      	ldr	r2, [pc, #120]	@ (8000550 <GPIO_Init+0x1a0>)
 80004d8:	4293      	cmp	r3, r2
 80004da:	d032      	beq.n	8000542 <GPIO_Init+0x192>
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	4a1c      	ldr	r2, [pc, #112]	@ (8000554 <GPIO_Init+0x1a4>)
 80004e2:	4293      	cmp	r3, r2
 80004e4:	d02b      	beq.n	800053e <GPIO_Init+0x18e>
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	681b      	ldr	r3, [r3, #0]
 80004ea:	4a1b      	ldr	r2, [pc, #108]	@ (8000558 <GPIO_Init+0x1a8>)
 80004ec:	4293      	cmp	r3, r2
 80004ee:	d024      	beq.n	800053a <GPIO_Init+0x18a>
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	4a19      	ldr	r2, [pc, #100]	@ (800055c <GPIO_Init+0x1ac>)
 80004f6:	4293      	cmp	r3, r2
 80004f8:	d01d      	beq.n	8000536 <GPIO_Init+0x186>
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	4a18      	ldr	r2, [pc, #96]	@ (8000560 <GPIO_Init+0x1b0>)
 8000500:	4293      	cmp	r3, r2
 8000502:	d016      	beq.n	8000532 <GPIO_Init+0x182>
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	4a16      	ldr	r2, [pc, #88]	@ (8000564 <GPIO_Init+0x1b4>)
 800050a:	4293      	cmp	r3, r2
 800050c:	d00f      	beq.n	800052e <GPIO_Init+0x17e>
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	4a15      	ldr	r2, [pc, #84]	@ (8000568 <GPIO_Init+0x1b8>)
 8000514:	4293      	cmp	r3, r2
 8000516:	d008      	beq.n	800052a <GPIO_Init+0x17a>
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	4a13      	ldr	r2, [pc, #76]	@ (800056c <GPIO_Init+0x1bc>)
 800051e:	4293      	cmp	r3, r2
 8000520:	d101      	bne.n	8000526 <GPIO_Init+0x176>
 8000522:	2308      	movs	r3, #8
 8000524:	e025      	b.n	8000572 <GPIO_Init+0x1c2>
 8000526:	2300      	movs	r3, #0
 8000528:	e023      	b.n	8000572 <GPIO_Init+0x1c2>
 800052a:	2307      	movs	r3, #7
 800052c:	e021      	b.n	8000572 <GPIO_Init+0x1c2>
 800052e:	2306      	movs	r3, #6
 8000530:	e01f      	b.n	8000572 <GPIO_Init+0x1c2>
 8000532:	2305      	movs	r3, #5
 8000534:	e01d      	b.n	8000572 <GPIO_Init+0x1c2>
 8000536:	2304      	movs	r3, #4
 8000538:	e01b      	b.n	8000572 <GPIO_Init+0x1c2>
 800053a:	2303      	movs	r3, #3
 800053c:	e019      	b.n	8000572 <GPIO_Init+0x1c2>
 800053e:	2302      	movs	r3, #2
 8000540:	e017      	b.n	8000572 <GPIO_Init+0x1c2>
 8000542:	2301      	movs	r3, #1
 8000544:	e015      	b.n	8000572 <GPIO_Init+0x1c2>
 8000546:	bf00      	nop
 8000548:	40013c00 	.word	0x40013c00
 800054c:	40020000 	.word	0x40020000
 8000550:	40020400 	.word	0x40020400
 8000554:	40020800 	.word	0x40020800
 8000558:	40020c00 	.word	0x40020c00
 800055c:	40021000 	.word	0x40021000
 8000560:	40021400 	.word	0x40021400
 8000564:	40021800 	.word	0x40021800
 8000568:	40021c00 	.word	0x40021c00
 800056c:	40022000 	.word	0x40022000
 8000570:	2300      	movs	r3, #0
 8000572:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 8000574:	4b59      	ldr	r3, [pc, #356]	@ (80006dc <GPIO_Init+0x32c>)
 8000576:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000578:	4a58      	ldr	r2, [pc, #352]	@ (80006dc <GPIO_Init+0x32c>)
 800057a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800057e:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1] = portcode << (temp2 * 4);
 8000580:	7c7a      	ldrb	r2, [r7, #17]
 8000582:	7cbb      	ldrb	r3, [r7, #18]
 8000584:	009b      	lsls	r3, r3, #2
 8000586:	fa02 f103 	lsl.w	r1, r2, r3
 800058a:	4a55      	ldr	r2, [pc, #340]	@ (80006e0 <GPIO_Init+0x330>)
 800058c:	7cfb      	ldrb	r3, [r7, #19]
 800058e:	3302      	adds	r3, #2
 8000590:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//3. Enable the EXTI interrupt delivery using IMR
		EXTI->IMR |= 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 8000594:	4b53      	ldr	r3, [pc, #332]	@ (80006e4 <GPIO_Init+0x334>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	687a      	ldr	r2, [r7, #4]
 800059a:	7912      	ldrb	r2, [r2, #4]
 800059c:	4611      	mov	r1, r2
 800059e:	2201      	movs	r2, #1
 80005a0:	408a      	lsls	r2, r1
 80005a2:	4611      	mov	r1, r2
 80005a4:	4a4f      	ldr	r2, [pc, #316]	@ (80006e4 <GPIO_Init+0x334>)
 80005a6:	430b      	orrs	r3, r1
 80005a8:	6013      	str	r3, [r2, #0]
	}

	//2. Configure the speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	799b      	ldrb	r3, [r3, #6]
 80005ae:	461a      	mov	r2, r3
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	791b      	ldrb	r3, [r3, #4]
 80005b4:	005b      	lsls	r3, r3, #1
 80005b6:	fa02 f303 	lsl.w	r3, r2, r3
 80005ba:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // Clear bit positions when later want to set
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	689a      	ldr	r2, [r3, #8]
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	791b      	ldrb	r3, [r3, #4]
 80005c6:	005b      	lsls	r3, r3, #1
 80005c8:	2103      	movs	r1, #3
 80005ca:	fa01 f303 	lsl.w	r3, r1, r3
 80005ce:	43db      	mvns	r3, r3
 80005d0:	4619      	mov	r1, r3
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	400a      	ands	r2, r1
 80005d8:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;// Set bit position to the desired configuration
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	6899      	ldr	r1, [r3, #8]
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	697a      	ldr	r2, [r7, #20]
 80005e6:	430a      	orrs	r2, r1
 80005e8:	609a      	str	r2, [r3, #8]

	//3. Configure the pupd settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	79db      	ldrb	r3, [r3, #7]
 80005ee:	461a      	mov	r2, r3
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	791b      	ldrb	r3, [r3, #4]
 80005f4:	005b      	lsls	r3, r3, #1
 80005f6:	fa02 f303 	lsl.w	r3, r2, r3
 80005fa:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // Clear bit positions when later want to set
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	68da      	ldr	r2, [r3, #12]
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	791b      	ldrb	r3, [r3, #4]
 8000606:	005b      	lsls	r3, r3, #1
 8000608:	2103      	movs	r1, #3
 800060a:	fa01 f303 	lsl.w	r3, r1, r3
 800060e:	43db      	mvns	r3, r3
 8000610:	4619      	mov	r1, r3
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	400a      	ands	r2, r1
 8000618:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;// Set bit position to the desired configuration
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	68d9      	ldr	r1, [r3, #12]
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	697a      	ldr	r2, [r7, #20]
 8000626:	430a      	orrs	r2, r1
 8000628:	60da      	str	r2, [r3, #12]

	//4. Configure the OpType
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	7a1b      	ldrb	r3, [r3, #8]
 800062e:	461a      	mov	r2, r3
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	791b      	ldrb	r3, [r3, #4]
 8000634:	fa02 f303 	lsl.w	r3, r2, r3
 8000638:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); // Clear bit positions when later want to set
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	685a      	ldr	r2, [r3, #4]
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	791b      	ldrb	r3, [r3, #4]
 8000644:	4619      	mov	r1, r3
 8000646:	2301      	movs	r3, #1
 8000648:	408b      	lsls	r3, r1
 800064a:	43db      	mvns	r3, r3
 800064c:	4619      	mov	r1, r3
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	400a      	ands	r2, r1
 8000654:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;// Set bit position to the desired configuration
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	6859      	ldr	r1, [r3, #4]
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	697a      	ldr	r2, [r7, #20]
 8000662:	430a      	orrs	r2, r1
 8000664:	605a      	str	r2, [r3, #4]

	//5. Configure the alt functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALT)
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	795b      	ldrb	r3, [r3, #5]
 800066a:	2b02      	cmp	r3, #2
 800066c:	d131      	bne.n	80006d2 <GPIO_Init+0x322>
	{
		uint8_t temp1, temp2; //temp1: to select between AFR[0] low reg, or AFR[1] High reg. temp2 to know how many bits to shift
		temp1 = (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8);
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	791b      	ldrb	r3, [r3, #4]
 8000672:	08db      	lsrs	r3, r3, #3
 8000674:	743b      	strb	r3, [r7, #16]
		temp2 = (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8);
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	791b      	ldrb	r3, [r3, #4]
 800067a:	f003 0307 	and.w	r3, r3, #7
 800067e:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4 * temp2));
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	7c3a      	ldrb	r2, [r7, #16]
 8000686:	3208      	adds	r2, #8
 8000688:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800068c:	7bfb      	ldrb	r3, [r7, #15]
 800068e:	009b      	lsls	r3, r3, #2
 8000690:	220f      	movs	r2, #15
 8000692:	fa02 f303 	lsl.w	r3, r2, r3
 8000696:	43db      	mvns	r3, r3
 8000698:	4618      	mov	r0, r3
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	7c3a      	ldrb	r2, [r7, #16]
 80006a0:	4001      	ands	r1, r0
 80006a2:	3208      	adds	r2, #8
 80006a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	7c3a      	ldrb	r2, [r7, #16]
 80006ae:	3208      	adds	r2, #8
 80006b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	7a5b      	ldrb	r3, [r3, #9]
 80006b8:	461a      	mov	r2, r3
 80006ba:	7bfb      	ldrb	r3, [r7, #15]
 80006bc:	009b      	lsls	r3, r3, #2
 80006be:	fa02 f303 	lsl.w	r3, r2, r3
 80006c2:	4618      	mov	r0, r3
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	7c3a      	ldrb	r2, [r7, #16]
 80006ca:	4301      	orrs	r1, r0
 80006cc:	3208      	adds	r2, #8
 80006ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 80006d2:	bf00      	nop
 80006d4:	3718      	adds	r7, #24
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	40023800 	.word	0x40023800
 80006e0:	40013800 	.word	0x40013800
 80006e4:	40013c00 	.word	0x40013c00

080006e8 <GPIO_ToggleOutputPin>:
 *
 * @Note              -  none

 */
void GPIO_ToggleOutputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber)
{
 80006e8:	b480      	push	{r7}
 80006ea:	b083      	sub	sp, #12
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
 80006f0:	460b      	mov	r3, r1
 80006f2:	70fb      	strb	r3, [r7, #3]
	pGPIOx->ODR ^= (1 << PinNumber);
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	695b      	ldr	r3, [r3, #20]
 80006f8:	78fa      	ldrb	r2, [r7, #3]
 80006fa:	2101      	movs	r1, #1
 80006fc:	fa01 f202 	lsl.w	r2, r1, r2
 8000700:	405a      	eors	r2, r3
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	615a      	str	r2, [r3, #20]
}
 8000706:	bf00      	nop
 8000708:	370c      	adds	r7, #12
 800070a:	46bd      	mov	sp, r7
 800070c:	bc80      	pop	{r7}
 800070e:	4770      	bx	lr

08000710 <GPIO_IRQInterruptConfig>:
 *
 * @Note              -  none

 */
void GPIO_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnorDi)
{
 8000710:	b480      	push	{r7}
 8000712:	b083      	sub	sp, #12
 8000714:	af00      	add	r7, sp, #0
 8000716:	4603      	mov	r3, r0
 8000718:	460a      	mov	r2, r1
 800071a:	71fb      	strb	r3, [r7, #7]
 800071c:	4613      	mov	r3, r2
 800071e:	71bb      	strb	r3, [r7, #6]
	if(EnorDi == ENABLE) //Enable
 8000720:	79bb      	ldrb	r3, [r7, #6]
 8000722:	2b01      	cmp	r3, #1
 8000724:	d133      	bne.n	800078e <GPIO_IRQInterruptConfig+0x7e>
	{
		if(IRQNumber <= 31)
 8000726:	79fb      	ldrb	r3, [r7, #7]
 8000728:	2b1f      	cmp	r3, #31
 800072a:	d80a      	bhi.n	8000742 <GPIO_IRQInterruptConfig+0x32>
		{
			//Program ISER0 register
			*NVIC_ISER0 |= (1 << IRQNumber);
 800072c:	4b34      	ldr	r3, [pc, #208]	@ (8000800 <GPIO_IRQInterruptConfig+0xf0>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	79fa      	ldrb	r2, [r7, #7]
 8000732:	2101      	movs	r1, #1
 8000734:	fa01 f202 	lsl.w	r2, r1, r2
 8000738:	4611      	mov	r1, r2
 800073a:	4a31      	ldr	r2, [pc, #196]	@ (8000800 <GPIO_IRQInterruptConfig+0xf0>)
 800073c:	430b      	orrs	r3, r1
 800073e:	6013      	str	r3, [r2, #0]
		{
			//Program ICER2 register
			*NVIC_ICER2 |= (1 << (IRQNumber % 64));
		}
	}
}
 8000740:	e059      	b.n	80007f6 <GPIO_IRQInterruptConfig+0xe6>
		}else if (IRQNumber > 31 && IRQNumber < 64) //32 to 63 bit
 8000742:	79fb      	ldrb	r3, [r7, #7]
 8000744:	2b1f      	cmp	r3, #31
 8000746:	d90f      	bls.n	8000768 <GPIO_IRQInterruptConfig+0x58>
 8000748:	79fb      	ldrb	r3, [r7, #7]
 800074a:	2b3f      	cmp	r3, #63	@ 0x3f
 800074c:	d80c      	bhi.n	8000768 <GPIO_IRQInterruptConfig+0x58>
			*NVIC_ISER1 |= (1 << (IRQNumber % 32));
 800074e:	4b2d      	ldr	r3, [pc, #180]	@ (8000804 <GPIO_IRQInterruptConfig+0xf4>)
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	79fa      	ldrb	r2, [r7, #7]
 8000754:	f002 021f 	and.w	r2, r2, #31
 8000758:	2101      	movs	r1, #1
 800075a:	fa01 f202 	lsl.w	r2, r1, r2
 800075e:	4611      	mov	r1, r2
 8000760:	4a28      	ldr	r2, [pc, #160]	@ (8000804 <GPIO_IRQInterruptConfig+0xf4>)
 8000762:	430b      	orrs	r3, r1
 8000764:	6013      	str	r3, [r2, #0]
 8000766:	e046      	b.n	80007f6 <GPIO_IRQInterruptConfig+0xe6>
		}else if (IRQNumber > 64 && IRQNumber < 96) //64 to 95
 8000768:	79fb      	ldrb	r3, [r7, #7]
 800076a:	2b40      	cmp	r3, #64	@ 0x40
 800076c:	d943      	bls.n	80007f6 <GPIO_IRQInterruptConfig+0xe6>
 800076e:	79fb      	ldrb	r3, [r7, #7]
 8000770:	2b5f      	cmp	r3, #95	@ 0x5f
 8000772:	d840      	bhi.n	80007f6 <GPIO_IRQInterruptConfig+0xe6>
			*NVIC_ISER2 |= (1 << (IRQNumber % 64));
 8000774:	4b24      	ldr	r3, [pc, #144]	@ (8000808 <GPIO_IRQInterruptConfig+0xf8>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	79fa      	ldrb	r2, [r7, #7]
 800077a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800077e:	2101      	movs	r1, #1
 8000780:	fa01 f202 	lsl.w	r2, r1, r2
 8000784:	4611      	mov	r1, r2
 8000786:	4a20      	ldr	r2, [pc, #128]	@ (8000808 <GPIO_IRQInterruptConfig+0xf8>)
 8000788:	430b      	orrs	r3, r1
 800078a:	6013      	str	r3, [r2, #0]
}
 800078c:	e033      	b.n	80007f6 <GPIO_IRQInterruptConfig+0xe6>
		if(IRQNumber <= 31)
 800078e:	79fb      	ldrb	r3, [r7, #7]
 8000790:	2b1f      	cmp	r3, #31
 8000792:	d80a      	bhi.n	80007aa <GPIO_IRQInterruptConfig+0x9a>
			*NVIC_ICER0 |= (1 << IRQNumber);
 8000794:	4b1d      	ldr	r3, [pc, #116]	@ (800080c <GPIO_IRQInterruptConfig+0xfc>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	79fa      	ldrb	r2, [r7, #7]
 800079a:	2101      	movs	r1, #1
 800079c:	fa01 f202 	lsl.w	r2, r1, r2
 80007a0:	4611      	mov	r1, r2
 80007a2:	4a1a      	ldr	r2, [pc, #104]	@ (800080c <GPIO_IRQInterruptConfig+0xfc>)
 80007a4:	430b      	orrs	r3, r1
 80007a6:	6013      	str	r3, [r2, #0]
}
 80007a8:	e025      	b.n	80007f6 <GPIO_IRQInterruptConfig+0xe6>
		}else if (IRQNumber > 31 && IRQNumber < 64) //32 to 63 bit
 80007aa:	79fb      	ldrb	r3, [r7, #7]
 80007ac:	2b1f      	cmp	r3, #31
 80007ae:	d90f      	bls.n	80007d0 <GPIO_IRQInterruptConfig+0xc0>
 80007b0:	79fb      	ldrb	r3, [r7, #7]
 80007b2:	2b3f      	cmp	r3, #63	@ 0x3f
 80007b4:	d80c      	bhi.n	80007d0 <GPIO_IRQInterruptConfig+0xc0>
			*NVIC_ICER1 |= (1 << (IRQNumber % 32));
 80007b6:	4b16      	ldr	r3, [pc, #88]	@ (8000810 <GPIO_IRQInterruptConfig+0x100>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	79fa      	ldrb	r2, [r7, #7]
 80007bc:	f002 021f 	and.w	r2, r2, #31
 80007c0:	2101      	movs	r1, #1
 80007c2:	fa01 f202 	lsl.w	r2, r1, r2
 80007c6:	4611      	mov	r1, r2
 80007c8:	4a11      	ldr	r2, [pc, #68]	@ (8000810 <GPIO_IRQInterruptConfig+0x100>)
 80007ca:	430b      	orrs	r3, r1
 80007cc:	6013      	str	r3, [r2, #0]
 80007ce:	e012      	b.n	80007f6 <GPIO_IRQInterruptConfig+0xe6>
		}else if (IRQNumber > 64 && IRQNumber < 96) //64 to 95
 80007d0:	79fb      	ldrb	r3, [r7, #7]
 80007d2:	2b40      	cmp	r3, #64	@ 0x40
 80007d4:	d90f      	bls.n	80007f6 <GPIO_IRQInterruptConfig+0xe6>
 80007d6:	79fb      	ldrb	r3, [r7, #7]
 80007d8:	2b5f      	cmp	r3, #95	@ 0x5f
 80007da:	d80c      	bhi.n	80007f6 <GPIO_IRQInterruptConfig+0xe6>
			*NVIC_ICER2 |= (1 << (IRQNumber % 64));
 80007dc:	4b0d      	ldr	r3, [pc, #52]	@ (8000814 <GPIO_IRQInterruptConfig+0x104>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	79fa      	ldrb	r2, [r7, #7]
 80007e2:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80007e6:	2101      	movs	r1, #1
 80007e8:	fa01 f202 	lsl.w	r2, r1, r2
 80007ec:	4611      	mov	r1, r2
 80007ee:	4a09      	ldr	r2, [pc, #36]	@ (8000814 <GPIO_IRQInterruptConfig+0x104>)
 80007f0:	430b      	orrs	r3, r1
 80007f2:	6013      	str	r3, [r2, #0]
}
 80007f4:	e7ff      	b.n	80007f6 <GPIO_IRQInterruptConfig+0xe6>
 80007f6:	bf00      	nop
 80007f8:	370c      	adds	r7, #12
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bc80      	pop	{r7}
 80007fe:	4770      	bx	lr
 8000800:	e000e100 	.word	0xe000e100
 8000804:	e000e104 	.word	0xe000e104
 8000808:	e000e108 	.word	0xe000e108
 800080c:	e000e180 	.word	0xe000e180
 8000810:	e000e184 	.word	0xe000e184
 8000814:	e000e188 	.word	0xe000e188

08000818 <GPIO_IRQPriorityConfig>:
 *
 * @Note              -  none

 */
void GPIO_IRQPriorityConfig(uint8_t IRQNumber,uint32_t IRQPriority)
{
 8000818:	b480      	push	{r7}
 800081a:	b085      	sub	sp, #20
 800081c:	af00      	add	r7, sp, #0
 800081e:	4603      	mov	r3, r0
 8000820:	6039      	str	r1, [r7, #0]
 8000822:	71fb      	strb	r3, [r7, #7]
	//1. first lets find out the ipr register
	uint8_t iprx = IRQNumber / 4;
 8000824:	79fb      	ldrb	r3, [r7, #7]
 8000826:	089b      	lsrs	r3, r3, #2
 8000828:	73fb      	strb	r3, [r7, #15]
	uint8_t iprx_section  = IRQNumber %4 ;
 800082a:	79fb      	ldrb	r3, [r7, #7]
 800082c:	f003 0303 	and.w	r3, r3, #3
 8000830:	73bb      	strb	r3, [r7, #14]

	uint8_t shift_amount = ( 8 * iprx_section) + ( 8 - NO_PR_BITS_IMPLEMENTED) ;
 8000832:	7bbb      	ldrb	r3, [r7, #14]
 8000834:	00db      	lsls	r3, r3, #3
 8000836:	b2db      	uxtb	r3, r3
 8000838:	3304      	adds	r3, #4
 800083a:	737b      	strb	r3, [r7, #13]

	*(  NVIC_PR_BASE_ADDR + iprx ) |=  ( IRQPriority << shift_amount );
 800083c:	7bfb      	ldrb	r3, [r7, #15]
 800083e:	009b      	lsls	r3, r3, #2
 8000840:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 8000844:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
 8000848:	6819      	ldr	r1, [r3, #0]
 800084a:	7b7b      	ldrb	r3, [r7, #13]
 800084c:	683a      	ldr	r2, [r7, #0]
 800084e:	409a      	lsls	r2, r3
 8000850:	7bfb      	ldrb	r3, [r7, #15]
 8000852:	009b      	lsls	r3, r3, #2
 8000854:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 8000858:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
 800085c:	430a      	orrs	r2, r1
 800085e:	601a      	str	r2, [r3, #0]

}
 8000860:	bf00      	nop
 8000862:	3714      	adds	r7, #20
 8000864:	46bd      	mov	sp, r7
 8000866:	bc80      	pop	{r7}
 8000868:	4770      	bx	lr
	...

0800086c <GPIO_IRQHandling>:
 *
 * @Note              -  none

 */
void GPIO_IRQHandling(uint8_t PinNumber)
{
 800086c:	b480      	push	{r7}
 800086e:	b083      	sub	sp, #12
 8000870:	af00      	add	r7, sp, #0
 8000872:	4603      	mov	r3, r0
 8000874:	71fb      	strb	r3, [r7, #7]
	//Clear the EXTI PR Register corresponding to the pin number
	if(EXTI->PR & (1 << PinNumber))
 8000876:	4b0c      	ldr	r3, [pc, #48]	@ (80008a8 <GPIO_IRQHandling+0x3c>)
 8000878:	695b      	ldr	r3, [r3, #20]
 800087a:	79fa      	ldrb	r2, [r7, #7]
 800087c:	2101      	movs	r1, #1
 800087e:	fa01 f202 	lsl.w	r2, r1, r2
 8000882:	4013      	ands	r3, r2
 8000884:	2b00      	cmp	r3, #0
 8000886:	d009      	beq.n	800089c <GPIO_IRQHandling+0x30>
	{
		//Clear
		EXTI->PR |= (1 << PinNumber);
 8000888:	4b07      	ldr	r3, [pc, #28]	@ (80008a8 <GPIO_IRQHandling+0x3c>)
 800088a:	695b      	ldr	r3, [r3, #20]
 800088c:	79fa      	ldrb	r2, [r7, #7]
 800088e:	2101      	movs	r1, #1
 8000890:	fa01 f202 	lsl.w	r2, r1, r2
 8000894:	4611      	mov	r1, r2
 8000896:	4a04      	ldr	r2, [pc, #16]	@ (80008a8 <GPIO_IRQHandling+0x3c>)
 8000898:	430b      	orrs	r3, r1
 800089a:	6153      	str	r3, [r2, #20]
	}
}
 800089c:	bf00      	nop
 800089e:	370c      	adds	r7, #12
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bc80      	pop	{r7}
 80008a4:	4770      	bx	lr
 80008a6:	bf00      	nop
 80008a8:	40013c00 	.word	0x40013c00

080008ac <__libc_init_array>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	4d0d      	ldr	r5, [pc, #52]	@ (80008e4 <__libc_init_array+0x38>)
 80008b0:	4c0d      	ldr	r4, [pc, #52]	@ (80008e8 <__libc_init_array+0x3c>)
 80008b2:	1b64      	subs	r4, r4, r5
 80008b4:	10a4      	asrs	r4, r4, #2
 80008b6:	2600      	movs	r6, #0
 80008b8:	42a6      	cmp	r6, r4
 80008ba:	d109      	bne.n	80008d0 <__libc_init_array+0x24>
 80008bc:	4d0b      	ldr	r5, [pc, #44]	@ (80008ec <__libc_init_array+0x40>)
 80008be:	4c0c      	ldr	r4, [pc, #48]	@ (80008f0 <__libc_init_array+0x44>)
 80008c0:	f000 f818 	bl	80008f4 <_init>
 80008c4:	1b64      	subs	r4, r4, r5
 80008c6:	10a4      	asrs	r4, r4, #2
 80008c8:	2600      	movs	r6, #0
 80008ca:	42a6      	cmp	r6, r4
 80008cc:	d105      	bne.n	80008da <__libc_init_array+0x2e>
 80008ce:	bd70      	pop	{r4, r5, r6, pc}
 80008d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80008d4:	4798      	blx	r3
 80008d6:	3601      	adds	r6, #1
 80008d8:	e7ee      	b.n	80008b8 <__libc_init_array+0xc>
 80008da:	f855 3b04 	ldr.w	r3, [r5], #4
 80008de:	4798      	blx	r3
 80008e0:	3601      	adds	r6, #1
 80008e2:	e7f2      	b.n	80008ca <__libc_init_array+0x1e>
 80008e4:	0800090c 	.word	0x0800090c
 80008e8:	0800090c 	.word	0x0800090c
 80008ec:	0800090c 	.word	0x0800090c
 80008f0:	08000910 	.word	0x08000910

080008f4 <_init>:
 80008f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80008f6:	bf00      	nop
 80008f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80008fa:	bc08      	pop	{r3}
 80008fc:	469e      	mov	lr, r3
 80008fe:	4770      	bx	lr

08000900 <_fini>:
 8000900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000902:	bf00      	nop
 8000904:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000906:	bc08      	pop	{r3}
 8000908:	469e      	mov	lr, r3
 800090a:	4770      	bx	lr
