// Seed: 284688995
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = (1);
  wire id_3;
  assign id_2 = 1'h0;
endmodule
module module_1;
  logic [7:0] id_1;
  always assert (id_1) id_2 <= id_1[-1 : 1];
  wire id_3, id_4;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_2 (
    input  uwire id_0,
    output wand  id_1
);
  if (id_0 | id_0) assign id_1 = 1;
  wire id_3;
  wire id_4, id_5, id_6, id_7;
  wire id_8;
  module_0 modCall_1 (
      id_3,
      id_6
  );
  assign modCall_1.id_2 = 0;
  wire id_9, id_10;
endmodule
