---
layout: page
title: Papers
show-avatar: true
...

# International Journals
<div style="margin-left:5%; margin-top:2%;margin-bottom:2%;">- <b>V K Mishra</b>, Anirban Sengupta, Swarm Inspired Exploration of Architecture and Unrolling Factors for Nested Loop Based Application in Architectural Synthesis, <b>IEEE (IET) Electronics Letters</b>, Accepted, Dec 2014.
</div>

<div style="margin-left:5%; margin-top:2%;margin-bottom:2%;">- Anirban Sengupta, <b>Vipul Kumar Mishra</b> " Automated Exploration of Datapath and Unrolling Factor during Power-Performance Tradeoff in Architectural Synthesis Using Multi-Dimensional PSO Algorithm " , <b>Elsevier Journal on Expert Systems With Applications</b>, UK,Volume 41, Issue 10, Pages 4691-4703, August 2014(5yr Impact Factor = 2.339).
</div>

<div style="margin-left:5%; margin-top:2%;margin-bottom:2%;">- <b>Vipul Kumar Mishra</b>, Anirban Sengupta, " MO-PSE: Adaptive Multi Objective Particle Swarm Optimization Based Design Space Exploration in Architectural Synthesis for Application Specific Processor Design ", <b>Elsevier Journal on Advances in Engineering Software</b>, Volume 67, Issue: C, pp. 111�124, January 2014.
</div>

<div style="margin-left:5%; margin-top:2%;margin-bottom:2%;">- Anirban Sengupta, <b>Vipul Mishra</b>. Simultaneous Exploration of Optimal Datapath and Loop Based High level Transformation during Area-Delay Tradeoff in Architectural Synthesis Using Swarm Intelligence, <b>IOS Press, Journal of Knowledge-Based and Intelligent Engineering Systems</b>, Volume 19, April 2015, pp. 47 - 61, 2015.
</div>

<div style="margin-left:5%; margin-top:2%;margin-bottom:2%;">- Anirban Sengupta, Reza Sedaghat, <b>Vipul Kumar Mishra</b>, " Execution Time Area Tradeoff in GA using Residual Load Decoder: Integrated Exploration of Chaining Based Schedule and Allocation in HLS for Hardware Accelerators ", <b>Journal of Electronics and Energetics: Facta Universitatis</b>, Volume 27, No. 2,pp. 235-249,June 2014. (Impact Factor = 0.6) (INVITED PAPER).
</div>

<div style="margin-left:5%; margin-top:2%;margin-bottom:2%;">- Anirban Sengupta, <b>Vipul Kumar Mishra</b>, �A Methodology for Comprehensive Schedule Delay Estimation during Design space Exploration in Architectural Synthesis, <b>IEEE VLSI Circuits & Systems Letter (Letter of TCVLSI)</b>, Volume 1, Issue 1, April 2015, pp. 2 - 8.
</div>

# International Conferences

<div style="margin-left:5%; margin-top:2%;margin-bottom:2%;">- <b>Vipul Mishra</b>, Himanshu Thapliyal, Heuristic based Majority/Minority Logic Synthesis for Emerging Technologies, Accepted, <b>Proceedings of 30th IEEE VLSI design Conference</b>,Jan 2017,(DOUBLE BLIND REVIEW).
</div>

<div style="margin-left:5%; margin-top:2%;margin-bottom:2%;">- <b>Vipul Mishra</b>, Anirban Sengupta, PSDSE: Particle Swarm Driven Design Space Exploration of Architecture and Unrolling Factors for Nested Loops in High Level Synthesis?, Accepted, <b>Proceedings of 5th IEEE International Symposium on Electronic Design (ISED)</b>,Dec 2014, pp. 10 - 14(DOUBLE BLIND REVIEW).
</div>

<div style="margin-left:5%; margin-top:2%;margin-bottom:2%;">- <b>Vipul Mishra</b>, Anirban Sengupta "Swarm Intelligence Driven Design Space Exploration: An Integrated Framework for Power-Performance Trade-off in Architectural Synthesis ", <b>Proceedings of 25th IEEE International Conference on Microelectronics (ICM 2013)</b>, September 2013. pp. 1-4.
</div>

<div style="margin-left:5%; margin-top:2%;margin-bottom:2%;">- Anirban Sengupta, <b>Vipul Kumar Mishra</b>, " Swarm Intelligence Driven Simultaneous Adaptive Exploration of Datapath and Loop Unrolling Factor during Area-Performance Tradeoff ", <b>Proceedings of 13th IEEE Computer Society Annual International Symposium on VLSI (ISVLSI)</b>, Florida, USA, July 2014, pp. 106 112 (BLIND REVIEW).
</div>

<div style="margin-left:5%; margin-top:2%;margin-bottom:2%;">- Anirban Sengupta, <b>Vipul Kumar Mishra</b> , " Integrated Particle Swarm Optimization (i-PSO): An Adaptive Design Space Exploration Framework for Power-Performance Tradeoff in Architectural Synthesis ", <b>Proceedings of IEEE 15th International Symposium on Quality Electronic Design (ISQED 2014)</b>, Santa Clara, California, USA, March 2014, pp.60 - 67 (BLIND REVIEW).
</div>

<div style="margin-left:5%; margin-top:2%;margin-bottom:2%;">- Anirban Sengupta, <b>Vipul Mishra</b>, " Automated Parallel Exploration of Datapath and Unrolling Factor in High Level Synthesis using Hyper-Dime?nsional Particle Swarm Encoding ", <b>Proceedings of 27th IEEE Canadian Conference on Electrical and Computer Engineering</b>, Toronto, May 2014, pp. 069 - 073.
</div>

<div style="margin-left:5%; margin-top:2%;margin-bottom:2%;">- Anirban Sengupta and <b>Vipul Kumar Mishra</b>, "Time Varying vs. Fixed Acceleration Coefficient PSO Driven Exploration during High Level Synthesis: Performance and Quality ", <b>Proceedings of 13th IEEE International Conference on Information Technology</b>, Dec 2014, pp. 281 - 286 (DOUBLE BLIND REVIEW).
</div>

<div style="margin-left:5%; margin-top:2%;margin-bottom:2%;">- Anirban Sengupta, <b>Vipul Kumar Mishra</b>, Pallabi Sarkar, "Rapid Search of Pareto Fronts using D-logic Exploration during Multi-Objective Tradeoff of Computation Intensive Applications ", <b>Proceedings of IEEE 5th Asian Symposium on Quality Electronic Design (ASQED)</b>, Malaysia, pp. 113-122, August 2013.
</div>

<div style="margin-left:5%; margin-top:2%;margin-bottom:2%;">- Anirban Sengupta, <b>Vipul Mishra</b>, "D-logic Exploration: Rapid Search of Pareto Fronts during Architectural Synthesis of Custom Processors", <b>IEEE International Conference on Advances in Computing, Communications and Informatics (ICACCI-2013)</b>, Mysore, pp. 586 - 593, August 2013.
</div>

<div style="margin-left:5%; margin-top:2%;margin-bottom:2%;">- <b>Mishra, V.K.</b>; Mehta, D.A., "Performance enhancement of NUMA multiprocessor systems with on-demand memory migration," <b>IEEE 3rd International conference on Advance Computing Conference (IACC)</b>, 2013, vol., no., pp.40-43.
</div>

<div style="margin-left:5%; margin-top:2%;margin-bottom:2%;">- Anirban Sengupta, <b>Vipul Mishra</b>, Multidimensional Encoding Based Evolutionary Exploration Approach: Adaptive Methodology for Parametric Trade-offs in High Level Synthesis for Control flow Graphs?, <b>Proceedings of 3rd IEEE CALCON</b>, Nov 2014, pp. 43- 46.
</div>

# Poster

<div style="margin-left:5%; margin-top:2%;margin-bottom:2%;">- Poster presentation on " A High level Synthesis Design Flow ESL to RTL " in 2nd industry academia conclave 2013 held in Indian institute of Technology Indore.
</div>

<div style="margin-left:5%; margin-top:2%;margin-bottom:2%;">- Poster presentation on "Swarm Inspired Design Space Exploration in High Level Synthesis" in 3rd industry academia conclave 2014 held in Indian institute of Technology Indore.
</div>
