// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
// Date        : Sat Mar 22 17:49:45 2025
// Host        : diskless running 64-bit Ubuntu 22.04 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/rerecich/EE-390a/CNN/Conv2D_HW_InitVersion_Examples/Conv2D_HW_InitVersion_Students/CNN_Material/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Conv2D_HW_0_0/design_1_Conv2D_HW_0_0_sim_netlist.v
// Design      : design_1_Conv2D_HW_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_Conv2D_HW_0_0,Conv2D_HW,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "HLS" *) 
(* x_core_info = "Conv2D_HW,Vivado 2022.2" *) 
(* NotValidForBitStream *)
module design_1_Conv2D_HW_0_0
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem_AWID,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WID,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_BID,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_ARID,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RID,
    m_axi_gmem_RDATA,
    m_axi_gmem_RRESP,
    m_axi_gmem_RLAST,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY);
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [6:0]s_axi_control_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [6:0]s_axi_control_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) input s_axi_control_RREADY;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* x_interface_parameter = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PORTWIDTH 1" *) output interrupt;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWID" *) (* x_interface_parameter = "XIL_INTERFACENAME m_axi_gmem, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 1, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [0:0]m_axi_gmem_AWID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [63:0]m_axi_gmem_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem WID" *) output [0:0]m_axi_gmem_WID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [31:0]m_axi_gmem_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [3:0]m_axi_gmem_WSTRB;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem BID" *) input [0:0]m_axi_gmem_BID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARID" *) output [0:0]m_axi_gmem_ARID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) output [63:0]m_axi_gmem_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem RID" *) input [0:0]m_axi_gmem_RID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [31:0]m_axi_gmem_RDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) output m_axi_gmem_RREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [63:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [63:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]NLW_U0_m_axi_gmem_ARADDR_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem_ARBURST_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem_ARID_UNCONNECTED;
  wire [7:4]NLW_U0_m_axi_gmem_ARLEN_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_gmem_ARPROT_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem_ARQOS_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem_ARREGION_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_gmem_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem_ARUSER_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem_AWADDR_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem_AWBURST_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem_AWID_UNCONNECTED;
  wire [7:4]NLW_U0_m_axi_gmem_AWLEN_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_gmem_AWPROT_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem_AWQOS_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem_AWREGION_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_gmem_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem_AWUSER_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem_WID_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem_WUSER_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_control_RRESP_UNCONNECTED;

  assign m_axi_gmem_ARADDR[63:2] = \^m_axi_gmem_ARADDR [63:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63:2] = \^m_axi_gmem_AWADDR [63:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_CACHE_VALUE = "3" *) 
  (* C_M_AXI_GMEM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_PROT_VALUE = "0" *) 
  (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "7" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* sdx_kernel = "true" *) 
  (* sdx_kernel_synth_inst = "U0" *) 
  (* sdx_kernel_type = "hls" *) 
  design_1_Conv2D_HW_0_0_Conv2D_HW U0
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem_ARADDR({\^m_axi_gmem_ARADDR ,NLW_U0_m_axi_gmem_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_ARBURST(NLW_U0_m_axi_gmem_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_ARCACHE(NLW_U0_m_axi_gmem_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_ARID(NLW_U0_m_axi_gmem_ARID_UNCONNECTED[0]),
        .m_axi_gmem_ARLEN({NLW_U0_m_axi_gmem_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem_ARLEN }),
        .m_axi_gmem_ARLOCK(NLW_U0_m_axi_gmem_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_ARPROT(NLW_U0_m_axi_gmem_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_ARQOS(NLW_U0_m_axi_gmem_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREGION(NLW_U0_m_axi_gmem_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_ARSIZE(NLW_U0_m_axi_gmem_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_ARUSER(NLW_U0_m_axi_gmem_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem_ARVALID(m_axi_gmem_ARVALID),
        .m_axi_gmem_AWADDR({\^m_axi_gmem_AWADDR ,NLW_U0_m_axi_gmem_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_AWBURST(NLW_U0_m_axi_gmem_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_AWCACHE(NLW_U0_m_axi_gmem_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_AWID(NLW_U0_m_axi_gmem_AWID_UNCONNECTED[0]),
        .m_axi_gmem_AWLEN({NLW_U0_m_axi_gmem_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem_AWLEN }),
        .m_axi_gmem_AWLOCK(NLW_U0_m_axi_gmem_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_AWPROT(NLW_U0_m_axi_gmem_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_AWQOS(NLW_U0_m_axi_gmem_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREGION(NLW_U0_m_axi_gmem_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_AWSIZE(NLW_U0_m_axi_gmem_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_AWUSER(NLW_U0_m_axi_gmem_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BID(1'b0),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BRESP({1'b0,1'b0}),
        .m_axi_gmem_BUSER(1'b0),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
        .m_axi_gmem_RID(1'b0),
        .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP({1'b0,1'b0}),
        .m_axi_gmem_RUSER(1'b0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WID(NLW_U0_m_axi_gmem_WID_UNCONNECTED[0]),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WUSER(NLW_U0_m_axi_gmem_WUSER_UNCONNECTED[0]),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_U0_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_U0_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_CACHE_VALUE = "3" *) (* C_M_AXI_GMEM_DATA_WIDTH = "32" *) 
(* C_M_AXI_GMEM_ID_WIDTH = "1" *) (* C_M_AXI_GMEM_PROT_VALUE = "0" *) (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_USER_VALUE = "0" *) (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "7" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* ORIG_REF_NAME = "Conv2D_HW" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW
   (ap_clk,
    ap_rst_n,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWUSER,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WID,
    m_axi_gmem_WUSER,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARUSER,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RID,
    m_axi_gmem_RUSER,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BID,
    m_axi_gmem_BUSER,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_gmem_AWVALID;
  input m_axi_gmem_AWREADY;
  output [63:0]m_axi_gmem_AWADDR;
  output [0:0]m_axi_gmem_AWID;
  output [7:0]m_axi_gmem_AWLEN;
  output [2:0]m_axi_gmem_AWSIZE;
  output [1:0]m_axi_gmem_AWBURST;
  output [1:0]m_axi_gmem_AWLOCK;
  output [3:0]m_axi_gmem_AWCACHE;
  output [2:0]m_axi_gmem_AWPROT;
  output [3:0]m_axi_gmem_AWQOS;
  output [3:0]m_axi_gmem_AWREGION;
  output [0:0]m_axi_gmem_AWUSER;
  output m_axi_gmem_WVALID;
  input m_axi_gmem_WREADY;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output [0:0]m_axi_gmem_WID;
  output [0:0]m_axi_gmem_WUSER;
  output m_axi_gmem_ARVALID;
  input m_axi_gmem_ARREADY;
  output [63:0]m_axi_gmem_ARADDR;
  output [0:0]m_axi_gmem_ARID;
  output [7:0]m_axi_gmem_ARLEN;
  output [2:0]m_axi_gmem_ARSIZE;
  output [1:0]m_axi_gmem_ARBURST;
  output [1:0]m_axi_gmem_ARLOCK;
  output [3:0]m_axi_gmem_ARCACHE;
  output [2:0]m_axi_gmem_ARPROT;
  output [3:0]m_axi_gmem_ARQOS;
  output [3:0]m_axi_gmem_ARREGION;
  output [0:0]m_axi_gmem_ARUSER;
  input m_axi_gmem_RVALID;
  output m_axi_gmem_RREADY;
  input [31:0]m_axi_gmem_RDATA;
  input m_axi_gmem_RLAST;
  input [0:0]m_axi_gmem_RID;
  input [0:0]m_axi_gmem_RUSER;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_BVALID;
  output m_axi_gmem_BREADY;
  input [1:0]m_axi_gmem_BRESP;
  input [0:0]m_axi_gmem_BID;
  input [0:0]m_axi_gmem_BUSER;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [6:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [6:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire I_WREADY;
  wire RESIZE0;
  wire [64:0]add_ln1027_fu_389_p2;
  wire [64:0]add_ln1027_reg_692;
  wire \add_ln1027_reg_692_reg[12]_i_1_n_0 ;
  wire \add_ln1027_reg_692_reg[12]_i_1_n_1 ;
  wire \add_ln1027_reg_692_reg[12]_i_1_n_2 ;
  wire \add_ln1027_reg_692_reg[12]_i_1_n_3 ;
  wire \add_ln1027_reg_692_reg[16]_i_1_n_0 ;
  wire \add_ln1027_reg_692_reg[16]_i_1_n_1 ;
  wire \add_ln1027_reg_692_reg[16]_i_1_n_2 ;
  wire \add_ln1027_reg_692_reg[16]_i_1_n_3 ;
  wire \add_ln1027_reg_692_reg[20]_i_1_n_0 ;
  wire \add_ln1027_reg_692_reg[20]_i_1_n_1 ;
  wire \add_ln1027_reg_692_reg[20]_i_1_n_2 ;
  wire \add_ln1027_reg_692_reg[20]_i_1_n_3 ;
  wire \add_ln1027_reg_692_reg[24]_i_1_n_0 ;
  wire \add_ln1027_reg_692_reg[24]_i_1_n_1 ;
  wire \add_ln1027_reg_692_reg[24]_i_1_n_2 ;
  wire \add_ln1027_reg_692_reg[24]_i_1_n_3 ;
  wire \add_ln1027_reg_692_reg[28]_i_1_n_0 ;
  wire \add_ln1027_reg_692_reg[28]_i_1_n_1 ;
  wire \add_ln1027_reg_692_reg[28]_i_1_n_2 ;
  wire \add_ln1027_reg_692_reg[28]_i_1_n_3 ;
  wire \add_ln1027_reg_692_reg[32]_i_1_n_0 ;
  wire \add_ln1027_reg_692_reg[32]_i_1_n_1 ;
  wire \add_ln1027_reg_692_reg[32]_i_1_n_2 ;
  wire \add_ln1027_reg_692_reg[32]_i_1_n_3 ;
  wire \add_ln1027_reg_692_reg[36]_i_1_n_0 ;
  wire \add_ln1027_reg_692_reg[36]_i_1_n_1 ;
  wire \add_ln1027_reg_692_reg[36]_i_1_n_2 ;
  wire \add_ln1027_reg_692_reg[36]_i_1_n_3 ;
  wire \add_ln1027_reg_692_reg[40]_i_1_n_0 ;
  wire \add_ln1027_reg_692_reg[40]_i_1_n_1 ;
  wire \add_ln1027_reg_692_reg[40]_i_1_n_2 ;
  wire \add_ln1027_reg_692_reg[40]_i_1_n_3 ;
  wire \add_ln1027_reg_692_reg[44]_i_1_n_0 ;
  wire \add_ln1027_reg_692_reg[44]_i_1_n_1 ;
  wire \add_ln1027_reg_692_reg[44]_i_1_n_2 ;
  wire \add_ln1027_reg_692_reg[44]_i_1_n_3 ;
  wire \add_ln1027_reg_692_reg[48]_i_1_n_0 ;
  wire \add_ln1027_reg_692_reg[48]_i_1_n_1 ;
  wire \add_ln1027_reg_692_reg[48]_i_1_n_2 ;
  wire \add_ln1027_reg_692_reg[48]_i_1_n_3 ;
  wire \add_ln1027_reg_692_reg[4]_i_1_n_0 ;
  wire \add_ln1027_reg_692_reg[4]_i_1_n_1 ;
  wire \add_ln1027_reg_692_reg[4]_i_1_n_2 ;
  wire \add_ln1027_reg_692_reg[4]_i_1_n_3 ;
  wire \add_ln1027_reg_692_reg[52]_i_1_n_0 ;
  wire \add_ln1027_reg_692_reg[52]_i_1_n_1 ;
  wire \add_ln1027_reg_692_reg[52]_i_1_n_2 ;
  wire \add_ln1027_reg_692_reg[52]_i_1_n_3 ;
  wire \add_ln1027_reg_692_reg[56]_i_1_n_0 ;
  wire \add_ln1027_reg_692_reg[56]_i_1_n_1 ;
  wire \add_ln1027_reg_692_reg[56]_i_1_n_2 ;
  wire \add_ln1027_reg_692_reg[56]_i_1_n_3 ;
  wire \add_ln1027_reg_692_reg[60]_i_1_n_0 ;
  wire \add_ln1027_reg_692_reg[60]_i_1_n_1 ;
  wire \add_ln1027_reg_692_reg[60]_i_1_n_2 ;
  wire \add_ln1027_reg_692_reg[60]_i_1_n_3 ;
  wire \add_ln1027_reg_692_reg[64]_i_1_n_1 ;
  wire \add_ln1027_reg_692_reg[64]_i_1_n_2 ;
  wire \add_ln1027_reg_692_reg[64]_i_1_n_3 ;
  wire \add_ln1027_reg_692_reg[8]_i_1_n_0 ;
  wire \add_ln1027_reg_692_reg[8]_i_1_n_1 ;
  wire \add_ln1027_reg_692_reg[8]_i_1_n_2 ;
  wire \add_ln1027_reg_692_reg[8]_i_1_n_3 ;
  wire [31:1]add_ln34_fu_351_p2;
  wire \ap_CS_fsm[1]_i_2__0_n_0 ;
  wire \ap_CS_fsm[1]_i_3__0_n_0 ;
  wire \ap_CS_fsm[1]_i_4__0_n_0 ;
  wire \ap_CS_fsm[1]_i_5__0_n_0 ;
  wire \ap_CS_fsm[1]_i_6__0_n_0 ;
  wire \ap_CS_fsm_reg_n_0_[12] ;
  wire \ap_CS_fsm_reg_n_0_[13] ;
  wire \ap_CS_fsm_reg_n_0_[14] ;
  wire \ap_CS_fsm_reg_n_0_[15] ;
  wire \ap_CS_fsm_reg_n_0_[1] ;
  wire \ap_CS_fsm_reg_n_0_[22] ;
  wire \ap_CS_fsm_reg_n_0_[23] ;
  wire \ap_CS_fsm_reg_n_0_[24] ;
  wire \ap_CS_fsm_reg_n_0_[25] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire \ap_CS_fsm_reg_n_0_[9] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [26:0]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_rst;
  wire ap_rst_n;
  wire [95:0]buff2;
  wire [31:0]convHeight;
  wire [31:0]convHeight_read_reg_530;
  wire [31:0]convWidth;
  wire [31:0]convWidth_read_reg_536;
  wire [31:0]din0;
  wire [31:0]din1;
  wire [63:0]empty_38_reg_727;
  wire empty_reg_664;
  wire \empty_reg_664[11]_i_2_n_0 ;
  wire \empty_reg_664[11]_i_3_n_0 ;
  wire \empty_reg_664[11]_i_4_n_0 ;
  wire \empty_reg_664[11]_i_5_n_0 ;
  wire \empty_reg_664[15]_i_2_n_0 ;
  wire \empty_reg_664[15]_i_3_n_0 ;
  wire \empty_reg_664[15]_i_4_n_0 ;
  wire \empty_reg_664[15]_i_5_n_0 ;
  wire \empty_reg_664[19]_i_2_n_0 ;
  wire \empty_reg_664[19]_i_3_n_0 ;
  wire \empty_reg_664[19]_i_4_n_0 ;
  wire \empty_reg_664[19]_i_5_n_0 ;
  wire \empty_reg_664[23]_i_2_n_0 ;
  wire \empty_reg_664[23]_i_3_n_0 ;
  wire \empty_reg_664[23]_i_4_n_0 ;
  wire \empty_reg_664[23]_i_5_n_0 ;
  wire \empty_reg_664[27]_i_2_n_0 ;
  wire \empty_reg_664[27]_i_3_n_0 ;
  wire \empty_reg_664[27]_i_4_n_0 ;
  wire \empty_reg_664[27]_i_5_n_0 ;
  wire \empty_reg_664[31]_i_10_n_0 ;
  wire \empty_reg_664[31]_i_11_n_0 ;
  wire \empty_reg_664[31]_i_12_n_0 ;
  wire \empty_reg_664[31]_i_13_n_0 ;
  wire \empty_reg_664[31]_i_14_n_0 ;
  wire \empty_reg_664[31]_i_15_n_0 ;
  wire \empty_reg_664[31]_i_16_n_0 ;
  wire \empty_reg_664[31]_i_17_n_0 ;
  wire \empty_reg_664[31]_i_19_n_0 ;
  wire \empty_reg_664[31]_i_20_n_0 ;
  wire \empty_reg_664[31]_i_21_n_0 ;
  wire \empty_reg_664[31]_i_22_n_0 ;
  wire \empty_reg_664[31]_i_23_n_0 ;
  wire \empty_reg_664[31]_i_24_n_0 ;
  wire \empty_reg_664[31]_i_25_n_0 ;
  wire \empty_reg_664[31]_i_26_n_0 ;
  wire \empty_reg_664[31]_i_28_n_0 ;
  wire \empty_reg_664[31]_i_29_n_0 ;
  wire \empty_reg_664[31]_i_30_n_0 ;
  wire \empty_reg_664[31]_i_31_n_0 ;
  wire \empty_reg_664[31]_i_32_n_0 ;
  wire \empty_reg_664[31]_i_33_n_0 ;
  wire \empty_reg_664[31]_i_34_n_0 ;
  wire \empty_reg_664[31]_i_35_n_0 ;
  wire \empty_reg_664[31]_i_36_n_0 ;
  wire \empty_reg_664[31]_i_37_n_0 ;
  wire \empty_reg_664[31]_i_38_n_0 ;
  wire \empty_reg_664[31]_i_39_n_0 ;
  wire \empty_reg_664[31]_i_40_n_0 ;
  wire \empty_reg_664[31]_i_41_n_0 ;
  wire \empty_reg_664[31]_i_42_n_0 ;
  wire \empty_reg_664[31]_i_43_n_0 ;
  wire \empty_reg_664[31]_i_4_n_0 ;
  wire \empty_reg_664[31]_i_5_n_0 ;
  wire \empty_reg_664[31]_i_6_n_0 ;
  wire \empty_reg_664[31]_i_7_n_0 ;
  wire \empty_reg_664[3]_i_2_n_0 ;
  wire \empty_reg_664[3]_i_3_n_0 ;
  wire \empty_reg_664[3]_i_4_n_0 ;
  wire \empty_reg_664[7]_i_2_n_0 ;
  wire \empty_reg_664[7]_i_3_n_0 ;
  wire \empty_reg_664[7]_i_4_n_0 ;
  wire \empty_reg_664[7]_i_5_n_0 ;
  wire \empty_reg_664_reg[11]_i_1_n_0 ;
  wire \empty_reg_664_reg[11]_i_1_n_1 ;
  wire \empty_reg_664_reg[11]_i_1_n_2 ;
  wire \empty_reg_664_reg[11]_i_1_n_3 ;
  wire \empty_reg_664_reg[15]_i_1_n_0 ;
  wire \empty_reg_664_reg[15]_i_1_n_1 ;
  wire \empty_reg_664_reg[15]_i_1_n_2 ;
  wire \empty_reg_664_reg[15]_i_1_n_3 ;
  wire \empty_reg_664_reg[19]_i_1_n_0 ;
  wire \empty_reg_664_reg[19]_i_1_n_1 ;
  wire \empty_reg_664_reg[19]_i_1_n_2 ;
  wire \empty_reg_664_reg[19]_i_1_n_3 ;
  wire \empty_reg_664_reg[23]_i_1_n_0 ;
  wire \empty_reg_664_reg[23]_i_1_n_1 ;
  wire \empty_reg_664_reg[23]_i_1_n_2 ;
  wire \empty_reg_664_reg[23]_i_1_n_3 ;
  wire \empty_reg_664_reg[27]_i_1_n_0 ;
  wire \empty_reg_664_reg[27]_i_1_n_1 ;
  wire \empty_reg_664_reg[27]_i_1_n_2 ;
  wire \empty_reg_664_reg[27]_i_1_n_3 ;
  wire \empty_reg_664_reg[31]_i_18_n_0 ;
  wire \empty_reg_664_reg[31]_i_18_n_1 ;
  wire \empty_reg_664_reg[31]_i_18_n_2 ;
  wire \empty_reg_664_reg[31]_i_18_n_3 ;
  wire \empty_reg_664_reg[31]_i_27_n_0 ;
  wire \empty_reg_664_reg[31]_i_27_n_1 ;
  wire \empty_reg_664_reg[31]_i_27_n_2 ;
  wire \empty_reg_664_reg[31]_i_27_n_3 ;
  wire \empty_reg_664_reg[31]_i_2_n_1 ;
  wire \empty_reg_664_reg[31]_i_2_n_2 ;
  wire \empty_reg_664_reg[31]_i_2_n_3 ;
  wire \empty_reg_664_reg[31]_i_3_n_3 ;
  wire \empty_reg_664_reg[31]_i_8_n_0 ;
  wire \empty_reg_664_reg[31]_i_8_n_1 ;
  wire \empty_reg_664_reg[31]_i_8_n_2 ;
  wire \empty_reg_664_reg[31]_i_8_n_3 ;
  wire \empty_reg_664_reg[31]_i_9_n_0 ;
  wire \empty_reg_664_reg[31]_i_9_n_1 ;
  wire \empty_reg_664_reg[31]_i_9_n_2 ;
  wire \empty_reg_664_reg[31]_i_9_n_3 ;
  wire \empty_reg_664_reg[3]_i_1_n_0 ;
  wire \empty_reg_664_reg[3]_i_1_n_1 ;
  wire \empty_reg_664_reg[3]_i_1_n_2 ;
  wire \empty_reg_664_reg[3]_i_1_n_3 ;
  wire \empty_reg_664_reg[7]_i_1_n_0 ;
  wire \empty_reg_664_reg[7]_i_1_n_1 ;
  wire \empty_reg_664_reg[7]_i_1_n_2 ;
  wire \empty_reg_664_reg[7]_i_1_n_3 ;
  wire \empty_reg_664_reg_n_0_[0] ;
  wire \empty_reg_664_reg_n_0_[10] ;
  wire \empty_reg_664_reg_n_0_[11] ;
  wire \empty_reg_664_reg_n_0_[12] ;
  wire \empty_reg_664_reg_n_0_[13] ;
  wire \empty_reg_664_reg_n_0_[14] ;
  wire \empty_reg_664_reg_n_0_[15] ;
  wire \empty_reg_664_reg_n_0_[16] ;
  wire \empty_reg_664_reg_n_0_[17] ;
  wire \empty_reg_664_reg_n_0_[18] ;
  wire \empty_reg_664_reg_n_0_[19] ;
  wire \empty_reg_664_reg_n_0_[1] ;
  wire \empty_reg_664_reg_n_0_[20] ;
  wire \empty_reg_664_reg_n_0_[21] ;
  wire \empty_reg_664_reg_n_0_[22] ;
  wire \empty_reg_664_reg_n_0_[23] ;
  wire \empty_reg_664_reg_n_0_[24] ;
  wire \empty_reg_664_reg_n_0_[25] ;
  wire \empty_reg_664_reg_n_0_[26] ;
  wire \empty_reg_664_reg_n_0_[27] ;
  wire \empty_reg_664_reg_n_0_[28] ;
  wire \empty_reg_664_reg_n_0_[29] ;
  wire \empty_reg_664_reg_n_0_[2] ;
  wire \empty_reg_664_reg_n_0_[30] ;
  wire \empty_reg_664_reg_n_0_[31] ;
  wire \empty_reg_664_reg_n_0_[3] ;
  wire \empty_reg_664_reg_n_0_[4] ;
  wire \empty_reg_664_reg_n_0_[5] ;
  wire \empty_reg_664_reg_n_0_[6] ;
  wire \empty_reg_664_reg_n_0_[7] ;
  wire \empty_reg_664_reg_n_0_[8] ;
  wire \empty_reg_664_reg_n_0_[9] ;
  wire [63:1]filters;
  wire \filters_read_reg_570_reg_n_0_[10] ;
  wire \filters_read_reg_570_reg_n_0_[11] ;
  wire \filters_read_reg_570_reg_n_0_[12] ;
  wire \filters_read_reg_570_reg_n_0_[13] ;
  wire \filters_read_reg_570_reg_n_0_[14] ;
  wire \filters_read_reg_570_reg_n_0_[15] ;
  wire \filters_read_reg_570_reg_n_0_[16] ;
  wire \filters_read_reg_570_reg_n_0_[17] ;
  wire \filters_read_reg_570_reg_n_0_[18] ;
  wire \filters_read_reg_570_reg_n_0_[19] ;
  wire \filters_read_reg_570_reg_n_0_[1] ;
  wire \filters_read_reg_570_reg_n_0_[20] ;
  wire \filters_read_reg_570_reg_n_0_[21] ;
  wire \filters_read_reg_570_reg_n_0_[22] ;
  wire \filters_read_reg_570_reg_n_0_[23] ;
  wire \filters_read_reg_570_reg_n_0_[24] ;
  wire \filters_read_reg_570_reg_n_0_[25] ;
  wire \filters_read_reg_570_reg_n_0_[26] ;
  wire \filters_read_reg_570_reg_n_0_[27] ;
  wire \filters_read_reg_570_reg_n_0_[28] ;
  wire \filters_read_reg_570_reg_n_0_[29] ;
  wire \filters_read_reg_570_reg_n_0_[2] ;
  wire \filters_read_reg_570_reg_n_0_[30] ;
  wire \filters_read_reg_570_reg_n_0_[31] ;
  wire \filters_read_reg_570_reg_n_0_[32] ;
  wire \filters_read_reg_570_reg_n_0_[33] ;
  wire \filters_read_reg_570_reg_n_0_[34] ;
  wire \filters_read_reg_570_reg_n_0_[35] ;
  wire \filters_read_reg_570_reg_n_0_[36] ;
  wire \filters_read_reg_570_reg_n_0_[37] ;
  wire \filters_read_reg_570_reg_n_0_[38] ;
  wire \filters_read_reg_570_reg_n_0_[39] ;
  wire \filters_read_reg_570_reg_n_0_[3] ;
  wire \filters_read_reg_570_reg_n_0_[40] ;
  wire \filters_read_reg_570_reg_n_0_[41] ;
  wire \filters_read_reg_570_reg_n_0_[42] ;
  wire \filters_read_reg_570_reg_n_0_[43] ;
  wire \filters_read_reg_570_reg_n_0_[44] ;
  wire \filters_read_reg_570_reg_n_0_[45] ;
  wire \filters_read_reg_570_reg_n_0_[46] ;
  wire \filters_read_reg_570_reg_n_0_[47] ;
  wire \filters_read_reg_570_reg_n_0_[48] ;
  wire \filters_read_reg_570_reg_n_0_[49] ;
  wire \filters_read_reg_570_reg_n_0_[4] ;
  wire \filters_read_reg_570_reg_n_0_[50] ;
  wire \filters_read_reg_570_reg_n_0_[51] ;
  wire \filters_read_reg_570_reg_n_0_[52] ;
  wire \filters_read_reg_570_reg_n_0_[53] ;
  wire \filters_read_reg_570_reg_n_0_[54] ;
  wire \filters_read_reg_570_reg_n_0_[55] ;
  wire \filters_read_reg_570_reg_n_0_[56] ;
  wire \filters_read_reg_570_reg_n_0_[57] ;
  wire \filters_read_reg_570_reg_n_0_[58] ;
  wire \filters_read_reg_570_reg_n_0_[59] ;
  wire \filters_read_reg_570_reg_n_0_[5] ;
  wire \filters_read_reg_570_reg_n_0_[60] ;
  wire \filters_read_reg_570_reg_n_0_[61] ;
  wire \filters_read_reg_570_reg_n_0_[62] ;
  wire \filters_read_reg_570_reg_n_0_[63] ;
  wire \filters_read_reg_570_reg_n_0_[6] ;
  wire \filters_read_reg_570_reg_n_0_[7] ;
  wire \filters_read_reg_570_reg_n_0_[8] ;
  wire \filters_read_reg_570_reg_n_0_[9] ;
  wire gmem_ARREADY;
  wire gmem_ARVALID2;
  wire [31:0]gmem_RDATA;
  wire gmem_RREADY;
  wire gmem_RVALID;
  wire [61:0]gmem_addr_reg_737;
  wire \gmem_addr_reg_737[13]_i_2_n_0 ;
  wire \gmem_addr_reg_737[13]_i_3_n_0 ;
  wire \gmem_addr_reg_737[13]_i_4_n_0 ;
  wire \gmem_addr_reg_737[13]_i_5_n_0 ;
  wire \gmem_addr_reg_737[17]_i_2_n_0 ;
  wire \gmem_addr_reg_737[17]_i_3_n_0 ;
  wire \gmem_addr_reg_737[17]_i_4_n_0 ;
  wire \gmem_addr_reg_737[17]_i_5_n_0 ;
  wire \gmem_addr_reg_737[1]_i_2_n_0 ;
  wire \gmem_addr_reg_737[1]_i_3_n_0 ;
  wire \gmem_addr_reg_737[1]_i_4_n_0 ;
  wire \gmem_addr_reg_737[1]_i_5_n_0 ;
  wire \gmem_addr_reg_737[21]_i_2_n_0 ;
  wire \gmem_addr_reg_737[21]_i_3_n_0 ;
  wire \gmem_addr_reg_737[21]_i_4_n_0 ;
  wire \gmem_addr_reg_737[21]_i_5_n_0 ;
  wire \gmem_addr_reg_737[25]_i_2_n_0 ;
  wire \gmem_addr_reg_737[25]_i_3_n_0 ;
  wire \gmem_addr_reg_737[25]_i_4_n_0 ;
  wire \gmem_addr_reg_737[25]_i_5_n_0 ;
  wire \gmem_addr_reg_737[29]_i_2_n_0 ;
  wire \gmem_addr_reg_737[29]_i_3_n_0 ;
  wire \gmem_addr_reg_737[29]_i_4_n_0 ;
  wire \gmem_addr_reg_737[29]_i_5_n_0 ;
  wire \gmem_addr_reg_737[33]_i_2_n_0 ;
  wire \gmem_addr_reg_737[33]_i_3_n_0 ;
  wire \gmem_addr_reg_737[33]_i_4_n_0 ;
  wire \gmem_addr_reg_737[33]_i_5_n_0 ;
  wire \gmem_addr_reg_737[37]_i_2_n_0 ;
  wire \gmem_addr_reg_737[37]_i_3_n_0 ;
  wire \gmem_addr_reg_737[37]_i_4_n_0 ;
  wire \gmem_addr_reg_737[37]_i_5_n_0 ;
  wire \gmem_addr_reg_737[41]_i_2_n_0 ;
  wire \gmem_addr_reg_737[41]_i_3_n_0 ;
  wire \gmem_addr_reg_737[41]_i_4_n_0 ;
  wire \gmem_addr_reg_737[41]_i_5_n_0 ;
  wire \gmem_addr_reg_737[45]_i_2_n_0 ;
  wire \gmem_addr_reg_737[45]_i_3_n_0 ;
  wire \gmem_addr_reg_737[45]_i_4_n_0 ;
  wire \gmem_addr_reg_737[45]_i_5_n_0 ;
  wire \gmem_addr_reg_737[49]_i_2_n_0 ;
  wire \gmem_addr_reg_737[49]_i_3_n_0 ;
  wire \gmem_addr_reg_737[49]_i_4_n_0 ;
  wire \gmem_addr_reg_737[49]_i_5_n_0 ;
  wire \gmem_addr_reg_737[53]_i_2_n_0 ;
  wire \gmem_addr_reg_737[53]_i_3_n_0 ;
  wire \gmem_addr_reg_737[53]_i_4_n_0 ;
  wire \gmem_addr_reg_737[53]_i_5_n_0 ;
  wire \gmem_addr_reg_737[57]_i_2_n_0 ;
  wire \gmem_addr_reg_737[57]_i_3_n_0 ;
  wire \gmem_addr_reg_737[57]_i_4_n_0 ;
  wire \gmem_addr_reg_737[57]_i_5_n_0 ;
  wire \gmem_addr_reg_737[5]_i_2_n_0 ;
  wire \gmem_addr_reg_737[5]_i_3_n_0 ;
  wire \gmem_addr_reg_737[5]_i_4_n_0 ;
  wire \gmem_addr_reg_737[5]_i_5_n_0 ;
  wire \gmem_addr_reg_737[61]_i_2_n_0 ;
  wire \gmem_addr_reg_737[61]_i_3_n_0 ;
  wire \gmem_addr_reg_737[61]_i_4_n_0 ;
  wire \gmem_addr_reg_737[61]_i_5_n_0 ;
  wire \gmem_addr_reg_737[9]_i_2_n_0 ;
  wire \gmem_addr_reg_737[9]_i_3_n_0 ;
  wire \gmem_addr_reg_737[9]_i_4_n_0 ;
  wire \gmem_addr_reg_737[9]_i_5_n_0 ;
  wire \gmem_addr_reg_737_reg[13]_i_1_n_0 ;
  wire \gmem_addr_reg_737_reg[13]_i_1_n_1 ;
  wire \gmem_addr_reg_737_reg[13]_i_1_n_2 ;
  wire \gmem_addr_reg_737_reg[13]_i_1_n_3 ;
  wire \gmem_addr_reg_737_reg[13]_i_1_n_4 ;
  wire \gmem_addr_reg_737_reg[13]_i_1_n_5 ;
  wire \gmem_addr_reg_737_reg[13]_i_1_n_6 ;
  wire \gmem_addr_reg_737_reg[13]_i_1_n_7 ;
  wire \gmem_addr_reg_737_reg[17]_i_1_n_0 ;
  wire \gmem_addr_reg_737_reg[17]_i_1_n_1 ;
  wire \gmem_addr_reg_737_reg[17]_i_1_n_2 ;
  wire \gmem_addr_reg_737_reg[17]_i_1_n_3 ;
  wire \gmem_addr_reg_737_reg[17]_i_1_n_4 ;
  wire \gmem_addr_reg_737_reg[17]_i_1_n_5 ;
  wire \gmem_addr_reg_737_reg[17]_i_1_n_6 ;
  wire \gmem_addr_reg_737_reg[17]_i_1_n_7 ;
  wire \gmem_addr_reg_737_reg[1]_i_1_n_0 ;
  wire \gmem_addr_reg_737_reg[1]_i_1_n_1 ;
  wire \gmem_addr_reg_737_reg[1]_i_1_n_2 ;
  wire \gmem_addr_reg_737_reg[1]_i_1_n_3 ;
  wire \gmem_addr_reg_737_reg[1]_i_1_n_4 ;
  wire \gmem_addr_reg_737_reg[1]_i_1_n_5 ;
  wire \gmem_addr_reg_737_reg[21]_i_1_n_0 ;
  wire \gmem_addr_reg_737_reg[21]_i_1_n_1 ;
  wire \gmem_addr_reg_737_reg[21]_i_1_n_2 ;
  wire \gmem_addr_reg_737_reg[21]_i_1_n_3 ;
  wire \gmem_addr_reg_737_reg[21]_i_1_n_4 ;
  wire \gmem_addr_reg_737_reg[21]_i_1_n_5 ;
  wire \gmem_addr_reg_737_reg[21]_i_1_n_6 ;
  wire \gmem_addr_reg_737_reg[21]_i_1_n_7 ;
  wire \gmem_addr_reg_737_reg[25]_i_1_n_0 ;
  wire \gmem_addr_reg_737_reg[25]_i_1_n_1 ;
  wire \gmem_addr_reg_737_reg[25]_i_1_n_2 ;
  wire \gmem_addr_reg_737_reg[25]_i_1_n_3 ;
  wire \gmem_addr_reg_737_reg[25]_i_1_n_4 ;
  wire \gmem_addr_reg_737_reg[25]_i_1_n_5 ;
  wire \gmem_addr_reg_737_reg[25]_i_1_n_6 ;
  wire \gmem_addr_reg_737_reg[25]_i_1_n_7 ;
  wire \gmem_addr_reg_737_reg[29]_i_1_n_0 ;
  wire \gmem_addr_reg_737_reg[29]_i_1_n_1 ;
  wire \gmem_addr_reg_737_reg[29]_i_1_n_2 ;
  wire \gmem_addr_reg_737_reg[29]_i_1_n_3 ;
  wire \gmem_addr_reg_737_reg[29]_i_1_n_4 ;
  wire \gmem_addr_reg_737_reg[29]_i_1_n_5 ;
  wire \gmem_addr_reg_737_reg[29]_i_1_n_6 ;
  wire \gmem_addr_reg_737_reg[29]_i_1_n_7 ;
  wire \gmem_addr_reg_737_reg[33]_i_1_n_0 ;
  wire \gmem_addr_reg_737_reg[33]_i_1_n_1 ;
  wire \gmem_addr_reg_737_reg[33]_i_1_n_2 ;
  wire \gmem_addr_reg_737_reg[33]_i_1_n_3 ;
  wire \gmem_addr_reg_737_reg[33]_i_1_n_4 ;
  wire \gmem_addr_reg_737_reg[33]_i_1_n_5 ;
  wire \gmem_addr_reg_737_reg[33]_i_1_n_6 ;
  wire \gmem_addr_reg_737_reg[33]_i_1_n_7 ;
  wire \gmem_addr_reg_737_reg[37]_i_1_n_0 ;
  wire \gmem_addr_reg_737_reg[37]_i_1_n_1 ;
  wire \gmem_addr_reg_737_reg[37]_i_1_n_2 ;
  wire \gmem_addr_reg_737_reg[37]_i_1_n_3 ;
  wire \gmem_addr_reg_737_reg[37]_i_1_n_4 ;
  wire \gmem_addr_reg_737_reg[37]_i_1_n_5 ;
  wire \gmem_addr_reg_737_reg[37]_i_1_n_6 ;
  wire \gmem_addr_reg_737_reg[37]_i_1_n_7 ;
  wire \gmem_addr_reg_737_reg[41]_i_1_n_0 ;
  wire \gmem_addr_reg_737_reg[41]_i_1_n_1 ;
  wire \gmem_addr_reg_737_reg[41]_i_1_n_2 ;
  wire \gmem_addr_reg_737_reg[41]_i_1_n_3 ;
  wire \gmem_addr_reg_737_reg[41]_i_1_n_4 ;
  wire \gmem_addr_reg_737_reg[41]_i_1_n_5 ;
  wire \gmem_addr_reg_737_reg[41]_i_1_n_6 ;
  wire \gmem_addr_reg_737_reg[41]_i_1_n_7 ;
  wire \gmem_addr_reg_737_reg[45]_i_1_n_0 ;
  wire \gmem_addr_reg_737_reg[45]_i_1_n_1 ;
  wire \gmem_addr_reg_737_reg[45]_i_1_n_2 ;
  wire \gmem_addr_reg_737_reg[45]_i_1_n_3 ;
  wire \gmem_addr_reg_737_reg[45]_i_1_n_4 ;
  wire \gmem_addr_reg_737_reg[45]_i_1_n_5 ;
  wire \gmem_addr_reg_737_reg[45]_i_1_n_6 ;
  wire \gmem_addr_reg_737_reg[45]_i_1_n_7 ;
  wire \gmem_addr_reg_737_reg[49]_i_1_n_0 ;
  wire \gmem_addr_reg_737_reg[49]_i_1_n_1 ;
  wire \gmem_addr_reg_737_reg[49]_i_1_n_2 ;
  wire \gmem_addr_reg_737_reg[49]_i_1_n_3 ;
  wire \gmem_addr_reg_737_reg[49]_i_1_n_4 ;
  wire \gmem_addr_reg_737_reg[49]_i_1_n_5 ;
  wire \gmem_addr_reg_737_reg[49]_i_1_n_6 ;
  wire \gmem_addr_reg_737_reg[49]_i_1_n_7 ;
  wire \gmem_addr_reg_737_reg[53]_i_1_n_0 ;
  wire \gmem_addr_reg_737_reg[53]_i_1_n_1 ;
  wire \gmem_addr_reg_737_reg[53]_i_1_n_2 ;
  wire \gmem_addr_reg_737_reg[53]_i_1_n_3 ;
  wire \gmem_addr_reg_737_reg[53]_i_1_n_4 ;
  wire \gmem_addr_reg_737_reg[53]_i_1_n_5 ;
  wire \gmem_addr_reg_737_reg[53]_i_1_n_6 ;
  wire \gmem_addr_reg_737_reg[53]_i_1_n_7 ;
  wire \gmem_addr_reg_737_reg[57]_i_1_n_0 ;
  wire \gmem_addr_reg_737_reg[57]_i_1_n_1 ;
  wire \gmem_addr_reg_737_reg[57]_i_1_n_2 ;
  wire \gmem_addr_reg_737_reg[57]_i_1_n_3 ;
  wire \gmem_addr_reg_737_reg[57]_i_1_n_4 ;
  wire \gmem_addr_reg_737_reg[57]_i_1_n_5 ;
  wire \gmem_addr_reg_737_reg[57]_i_1_n_6 ;
  wire \gmem_addr_reg_737_reg[57]_i_1_n_7 ;
  wire \gmem_addr_reg_737_reg[5]_i_1_n_0 ;
  wire \gmem_addr_reg_737_reg[5]_i_1_n_1 ;
  wire \gmem_addr_reg_737_reg[5]_i_1_n_2 ;
  wire \gmem_addr_reg_737_reg[5]_i_1_n_3 ;
  wire \gmem_addr_reg_737_reg[5]_i_1_n_4 ;
  wire \gmem_addr_reg_737_reg[5]_i_1_n_5 ;
  wire \gmem_addr_reg_737_reg[5]_i_1_n_6 ;
  wire \gmem_addr_reg_737_reg[5]_i_1_n_7 ;
  wire \gmem_addr_reg_737_reg[61]_i_1_n_1 ;
  wire \gmem_addr_reg_737_reg[61]_i_1_n_2 ;
  wire \gmem_addr_reg_737_reg[61]_i_1_n_3 ;
  wire \gmem_addr_reg_737_reg[61]_i_1_n_5 ;
  wire \gmem_addr_reg_737_reg[61]_i_1_n_6 ;
  wire \gmem_addr_reg_737_reg[61]_i_1_n_7 ;
  wire \gmem_addr_reg_737_reg[9]_i_1_n_0 ;
  wire \gmem_addr_reg_737_reg[9]_i_1_n_1 ;
  wire \gmem_addr_reg_737_reg[9]_i_1_n_2 ;
  wire \gmem_addr_reg_737_reg[9]_i_1_n_3 ;
  wire \gmem_addr_reg_737_reg[9]_i_1_n_4 ;
  wire \gmem_addr_reg_737_reg[9]_i_1_n_5 ;
  wire \gmem_addr_reg_737_reg[9]_i_1_n_6 ;
  wire \gmem_addr_reg_737_reg[9]_i_1_n_7 ;
  wire gmem_m_axi_U_n_110;
  wire gmem_m_axi_U_n_116;
  wire gmem_m_axi_U_n_7;
  wire gmem_m_axi_U_n_9;
  wire [31:0]grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_acc_out;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_ap_start_reg_reg_n_0;
  wire [61:0]grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_ARADDR;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_ARVALID;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_RREADY;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_167;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_168;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_169;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_170;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_171;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_172;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_173;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_174;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_175;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_176;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_177;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_178;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_179;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_180;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_181;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_182;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_183;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_184;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_185;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_186;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_187;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_188;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_189;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_190;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_191;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_192;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_193;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_194;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_195;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_196;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_197;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_198;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_199;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_200;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_201;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_202;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_203;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_204;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_205;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_206;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_207;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_208;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_209;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_210;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_211;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_212;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_213;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_214;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_215;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_216;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_217;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_218;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_219;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_220;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_221;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_222;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_223;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_224;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_225;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_226;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_227;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_228;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_229;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_230;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_231;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_232;
  wire [61:16]grp_fu_291_p2;
  wire [61:16]grp_fu_443_p2;
  wire grp_fu_443_p_ce;
  wire [31:0]iFilter_V_fu_122;
  wire icmp_ln1027;
  wire icmp_ln1027_2_fu_476_p2;
  wire icmp_ln1027_3_fu_384_p2;
  wire \icmp_ln1027_reg_684[0]_i_1_n_0 ;
  wire \icmp_ln1027_reg_684[0]_i_2_n_0 ;
  wire \icmp_ln1027_reg_684[0]_i_3_n_0 ;
  wire \icmp_ln1027_reg_684[0]_i_4_n_0 ;
  wire \icmp_ln1027_reg_684[0]_i_5_n_0 ;
  wire \icmp_ln1027_reg_684[0]_i_6_n_0 ;
  wire \icmp_ln1027_reg_684[0]_i_7_n_0 ;
  wire [64:0]indvar_flatten81_fu_126;
  wire \indvar_flatten81_fu_126[64]_i_2_n_0 ;
  wire [31:0]inputHeight;
  wire [31:0]inputHeight_read_reg_545;
  wire [31:0]inputWidth;
  wire [63:1]input_r;
  wire \input_r_read_reg_580_reg_n_0_[10] ;
  wire \input_r_read_reg_580_reg_n_0_[11] ;
  wire \input_r_read_reg_580_reg_n_0_[12] ;
  wire \input_r_read_reg_580_reg_n_0_[13] ;
  wire \input_r_read_reg_580_reg_n_0_[14] ;
  wire \input_r_read_reg_580_reg_n_0_[15] ;
  wire \input_r_read_reg_580_reg_n_0_[16] ;
  wire \input_r_read_reg_580_reg_n_0_[17] ;
  wire \input_r_read_reg_580_reg_n_0_[18] ;
  wire \input_r_read_reg_580_reg_n_0_[19] ;
  wire \input_r_read_reg_580_reg_n_0_[1] ;
  wire \input_r_read_reg_580_reg_n_0_[20] ;
  wire \input_r_read_reg_580_reg_n_0_[21] ;
  wire \input_r_read_reg_580_reg_n_0_[22] ;
  wire \input_r_read_reg_580_reg_n_0_[23] ;
  wire \input_r_read_reg_580_reg_n_0_[24] ;
  wire \input_r_read_reg_580_reg_n_0_[25] ;
  wire \input_r_read_reg_580_reg_n_0_[26] ;
  wire \input_r_read_reg_580_reg_n_0_[27] ;
  wire \input_r_read_reg_580_reg_n_0_[28] ;
  wire \input_r_read_reg_580_reg_n_0_[29] ;
  wire \input_r_read_reg_580_reg_n_0_[2] ;
  wire \input_r_read_reg_580_reg_n_0_[30] ;
  wire \input_r_read_reg_580_reg_n_0_[31] ;
  wire \input_r_read_reg_580_reg_n_0_[32] ;
  wire \input_r_read_reg_580_reg_n_0_[33] ;
  wire \input_r_read_reg_580_reg_n_0_[34] ;
  wire \input_r_read_reg_580_reg_n_0_[35] ;
  wire \input_r_read_reg_580_reg_n_0_[36] ;
  wire \input_r_read_reg_580_reg_n_0_[37] ;
  wire \input_r_read_reg_580_reg_n_0_[38] ;
  wire \input_r_read_reg_580_reg_n_0_[39] ;
  wire \input_r_read_reg_580_reg_n_0_[3] ;
  wire \input_r_read_reg_580_reg_n_0_[40] ;
  wire \input_r_read_reg_580_reg_n_0_[41] ;
  wire \input_r_read_reg_580_reg_n_0_[42] ;
  wire \input_r_read_reg_580_reg_n_0_[43] ;
  wire \input_r_read_reg_580_reg_n_0_[44] ;
  wire \input_r_read_reg_580_reg_n_0_[45] ;
  wire \input_r_read_reg_580_reg_n_0_[46] ;
  wire \input_r_read_reg_580_reg_n_0_[47] ;
  wire \input_r_read_reg_580_reg_n_0_[48] ;
  wire \input_r_read_reg_580_reg_n_0_[49] ;
  wire \input_r_read_reg_580_reg_n_0_[4] ;
  wire \input_r_read_reg_580_reg_n_0_[50] ;
  wire \input_r_read_reg_580_reg_n_0_[51] ;
  wire \input_r_read_reg_580_reg_n_0_[52] ;
  wire \input_r_read_reg_580_reg_n_0_[53] ;
  wire \input_r_read_reg_580_reg_n_0_[54] ;
  wire \input_r_read_reg_580_reg_n_0_[55] ;
  wire \input_r_read_reg_580_reg_n_0_[56] ;
  wire \input_r_read_reg_580_reg_n_0_[57] ;
  wire \input_r_read_reg_580_reg_n_0_[58] ;
  wire \input_r_read_reg_580_reg_n_0_[59] ;
  wire \input_r_read_reg_580_reg_n_0_[5] ;
  wire \input_r_read_reg_580_reg_n_0_[60] ;
  wire \input_r_read_reg_580_reg_n_0_[61] ;
  wire \input_r_read_reg_580_reg_n_0_[62] ;
  wire \input_r_read_reg_580_reg_n_0_[63] ;
  wire \input_r_read_reg_580_reg_n_0_[6] ;
  wire \input_r_read_reg_580_reg_n_0_[7] ;
  wire \input_r_read_reg_580_reg_n_0_[8] ;
  wire \input_r_read_reg_580_reg_n_0_[9] ;
  wire int_convHeight;
  wire int_convWidth;
  wire int_numFilters;
  wire interrupt;
  wire [33:33]\load_unit/beat_pack ;
  wire \load_unit/ready_for_outstanding ;
  wire [63:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [63:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire mul_32ns_32ns_62_2_1_U30_n_0;
  wire mul_32ns_32ns_62_2_1_U30_n_1;
  wire mul_32ns_32ns_62_2_1_U30_n_10;
  wire mul_32ns_32ns_62_2_1_U30_n_11;
  wire mul_32ns_32ns_62_2_1_U30_n_12;
  wire mul_32ns_32ns_62_2_1_U30_n_13;
  wire mul_32ns_32ns_62_2_1_U30_n_14;
  wire mul_32ns_32ns_62_2_1_U30_n_15;
  wire mul_32ns_32ns_62_2_1_U30_n_2;
  wire mul_32ns_32ns_62_2_1_U30_n_3;
  wire mul_32ns_32ns_62_2_1_U30_n_4;
  wire mul_32ns_32ns_62_2_1_U30_n_5;
  wire mul_32ns_32ns_62_2_1_U30_n_6;
  wire mul_32ns_32ns_62_2_1_U30_n_7;
  wire mul_32ns_32ns_62_2_1_U30_n_8;
  wire mul_32ns_32ns_62_2_1_U30_n_9;
  wire mul_32ns_32ns_62_2_1_U34_n_46;
  wire mul_32ns_32ns_62_2_1_U34_n_47;
  wire mul_32ns_32ns_62_2_1_U34_n_48;
  wire mul_32ns_32ns_62_2_1_U34_n_49;
  wire mul_32ns_32ns_62_2_1_U34_n_50;
  wire mul_32ns_32ns_62_2_1_U34_n_51;
  wire mul_32ns_32ns_62_2_1_U34_n_52;
  wire mul_32ns_32ns_62_2_1_U34_n_53;
  wire mul_32ns_32ns_62_2_1_U34_n_54;
  wire mul_32ns_32ns_62_2_1_U34_n_55;
  wire mul_32ns_32ns_62_2_1_U34_n_56;
  wire mul_32ns_32ns_62_2_1_U34_n_57;
  wire mul_32ns_32ns_62_2_1_U34_n_58;
  wire mul_32ns_32ns_62_2_1_U34_n_59;
  wire mul_32ns_32ns_62_2_1_U34_n_60;
  wire mul_32ns_32ns_62_2_1_U34_n_61;
  wire mul_32ns_32ns_64_2_1_U28_n_48;
  wire mul_32ns_32ns_64_2_1_U28_n_49;
  wire mul_32ns_32ns_64_2_1_U28_n_50;
  wire mul_32ns_32ns_64_2_1_U28_n_51;
  wire mul_32ns_32ns_64_2_1_U28_n_52;
  wire mul_32ns_32ns_64_2_1_U28_n_53;
  wire mul_32ns_32ns_64_2_1_U28_n_54;
  wire mul_32ns_32ns_64_2_1_U28_n_55;
  wire mul_32ns_32ns_64_2_1_U28_n_56;
  wire mul_32ns_32ns_64_2_1_U28_n_57;
  wire mul_32ns_32ns_64_2_1_U28_n_58;
  wire mul_32ns_32ns_64_2_1_U28_n_59;
  wire mul_32ns_32ns_64_2_1_U28_n_60;
  wire mul_32ns_32ns_64_2_1_U28_n_61;
  wire mul_32ns_32ns_64_2_1_U28_n_62;
  wire mul_32ns_32ns_64_2_1_U28_n_63;
  wire mul_32ns_33ns_65_2_1_U31_n_49;
  wire mul_32ns_33ns_65_2_1_U31_n_50;
  wire mul_32ns_33ns_65_2_1_U31_n_51;
  wire mul_32ns_33ns_65_2_1_U31_n_52;
  wire mul_32ns_33ns_65_2_1_U31_n_53;
  wire mul_32ns_33ns_65_2_1_U31_n_54;
  wire mul_32ns_33ns_65_2_1_U31_n_55;
  wire mul_32ns_33ns_65_2_1_U31_n_56;
  wire mul_32ns_33ns_65_2_1_U31_n_57;
  wire mul_32ns_33ns_65_2_1_U31_n_58;
  wire mul_32ns_33ns_65_2_1_U31_n_59;
  wire mul_32ns_33ns_65_2_1_U31_n_60;
  wire mul_32ns_33ns_65_2_1_U31_n_61;
  wire mul_32ns_33ns_65_2_1_U31_n_62;
  wire mul_32ns_33ns_65_2_1_U31_n_63;
  wire mul_32ns_33ns_65_2_1_U31_n_64;
  wire mul_32ns_33s_64_2_1_U32_n_0;
  wire mul_32ns_33s_64_2_1_U32_n_114;
  wire mul_32ns_33s_64_2_1_U32_n_115;
  wire mul_32ns_33s_64_2_1_U32_n_116;
  wire mul_32ns_33s_64_2_1_U32_n_117;
  wire mul_32ns_33s_64_2_1_U32_n_118;
  wire mul_32ns_33s_64_2_1_U32_n_119;
  wire mul_32ns_33s_64_2_1_U32_n_120;
  wire mul_32ns_33s_64_2_1_U32_n_121;
  wire mul_32ns_33s_64_2_1_U32_n_122;
  wire mul_32ns_33s_64_2_1_U32_n_123;
  wire mul_32ns_33s_64_2_1_U32_n_124;
  wire mul_32ns_33s_64_2_1_U32_n_125;
  wire mul_32ns_33s_64_2_1_U32_n_126;
  wire mul_32ns_33s_64_2_1_U32_n_127;
  wire mul_32ns_33s_64_2_1_U32_n_128;
  wire mul_32ns_33s_64_2_1_U32_n_129;
  wire mul_64s_35s_64_5_1_U33_n_0;
  wire mul_64s_35s_64_5_1_U33_n_10;
  wire mul_64s_35s_64_5_1_U33_n_11;
  wire mul_64s_35s_64_5_1_U33_n_12;
  wire mul_64s_35s_64_5_1_U33_n_13;
  wire mul_64s_35s_64_5_1_U33_n_14;
  wire mul_64s_35s_64_5_1_U33_n_15;
  wire mul_64s_35s_64_5_1_U33_n_16;
  wire mul_64s_35s_64_5_1_U33_n_17;
  wire mul_64s_35s_64_5_1_U33_n_18;
  wire mul_64s_35s_64_5_1_U33_n_19;
  wire mul_64s_35s_64_5_1_U33_n_20;
  wire mul_64s_35s_64_5_1_U33_n_21;
  wire mul_64s_35s_64_5_1_U33_n_22;
  wire mul_64s_35s_64_5_1_U33_n_23;
  wire mul_64s_35s_64_5_1_U33_n_24;
  wire mul_64s_35s_64_5_1_U33_n_25;
  wire mul_64s_35s_64_5_1_U33_n_26;
  wire mul_64s_35s_64_5_1_U33_n_27;
  wire mul_64s_35s_64_5_1_U33_n_28;
  wire mul_64s_35s_64_5_1_U33_n_29;
  wire mul_64s_35s_64_5_1_U33_n_30;
  wire mul_64s_35s_64_5_1_U33_n_31;
  wire mul_64s_35s_64_5_1_U33_n_32;
  wire mul_64s_35s_64_5_1_U33_n_33;
  wire mul_64s_35s_64_5_1_U33_n_34;
  wire mul_64s_35s_64_5_1_U33_n_35;
  wire mul_64s_35s_64_5_1_U33_n_36;
  wire mul_64s_35s_64_5_1_U33_n_37;
  wire mul_64s_35s_64_5_1_U33_n_38;
  wire mul_64s_35s_64_5_1_U33_n_39;
  wire mul_64s_35s_64_5_1_U33_n_4;
  wire mul_64s_35s_64_5_1_U33_n_40;
  wire mul_64s_35s_64_5_1_U33_n_41;
  wire mul_64s_35s_64_5_1_U33_n_42;
  wire mul_64s_35s_64_5_1_U33_n_43;
  wire mul_64s_35s_64_5_1_U33_n_44;
  wire mul_64s_35s_64_5_1_U33_n_45;
  wire mul_64s_35s_64_5_1_U33_n_46;
  wire mul_64s_35s_64_5_1_U33_n_47;
  wire mul_64s_35s_64_5_1_U33_n_48;
  wire mul_64s_35s_64_5_1_U33_n_49;
  wire mul_64s_35s_64_5_1_U33_n_5;
  wire mul_64s_35s_64_5_1_U33_n_50;
  wire mul_64s_35s_64_5_1_U33_n_51;
  wire mul_64s_35s_64_5_1_U33_n_52;
  wire mul_64s_35s_64_5_1_U33_n_53;
  wire mul_64s_35s_64_5_1_U33_n_54;
  wire mul_64s_35s_64_5_1_U33_n_55;
  wire mul_64s_35s_64_5_1_U33_n_56;
  wire mul_64s_35s_64_5_1_U33_n_57;
  wire mul_64s_35s_64_5_1_U33_n_58;
  wire mul_64s_35s_64_5_1_U33_n_59;
  wire mul_64s_35s_64_5_1_U33_n_6;
  wire mul_64s_35s_64_5_1_U33_n_60;
  wire mul_64s_35s_64_5_1_U33_n_61;
  wire mul_64s_35s_64_5_1_U33_n_62;
  wire mul_64s_35s_64_5_1_U33_n_63;
  wire mul_64s_35s_64_5_1_U33_n_64;
  wire mul_64s_35s_64_5_1_U33_n_65;
  wire mul_64s_35s_64_5_1_U33_n_66;
  wire mul_64s_35s_64_5_1_U33_n_67;
  wire mul_64s_35s_64_5_1_U33_n_7;
  wire mul_64s_35s_64_5_1_U33_n_8;
  wire mul_64s_35s_64_5_1_U33_n_9;
  wire [61:0]mul_ln1027_1;
  wire [63:0]mul_ln1027_reg_717;
  wire [63:0]mul_ln15;
  wire [95:0]mul_ln15_1;
  wire [64:0]mul_ln15_2_reg_679;
  wire [31:0]numChannels;
  wire [31:0]numChannels_cast_reg_649;
  wire \numChannels_read_reg_564_reg_n_0_[0] ;
  wire \numChannels_read_reg_564_reg_n_0_[10] ;
  wire \numChannels_read_reg_564_reg_n_0_[11] ;
  wire \numChannels_read_reg_564_reg_n_0_[12] ;
  wire \numChannels_read_reg_564_reg_n_0_[13] ;
  wire \numChannels_read_reg_564_reg_n_0_[14] ;
  wire \numChannels_read_reg_564_reg_n_0_[15] ;
  wire \numChannels_read_reg_564_reg_n_0_[16] ;
  wire \numChannels_read_reg_564_reg_n_0_[17] ;
  wire \numChannels_read_reg_564_reg_n_0_[18] ;
  wire \numChannels_read_reg_564_reg_n_0_[19] ;
  wire \numChannels_read_reg_564_reg_n_0_[1] ;
  wire \numChannels_read_reg_564_reg_n_0_[20] ;
  wire \numChannels_read_reg_564_reg_n_0_[21] ;
  wire \numChannels_read_reg_564_reg_n_0_[22] ;
  wire \numChannels_read_reg_564_reg_n_0_[23] ;
  wire \numChannels_read_reg_564_reg_n_0_[24] ;
  wire \numChannels_read_reg_564_reg_n_0_[25] ;
  wire \numChannels_read_reg_564_reg_n_0_[26] ;
  wire \numChannels_read_reg_564_reg_n_0_[27] ;
  wire \numChannels_read_reg_564_reg_n_0_[28] ;
  wire \numChannels_read_reg_564_reg_n_0_[29] ;
  wire \numChannels_read_reg_564_reg_n_0_[2] ;
  wire \numChannels_read_reg_564_reg_n_0_[30] ;
  wire \numChannels_read_reg_564_reg_n_0_[31] ;
  wire \numChannels_read_reg_564_reg_n_0_[3] ;
  wire \numChannels_read_reg_564_reg_n_0_[4] ;
  wire \numChannels_read_reg_564_reg_n_0_[5] ;
  wire \numChannels_read_reg_564_reg_n_0_[6] ;
  wire \numChannels_read_reg_564_reg_n_0_[7] ;
  wire \numChannels_read_reg_564_reg_n_0_[8] ;
  wire \numChannels_read_reg_564_reg_n_0_[9] ;
  wire [31:0]\or ;
  wire [31:0]or0_out;
  wire [31:0]or3_out;
  wire [63:0]output_r;
  wire [63:0]output_r_read_reg_575;
  wire p_0_in;
  wire [63:16]p_tmp_reg__1;
  wire [64:16]p_tmp_reg__1_0;
  wire [63:16]p_tmp_reg__1_1;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]select_ln1027_1_fu_412_p3;
  wire [31:0]select_ln1027_1_reg_705;
  wire select_ln1027_reg_697;
  wire \select_ln1027_reg_697[31]_i_10_n_0 ;
  wire \select_ln1027_reg_697[31]_i_11_n_0 ;
  wire \select_ln1027_reg_697[31]_i_12_n_0 ;
  wire \select_ln1027_reg_697[31]_i_13_n_0 ;
  wire \select_ln1027_reg_697[31]_i_15_n_0 ;
  wire \select_ln1027_reg_697[31]_i_16_n_0 ;
  wire \select_ln1027_reg_697[31]_i_17_n_0 ;
  wire \select_ln1027_reg_697[31]_i_18_n_0 ;
  wire \select_ln1027_reg_697[31]_i_19_n_0 ;
  wire \select_ln1027_reg_697[31]_i_20_n_0 ;
  wire \select_ln1027_reg_697[31]_i_21_n_0 ;
  wire \select_ln1027_reg_697[31]_i_22_n_0 ;
  wire \select_ln1027_reg_697[31]_i_24_n_0 ;
  wire \select_ln1027_reg_697[31]_i_25_n_0 ;
  wire \select_ln1027_reg_697[31]_i_26_n_0 ;
  wire \select_ln1027_reg_697[31]_i_27_n_0 ;
  wire \select_ln1027_reg_697[31]_i_28_n_0 ;
  wire \select_ln1027_reg_697[31]_i_29_n_0 ;
  wire \select_ln1027_reg_697[31]_i_30_n_0 ;
  wire \select_ln1027_reg_697[31]_i_31_n_0 ;
  wire \select_ln1027_reg_697[31]_i_32_n_0 ;
  wire \select_ln1027_reg_697[31]_i_33_n_0 ;
  wire \select_ln1027_reg_697[31]_i_34_n_0 ;
  wire \select_ln1027_reg_697[31]_i_35_n_0 ;
  wire \select_ln1027_reg_697[31]_i_36_n_0 ;
  wire \select_ln1027_reg_697[31]_i_37_n_0 ;
  wire \select_ln1027_reg_697[31]_i_38_n_0 ;
  wire \select_ln1027_reg_697[31]_i_39_n_0 ;
  wire \select_ln1027_reg_697[31]_i_4_n_0 ;
  wire \select_ln1027_reg_697[31]_i_6_n_0 ;
  wire \select_ln1027_reg_697[31]_i_7_n_0 ;
  wire \select_ln1027_reg_697[31]_i_8_n_0 ;
  wire \select_ln1027_reg_697[31]_i_9_n_0 ;
  wire \select_ln1027_reg_697_reg[31]_i_14_n_0 ;
  wire \select_ln1027_reg_697_reg[31]_i_14_n_1 ;
  wire \select_ln1027_reg_697_reg[31]_i_14_n_2 ;
  wire \select_ln1027_reg_697_reg[31]_i_14_n_3 ;
  wire \select_ln1027_reg_697_reg[31]_i_23_n_0 ;
  wire \select_ln1027_reg_697_reg[31]_i_23_n_1 ;
  wire \select_ln1027_reg_697_reg[31]_i_23_n_2 ;
  wire \select_ln1027_reg_697_reg[31]_i_23_n_3 ;
  wire \select_ln1027_reg_697_reg[31]_i_3_n_0 ;
  wire \select_ln1027_reg_697_reg[31]_i_3_n_1 ;
  wire \select_ln1027_reg_697_reg[31]_i_3_n_2 ;
  wire \select_ln1027_reg_697_reg[31]_i_3_n_3 ;
  wire \select_ln1027_reg_697_reg[31]_i_5_n_0 ;
  wire \select_ln1027_reg_697_reg[31]_i_5_n_1 ;
  wire \select_ln1027_reg_697_reg[31]_i_5_n_2 ;
  wire \select_ln1027_reg_697_reg[31]_i_5_n_3 ;
  wire \select_ln1027_reg_697_reg_n_0_[0] ;
  wire \select_ln1027_reg_697_reg_n_0_[10] ;
  wire \select_ln1027_reg_697_reg_n_0_[11] ;
  wire \select_ln1027_reg_697_reg_n_0_[12] ;
  wire \select_ln1027_reg_697_reg_n_0_[13] ;
  wire \select_ln1027_reg_697_reg_n_0_[14] ;
  wire \select_ln1027_reg_697_reg_n_0_[15] ;
  wire \select_ln1027_reg_697_reg_n_0_[16] ;
  wire \select_ln1027_reg_697_reg_n_0_[17] ;
  wire \select_ln1027_reg_697_reg_n_0_[18] ;
  wire \select_ln1027_reg_697_reg_n_0_[19] ;
  wire \select_ln1027_reg_697_reg_n_0_[1] ;
  wire \select_ln1027_reg_697_reg_n_0_[20] ;
  wire \select_ln1027_reg_697_reg_n_0_[21] ;
  wire \select_ln1027_reg_697_reg_n_0_[22] ;
  wire \select_ln1027_reg_697_reg_n_0_[23] ;
  wire \select_ln1027_reg_697_reg_n_0_[24] ;
  wire \select_ln1027_reg_697_reg_n_0_[25] ;
  wire \select_ln1027_reg_697_reg_n_0_[26] ;
  wire \select_ln1027_reg_697_reg_n_0_[27] ;
  wire \select_ln1027_reg_697_reg_n_0_[28] ;
  wire \select_ln1027_reg_697_reg_n_0_[29] ;
  wire \select_ln1027_reg_697_reg_n_0_[2] ;
  wire \select_ln1027_reg_697_reg_n_0_[30] ;
  wire \select_ln1027_reg_697_reg_n_0_[31] ;
  wire \select_ln1027_reg_697_reg_n_0_[3] ;
  wire \select_ln1027_reg_697_reg_n_0_[4] ;
  wire \select_ln1027_reg_697_reg_n_0_[5] ;
  wire \select_ln1027_reg_697_reg_n_0_[6] ;
  wire \select_ln1027_reg_697_reg_n_0_[7] ;
  wire \select_ln1027_reg_697_reg_n_0_[8] ;
  wire \select_ln1027_reg_697_reg_n_0_[9] ;
  wire [32:1]sub_i_i434_fu_312_p2;
  wire [32:0]sub_i_i434_reg_644;
  wire \sub_i_i434_reg_644[11]_i_2_n_0 ;
  wire \sub_i_i434_reg_644[11]_i_3_n_0 ;
  wire \sub_i_i434_reg_644[11]_i_4_n_0 ;
  wire \sub_i_i434_reg_644[11]_i_5_n_0 ;
  wire \sub_i_i434_reg_644[15]_i_2_n_0 ;
  wire \sub_i_i434_reg_644[15]_i_3_n_0 ;
  wire \sub_i_i434_reg_644[15]_i_4_n_0 ;
  wire \sub_i_i434_reg_644[15]_i_5_n_0 ;
  wire \sub_i_i434_reg_644[19]_i_2_n_0 ;
  wire \sub_i_i434_reg_644[19]_i_3_n_0 ;
  wire \sub_i_i434_reg_644[19]_i_4_n_0 ;
  wire \sub_i_i434_reg_644[19]_i_5_n_0 ;
  wire \sub_i_i434_reg_644[23]_i_2_n_0 ;
  wire \sub_i_i434_reg_644[23]_i_3_n_0 ;
  wire \sub_i_i434_reg_644[23]_i_4_n_0 ;
  wire \sub_i_i434_reg_644[23]_i_5_n_0 ;
  wire \sub_i_i434_reg_644[27]_i_2_n_0 ;
  wire \sub_i_i434_reg_644[27]_i_3_n_0 ;
  wire \sub_i_i434_reg_644[27]_i_4_n_0 ;
  wire \sub_i_i434_reg_644[27]_i_5_n_0 ;
  wire \sub_i_i434_reg_644[31]_i_2_n_0 ;
  wire \sub_i_i434_reg_644[31]_i_3_n_0 ;
  wire \sub_i_i434_reg_644[31]_i_4_n_0 ;
  wire \sub_i_i434_reg_644[31]_i_5_n_0 ;
  wire \sub_i_i434_reg_644[7]_i_2_n_0 ;
  wire \sub_i_i434_reg_644[7]_i_3_n_0 ;
  wire \sub_i_i434_reg_644[7]_i_4_n_0 ;
  wire \sub_i_i434_reg_644[7]_i_5_n_0 ;
  wire \sub_i_i434_reg_644_reg[11]_i_1_n_0 ;
  wire \sub_i_i434_reg_644_reg[11]_i_1_n_1 ;
  wire \sub_i_i434_reg_644_reg[11]_i_1_n_2 ;
  wire \sub_i_i434_reg_644_reg[11]_i_1_n_3 ;
  wire \sub_i_i434_reg_644_reg[15]_i_1_n_0 ;
  wire \sub_i_i434_reg_644_reg[15]_i_1_n_1 ;
  wire \sub_i_i434_reg_644_reg[15]_i_1_n_2 ;
  wire \sub_i_i434_reg_644_reg[15]_i_1_n_3 ;
  wire \sub_i_i434_reg_644_reg[19]_i_1_n_0 ;
  wire \sub_i_i434_reg_644_reg[19]_i_1_n_1 ;
  wire \sub_i_i434_reg_644_reg[19]_i_1_n_2 ;
  wire \sub_i_i434_reg_644_reg[19]_i_1_n_3 ;
  wire \sub_i_i434_reg_644_reg[23]_i_1_n_0 ;
  wire \sub_i_i434_reg_644_reg[23]_i_1_n_1 ;
  wire \sub_i_i434_reg_644_reg[23]_i_1_n_2 ;
  wire \sub_i_i434_reg_644_reg[23]_i_1_n_3 ;
  wire \sub_i_i434_reg_644_reg[27]_i_1_n_0 ;
  wire \sub_i_i434_reg_644_reg[27]_i_1_n_1 ;
  wire \sub_i_i434_reg_644_reg[27]_i_1_n_2 ;
  wire \sub_i_i434_reg_644_reg[27]_i_1_n_3 ;
  wire \sub_i_i434_reg_644_reg[31]_i_1_n_0 ;
  wire \sub_i_i434_reg_644_reg[31]_i_1_n_1 ;
  wire \sub_i_i434_reg_644_reg[31]_i_1_n_2 ;
  wire \sub_i_i434_reg_644_reg[31]_i_1_n_3 ;
  wire \sub_i_i434_reg_644_reg[32]_inv_i_2_n_3 ;
  wire \sub_i_i434_reg_644_reg[7]_i_1_n_0 ;
  wire \sub_i_i434_reg_644_reg[7]_i_1_n_1 ;
  wire \sub_i_i434_reg_644_reg[7]_i_1_n_2 ;
  wire \sub_i_i434_reg_644_reg[7]_i_1_n_3 ;
  wire [32:0]sub_i_i464_fu_279_p2;
  wire [32:0]sub_i_i464_reg_617;
  wire [33:2]tmp_1_fu_330_p3;
  wire [31:0]x_V_1_fu_481_p2;
  wire [31:0]x_V_1_reg_751;
  wire \x_V_1_reg_751_reg[12]_i_1_n_0 ;
  wire \x_V_1_reg_751_reg[12]_i_1_n_1 ;
  wire \x_V_1_reg_751_reg[12]_i_1_n_2 ;
  wire \x_V_1_reg_751_reg[12]_i_1_n_3 ;
  wire \x_V_1_reg_751_reg[16]_i_1_n_0 ;
  wire \x_V_1_reg_751_reg[16]_i_1_n_1 ;
  wire \x_V_1_reg_751_reg[16]_i_1_n_2 ;
  wire \x_V_1_reg_751_reg[16]_i_1_n_3 ;
  wire \x_V_1_reg_751_reg[20]_i_1_n_0 ;
  wire \x_V_1_reg_751_reg[20]_i_1_n_1 ;
  wire \x_V_1_reg_751_reg[20]_i_1_n_2 ;
  wire \x_V_1_reg_751_reg[20]_i_1_n_3 ;
  wire \x_V_1_reg_751_reg[24]_i_1_n_0 ;
  wire \x_V_1_reg_751_reg[24]_i_1_n_1 ;
  wire \x_V_1_reg_751_reg[24]_i_1_n_2 ;
  wire \x_V_1_reg_751_reg[24]_i_1_n_3 ;
  wire \x_V_1_reg_751_reg[28]_i_1_n_0 ;
  wire \x_V_1_reg_751_reg[28]_i_1_n_1 ;
  wire \x_V_1_reg_751_reg[28]_i_1_n_2 ;
  wire \x_V_1_reg_751_reg[28]_i_1_n_3 ;
  wire \x_V_1_reg_751_reg[31]_i_1_n_2 ;
  wire \x_V_1_reg_751_reg[31]_i_1_n_3 ;
  wire \x_V_1_reg_751_reg[4]_i_1_n_0 ;
  wire \x_V_1_reg_751_reg[4]_i_1_n_1 ;
  wire \x_V_1_reg_751_reg[4]_i_1_n_2 ;
  wire \x_V_1_reg_751_reg[4]_i_1_n_3 ;
  wire \x_V_1_reg_751_reg[8]_i_1_n_0 ;
  wire \x_V_1_reg_751_reg[8]_i_1_n_1 ;
  wire \x_V_1_reg_751_reg[8]_i_1_n_2 ;
  wire \x_V_1_reg_751_reg[8]_i_1_n_3 ;
  wire x_V_reg_203;
  wire [31:0]y_V_3_fu_487_p2;
  wire [31:0]y_V_fu_118;
  wire \y_V_fu_118_reg[12]_i_1_n_0 ;
  wire \y_V_fu_118_reg[12]_i_1_n_1 ;
  wire \y_V_fu_118_reg[12]_i_1_n_2 ;
  wire \y_V_fu_118_reg[12]_i_1_n_3 ;
  wire \y_V_fu_118_reg[16]_i_1_n_0 ;
  wire \y_V_fu_118_reg[16]_i_1_n_1 ;
  wire \y_V_fu_118_reg[16]_i_1_n_2 ;
  wire \y_V_fu_118_reg[16]_i_1_n_3 ;
  wire \y_V_fu_118_reg[20]_i_1_n_0 ;
  wire \y_V_fu_118_reg[20]_i_1_n_1 ;
  wire \y_V_fu_118_reg[20]_i_1_n_2 ;
  wire \y_V_fu_118_reg[20]_i_1_n_3 ;
  wire \y_V_fu_118_reg[24]_i_1_n_0 ;
  wire \y_V_fu_118_reg[24]_i_1_n_1 ;
  wire \y_V_fu_118_reg[24]_i_1_n_2 ;
  wire \y_V_fu_118_reg[24]_i_1_n_3 ;
  wire \y_V_fu_118_reg[28]_i_1_n_0 ;
  wire \y_V_fu_118_reg[28]_i_1_n_1 ;
  wire \y_V_fu_118_reg[28]_i_1_n_2 ;
  wire \y_V_fu_118_reg[28]_i_1_n_3 ;
  wire \y_V_fu_118_reg[31]_i_1_n_2 ;
  wire \y_V_fu_118_reg[31]_i_1_n_3 ;
  wire \y_V_fu_118_reg[4]_i_1_n_0 ;
  wire \y_V_fu_118_reg[4]_i_1_n_1 ;
  wire \y_V_fu_118_reg[4]_i_1_n_2 ;
  wire \y_V_fu_118_reg[4]_i_1_n_3 ;
  wire \y_V_fu_118_reg[8]_i_1_n_0 ;
  wire \y_V_fu_118_reg[8]_i_1_n_1 ;
  wire \y_V_fu_118_reg[8]_i_1_n_2 ;
  wire \y_V_fu_118_reg[8]_i_1_n_3 ;
  wire [31:0]zext_ln1027_3_fu_472_p1;
  wire [3:3]\NLW_add_ln1027_reg_692_reg[64]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_empty_reg_664_reg[31]_i_18_O_UNCONNECTED ;
  wire [3:3]\NLW_empty_reg_664_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_empty_reg_664_reg[31]_i_27_O_UNCONNECTED ;
  wire [3:1]\NLW_empty_reg_664_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_empty_reg_664_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_empty_reg_664_reg[31]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_empty_reg_664_reg[31]_i_9_O_UNCONNECTED ;
  wire [0:0]\NLW_empty_reg_664_reg[3]_i_1_O_UNCONNECTED ;
  wire [1:0]\NLW_gmem_addr_reg_737_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_reg_737_reg[61]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_select_ln1027_reg_697_reg[31]_i_14_O_UNCONNECTED ;
  wire [3:1]\NLW_select_ln1027_reg_697_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_select_ln1027_reg_697_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln1027_reg_697_reg[31]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln1027_reg_697_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln1027_reg_697_reg[31]_i_5_O_UNCONNECTED ;
  wire [3:1]\NLW_sub_i_i434_reg_644_reg[32]_inv_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_sub_i_i434_reg_644_reg[32]_inv_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_x_V_1_reg_751_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_x_V_1_reg_751_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_y_V_fu_118_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_y_V_fu_118_reg[31]_i_1_O_UNCONNECTED ;

  assign m_axi_gmem_ARADDR[63:2] = \^m_axi_gmem_ARADDR [63:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const0> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARUSER[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63:2] = \^m_axi_gmem_AWADDR [63:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const0> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWUSER[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign m_axi_gmem_WUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1027_reg_692[0]_i_1 
       (.I0(indvar_flatten81_fu_126[0]),
        .O(add_ln1027_fu_389_p2[0]));
  FDRE \add_ln1027_reg_692_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[0]),
        .Q(add_ln1027_reg_692[0]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[10]),
        .Q(add_ln1027_reg_692[10]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[11]),
        .Q(add_ln1027_reg_692[11]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[12]),
        .Q(add_ln1027_reg_692[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_reg_692_reg[12]_i_1 
       (.CI(\add_ln1027_reg_692_reg[8]_i_1_n_0 ),
        .CO({\add_ln1027_reg_692_reg[12]_i_1_n_0 ,\add_ln1027_reg_692_reg[12]_i_1_n_1 ,\add_ln1027_reg_692_reg[12]_i_1_n_2 ,\add_ln1027_reg_692_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_389_p2[12:9]),
        .S(indvar_flatten81_fu_126[12:9]));
  FDRE \add_ln1027_reg_692_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[13]),
        .Q(add_ln1027_reg_692[13]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[14]),
        .Q(add_ln1027_reg_692[14]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[15]),
        .Q(add_ln1027_reg_692[15]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[16]),
        .Q(add_ln1027_reg_692[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_reg_692_reg[16]_i_1 
       (.CI(\add_ln1027_reg_692_reg[12]_i_1_n_0 ),
        .CO({\add_ln1027_reg_692_reg[16]_i_1_n_0 ,\add_ln1027_reg_692_reg[16]_i_1_n_1 ,\add_ln1027_reg_692_reg[16]_i_1_n_2 ,\add_ln1027_reg_692_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_389_p2[16:13]),
        .S(indvar_flatten81_fu_126[16:13]));
  FDRE \add_ln1027_reg_692_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[17]),
        .Q(add_ln1027_reg_692[17]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[18]),
        .Q(add_ln1027_reg_692[18]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[19]),
        .Q(add_ln1027_reg_692[19]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[1]),
        .Q(add_ln1027_reg_692[1]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[20]),
        .Q(add_ln1027_reg_692[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_reg_692_reg[20]_i_1 
       (.CI(\add_ln1027_reg_692_reg[16]_i_1_n_0 ),
        .CO({\add_ln1027_reg_692_reg[20]_i_1_n_0 ,\add_ln1027_reg_692_reg[20]_i_1_n_1 ,\add_ln1027_reg_692_reg[20]_i_1_n_2 ,\add_ln1027_reg_692_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_389_p2[20:17]),
        .S(indvar_flatten81_fu_126[20:17]));
  FDRE \add_ln1027_reg_692_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[21]),
        .Q(add_ln1027_reg_692[21]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[22]),
        .Q(add_ln1027_reg_692[22]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[23]),
        .Q(add_ln1027_reg_692[23]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[24]),
        .Q(add_ln1027_reg_692[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_reg_692_reg[24]_i_1 
       (.CI(\add_ln1027_reg_692_reg[20]_i_1_n_0 ),
        .CO({\add_ln1027_reg_692_reg[24]_i_1_n_0 ,\add_ln1027_reg_692_reg[24]_i_1_n_1 ,\add_ln1027_reg_692_reg[24]_i_1_n_2 ,\add_ln1027_reg_692_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_389_p2[24:21]),
        .S(indvar_flatten81_fu_126[24:21]));
  FDRE \add_ln1027_reg_692_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[25]),
        .Q(add_ln1027_reg_692[25]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[26]),
        .Q(add_ln1027_reg_692[26]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[27]),
        .Q(add_ln1027_reg_692[27]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[28]),
        .Q(add_ln1027_reg_692[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_reg_692_reg[28]_i_1 
       (.CI(\add_ln1027_reg_692_reg[24]_i_1_n_0 ),
        .CO({\add_ln1027_reg_692_reg[28]_i_1_n_0 ,\add_ln1027_reg_692_reg[28]_i_1_n_1 ,\add_ln1027_reg_692_reg[28]_i_1_n_2 ,\add_ln1027_reg_692_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_389_p2[28:25]),
        .S(indvar_flatten81_fu_126[28:25]));
  FDRE \add_ln1027_reg_692_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[29]),
        .Q(add_ln1027_reg_692[29]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[2]),
        .Q(add_ln1027_reg_692[2]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[30]),
        .Q(add_ln1027_reg_692[30]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[31]),
        .Q(add_ln1027_reg_692[31]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[32]),
        .Q(add_ln1027_reg_692[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_reg_692_reg[32]_i_1 
       (.CI(\add_ln1027_reg_692_reg[28]_i_1_n_0 ),
        .CO({\add_ln1027_reg_692_reg[32]_i_1_n_0 ,\add_ln1027_reg_692_reg[32]_i_1_n_1 ,\add_ln1027_reg_692_reg[32]_i_1_n_2 ,\add_ln1027_reg_692_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_389_p2[32:29]),
        .S(indvar_flatten81_fu_126[32:29]));
  FDRE \add_ln1027_reg_692_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[33]),
        .Q(add_ln1027_reg_692[33]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[34]),
        .Q(add_ln1027_reg_692[34]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[35]),
        .Q(add_ln1027_reg_692[35]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[36]),
        .Q(add_ln1027_reg_692[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_reg_692_reg[36]_i_1 
       (.CI(\add_ln1027_reg_692_reg[32]_i_1_n_0 ),
        .CO({\add_ln1027_reg_692_reg[36]_i_1_n_0 ,\add_ln1027_reg_692_reg[36]_i_1_n_1 ,\add_ln1027_reg_692_reg[36]_i_1_n_2 ,\add_ln1027_reg_692_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_389_p2[36:33]),
        .S(indvar_flatten81_fu_126[36:33]));
  FDRE \add_ln1027_reg_692_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[37]),
        .Q(add_ln1027_reg_692[37]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[38]),
        .Q(add_ln1027_reg_692[38]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[39]),
        .Q(add_ln1027_reg_692[39]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[3]),
        .Q(add_ln1027_reg_692[3]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[40]),
        .Q(add_ln1027_reg_692[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_reg_692_reg[40]_i_1 
       (.CI(\add_ln1027_reg_692_reg[36]_i_1_n_0 ),
        .CO({\add_ln1027_reg_692_reg[40]_i_1_n_0 ,\add_ln1027_reg_692_reg[40]_i_1_n_1 ,\add_ln1027_reg_692_reg[40]_i_1_n_2 ,\add_ln1027_reg_692_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_389_p2[40:37]),
        .S(indvar_flatten81_fu_126[40:37]));
  FDRE \add_ln1027_reg_692_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[41]),
        .Q(add_ln1027_reg_692[41]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[42]),
        .Q(add_ln1027_reg_692[42]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[43]),
        .Q(add_ln1027_reg_692[43]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[44]),
        .Q(add_ln1027_reg_692[44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_reg_692_reg[44]_i_1 
       (.CI(\add_ln1027_reg_692_reg[40]_i_1_n_0 ),
        .CO({\add_ln1027_reg_692_reg[44]_i_1_n_0 ,\add_ln1027_reg_692_reg[44]_i_1_n_1 ,\add_ln1027_reg_692_reg[44]_i_1_n_2 ,\add_ln1027_reg_692_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_389_p2[44:41]),
        .S(indvar_flatten81_fu_126[44:41]));
  FDRE \add_ln1027_reg_692_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[45]),
        .Q(add_ln1027_reg_692[45]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[46]),
        .Q(add_ln1027_reg_692[46]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[47]),
        .Q(add_ln1027_reg_692[47]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[48]),
        .Q(add_ln1027_reg_692[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_reg_692_reg[48]_i_1 
       (.CI(\add_ln1027_reg_692_reg[44]_i_1_n_0 ),
        .CO({\add_ln1027_reg_692_reg[48]_i_1_n_0 ,\add_ln1027_reg_692_reg[48]_i_1_n_1 ,\add_ln1027_reg_692_reg[48]_i_1_n_2 ,\add_ln1027_reg_692_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_389_p2[48:45]),
        .S(indvar_flatten81_fu_126[48:45]));
  FDRE \add_ln1027_reg_692_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[49]),
        .Q(add_ln1027_reg_692[49]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[4]),
        .Q(add_ln1027_reg_692[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_reg_692_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln1027_reg_692_reg[4]_i_1_n_0 ,\add_ln1027_reg_692_reg[4]_i_1_n_1 ,\add_ln1027_reg_692_reg[4]_i_1_n_2 ,\add_ln1027_reg_692_reg[4]_i_1_n_3 }),
        .CYINIT(indvar_flatten81_fu_126[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_389_p2[4:1]),
        .S(indvar_flatten81_fu_126[4:1]));
  FDRE \add_ln1027_reg_692_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[50]),
        .Q(add_ln1027_reg_692[50]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[51]),
        .Q(add_ln1027_reg_692[51]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[52]),
        .Q(add_ln1027_reg_692[52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_reg_692_reg[52]_i_1 
       (.CI(\add_ln1027_reg_692_reg[48]_i_1_n_0 ),
        .CO({\add_ln1027_reg_692_reg[52]_i_1_n_0 ,\add_ln1027_reg_692_reg[52]_i_1_n_1 ,\add_ln1027_reg_692_reg[52]_i_1_n_2 ,\add_ln1027_reg_692_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_389_p2[52:49]),
        .S(indvar_flatten81_fu_126[52:49]));
  FDRE \add_ln1027_reg_692_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[53]),
        .Q(add_ln1027_reg_692[53]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[54]),
        .Q(add_ln1027_reg_692[54]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[55]),
        .Q(add_ln1027_reg_692[55]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[56]),
        .Q(add_ln1027_reg_692[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_reg_692_reg[56]_i_1 
       (.CI(\add_ln1027_reg_692_reg[52]_i_1_n_0 ),
        .CO({\add_ln1027_reg_692_reg[56]_i_1_n_0 ,\add_ln1027_reg_692_reg[56]_i_1_n_1 ,\add_ln1027_reg_692_reg[56]_i_1_n_2 ,\add_ln1027_reg_692_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_389_p2[56:53]),
        .S(indvar_flatten81_fu_126[56:53]));
  FDRE \add_ln1027_reg_692_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[57]),
        .Q(add_ln1027_reg_692[57]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[58]),
        .Q(add_ln1027_reg_692[58]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[59]),
        .Q(add_ln1027_reg_692[59]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[5]),
        .Q(add_ln1027_reg_692[5]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[60]),
        .Q(add_ln1027_reg_692[60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_reg_692_reg[60]_i_1 
       (.CI(\add_ln1027_reg_692_reg[56]_i_1_n_0 ),
        .CO({\add_ln1027_reg_692_reg[60]_i_1_n_0 ,\add_ln1027_reg_692_reg[60]_i_1_n_1 ,\add_ln1027_reg_692_reg[60]_i_1_n_2 ,\add_ln1027_reg_692_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_389_p2[60:57]),
        .S(indvar_flatten81_fu_126[60:57]));
  FDRE \add_ln1027_reg_692_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[61]),
        .Q(add_ln1027_reg_692[61]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[62]),
        .Q(add_ln1027_reg_692[62]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[63]),
        .Q(add_ln1027_reg_692[63]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[64] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[64]),
        .Q(add_ln1027_reg_692[64]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_reg_692_reg[64]_i_1 
       (.CI(\add_ln1027_reg_692_reg[60]_i_1_n_0 ),
        .CO({\NLW_add_ln1027_reg_692_reg[64]_i_1_CO_UNCONNECTED [3],\add_ln1027_reg_692_reg[64]_i_1_n_1 ,\add_ln1027_reg_692_reg[64]_i_1_n_2 ,\add_ln1027_reg_692_reg[64]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_389_p2[64:61]),
        .S(indvar_flatten81_fu_126[64:61]));
  FDRE \add_ln1027_reg_692_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[6]),
        .Q(add_ln1027_reg_692[6]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[7]),
        .Q(add_ln1027_reg_692[7]),
        .R(1'b0));
  FDRE \add_ln1027_reg_692_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[8]),
        .Q(add_ln1027_reg_692[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_reg_692_reg[8]_i_1 
       (.CI(\add_ln1027_reg_692_reg[4]_i_1_n_0 ),
        .CO({\add_ln1027_reg_692_reg[8]_i_1_n_0 ,\add_ln1027_reg_692_reg[8]_i_1_n_1 ,\add_ln1027_reg_692_reg[8]_i_1_n_2 ,\add_ln1027_reg_692_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_389_p2[8:5]),
        .S(indvar_flatten81_fu_126[8:5]));
  FDRE \add_ln1027_reg_692_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_389_p2[9]),
        .Q(add_ln1027_reg_692[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state19),
        .I2(\ap_CS_fsm_reg_n_0_[15] ),
        .I3(ap_CS_fsm_state17),
        .I4(ap_CS_fsm_state21),
        .I5(ap_CS_fsm_state20),
        .O(\ap_CS_fsm[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_3__0 
       (.I0(\ap_CS_fsm_reg_n_0_[23] ),
        .I1(\ap_CS_fsm_reg_n_0_[24] ),
        .I2(ap_CS_fsm_state22),
        .I3(\ap_CS_fsm_reg_n_0_[22] ),
        .I4(ap_CS_fsm_state27),
        .I5(\ap_CS_fsm_reg_n_0_[25] ),
        .O(\ap_CS_fsm[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_4__0 
       (.I0(ap_CS_fsm_state12),
        .I1(\ap_CS_fsm_reg_n_0_[12] ),
        .I2(\ap_CS_fsm_reg_n_0_[9] ),
        .I3(ap_CS_fsm_state11),
        .I4(\ap_CS_fsm_reg_n_0_[14] ),
        .I5(\ap_CS_fsm_reg_n_0_[13] ),
        .O(\ap_CS_fsm[1]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[1]_i_5__0 
       (.I0(\ap_CS_fsm_reg_n_0_[1] ),
        .I1(ap_CS_fsm_state3),
        .O(\ap_CS_fsm[1]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_6__0 
       (.I0(ap_CS_fsm_state6),
        .I1(\ap_CS_fsm_reg_n_0_[6] ),
        .I2(\ap_CS_fsm_reg_n_0_[3] ),
        .I3(\ap_CS_fsm_reg_n_0_[4] ),
        .I4(ap_CS_fsm_state9),
        .I5(ap_CS_fsm_state8),
        .O(\ap_CS_fsm[1]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(ap_CS_fsm_state20),
        .I1(icmp_ln1027_2_fu_476_p2),
        .O(ap_NS_fsm[22]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[9] ),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(\ap_CS_fsm_reg_n_0_[12] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[12] ),
        .Q(\ap_CS_fsm_reg_n_0_[13] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[13] ),
        .Q(\ap_CS_fsm_reg_n_0_[14] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[14] ),
        .Q(\ap_CS_fsm_reg_n_0_[15] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[15] ),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state17),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_0_[1] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[22]),
        .Q(\ap_CS_fsm_reg_n_0_[22] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[22] ),
        .Q(\ap_CS_fsm_reg_n_0_[23] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[23] ),
        .Q(\ap_CS_fsm_reg_n_0_[24] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[24] ),
        .Q(\ap_CS_fsm_reg_n_0_[25] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[26]),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[1] ),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32ns_33s_64_2_1_U32_n_0),
        .Q(\ap_CS_fsm_reg_n_0_[9] ),
        .R(ap_rst));
  design_1_Conv2D_HW_0_0_Conv2D_HW_control_s_axi control_s_axi_U
       (.CO(icmp_ln1027_3_fu_384_p2),
        .D(ap_NS_fsm[1:0]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state1}),
        .SR(ap_NS_fsm10_out),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm[1]_i_2__0_n_0 ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm[1]_i_3__0_n_0 ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm[1]_i_4__0_n_0 ),
        .\ap_CS_fsm_reg[1]_2 (\ap_CS_fsm[1]_i_5__0_n_0 ),
        .\ap_CS_fsm_reg[1]_3 (\ap_CS_fsm[1]_i_6__0_n_0 ),
        .ap_clk(ap_clk),
        .convHeight(convHeight),
        .convWidth(convWidth),
        .filters(filters),
        .inputHeight(inputHeight),
        .inputWidth(inputWidth),
        .input_r(input_r),
        .int_ap_start_reg_i_2_0(mul_ln15_2_reg_679),
        .int_ap_start_reg_i_2_1(indvar_flatten81_fu_126),
        .int_convHeight(int_convHeight),
        .\int_convHeight_reg[31]_0 (\or ),
        .int_convWidth(int_convWidth),
        .\int_convWidth_reg[31]_0 (or0_out),
        .int_numFilters(int_numFilters),
        .\int_numFilters_reg[31]_0 (or3_out),
        .int_task_ap_done_reg_0(ap_rst),
        .interrupt(interrupt),
        .numChannels(numChannels),
        .output_r(output_r),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  FDRE \convHeight_read_reg_530_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[0]),
        .Q(convHeight_read_reg_530[0]),
        .R(1'b0));
  FDRE \convHeight_read_reg_530_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[10]),
        .Q(convHeight_read_reg_530[10]),
        .R(1'b0));
  FDRE \convHeight_read_reg_530_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[11]),
        .Q(convHeight_read_reg_530[11]),
        .R(1'b0));
  FDRE \convHeight_read_reg_530_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[12]),
        .Q(convHeight_read_reg_530[12]),
        .R(1'b0));
  FDRE \convHeight_read_reg_530_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[13]),
        .Q(convHeight_read_reg_530[13]),
        .R(1'b0));
  FDRE \convHeight_read_reg_530_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[14]),
        .Q(convHeight_read_reg_530[14]),
        .R(1'b0));
  FDRE \convHeight_read_reg_530_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[15]),
        .Q(convHeight_read_reg_530[15]),
        .R(1'b0));
  FDRE \convHeight_read_reg_530_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[16]),
        .Q(convHeight_read_reg_530[16]),
        .R(1'b0));
  FDRE \convHeight_read_reg_530_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[17]),
        .Q(convHeight_read_reg_530[17]),
        .R(1'b0));
  FDRE \convHeight_read_reg_530_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[18]),
        .Q(convHeight_read_reg_530[18]),
        .R(1'b0));
  FDRE \convHeight_read_reg_530_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[19]),
        .Q(convHeight_read_reg_530[19]),
        .R(1'b0));
  FDRE \convHeight_read_reg_530_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[1]),
        .Q(convHeight_read_reg_530[1]),
        .R(1'b0));
  FDRE \convHeight_read_reg_530_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[20]),
        .Q(convHeight_read_reg_530[20]),
        .R(1'b0));
  FDRE \convHeight_read_reg_530_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[21]),
        .Q(convHeight_read_reg_530[21]),
        .R(1'b0));
  FDRE \convHeight_read_reg_530_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[22]),
        .Q(convHeight_read_reg_530[22]),
        .R(1'b0));
  FDRE \convHeight_read_reg_530_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[23]),
        .Q(convHeight_read_reg_530[23]),
        .R(1'b0));
  FDRE \convHeight_read_reg_530_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[24]),
        .Q(convHeight_read_reg_530[24]),
        .R(1'b0));
  FDRE \convHeight_read_reg_530_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[25]),
        .Q(convHeight_read_reg_530[25]),
        .R(1'b0));
  FDRE \convHeight_read_reg_530_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[26]),
        .Q(convHeight_read_reg_530[26]),
        .R(1'b0));
  FDRE \convHeight_read_reg_530_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[27]),
        .Q(convHeight_read_reg_530[27]),
        .R(1'b0));
  FDRE \convHeight_read_reg_530_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[28]),
        .Q(convHeight_read_reg_530[28]),
        .R(1'b0));
  FDRE \convHeight_read_reg_530_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[29]),
        .Q(convHeight_read_reg_530[29]),
        .R(1'b0));
  FDRE \convHeight_read_reg_530_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[2]),
        .Q(convHeight_read_reg_530[2]),
        .R(1'b0));
  FDRE \convHeight_read_reg_530_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[30]),
        .Q(convHeight_read_reg_530[30]),
        .R(1'b0));
  FDRE \convHeight_read_reg_530_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[31]),
        .Q(convHeight_read_reg_530[31]),
        .R(1'b0));
  FDRE \convHeight_read_reg_530_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[3]),
        .Q(convHeight_read_reg_530[3]),
        .R(1'b0));
  FDRE \convHeight_read_reg_530_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[4]),
        .Q(convHeight_read_reg_530[4]),
        .R(1'b0));
  FDRE \convHeight_read_reg_530_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[5]),
        .Q(convHeight_read_reg_530[5]),
        .R(1'b0));
  FDRE \convHeight_read_reg_530_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[6]),
        .Q(convHeight_read_reg_530[6]),
        .R(1'b0));
  FDRE \convHeight_read_reg_530_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[7]),
        .Q(convHeight_read_reg_530[7]),
        .R(1'b0));
  FDRE \convHeight_read_reg_530_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[8]),
        .Q(convHeight_read_reg_530[8]),
        .R(1'b0));
  FDRE \convHeight_read_reg_530_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[9]),
        .Q(convHeight_read_reg_530[9]),
        .R(1'b0));
  FDRE \convWidth_read_reg_536_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[0]),
        .Q(convWidth_read_reg_536[0]),
        .R(1'b0));
  FDRE \convWidth_read_reg_536_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[10]),
        .Q(convWidth_read_reg_536[10]),
        .R(1'b0));
  FDRE \convWidth_read_reg_536_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[11]),
        .Q(convWidth_read_reg_536[11]),
        .R(1'b0));
  FDRE \convWidth_read_reg_536_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[12]),
        .Q(convWidth_read_reg_536[12]),
        .R(1'b0));
  FDRE \convWidth_read_reg_536_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[13]),
        .Q(convWidth_read_reg_536[13]),
        .R(1'b0));
  FDRE \convWidth_read_reg_536_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[14]),
        .Q(convWidth_read_reg_536[14]),
        .R(1'b0));
  FDRE \convWidth_read_reg_536_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[15]),
        .Q(convWidth_read_reg_536[15]),
        .R(1'b0));
  FDRE \convWidth_read_reg_536_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[16]),
        .Q(convWidth_read_reg_536[16]),
        .R(1'b0));
  FDRE \convWidth_read_reg_536_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[17]),
        .Q(convWidth_read_reg_536[17]),
        .R(1'b0));
  FDRE \convWidth_read_reg_536_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[18]),
        .Q(convWidth_read_reg_536[18]),
        .R(1'b0));
  FDRE \convWidth_read_reg_536_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[19]),
        .Q(convWidth_read_reg_536[19]),
        .R(1'b0));
  FDRE \convWidth_read_reg_536_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[1]),
        .Q(convWidth_read_reg_536[1]),
        .R(1'b0));
  FDRE \convWidth_read_reg_536_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[20]),
        .Q(convWidth_read_reg_536[20]),
        .R(1'b0));
  FDRE \convWidth_read_reg_536_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[21]),
        .Q(convWidth_read_reg_536[21]),
        .R(1'b0));
  FDRE \convWidth_read_reg_536_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[22]),
        .Q(convWidth_read_reg_536[22]),
        .R(1'b0));
  FDRE \convWidth_read_reg_536_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[23]),
        .Q(convWidth_read_reg_536[23]),
        .R(1'b0));
  FDRE \convWidth_read_reg_536_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[24]),
        .Q(convWidth_read_reg_536[24]),
        .R(1'b0));
  FDRE \convWidth_read_reg_536_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[25]),
        .Q(convWidth_read_reg_536[25]),
        .R(1'b0));
  FDRE \convWidth_read_reg_536_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[26]),
        .Q(convWidth_read_reg_536[26]),
        .R(1'b0));
  FDRE \convWidth_read_reg_536_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[27]),
        .Q(convWidth_read_reg_536[27]),
        .R(1'b0));
  FDRE \convWidth_read_reg_536_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[28]),
        .Q(convWidth_read_reg_536[28]),
        .R(1'b0));
  FDRE \convWidth_read_reg_536_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[29]),
        .Q(convWidth_read_reg_536[29]),
        .R(1'b0));
  FDRE \convWidth_read_reg_536_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[2]),
        .Q(convWidth_read_reg_536[2]),
        .R(1'b0));
  FDRE \convWidth_read_reg_536_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[30]),
        .Q(convWidth_read_reg_536[30]),
        .R(1'b0));
  FDRE \convWidth_read_reg_536_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[31]),
        .Q(convWidth_read_reg_536[31]),
        .R(1'b0));
  FDRE \convWidth_read_reg_536_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[3]),
        .Q(convWidth_read_reg_536[3]),
        .R(1'b0));
  FDRE \convWidth_read_reg_536_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[4]),
        .Q(convWidth_read_reg_536[4]),
        .R(1'b0));
  FDRE \convWidth_read_reg_536_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[5]),
        .Q(convWidth_read_reg_536[5]),
        .R(1'b0));
  FDRE \convWidth_read_reg_536_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[6]),
        .Q(convWidth_read_reg_536[6]),
        .R(1'b0));
  FDRE \convWidth_read_reg_536_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[7]),
        .Q(convWidth_read_reg_536[7]),
        .R(1'b0));
  FDRE \convWidth_read_reg_536_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[8]),
        .Q(convWidth_read_reg_536[8]),
        .R(1'b0));
  FDRE \convWidth_read_reg_536_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[9]),
        .Q(convWidth_read_reg_536[9]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_67),
        .Q(empty_38_reg_727[0]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_57),
        .Q(empty_38_reg_727[10]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_56),
        .Q(empty_38_reg_727[11]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_55),
        .Q(empty_38_reg_727[12]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_54),
        .Q(empty_38_reg_727[13]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_53),
        .Q(empty_38_reg_727[14]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_52),
        .Q(empty_38_reg_727[15]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_51),
        .Q(empty_38_reg_727[16]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_50),
        .Q(empty_38_reg_727[17]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_49),
        .Q(empty_38_reg_727[18]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_48),
        .Q(empty_38_reg_727[19]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_66),
        .Q(empty_38_reg_727[1]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_47),
        .Q(empty_38_reg_727[20]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_46),
        .Q(empty_38_reg_727[21]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_45),
        .Q(empty_38_reg_727[22]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_44),
        .Q(empty_38_reg_727[23]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_43),
        .Q(empty_38_reg_727[24]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_42),
        .Q(empty_38_reg_727[25]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_41),
        .Q(empty_38_reg_727[26]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_40),
        .Q(empty_38_reg_727[27]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_39),
        .Q(empty_38_reg_727[28]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_38),
        .Q(empty_38_reg_727[29]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_65),
        .Q(empty_38_reg_727[2]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_37),
        .Q(empty_38_reg_727[30]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_36),
        .Q(empty_38_reg_727[31]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_35),
        .Q(empty_38_reg_727[32]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_34),
        .Q(empty_38_reg_727[33]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_33),
        .Q(empty_38_reg_727[34]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_32),
        .Q(empty_38_reg_727[35]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_31),
        .Q(empty_38_reg_727[36]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_30),
        .Q(empty_38_reg_727[37]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_29),
        .Q(empty_38_reg_727[38]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_28),
        .Q(empty_38_reg_727[39]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_64),
        .Q(empty_38_reg_727[3]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_27),
        .Q(empty_38_reg_727[40]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_26),
        .Q(empty_38_reg_727[41]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_25),
        .Q(empty_38_reg_727[42]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_24),
        .Q(empty_38_reg_727[43]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_23),
        .Q(empty_38_reg_727[44]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_22),
        .Q(empty_38_reg_727[45]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_21),
        .Q(empty_38_reg_727[46]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_20),
        .Q(empty_38_reg_727[47]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_19),
        .Q(empty_38_reg_727[48]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_18),
        .Q(empty_38_reg_727[49]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_63),
        .Q(empty_38_reg_727[4]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_17),
        .Q(empty_38_reg_727[50]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_16),
        .Q(empty_38_reg_727[51]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_15),
        .Q(empty_38_reg_727[52]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_14),
        .Q(empty_38_reg_727[53]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_13),
        .Q(empty_38_reg_727[54]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_12),
        .Q(empty_38_reg_727[55]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_11),
        .Q(empty_38_reg_727[56]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_10),
        .Q(empty_38_reg_727[57]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_9),
        .Q(empty_38_reg_727[58]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_8),
        .Q(empty_38_reg_727[59]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_62),
        .Q(empty_38_reg_727[5]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_7),
        .Q(empty_38_reg_727[60]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_6),
        .Q(empty_38_reg_727[61]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_5),
        .Q(empty_38_reg_727[62]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_4),
        .Q(empty_38_reg_727[63]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_61),
        .Q(empty_38_reg_727[6]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_60),
        .Q(empty_38_reg_727[7]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_59),
        .Q(empty_38_reg_727[8]),
        .R(1'b0));
  FDRE \empty_38_reg_727_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_64s_35s_64_5_1_U33_n_58),
        .Q(empty_38_reg_727[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_664[11]_i_2 
       (.I0(tmp_1_fu_330_p3[13]),
        .O(\empty_reg_664[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_664[11]_i_3 
       (.I0(tmp_1_fu_330_p3[12]),
        .O(\empty_reg_664[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_664[11]_i_4 
       (.I0(tmp_1_fu_330_p3[11]),
        .O(\empty_reg_664[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_664[11]_i_5 
       (.I0(tmp_1_fu_330_p3[10]),
        .O(\empty_reg_664[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_664[15]_i_2 
       (.I0(tmp_1_fu_330_p3[17]),
        .O(\empty_reg_664[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_664[15]_i_3 
       (.I0(tmp_1_fu_330_p3[16]),
        .O(\empty_reg_664[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_664[15]_i_4 
       (.I0(tmp_1_fu_330_p3[15]),
        .O(\empty_reg_664[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_664[15]_i_5 
       (.I0(tmp_1_fu_330_p3[14]),
        .O(\empty_reg_664[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_664[19]_i_2 
       (.I0(tmp_1_fu_330_p3[21]),
        .O(\empty_reg_664[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_664[19]_i_3 
       (.I0(tmp_1_fu_330_p3[20]),
        .O(\empty_reg_664[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_664[19]_i_4 
       (.I0(tmp_1_fu_330_p3[19]),
        .O(\empty_reg_664[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_664[19]_i_5 
       (.I0(tmp_1_fu_330_p3[18]),
        .O(\empty_reg_664[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_664[23]_i_2 
       (.I0(tmp_1_fu_330_p3[25]),
        .O(\empty_reg_664[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_664[23]_i_3 
       (.I0(tmp_1_fu_330_p3[24]),
        .O(\empty_reg_664[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_664[23]_i_4 
       (.I0(tmp_1_fu_330_p3[23]),
        .O(\empty_reg_664[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_664[23]_i_5 
       (.I0(tmp_1_fu_330_p3[22]),
        .O(\empty_reg_664[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_664[27]_i_2 
       (.I0(tmp_1_fu_330_p3[29]),
        .O(\empty_reg_664[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_664[27]_i_3 
       (.I0(tmp_1_fu_330_p3[28]),
        .O(\empty_reg_664[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_664[27]_i_4 
       (.I0(tmp_1_fu_330_p3[27]),
        .O(\empty_reg_664[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_664[27]_i_5 
       (.I0(tmp_1_fu_330_p3[26]),
        .O(\empty_reg_664[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_reg_664[31]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\empty_reg_664_reg[31]_i_3_n_3 ),
        .O(empty_reg_664));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_reg_664[31]_i_10 
       (.I0(sub_i_i434_fu_312_p2[30]),
        .I1(sub_i_i434_fu_312_p2[31]),
        .O(\empty_reg_664[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_reg_664[31]_i_11 
       (.I0(sub_i_i434_fu_312_p2[28]),
        .I1(sub_i_i434_fu_312_p2[29]),
        .O(\empty_reg_664[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_reg_664[31]_i_12 
       (.I0(sub_i_i434_fu_312_p2[26]),
        .I1(sub_i_i434_fu_312_p2[27]),
        .O(\empty_reg_664[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_reg_664[31]_i_13 
       (.I0(sub_i_i434_fu_312_p2[24]),
        .I1(sub_i_i434_fu_312_p2[25]),
        .O(\empty_reg_664[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_reg_664[31]_i_14 
       (.I0(sub_i_i434_fu_312_p2[30]),
        .I1(sub_i_i434_fu_312_p2[31]),
        .O(\empty_reg_664[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_reg_664[31]_i_15 
       (.I0(sub_i_i434_fu_312_p2[28]),
        .I1(sub_i_i434_fu_312_p2[29]),
        .O(\empty_reg_664[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_reg_664[31]_i_16 
       (.I0(sub_i_i434_fu_312_p2[26]),
        .I1(sub_i_i434_fu_312_p2[27]),
        .O(\empty_reg_664[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_reg_664[31]_i_17 
       (.I0(sub_i_i434_fu_312_p2[24]),
        .I1(sub_i_i434_fu_312_p2[25]),
        .O(\empty_reg_664[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_reg_664[31]_i_19 
       (.I0(sub_i_i434_fu_312_p2[22]),
        .I1(sub_i_i434_fu_312_p2[23]),
        .O(\empty_reg_664[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_reg_664[31]_i_20 
       (.I0(sub_i_i434_fu_312_p2[20]),
        .I1(sub_i_i434_fu_312_p2[21]),
        .O(\empty_reg_664[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_reg_664[31]_i_21 
       (.I0(sub_i_i434_fu_312_p2[18]),
        .I1(sub_i_i434_fu_312_p2[19]),
        .O(\empty_reg_664[31]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_reg_664[31]_i_22 
       (.I0(sub_i_i434_fu_312_p2[16]),
        .I1(sub_i_i434_fu_312_p2[17]),
        .O(\empty_reg_664[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_reg_664[31]_i_23 
       (.I0(sub_i_i434_fu_312_p2[22]),
        .I1(sub_i_i434_fu_312_p2[23]),
        .O(\empty_reg_664[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_reg_664[31]_i_24 
       (.I0(sub_i_i434_fu_312_p2[20]),
        .I1(sub_i_i434_fu_312_p2[21]),
        .O(\empty_reg_664[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_reg_664[31]_i_25 
       (.I0(sub_i_i434_fu_312_p2[18]),
        .I1(sub_i_i434_fu_312_p2[19]),
        .O(\empty_reg_664[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_reg_664[31]_i_26 
       (.I0(sub_i_i434_fu_312_p2[16]),
        .I1(sub_i_i434_fu_312_p2[17]),
        .O(\empty_reg_664[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_reg_664[31]_i_28 
       (.I0(sub_i_i434_fu_312_p2[14]),
        .I1(sub_i_i434_fu_312_p2[15]),
        .O(\empty_reg_664[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_reg_664[31]_i_29 
       (.I0(sub_i_i434_fu_312_p2[12]),
        .I1(sub_i_i434_fu_312_p2[13]),
        .O(\empty_reg_664[31]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_reg_664[31]_i_30 
       (.I0(sub_i_i434_fu_312_p2[10]),
        .I1(sub_i_i434_fu_312_p2[11]),
        .O(\empty_reg_664[31]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_reg_664[31]_i_31 
       (.I0(sub_i_i434_fu_312_p2[8]),
        .I1(sub_i_i434_fu_312_p2[9]),
        .O(\empty_reg_664[31]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_reg_664[31]_i_32 
       (.I0(sub_i_i434_fu_312_p2[14]),
        .I1(sub_i_i434_fu_312_p2[15]),
        .O(\empty_reg_664[31]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_reg_664[31]_i_33 
       (.I0(sub_i_i434_fu_312_p2[12]),
        .I1(sub_i_i434_fu_312_p2[13]),
        .O(\empty_reg_664[31]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_reg_664[31]_i_34 
       (.I0(sub_i_i434_fu_312_p2[10]),
        .I1(sub_i_i434_fu_312_p2[11]),
        .O(\empty_reg_664[31]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_reg_664[31]_i_35 
       (.I0(sub_i_i434_fu_312_p2[8]),
        .I1(sub_i_i434_fu_312_p2[9]),
        .O(\empty_reg_664[31]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_reg_664[31]_i_36 
       (.I0(sub_i_i434_fu_312_p2[6]),
        .I1(sub_i_i434_fu_312_p2[7]),
        .O(\empty_reg_664[31]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_reg_664[31]_i_37 
       (.I0(sub_i_i434_fu_312_p2[4]),
        .I1(sub_i_i434_fu_312_p2[5]),
        .O(\empty_reg_664[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_reg_664[31]_i_38 
       (.I0(sub_i_i434_fu_312_p2[2]),
        .I1(sub_i_i434_fu_312_p2[3]),
        .O(\empty_reg_664[31]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_reg_664[31]_i_39 
       (.I0(tmp_1_fu_330_p3[2]),
        .I1(sub_i_i434_fu_312_p2[1]),
        .O(\empty_reg_664[31]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_664[31]_i_4 
       (.I0(tmp_1_fu_330_p3[33]),
        .O(\empty_reg_664[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_reg_664[31]_i_40 
       (.I0(sub_i_i434_fu_312_p2[6]),
        .I1(sub_i_i434_fu_312_p2[7]),
        .O(\empty_reg_664[31]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_reg_664[31]_i_41 
       (.I0(sub_i_i434_fu_312_p2[4]),
        .I1(sub_i_i434_fu_312_p2[5]),
        .O(\empty_reg_664[31]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_reg_664[31]_i_42 
       (.I0(sub_i_i434_fu_312_p2[2]),
        .I1(sub_i_i434_fu_312_p2[3]),
        .O(\empty_reg_664[31]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_reg_664[31]_i_43 
       (.I0(tmp_1_fu_330_p3[2]),
        .I1(sub_i_i434_fu_312_p2[1]),
        .O(\empty_reg_664[31]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_664[31]_i_5 
       (.I0(tmp_1_fu_330_p3[32]),
        .O(\empty_reg_664[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_664[31]_i_6 
       (.I0(tmp_1_fu_330_p3[31]),
        .O(\empty_reg_664[31]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_664[31]_i_7 
       (.I0(tmp_1_fu_330_p3[30]),
        .O(\empty_reg_664[31]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_664[3]_i_2 
       (.I0(tmp_1_fu_330_p3[5]),
        .O(\empty_reg_664[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_664[3]_i_3 
       (.I0(tmp_1_fu_330_p3[4]),
        .O(\empty_reg_664[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_664[3]_i_4 
       (.I0(tmp_1_fu_330_p3[3]),
        .O(\empty_reg_664[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_664[7]_i_2 
       (.I0(tmp_1_fu_330_p3[9]),
        .O(\empty_reg_664[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_664[7]_i_3 
       (.I0(tmp_1_fu_330_p3[8]),
        .O(\empty_reg_664[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_664[7]_i_4 
       (.I0(tmp_1_fu_330_p3[7]),
        .O(\empty_reg_664[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_664[7]_i_5 
       (.I0(tmp_1_fu_330_p3[6]),
        .O(\empty_reg_664[7]_i_5_n_0 ));
  FDRE \empty_reg_664_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_1_fu_330_p3[2]),
        .Q(\empty_reg_664_reg_n_0_[0] ),
        .R(empty_reg_664));
  FDRE \empty_reg_664_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln34_fu_351_p2[10]),
        .Q(\empty_reg_664_reg_n_0_[10] ),
        .R(empty_reg_664));
  FDRE \empty_reg_664_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln34_fu_351_p2[11]),
        .Q(\empty_reg_664_reg_n_0_[11] ),
        .R(empty_reg_664));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_reg_664_reg[11]_i_1 
       (.CI(\empty_reg_664_reg[7]_i_1_n_0 ),
        .CO({\empty_reg_664_reg[11]_i_1_n_0 ,\empty_reg_664_reg[11]_i_1_n_1 ,\empty_reg_664_reg[11]_i_1_n_2 ,\empty_reg_664_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_1_fu_330_p3[13:10]),
        .O(add_ln34_fu_351_p2[11:8]),
        .S({\empty_reg_664[11]_i_2_n_0 ,\empty_reg_664[11]_i_3_n_0 ,\empty_reg_664[11]_i_4_n_0 ,\empty_reg_664[11]_i_5_n_0 }));
  FDRE \empty_reg_664_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln34_fu_351_p2[12]),
        .Q(\empty_reg_664_reg_n_0_[12] ),
        .R(empty_reg_664));
  FDRE \empty_reg_664_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln34_fu_351_p2[13]),
        .Q(\empty_reg_664_reg_n_0_[13] ),
        .R(empty_reg_664));
  FDRE \empty_reg_664_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln34_fu_351_p2[14]),
        .Q(\empty_reg_664_reg_n_0_[14] ),
        .R(empty_reg_664));
  FDRE \empty_reg_664_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln34_fu_351_p2[15]),
        .Q(\empty_reg_664_reg_n_0_[15] ),
        .R(empty_reg_664));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_reg_664_reg[15]_i_1 
       (.CI(\empty_reg_664_reg[11]_i_1_n_0 ),
        .CO({\empty_reg_664_reg[15]_i_1_n_0 ,\empty_reg_664_reg[15]_i_1_n_1 ,\empty_reg_664_reg[15]_i_1_n_2 ,\empty_reg_664_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_1_fu_330_p3[17:14]),
        .O(add_ln34_fu_351_p2[15:12]),
        .S({\empty_reg_664[15]_i_2_n_0 ,\empty_reg_664[15]_i_3_n_0 ,\empty_reg_664[15]_i_4_n_0 ,\empty_reg_664[15]_i_5_n_0 }));
  FDRE \empty_reg_664_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln34_fu_351_p2[16]),
        .Q(\empty_reg_664_reg_n_0_[16] ),
        .R(empty_reg_664));
  FDRE \empty_reg_664_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln34_fu_351_p2[17]),
        .Q(\empty_reg_664_reg_n_0_[17] ),
        .R(empty_reg_664));
  FDRE \empty_reg_664_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln34_fu_351_p2[18]),
        .Q(\empty_reg_664_reg_n_0_[18] ),
        .R(empty_reg_664));
  FDRE \empty_reg_664_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln34_fu_351_p2[19]),
        .Q(\empty_reg_664_reg_n_0_[19] ),
        .R(empty_reg_664));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_reg_664_reg[19]_i_1 
       (.CI(\empty_reg_664_reg[15]_i_1_n_0 ),
        .CO({\empty_reg_664_reg[19]_i_1_n_0 ,\empty_reg_664_reg[19]_i_1_n_1 ,\empty_reg_664_reg[19]_i_1_n_2 ,\empty_reg_664_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_1_fu_330_p3[21:18]),
        .O(add_ln34_fu_351_p2[19:16]),
        .S({\empty_reg_664[19]_i_2_n_0 ,\empty_reg_664[19]_i_3_n_0 ,\empty_reg_664[19]_i_4_n_0 ,\empty_reg_664[19]_i_5_n_0 }));
  FDRE \empty_reg_664_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln34_fu_351_p2[1]),
        .Q(\empty_reg_664_reg_n_0_[1] ),
        .R(empty_reg_664));
  FDRE \empty_reg_664_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln34_fu_351_p2[20]),
        .Q(\empty_reg_664_reg_n_0_[20] ),
        .R(empty_reg_664));
  FDRE \empty_reg_664_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln34_fu_351_p2[21]),
        .Q(\empty_reg_664_reg_n_0_[21] ),
        .R(empty_reg_664));
  FDRE \empty_reg_664_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln34_fu_351_p2[22]),
        .Q(\empty_reg_664_reg_n_0_[22] ),
        .R(empty_reg_664));
  FDRE \empty_reg_664_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln34_fu_351_p2[23]),
        .Q(\empty_reg_664_reg_n_0_[23] ),
        .R(empty_reg_664));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_reg_664_reg[23]_i_1 
       (.CI(\empty_reg_664_reg[19]_i_1_n_0 ),
        .CO({\empty_reg_664_reg[23]_i_1_n_0 ,\empty_reg_664_reg[23]_i_1_n_1 ,\empty_reg_664_reg[23]_i_1_n_2 ,\empty_reg_664_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_1_fu_330_p3[25:22]),
        .O(add_ln34_fu_351_p2[23:20]),
        .S({\empty_reg_664[23]_i_2_n_0 ,\empty_reg_664[23]_i_3_n_0 ,\empty_reg_664[23]_i_4_n_0 ,\empty_reg_664[23]_i_5_n_0 }));
  FDRE \empty_reg_664_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln34_fu_351_p2[24]),
        .Q(\empty_reg_664_reg_n_0_[24] ),
        .R(empty_reg_664));
  FDRE \empty_reg_664_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln34_fu_351_p2[25]),
        .Q(\empty_reg_664_reg_n_0_[25] ),
        .R(empty_reg_664));
  FDRE \empty_reg_664_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln34_fu_351_p2[26]),
        .Q(\empty_reg_664_reg_n_0_[26] ),
        .R(empty_reg_664));
  FDRE \empty_reg_664_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln34_fu_351_p2[27]),
        .Q(\empty_reg_664_reg_n_0_[27] ),
        .R(empty_reg_664));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_reg_664_reg[27]_i_1 
       (.CI(\empty_reg_664_reg[23]_i_1_n_0 ),
        .CO({\empty_reg_664_reg[27]_i_1_n_0 ,\empty_reg_664_reg[27]_i_1_n_1 ,\empty_reg_664_reg[27]_i_1_n_2 ,\empty_reg_664_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_1_fu_330_p3[29:26]),
        .O(add_ln34_fu_351_p2[27:24]),
        .S({\empty_reg_664[27]_i_2_n_0 ,\empty_reg_664[27]_i_3_n_0 ,\empty_reg_664[27]_i_4_n_0 ,\empty_reg_664[27]_i_5_n_0 }));
  FDRE \empty_reg_664_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln34_fu_351_p2[28]),
        .Q(\empty_reg_664_reg_n_0_[28] ),
        .R(empty_reg_664));
  FDRE \empty_reg_664_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln34_fu_351_p2[29]),
        .Q(\empty_reg_664_reg_n_0_[29] ),
        .R(empty_reg_664));
  FDRE \empty_reg_664_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln34_fu_351_p2[2]),
        .Q(\empty_reg_664_reg_n_0_[2] ),
        .R(empty_reg_664));
  FDRE \empty_reg_664_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln34_fu_351_p2[30]),
        .Q(\empty_reg_664_reg_n_0_[30] ),
        .R(empty_reg_664));
  FDRE \empty_reg_664_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln34_fu_351_p2[31]),
        .Q(\empty_reg_664_reg_n_0_[31] ),
        .R(empty_reg_664));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_664_reg[31]_i_18 
       (.CI(\empty_reg_664_reg[31]_i_27_n_0 ),
        .CO({\empty_reg_664_reg[31]_i_18_n_0 ,\empty_reg_664_reg[31]_i_18_n_1 ,\empty_reg_664_reg[31]_i_18_n_2 ,\empty_reg_664_reg[31]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({\empty_reg_664[31]_i_28_n_0 ,\empty_reg_664[31]_i_29_n_0 ,\empty_reg_664[31]_i_30_n_0 ,\empty_reg_664[31]_i_31_n_0 }),
        .O(\NLW_empty_reg_664_reg[31]_i_18_O_UNCONNECTED [3:0]),
        .S({\empty_reg_664[31]_i_32_n_0 ,\empty_reg_664[31]_i_33_n_0 ,\empty_reg_664[31]_i_34_n_0 ,\empty_reg_664[31]_i_35_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_reg_664_reg[31]_i_2 
       (.CI(\empty_reg_664_reg[27]_i_1_n_0 ),
        .CO({\NLW_empty_reg_664_reg[31]_i_2_CO_UNCONNECTED [3],\empty_reg_664_reg[31]_i_2_n_1 ,\empty_reg_664_reg[31]_i_2_n_2 ,\empty_reg_664_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_1_fu_330_p3[32:30]}),
        .O(add_ln34_fu_351_p2[31:28]),
        .S({\empty_reg_664[31]_i_4_n_0 ,\empty_reg_664[31]_i_5_n_0 ,\empty_reg_664[31]_i_6_n_0 ,\empty_reg_664[31]_i_7_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_664_reg[31]_i_27 
       (.CI(1'b0),
        .CO({\empty_reg_664_reg[31]_i_27_n_0 ,\empty_reg_664_reg[31]_i_27_n_1 ,\empty_reg_664_reg[31]_i_27_n_2 ,\empty_reg_664_reg[31]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({\empty_reg_664[31]_i_36_n_0 ,\empty_reg_664[31]_i_37_n_0 ,\empty_reg_664[31]_i_38_n_0 ,\empty_reg_664[31]_i_39_n_0 }),
        .O(\NLW_empty_reg_664_reg[31]_i_27_O_UNCONNECTED [3:0]),
        .S({\empty_reg_664[31]_i_40_n_0 ,\empty_reg_664[31]_i_41_n_0 ,\empty_reg_664[31]_i_42_n_0 ,\empty_reg_664[31]_i_43_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_664_reg[31]_i_3 
       (.CI(\empty_reg_664_reg[31]_i_8_n_0 ),
        .CO({\NLW_empty_reg_664_reg[31]_i_3_CO_UNCONNECTED [3:1],\empty_reg_664_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_empty_reg_664_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\sub_i_i434_reg_644_reg[32]_inv_i_2_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_664_reg[31]_i_8 
       (.CI(\empty_reg_664_reg[31]_i_9_n_0 ),
        .CO({\empty_reg_664_reg[31]_i_8_n_0 ,\empty_reg_664_reg[31]_i_8_n_1 ,\empty_reg_664_reg[31]_i_8_n_2 ,\empty_reg_664_reg[31]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\empty_reg_664[31]_i_10_n_0 ,\empty_reg_664[31]_i_11_n_0 ,\empty_reg_664[31]_i_12_n_0 ,\empty_reg_664[31]_i_13_n_0 }),
        .O(\NLW_empty_reg_664_reg[31]_i_8_O_UNCONNECTED [3:0]),
        .S({\empty_reg_664[31]_i_14_n_0 ,\empty_reg_664[31]_i_15_n_0 ,\empty_reg_664[31]_i_16_n_0 ,\empty_reg_664[31]_i_17_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_664_reg[31]_i_9 
       (.CI(\empty_reg_664_reg[31]_i_18_n_0 ),
        .CO({\empty_reg_664_reg[31]_i_9_n_0 ,\empty_reg_664_reg[31]_i_9_n_1 ,\empty_reg_664_reg[31]_i_9_n_2 ,\empty_reg_664_reg[31]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\empty_reg_664[31]_i_19_n_0 ,\empty_reg_664[31]_i_20_n_0 ,\empty_reg_664[31]_i_21_n_0 ,\empty_reg_664[31]_i_22_n_0 }),
        .O(\NLW_empty_reg_664_reg[31]_i_9_O_UNCONNECTED [3:0]),
        .S({\empty_reg_664[31]_i_23_n_0 ,\empty_reg_664[31]_i_24_n_0 ,\empty_reg_664[31]_i_25_n_0 ,\empty_reg_664[31]_i_26_n_0 }));
  FDRE \empty_reg_664_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln34_fu_351_p2[3]),
        .Q(\empty_reg_664_reg_n_0_[3] ),
        .R(empty_reg_664));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_reg_664_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\empty_reg_664_reg[3]_i_1_n_0 ,\empty_reg_664_reg[3]_i_1_n_1 ,\empty_reg_664_reg[3]_i_1_n_2 ,\empty_reg_664_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_1_fu_330_p3[5:3],1'b0}),
        .O({add_ln34_fu_351_p2[3:1],\NLW_empty_reg_664_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\empty_reg_664[3]_i_2_n_0 ,\empty_reg_664[3]_i_3_n_0 ,\empty_reg_664[3]_i_4_n_0 ,tmp_1_fu_330_p3[2]}));
  FDRE \empty_reg_664_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln34_fu_351_p2[4]),
        .Q(\empty_reg_664_reg_n_0_[4] ),
        .R(empty_reg_664));
  FDRE \empty_reg_664_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln34_fu_351_p2[5]),
        .Q(\empty_reg_664_reg_n_0_[5] ),
        .R(empty_reg_664));
  FDRE \empty_reg_664_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln34_fu_351_p2[6]),
        .Q(\empty_reg_664_reg_n_0_[6] ),
        .R(empty_reg_664));
  FDRE \empty_reg_664_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln34_fu_351_p2[7]),
        .Q(\empty_reg_664_reg_n_0_[7] ),
        .R(empty_reg_664));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_reg_664_reg[7]_i_1 
       (.CI(\empty_reg_664_reg[3]_i_1_n_0 ),
        .CO({\empty_reg_664_reg[7]_i_1_n_0 ,\empty_reg_664_reg[7]_i_1_n_1 ,\empty_reg_664_reg[7]_i_1_n_2 ,\empty_reg_664_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_1_fu_330_p3[9:6]),
        .O(add_ln34_fu_351_p2[7:4]),
        .S({\empty_reg_664[7]_i_2_n_0 ,\empty_reg_664[7]_i_3_n_0 ,\empty_reg_664[7]_i_4_n_0 ,\empty_reg_664[7]_i_5_n_0 }));
  FDRE \empty_reg_664_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln34_fu_351_p2[8]),
        .Q(\empty_reg_664_reg_n_0_[8] ),
        .R(empty_reg_664));
  FDRE \empty_reg_664_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln34_fu_351_p2[9]),
        .Q(\empty_reg_664_reg_n_0_[9] ),
        .R(empty_reg_664));
  FDRE \filters_read_reg_570_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[10]),
        .Q(\filters_read_reg_570_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[11]),
        .Q(\filters_read_reg_570_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[12]),
        .Q(\filters_read_reg_570_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[13]),
        .Q(\filters_read_reg_570_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[14]),
        .Q(\filters_read_reg_570_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[15]),
        .Q(\filters_read_reg_570_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[16]),
        .Q(\filters_read_reg_570_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[17]),
        .Q(\filters_read_reg_570_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[18]),
        .Q(\filters_read_reg_570_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[19]),
        .Q(\filters_read_reg_570_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[1]),
        .Q(\filters_read_reg_570_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[20]),
        .Q(\filters_read_reg_570_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[21]),
        .Q(\filters_read_reg_570_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[22]),
        .Q(\filters_read_reg_570_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[23]),
        .Q(\filters_read_reg_570_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[24]),
        .Q(\filters_read_reg_570_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[25]),
        .Q(\filters_read_reg_570_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[26]),
        .Q(\filters_read_reg_570_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[27]),
        .Q(\filters_read_reg_570_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[28]),
        .Q(\filters_read_reg_570_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[29]),
        .Q(\filters_read_reg_570_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[2]),
        .Q(\filters_read_reg_570_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[30]),
        .Q(\filters_read_reg_570_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[31]),
        .Q(\filters_read_reg_570_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[32]),
        .Q(\filters_read_reg_570_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[33]),
        .Q(\filters_read_reg_570_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[34]),
        .Q(\filters_read_reg_570_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[35]),
        .Q(\filters_read_reg_570_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[36]),
        .Q(\filters_read_reg_570_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[37]),
        .Q(\filters_read_reg_570_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[38]),
        .Q(\filters_read_reg_570_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[39]),
        .Q(\filters_read_reg_570_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[3]),
        .Q(\filters_read_reg_570_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[40]),
        .Q(\filters_read_reg_570_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[41]),
        .Q(\filters_read_reg_570_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[42]),
        .Q(\filters_read_reg_570_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[43]),
        .Q(\filters_read_reg_570_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[44]),
        .Q(\filters_read_reg_570_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[45]),
        .Q(\filters_read_reg_570_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[46]),
        .Q(\filters_read_reg_570_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[47]),
        .Q(\filters_read_reg_570_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[48]),
        .Q(\filters_read_reg_570_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[49]),
        .Q(\filters_read_reg_570_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[4]),
        .Q(\filters_read_reg_570_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[50]),
        .Q(\filters_read_reg_570_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[51]),
        .Q(\filters_read_reg_570_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[52]),
        .Q(\filters_read_reg_570_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[53]),
        .Q(\filters_read_reg_570_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[54]),
        .Q(\filters_read_reg_570_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[55]),
        .Q(\filters_read_reg_570_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[56]),
        .Q(\filters_read_reg_570_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[57]),
        .Q(\filters_read_reg_570_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[58]),
        .Q(\filters_read_reg_570_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[59]),
        .Q(\filters_read_reg_570_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[5]),
        .Q(\filters_read_reg_570_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[60]),
        .Q(\filters_read_reg_570_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[61]),
        .Q(\filters_read_reg_570_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[62]),
        .Q(\filters_read_reg_570_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[63]),
        .Q(\filters_read_reg_570_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[6]),
        .Q(\filters_read_reg_570_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[7]),
        .Q(\filters_read_reg_570_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[8]),
        .Q(\filters_read_reg_570_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \filters_read_reg_570_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filters[9]),
        .Q(\filters_read_reg_570_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[13]_i_2 
       (.I0(empty_38_reg_727[15]),
        .I1(output_r_read_reg_575[15]),
        .O(\gmem_addr_reg_737[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[13]_i_3 
       (.I0(empty_38_reg_727[14]),
        .I1(output_r_read_reg_575[14]),
        .O(\gmem_addr_reg_737[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[13]_i_4 
       (.I0(empty_38_reg_727[13]),
        .I1(output_r_read_reg_575[13]),
        .O(\gmem_addr_reg_737[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[13]_i_5 
       (.I0(empty_38_reg_727[12]),
        .I1(output_r_read_reg_575[12]),
        .O(\gmem_addr_reg_737[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[17]_i_2 
       (.I0(empty_38_reg_727[19]),
        .I1(output_r_read_reg_575[19]),
        .O(\gmem_addr_reg_737[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[17]_i_3 
       (.I0(empty_38_reg_727[18]),
        .I1(output_r_read_reg_575[18]),
        .O(\gmem_addr_reg_737[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[17]_i_4 
       (.I0(empty_38_reg_727[17]),
        .I1(output_r_read_reg_575[17]),
        .O(\gmem_addr_reg_737[17]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[17]_i_5 
       (.I0(empty_38_reg_727[16]),
        .I1(output_r_read_reg_575[16]),
        .O(\gmem_addr_reg_737[17]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[1]_i_2 
       (.I0(empty_38_reg_727[3]),
        .I1(output_r_read_reg_575[3]),
        .O(\gmem_addr_reg_737[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[1]_i_3 
       (.I0(empty_38_reg_727[2]),
        .I1(output_r_read_reg_575[2]),
        .O(\gmem_addr_reg_737[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[1]_i_4 
       (.I0(empty_38_reg_727[1]),
        .I1(output_r_read_reg_575[1]),
        .O(\gmem_addr_reg_737[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[1]_i_5 
       (.I0(empty_38_reg_727[0]),
        .I1(output_r_read_reg_575[0]),
        .O(\gmem_addr_reg_737[1]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[21]_i_2 
       (.I0(empty_38_reg_727[23]),
        .I1(output_r_read_reg_575[23]),
        .O(\gmem_addr_reg_737[21]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[21]_i_3 
       (.I0(empty_38_reg_727[22]),
        .I1(output_r_read_reg_575[22]),
        .O(\gmem_addr_reg_737[21]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[21]_i_4 
       (.I0(empty_38_reg_727[21]),
        .I1(output_r_read_reg_575[21]),
        .O(\gmem_addr_reg_737[21]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[21]_i_5 
       (.I0(empty_38_reg_727[20]),
        .I1(output_r_read_reg_575[20]),
        .O(\gmem_addr_reg_737[21]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[25]_i_2 
       (.I0(empty_38_reg_727[27]),
        .I1(output_r_read_reg_575[27]),
        .O(\gmem_addr_reg_737[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[25]_i_3 
       (.I0(empty_38_reg_727[26]),
        .I1(output_r_read_reg_575[26]),
        .O(\gmem_addr_reg_737[25]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[25]_i_4 
       (.I0(empty_38_reg_727[25]),
        .I1(output_r_read_reg_575[25]),
        .O(\gmem_addr_reg_737[25]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[25]_i_5 
       (.I0(empty_38_reg_727[24]),
        .I1(output_r_read_reg_575[24]),
        .O(\gmem_addr_reg_737[25]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[29]_i_2 
       (.I0(empty_38_reg_727[31]),
        .I1(output_r_read_reg_575[31]),
        .O(\gmem_addr_reg_737[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[29]_i_3 
       (.I0(empty_38_reg_727[30]),
        .I1(output_r_read_reg_575[30]),
        .O(\gmem_addr_reg_737[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[29]_i_4 
       (.I0(empty_38_reg_727[29]),
        .I1(output_r_read_reg_575[29]),
        .O(\gmem_addr_reg_737[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[29]_i_5 
       (.I0(empty_38_reg_727[28]),
        .I1(output_r_read_reg_575[28]),
        .O(\gmem_addr_reg_737[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[33]_i_2 
       (.I0(empty_38_reg_727[35]),
        .I1(output_r_read_reg_575[35]),
        .O(\gmem_addr_reg_737[33]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[33]_i_3 
       (.I0(empty_38_reg_727[34]),
        .I1(output_r_read_reg_575[34]),
        .O(\gmem_addr_reg_737[33]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[33]_i_4 
       (.I0(empty_38_reg_727[33]),
        .I1(output_r_read_reg_575[33]),
        .O(\gmem_addr_reg_737[33]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[33]_i_5 
       (.I0(empty_38_reg_727[32]),
        .I1(output_r_read_reg_575[32]),
        .O(\gmem_addr_reg_737[33]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[37]_i_2 
       (.I0(empty_38_reg_727[39]),
        .I1(output_r_read_reg_575[39]),
        .O(\gmem_addr_reg_737[37]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[37]_i_3 
       (.I0(empty_38_reg_727[38]),
        .I1(output_r_read_reg_575[38]),
        .O(\gmem_addr_reg_737[37]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[37]_i_4 
       (.I0(empty_38_reg_727[37]),
        .I1(output_r_read_reg_575[37]),
        .O(\gmem_addr_reg_737[37]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[37]_i_5 
       (.I0(empty_38_reg_727[36]),
        .I1(output_r_read_reg_575[36]),
        .O(\gmem_addr_reg_737[37]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[41]_i_2 
       (.I0(empty_38_reg_727[43]),
        .I1(output_r_read_reg_575[43]),
        .O(\gmem_addr_reg_737[41]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[41]_i_3 
       (.I0(empty_38_reg_727[42]),
        .I1(output_r_read_reg_575[42]),
        .O(\gmem_addr_reg_737[41]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[41]_i_4 
       (.I0(empty_38_reg_727[41]),
        .I1(output_r_read_reg_575[41]),
        .O(\gmem_addr_reg_737[41]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[41]_i_5 
       (.I0(empty_38_reg_727[40]),
        .I1(output_r_read_reg_575[40]),
        .O(\gmem_addr_reg_737[41]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[45]_i_2 
       (.I0(empty_38_reg_727[47]),
        .I1(output_r_read_reg_575[47]),
        .O(\gmem_addr_reg_737[45]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[45]_i_3 
       (.I0(empty_38_reg_727[46]),
        .I1(output_r_read_reg_575[46]),
        .O(\gmem_addr_reg_737[45]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[45]_i_4 
       (.I0(empty_38_reg_727[45]),
        .I1(output_r_read_reg_575[45]),
        .O(\gmem_addr_reg_737[45]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[45]_i_5 
       (.I0(empty_38_reg_727[44]),
        .I1(output_r_read_reg_575[44]),
        .O(\gmem_addr_reg_737[45]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[49]_i_2 
       (.I0(empty_38_reg_727[51]),
        .I1(output_r_read_reg_575[51]),
        .O(\gmem_addr_reg_737[49]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[49]_i_3 
       (.I0(empty_38_reg_727[50]),
        .I1(output_r_read_reg_575[50]),
        .O(\gmem_addr_reg_737[49]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[49]_i_4 
       (.I0(empty_38_reg_727[49]),
        .I1(output_r_read_reg_575[49]),
        .O(\gmem_addr_reg_737[49]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[49]_i_5 
       (.I0(empty_38_reg_727[48]),
        .I1(output_r_read_reg_575[48]),
        .O(\gmem_addr_reg_737[49]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[53]_i_2 
       (.I0(empty_38_reg_727[55]),
        .I1(output_r_read_reg_575[55]),
        .O(\gmem_addr_reg_737[53]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[53]_i_3 
       (.I0(empty_38_reg_727[54]),
        .I1(output_r_read_reg_575[54]),
        .O(\gmem_addr_reg_737[53]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[53]_i_4 
       (.I0(empty_38_reg_727[53]),
        .I1(output_r_read_reg_575[53]),
        .O(\gmem_addr_reg_737[53]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[53]_i_5 
       (.I0(empty_38_reg_727[52]),
        .I1(output_r_read_reg_575[52]),
        .O(\gmem_addr_reg_737[53]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[57]_i_2 
       (.I0(empty_38_reg_727[59]),
        .I1(output_r_read_reg_575[59]),
        .O(\gmem_addr_reg_737[57]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[57]_i_3 
       (.I0(empty_38_reg_727[58]),
        .I1(output_r_read_reg_575[58]),
        .O(\gmem_addr_reg_737[57]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[57]_i_4 
       (.I0(empty_38_reg_727[57]),
        .I1(output_r_read_reg_575[57]),
        .O(\gmem_addr_reg_737[57]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[57]_i_5 
       (.I0(empty_38_reg_727[56]),
        .I1(output_r_read_reg_575[56]),
        .O(\gmem_addr_reg_737[57]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[5]_i_2 
       (.I0(empty_38_reg_727[7]),
        .I1(output_r_read_reg_575[7]),
        .O(\gmem_addr_reg_737[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[5]_i_3 
       (.I0(empty_38_reg_727[6]),
        .I1(output_r_read_reg_575[6]),
        .O(\gmem_addr_reg_737[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[5]_i_4 
       (.I0(empty_38_reg_727[5]),
        .I1(output_r_read_reg_575[5]),
        .O(\gmem_addr_reg_737[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[5]_i_5 
       (.I0(empty_38_reg_727[4]),
        .I1(output_r_read_reg_575[4]),
        .O(\gmem_addr_reg_737[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[61]_i_2 
       (.I0(empty_38_reg_727[63]),
        .I1(output_r_read_reg_575[63]),
        .O(\gmem_addr_reg_737[61]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[61]_i_3 
       (.I0(empty_38_reg_727[62]),
        .I1(output_r_read_reg_575[62]),
        .O(\gmem_addr_reg_737[61]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[61]_i_4 
       (.I0(empty_38_reg_727[61]),
        .I1(output_r_read_reg_575[61]),
        .O(\gmem_addr_reg_737[61]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[61]_i_5 
       (.I0(empty_38_reg_727[60]),
        .I1(output_r_read_reg_575[60]),
        .O(\gmem_addr_reg_737[61]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[9]_i_2 
       (.I0(empty_38_reg_727[11]),
        .I1(output_r_read_reg_575[11]),
        .O(\gmem_addr_reg_737[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[9]_i_3 
       (.I0(empty_38_reg_727[10]),
        .I1(output_r_read_reg_575[10]),
        .O(\gmem_addr_reg_737[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[9]_i_4 
       (.I0(empty_38_reg_727[9]),
        .I1(output_r_read_reg_575[9]),
        .O(\gmem_addr_reg_737[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_737[9]_i_5 
       (.I0(empty_38_reg_727[8]),
        .I1(output_r_read_reg_575[8]),
        .O(\gmem_addr_reg_737[9]_i_5_n_0 ));
  FDRE \gmem_addr_reg_737_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[1]_i_1_n_5 ),
        .Q(gmem_addr_reg_737[0]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[13]_i_1_n_7 ),
        .Q(gmem_addr_reg_737[10]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[13]_i_1_n_6 ),
        .Q(gmem_addr_reg_737[11]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[13]_i_1_n_5 ),
        .Q(gmem_addr_reg_737[12]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[13]_i_1_n_4 ),
        .Q(gmem_addr_reg_737[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_737_reg[13]_i_1 
       (.CI(\gmem_addr_reg_737_reg[9]_i_1_n_0 ),
        .CO({\gmem_addr_reg_737_reg[13]_i_1_n_0 ,\gmem_addr_reg_737_reg[13]_i_1_n_1 ,\gmem_addr_reg_737_reg[13]_i_1_n_2 ,\gmem_addr_reg_737_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_38_reg_727[15:12]),
        .O({\gmem_addr_reg_737_reg[13]_i_1_n_4 ,\gmem_addr_reg_737_reg[13]_i_1_n_5 ,\gmem_addr_reg_737_reg[13]_i_1_n_6 ,\gmem_addr_reg_737_reg[13]_i_1_n_7 }),
        .S({\gmem_addr_reg_737[13]_i_2_n_0 ,\gmem_addr_reg_737[13]_i_3_n_0 ,\gmem_addr_reg_737[13]_i_4_n_0 ,\gmem_addr_reg_737[13]_i_5_n_0 }));
  FDRE \gmem_addr_reg_737_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[17]_i_1_n_7 ),
        .Q(gmem_addr_reg_737[14]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[17]_i_1_n_6 ),
        .Q(gmem_addr_reg_737[15]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[17]_i_1_n_5 ),
        .Q(gmem_addr_reg_737[16]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[17]_i_1_n_4 ),
        .Q(gmem_addr_reg_737[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_737_reg[17]_i_1 
       (.CI(\gmem_addr_reg_737_reg[13]_i_1_n_0 ),
        .CO({\gmem_addr_reg_737_reg[17]_i_1_n_0 ,\gmem_addr_reg_737_reg[17]_i_1_n_1 ,\gmem_addr_reg_737_reg[17]_i_1_n_2 ,\gmem_addr_reg_737_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_38_reg_727[19:16]),
        .O({\gmem_addr_reg_737_reg[17]_i_1_n_4 ,\gmem_addr_reg_737_reg[17]_i_1_n_5 ,\gmem_addr_reg_737_reg[17]_i_1_n_6 ,\gmem_addr_reg_737_reg[17]_i_1_n_7 }),
        .S({\gmem_addr_reg_737[17]_i_2_n_0 ,\gmem_addr_reg_737[17]_i_3_n_0 ,\gmem_addr_reg_737[17]_i_4_n_0 ,\gmem_addr_reg_737[17]_i_5_n_0 }));
  FDRE \gmem_addr_reg_737_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[21]_i_1_n_7 ),
        .Q(gmem_addr_reg_737[18]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[21]_i_1_n_6 ),
        .Q(gmem_addr_reg_737[19]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[1]_i_1_n_4 ),
        .Q(gmem_addr_reg_737[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_737_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_reg_737_reg[1]_i_1_n_0 ,\gmem_addr_reg_737_reg[1]_i_1_n_1 ,\gmem_addr_reg_737_reg[1]_i_1_n_2 ,\gmem_addr_reg_737_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_38_reg_727[3:0]),
        .O({\gmem_addr_reg_737_reg[1]_i_1_n_4 ,\gmem_addr_reg_737_reg[1]_i_1_n_5 ,\NLW_gmem_addr_reg_737_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\gmem_addr_reg_737[1]_i_2_n_0 ,\gmem_addr_reg_737[1]_i_3_n_0 ,\gmem_addr_reg_737[1]_i_4_n_0 ,\gmem_addr_reg_737[1]_i_5_n_0 }));
  FDRE \gmem_addr_reg_737_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[21]_i_1_n_5 ),
        .Q(gmem_addr_reg_737[20]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[21]_i_1_n_4 ),
        .Q(gmem_addr_reg_737[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_737_reg[21]_i_1 
       (.CI(\gmem_addr_reg_737_reg[17]_i_1_n_0 ),
        .CO({\gmem_addr_reg_737_reg[21]_i_1_n_0 ,\gmem_addr_reg_737_reg[21]_i_1_n_1 ,\gmem_addr_reg_737_reg[21]_i_1_n_2 ,\gmem_addr_reg_737_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_38_reg_727[23:20]),
        .O({\gmem_addr_reg_737_reg[21]_i_1_n_4 ,\gmem_addr_reg_737_reg[21]_i_1_n_5 ,\gmem_addr_reg_737_reg[21]_i_1_n_6 ,\gmem_addr_reg_737_reg[21]_i_1_n_7 }),
        .S({\gmem_addr_reg_737[21]_i_2_n_0 ,\gmem_addr_reg_737[21]_i_3_n_0 ,\gmem_addr_reg_737[21]_i_4_n_0 ,\gmem_addr_reg_737[21]_i_5_n_0 }));
  FDRE \gmem_addr_reg_737_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[25]_i_1_n_7 ),
        .Q(gmem_addr_reg_737[22]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[25]_i_1_n_6 ),
        .Q(gmem_addr_reg_737[23]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[25]_i_1_n_5 ),
        .Q(gmem_addr_reg_737[24]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[25]_i_1_n_4 ),
        .Q(gmem_addr_reg_737[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_737_reg[25]_i_1 
       (.CI(\gmem_addr_reg_737_reg[21]_i_1_n_0 ),
        .CO({\gmem_addr_reg_737_reg[25]_i_1_n_0 ,\gmem_addr_reg_737_reg[25]_i_1_n_1 ,\gmem_addr_reg_737_reg[25]_i_1_n_2 ,\gmem_addr_reg_737_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_38_reg_727[27:24]),
        .O({\gmem_addr_reg_737_reg[25]_i_1_n_4 ,\gmem_addr_reg_737_reg[25]_i_1_n_5 ,\gmem_addr_reg_737_reg[25]_i_1_n_6 ,\gmem_addr_reg_737_reg[25]_i_1_n_7 }),
        .S({\gmem_addr_reg_737[25]_i_2_n_0 ,\gmem_addr_reg_737[25]_i_3_n_0 ,\gmem_addr_reg_737[25]_i_4_n_0 ,\gmem_addr_reg_737[25]_i_5_n_0 }));
  FDRE \gmem_addr_reg_737_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[29]_i_1_n_7 ),
        .Q(gmem_addr_reg_737[26]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[29]_i_1_n_6 ),
        .Q(gmem_addr_reg_737[27]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[29]_i_1_n_5 ),
        .Q(gmem_addr_reg_737[28]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[29]_i_1_n_4 ),
        .Q(gmem_addr_reg_737[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_737_reg[29]_i_1 
       (.CI(\gmem_addr_reg_737_reg[25]_i_1_n_0 ),
        .CO({\gmem_addr_reg_737_reg[29]_i_1_n_0 ,\gmem_addr_reg_737_reg[29]_i_1_n_1 ,\gmem_addr_reg_737_reg[29]_i_1_n_2 ,\gmem_addr_reg_737_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_38_reg_727[31:28]),
        .O({\gmem_addr_reg_737_reg[29]_i_1_n_4 ,\gmem_addr_reg_737_reg[29]_i_1_n_5 ,\gmem_addr_reg_737_reg[29]_i_1_n_6 ,\gmem_addr_reg_737_reg[29]_i_1_n_7 }),
        .S({\gmem_addr_reg_737[29]_i_2_n_0 ,\gmem_addr_reg_737[29]_i_3_n_0 ,\gmem_addr_reg_737[29]_i_4_n_0 ,\gmem_addr_reg_737[29]_i_5_n_0 }));
  FDRE \gmem_addr_reg_737_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[5]_i_1_n_7 ),
        .Q(gmem_addr_reg_737[2]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[33]_i_1_n_7 ),
        .Q(gmem_addr_reg_737[30]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[33]_i_1_n_6 ),
        .Q(gmem_addr_reg_737[31]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[33]_i_1_n_5 ),
        .Q(gmem_addr_reg_737[32]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[33]_i_1_n_4 ),
        .Q(gmem_addr_reg_737[33]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_737_reg[33]_i_1 
       (.CI(\gmem_addr_reg_737_reg[29]_i_1_n_0 ),
        .CO({\gmem_addr_reg_737_reg[33]_i_1_n_0 ,\gmem_addr_reg_737_reg[33]_i_1_n_1 ,\gmem_addr_reg_737_reg[33]_i_1_n_2 ,\gmem_addr_reg_737_reg[33]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_38_reg_727[35:32]),
        .O({\gmem_addr_reg_737_reg[33]_i_1_n_4 ,\gmem_addr_reg_737_reg[33]_i_1_n_5 ,\gmem_addr_reg_737_reg[33]_i_1_n_6 ,\gmem_addr_reg_737_reg[33]_i_1_n_7 }),
        .S({\gmem_addr_reg_737[33]_i_2_n_0 ,\gmem_addr_reg_737[33]_i_3_n_0 ,\gmem_addr_reg_737[33]_i_4_n_0 ,\gmem_addr_reg_737[33]_i_5_n_0 }));
  FDRE \gmem_addr_reg_737_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[37]_i_1_n_7 ),
        .Q(gmem_addr_reg_737[34]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[37]_i_1_n_6 ),
        .Q(gmem_addr_reg_737[35]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[37]_i_1_n_5 ),
        .Q(gmem_addr_reg_737[36]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[37]_i_1_n_4 ),
        .Q(gmem_addr_reg_737[37]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_737_reg[37]_i_1 
       (.CI(\gmem_addr_reg_737_reg[33]_i_1_n_0 ),
        .CO({\gmem_addr_reg_737_reg[37]_i_1_n_0 ,\gmem_addr_reg_737_reg[37]_i_1_n_1 ,\gmem_addr_reg_737_reg[37]_i_1_n_2 ,\gmem_addr_reg_737_reg[37]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_38_reg_727[39:36]),
        .O({\gmem_addr_reg_737_reg[37]_i_1_n_4 ,\gmem_addr_reg_737_reg[37]_i_1_n_5 ,\gmem_addr_reg_737_reg[37]_i_1_n_6 ,\gmem_addr_reg_737_reg[37]_i_1_n_7 }),
        .S({\gmem_addr_reg_737[37]_i_2_n_0 ,\gmem_addr_reg_737[37]_i_3_n_0 ,\gmem_addr_reg_737[37]_i_4_n_0 ,\gmem_addr_reg_737[37]_i_5_n_0 }));
  FDRE \gmem_addr_reg_737_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[41]_i_1_n_7 ),
        .Q(gmem_addr_reg_737[38]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[41]_i_1_n_6 ),
        .Q(gmem_addr_reg_737[39]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[5]_i_1_n_6 ),
        .Q(gmem_addr_reg_737[3]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[41]_i_1_n_5 ),
        .Q(gmem_addr_reg_737[40]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[41]_i_1_n_4 ),
        .Q(gmem_addr_reg_737[41]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_737_reg[41]_i_1 
       (.CI(\gmem_addr_reg_737_reg[37]_i_1_n_0 ),
        .CO({\gmem_addr_reg_737_reg[41]_i_1_n_0 ,\gmem_addr_reg_737_reg[41]_i_1_n_1 ,\gmem_addr_reg_737_reg[41]_i_1_n_2 ,\gmem_addr_reg_737_reg[41]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_38_reg_727[43:40]),
        .O({\gmem_addr_reg_737_reg[41]_i_1_n_4 ,\gmem_addr_reg_737_reg[41]_i_1_n_5 ,\gmem_addr_reg_737_reg[41]_i_1_n_6 ,\gmem_addr_reg_737_reg[41]_i_1_n_7 }),
        .S({\gmem_addr_reg_737[41]_i_2_n_0 ,\gmem_addr_reg_737[41]_i_3_n_0 ,\gmem_addr_reg_737[41]_i_4_n_0 ,\gmem_addr_reg_737[41]_i_5_n_0 }));
  FDRE \gmem_addr_reg_737_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[45]_i_1_n_7 ),
        .Q(gmem_addr_reg_737[42]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[45]_i_1_n_6 ),
        .Q(gmem_addr_reg_737[43]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[45]_i_1_n_5 ),
        .Q(gmem_addr_reg_737[44]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[45]_i_1_n_4 ),
        .Q(gmem_addr_reg_737[45]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_737_reg[45]_i_1 
       (.CI(\gmem_addr_reg_737_reg[41]_i_1_n_0 ),
        .CO({\gmem_addr_reg_737_reg[45]_i_1_n_0 ,\gmem_addr_reg_737_reg[45]_i_1_n_1 ,\gmem_addr_reg_737_reg[45]_i_1_n_2 ,\gmem_addr_reg_737_reg[45]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_38_reg_727[47:44]),
        .O({\gmem_addr_reg_737_reg[45]_i_1_n_4 ,\gmem_addr_reg_737_reg[45]_i_1_n_5 ,\gmem_addr_reg_737_reg[45]_i_1_n_6 ,\gmem_addr_reg_737_reg[45]_i_1_n_7 }),
        .S({\gmem_addr_reg_737[45]_i_2_n_0 ,\gmem_addr_reg_737[45]_i_3_n_0 ,\gmem_addr_reg_737[45]_i_4_n_0 ,\gmem_addr_reg_737[45]_i_5_n_0 }));
  FDRE \gmem_addr_reg_737_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[49]_i_1_n_7 ),
        .Q(gmem_addr_reg_737[46]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[49]_i_1_n_6 ),
        .Q(gmem_addr_reg_737[47]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[49]_i_1_n_5 ),
        .Q(gmem_addr_reg_737[48]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[49]_i_1_n_4 ),
        .Q(gmem_addr_reg_737[49]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_737_reg[49]_i_1 
       (.CI(\gmem_addr_reg_737_reg[45]_i_1_n_0 ),
        .CO({\gmem_addr_reg_737_reg[49]_i_1_n_0 ,\gmem_addr_reg_737_reg[49]_i_1_n_1 ,\gmem_addr_reg_737_reg[49]_i_1_n_2 ,\gmem_addr_reg_737_reg[49]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_38_reg_727[51:48]),
        .O({\gmem_addr_reg_737_reg[49]_i_1_n_4 ,\gmem_addr_reg_737_reg[49]_i_1_n_5 ,\gmem_addr_reg_737_reg[49]_i_1_n_6 ,\gmem_addr_reg_737_reg[49]_i_1_n_7 }),
        .S({\gmem_addr_reg_737[49]_i_2_n_0 ,\gmem_addr_reg_737[49]_i_3_n_0 ,\gmem_addr_reg_737[49]_i_4_n_0 ,\gmem_addr_reg_737[49]_i_5_n_0 }));
  FDRE \gmem_addr_reg_737_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[5]_i_1_n_5 ),
        .Q(gmem_addr_reg_737[4]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[53]_i_1_n_7 ),
        .Q(gmem_addr_reg_737[50]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[53]_i_1_n_6 ),
        .Q(gmem_addr_reg_737[51]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[53]_i_1_n_5 ),
        .Q(gmem_addr_reg_737[52]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[53]_i_1_n_4 ),
        .Q(gmem_addr_reg_737[53]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_737_reg[53]_i_1 
       (.CI(\gmem_addr_reg_737_reg[49]_i_1_n_0 ),
        .CO({\gmem_addr_reg_737_reg[53]_i_1_n_0 ,\gmem_addr_reg_737_reg[53]_i_1_n_1 ,\gmem_addr_reg_737_reg[53]_i_1_n_2 ,\gmem_addr_reg_737_reg[53]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_38_reg_727[55:52]),
        .O({\gmem_addr_reg_737_reg[53]_i_1_n_4 ,\gmem_addr_reg_737_reg[53]_i_1_n_5 ,\gmem_addr_reg_737_reg[53]_i_1_n_6 ,\gmem_addr_reg_737_reg[53]_i_1_n_7 }),
        .S({\gmem_addr_reg_737[53]_i_2_n_0 ,\gmem_addr_reg_737[53]_i_3_n_0 ,\gmem_addr_reg_737[53]_i_4_n_0 ,\gmem_addr_reg_737[53]_i_5_n_0 }));
  FDRE \gmem_addr_reg_737_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[57]_i_1_n_7 ),
        .Q(gmem_addr_reg_737[54]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[57]_i_1_n_6 ),
        .Q(gmem_addr_reg_737[55]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[57]_i_1_n_5 ),
        .Q(gmem_addr_reg_737[56]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[57]_i_1_n_4 ),
        .Q(gmem_addr_reg_737[57]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_737_reg[57]_i_1 
       (.CI(\gmem_addr_reg_737_reg[53]_i_1_n_0 ),
        .CO({\gmem_addr_reg_737_reg[57]_i_1_n_0 ,\gmem_addr_reg_737_reg[57]_i_1_n_1 ,\gmem_addr_reg_737_reg[57]_i_1_n_2 ,\gmem_addr_reg_737_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_38_reg_727[59:56]),
        .O({\gmem_addr_reg_737_reg[57]_i_1_n_4 ,\gmem_addr_reg_737_reg[57]_i_1_n_5 ,\gmem_addr_reg_737_reg[57]_i_1_n_6 ,\gmem_addr_reg_737_reg[57]_i_1_n_7 }),
        .S({\gmem_addr_reg_737[57]_i_2_n_0 ,\gmem_addr_reg_737[57]_i_3_n_0 ,\gmem_addr_reg_737[57]_i_4_n_0 ,\gmem_addr_reg_737[57]_i_5_n_0 }));
  FDRE \gmem_addr_reg_737_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[61]_i_1_n_7 ),
        .Q(gmem_addr_reg_737[58]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[61]_i_1_n_6 ),
        .Q(gmem_addr_reg_737[59]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[5]_i_1_n_4 ),
        .Q(gmem_addr_reg_737[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_737_reg[5]_i_1 
       (.CI(\gmem_addr_reg_737_reg[1]_i_1_n_0 ),
        .CO({\gmem_addr_reg_737_reg[5]_i_1_n_0 ,\gmem_addr_reg_737_reg[5]_i_1_n_1 ,\gmem_addr_reg_737_reg[5]_i_1_n_2 ,\gmem_addr_reg_737_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_38_reg_727[7:4]),
        .O({\gmem_addr_reg_737_reg[5]_i_1_n_4 ,\gmem_addr_reg_737_reg[5]_i_1_n_5 ,\gmem_addr_reg_737_reg[5]_i_1_n_6 ,\gmem_addr_reg_737_reg[5]_i_1_n_7 }),
        .S({\gmem_addr_reg_737[5]_i_2_n_0 ,\gmem_addr_reg_737[5]_i_3_n_0 ,\gmem_addr_reg_737[5]_i_4_n_0 ,\gmem_addr_reg_737[5]_i_5_n_0 }));
  FDRE \gmem_addr_reg_737_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[61]_i_1_n_5 ),
        .Q(gmem_addr_reg_737[60]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(RESIZE0),
        .Q(gmem_addr_reg_737[61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_737_reg[61]_i_1 
       (.CI(\gmem_addr_reg_737_reg[57]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_reg_737_reg[61]_i_1_CO_UNCONNECTED [3],\gmem_addr_reg_737_reg[61]_i_1_n_1 ,\gmem_addr_reg_737_reg[61]_i_1_n_2 ,\gmem_addr_reg_737_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,empty_38_reg_727[62:60]}),
        .O({RESIZE0,\gmem_addr_reg_737_reg[61]_i_1_n_5 ,\gmem_addr_reg_737_reg[61]_i_1_n_6 ,\gmem_addr_reg_737_reg[61]_i_1_n_7 }),
        .S({\gmem_addr_reg_737[61]_i_2_n_0 ,\gmem_addr_reg_737[61]_i_3_n_0 ,\gmem_addr_reg_737[61]_i_4_n_0 ,\gmem_addr_reg_737[61]_i_5_n_0 }));
  FDRE \gmem_addr_reg_737_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[9]_i_1_n_7 ),
        .Q(gmem_addr_reg_737[6]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[9]_i_1_n_6 ),
        .Q(gmem_addr_reg_737[7]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[9]_i_1_n_5 ),
        .Q(gmem_addr_reg_737[8]),
        .R(1'b0));
  FDRE \gmem_addr_reg_737_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\gmem_addr_reg_737_reg[9]_i_1_n_4 ),
        .Q(gmem_addr_reg_737[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_737_reg[9]_i_1 
       (.CI(\gmem_addr_reg_737_reg[5]_i_1_n_0 ),
        .CO({\gmem_addr_reg_737_reg[9]_i_1_n_0 ,\gmem_addr_reg_737_reg[9]_i_1_n_1 ,\gmem_addr_reg_737_reg[9]_i_1_n_2 ,\gmem_addr_reg_737_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_38_reg_727[11:8]),
        .O({\gmem_addr_reg_737_reg[9]_i_1_n_4 ,\gmem_addr_reg_737_reg[9]_i_1_n_5 ,\gmem_addr_reg_737_reg[9]_i_1_n_6 ,\gmem_addr_reg_737_reg[9]_i_1_n_7 }),
        .S({\gmem_addr_reg_737[9]_i_2_n_0 ,\gmem_addr_reg_737[9]_i_3_n_0 ,\gmem_addr_reg_737[9]_i_4_n_0 ,\gmem_addr_reg_737[9]_i_5_n_0 }));
  design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi gmem_m_axi_U
       (.CO(icmp_ln1027_2_fu_476_p2),
        .D({m_axi_gmem_RLAST,m_axi_gmem_RDATA}),
        .E(gmem_m_axi_U_n_9),
        .I_WREADY(I_WREADY),
        .Q({ap_CS_fsm_state27,\ap_CS_fsm_reg_n_0_[25] ,ap_CS_fsm_state22,ap_CS_fsm_state21,ap_CS_fsm_state20,ap_CS_fsm_state19,ap_CS_fsm_state18,ap_CS_fsm_state8}),
        .SR(ap_rst),
        .\ap_CS_fsm_reg[18] (gmem_m_axi_U_n_110),
        .\ap_CS_fsm_reg[18]_0 (x_V_reg_203),
        .\ap_CS_fsm_reg[19] (gmem_m_axi_U_n_116),
        .\ap_CS_fsm_reg[20] (sub_i_i434_reg_644),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .ap_enable_reg_pp0_iter7(ap_enable_reg_pp0_iter7),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[3] (\^m_axi_gmem_ARLEN ),
        .\data_p1_reg[67] ({\^m_axi_gmem_AWLEN ,\^m_axi_gmem_AWADDR }),
        .din(grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_acc_out),
        .dout({\load_unit/beat_pack ,gmem_RDATA}),
        .dout_vld_reg({ap_NS_fsm[26],ap_NS_fsm[19:18],ap_NS_fsm[8]}),
        .\fifo_depth_gt1_gen.dout_reg[36] ({m_axi_gmem_WLAST,m_axi_gmem_WSTRB,m_axi_gmem_WDATA}),
        .\fifo_depth_gt1_gen.dout_reg[95] ({\empty_reg_664_reg_n_0_[31] ,\empty_reg_664_reg_n_0_[30] ,\empty_reg_664_reg_n_0_[29] ,\empty_reg_664_reg_n_0_[28] ,\empty_reg_664_reg_n_0_[27] ,\empty_reg_664_reg_n_0_[26] ,\empty_reg_664_reg_n_0_[25] ,\empty_reg_664_reg_n_0_[24] ,\empty_reg_664_reg_n_0_[23] ,\empty_reg_664_reg_n_0_[22] ,\empty_reg_664_reg_n_0_[21] ,\empty_reg_664_reg_n_0_[20] ,\empty_reg_664_reg_n_0_[19] ,\empty_reg_664_reg_n_0_[18] ,\empty_reg_664_reg_n_0_[17] ,\empty_reg_664_reg_n_0_[16] ,\empty_reg_664_reg_n_0_[15] ,\empty_reg_664_reg_n_0_[14] ,\empty_reg_664_reg_n_0_[13] ,\empty_reg_664_reg_n_0_[12] ,\empty_reg_664_reg_n_0_[11] ,\empty_reg_664_reg_n_0_[10] ,\empty_reg_664_reg_n_0_[9] ,\empty_reg_664_reg_n_0_[8] ,\empty_reg_664_reg_n_0_[7] ,\empty_reg_664_reg_n_0_[6] ,\empty_reg_664_reg_n_0_[5] ,\empty_reg_664_reg_n_0_[4] ,\empty_reg_664_reg_n_0_[3] ,\empty_reg_664_reg_n_0_[2] ,\empty_reg_664_reg_n_0_[1] ,\empty_reg_664_reg_n_0_[0] ,gmem_addr_reg_737}),
        .\fifo_depth_gt1_gen.full_n_reg (gmem_m_axi_U_n_7),
        .\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6 (zext_ln1027_3_fu_472_p1),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_RREADY(gmem_RREADY),
        .gmem_RVALID(gmem_RVALID),
        .grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_ARVALID(grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_ARVALID),
        .grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_RREADY(grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_RREADY),
        .grp_fu_443_p_ce(grp_fu_443_p_ce),
        .in(grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_ARADDR),
        .m_axi_gmem_ARADDR(\^m_axi_gmem_ARADDR ),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .ready_for_outstanding(\load_unit/ready_for_outstanding ),
        .s_ready_t_reg(m_axi_gmem_RREADY),
        .s_ready_t_reg_0(m_axi_gmem_BREADY));
  design_1_Conv2D_HW_0_0_Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215
       (.A({grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_167,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_168,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_169,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_170,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_171,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_172,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_173,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_174,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_175,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_176,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_177,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_178,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_179,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_180,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_181}),
        .B({grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_199,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_200,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_201,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_202,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_203,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_204,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_205,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_206,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_207,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_208,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_209,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_210,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_211,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_212,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_213}),
        .CO(icmp_ln1027_2_fu_476_p2),
        .D(inputHeight),
        .E(grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_232),
        .I_WREADY(I_WREADY),
        .Q({ap_CS_fsm_state22,ap_CS_fsm_state21,ap_CS_fsm_state20,ap_CS_fsm_state8,ap_CS_fsm_state1}),
        .SR(ap_rst),
        .\ap_CS_fsm_reg[1]_0 (gmem_m_axi_U_n_7),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg_reg_0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_231),
        .ap_enable_reg_pp0_iter0_reg_reg_1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_ap_start_reg_reg_n_0),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .ap_enable_reg_pp0_iter7(ap_enable_reg_pp0_iter7),
        .ap_rst_n(ap_rst_n),
        .buff0_reg__0(mul_ln1027_1),
        .\convWidth_cast_cast_reg_785_reg[31]_0 (convWidth_read_reg_536),
        .din(grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_acc_out),
        .din0(din0),
        .din1(din1),
        .dout({\load_unit/beat_pack ,gmem_RDATA}),
        .\empty_36_reg_882_reg[61]_0 ({grp_fu_443_p2,mul_32ns_32ns_62_2_1_U34_n_46,mul_32ns_32ns_62_2_1_U34_n_47,mul_32ns_32ns_62_2_1_U34_n_48,mul_32ns_32ns_62_2_1_U34_n_49,mul_32ns_32ns_62_2_1_U34_n_50,mul_32ns_32ns_62_2_1_U34_n_51,mul_32ns_32ns_62_2_1_U34_n_52,mul_32ns_32ns_62_2_1_U34_n_53,mul_32ns_32ns_62_2_1_U34_n_54,mul_32ns_32ns_62_2_1_U34_n_55,mul_32ns_32ns_62_2_1_U34_n_56,mul_32ns_32ns_62_2_1_U34_n_57,mul_32ns_32ns_62_2_1_U34_n_58,mul_32ns_32ns_62_2_1_U34_n_59,mul_32ns_32ns_62_2_1_U34_n_60,mul_32ns_32ns_62_2_1_U34_n_61}),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_ARVALID2(gmem_ARVALID2),
        .gmem_RREADY(gmem_RREADY),
        .gmem_RVALID(gmem_RVALID),
        .\gmem_addr_reg_939_reg[61]_i_4_0 ({\filters_read_reg_570_reg_n_0_[63] ,\filters_read_reg_570_reg_n_0_[62] ,\filters_read_reg_570_reg_n_0_[61] ,\filters_read_reg_570_reg_n_0_[60] ,\filters_read_reg_570_reg_n_0_[59] ,\filters_read_reg_570_reg_n_0_[58] ,\filters_read_reg_570_reg_n_0_[57] ,\filters_read_reg_570_reg_n_0_[56] ,\filters_read_reg_570_reg_n_0_[55] ,\filters_read_reg_570_reg_n_0_[54] ,\filters_read_reg_570_reg_n_0_[53] ,\filters_read_reg_570_reg_n_0_[52] ,\filters_read_reg_570_reg_n_0_[51] ,\filters_read_reg_570_reg_n_0_[50] ,\filters_read_reg_570_reg_n_0_[49] ,\filters_read_reg_570_reg_n_0_[48] ,\filters_read_reg_570_reg_n_0_[47] ,\filters_read_reg_570_reg_n_0_[46] ,\filters_read_reg_570_reg_n_0_[45] ,\filters_read_reg_570_reg_n_0_[44] ,\filters_read_reg_570_reg_n_0_[43] ,\filters_read_reg_570_reg_n_0_[42] ,\filters_read_reg_570_reg_n_0_[41] ,\filters_read_reg_570_reg_n_0_[40] ,\filters_read_reg_570_reg_n_0_[39] ,\filters_read_reg_570_reg_n_0_[38] ,\filters_read_reg_570_reg_n_0_[37] ,\filters_read_reg_570_reg_n_0_[36] ,\filters_read_reg_570_reg_n_0_[35] ,\filters_read_reg_570_reg_n_0_[34] ,\filters_read_reg_570_reg_n_0_[33] ,\filters_read_reg_570_reg_n_0_[32] ,\filters_read_reg_570_reg_n_0_[31] ,\filters_read_reg_570_reg_n_0_[30] ,\filters_read_reg_570_reg_n_0_[29] ,\filters_read_reg_570_reg_n_0_[28] ,\filters_read_reg_570_reg_n_0_[27] ,\filters_read_reg_570_reg_n_0_[26] ,\filters_read_reg_570_reg_n_0_[25] ,\filters_read_reg_570_reg_n_0_[24] ,\filters_read_reg_570_reg_n_0_[23] ,\filters_read_reg_570_reg_n_0_[22] ,\filters_read_reg_570_reg_n_0_[21] ,\filters_read_reg_570_reg_n_0_[20] ,\filters_read_reg_570_reg_n_0_[19] ,\filters_read_reg_570_reg_n_0_[18] ,\filters_read_reg_570_reg_n_0_[17] ,\filters_read_reg_570_reg_n_0_[16] ,\filters_read_reg_570_reg_n_0_[15] ,\filters_read_reg_570_reg_n_0_[14] ,\filters_read_reg_570_reg_n_0_[13] ,\filters_read_reg_570_reg_n_0_[12] ,\filters_read_reg_570_reg_n_0_[11] ,\filters_read_reg_570_reg_n_0_[10] ,\filters_read_reg_570_reg_n_0_[9] ,\filters_read_reg_570_reg_n_0_[8] ,\filters_read_reg_570_reg_n_0_[7] ,\filters_read_reg_570_reg_n_0_[6] ,\filters_read_reg_570_reg_n_0_[5] ,\filters_read_reg_570_reg_n_0_[4] ,\filters_read_reg_570_reg_n_0_[3] ,\filters_read_reg_570_reg_n_0_[2] ,\filters_read_reg_570_reg_n_0_[1] }),
        .grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_ap_start_reg_reg(ap_NS_fsm[21:20]),
        .grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_ARVALID(grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_ARVALID),
        .grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_RREADY(grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_RREADY),
        .grp_fu_443_p_ce(grp_fu_443_p_ce),
        .\iChannel_V_fu_124_reg[16]_0 ({grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_182,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_183,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_184,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_185,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_186,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_187,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_188,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_189,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_190,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_191,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_192,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_193,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_194,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_195,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_196,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_197,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_198}),
        .icmp_ln1027(icmp_ln1027),
        .\icmp_ln1027_1_reg_823_reg[0]_0 (mul_ln15_1),
        .\icmp_ln1027_2_reg_837_reg[0]_0 (mul_ln15),
        .in(grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_ARADDR),
        .\inputHeight_cast9_cast_reg_797_reg[16]_0 ({grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_214,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_215,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_216,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_217,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_218,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_219,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_220,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_221,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_222,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_223,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_224,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_225,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_226,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_227,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_228,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_229,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_230}),
        .\inputHeight_cast9_cast_reg_797_reg[31]_0 (inputHeight_read_reg_545),
        .p_tmp_reg(grp_fu_291_p2),
        .p_tmp_reg_0(numChannels_cast_reg_649),
        .p_tmp_reg_1(convHeight_read_reg_530),
        .p_tmp_reg__0(convWidth),
        .ready_for_outstanding(\load_unit/ready_for_outstanding ),
        .ready_for_outstanding_reg(gmem_m_axi_U_n_116),
        .\sext_ln39_mid2_v_reg_950_reg[61]_0 ({\input_r_read_reg_580_reg_n_0_[63] ,\input_r_read_reg_580_reg_n_0_[62] ,\input_r_read_reg_580_reg_n_0_[61] ,\input_r_read_reg_580_reg_n_0_[60] ,\input_r_read_reg_580_reg_n_0_[59] ,\input_r_read_reg_580_reg_n_0_[58] ,\input_r_read_reg_580_reg_n_0_[57] ,\input_r_read_reg_580_reg_n_0_[56] ,\input_r_read_reg_580_reg_n_0_[55] ,\input_r_read_reg_580_reg_n_0_[54] ,\input_r_read_reg_580_reg_n_0_[53] ,\input_r_read_reg_580_reg_n_0_[52] ,\input_r_read_reg_580_reg_n_0_[51] ,\input_r_read_reg_580_reg_n_0_[50] ,\input_r_read_reg_580_reg_n_0_[49] ,\input_r_read_reg_580_reg_n_0_[48] ,\input_r_read_reg_580_reg_n_0_[47] ,\input_r_read_reg_580_reg_n_0_[46] ,\input_r_read_reg_580_reg_n_0_[45] ,\input_r_read_reg_580_reg_n_0_[44] ,\input_r_read_reg_580_reg_n_0_[43] ,\input_r_read_reg_580_reg_n_0_[42] ,\input_r_read_reg_580_reg_n_0_[41] ,\input_r_read_reg_580_reg_n_0_[40] ,\input_r_read_reg_580_reg_n_0_[39] ,\input_r_read_reg_580_reg_n_0_[38] ,\input_r_read_reg_580_reg_n_0_[37] ,\input_r_read_reg_580_reg_n_0_[36] ,\input_r_read_reg_580_reg_n_0_[35] ,\input_r_read_reg_580_reg_n_0_[34] ,\input_r_read_reg_580_reg_n_0_[33] ,\input_r_read_reg_580_reg_n_0_[32] ,\input_r_read_reg_580_reg_n_0_[31] ,\input_r_read_reg_580_reg_n_0_[30] ,\input_r_read_reg_580_reg_n_0_[29] ,\input_r_read_reg_580_reg_n_0_[28] ,\input_r_read_reg_580_reg_n_0_[27] ,\input_r_read_reg_580_reg_n_0_[26] ,\input_r_read_reg_580_reg_n_0_[25] ,\input_r_read_reg_580_reg_n_0_[24] ,\input_r_read_reg_580_reg_n_0_[23] ,\input_r_read_reg_580_reg_n_0_[22] ,\input_r_read_reg_580_reg_n_0_[21] ,\input_r_read_reg_580_reg_n_0_[20] ,\input_r_read_reg_580_reg_n_0_[19] ,\input_r_read_reg_580_reg_n_0_[18] ,\input_r_read_reg_580_reg_n_0_[17] ,\input_r_read_reg_580_reg_n_0_[16] ,\input_r_read_reg_580_reg_n_0_[15] ,\input_r_read_reg_580_reg_n_0_[14] ,\input_r_read_reg_580_reg_n_0_[13] ,\input_r_read_reg_580_reg_n_0_[12] ,\input_r_read_reg_580_reg_n_0_[11] ,\input_r_read_reg_580_reg_n_0_[10] ,\input_r_read_reg_580_reg_n_0_[9] ,\input_r_read_reg_580_reg_n_0_[8] ,\input_r_read_reg_580_reg_n_0_[7] ,\input_r_read_reg_580_reg_n_0_[6] ,\input_r_read_reg_580_reg_n_0_[5] ,\input_r_read_reg_580_reg_n_0_[4] ,\input_r_read_reg_580_reg_n_0_[3] ,\input_r_read_reg_580_reg_n_0_[2] ,\input_r_read_reg_580_reg_n_0_[1] }),
        .\tmp3_cast_mid144_cast_reg_780_reg[31]_0 ({\select_ln1027_reg_697_reg_n_0_[31] ,\select_ln1027_reg_697_reg_n_0_[30] ,\select_ln1027_reg_697_reg_n_0_[29] ,\select_ln1027_reg_697_reg_n_0_[28] ,\select_ln1027_reg_697_reg_n_0_[27] ,\select_ln1027_reg_697_reg_n_0_[26] ,\select_ln1027_reg_697_reg_n_0_[25] ,\select_ln1027_reg_697_reg_n_0_[24] ,\select_ln1027_reg_697_reg_n_0_[23] ,\select_ln1027_reg_697_reg_n_0_[22] ,\select_ln1027_reg_697_reg_n_0_[21] ,\select_ln1027_reg_697_reg_n_0_[20] ,\select_ln1027_reg_697_reg_n_0_[19] ,\select_ln1027_reg_697_reg_n_0_[18] ,\select_ln1027_reg_697_reg_n_0_[17] ,\select_ln1027_reg_697_reg_n_0_[16] ,\select_ln1027_reg_697_reg_n_0_[15] ,\select_ln1027_reg_697_reg_n_0_[14] ,\select_ln1027_reg_697_reg_n_0_[13] ,\select_ln1027_reg_697_reg_n_0_[12] ,\select_ln1027_reg_697_reg_n_0_[11] ,\select_ln1027_reg_697_reg_n_0_[10] ,\select_ln1027_reg_697_reg_n_0_[9] ,\select_ln1027_reg_697_reg_n_0_[8] ,\select_ln1027_reg_697_reg_n_0_[7] ,\select_ln1027_reg_697_reg_n_0_[6] ,\select_ln1027_reg_697_reg_n_0_[5] ,\select_ln1027_reg_697_reg_n_0_[4] ,\select_ln1027_reg_697_reg_n_0_[3] ,\select_ln1027_reg_697_reg_n_0_[2] ,\select_ln1027_reg_697_reg_n_0_[1] ,\select_ln1027_reg_697_reg_n_0_[0] }),
        .tmp_product(select_ln1027_1_reg_705),
        .tmp_product__0(tmp_1_fu_330_p3),
        .tmp_product__1({mul_32ns_32ns_62_2_1_U30_n_0,mul_32ns_32ns_62_2_1_U30_n_1,mul_32ns_32ns_62_2_1_U30_n_2,mul_32ns_32ns_62_2_1_U30_n_3,mul_32ns_32ns_62_2_1_U30_n_4,mul_32ns_32ns_62_2_1_U30_n_5,mul_32ns_32ns_62_2_1_U30_n_6,mul_32ns_32ns_62_2_1_U30_n_7,mul_32ns_32ns_62_2_1_U30_n_8,mul_32ns_32ns_62_2_1_U30_n_9,mul_32ns_32ns_62_2_1_U30_n_10,mul_32ns_32ns_62_2_1_U30_n_11,mul_32ns_32ns_62_2_1_U30_n_12,mul_32ns_32ns_62_2_1_U30_n_13,mul_32ns_32ns_62_2_1_U30_n_14,mul_32ns_32ns_62_2_1_U30_n_15}),
        .\x_V_cast13_cast_reg_770_reg[31]_0 (zext_ln1027_3_fu_472_p1));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT2 #(
    .INIT(4'h8)) 
    grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_ap_start_reg_i_2
       (.I0(icmp_ln1027_2_fu_476_p2),
        .I1(ap_CS_fsm_state20),
        .O(gmem_ARVALID2));
  FDRE #(
    .INIT(1'b0)) 
    grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_231),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_ap_start_reg_reg_n_0),
        .R(ap_rst));
  FDRE \iFilter_V_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(select_ln1027_1_reg_705[0]),
        .Q(iFilter_V_fu_122[0]),
        .R(ap_NS_fsm10_out));
  FDRE \iFilter_V_fu_122_reg[10] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(select_ln1027_1_reg_705[10]),
        .Q(iFilter_V_fu_122[10]),
        .R(ap_NS_fsm10_out));
  FDRE \iFilter_V_fu_122_reg[11] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(select_ln1027_1_reg_705[11]),
        .Q(iFilter_V_fu_122[11]),
        .R(ap_NS_fsm10_out));
  FDRE \iFilter_V_fu_122_reg[12] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(select_ln1027_1_reg_705[12]),
        .Q(iFilter_V_fu_122[12]),
        .R(ap_NS_fsm10_out));
  FDRE \iFilter_V_fu_122_reg[13] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(select_ln1027_1_reg_705[13]),
        .Q(iFilter_V_fu_122[13]),
        .R(ap_NS_fsm10_out));
  FDRE \iFilter_V_fu_122_reg[14] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(select_ln1027_1_reg_705[14]),
        .Q(iFilter_V_fu_122[14]),
        .R(ap_NS_fsm10_out));
  FDRE \iFilter_V_fu_122_reg[15] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(select_ln1027_1_reg_705[15]),
        .Q(iFilter_V_fu_122[15]),
        .R(ap_NS_fsm10_out));
  FDRE \iFilter_V_fu_122_reg[16] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(select_ln1027_1_reg_705[16]),
        .Q(iFilter_V_fu_122[16]),
        .R(ap_NS_fsm10_out));
  FDRE \iFilter_V_fu_122_reg[17] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(select_ln1027_1_reg_705[17]),
        .Q(iFilter_V_fu_122[17]),
        .R(ap_NS_fsm10_out));
  FDRE \iFilter_V_fu_122_reg[18] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(select_ln1027_1_reg_705[18]),
        .Q(iFilter_V_fu_122[18]),
        .R(ap_NS_fsm10_out));
  FDRE \iFilter_V_fu_122_reg[19] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(select_ln1027_1_reg_705[19]),
        .Q(iFilter_V_fu_122[19]),
        .R(ap_NS_fsm10_out));
  FDRE \iFilter_V_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(select_ln1027_1_reg_705[1]),
        .Q(iFilter_V_fu_122[1]),
        .R(ap_NS_fsm10_out));
  FDRE \iFilter_V_fu_122_reg[20] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(select_ln1027_1_reg_705[20]),
        .Q(iFilter_V_fu_122[20]),
        .R(ap_NS_fsm10_out));
  FDRE \iFilter_V_fu_122_reg[21] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(select_ln1027_1_reg_705[21]),
        .Q(iFilter_V_fu_122[21]),
        .R(ap_NS_fsm10_out));
  FDRE \iFilter_V_fu_122_reg[22] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(select_ln1027_1_reg_705[22]),
        .Q(iFilter_V_fu_122[22]),
        .R(ap_NS_fsm10_out));
  FDRE \iFilter_V_fu_122_reg[23] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(select_ln1027_1_reg_705[23]),
        .Q(iFilter_V_fu_122[23]),
        .R(ap_NS_fsm10_out));
  FDRE \iFilter_V_fu_122_reg[24] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(select_ln1027_1_reg_705[24]),
        .Q(iFilter_V_fu_122[24]),
        .R(ap_NS_fsm10_out));
  FDRE \iFilter_V_fu_122_reg[25] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(select_ln1027_1_reg_705[25]),
        .Q(iFilter_V_fu_122[25]),
        .R(ap_NS_fsm10_out));
  FDRE \iFilter_V_fu_122_reg[26] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(select_ln1027_1_reg_705[26]),
        .Q(iFilter_V_fu_122[26]),
        .R(ap_NS_fsm10_out));
  FDRE \iFilter_V_fu_122_reg[27] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(select_ln1027_1_reg_705[27]),
        .Q(iFilter_V_fu_122[27]),
        .R(ap_NS_fsm10_out));
  FDRE \iFilter_V_fu_122_reg[28] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(select_ln1027_1_reg_705[28]),
        .Q(iFilter_V_fu_122[28]),
        .R(ap_NS_fsm10_out));
  FDRE \iFilter_V_fu_122_reg[29] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(select_ln1027_1_reg_705[29]),
        .Q(iFilter_V_fu_122[29]),
        .R(ap_NS_fsm10_out));
  FDRE \iFilter_V_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(select_ln1027_1_reg_705[2]),
        .Q(iFilter_V_fu_122[2]),
        .R(ap_NS_fsm10_out));
  FDRE \iFilter_V_fu_122_reg[30] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(select_ln1027_1_reg_705[30]),
        .Q(iFilter_V_fu_122[30]),
        .R(ap_NS_fsm10_out));
  FDRE \iFilter_V_fu_122_reg[31] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(select_ln1027_1_reg_705[31]),
        .Q(iFilter_V_fu_122[31]),
        .R(ap_NS_fsm10_out));
  FDRE \iFilter_V_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(select_ln1027_1_reg_705[3]),
        .Q(iFilter_V_fu_122[3]),
        .R(ap_NS_fsm10_out));
  FDRE \iFilter_V_fu_122_reg[4] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(select_ln1027_1_reg_705[4]),
        .Q(iFilter_V_fu_122[4]),
        .R(ap_NS_fsm10_out));
  FDRE \iFilter_V_fu_122_reg[5] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(select_ln1027_1_reg_705[5]),
        .Q(iFilter_V_fu_122[5]),
        .R(ap_NS_fsm10_out));
  FDRE \iFilter_V_fu_122_reg[6] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(select_ln1027_1_reg_705[6]),
        .Q(iFilter_V_fu_122[6]),
        .R(ap_NS_fsm10_out));
  FDRE \iFilter_V_fu_122_reg[7] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(select_ln1027_1_reg_705[7]),
        .Q(iFilter_V_fu_122[7]),
        .R(ap_NS_fsm10_out));
  FDRE \iFilter_V_fu_122_reg[8] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(select_ln1027_1_reg_705[8]),
        .Q(iFilter_V_fu_122[8]),
        .R(ap_NS_fsm10_out));
  FDRE \iFilter_V_fu_122_reg[9] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(select_ln1027_1_reg_705[9]),
        .Q(iFilter_V_fu_122[9]),
        .R(ap_NS_fsm10_out));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \icmp_ln1027_reg_684[0]_i_1 
       (.I0(\icmp_ln1027_reg_684[0]_i_2_n_0 ),
        .I1(\icmp_ln1027_reg_684[0]_i_3_n_0 ),
        .I2(\icmp_ln1027_reg_684[0]_i_4_n_0 ),
        .I3(ap_CS_fsm_state8),
        .I4(icmp_ln1027),
        .O(\icmp_ln1027_reg_684[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \icmp_ln1027_reg_684[0]_i_2 
       (.I0(\icmp_ln1027_reg_684[0]_i_5_n_0 ),
        .I1(\icmp_ln1027_reg_684[0]_i_6_n_0 ),
        .I2(\icmp_ln1027_reg_684[0]_i_7_n_0 ),
        .I3(convWidth_read_reg_536[2]),
        .I4(convWidth_read_reg_536[1]),
        .I5(convWidth_read_reg_536[0]),
        .O(\icmp_ln1027_reg_684[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \icmp_ln1027_reg_684[0]_i_3 
       (.I0(convWidth_read_reg_536[29]),
        .I1(convWidth_read_reg_536[30]),
        .I2(convWidth_read_reg_536[27]),
        .I3(convWidth_read_reg_536[28]),
        .I4(convWidth_read_reg_536[31]),
        .I5(ap_CS_fsm_state8),
        .O(\icmp_ln1027_reg_684[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln1027_reg_684[0]_i_4 
       (.I0(convWidth_read_reg_536[23]),
        .I1(convWidth_read_reg_536[24]),
        .I2(convWidth_read_reg_536[21]),
        .I3(convWidth_read_reg_536[22]),
        .I4(convWidth_read_reg_536[26]),
        .I5(convWidth_read_reg_536[25]),
        .O(\icmp_ln1027_reg_684[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln1027_reg_684[0]_i_5 
       (.I0(convWidth_read_reg_536[11]),
        .I1(convWidth_read_reg_536[12]),
        .I2(convWidth_read_reg_536[9]),
        .I3(convWidth_read_reg_536[10]),
        .I4(convWidth_read_reg_536[14]),
        .I5(convWidth_read_reg_536[13]),
        .O(\icmp_ln1027_reg_684[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln1027_reg_684[0]_i_6 
       (.I0(convWidth_read_reg_536[17]),
        .I1(convWidth_read_reg_536[18]),
        .I2(convWidth_read_reg_536[15]),
        .I3(convWidth_read_reg_536[16]),
        .I4(convWidth_read_reg_536[20]),
        .I5(convWidth_read_reg_536[19]),
        .O(\icmp_ln1027_reg_684[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln1027_reg_684[0]_i_7 
       (.I0(convWidth_read_reg_536[5]),
        .I1(convWidth_read_reg_536[6]),
        .I2(convWidth_read_reg_536[3]),
        .I3(convWidth_read_reg_536[4]),
        .I4(convWidth_read_reg_536[8]),
        .I5(convWidth_read_reg_536[7]),
        .O(\icmp_ln1027_reg_684[0]_i_7_n_0 ));
  FDRE \icmp_ln1027_reg_684_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1027_reg_684[0]_i_1_n_0 ),
        .Q(icmp_ln1027),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten81_fu_126[64]_i_2 
       (.I0(ap_CS_fsm_state20),
        .I1(icmp_ln1027_2_fu_476_p2),
        .O(\indvar_flatten81_fu_126[64]_i_2_n_0 ));
  FDRE \indvar_flatten81_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[0]),
        .Q(indvar_flatten81_fu_126[0]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[10] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[10]),
        .Q(indvar_flatten81_fu_126[10]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[11] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[11]),
        .Q(indvar_flatten81_fu_126[11]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[12] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[12]),
        .Q(indvar_flatten81_fu_126[12]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[13] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[13]),
        .Q(indvar_flatten81_fu_126[13]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[14] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[14]),
        .Q(indvar_flatten81_fu_126[14]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[15] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[15]),
        .Q(indvar_flatten81_fu_126[15]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[16] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[16]),
        .Q(indvar_flatten81_fu_126[16]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[17] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[17]),
        .Q(indvar_flatten81_fu_126[17]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[18] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[18]),
        .Q(indvar_flatten81_fu_126[18]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[19] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[19]),
        .Q(indvar_flatten81_fu_126[19]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[1]),
        .Q(indvar_flatten81_fu_126[1]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[20] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[20]),
        .Q(indvar_flatten81_fu_126[20]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[21] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[21]),
        .Q(indvar_flatten81_fu_126[21]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[22] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[22]),
        .Q(indvar_flatten81_fu_126[22]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[23] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[23]),
        .Q(indvar_flatten81_fu_126[23]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[24] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[24]),
        .Q(indvar_flatten81_fu_126[24]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[25] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[25]),
        .Q(indvar_flatten81_fu_126[25]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[26] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[26]),
        .Q(indvar_flatten81_fu_126[26]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[27] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[27]),
        .Q(indvar_flatten81_fu_126[27]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[28] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[28]),
        .Q(indvar_flatten81_fu_126[28]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[29] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[29]),
        .Q(indvar_flatten81_fu_126[29]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[2] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[2]),
        .Q(indvar_flatten81_fu_126[2]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[30] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[30]),
        .Q(indvar_flatten81_fu_126[30]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[31] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[31]),
        .Q(indvar_flatten81_fu_126[31]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[32] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[32]),
        .Q(indvar_flatten81_fu_126[32]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[33] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[33]),
        .Q(indvar_flatten81_fu_126[33]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[34] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[34]),
        .Q(indvar_flatten81_fu_126[34]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[35] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[35]),
        .Q(indvar_flatten81_fu_126[35]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[36] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[36]),
        .Q(indvar_flatten81_fu_126[36]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[37] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[37]),
        .Q(indvar_flatten81_fu_126[37]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[38] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[38]),
        .Q(indvar_flatten81_fu_126[38]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[39] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[39]),
        .Q(indvar_flatten81_fu_126[39]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[3] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[3]),
        .Q(indvar_flatten81_fu_126[3]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[40] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[40]),
        .Q(indvar_flatten81_fu_126[40]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[41] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[41]),
        .Q(indvar_flatten81_fu_126[41]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[42] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[42]),
        .Q(indvar_flatten81_fu_126[42]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[43] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[43]),
        .Q(indvar_flatten81_fu_126[43]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[44] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[44]),
        .Q(indvar_flatten81_fu_126[44]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[45] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[45]),
        .Q(indvar_flatten81_fu_126[45]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[46] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[46]),
        .Q(indvar_flatten81_fu_126[46]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[47] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[47]),
        .Q(indvar_flatten81_fu_126[47]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[48] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[48]),
        .Q(indvar_flatten81_fu_126[48]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[49] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[49]),
        .Q(indvar_flatten81_fu_126[49]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[4] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[4]),
        .Q(indvar_flatten81_fu_126[4]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[50] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[50]),
        .Q(indvar_flatten81_fu_126[50]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[51] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[51]),
        .Q(indvar_flatten81_fu_126[51]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[52] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[52]),
        .Q(indvar_flatten81_fu_126[52]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[53] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[53]),
        .Q(indvar_flatten81_fu_126[53]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[54] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[54]),
        .Q(indvar_flatten81_fu_126[54]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[55] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[55]),
        .Q(indvar_flatten81_fu_126[55]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[56] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[56]),
        .Q(indvar_flatten81_fu_126[56]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[57] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[57]),
        .Q(indvar_flatten81_fu_126[57]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[58] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[58]),
        .Q(indvar_flatten81_fu_126[58]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[59] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[59]),
        .Q(indvar_flatten81_fu_126[59]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[5] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[5]),
        .Q(indvar_flatten81_fu_126[5]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[60] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[60]),
        .Q(indvar_flatten81_fu_126[60]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[61] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[61]),
        .Q(indvar_flatten81_fu_126[61]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[62] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[62]),
        .Q(indvar_flatten81_fu_126[62]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[63] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[63]),
        .Q(indvar_flatten81_fu_126[63]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[64] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[64]),
        .Q(indvar_flatten81_fu_126[64]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[6] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[6]),
        .Q(indvar_flatten81_fu_126[6]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[7] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[7]),
        .Q(indvar_flatten81_fu_126[7]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[8] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[8]),
        .Q(indvar_flatten81_fu_126[8]),
        .R(ap_NS_fsm10_out));
  FDRE \indvar_flatten81_fu_126_reg[9] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(add_ln1027_reg_692[9]),
        .Q(indvar_flatten81_fu_126[9]),
        .R(ap_NS_fsm10_out));
  FDRE \inputHeight_read_reg_545_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[0]),
        .Q(inputHeight_read_reg_545[0]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_545_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[10]),
        .Q(inputHeight_read_reg_545[10]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_545_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[11]),
        .Q(inputHeight_read_reg_545[11]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_545_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[12]),
        .Q(inputHeight_read_reg_545[12]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_545_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[13]),
        .Q(inputHeight_read_reg_545[13]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_545_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[14]),
        .Q(inputHeight_read_reg_545[14]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_545_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[15]),
        .Q(inputHeight_read_reg_545[15]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_545_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[16]),
        .Q(inputHeight_read_reg_545[16]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_545_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[17]),
        .Q(inputHeight_read_reg_545[17]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_545_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[18]),
        .Q(inputHeight_read_reg_545[18]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_545_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[19]),
        .Q(inputHeight_read_reg_545[19]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_545_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[1]),
        .Q(inputHeight_read_reg_545[1]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_545_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[20]),
        .Q(inputHeight_read_reg_545[20]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_545_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[21]),
        .Q(inputHeight_read_reg_545[21]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_545_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[22]),
        .Q(inputHeight_read_reg_545[22]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_545_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[23]),
        .Q(inputHeight_read_reg_545[23]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_545_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[24]),
        .Q(inputHeight_read_reg_545[24]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_545_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[25]),
        .Q(inputHeight_read_reg_545[25]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_545_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[26]),
        .Q(inputHeight_read_reg_545[26]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_545_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[27]),
        .Q(inputHeight_read_reg_545[27]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_545_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[28]),
        .Q(inputHeight_read_reg_545[28]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_545_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[29]),
        .Q(inputHeight_read_reg_545[29]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_545_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[2]),
        .Q(inputHeight_read_reg_545[2]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_545_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[30]),
        .Q(inputHeight_read_reg_545[30]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_545_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[31]),
        .Q(inputHeight_read_reg_545[31]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_545_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[3]),
        .Q(inputHeight_read_reg_545[3]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_545_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[4]),
        .Q(inputHeight_read_reg_545[4]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_545_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[5]),
        .Q(inputHeight_read_reg_545[5]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_545_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[6]),
        .Q(inputHeight_read_reg_545[6]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_545_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[7]),
        .Q(inputHeight_read_reg_545[7]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_545_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[8]),
        .Q(inputHeight_read_reg_545[8]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_545_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[9]),
        .Q(inputHeight_read_reg_545[9]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_551_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[0]),
        .Q(tmp_1_fu_330_p3[2]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_551_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[10]),
        .Q(tmp_1_fu_330_p3[12]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_551_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[11]),
        .Q(tmp_1_fu_330_p3[13]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_551_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[12]),
        .Q(tmp_1_fu_330_p3[14]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_551_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[13]),
        .Q(tmp_1_fu_330_p3[15]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_551_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[14]),
        .Q(tmp_1_fu_330_p3[16]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_551_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[15]),
        .Q(tmp_1_fu_330_p3[17]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_551_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[16]),
        .Q(tmp_1_fu_330_p3[18]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_551_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[17]),
        .Q(tmp_1_fu_330_p3[19]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_551_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[18]),
        .Q(tmp_1_fu_330_p3[20]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_551_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[19]),
        .Q(tmp_1_fu_330_p3[21]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_551_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[1]),
        .Q(tmp_1_fu_330_p3[3]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_551_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[20]),
        .Q(tmp_1_fu_330_p3[22]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_551_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[21]),
        .Q(tmp_1_fu_330_p3[23]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_551_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[22]),
        .Q(tmp_1_fu_330_p3[24]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_551_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[23]),
        .Q(tmp_1_fu_330_p3[25]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_551_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[24]),
        .Q(tmp_1_fu_330_p3[26]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_551_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[25]),
        .Q(tmp_1_fu_330_p3[27]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_551_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[26]),
        .Q(tmp_1_fu_330_p3[28]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_551_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[27]),
        .Q(tmp_1_fu_330_p3[29]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_551_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[28]),
        .Q(tmp_1_fu_330_p3[30]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_551_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[29]),
        .Q(tmp_1_fu_330_p3[31]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_551_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[2]),
        .Q(tmp_1_fu_330_p3[4]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_551_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[30]),
        .Q(tmp_1_fu_330_p3[32]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_551_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[31]),
        .Q(tmp_1_fu_330_p3[33]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_551_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[3]),
        .Q(tmp_1_fu_330_p3[5]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_551_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[4]),
        .Q(tmp_1_fu_330_p3[6]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_551_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[5]),
        .Q(tmp_1_fu_330_p3[7]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_551_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[6]),
        .Q(tmp_1_fu_330_p3[8]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_551_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[7]),
        .Q(tmp_1_fu_330_p3[9]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_551_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[8]),
        .Q(tmp_1_fu_330_p3[10]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_551_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[9]),
        .Q(tmp_1_fu_330_p3[11]),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[10]),
        .Q(\input_r_read_reg_580_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[11]),
        .Q(\input_r_read_reg_580_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[12]),
        .Q(\input_r_read_reg_580_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[13]),
        .Q(\input_r_read_reg_580_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[14]),
        .Q(\input_r_read_reg_580_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[15]),
        .Q(\input_r_read_reg_580_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[16]),
        .Q(\input_r_read_reg_580_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[17]),
        .Q(\input_r_read_reg_580_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[18]),
        .Q(\input_r_read_reg_580_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[19]),
        .Q(\input_r_read_reg_580_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[1]),
        .Q(\input_r_read_reg_580_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[20]),
        .Q(\input_r_read_reg_580_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[21]),
        .Q(\input_r_read_reg_580_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[22]),
        .Q(\input_r_read_reg_580_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[23]),
        .Q(\input_r_read_reg_580_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[24]),
        .Q(\input_r_read_reg_580_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[25]),
        .Q(\input_r_read_reg_580_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[26]),
        .Q(\input_r_read_reg_580_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[27]),
        .Q(\input_r_read_reg_580_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[28]),
        .Q(\input_r_read_reg_580_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[29]),
        .Q(\input_r_read_reg_580_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[2]),
        .Q(\input_r_read_reg_580_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[30]),
        .Q(\input_r_read_reg_580_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[31]),
        .Q(\input_r_read_reg_580_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[32]),
        .Q(\input_r_read_reg_580_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[33]),
        .Q(\input_r_read_reg_580_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[34]),
        .Q(\input_r_read_reg_580_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[35]),
        .Q(\input_r_read_reg_580_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[36]),
        .Q(\input_r_read_reg_580_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[37]),
        .Q(\input_r_read_reg_580_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[38]),
        .Q(\input_r_read_reg_580_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[39]),
        .Q(\input_r_read_reg_580_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[3]),
        .Q(\input_r_read_reg_580_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[40]),
        .Q(\input_r_read_reg_580_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[41]),
        .Q(\input_r_read_reg_580_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[42]),
        .Q(\input_r_read_reg_580_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[43]),
        .Q(\input_r_read_reg_580_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[44]),
        .Q(\input_r_read_reg_580_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[45]),
        .Q(\input_r_read_reg_580_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[46]),
        .Q(\input_r_read_reg_580_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[47]),
        .Q(\input_r_read_reg_580_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[48]),
        .Q(\input_r_read_reg_580_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[49]),
        .Q(\input_r_read_reg_580_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[4]),
        .Q(\input_r_read_reg_580_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[50]),
        .Q(\input_r_read_reg_580_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[51]),
        .Q(\input_r_read_reg_580_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[52]),
        .Q(\input_r_read_reg_580_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[53]),
        .Q(\input_r_read_reg_580_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[54]),
        .Q(\input_r_read_reg_580_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[55]),
        .Q(\input_r_read_reg_580_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[56]),
        .Q(\input_r_read_reg_580_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[57]),
        .Q(\input_r_read_reg_580_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[58]),
        .Q(\input_r_read_reg_580_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[59]),
        .Q(\input_r_read_reg_580_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[5]),
        .Q(\input_r_read_reg_580_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[60]),
        .Q(\input_r_read_reg_580_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[61]),
        .Q(\input_r_read_reg_580_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[62]),
        .Q(\input_r_read_reg_580_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[63]),
        .Q(\input_r_read_reg_580_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[6]),
        .Q(\input_r_read_reg_580_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[7]),
        .Q(\input_r_read_reg_580_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[8]),
        .Q(\input_r_read_reg_580_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \input_r_read_reg_580_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[9]),
        .Q(\input_r_read_reg_580_reg_n_0_[9] ),
        .R(1'b0));
  design_1_Conv2D_HW_0_0_Conv2D_HW_mul_32ns_32ns_62_2_1 mul_32ns_32ns_62_2_1_U30
       (.A({grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_167,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_168,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_169,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_170,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_171,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_172,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_173,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_174,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_175,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_176,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_177,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_178,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_179,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_180,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_181}),
        .B({grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_199,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_200,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_201,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_202,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_203,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_204,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_205,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_206,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_207,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_208,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_209,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_210,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_211,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_212,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_213}),
        .E(grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_232),
        .Q({mul_32ns_32ns_62_2_1_U30_n_0,mul_32ns_32ns_62_2_1_U30_n_1,mul_32ns_32ns_62_2_1_U30_n_2,mul_32ns_32ns_62_2_1_U30_n_3,mul_32ns_32ns_62_2_1_U30_n_4,mul_32ns_32ns_62_2_1_U30_n_5,mul_32ns_32ns_62_2_1_U30_n_6,mul_32ns_32ns_62_2_1_U30_n_7,mul_32ns_32ns_62_2_1_U30_n_8,mul_32ns_32ns_62_2_1_U30_n_9,mul_32ns_32ns_62_2_1_U30_n_10,mul_32ns_32ns_62_2_1_U30_n_11,mul_32ns_32ns_62_2_1_U30_n_12,mul_32ns_32ns_62_2_1_U30_n_13,mul_32ns_32ns_62_2_1_U30_n_14,mul_32ns_32ns_62_2_1_U30_n_15}),
        .ap_clk(ap_clk),
        .p_tmp_reg__0_0(grp_fu_291_p2),
        .tmp_product_0({grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_214,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_215,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_216,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_217,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_218,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_219,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_220,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_221,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_222,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_223,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_224,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_225,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_226,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_227,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_228,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_229,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_230}),
        .tmp_product__0_0({grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_182,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_183,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_184,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_185,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_186,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_187,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_188,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_189,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_190,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_191,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_192,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_193,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_194,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_195,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_196,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_197,grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_n_198}));
  design_1_Conv2D_HW_0_0_Conv2D_HW_mul_32ns_32ns_62_2_1_0 mul_32ns_32ns_62_2_1_U34
       (.D({grp_fu_443_p2,mul_32ns_32ns_62_2_1_U34_n_46,mul_32ns_32ns_62_2_1_U34_n_47,mul_32ns_32ns_62_2_1_U34_n_48,mul_32ns_32ns_62_2_1_U34_n_49,mul_32ns_32ns_62_2_1_U34_n_50,mul_32ns_32ns_62_2_1_U34_n_51,mul_32ns_32ns_62_2_1_U34_n_52,mul_32ns_32ns_62_2_1_U34_n_53,mul_32ns_32ns_62_2_1_U34_n_54,mul_32ns_32ns_62_2_1_U34_n_55,mul_32ns_32ns_62_2_1_U34_n_56,mul_32ns_32ns_62_2_1_U34_n_57,mul_32ns_32ns_62_2_1_U34_n_58,mul_32ns_32ns_62_2_1_U34_n_59,mul_32ns_32ns_62_2_1_U34_n_60,mul_32ns_32ns_62_2_1_U34_n_61}),
        .E(gmem_m_axi_U_n_110),
        .ap_clk(ap_clk),
        .din0(din0),
        .din1(din1));
  design_1_Conv2D_HW_0_0_Conv2D_HW_mul_32ns_32ns_64_2_1 mul_32ns_32ns_64_2_1_U28
       (.D({p_tmp_reg__1,mul_32ns_32ns_64_2_1_U28_n_48,mul_32ns_32ns_64_2_1_U28_n_49,mul_32ns_32ns_64_2_1_U28_n_50,mul_32ns_32ns_64_2_1_U28_n_51,mul_32ns_32ns_64_2_1_U28_n_52,mul_32ns_32ns_64_2_1_U28_n_53,mul_32ns_32ns_64_2_1_U28_n_54,mul_32ns_32ns_64_2_1_U28_n_55,mul_32ns_32ns_64_2_1_U28_n_56,mul_32ns_32ns_64_2_1_U28_n_57,mul_32ns_32ns_64_2_1_U28_n_58,mul_32ns_32ns_64_2_1_U28_n_59,mul_32ns_32ns_64_2_1_U28_n_60,mul_32ns_32ns_64_2_1_U28_n_61,mul_32ns_32ns_64_2_1_U28_n_62,mul_32ns_32ns_64_2_1_U28_n_63}),
        .Q(ap_CS_fsm_state1),
        .ap_clk(ap_clk),
        .int_convHeight(int_convHeight),
        .int_convWidth(int_convWidth),
        .p_tmp_reg_0(or0_out),
        .tmp_product_0(\or ));
  design_1_Conv2D_HW_0_0_Conv2D_HW_mul_32ns_33ns_65_2_1 mul_32ns_33ns_65_2_1_U31
       (.D({p_tmp_reg__1_0,mul_32ns_33ns_65_2_1_U31_n_49,mul_32ns_33ns_65_2_1_U31_n_50,mul_32ns_33ns_65_2_1_U31_n_51,mul_32ns_33ns_65_2_1_U31_n_52,mul_32ns_33ns_65_2_1_U31_n_53,mul_32ns_33ns_65_2_1_U31_n_54,mul_32ns_33ns_65_2_1_U31_n_55,mul_32ns_33ns_65_2_1_U31_n_56,mul_32ns_33ns_65_2_1_U31_n_57,mul_32ns_33ns_65_2_1_U31_n_58,mul_32ns_33ns_65_2_1_U31_n_59,mul_32ns_33ns_65_2_1_U31_n_60,mul_32ns_33ns_65_2_1_U31_n_61,mul_32ns_33ns_65_2_1_U31_n_62,mul_32ns_33ns_65_2_1_U31_n_63,mul_32ns_33ns_65_2_1_U31_n_64}),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state1}),
        .ap_clk(ap_clk),
        .int_numFilters(int_numFilters),
        .sub_i_i464_fu_279_p2(sub_i_i464_fu_279_p2),
        .tmp_product_0(or3_out));
  design_1_Conv2D_HW_0_0_Conv2D_HW_mul_32ns_33s_64_2_1 mul_32ns_33s_64_2_1_U32
       (.CO(icmp_ln1027_3_fu_384_p2),
        .D(select_ln1027_1_fu_412_p3),
        .E(mul_32ns_33s_64_2_1_U32_n_0),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state6}),
        .ap_clk(ap_clk),
        .p_tmp_reg_0(inputHeight_read_reg_545),
        .p_tmp_reg__0_0({p_tmp_reg__1_1,mul_32ns_33s_64_2_1_U32_n_114,mul_32ns_33s_64_2_1_U32_n_115,mul_32ns_33s_64_2_1_U32_n_116,mul_32ns_33s_64_2_1_U32_n_117,mul_32ns_33s_64_2_1_U32_n_118,mul_32ns_33s_64_2_1_U32_n_119,mul_32ns_33s_64_2_1_U32_n_120,mul_32ns_33s_64_2_1_U32_n_121,mul_32ns_33s_64_2_1_U32_n_122,mul_32ns_33s_64_2_1_U32_n_123,mul_32ns_33s_64_2_1_U32_n_124,mul_32ns_33s_64_2_1_U32_n_125,mul_32ns_33s_64_2_1_U32_n_126,mul_32ns_33s_64_2_1_U32_n_127,mul_32ns_33s_64_2_1_U32_n_128,mul_32ns_33s_64_2_1_U32_n_129}),
        .sub_i_i464_fu_279_p2(sub_i_i464_fu_279_p2),
        .tmp_product_0(iFilter_V_fu_122),
        .tmp_product__0_0(p_0_in));
  design_1_Conv2D_HW_0_0_Conv2D_HW_mul_32ns_64ns_96_5_1 mul_32ns_64ns_96_5_1_U29
       (.D({p_tmp_reg__1,mul_32ns_32ns_64_2_1_U28_n_48,mul_32ns_32ns_64_2_1_U28_n_49,mul_32ns_32ns_64_2_1_U28_n_50,mul_32ns_32ns_64_2_1_U28_n_51,mul_32ns_32ns_64_2_1_U28_n_52,mul_32ns_32ns_64_2_1_U28_n_53,mul_32ns_32ns_64_2_1_U28_n_54,mul_32ns_32ns_64_2_1_U28_n_55,mul_32ns_32ns_64_2_1_U28_n_56,mul_32ns_32ns_64_2_1_U28_n_57,mul_32ns_32ns_64_2_1_U28_n_58,mul_32ns_32ns_64_2_1_U28_n_59,mul_32ns_32ns_64_2_1_U28_n_60,mul_32ns_32ns_64_2_1_U28_n_61,mul_32ns_32ns_64_2_1_U28_n_62,mul_32ns_32ns_64_2_1_U28_n_63}),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state1}),
        .ap_clk(ap_clk),
        .\buff2_reg[95]_0 (buff2),
        .numChannels(numChannels));
  design_1_Conv2D_HW_0_0_Conv2D_HW_mul_64s_35s_64_5_1 mul_64s_35s_64_5_1_U33
       (.CO(mul_64s_35s_64_5_1_U33_n_0),
        .D(sub_i_i434_fu_312_p2[3:1]),
        .Q({ap_CS_fsm_state12,ap_CS_fsm_state8}),
        .ap_clk(ap_clk),
        .buff0_reg_0(mul_ln1027_reg_717),
        .buff1_reg__0_0({\select_ln1027_reg_697_reg_n_0_[31] ,\select_ln1027_reg_697_reg_n_0_[30] ,\select_ln1027_reg_697_reg_n_0_[29] ,\select_ln1027_reg_697_reg_n_0_[28] ,\select_ln1027_reg_697_reg_n_0_[27] ,\select_ln1027_reg_697_reg_n_0_[26] ,\select_ln1027_reg_697_reg_n_0_[25] ,\select_ln1027_reg_697_reg_n_0_[24] ,\select_ln1027_reg_697_reg_n_0_[23] ,\select_ln1027_reg_697_reg_n_0_[22] ,\select_ln1027_reg_697_reg_n_0_[21] ,\select_ln1027_reg_697_reg_n_0_[20] ,\select_ln1027_reg_697_reg_n_0_[19] ,\select_ln1027_reg_697_reg_n_0_[18] ,\select_ln1027_reg_697_reg_n_0_[17] ,\select_ln1027_reg_697_reg_n_0_[16] ,\select_ln1027_reg_697_reg_n_0_[15] ,\select_ln1027_reg_697_reg_n_0_[14] ,\select_ln1027_reg_697_reg_n_0_[13] ,\select_ln1027_reg_697_reg_n_0_[12] ,\select_ln1027_reg_697_reg_n_0_[11] ,\select_ln1027_reg_697_reg_n_0_[10] ,\select_ln1027_reg_697_reg_n_0_[9] ,\select_ln1027_reg_697_reg_n_0_[8] ,\select_ln1027_reg_697_reg_n_0_[7] ,\select_ln1027_reg_697_reg_n_0_[6] ,\select_ln1027_reg_697_reg_n_0_[5] ,\select_ln1027_reg_697_reg_n_0_[4] ,\select_ln1027_reg_697_reg_n_0_[3] ,\select_ln1027_reg_697_reg_n_0_[2] ,\select_ln1027_reg_697_reg_n_0_[1] ,\select_ln1027_reg_697_reg_n_0_[0] }),
        .\buff2_reg[63]_0 ({mul_64s_35s_64_5_1_U33_n_4,mul_64s_35s_64_5_1_U33_n_5,mul_64s_35s_64_5_1_U33_n_6,mul_64s_35s_64_5_1_U33_n_7,mul_64s_35s_64_5_1_U33_n_8,mul_64s_35s_64_5_1_U33_n_9,mul_64s_35s_64_5_1_U33_n_10,mul_64s_35s_64_5_1_U33_n_11,mul_64s_35s_64_5_1_U33_n_12,mul_64s_35s_64_5_1_U33_n_13,mul_64s_35s_64_5_1_U33_n_14,mul_64s_35s_64_5_1_U33_n_15,mul_64s_35s_64_5_1_U33_n_16,mul_64s_35s_64_5_1_U33_n_17,mul_64s_35s_64_5_1_U33_n_18,mul_64s_35s_64_5_1_U33_n_19,mul_64s_35s_64_5_1_U33_n_20,mul_64s_35s_64_5_1_U33_n_21,mul_64s_35s_64_5_1_U33_n_22,mul_64s_35s_64_5_1_U33_n_23,mul_64s_35s_64_5_1_U33_n_24,mul_64s_35s_64_5_1_U33_n_25,mul_64s_35s_64_5_1_U33_n_26,mul_64s_35s_64_5_1_U33_n_27,mul_64s_35s_64_5_1_U33_n_28,mul_64s_35s_64_5_1_U33_n_29,mul_64s_35s_64_5_1_U33_n_30,mul_64s_35s_64_5_1_U33_n_31,mul_64s_35s_64_5_1_U33_n_32,mul_64s_35s_64_5_1_U33_n_33,mul_64s_35s_64_5_1_U33_n_34,mul_64s_35s_64_5_1_U33_n_35,mul_64s_35s_64_5_1_U33_n_36,mul_64s_35s_64_5_1_U33_n_37,mul_64s_35s_64_5_1_U33_n_38,mul_64s_35s_64_5_1_U33_n_39,mul_64s_35s_64_5_1_U33_n_40,mul_64s_35s_64_5_1_U33_n_41,mul_64s_35s_64_5_1_U33_n_42,mul_64s_35s_64_5_1_U33_n_43,mul_64s_35s_64_5_1_U33_n_44,mul_64s_35s_64_5_1_U33_n_45,mul_64s_35s_64_5_1_U33_n_46,mul_64s_35s_64_5_1_U33_n_47,mul_64s_35s_64_5_1_U33_n_48,mul_64s_35s_64_5_1_U33_n_49,mul_64s_35s_64_5_1_U33_n_50,mul_64s_35s_64_5_1_U33_n_51,mul_64s_35s_64_5_1_U33_n_52,mul_64s_35s_64_5_1_U33_n_53,mul_64s_35s_64_5_1_U33_n_54,mul_64s_35s_64_5_1_U33_n_55,mul_64s_35s_64_5_1_U33_n_56,mul_64s_35s_64_5_1_U33_n_57,mul_64s_35s_64_5_1_U33_n_58,mul_64s_35s_64_5_1_U33_n_59,mul_64s_35s_64_5_1_U33_n_60,mul_64s_35s_64_5_1_U33_n_61,mul_64s_35s_64_5_1_U33_n_62,mul_64s_35s_64_5_1_U33_n_63,mul_64s_35s_64_5_1_U33_n_64,mul_64s_35s_64_5_1_U33_n_65,mul_64s_35s_64_5_1_U33_n_66,mul_64s_35s_64_5_1_U33_n_67}),
        .tmp_product__0_0(tmp_1_fu_330_p3));
  FDRE \mul_ln1027_1_reg_743_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(mul_32ns_32ns_62_2_1_U34_n_61),
        .Q(mul_ln1027_1[0]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(mul_32ns_32ns_62_2_1_U34_n_51),
        .Q(mul_ln1027_1[10]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(mul_32ns_32ns_62_2_1_U34_n_50),
        .Q(mul_ln1027_1[11]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(mul_32ns_32ns_62_2_1_U34_n_49),
        .Q(mul_ln1027_1[12]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(mul_32ns_32ns_62_2_1_U34_n_48),
        .Q(mul_ln1027_1[13]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(mul_32ns_32ns_62_2_1_U34_n_47),
        .Q(mul_ln1027_1[14]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(mul_32ns_32ns_62_2_1_U34_n_46),
        .Q(mul_ln1027_1[15]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[16]),
        .Q(mul_ln1027_1[16]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[17]),
        .Q(mul_ln1027_1[17]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[18]),
        .Q(mul_ln1027_1[18]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[19]),
        .Q(mul_ln1027_1[19]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(mul_32ns_32ns_62_2_1_U34_n_60),
        .Q(mul_ln1027_1[1]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[20]),
        .Q(mul_ln1027_1[20]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[21]),
        .Q(mul_ln1027_1[21]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[22]),
        .Q(mul_ln1027_1[22]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[23]),
        .Q(mul_ln1027_1[23]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[24]),
        .Q(mul_ln1027_1[24]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[25]),
        .Q(mul_ln1027_1[25]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[26]),
        .Q(mul_ln1027_1[26]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[27]),
        .Q(mul_ln1027_1[27]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[28]),
        .Q(mul_ln1027_1[28]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[29]),
        .Q(mul_ln1027_1[29]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(mul_32ns_32ns_62_2_1_U34_n_59),
        .Q(mul_ln1027_1[2]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[30]),
        .Q(mul_ln1027_1[30]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[31]),
        .Q(mul_ln1027_1[31]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[32]),
        .Q(mul_ln1027_1[32]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[33]),
        .Q(mul_ln1027_1[33]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[34]),
        .Q(mul_ln1027_1[34]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[35]),
        .Q(mul_ln1027_1[35]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[36]),
        .Q(mul_ln1027_1[36]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[37]),
        .Q(mul_ln1027_1[37]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[38]),
        .Q(mul_ln1027_1[38]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[39]),
        .Q(mul_ln1027_1[39]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(mul_32ns_32ns_62_2_1_U34_n_58),
        .Q(mul_ln1027_1[3]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[40]),
        .Q(mul_ln1027_1[40]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[41]),
        .Q(mul_ln1027_1[41]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[42]),
        .Q(mul_ln1027_1[42]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[43]),
        .Q(mul_ln1027_1[43]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[44]),
        .Q(mul_ln1027_1[44]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[45]),
        .Q(mul_ln1027_1[45]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[46]),
        .Q(mul_ln1027_1[46]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[47]),
        .Q(mul_ln1027_1[47]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[48]),
        .Q(mul_ln1027_1[48]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[49]),
        .Q(mul_ln1027_1[49]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(mul_32ns_32ns_62_2_1_U34_n_57),
        .Q(mul_ln1027_1[4]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[50]),
        .Q(mul_ln1027_1[50]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[51]),
        .Q(mul_ln1027_1[51]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[52]),
        .Q(mul_ln1027_1[52]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[53]),
        .Q(mul_ln1027_1[53]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[54]),
        .Q(mul_ln1027_1[54]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[55]),
        .Q(mul_ln1027_1[55]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[56]),
        .Q(mul_ln1027_1[56]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[57]),
        .Q(mul_ln1027_1[57]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[58]),
        .Q(mul_ln1027_1[58]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[59]),
        .Q(mul_ln1027_1[59]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(mul_32ns_32ns_62_2_1_U34_n_56),
        .Q(mul_ln1027_1[5]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[60]),
        .Q(mul_ln1027_1[60]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(grp_fu_443_p2[61]),
        .Q(mul_ln1027_1[61]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(mul_32ns_32ns_62_2_1_U34_n_55),
        .Q(mul_ln1027_1[6]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(mul_32ns_32ns_62_2_1_U34_n_54),
        .Q(mul_ln1027_1[7]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(mul_32ns_32ns_62_2_1_U34_n_53),
        .Q(mul_ln1027_1[8]),
        .R(1'b0));
  FDRE \mul_ln1027_1_reg_743_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(mul_32ns_32ns_62_2_1_U34_n_52),
        .Q(mul_ln1027_1[9]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(mul_32ns_33s_64_2_1_U32_n_129),
        .Q(mul_ln1027_reg_717[0]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(mul_32ns_33s_64_2_1_U32_n_119),
        .Q(mul_ln1027_reg_717[10]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(mul_32ns_33s_64_2_1_U32_n_118),
        .Q(mul_ln1027_reg_717[11]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(mul_32ns_33s_64_2_1_U32_n_117),
        .Q(mul_ln1027_reg_717[12]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(mul_32ns_33s_64_2_1_U32_n_116),
        .Q(mul_ln1027_reg_717[13]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(mul_32ns_33s_64_2_1_U32_n_115),
        .Q(mul_ln1027_reg_717[14]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(mul_32ns_33s_64_2_1_U32_n_114),
        .Q(mul_ln1027_reg_717[15]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[16]),
        .Q(mul_ln1027_reg_717[16]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[17]),
        .Q(mul_ln1027_reg_717[17]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[18]),
        .Q(mul_ln1027_reg_717[18]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[19]),
        .Q(mul_ln1027_reg_717[19]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(mul_32ns_33s_64_2_1_U32_n_128),
        .Q(mul_ln1027_reg_717[1]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[20]),
        .Q(mul_ln1027_reg_717[20]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[21]),
        .Q(mul_ln1027_reg_717[21]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[22]),
        .Q(mul_ln1027_reg_717[22]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[23]),
        .Q(mul_ln1027_reg_717[23]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[24]),
        .Q(mul_ln1027_reg_717[24]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[25]),
        .Q(mul_ln1027_reg_717[25]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[26]),
        .Q(mul_ln1027_reg_717[26]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[27]),
        .Q(mul_ln1027_reg_717[27]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[28]),
        .Q(mul_ln1027_reg_717[28]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[29]),
        .Q(mul_ln1027_reg_717[29]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(mul_32ns_33s_64_2_1_U32_n_127),
        .Q(mul_ln1027_reg_717[2]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[30]),
        .Q(mul_ln1027_reg_717[30]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[31]),
        .Q(mul_ln1027_reg_717[31]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[32]),
        .Q(mul_ln1027_reg_717[32]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[33]),
        .Q(mul_ln1027_reg_717[33]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[34]),
        .Q(mul_ln1027_reg_717[34]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[35]),
        .Q(mul_ln1027_reg_717[35]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[36]),
        .Q(mul_ln1027_reg_717[36]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[37]),
        .Q(mul_ln1027_reg_717[37]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[38]),
        .Q(mul_ln1027_reg_717[38]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[39]),
        .Q(mul_ln1027_reg_717[39]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(mul_32ns_33s_64_2_1_U32_n_126),
        .Q(mul_ln1027_reg_717[3]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[40]),
        .Q(mul_ln1027_reg_717[40]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[41]),
        .Q(mul_ln1027_reg_717[41]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[42]),
        .Q(mul_ln1027_reg_717[42]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[43]),
        .Q(mul_ln1027_reg_717[43]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[44]),
        .Q(mul_ln1027_reg_717[44]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[45]),
        .Q(mul_ln1027_reg_717[45]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[46]),
        .Q(mul_ln1027_reg_717[46]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[47]),
        .Q(mul_ln1027_reg_717[47]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[48]),
        .Q(mul_ln1027_reg_717[48]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[49]),
        .Q(mul_ln1027_reg_717[49]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(mul_32ns_33s_64_2_1_U32_n_125),
        .Q(mul_ln1027_reg_717[4]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[50]),
        .Q(mul_ln1027_reg_717[50]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[51]),
        .Q(mul_ln1027_reg_717[51]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[52]),
        .Q(mul_ln1027_reg_717[52]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[53]),
        .Q(mul_ln1027_reg_717[53]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[54]),
        .Q(mul_ln1027_reg_717[54]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[55]),
        .Q(mul_ln1027_reg_717[55]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[56]),
        .Q(mul_ln1027_reg_717[56]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[57]),
        .Q(mul_ln1027_reg_717[57]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[58]),
        .Q(mul_ln1027_reg_717[58]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[59]),
        .Q(mul_ln1027_reg_717[59]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(mul_32ns_33s_64_2_1_U32_n_124),
        .Q(mul_ln1027_reg_717[5]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[60]),
        .Q(mul_ln1027_reg_717[60]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[61]),
        .Q(mul_ln1027_reg_717[61]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[62]),
        .Q(mul_ln1027_reg_717[62]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_tmp_reg__1_1[63]),
        .Q(mul_ln1027_reg_717[63]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(mul_32ns_33s_64_2_1_U32_n_123),
        .Q(mul_ln1027_reg_717[6]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(mul_32ns_33s_64_2_1_U32_n_122),
        .Q(mul_ln1027_reg_717[7]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(mul_32ns_33s_64_2_1_U32_n_121),
        .Q(mul_ln1027_reg_717[8]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_717_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(mul_32ns_33s_64_2_1_U32_n_120),
        .Q(mul_ln1027_reg_717[9]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[0]),
        .Q(mul_ln15_1[0]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[10]),
        .Q(mul_ln15_1[10]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[11]),
        .Q(mul_ln15_1[11]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[12]),
        .Q(mul_ln15_1[12]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[13]),
        .Q(mul_ln15_1[13]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[14]),
        .Q(mul_ln15_1[14]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[15]),
        .Q(mul_ln15_1[15]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[16]),
        .Q(mul_ln15_1[16]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[17]),
        .Q(mul_ln15_1[17]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[18]),
        .Q(mul_ln15_1[18]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[19]),
        .Q(mul_ln15_1[19]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[1]),
        .Q(mul_ln15_1[1]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[20]),
        .Q(mul_ln15_1[20]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[21]),
        .Q(mul_ln15_1[21]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[22]),
        .Q(mul_ln15_1[22]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[23]),
        .Q(mul_ln15_1[23]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[24]),
        .Q(mul_ln15_1[24]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[25]),
        .Q(mul_ln15_1[25]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[26]),
        .Q(mul_ln15_1[26]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[27]),
        .Q(mul_ln15_1[27]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[28]),
        .Q(mul_ln15_1[28]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[29]),
        .Q(mul_ln15_1[29]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[2]),
        .Q(mul_ln15_1[2]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[30]),
        .Q(mul_ln15_1[30]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[31]),
        .Q(mul_ln15_1[31]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[32]),
        .Q(mul_ln15_1[32]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[33]),
        .Q(mul_ln15_1[33]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[34]),
        .Q(mul_ln15_1[34]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[35]),
        .Q(mul_ln15_1[35]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[36]),
        .Q(mul_ln15_1[36]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[37]),
        .Q(mul_ln15_1[37]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[38]),
        .Q(mul_ln15_1[38]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[39]),
        .Q(mul_ln15_1[39]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[3]),
        .Q(mul_ln15_1[3]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[40]),
        .Q(mul_ln15_1[40]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[41]),
        .Q(mul_ln15_1[41]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[42]),
        .Q(mul_ln15_1[42]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[43]),
        .Q(mul_ln15_1[43]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[44]),
        .Q(mul_ln15_1[44]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[45]),
        .Q(mul_ln15_1[45]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[46]),
        .Q(mul_ln15_1[46]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[47]),
        .Q(mul_ln15_1[47]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[48]),
        .Q(mul_ln15_1[48]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[49]),
        .Q(mul_ln15_1[49]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[4]),
        .Q(mul_ln15_1[4]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[50]),
        .Q(mul_ln15_1[50]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[51]),
        .Q(mul_ln15_1[51]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[52]),
        .Q(mul_ln15_1[52]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[53]),
        .Q(mul_ln15_1[53]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[54]),
        .Q(mul_ln15_1[54]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[55]),
        .Q(mul_ln15_1[55]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[56]),
        .Q(mul_ln15_1[56]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[57]),
        .Q(mul_ln15_1[57]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[58]),
        .Q(mul_ln15_1[58]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[59]),
        .Q(mul_ln15_1[59]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[5]),
        .Q(mul_ln15_1[5]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[60]),
        .Q(mul_ln15_1[60]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[61]),
        .Q(mul_ln15_1[61]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[62]),
        .Q(mul_ln15_1[62]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[63]),
        .Q(mul_ln15_1[63]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[64] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[64]),
        .Q(mul_ln15_1[64]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[65] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[65]),
        .Q(mul_ln15_1[65]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[66] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[66]),
        .Q(mul_ln15_1[66]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[67] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[67]),
        .Q(mul_ln15_1[67]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[68] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[68]),
        .Q(mul_ln15_1[68]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[69] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[69]),
        .Q(mul_ln15_1[69]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[6]),
        .Q(mul_ln15_1[6]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[70] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[70]),
        .Q(mul_ln15_1[70]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[71] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[71]),
        .Q(mul_ln15_1[71]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[72] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[72]),
        .Q(mul_ln15_1[72]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[73] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[73]),
        .Q(mul_ln15_1[73]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[74] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[74]),
        .Q(mul_ln15_1[74]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[75] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[75]),
        .Q(mul_ln15_1[75]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[76] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[76]),
        .Q(mul_ln15_1[76]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[77] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[77]),
        .Q(mul_ln15_1[77]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[78] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[78]),
        .Q(mul_ln15_1[78]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[79] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[79]),
        .Q(mul_ln15_1[79]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[7]),
        .Q(mul_ln15_1[7]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[80] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[80]),
        .Q(mul_ln15_1[80]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[81] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[81]),
        .Q(mul_ln15_1[81]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[82] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[82]),
        .Q(mul_ln15_1[82]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[83] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[83]),
        .Q(mul_ln15_1[83]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[84] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[84]),
        .Q(mul_ln15_1[84]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[85] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[85]),
        .Q(mul_ln15_1[85]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[86] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[86]),
        .Q(mul_ln15_1[86]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[87] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[87]),
        .Q(mul_ln15_1[87]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[88] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[88]),
        .Q(mul_ln15_1[88]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[89] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[89]),
        .Q(mul_ln15_1[89]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[8]),
        .Q(mul_ln15_1[8]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[90] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[90]),
        .Q(mul_ln15_1[90]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[91] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[91]),
        .Q(mul_ln15_1[91]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[92] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[92]),
        .Q(mul_ln15_1[92]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[93] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[93]),
        .Q(mul_ln15_1[93]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[94] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[94]),
        .Q(mul_ln15_1[94]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[95] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[95]),
        .Q(mul_ln15_1[95]),
        .R(1'b0));
  FDRE \mul_ln15_1_reg_674_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[9]),
        .Q(mul_ln15_1[9]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_32ns_33ns_65_2_1_U31_n_64),
        .Q(mul_ln15_2_reg_679[0]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_32ns_33ns_65_2_1_U31_n_54),
        .Q(mul_ln15_2_reg_679[10]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_32ns_33ns_65_2_1_U31_n_53),
        .Q(mul_ln15_2_reg_679[11]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_32ns_33ns_65_2_1_U31_n_52),
        .Q(mul_ln15_2_reg_679[12]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_32ns_33ns_65_2_1_U31_n_51),
        .Q(mul_ln15_2_reg_679[13]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_32ns_33ns_65_2_1_U31_n_50),
        .Q(mul_ln15_2_reg_679[14]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_32ns_33ns_65_2_1_U31_n_49),
        .Q(mul_ln15_2_reg_679[15]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[16]),
        .Q(mul_ln15_2_reg_679[16]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[17]),
        .Q(mul_ln15_2_reg_679[17]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[18]),
        .Q(mul_ln15_2_reg_679[18]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[19]),
        .Q(mul_ln15_2_reg_679[19]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_32ns_33ns_65_2_1_U31_n_63),
        .Q(mul_ln15_2_reg_679[1]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[20]),
        .Q(mul_ln15_2_reg_679[20]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[21]),
        .Q(mul_ln15_2_reg_679[21]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[22]),
        .Q(mul_ln15_2_reg_679[22]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[23]),
        .Q(mul_ln15_2_reg_679[23]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[24]),
        .Q(mul_ln15_2_reg_679[24]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[25]),
        .Q(mul_ln15_2_reg_679[25]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[26]),
        .Q(mul_ln15_2_reg_679[26]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[27]),
        .Q(mul_ln15_2_reg_679[27]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[28]),
        .Q(mul_ln15_2_reg_679[28]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[29]),
        .Q(mul_ln15_2_reg_679[29]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_32ns_33ns_65_2_1_U31_n_62),
        .Q(mul_ln15_2_reg_679[2]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[30]),
        .Q(mul_ln15_2_reg_679[30]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[31]),
        .Q(mul_ln15_2_reg_679[31]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[32]),
        .Q(mul_ln15_2_reg_679[32]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[33]),
        .Q(mul_ln15_2_reg_679[33]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[34]),
        .Q(mul_ln15_2_reg_679[34]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[35]),
        .Q(mul_ln15_2_reg_679[35]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[36]),
        .Q(mul_ln15_2_reg_679[36]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[37]),
        .Q(mul_ln15_2_reg_679[37]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[38]),
        .Q(mul_ln15_2_reg_679[38]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[39]),
        .Q(mul_ln15_2_reg_679[39]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_32ns_33ns_65_2_1_U31_n_61),
        .Q(mul_ln15_2_reg_679[3]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[40]),
        .Q(mul_ln15_2_reg_679[40]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[41]),
        .Q(mul_ln15_2_reg_679[41]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[42]),
        .Q(mul_ln15_2_reg_679[42]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[43]),
        .Q(mul_ln15_2_reg_679[43]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[44]),
        .Q(mul_ln15_2_reg_679[44]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[45]),
        .Q(mul_ln15_2_reg_679[45]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[46]),
        .Q(mul_ln15_2_reg_679[46]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[47]),
        .Q(mul_ln15_2_reg_679[47]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[48]),
        .Q(mul_ln15_2_reg_679[48]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[49]),
        .Q(mul_ln15_2_reg_679[49]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_32ns_33ns_65_2_1_U31_n_60),
        .Q(mul_ln15_2_reg_679[4]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[50]),
        .Q(mul_ln15_2_reg_679[50]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[51]),
        .Q(mul_ln15_2_reg_679[51]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[52]),
        .Q(mul_ln15_2_reg_679[52]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[53]),
        .Q(mul_ln15_2_reg_679[53]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[54]),
        .Q(mul_ln15_2_reg_679[54]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[55]),
        .Q(mul_ln15_2_reg_679[55]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[56]),
        .Q(mul_ln15_2_reg_679[56]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[57]),
        .Q(mul_ln15_2_reg_679[57]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[58]),
        .Q(mul_ln15_2_reg_679[58]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[59]),
        .Q(mul_ln15_2_reg_679[59]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_32ns_33ns_65_2_1_U31_n_59),
        .Q(mul_ln15_2_reg_679[5]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[60]),
        .Q(mul_ln15_2_reg_679[60]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[61]),
        .Q(mul_ln15_2_reg_679[61]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[62]),
        .Q(mul_ln15_2_reg_679[62]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[63]),
        .Q(mul_ln15_2_reg_679[63]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[64] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_tmp_reg__1_0[64]),
        .Q(mul_ln15_2_reg_679[64]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_32ns_33ns_65_2_1_U31_n_58),
        .Q(mul_ln15_2_reg_679[6]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_32ns_33ns_65_2_1_U31_n_57),
        .Q(mul_ln15_2_reg_679[7]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_32ns_33ns_65_2_1_U31_n_56),
        .Q(mul_ln15_2_reg_679[8]),
        .R(1'b0));
  FDRE \mul_ln15_2_reg_679_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_32ns_33ns_65_2_1_U31_n_55),
        .Q(mul_ln15_2_reg_679[9]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U28_n_63),
        .Q(mul_ln15[0]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U28_n_53),
        .Q(mul_ln15[10]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U28_n_52),
        .Q(mul_ln15[11]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U28_n_51),
        .Q(mul_ln15[12]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U28_n_50),
        .Q(mul_ln15[13]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U28_n_49),
        .Q(mul_ln15[14]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U28_n_48),
        .Q(mul_ln15[15]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[16]),
        .Q(mul_ln15[16]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[17]),
        .Q(mul_ln15[17]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[18]),
        .Q(mul_ln15[18]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[19]),
        .Q(mul_ln15[19]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U28_n_62),
        .Q(mul_ln15[1]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[20]),
        .Q(mul_ln15[20]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[21]),
        .Q(mul_ln15[21]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[22]),
        .Q(mul_ln15[22]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[23]),
        .Q(mul_ln15[23]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[24]),
        .Q(mul_ln15[24]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[25]),
        .Q(mul_ln15[25]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[26]),
        .Q(mul_ln15[26]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[27]),
        .Q(mul_ln15[27]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[28]),
        .Q(mul_ln15[28]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[29]),
        .Q(mul_ln15[29]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U28_n_61),
        .Q(mul_ln15[2]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[30]),
        .Q(mul_ln15[30]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[31]),
        .Q(mul_ln15[31]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[32]),
        .Q(mul_ln15[32]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[33]),
        .Q(mul_ln15[33]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[34]),
        .Q(mul_ln15[34]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[35]),
        .Q(mul_ln15[35]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[36]),
        .Q(mul_ln15[36]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[37]),
        .Q(mul_ln15[37]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[38]),
        .Q(mul_ln15[38]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[39]),
        .Q(mul_ln15[39]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U28_n_60),
        .Q(mul_ln15[3]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[40]),
        .Q(mul_ln15[40]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[41]),
        .Q(mul_ln15[41]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[42]),
        .Q(mul_ln15[42]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[43]),
        .Q(mul_ln15[43]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[44]),
        .Q(mul_ln15[44]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[45]),
        .Q(mul_ln15[45]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[46]),
        .Q(mul_ln15[46]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[47]),
        .Q(mul_ln15[47]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[48]),
        .Q(mul_ln15[48]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[49]),
        .Q(mul_ln15[49]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U28_n_59),
        .Q(mul_ln15[4]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[50]),
        .Q(mul_ln15[50]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[51]),
        .Q(mul_ln15[51]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[52]),
        .Q(mul_ln15[52]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[53]),
        .Q(mul_ln15[53]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[54]),
        .Q(mul_ln15[54]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[55]),
        .Q(mul_ln15[55]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[56]),
        .Q(mul_ln15[56]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[57]),
        .Q(mul_ln15[57]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[58]),
        .Q(mul_ln15[58]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[59]),
        .Q(mul_ln15[59]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U28_n_58),
        .Q(mul_ln15[5]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[60]),
        .Q(mul_ln15[60]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[61]),
        .Q(mul_ln15[61]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[62]),
        .Q(mul_ln15[62]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[63]),
        .Q(mul_ln15[63]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U28_n_57),
        .Q(mul_ln15[6]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U28_n_56),
        .Q(mul_ln15[7]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U28_n_55),
        .Q(mul_ln15[8]),
        .R(1'b0));
  FDRE \mul_ln15_reg_601_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U28_n_54),
        .Q(mul_ln15[9]),
        .R(1'b0));
  FDRE \numChannels_cast_reg_649_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\numChannels_read_reg_564_reg_n_0_[0] ),
        .Q(numChannels_cast_reg_649[0]),
        .R(1'b0));
  FDRE \numChannels_cast_reg_649_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\numChannels_read_reg_564_reg_n_0_[10] ),
        .Q(numChannels_cast_reg_649[10]),
        .R(1'b0));
  FDRE \numChannels_cast_reg_649_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\numChannels_read_reg_564_reg_n_0_[11] ),
        .Q(numChannels_cast_reg_649[11]),
        .R(1'b0));
  FDRE \numChannels_cast_reg_649_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\numChannels_read_reg_564_reg_n_0_[12] ),
        .Q(numChannels_cast_reg_649[12]),
        .R(1'b0));
  FDRE \numChannels_cast_reg_649_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\numChannels_read_reg_564_reg_n_0_[13] ),
        .Q(numChannels_cast_reg_649[13]),
        .R(1'b0));
  FDRE \numChannels_cast_reg_649_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\numChannels_read_reg_564_reg_n_0_[14] ),
        .Q(numChannels_cast_reg_649[14]),
        .R(1'b0));
  FDRE \numChannels_cast_reg_649_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\numChannels_read_reg_564_reg_n_0_[15] ),
        .Q(numChannels_cast_reg_649[15]),
        .R(1'b0));
  FDRE \numChannels_cast_reg_649_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\numChannels_read_reg_564_reg_n_0_[16] ),
        .Q(numChannels_cast_reg_649[16]),
        .R(1'b0));
  FDRE \numChannels_cast_reg_649_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\numChannels_read_reg_564_reg_n_0_[17] ),
        .Q(numChannels_cast_reg_649[17]),
        .R(1'b0));
  FDRE \numChannels_cast_reg_649_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\numChannels_read_reg_564_reg_n_0_[18] ),
        .Q(numChannels_cast_reg_649[18]),
        .R(1'b0));
  FDRE \numChannels_cast_reg_649_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\numChannels_read_reg_564_reg_n_0_[19] ),
        .Q(numChannels_cast_reg_649[19]),
        .R(1'b0));
  FDRE \numChannels_cast_reg_649_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\numChannels_read_reg_564_reg_n_0_[1] ),
        .Q(numChannels_cast_reg_649[1]),
        .R(1'b0));
  FDRE \numChannels_cast_reg_649_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\numChannels_read_reg_564_reg_n_0_[20] ),
        .Q(numChannels_cast_reg_649[20]),
        .R(1'b0));
  FDRE \numChannels_cast_reg_649_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\numChannels_read_reg_564_reg_n_0_[21] ),
        .Q(numChannels_cast_reg_649[21]),
        .R(1'b0));
  FDRE \numChannels_cast_reg_649_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\numChannels_read_reg_564_reg_n_0_[22] ),
        .Q(numChannels_cast_reg_649[22]),
        .R(1'b0));
  FDRE \numChannels_cast_reg_649_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\numChannels_read_reg_564_reg_n_0_[23] ),
        .Q(numChannels_cast_reg_649[23]),
        .R(1'b0));
  FDRE \numChannels_cast_reg_649_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\numChannels_read_reg_564_reg_n_0_[24] ),
        .Q(numChannels_cast_reg_649[24]),
        .R(1'b0));
  FDRE \numChannels_cast_reg_649_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\numChannels_read_reg_564_reg_n_0_[25] ),
        .Q(numChannels_cast_reg_649[25]),
        .R(1'b0));
  FDRE \numChannels_cast_reg_649_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\numChannels_read_reg_564_reg_n_0_[26] ),
        .Q(numChannels_cast_reg_649[26]),
        .R(1'b0));
  FDRE \numChannels_cast_reg_649_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\numChannels_read_reg_564_reg_n_0_[27] ),
        .Q(numChannels_cast_reg_649[27]),
        .R(1'b0));
  FDRE \numChannels_cast_reg_649_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\numChannels_read_reg_564_reg_n_0_[28] ),
        .Q(numChannels_cast_reg_649[28]),
        .R(1'b0));
  FDRE \numChannels_cast_reg_649_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\numChannels_read_reg_564_reg_n_0_[29] ),
        .Q(numChannels_cast_reg_649[29]),
        .R(1'b0));
  FDRE \numChannels_cast_reg_649_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\numChannels_read_reg_564_reg_n_0_[2] ),
        .Q(numChannels_cast_reg_649[2]),
        .R(1'b0));
  FDRE \numChannels_cast_reg_649_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\numChannels_read_reg_564_reg_n_0_[30] ),
        .Q(numChannels_cast_reg_649[30]),
        .R(1'b0));
  FDRE \numChannels_cast_reg_649_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\numChannels_read_reg_564_reg_n_0_[31] ),
        .Q(numChannels_cast_reg_649[31]),
        .R(1'b0));
  FDRE \numChannels_cast_reg_649_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\numChannels_read_reg_564_reg_n_0_[3] ),
        .Q(numChannels_cast_reg_649[3]),
        .R(1'b0));
  FDRE \numChannels_cast_reg_649_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\numChannels_read_reg_564_reg_n_0_[4] ),
        .Q(numChannels_cast_reg_649[4]),
        .R(1'b0));
  FDRE \numChannels_cast_reg_649_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\numChannels_read_reg_564_reg_n_0_[5] ),
        .Q(numChannels_cast_reg_649[5]),
        .R(1'b0));
  FDRE \numChannels_cast_reg_649_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\numChannels_read_reg_564_reg_n_0_[6] ),
        .Q(numChannels_cast_reg_649[6]),
        .R(1'b0));
  FDRE \numChannels_cast_reg_649_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\numChannels_read_reg_564_reg_n_0_[7] ),
        .Q(numChannels_cast_reg_649[7]),
        .R(1'b0));
  FDRE \numChannels_cast_reg_649_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\numChannels_read_reg_564_reg_n_0_[8] ),
        .Q(numChannels_cast_reg_649[8]),
        .R(1'b0));
  FDRE \numChannels_cast_reg_649_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\numChannels_read_reg_564_reg_n_0_[9] ),
        .Q(numChannels_cast_reg_649[9]),
        .R(1'b0));
  FDRE \numChannels_read_reg_564_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[0]),
        .Q(\numChannels_read_reg_564_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \numChannels_read_reg_564_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[10]),
        .Q(\numChannels_read_reg_564_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \numChannels_read_reg_564_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[11]),
        .Q(\numChannels_read_reg_564_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \numChannels_read_reg_564_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[12]),
        .Q(\numChannels_read_reg_564_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \numChannels_read_reg_564_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[13]),
        .Q(\numChannels_read_reg_564_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \numChannels_read_reg_564_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[14]),
        .Q(\numChannels_read_reg_564_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \numChannels_read_reg_564_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[15]),
        .Q(\numChannels_read_reg_564_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \numChannels_read_reg_564_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[16]),
        .Q(\numChannels_read_reg_564_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \numChannels_read_reg_564_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[17]),
        .Q(\numChannels_read_reg_564_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \numChannels_read_reg_564_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[18]),
        .Q(\numChannels_read_reg_564_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \numChannels_read_reg_564_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[19]),
        .Q(\numChannels_read_reg_564_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \numChannels_read_reg_564_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[1]),
        .Q(\numChannels_read_reg_564_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \numChannels_read_reg_564_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[20]),
        .Q(\numChannels_read_reg_564_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \numChannels_read_reg_564_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[21]),
        .Q(\numChannels_read_reg_564_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \numChannels_read_reg_564_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[22]),
        .Q(\numChannels_read_reg_564_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \numChannels_read_reg_564_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[23]),
        .Q(\numChannels_read_reg_564_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \numChannels_read_reg_564_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[24]),
        .Q(\numChannels_read_reg_564_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \numChannels_read_reg_564_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[25]),
        .Q(\numChannels_read_reg_564_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \numChannels_read_reg_564_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[26]),
        .Q(\numChannels_read_reg_564_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \numChannels_read_reg_564_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[27]),
        .Q(\numChannels_read_reg_564_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \numChannels_read_reg_564_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[28]),
        .Q(\numChannels_read_reg_564_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \numChannels_read_reg_564_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[29]),
        .Q(\numChannels_read_reg_564_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \numChannels_read_reg_564_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[2]),
        .Q(\numChannels_read_reg_564_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \numChannels_read_reg_564_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[30]),
        .Q(\numChannels_read_reg_564_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \numChannels_read_reg_564_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[31]),
        .Q(\numChannels_read_reg_564_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \numChannels_read_reg_564_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[3]),
        .Q(\numChannels_read_reg_564_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \numChannels_read_reg_564_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[4]),
        .Q(\numChannels_read_reg_564_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \numChannels_read_reg_564_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[5]),
        .Q(\numChannels_read_reg_564_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \numChannels_read_reg_564_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[6]),
        .Q(\numChannels_read_reg_564_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \numChannels_read_reg_564_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[7]),
        .Q(\numChannels_read_reg_564_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \numChannels_read_reg_564_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[8]),
        .Q(\numChannels_read_reg_564_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \numChannels_read_reg_564_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[9]),
        .Q(\numChannels_read_reg_564_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[0]),
        .Q(output_r_read_reg_575[0]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[10]),
        .Q(output_r_read_reg_575[10]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[11]),
        .Q(output_r_read_reg_575[11]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[12]),
        .Q(output_r_read_reg_575[12]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[13]),
        .Q(output_r_read_reg_575[13]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[14]),
        .Q(output_r_read_reg_575[14]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[15]),
        .Q(output_r_read_reg_575[15]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[16]),
        .Q(output_r_read_reg_575[16]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[17]),
        .Q(output_r_read_reg_575[17]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[18]),
        .Q(output_r_read_reg_575[18]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[19]),
        .Q(output_r_read_reg_575[19]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[1]),
        .Q(output_r_read_reg_575[1]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[20]),
        .Q(output_r_read_reg_575[20]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[21]),
        .Q(output_r_read_reg_575[21]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[22]),
        .Q(output_r_read_reg_575[22]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[23]),
        .Q(output_r_read_reg_575[23]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[24]),
        .Q(output_r_read_reg_575[24]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[25]),
        .Q(output_r_read_reg_575[25]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[26]),
        .Q(output_r_read_reg_575[26]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[27]),
        .Q(output_r_read_reg_575[27]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[28]),
        .Q(output_r_read_reg_575[28]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[29]),
        .Q(output_r_read_reg_575[29]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[2]),
        .Q(output_r_read_reg_575[2]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[30]),
        .Q(output_r_read_reg_575[30]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[31]),
        .Q(output_r_read_reg_575[31]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[32]),
        .Q(output_r_read_reg_575[32]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[33]),
        .Q(output_r_read_reg_575[33]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[34]),
        .Q(output_r_read_reg_575[34]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[35]),
        .Q(output_r_read_reg_575[35]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[36]),
        .Q(output_r_read_reg_575[36]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[37]),
        .Q(output_r_read_reg_575[37]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[38]),
        .Q(output_r_read_reg_575[38]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[39]),
        .Q(output_r_read_reg_575[39]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[3]),
        .Q(output_r_read_reg_575[3]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[40]),
        .Q(output_r_read_reg_575[40]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[41]),
        .Q(output_r_read_reg_575[41]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[42]),
        .Q(output_r_read_reg_575[42]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[43]),
        .Q(output_r_read_reg_575[43]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[44]),
        .Q(output_r_read_reg_575[44]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[45]),
        .Q(output_r_read_reg_575[45]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[46]),
        .Q(output_r_read_reg_575[46]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[47]),
        .Q(output_r_read_reg_575[47]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[48]),
        .Q(output_r_read_reg_575[48]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[49]),
        .Q(output_r_read_reg_575[49]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[4]),
        .Q(output_r_read_reg_575[4]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[50]),
        .Q(output_r_read_reg_575[50]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[51]),
        .Q(output_r_read_reg_575[51]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[52]),
        .Q(output_r_read_reg_575[52]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[53]),
        .Q(output_r_read_reg_575[53]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[54]),
        .Q(output_r_read_reg_575[54]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[55]),
        .Q(output_r_read_reg_575[55]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[56]),
        .Q(output_r_read_reg_575[56]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[57]),
        .Q(output_r_read_reg_575[57]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[58]),
        .Q(output_r_read_reg_575[58]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[59]),
        .Q(output_r_read_reg_575[59]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[5]),
        .Q(output_r_read_reg_575[5]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[60]),
        .Q(output_r_read_reg_575[60]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[61]),
        .Q(output_r_read_reg_575[61]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[62]),
        .Q(output_r_read_reg_575[62]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[63]),
        .Q(output_r_read_reg_575[63]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[6]),
        .Q(output_r_read_reg_575[6]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[7]),
        .Q(output_r_read_reg_575[7]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[8]),
        .Q(output_r_read_reg_575[8]),
        .R(1'b0));
  FDRE \output_r_read_reg_575_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[9]),
        .Q(output_r_read_reg_575[9]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_705_reg[0] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(select_ln1027_1_fu_412_p3[0]),
        .Q(select_ln1027_1_reg_705[0]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_705_reg[10] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(select_ln1027_1_fu_412_p3[10]),
        .Q(select_ln1027_1_reg_705[10]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_705_reg[11] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(select_ln1027_1_fu_412_p3[11]),
        .Q(select_ln1027_1_reg_705[11]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_705_reg[12] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(select_ln1027_1_fu_412_p3[12]),
        .Q(select_ln1027_1_reg_705[12]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_705_reg[13] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(select_ln1027_1_fu_412_p3[13]),
        .Q(select_ln1027_1_reg_705[13]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_705_reg[14] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(select_ln1027_1_fu_412_p3[14]),
        .Q(select_ln1027_1_reg_705[14]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_705_reg[15] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(select_ln1027_1_fu_412_p3[15]),
        .Q(select_ln1027_1_reg_705[15]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_705_reg[16] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(select_ln1027_1_fu_412_p3[16]),
        .Q(select_ln1027_1_reg_705[16]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_705_reg[17] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(select_ln1027_1_fu_412_p3[17]),
        .Q(select_ln1027_1_reg_705[17]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_705_reg[18] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(select_ln1027_1_fu_412_p3[18]),
        .Q(select_ln1027_1_reg_705[18]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_705_reg[19] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(select_ln1027_1_fu_412_p3[19]),
        .Q(select_ln1027_1_reg_705[19]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_705_reg[1] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(select_ln1027_1_fu_412_p3[1]),
        .Q(select_ln1027_1_reg_705[1]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_705_reg[20] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(select_ln1027_1_fu_412_p3[20]),
        .Q(select_ln1027_1_reg_705[20]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_705_reg[21] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(select_ln1027_1_fu_412_p3[21]),
        .Q(select_ln1027_1_reg_705[21]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_705_reg[22] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(select_ln1027_1_fu_412_p3[22]),
        .Q(select_ln1027_1_reg_705[22]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_705_reg[23] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(select_ln1027_1_fu_412_p3[23]),
        .Q(select_ln1027_1_reg_705[23]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_705_reg[24] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(select_ln1027_1_fu_412_p3[24]),
        .Q(select_ln1027_1_reg_705[24]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_705_reg[25] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(select_ln1027_1_fu_412_p3[25]),
        .Q(select_ln1027_1_reg_705[25]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_705_reg[26] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(select_ln1027_1_fu_412_p3[26]),
        .Q(select_ln1027_1_reg_705[26]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_705_reg[27] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(select_ln1027_1_fu_412_p3[27]),
        .Q(select_ln1027_1_reg_705[27]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_705_reg[28] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(select_ln1027_1_fu_412_p3[28]),
        .Q(select_ln1027_1_reg_705[28]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_705_reg[29] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(select_ln1027_1_fu_412_p3[29]),
        .Q(select_ln1027_1_reg_705[29]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_705_reg[2] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(select_ln1027_1_fu_412_p3[2]),
        .Q(select_ln1027_1_reg_705[2]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_705_reg[30] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(select_ln1027_1_fu_412_p3[30]),
        .Q(select_ln1027_1_reg_705[30]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_705_reg[31] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(select_ln1027_1_fu_412_p3[31]),
        .Q(select_ln1027_1_reg_705[31]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_705_reg[3] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(select_ln1027_1_fu_412_p3[3]),
        .Q(select_ln1027_1_reg_705[3]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_705_reg[4] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(select_ln1027_1_fu_412_p3[4]),
        .Q(select_ln1027_1_reg_705[4]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_705_reg[5] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(select_ln1027_1_fu_412_p3[5]),
        .Q(select_ln1027_1_reg_705[5]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_705_reg[6] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(select_ln1027_1_fu_412_p3[6]),
        .Q(select_ln1027_1_reg_705[6]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_705_reg[7] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(select_ln1027_1_fu_412_p3[7]),
        .Q(select_ln1027_1_reg_705[7]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_705_reg[8] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(select_ln1027_1_fu_412_p3[8]),
        .Q(select_ln1027_1_reg_705[8]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_705_reg[9] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(select_ln1027_1_fu_412_p3[9]),
        .Q(select_ln1027_1_reg_705[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \select_ln1027_reg_697[31]_i_1 
       (.I0(icmp_ln1027_3_fu_384_p2),
        .I1(ap_CS_fsm_state9),
        .I2(p_0_in),
        .O(select_ln1027_reg_697));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln1027_reg_697[31]_i_10 
       (.I0(y_V_fu_118[31]),
        .I1(sub_i_i464_reg_617[31]),
        .I2(y_V_fu_118[30]),
        .I3(sub_i_i464_reg_617[30]),
        .O(\select_ln1027_reg_697[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln1027_reg_697[31]_i_11 
       (.I0(y_V_fu_118[29]),
        .I1(sub_i_i464_reg_617[29]),
        .I2(y_V_fu_118[28]),
        .I3(sub_i_i464_reg_617[28]),
        .O(\select_ln1027_reg_697[31]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln1027_reg_697[31]_i_12 
       (.I0(y_V_fu_118[27]),
        .I1(sub_i_i464_reg_617[27]),
        .I2(y_V_fu_118[26]),
        .I3(sub_i_i464_reg_617[26]),
        .O(\select_ln1027_reg_697[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln1027_reg_697[31]_i_13 
       (.I0(y_V_fu_118[25]),
        .I1(sub_i_i464_reg_617[25]),
        .I2(y_V_fu_118[24]),
        .I3(sub_i_i464_reg_617[24]),
        .O(\select_ln1027_reg_697[31]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln1027_reg_697[31]_i_15 
       (.I0(sub_i_i464_reg_617[23]),
        .I1(y_V_fu_118[23]),
        .I2(sub_i_i464_reg_617[22]),
        .I3(y_V_fu_118[22]),
        .O(\select_ln1027_reg_697[31]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln1027_reg_697[31]_i_16 
       (.I0(sub_i_i464_reg_617[21]),
        .I1(y_V_fu_118[21]),
        .I2(sub_i_i464_reg_617[20]),
        .I3(y_V_fu_118[20]),
        .O(\select_ln1027_reg_697[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln1027_reg_697[31]_i_17 
       (.I0(sub_i_i464_reg_617[19]),
        .I1(y_V_fu_118[19]),
        .I2(sub_i_i464_reg_617[18]),
        .I3(y_V_fu_118[18]),
        .O(\select_ln1027_reg_697[31]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln1027_reg_697[31]_i_18 
       (.I0(sub_i_i464_reg_617[17]),
        .I1(y_V_fu_118[17]),
        .I2(sub_i_i464_reg_617[16]),
        .I3(y_V_fu_118[16]),
        .O(\select_ln1027_reg_697[31]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln1027_reg_697[31]_i_19 
       (.I0(y_V_fu_118[23]),
        .I1(sub_i_i464_reg_617[23]),
        .I2(y_V_fu_118[22]),
        .I3(sub_i_i464_reg_617[22]),
        .O(\select_ln1027_reg_697[31]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln1027_reg_697[31]_i_20 
       (.I0(y_V_fu_118[21]),
        .I1(sub_i_i464_reg_617[21]),
        .I2(y_V_fu_118[20]),
        .I3(sub_i_i464_reg_617[20]),
        .O(\select_ln1027_reg_697[31]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln1027_reg_697[31]_i_21 
       (.I0(y_V_fu_118[19]),
        .I1(sub_i_i464_reg_617[19]),
        .I2(y_V_fu_118[18]),
        .I3(sub_i_i464_reg_617[18]),
        .O(\select_ln1027_reg_697[31]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln1027_reg_697[31]_i_22 
       (.I0(y_V_fu_118[17]),
        .I1(sub_i_i464_reg_617[17]),
        .I2(y_V_fu_118[16]),
        .I3(sub_i_i464_reg_617[16]),
        .O(\select_ln1027_reg_697[31]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln1027_reg_697[31]_i_24 
       (.I0(sub_i_i464_reg_617[15]),
        .I1(y_V_fu_118[15]),
        .I2(sub_i_i464_reg_617[14]),
        .I3(y_V_fu_118[14]),
        .O(\select_ln1027_reg_697[31]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln1027_reg_697[31]_i_25 
       (.I0(sub_i_i464_reg_617[13]),
        .I1(y_V_fu_118[13]),
        .I2(sub_i_i464_reg_617[12]),
        .I3(y_V_fu_118[12]),
        .O(\select_ln1027_reg_697[31]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln1027_reg_697[31]_i_26 
       (.I0(sub_i_i464_reg_617[11]),
        .I1(y_V_fu_118[11]),
        .I2(sub_i_i464_reg_617[10]),
        .I3(y_V_fu_118[10]),
        .O(\select_ln1027_reg_697[31]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln1027_reg_697[31]_i_27 
       (.I0(sub_i_i464_reg_617[9]),
        .I1(y_V_fu_118[9]),
        .I2(sub_i_i464_reg_617[8]),
        .I3(y_V_fu_118[8]),
        .O(\select_ln1027_reg_697[31]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln1027_reg_697[31]_i_28 
       (.I0(y_V_fu_118[15]),
        .I1(sub_i_i464_reg_617[15]),
        .I2(y_V_fu_118[14]),
        .I3(sub_i_i464_reg_617[14]),
        .O(\select_ln1027_reg_697[31]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln1027_reg_697[31]_i_29 
       (.I0(y_V_fu_118[13]),
        .I1(sub_i_i464_reg_617[13]),
        .I2(y_V_fu_118[12]),
        .I3(sub_i_i464_reg_617[12]),
        .O(\select_ln1027_reg_697[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln1027_reg_697[31]_i_30 
       (.I0(y_V_fu_118[11]),
        .I1(sub_i_i464_reg_617[11]),
        .I2(y_V_fu_118[10]),
        .I3(sub_i_i464_reg_617[10]),
        .O(\select_ln1027_reg_697[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln1027_reg_697[31]_i_31 
       (.I0(y_V_fu_118[9]),
        .I1(sub_i_i464_reg_617[9]),
        .I2(y_V_fu_118[8]),
        .I3(sub_i_i464_reg_617[8]),
        .O(\select_ln1027_reg_697[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln1027_reg_697[31]_i_32 
       (.I0(sub_i_i464_reg_617[7]),
        .I1(y_V_fu_118[7]),
        .I2(sub_i_i464_reg_617[6]),
        .I3(y_V_fu_118[6]),
        .O(\select_ln1027_reg_697[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln1027_reg_697[31]_i_33 
       (.I0(sub_i_i464_reg_617[5]),
        .I1(y_V_fu_118[5]),
        .I2(sub_i_i464_reg_617[4]),
        .I3(y_V_fu_118[4]),
        .O(\select_ln1027_reg_697[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln1027_reg_697[31]_i_34 
       (.I0(sub_i_i464_reg_617[3]),
        .I1(y_V_fu_118[3]),
        .I2(sub_i_i464_reg_617[2]),
        .I3(y_V_fu_118[2]),
        .O(\select_ln1027_reg_697[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln1027_reg_697[31]_i_35 
       (.I0(sub_i_i464_reg_617[1]),
        .I1(y_V_fu_118[1]),
        .I2(sub_i_i464_reg_617[0]),
        .I3(y_V_fu_118[0]),
        .O(\select_ln1027_reg_697[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln1027_reg_697[31]_i_36 
       (.I0(y_V_fu_118[7]),
        .I1(sub_i_i464_reg_617[7]),
        .I2(y_V_fu_118[6]),
        .I3(sub_i_i464_reg_617[6]),
        .O(\select_ln1027_reg_697[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln1027_reg_697[31]_i_37 
       (.I0(y_V_fu_118[5]),
        .I1(sub_i_i464_reg_617[5]),
        .I2(y_V_fu_118[4]),
        .I3(sub_i_i464_reg_617[4]),
        .O(\select_ln1027_reg_697[31]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln1027_reg_697[31]_i_38 
       (.I0(y_V_fu_118[3]),
        .I1(sub_i_i464_reg_617[3]),
        .I2(y_V_fu_118[2]),
        .I3(sub_i_i464_reg_617[2]),
        .O(\select_ln1027_reg_697[31]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln1027_reg_697[31]_i_39 
       (.I0(y_V_fu_118[1]),
        .I1(sub_i_i464_reg_617[1]),
        .I2(y_V_fu_118[0]),
        .I3(sub_i_i464_reg_617[0]),
        .O(\select_ln1027_reg_697[31]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1027_reg_697[31]_i_4 
       (.I0(sub_i_i464_reg_617[32]),
        .O(\select_ln1027_reg_697[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln1027_reg_697[31]_i_6 
       (.I0(sub_i_i464_reg_617[31]),
        .I1(y_V_fu_118[31]),
        .I2(sub_i_i464_reg_617[30]),
        .I3(y_V_fu_118[30]),
        .O(\select_ln1027_reg_697[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln1027_reg_697[31]_i_7 
       (.I0(sub_i_i464_reg_617[29]),
        .I1(y_V_fu_118[29]),
        .I2(sub_i_i464_reg_617[28]),
        .I3(y_V_fu_118[28]),
        .O(\select_ln1027_reg_697[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln1027_reg_697[31]_i_8 
       (.I0(sub_i_i464_reg_617[27]),
        .I1(y_V_fu_118[27]),
        .I2(sub_i_i464_reg_617[26]),
        .I3(y_V_fu_118[26]),
        .O(\select_ln1027_reg_697[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln1027_reg_697[31]_i_9 
       (.I0(sub_i_i464_reg_617[25]),
        .I1(y_V_fu_118[25]),
        .I2(sub_i_i464_reg_617[24]),
        .I3(y_V_fu_118[24]),
        .O(\select_ln1027_reg_697[31]_i_9_n_0 ));
  FDRE \select_ln1027_reg_697_reg[0] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(y_V_fu_118[0]),
        .Q(\select_ln1027_reg_697_reg_n_0_[0] ),
        .R(select_ln1027_reg_697));
  FDRE \select_ln1027_reg_697_reg[10] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(y_V_fu_118[10]),
        .Q(\select_ln1027_reg_697_reg_n_0_[10] ),
        .R(select_ln1027_reg_697));
  FDRE \select_ln1027_reg_697_reg[11] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(y_V_fu_118[11]),
        .Q(\select_ln1027_reg_697_reg_n_0_[11] ),
        .R(select_ln1027_reg_697));
  FDRE \select_ln1027_reg_697_reg[12] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(y_V_fu_118[12]),
        .Q(\select_ln1027_reg_697_reg_n_0_[12] ),
        .R(select_ln1027_reg_697));
  FDRE \select_ln1027_reg_697_reg[13] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(y_V_fu_118[13]),
        .Q(\select_ln1027_reg_697_reg_n_0_[13] ),
        .R(select_ln1027_reg_697));
  FDRE \select_ln1027_reg_697_reg[14] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(y_V_fu_118[14]),
        .Q(\select_ln1027_reg_697_reg_n_0_[14] ),
        .R(select_ln1027_reg_697));
  FDRE \select_ln1027_reg_697_reg[15] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(y_V_fu_118[15]),
        .Q(\select_ln1027_reg_697_reg_n_0_[15] ),
        .R(select_ln1027_reg_697));
  FDRE \select_ln1027_reg_697_reg[16] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(y_V_fu_118[16]),
        .Q(\select_ln1027_reg_697_reg_n_0_[16] ),
        .R(select_ln1027_reg_697));
  FDRE \select_ln1027_reg_697_reg[17] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(y_V_fu_118[17]),
        .Q(\select_ln1027_reg_697_reg_n_0_[17] ),
        .R(select_ln1027_reg_697));
  FDRE \select_ln1027_reg_697_reg[18] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(y_V_fu_118[18]),
        .Q(\select_ln1027_reg_697_reg_n_0_[18] ),
        .R(select_ln1027_reg_697));
  FDRE \select_ln1027_reg_697_reg[19] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(y_V_fu_118[19]),
        .Q(\select_ln1027_reg_697_reg_n_0_[19] ),
        .R(select_ln1027_reg_697));
  FDRE \select_ln1027_reg_697_reg[1] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(y_V_fu_118[1]),
        .Q(\select_ln1027_reg_697_reg_n_0_[1] ),
        .R(select_ln1027_reg_697));
  FDRE \select_ln1027_reg_697_reg[20] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(y_V_fu_118[20]),
        .Q(\select_ln1027_reg_697_reg_n_0_[20] ),
        .R(select_ln1027_reg_697));
  FDRE \select_ln1027_reg_697_reg[21] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(y_V_fu_118[21]),
        .Q(\select_ln1027_reg_697_reg_n_0_[21] ),
        .R(select_ln1027_reg_697));
  FDRE \select_ln1027_reg_697_reg[22] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(y_V_fu_118[22]),
        .Q(\select_ln1027_reg_697_reg_n_0_[22] ),
        .R(select_ln1027_reg_697));
  FDRE \select_ln1027_reg_697_reg[23] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(y_V_fu_118[23]),
        .Q(\select_ln1027_reg_697_reg_n_0_[23] ),
        .R(select_ln1027_reg_697));
  FDRE \select_ln1027_reg_697_reg[24] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(y_V_fu_118[24]),
        .Q(\select_ln1027_reg_697_reg_n_0_[24] ),
        .R(select_ln1027_reg_697));
  FDRE \select_ln1027_reg_697_reg[25] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(y_V_fu_118[25]),
        .Q(\select_ln1027_reg_697_reg_n_0_[25] ),
        .R(select_ln1027_reg_697));
  FDRE \select_ln1027_reg_697_reg[26] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(y_V_fu_118[26]),
        .Q(\select_ln1027_reg_697_reg_n_0_[26] ),
        .R(select_ln1027_reg_697));
  FDRE \select_ln1027_reg_697_reg[27] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(y_V_fu_118[27]),
        .Q(\select_ln1027_reg_697_reg_n_0_[27] ),
        .R(select_ln1027_reg_697));
  FDRE \select_ln1027_reg_697_reg[28] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(y_V_fu_118[28]),
        .Q(\select_ln1027_reg_697_reg_n_0_[28] ),
        .R(select_ln1027_reg_697));
  FDRE \select_ln1027_reg_697_reg[29] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(y_V_fu_118[29]),
        .Q(\select_ln1027_reg_697_reg_n_0_[29] ),
        .R(select_ln1027_reg_697));
  FDRE \select_ln1027_reg_697_reg[2] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(y_V_fu_118[2]),
        .Q(\select_ln1027_reg_697_reg_n_0_[2] ),
        .R(select_ln1027_reg_697));
  FDRE \select_ln1027_reg_697_reg[30] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(y_V_fu_118[30]),
        .Q(\select_ln1027_reg_697_reg_n_0_[30] ),
        .R(select_ln1027_reg_697));
  FDRE \select_ln1027_reg_697_reg[31] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(y_V_fu_118[31]),
        .Q(\select_ln1027_reg_697_reg_n_0_[31] ),
        .R(select_ln1027_reg_697));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \select_ln1027_reg_697_reg[31]_i_14 
       (.CI(\select_ln1027_reg_697_reg[31]_i_23_n_0 ),
        .CO({\select_ln1027_reg_697_reg[31]_i_14_n_0 ,\select_ln1027_reg_697_reg[31]_i_14_n_1 ,\select_ln1027_reg_697_reg[31]_i_14_n_2 ,\select_ln1027_reg_697_reg[31]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\select_ln1027_reg_697[31]_i_24_n_0 ,\select_ln1027_reg_697[31]_i_25_n_0 ,\select_ln1027_reg_697[31]_i_26_n_0 ,\select_ln1027_reg_697[31]_i_27_n_0 }),
        .O(\NLW_select_ln1027_reg_697_reg[31]_i_14_O_UNCONNECTED [3:0]),
        .S({\select_ln1027_reg_697[31]_i_28_n_0 ,\select_ln1027_reg_697[31]_i_29_n_0 ,\select_ln1027_reg_697[31]_i_30_n_0 ,\select_ln1027_reg_697[31]_i_31_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \select_ln1027_reg_697_reg[31]_i_2 
       (.CI(\select_ln1027_reg_697_reg[31]_i_3_n_0 ),
        .CO({\NLW_select_ln1027_reg_697_reg[31]_i_2_CO_UNCONNECTED [3:1],p_0_in}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_select_ln1027_reg_697_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\select_ln1027_reg_697[31]_i_4_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \select_ln1027_reg_697_reg[31]_i_23 
       (.CI(1'b0),
        .CO({\select_ln1027_reg_697_reg[31]_i_23_n_0 ,\select_ln1027_reg_697_reg[31]_i_23_n_1 ,\select_ln1027_reg_697_reg[31]_i_23_n_2 ,\select_ln1027_reg_697_reg[31]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\select_ln1027_reg_697[31]_i_32_n_0 ,\select_ln1027_reg_697[31]_i_33_n_0 ,\select_ln1027_reg_697[31]_i_34_n_0 ,\select_ln1027_reg_697[31]_i_35_n_0 }),
        .O(\NLW_select_ln1027_reg_697_reg[31]_i_23_O_UNCONNECTED [3:0]),
        .S({\select_ln1027_reg_697[31]_i_36_n_0 ,\select_ln1027_reg_697[31]_i_37_n_0 ,\select_ln1027_reg_697[31]_i_38_n_0 ,\select_ln1027_reg_697[31]_i_39_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \select_ln1027_reg_697_reg[31]_i_3 
       (.CI(\select_ln1027_reg_697_reg[31]_i_5_n_0 ),
        .CO({\select_ln1027_reg_697_reg[31]_i_3_n_0 ,\select_ln1027_reg_697_reg[31]_i_3_n_1 ,\select_ln1027_reg_697_reg[31]_i_3_n_2 ,\select_ln1027_reg_697_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\select_ln1027_reg_697[31]_i_6_n_0 ,\select_ln1027_reg_697[31]_i_7_n_0 ,\select_ln1027_reg_697[31]_i_8_n_0 ,\select_ln1027_reg_697[31]_i_9_n_0 }),
        .O(\NLW_select_ln1027_reg_697_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\select_ln1027_reg_697[31]_i_10_n_0 ,\select_ln1027_reg_697[31]_i_11_n_0 ,\select_ln1027_reg_697[31]_i_12_n_0 ,\select_ln1027_reg_697[31]_i_13_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \select_ln1027_reg_697_reg[31]_i_5 
       (.CI(\select_ln1027_reg_697_reg[31]_i_14_n_0 ),
        .CO({\select_ln1027_reg_697_reg[31]_i_5_n_0 ,\select_ln1027_reg_697_reg[31]_i_5_n_1 ,\select_ln1027_reg_697_reg[31]_i_5_n_2 ,\select_ln1027_reg_697_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\select_ln1027_reg_697[31]_i_15_n_0 ,\select_ln1027_reg_697[31]_i_16_n_0 ,\select_ln1027_reg_697[31]_i_17_n_0 ,\select_ln1027_reg_697[31]_i_18_n_0 }),
        .O(\NLW_select_ln1027_reg_697_reg[31]_i_5_O_UNCONNECTED [3:0]),
        .S({\select_ln1027_reg_697[31]_i_19_n_0 ,\select_ln1027_reg_697[31]_i_20_n_0 ,\select_ln1027_reg_697[31]_i_21_n_0 ,\select_ln1027_reg_697[31]_i_22_n_0 }));
  FDRE \select_ln1027_reg_697_reg[3] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(y_V_fu_118[3]),
        .Q(\select_ln1027_reg_697_reg_n_0_[3] ),
        .R(select_ln1027_reg_697));
  FDRE \select_ln1027_reg_697_reg[4] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(y_V_fu_118[4]),
        .Q(\select_ln1027_reg_697_reg_n_0_[4] ),
        .R(select_ln1027_reg_697));
  FDRE \select_ln1027_reg_697_reg[5] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(y_V_fu_118[5]),
        .Q(\select_ln1027_reg_697_reg_n_0_[5] ),
        .R(select_ln1027_reg_697));
  FDRE \select_ln1027_reg_697_reg[6] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(y_V_fu_118[6]),
        .Q(\select_ln1027_reg_697_reg_n_0_[6] ),
        .R(select_ln1027_reg_697));
  FDRE \select_ln1027_reg_697_reg[7] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(y_V_fu_118[7]),
        .Q(\select_ln1027_reg_697_reg_n_0_[7] ),
        .R(select_ln1027_reg_697));
  FDRE \select_ln1027_reg_697_reg[8] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(y_V_fu_118[8]),
        .Q(\select_ln1027_reg_697_reg_n_0_[8] ),
        .R(select_ln1027_reg_697));
  FDRE \select_ln1027_reg_697_reg[9] 
       (.C(ap_clk),
        .CE(mul_32ns_33s_64_2_1_U32_n_0),
        .D(y_V_fu_118[9]),
        .Q(\select_ln1027_reg_697_reg_n_0_[9] ),
        .R(select_ln1027_reg_697));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i434_reg_644[11]_i_2 
       (.I0(tmp_1_fu_330_p3[13]),
        .O(\sub_i_i434_reg_644[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i434_reg_644[11]_i_3 
       (.I0(tmp_1_fu_330_p3[12]),
        .O(\sub_i_i434_reg_644[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i434_reg_644[11]_i_4 
       (.I0(tmp_1_fu_330_p3[11]),
        .O(\sub_i_i434_reg_644[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i434_reg_644[11]_i_5 
       (.I0(tmp_1_fu_330_p3[10]),
        .O(\sub_i_i434_reg_644[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i434_reg_644[15]_i_2 
       (.I0(tmp_1_fu_330_p3[17]),
        .O(\sub_i_i434_reg_644[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i434_reg_644[15]_i_3 
       (.I0(tmp_1_fu_330_p3[16]),
        .O(\sub_i_i434_reg_644[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i434_reg_644[15]_i_4 
       (.I0(tmp_1_fu_330_p3[15]),
        .O(\sub_i_i434_reg_644[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i434_reg_644[15]_i_5 
       (.I0(tmp_1_fu_330_p3[14]),
        .O(\sub_i_i434_reg_644[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i434_reg_644[19]_i_2 
       (.I0(tmp_1_fu_330_p3[21]),
        .O(\sub_i_i434_reg_644[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i434_reg_644[19]_i_3 
       (.I0(tmp_1_fu_330_p3[20]),
        .O(\sub_i_i434_reg_644[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i434_reg_644[19]_i_4 
       (.I0(tmp_1_fu_330_p3[19]),
        .O(\sub_i_i434_reg_644[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i434_reg_644[19]_i_5 
       (.I0(tmp_1_fu_330_p3[18]),
        .O(\sub_i_i434_reg_644[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i434_reg_644[23]_i_2 
       (.I0(tmp_1_fu_330_p3[25]),
        .O(\sub_i_i434_reg_644[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i434_reg_644[23]_i_3 
       (.I0(tmp_1_fu_330_p3[24]),
        .O(\sub_i_i434_reg_644[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i434_reg_644[23]_i_4 
       (.I0(tmp_1_fu_330_p3[23]),
        .O(\sub_i_i434_reg_644[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i434_reg_644[23]_i_5 
       (.I0(tmp_1_fu_330_p3[22]),
        .O(\sub_i_i434_reg_644[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i434_reg_644[27]_i_2 
       (.I0(tmp_1_fu_330_p3[29]),
        .O(\sub_i_i434_reg_644[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i434_reg_644[27]_i_3 
       (.I0(tmp_1_fu_330_p3[28]),
        .O(\sub_i_i434_reg_644[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i434_reg_644[27]_i_4 
       (.I0(tmp_1_fu_330_p3[27]),
        .O(\sub_i_i434_reg_644[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i434_reg_644[27]_i_5 
       (.I0(tmp_1_fu_330_p3[26]),
        .O(\sub_i_i434_reg_644[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i434_reg_644[31]_i_2 
       (.I0(tmp_1_fu_330_p3[33]),
        .O(\sub_i_i434_reg_644[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i434_reg_644[31]_i_3 
       (.I0(tmp_1_fu_330_p3[32]),
        .O(\sub_i_i434_reg_644[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i434_reg_644[31]_i_4 
       (.I0(tmp_1_fu_330_p3[31]),
        .O(\sub_i_i434_reg_644[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i434_reg_644[31]_i_5 
       (.I0(tmp_1_fu_330_p3[30]),
        .O(\sub_i_i434_reg_644[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sub_i_i434_reg_644[32]_inv_i_1 
       (.I0(\sub_i_i434_reg_644_reg[32]_inv_i_2_n_3 ),
        .O(sub_i_i434_fu_312_p2[32]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i434_reg_644[7]_i_2 
       (.I0(tmp_1_fu_330_p3[9]),
        .O(\sub_i_i434_reg_644[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i434_reg_644[7]_i_3 
       (.I0(tmp_1_fu_330_p3[8]),
        .O(\sub_i_i434_reg_644[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i434_reg_644[7]_i_4 
       (.I0(tmp_1_fu_330_p3[7]),
        .O(\sub_i_i434_reg_644[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i434_reg_644[7]_i_5 
       (.I0(tmp_1_fu_330_p3[6]),
        .O(\sub_i_i434_reg_644[7]_i_5_n_0 ));
  FDRE \sub_i_i434_reg_644_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_1_fu_330_p3[2]),
        .Q(sub_i_i434_reg_644[0]),
        .R(1'b0));
  FDRE \sub_i_i434_reg_644_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i434_fu_312_p2[10]),
        .Q(sub_i_i434_reg_644[10]),
        .R(1'b0));
  FDRE \sub_i_i434_reg_644_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i434_fu_312_p2[11]),
        .Q(sub_i_i434_reg_644[11]),
        .R(1'b0));
  CARRY4 \sub_i_i434_reg_644_reg[11]_i_1 
       (.CI(\sub_i_i434_reg_644_reg[7]_i_1_n_0 ),
        .CO({\sub_i_i434_reg_644_reg[11]_i_1_n_0 ,\sub_i_i434_reg_644_reg[11]_i_1_n_1 ,\sub_i_i434_reg_644_reg[11]_i_1_n_2 ,\sub_i_i434_reg_644_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_1_fu_330_p3[13:10]),
        .O(sub_i_i434_fu_312_p2[11:8]),
        .S({\sub_i_i434_reg_644[11]_i_2_n_0 ,\sub_i_i434_reg_644[11]_i_3_n_0 ,\sub_i_i434_reg_644[11]_i_4_n_0 ,\sub_i_i434_reg_644[11]_i_5_n_0 }));
  FDRE \sub_i_i434_reg_644_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i434_fu_312_p2[12]),
        .Q(sub_i_i434_reg_644[12]),
        .R(1'b0));
  FDRE \sub_i_i434_reg_644_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i434_fu_312_p2[13]),
        .Q(sub_i_i434_reg_644[13]),
        .R(1'b0));
  FDRE \sub_i_i434_reg_644_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i434_fu_312_p2[14]),
        .Q(sub_i_i434_reg_644[14]),
        .R(1'b0));
  FDRE \sub_i_i434_reg_644_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i434_fu_312_p2[15]),
        .Q(sub_i_i434_reg_644[15]),
        .R(1'b0));
  CARRY4 \sub_i_i434_reg_644_reg[15]_i_1 
       (.CI(\sub_i_i434_reg_644_reg[11]_i_1_n_0 ),
        .CO({\sub_i_i434_reg_644_reg[15]_i_1_n_0 ,\sub_i_i434_reg_644_reg[15]_i_1_n_1 ,\sub_i_i434_reg_644_reg[15]_i_1_n_2 ,\sub_i_i434_reg_644_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_1_fu_330_p3[17:14]),
        .O(sub_i_i434_fu_312_p2[15:12]),
        .S({\sub_i_i434_reg_644[15]_i_2_n_0 ,\sub_i_i434_reg_644[15]_i_3_n_0 ,\sub_i_i434_reg_644[15]_i_4_n_0 ,\sub_i_i434_reg_644[15]_i_5_n_0 }));
  FDRE \sub_i_i434_reg_644_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i434_fu_312_p2[16]),
        .Q(sub_i_i434_reg_644[16]),
        .R(1'b0));
  FDRE \sub_i_i434_reg_644_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i434_fu_312_p2[17]),
        .Q(sub_i_i434_reg_644[17]),
        .R(1'b0));
  FDRE \sub_i_i434_reg_644_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i434_fu_312_p2[18]),
        .Q(sub_i_i434_reg_644[18]),
        .R(1'b0));
  FDRE \sub_i_i434_reg_644_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i434_fu_312_p2[19]),
        .Q(sub_i_i434_reg_644[19]),
        .R(1'b0));
  CARRY4 \sub_i_i434_reg_644_reg[19]_i_1 
       (.CI(\sub_i_i434_reg_644_reg[15]_i_1_n_0 ),
        .CO({\sub_i_i434_reg_644_reg[19]_i_1_n_0 ,\sub_i_i434_reg_644_reg[19]_i_1_n_1 ,\sub_i_i434_reg_644_reg[19]_i_1_n_2 ,\sub_i_i434_reg_644_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_1_fu_330_p3[21:18]),
        .O(sub_i_i434_fu_312_p2[19:16]),
        .S({\sub_i_i434_reg_644[19]_i_2_n_0 ,\sub_i_i434_reg_644[19]_i_3_n_0 ,\sub_i_i434_reg_644[19]_i_4_n_0 ,\sub_i_i434_reg_644[19]_i_5_n_0 }));
  FDRE \sub_i_i434_reg_644_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i434_fu_312_p2[1]),
        .Q(sub_i_i434_reg_644[1]),
        .R(1'b0));
  FDRE \sub_i_i434_reg_644_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i434_fu_312_p2[20]),
        .Q(sub_i_i434_reg_644[20]),
        .R(1'b0));
  FDRE \sub_i_i434_reg_644_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i434_fu_312_p2[21]),
        .Q(sub_i_i434_reg_644[21]),
        .R(1'b0));
  FDRE \sub_i_i434_reg_644_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i434_fu_312_p2[22]),
        .Q(sub_i_i434_reg_644[22]),
        .R(1'b0));
  FDRE \sub_i_i434_reg_644_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i434_fu_312_p2[23]),
        .Q(sub_i_i434_reg_644[23]),
        .R(1'b0));
  CARRY4 \sub_i_i434_reg_644_reg[23]_i_1 
       (.CI(\sub_i_i434_reg_644_reg[19]_i_1_n_0 ),
        .CO({\sub_i_i434_reg_644_reg[23]_i_1_n_0 ,\sub_i_i434_reg_644_reg[23]_i_1_n_1 ,\sub_i_i434_reg_644_reg[23]_i_1_n_2 ,\sub_i_i434_reg_644_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_1_fu_330_p3[25:22]),
        .O(sub_i_i434_fu_312_p2[23:20]),
        .S({\sub_i_i434_reg_644[23]_i_2_n_0 ,\sub_i_i434_reg_644[23]_i_3_n_0 ,\sub_i_i434_reg_644[23]_i_4_n_0 ,\sub_i_i434_reg_644[23]_i_5_n_0 }));
  FDRE \sub_i_i434_reg_644_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i434_fu_312_p2[24]),
        .Q(sub_i_i434_reg_644[24]),
        .R(1'b0));
  FDRE \sub_i_i434_reg_644_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i434_fu_312_p2[25]),
        .Q(sub_i_i434_reg_644[25]),
        .R(1'b0));
  FDRE \sub_i_i434_reg_644_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i434_fu_312_p2[26]),
        .Q(sub_i_i434_reg_644[26]),
        .R(1'b0));
  FDRE \sub_i_i434_reg_644_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i434_fu_312_p2[27]),
        .Q(sub_i_i434_reg_644[27]),
        .R(1'b0));
  CARRY4 \sub_i_i434_reg_644_reg[27]_i_1 
       (.CI(\sub_i_i434_reg_644_reg[23]_i_1_n_0 ),
        .CO({\sub_i_i434_reg_644_reg[27]_i_1_n_0 ,\sub_i_i434_reg_644_reg[27]_i_1_n_1 ,\sub_i_i434_reg_644_reg[27]_i_1_n_2 ,\sub_i_i434_reg_644_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_1_fu_330_p3[29:26]),
        .O(sub_i_i434_fu_312_p2[27:24]),
        .S({\sub_i_i434_reg_644[27]_i_2_n_0 ,\sub_i_i434_reg_644[27]_i_3_n_0 ,\sub_i_i434_reg_644[27]_i_4_n_0 ,\sub_i_i434_reg_644[27]_i_5_n_0 }));
  FDRE \sub_i_i434_reg_644_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i434_fu_312_p2[28]),
        .Q(sub_i_i434_reg_644[28]),
        .R(1'b0));
  FDRE \sub_i_i434_reg_644_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i434_fu_312_p2[29]),
        .Q(sub_i_i434_reg_644[29]),
        .R(1'b0));
  FDRE \sub_i_i434_reg_644_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i434_fu_312_p2[2]),
        .Q(sub_i_i434_reg_644[2]),
        .R(1'b0));
  FDRE \sub_i_i434_reg_644_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i434_fu_312_p2[30]),
        .Q(sub_i_i434_reg_644[30]),
        .R(1'b0));
  FDRE \sub_i_i434_reg_644_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i434_fu_312_p2[31]),
        .Q(sub_i_i434_reg_644[31]),
        .R(1'b0));
  CARRY4 \sub_i_i434_reg_644_reg[31]_i_1 
       (.CI(\sub_i_i434_reg_644_reg[27]_i_1_n_0 ),
        .CO({\sub_i_i434_reg_644_reg[31]_i_1_n_0 ,\sub_i_i434_reg_644_reg[31]_i_1_n_1 ,\sub_i_i434_reg_644_reg[31]_i_1_n_2 ,\sub_i_i434_reg_644_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_1_fu_330_p3[33:30]),
        .O(sub_i_i434_fu_312_p2[31:28]),
        .S({\sub_i_i434_reg_644[31]_i_2_n_0 ,\sub_i_i434_reg_644[31]_i_3_n_0 ,\sub_i_i434_reg_644[31]_i_4_n_0 ,\sub_i_i434_reg_644[31]_i_5_n_0 }));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \sub_i_i434_reg_644_reg[32]_inv 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i434_fu_312_p2[32]),
        .Q(sub_i_i434_reg_644[32]),
        .R(1'b0));
  CARRY4 \sub_i_i434_reg_644_reg[32]_inv_i_2 
       (.CI(\sub_i_i434_reg_644_reg[31]_i_1_n_0 ),
        .CO({\NLW_sub_i_i434_reg_644_reg[32]_inv_i_2_CO_UNCONNECTED [3:1],\sub_i_i434_reg_644_reg[32]_inv_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sub_i_i434_reg_644_reg[32]_inv_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \sub_i_i434_reg_644_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i434_fu_312_p2[3]),
        .Q(sub_i_i434_reg_644[3]),
        .R(1'b0));
  FDRE \sub_i_i434_reg_644_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i434_fu_312_p2[4]),
        .Q(sub_i_i434_reg_644[4]),
        .R(1'b0));
  FDRE \sub_i_i434_reg_644_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i434_fu_312_p2[5]),
        .Q(sub_i_i434_reg_644[5]),
        .R(1'b0));
  FDRE \sub_i_i434_reg_644_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i434_fu_312_p2[6]),
        .Q(sub_i_i434_reg_644[6]),
        .R(1'b0));
  FDRE \sub_i_i434_reg_644_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i434_fu_312_p2[7]),
        .Q(sub_i_i434_reg_644[7]),
        .R(1'b0));
  CARRY4 \sub_i_i434_reg_644_reg[7]_i_1 
       (.CI(mul_64s_35s_64_5_1_U33_n_0),
        .CO({\sub_i_i434_reg_644_reg[7]_i_1_n_0 ,\sub_i_i434_reg_644_reg[7]_i_1_n_1 ,\sub_i_i434_reg_644_reg[7]_i_1_n_2 ,\sub_i_i434_reg_644_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_1_fu_330_p3[9:6]),
        .O(sub_i_i434_fu_312_p2[7:4]),
        .S({\sub_i_i434_reg_644[7]_i_2_n_0 ,\sub_i_i434_reg_644[7]_i_3_n_0 ,\sub_i_i434_reg_644[7]_i_4_n_0 ,\sub_i_i434_reg_644[7]_i_5_n_0 }));
  FDRE \sub_i_i434_reg_644_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i434_fu_312_p2[8]),
        .Q(sub_i_i434_reg_644[8]),
        .R(1'b0));
  FDRE \sub_i_i434_reg_644_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i434_fu_312_p2[9]),
        .Q(sub_i_i434_reg_644[9]),
        .R(1'b0));
  FDRE \sub_i_i464_reg_617_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(sub_i_i464_fu_279_p2[0]),
        .Q(sub_i_i464_reg_617[0]),
        .R(1'b0));
  FDRE \sub_i_i464_reg_617_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(sub_i_i464_fu_279_p2[10]),
        .Q(sub_i_i464_reg_617[10]),
        .R(1'b0));
  FDRE \sub_i_i464_reg_617_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(sub_i_i464_fu_279_p2[11]),
        .Q(sub_i_i464_reg_617[11]),
        .R(1'b0));
  FDRE \sub_i_i464_reg_617_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(sub_i_i464_fu_279_p2[12]),
        .Q(sub_i_i464_reg_617[12]),
        .R(1'b0));
  FDRE \sub_i_i464_reg_617_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(sub_i_i464_fu_279_p2[13]),
        .Q(sub_i_i464_reg_617[13]),
        .R(1'b0));
  FDRE \sub_i_i464_reg_617_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(sub_i_i464_fu_279_p2[14]),
        .Q(sub_i_i464_reg_617[14]),
        .R(1'b0));
  FDRE \sub_i_i464_reg_617_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(sub_i_i464_fu_279_p2[15]),
        .Q(sub_i_i464_reg_617[15]),
        .R(1'b0));
  FDRE \sub_i_i464_reg_617_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(sub_i_i464_fu_279_p2[16]),
        .Q(sub_i_i464_reg_617[16]),
        .R(1'b0));
  FDRE \sub_i_i464_reg_617_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(sub_i_i464_fu_279_p2[17]),
        .Q(sub_i_i464_reg_617[17]),
        .R(1'b0));
  FDRE \sub_i_i464_reg_617_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(sub_i_i464_fu_279_p2[18]),
        .Q(sub_i_i464_reg_617[18]),
        .R(1'b0));
  FDRE \sub_i_i464_reg_617_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(sub_i_i464_fu_279_p2[19]),
        .Q(sub_i_i464_reg_617[19]),
        .R(1'b0));
  FDRE \sub_i_i464_reg_617_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(sub_i_i464_fu_279_p2[1]),
        .Q(sub_i_i464_reg_617[1]),
        .R(1'b0));
  FDRE \sub_i_i464_reg_617_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(sub_i_i464_fu_279_p2[20]),
        .Q(sub_i_i464_reg_617[20]),
        .R(1'b0));
  FDRE \sub_i_i464_reg_617_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(sub_i_i464_fu_279_p2[21]),
        .Q(sub_i_i464_reg_617[21]),
        .R(1'b0));
  FDRE \sub_i_i464_reg_617_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(sub_i_i464_fu_279_p2[22]),
        .Q(sub_i_i464_reg_617[22]),
        .R(1'b0));
  FDRE \sub_i_i464_reg_617_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(sub_i_i464_fu_279_p2[23]),
        .Q(sub_i_i464_reg_617[23]),
        .R(1'b0));
  FDRE \sub_i_i464_reg_617_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(sub_i_i464_fu_279_p2[24]),
        .Q(sub_i_i464_reg_617[24]),
        .R(1'b0));
  FDRE \sub_i_i464_reg_617_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(sub_i_i464_fu_279_p2[25]),
        .Q(sub_i_i464_reg_617[25]),
        .R(1'b0));
  FDRE \sub_i_i464_reg_617_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(sub_i_i464_fu_279_p2[26]),
        .Q(sub_i_i464_reg_617[26]),
        .R(1'b0));
  FDRE \sub_i_i464_reg_617_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(sub_i_i464_fu_279_p2[27]),
        .Q(sub_i_i464_reg_617[27]),
        .R(1'b0));
  FDRE \sub_i_i464_reg_617_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(sub_i_i464_fu_279_p2[28]),
        .Q(sub_i_i464_reg_617[28]),
        .R(1'b0));
  FDRE \sub_i_i464_reg_617_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(sub_i_i464_fu_279_p2[29]),
        .Q(sub_i_i464_reg_617[29]),
        .R(1'b0));
  FDRE \sub_i_i464_reg_617_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(sub_i_i464_fu_279_p2[2]),
        .Q(sub_i_i464_reg_617[2]),
        .R(1'b0));
  FDRE \sub_i_i464_reg_617_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(sub_i_i464_fu_279_p2[30]),
        .Q(sub_i_i464_reg_617[30]),
        .R(1'b0));
  FDRE \sub_i_i464_reg_617_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(sub_i_i464_fu_279_p2[31]),
        .Q(sub_i_i464_reg_617[31]),
        .R(1'b0));
  FDRE \sub_i_i464_reg_617_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(sub_i_i464_fu_279_p2[32]),
        .Q(sub_i_i464_reg_617[32]),
        .R(1'b0));
  FDRE \sub_i_i464_reg_617_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(sub_i_i464_fu_279_p2[3]),
        .Q(sub_i_i464_reg_617[3]),
        .R(1'b0));
  FDRE \sub_i_i464_reg_617_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(sub_i_i464_fu_279_p2[4]),
        .Q(sub_i_i464_reg_617[4]),
        .R(1'b0));
  FDRE \sub_i_i464_reg_617_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(sub_i_i464_fu_279_p2[5]),
        .Q(sub_i_i464_reg_617[5]),
        .R(1'b0));
  FDRE \sub_i_i464_reg_617_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(sub_i_i464_fu_279_p2[6]),
        .Q(sub_i_i464_reg_617[6]),
        .R(1'b0));
  FDRE \sub_i_i464_reg_617_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(sub_i_i464_fu_279_p2[7]),
        .Q(sub_i_i464_reg_617[7]),
        .R(1'b0));
  FDRE \sub_i_i464_reg_617_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(sub_i_i464_fu_279_p2[8]),
        .Q(sub_i_i464_reg_617[8]),
        .R(1'b0));
  FDRE \sub_i_i464_reg_617_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(sub_i_i464_fu_279_p2[9]),
        .Q(sub_i_i464_reg_617[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \x_V_1_reg_751[0]_i_1 
       (.I0(zext_ln1027_3_fu_472_p1[0]),
        .O(x_V_1_fu_481_p2[0]));
  FDRE \x_V_1_reg_751_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(x_V_1_fu_481_p2[0]),
        .Q(x_V_1_reg_751[0]),
        .R(1'b0));
  FDRE \x_V_1_reg_751_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(x_V_1_fu_481_p2[10]),
        .Q(x_V_1_reg_751[10]),
        .R(1'b0));
  FDRE \x_V_1_reg_751_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(x_V_1_fu_481_p2[11]),
        .Q(x_V_1_reg_751[11]),
        .R(1'b0));
  FDRE \x_V_1_reg_751_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(x_V_1_fu_481_p2[12]),
        .Q(x_V_1_reg_751[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_V_1_reg_751_reg[12]_i_1 
       (.CI(\x_V_1_reg_751_reg[8]_i_1_n_0 ),
        .CO({\x_V_1_reg_751_reg[12]_i_1_n_0 ,\x_V_1_reg_751_reg[12]_i_1_n_1 ,\x_V_1_reg_751_reg[12]_i_1_n_2 ,\x_V_1_reg_751_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_V_1_fu_481_p2[12:9]),
        .S(zext_ln1027_3_fu_472_p1[12:9]));
  FDRE \x_V_1_reg_751_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(x_V_1_fu_481_p2[13]),
        .Q(x_V_1_reg_751[13]),
        .R(1'b0));
  FDRE \x_V_1_reg_751_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(x_V_1_fu_481_p2[14]),
        .Q(x_V_1_reg_751[14]),
        .R(1'b0));
  FDRE \x_V_1_reg_751_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(x_V_1_fu_481_p2[15]),
        .Q(x_V_1_reg_751[15]),
        .R(1'b0));
  FDRE \x_V_1_reg_751_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(x_V_1_fu_481_p2[16]),
        .Q(x_V_1_reg_751[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_V_1_reg_751_reg[16]_i_1 
       (.CI(\x_V_1_reg_751_reg[12]_i_1_n_0 ),
        .CO({\x_V_1_reg_751_reg[16]_i_1_n_0 ,\x_V_1_reg_751_reg[16]_i_1_n_1 ,\x_V_1_reg_751_reg[16]_i_1_n_2 ,\x_V_1_reg_751_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_V_1_fu_481_p2[16:13]),
        .S(zext_ln1027_3_fu_472_p1[16:13]));
  FDRE \x_V_1_reg_751_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(x_V_1_fu_481_p2[17]),
        .Q(x_V_1_reg_751[17]),
        .R(1'b0));
  FDRE \x_V_1_reg_751_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(x_V_1_fu_481_p2[18]),
        .Q(x_V_1_reg_751[18]),
        .R(1'b0));
  FDRE \x_V_1_reg_751_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(x_V_1_fu_481_p2[19]),
        .Q(x_V_1_reg_751[19]),
        .R(1'b0));
  FDRE \x_V_1_reg_751_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(x_V_1_fu_481_p2[1]),
        .Q(x_V_1_reg_751[1]),
        .R(1'b0));
  FDRE \x_V_1_reg_751_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(x_V_1_fu_481_p2[20]),
        .Q(x_V_1_reg_751[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_V_1_reg_751_reg[20]_i_1 
       (.CI(\x_V_1_reg_751_reg[16]_i_1_n_0 ),
        .CO({\x_V_1_reg_751_reg[20]_i_1_n_0 ,\x_V_1_reg_751_reg[20]_i_1_n_1 ,\x_V_1_reg_751_reg[20]_i_1_n_2 ,\x_V_1_reg_751_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_V_1_fu_481_p2[20:17]),
        .S(zext_ln1027_3_fu_472_p1[20:17]));
  FDRE \x_V_1_reg_751_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(x_V_1_fu_481_p2[21]),
        .Q(x_V_1_reg_751[21]),
        .R(1'b0));
  FDRE \x_V_1_reg_751_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(x_V_1_fu_481_p2[22]),
        .Q(x_V_1_reg_751[22]),
        .R(1'b0));
  FDRE \x_V_1_reg_751_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(x_V_1_fu_481_p2[23]),
        .Q(x_V_1_reg_751[23]),
        .R(1'b0));
  FDRE \x_V_1_reg_751_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(x_V_1_fu_481_p2[24]),
        .Q(x_V_1_reg_751[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_V_1_reg_751_reg[24]_i_1 
       (.CI(\x_V_1_reg_751_reg[20]_i_1_n_0 ),
        .CO({\x_V_1_reg_751_reg[24]_i_1_n_0 ,\x_V_1_reg_751_reg[24]_i_1_n_1 ,\x_V_1_reg_751_reg[24]_i_1_n_2 ,\x_V_1_reg_751_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_V_1_fu_481_p2[24:21]),
        .S(zext_ln1027_3_fu_472_p1[24:21]));
  FDRE \x_V_1_reg_751_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(x_V_1_fu_481_p2[25]),
        .Q(x_V_1_reg_751[25]),
        .R(1'b0));
  FDRE \x_V_1_reg_751_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(x_V_1_fu_481_p2[26]),
        .Q(x_V_1_reg_751[26]),
        .R(1'b0));
  FDRE \x_V_1_reg_751_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(x_V_1_fu_481_p2[27]),
        .Q(x_V_1_reg_751[27]),
        .R(1'b0));
  FDRE \x_V_1_reg_751_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(x_V_1_fu_481_p2[28]),
        .Q(x_V_1_reg_751[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_V_1_reg_751_reg[28]_i_1 
       (.CI(\x_V_1_reg_751_reg[24]_i_1_n_0 ),
        .CO({\x_V_1_reg_751_reg[28]_i_1_n_0 ,\x_V_1_reg_751_reg[28]_i_1_n_1 ,\x_V_1_reg_751_reg[28]_i_1_n_2 ,\x_V_1_reg_751_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_V_1_fu_481_p2[28:25]),
        .S(zext_ln1027_3_fu_472_p1[28:25]));
  FDRE \x_V_1_reg_751_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(x_V_1_fu_481_p2[29]),
        .Q(x_V_1_reg_751[29]),
        .R(1'b0));
  FDRE \x_V_1_reg_751_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(x_V_1_fu_481_p2[2]),
        .Q(x_V_1_reg_751[2]),
        .R(1'b0));
  FDRE \x_V_1_reg_751_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(x_V_1_fu_481_p2[30]),
        .Q(x_V_1_reg_751[30]),
        .R(1'b0));
  FDRE \x_V_1_reg_751_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(x_V_1_fu_481_p2[31]),
        .Q(x_V_1_reg_751[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_V_1_reg_751_reg[31]_i_1 
       (.CI(\x_V_1_reg_751_reg[28]_i_1_n_0 ),
        .CO({\NLW_x_V_1_reg_751_reg[31]_i_1_CO_UNCONNECTED [3:2],\x_V_1_reg_751_reg[31]_i_1_n_2 ,\x_V_1_reg_751_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_V_1_reg_751_reg[31]_i_1_O_UNCONNECTED [3],x_V_1_fu_481_p2[31:29]}),
        .S({1'b0,zext_ln1027_3_fu_472_p1[31:29]}));
  FDRE \x_V_1_reg_751_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(x_V_1_fu_481_p2[3]),
        .Q(x_V_1_reg_751[3]),
        .R(1'b0));
  FDRE \x_V_1_reg_751_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(x_V_1_fu_481_p2[4]),
        .Q(x_V_1_reg_751[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_V_1_reg_751_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\x_V_1_reg_751_reg[4]_i_1_n_0 ,\x_V_1_reg_751_reg[4]_i_1_n_1 ,\x_V_1_reg_751_reg[4]_i_1_n_2 ,\x_V_1_reg_751_reg[4]_i_1_n_3 }),
        .CYINIT(zext_ln1027_3_fu_472_p1[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_V_1_fu_481_p2[4:1]),
        .S(zext_ln1027_3_fu_472_p1[4:1]));
  FDRE \x_V_1_reg_751_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(x_V_1_fu_481_p2[5]),
        .Q(x_V_1_reg_751[5]),
        .R(1'b0));
  FDRE \x_V_1_reg_751_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(x_V_1_fu_481_p2[6]),
        .Q(x_V_1_reg_751[6]),
        .R(1'b0));
  FDRE \x_V_1_reg_751_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(x_V_1_fu_481_p2[7]),
        .Q(x_V_1_reg_751[7]),
        .R(1'b0));
  FDRE \x_V_1_reg_751_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(x_V_1_fu_481_p2[8]),
        .Q(x_V_1_reg_751[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_V_1_reg_751_reg[8]_i_1 
       (.CI(\x_V_1_reg_751_reg[4]_i_1_n_0 ),
        .CO({\x_V_1_reg_751_reg[8]_i_1_n_0 ,\x_V_1_reg_751_reg[8]_i_1_n_1 ,\x_V_1_reg_751_reg[8]_i_1_n_2 ,\x_V_1_reg_751_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_V_1_fu_481_p2[8:5]),
        .S(zext_ln1027_3_fu_472_p1[8:5]));
  FDRE \x_V_1_reg_751_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(x_V_1_fu_481_p2[9]),
        .Q(x_V_1_reg_751[9]),
        .R(1'b0));
  FDRE \x_V_reg_203_reg[0] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_9),
        .D(x_V_1_reg_751[0]),
        .Q(zext_ln1027_3_fu_472_p1[0]),
        .R(x_V_reg_203));
  FDRE \x_V_reg_203_reg[10] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_9),
        .D(x_V_1_reg_751[10]),
        .Q(zext_ln1027_3_fu_472_p1[10]),
        .R(x_V_reg_203));
  FDRE \x_V_reg_203_reg[11] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_9),
        .D(x_V_1_reg_751[11]),
        .Q(zext_ln1027_3_fu_472_p1[11]),
        .R(x_V_reg_203));
  FDRE \x_V_reg_203_reg[12] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_9),
        .D(x_V_1_reg_751[12]),
        .Q(zext_ln1027_3_fu_472_p1[12]),
        .R(x_V_reg_203));
  FDRE \x_V_reg_203_reg[13] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_9),
        .D(x_V_1_reg_751[13]),
        .Q(zext_ln1027_3_fu_472_p1[13]),
        .R(x_V_reg_203));
  FDRE \x_V_reg_203_reg[14] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_9),
        .D(x_V_1_reg_751[14]),
        .Q(zext_ln1027_3_fu_472_p1[14]),
        .R(x_V_reg_203));
  FDRE \x_V_reg_203_reg[15] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_9),
        .D(x_V_1_reg_751[15]),
        .Q(zext_ln1027_3_fu_472_p1[15]),
        .R(x_V_reg_203));
  FDRE \x_V_reg_203_reg[16] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_9),
        .D(x_V_1_reg_751[16]),
        .Q(zext_ln1027_3_fu_472_p1[16]),
        .R(x_V_reg_203));
  FDRE \x_V_reg_203_reg[17] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_9),
        .D(x_V_1_reg_751[17]),
        .Q(zext_ln1027_3_fu_472_p1[17]),
        .R(x_V_reg_203));
  FDRE \x_V_reg_203_reg[18] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_9),
        .D(x_V_1_reg_751[18]),
        .Q(zext_ln1027_3_fu_472_p1[18]),
        .R(x_V_reg_203));
  FDRE \x_V_reg_203_reg[19] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_9),
        .D(x_V_1_reg_751[19]),
        .Q(zext_ln1027_3_fu_472_p1[19]),
        .R(x_V_reg_203));
  FDRE \x_V_reg_203_reg[1] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_9),
        .D(x_V_1_reg_751[1]),
        .Q(zext_ln1027_3_fu_472_p1[1]),
        .R(x_V_reg_203));
  FDRE \x_V_reg_203_reg[20] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_9),
        .D(x_V_1_reg_751[20]),
        .Q(zext_ln1027_3_fu_472_p1[20]),
        .R(x_V_reg_203));
  FDRE \x_V_reg_203_reg[21] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_9),
        .D(x_V_1_reg_751[21]),
        .Q(zext_ln1027_3_fu_472_p1[21]),
        .R(x_V_reg_203));
  FDRE \x_V_reg_203_reg[22] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_9),
        .D(x_V_1_reg_751[22]),
        .Q(zext_ln1027_3_fu_472_p1[22]),
        .R(x_V_reg_203));
  FDRE \x_V_reg_203_reg[23] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_9),
        .D(x_V_1_reg_751[23]),
        .Q(zext_ln1027_3_fu_472_p1[23]),
        .R(x_V_reg_203));
  FDRE \x_V_reg_203_reg[24] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_9),
        .D(x_V_1_reg_751[24]),
        .Q(zext_ln1027_3_fu_472_p1[24]),
        .R(x_V_reg_203));
  FDRE \x_V_reg_203_reg[25] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_9),
        .D(x_V_1_reg_751[25]),
        .Q(zext_ln1027_3_fu_472_p1[25]),
        .R(x_V_reg_203));
  FDRE \x_V_reg_203_reg[26] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_9),
        .D(x_V_1_reg_751[26]),
        .Q(zext_ln1027_3_fu_472_p1[26]),
        .R(x_V_reg_203));
  FDRE \x_V_reg_203_reg[27] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_9),
        .D(x_V_1_reg_751[27]),
        .Q(zext_ln1027_3_fu_472_p1[27]),
        .R(x_V_reg_203));
  FDRE \x_V_reg_203_reg[28] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_9),
        .D(x_V_1_reg_751[28]),
        .Q(zext_ln1027_3_fu_472_p1[28]),
        .R(x_V_reg_203));
  FDRE \x_V_reg_203_reg[29] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_9),
        .D(x_V_1_reg_751[29]),
        .Q(zext_ln1027_3_fu_472_p1[29]),
        .R(x_V_reg_203));
  FDRE \x_V_reg_203_reg[2] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_9),
        .D(x_V_1_reg_751[2]),
        .Q(zext_ln1027_3_fu_472_p1[2]),
        .R(x_V_reg_203));
  FDRE \x_V_reg_203_reg[30] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_9),
        .D(x_V_1_reg_751[30]),
        .Q(zext_ln1027_3_fu_472_p1[30]),
        .R(x_V_reg_203));
  FDRE \x_V_reg_203_reg[31] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_9),
        .D(x_V_1_reg_751[31]),
        .Q(zext_ln1027_3_fu_472_p1[31]),
        .R(x_V_reg_203));
  FDRE \x_V_reg_203_reg[3] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_9),
        .D(x_V_1_reg_751[3]),
        .Q(zext_ln1027_3_fu_472_p1[3]),
        .R(x_V_reg_203));
  FDRE \x_V_reg_203_reg[4] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_9),
        .D(x_V_1_reg_751[4]),
        .Q(zext_ln1027_3_fu_472_p1[4]),
        .R(x_V_reg_203));
  FDRE \x_V_reg_203_reg[5] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_9),
        .D(x_V_1_reg_751[5]),
        .Q(zext_ln1027_3_fu_472_p1[5]),
        .R(x_V_reg_203));
  FDRE \x_V_reg_203_reg[6] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_9),
        .D(x_V_1_reg_751[6]),
        .Q(zext_ln1027_3_fu_472_p1[6]),
        .R(x_V_reg_203));
  FDRE \x_V_reg_203_reg[7] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_9),
        .D(x_V_1_reg_751[7]),
        .Q(zext_ln1027_3_fu_472_p1[7]),
        .R(x_V_reg_203));
  FDRE \x_V_reg_203_reg[8] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_9),
        .D(x_V_1_reg_751[8]),
        .Q(zext_ln1027_3_fu_472_p1[8]),
        .R(x_V_reg_203));
  FDRE \x_V_reg_203_reg[9] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_9),
        .D(x_V_1_reg_751[9]),
        .Q(zext_ln1027_3_fu_472_p1[9]),
        .R(x_V_reg_203));
  LUT1 #(
    .INIT(2'h1)) 
    \y_V_fu_118[0]_i_1 
       (.I0(\select_ln1027_reg_697_reg_n_0_[0] ),
        .O(y_V_3_fu_487_p2[0]));
  FDRE \y_V_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(y_V_3_fu_487_p2[0]),
        .Q(y_V_fu_118[0]),
        .R(ap_NS_fsm10_out));
  FDRE \y_V_fu_118_reg[10] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(y_V_3_fu_487_p2[10]),
        .Q(y_V_fu_118[10]),
        .R(ap_NS_fsm10_out));
  FDRE \y_V_fu_118_reg[11] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(y_V_3_fu_487_p2[11]),
        .Q(y_V_fu_118[11]),
        .R(ap_NS_fsm10_out));
  FDRE \y_V_fu_118_reg[12] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(y_V_3_fu_487_p2[12]),
        .Q(y_V_fu_118[12]),
        .R(ap_NS_fsm10_out));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_V_fu_118_reg[12]_i_1 
       (.CI(\y_V_fu_118_reg[8]_i_1_n_0 ),
        .CO({\y_V_fu_118_reg[12]_i_1_n_0 ,\y_V_fu_118_reg[12]_i_1_n_1 ,\y_V_fu_118_reg[12]_i_1_n_2 ,\y_V_fu_118_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_V_3_fu_487_p2[12:9]),
        .S({\select_ln1027_reg_697_reg_n_0_[12] ,\select_ln1027_reg_697_reg_n_0_[11] ,\select_ln1027_reg_697_reg_n_0_[10] ,\select_ln1027_reg_697_reg_n_0_[9] }));
  FDRE \y_V_fu_118_reg[13] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(y_V_3_fu_487_p2[13]),
        .Q(y_V_fu_118[13]),
        .R(ap_NS_fsm10_out));
  FDRE \y_V_fu_118_reg[14] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(y_V_3_fu_487_p2[14]),
        .Q(y_V_fu_118[14]),
        .R(ap_NS_fsm10_out));
  FDRE \y_V_fu_118_reg[15] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(y_V_3_fu_487_p2[15]),
        .Q(y_V_fu_118[15]),
        .R(ap_NS_fsm10_out));
  FDRE \y_V_fu_118_reg[16] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(y_V_3_fu_487_p2[16]),
        .Q(y_V_fu_118[16]),
        .R(ap_NS_fsm10_out));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_V_fu_118_reg[16]_i_1 
       (.CI(\y_V_fu_118_reg[12]_i_1_n_0 ),
        .CO({\y_V_fu_118_reg[16]_i_1_n_0 ,\y_V_fu_118_reg[16]_i_1_n_1 ,\y_V_fu_118_reg[16]_i_1_n_2 ,\y_V_fu_118_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_V_3_fu_487_p2[16:13]),
        .S({\select_ln1027_reg_697_reg_n_0_[16] ,\select_ln1027_reg_697_reg_n_0_[15] ,\select_ln1027_reg_697_reg_n_0_[14] ,\select_ln1027_reg_697_reg_n_0_[13] }));
  FDRE \y_V_fu_118_reg[17] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(y_V_3_fu_487_p2[17]),
        .Q(y_V_fu_118[17]),
        .R(ap_NS_fsm10_out));
  FDRE \y_V_fu_118_reg[18] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(y_V_3_fu_487_p2[18]),
        .Q(y_V_fu_118[18]),
        .R(ap_NS_fsm10_out));
  FDRE \y_V_fu_118_reg[19] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(y_V_3_fu_487_p2[19]),
        .Q(y_V_fu_118[19]),
        .R(ap_NS_fsm10_out));
  FDRE \y_V_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(y_V_3_fu_487_p2[1]),
        .Q(y_V_fu_118[1]),
        .R(ap_NS_fsm10_out));
  FDRE \y_V_fu_118_reg[20] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(y_V_3_fu_487_p2[20]),
        .Q(y_V_fu_118[20]),
        .R(ap_NS_fsm10_out));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_V_fu_118_reg[20]_i_1 
       (.CI(\y_V_fu_118_reg[16]_i_1_n_0 ),
        .CO({\y_V_fu_118_reg[20]_i_1_n_0 ,\y_V_fu_118_reg[20]_i_1_n_1 ,\y_V_fu_118_reg[20]_i_1_n_2 ,\y_V_fu_118_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_V_3_fu_487_p2[20:17]),
        .S({\select_ln1027_reg_697_reg_n_0_[20] ,\select_ln1027_reg_697_reg_n_0_[19] ,\select_ln1027_reg_697_reg_n_0_[18] ,\select_ln1027_reg_697_reg_n_0_[17] }));
  FDRE \y_V_fu_118_reg[21] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(y_V_3_fu_487_p2[21]),
        .Q(y_V_fu_118[21]),
        .R(ap_NS_fsm10_out));
  FDRE \y_V_fu_118_reg[22] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(y_V_3_fu_487_p2[22]),
        .Q(y_V_fu_118[22]),
        .R(ap_NS_fsm10_out));
  FDRE \y_V_fu_118_reg[23] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(y_V_3_fu_487_p2[23]),
        .Q(y_V_fu_118[23]),
        .R(ap_NS_fsm10_out));
  FDRE \y_V_fu_118_reg[24] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(y_V_3_fu_487_p2[24]),
        .Q(y_V_fu_118[24]),
        .R(ap_NS_fsm10_out));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_V_fu_118_reg[24]_i_1 
       (.CI(\y_V_fu_118_reg[20]_i_1_n_0 ),
        .CO({\y_V_fu_118_reg[24]_i_1_n_0 ,\y_V_fu_118_reg[24]_i_1_n_1 ,\y_V_fu_118_reg[24]_i_1_n_2 ,\y_V_fu_118_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_V_3_fu_487_p2[24:21]),
        .S({\select_ln1027_reg_697_reg_n_0_[24] ,\select_ln1027_reg_697_reg_n_0_[23] ,\select_ln1027_reg_697_reg_n_0_[22] ,\select_ln1027_reg_697_reg_n_0_[21] }));
  FDRE \y_V_fu_118_reg[25] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(y_V_3_fu_487_p2[25]),
        .Q(y_V_fu_118[25]),
        .R(ap_NS_fsm10_out));
  FDRE \y_V_fu_118_reg[26] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(y_V_3_fu_487_p2[26]),
        .Q(y_V_fu_118[26]),
        .R(ap_NS_fsm10_out));
  FDRE \y_V_fu_118_reg[27] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(y_V_3_fu_487_p2[27]),
        .Q(y_V_fu_118[27]),
        .R(ap_NS_fsm10_out));
  FDRE \y_V_fu_118_reg[28] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(y_V_3_fu_487_p2[28]),
        .Q(y_V_fu_118[28]),
        .R(ap_NS_fsm10_out));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_V_fu_118_reg[28]_i_1 
       (.CI(\y_V_fu_118_reg[24]_i_1_n_0 ),
        .CO({\y_V_fu_118_reg[28]_i_1_n_0 ,\y_V_fu_118_reg[28]_i_1_n_1 ,\y_V_fu_118_reg[28]_i_1_n_2 ,\y_V_fu_118_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_V_3_fu_487_p2[28:25]),
        .S({\select_ln1027_reg_697_reg_n_0_[28] ,\select_ln1027_reg_697_reg_n_0_[27] ,\select_ln1027_reg_697_reg_n_0_[26] ,\select_ln1027_reg_697_reg_n_0_[25] }));
  FDRE \y_V_fu_118_reg[29] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(y_V_3_fu_487_p2[29]),
        .Q(y_V_fu_118[29]),
        .R(ap_NS_fsm10_out));
  FDRE \y_V_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(y_V_3_fu_487_p2[2]),
        .Q(y_V_fu_118[2]),
        .R(ap_NS_fsm10_out));
  FDRE \y_V_fu_118_reg[30] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(y_V_3_fu_487_p2[30]),
        .Q(y_V_fu_118[30]),
        .R(ap_NS_fsm10_out));
  FDRE \y_V_fu_118_reg[31] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(y_V_3_fu_487_p2[31]),
        .Q(y_V_fu_118[31]),
        .R(ap_NS_fsm10_out));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_V_fu_118_reg[31]_i_1 
       (.CI(\y_V_fu_118_reg[28]_i_1_n_0 ),
        .CO({\NLW_y_V_fu_118_reg[31]_i_1_CO_UNCONNECTED [3:2],\y_V_fu_118_reg[31]_i_1_n_2 ,\y_V_fu_118_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_V_fu_118_reg[31]_i_1_O_UNCONNECTED [3],y_V_3_fu_487_p2[31:29]}),
        .S({1'b0,\select_ln1027_reg_697_reg_n_0_[31] ,\select_ln1027_reg_697_reg_n_0_[30] ,\select_ln1027_reg_697_reg_n_0_[29] }));
  FDRE \y_V_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(y_V_3_fu_487_p2[3]),
        .Q(y_V_fu_118[3]),
        .R(ap_NS_fsm10_out));
  FDRE \y_V_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(y_V_3_fu_487_p2[4]),
        .Q(y_V_fu_118[4]),
        .R(ap_NS_fsm10_out));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_V_fu_118_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\y_V_fu_118_reg[4]_i_1_n_0 ,\y_V_fu_118_reg[4]_i_1_n_1 ,\y_V_fu_118_reg[4]_i_1_n_2 ,\y_V_fu_118_reg[4]_i_1_n_3 }),
        .CYINIT(\select_ln1027_reg_697_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_V_3_fu_487_p2[4:1]),
        .S({\select_ln1027_reg_697_reg_n_0_[4] ,\select_ln1027_reg_697_reg_n_0_[3] ,\select_ln1027_reg_697_reg_n_0_[2] ,\select_ln1027_reg_697_reg_n_0_[1] }));
  FDRE \y_V_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(y_V_3_fu_487_p2[5]),
        .Q(y_V_fu_118[5]),
        .R(ap_NS_fsm10_out));
  FDRE \y_V_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(y_V_3_fu_487_p2[6]),
        .Q(y_V_fu_118[6]),
        .R(ap_NS_fsm10_out));
  FDRE \y_V_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(y_V_3_fu_487_p2[7]),
        .Q(y_V_fu_118[7]),
        .R(ap_NS_fsm10_out));
  FDRE \y_V_fu_118_reg[8] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(y_V_3_fu_487_p2[8]),
        .Q(y_V_fu_118[8]),
        .R(ap_NS_fsm10_out));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_V_fu_118_reg[8]_i_1 
       (.CI(\y_V_fu_118_reg[4]_i_1_n_0 ),
        .CO({\y_V_fu_118_reg[8]_i_1_n_0 ,\y_V_fu_118_reg[8]_i_1_n_1 ,\y_V_fu_118_reg[8]_i_1_n_2 ,\y_V_fu_118_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_V_3_fu_487_p2[8:5]),
        .S({\select_ln1027_reg_697_reg_n_0_[8] ,\select_ln1027_reg_697_reg_n_0_[7] ,\select_ln1027_reg_697_reg_n_0_[6] ,\select_ln1027_reg_697_reg_n_0_[5] }));
  FDRE \y_V_fu_118_reg[9] 
       (.C(ap_clk),
        .CE(\indvar_flatten81_fu_126[64]_i_2_n_0 ),
        .D(y_V_3_fu_487_p2[9]),
        .Q(y_V_fu_118[9]),
        .R(ap_NS_fsm10_out));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6
   (ap_enable_reg_pp0_iter6,
    ap_enable_reg_pp0_iter7,
    grp_fu_443_p_ce,
    din,
    grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_RREADY,
    in,
    grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_ARVALID,
    ready_for_outstanding,
    gmem_RREADY,
    grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_ap_start_reg_reg,
    din0,
    din1,
    A,
    \iChannel_V_fu_124_reg[16]_0 ,
    B,
    \inputHeight_cast9_cast_reg_797_reg[16]_0 ,
    ap_enable_reg_pp0_iter0_reg_reg_0,
    E,
    SR,
    ap_clk,
    Q,
    D,
    tmp_product__0,
    p_tmp_reg,
    tmp_product__1,
    p_tmp_reg__0,
    dout,
    \tmp3_cast_mid144_cast_reg_780_reg[31]_0 ,
    ap_rst_n,
    \ap_CS_fsm_reg[1]_0 ,
    gmem_ARREADY,
    gmem_RVALID,
    ap_enable_reg_pp0_iter0_reg_reg_1,
    icmp_ln1027,
    \icmp_ln1027_1_reg_823_reg[0]_0 ,
    \icmp_ln1027_2_reg_837_reg[0]_0 ,
    \convWidth_cast_cast_reg_785_reg[31]_0 ,
    buff0_reg__0,
    ready_for_outstanding_reg,
    CO,
    I_WREADY,
    tmp_product,
    p_tmp_reg_0,
    p_tmp_reg_1,
    gmem_ARVALID2,
    \x_V_cast13_cast_reg_770_reg[31]_0 ,
    \inputHeight_cast9_cast_reg_797_reg[31]_0 ,
    \empty_36_reg_882_reg[61]_0 ,
    \sext_ln39_mid2_v_reg_950_reg[61]_0 ,
    \gmem_addr_reg_939_reg[61]_i_4_0 );
  output ap_enable_reg_pp0_iter6;
  output ap_enable_reg_pp0_iter7;
  output grp_fu_443_p_ce;
  output [31:0]din;
  output grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_RREADY;
  output [61:0]in;
  output grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_ARVALID;
  output ready_for_outstanding;
  output gmem_RREADY;
  output [1:0]grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_ap_start_reg_reg;
  output [31:0]din0;
  output [31:0]din1;
  output [14:0]A;
  output [16:0]\iChannel_V_fu_124_reg[16]_0 ;
  output [14:0]B;
  output [16:0]\inputHeight_cast9_cast_reg_797_reg[16]_0 ;
  output ap_enable_reg_pp0_iter0_reg_reg_0;
  output [0:0]E;
  input [0:0]SR;
  input ap_clk;
  input [4:0]Q;
  input [31:0]D;
  input [31:0]tmp_product__0;
  input [45:0]p_tmp_reg;
  input [15:0]tmp_product__1;
  input [31:0]p_tmp_reg__0;
  input [32:0]dout;
  input [31:0]\tmp3_cast_mid144_cast_reg_780_reg[31]_0 ;
  input ap_rst_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input gmem_ARREADY;
  input gmem_RVALID;
  input ap_enable_reg_pp0_iter0_reg_reg_1;
  input icmp_ln1027;
  input [95:0]\icmp_ln1027_1_reg_823_reg[0]_0 ;
  input [63:0]\icmp_ln1027_2_reg_837_reg[0]_0 ;
  input [31:0]\convWidth_cast_cast_reg_785_reg[31]_0 ;
  input [61:0]buff0_reg__0;
  input ready_for_outstanding_reg;
  input [0:0]CO;
  input I_WREADY;
  input [31:0]tmp_product;
  input [31:0]p_tmp_reg_0;
  input [31:0]p_tmp_reg_1;
  input gmem_ARVALID2;
  input [31:0]\x_V_cast13_cast_reg_770_reg[31]_0 ;
  input [31:0]\inputHeight_cast9_cast_reg_797_reg[31]_0 ;
  input [61:0]\empty_36_reg_882_reg[61]_0 ;
  input [62:0]\sext_ln39_mid2_v_reg_950_reg[61]_0 ;
  input [62:0]\gmem_addr_reg_939_reg[61]_i_4_0 ;

  wire [14:0]A;
  wire [14:0]B;
  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]E;
  wire I_WREADY;
  wire [4:0]Q;
  wire RESIZE0;
  wire [0:0]SR;
  wire acc_fu_10802_out;
  wire \acc_fu_108[0]_i_3_n_0 ;
  wire \acc_fu_108[0]_i_4_n_0 ;
  wire \acc_fu_108[0]_i_5_n_0 ;
  wire \acc_fu_108[0]_i_6_n_0 ;
  wire \acc_fu_108[12]_i_2_n_0 ;
  wire \acc_fu_108[12]_i_3_n_0 ;
  wire \acc_fu_108[12]_i_4_n_0 ;
  wire \acc_fu_108[12]_i_5_n_0 ;
  wire \acc_fu_108[16]_i_2_n_0 ;
  wire \acc_fu_108[16]_i_3_n_0 ;
  wire \acc_fu_108[16]_i_4_n_0 ;
  wire \acc_fu_108[16]_i_5_n_0 ;
  wire \acc_fu_108[20]_i_2_n_0 ;
  wire \acc_fu_108[20]_i_3_n_0 ;
  wire \acc_fu_108[20]_i_4_n_0 ;
  wire \acc_fu_108[20]_i_5_n_0 ;
  wire \acc_fu_108[24]_i_2_n_0 ;
  wire \acc_fu_108[24]_i_3_n_0 ;
  wire \acc_fu_108[24]_i_4_n_0 ;
  wire \acc_fu_108[24]_i_5_n_0 ;
  wire \acc_fu_108[28]_i_2_n_0 ;
  wire \acc_fu_108[28]_i_3_n_0 ;
  wire \acc_fu_108[28]_i_4_n_0 ;
  wire \acc_fu_108[28]_i_5_n_0 ;
  wire \acc_fu_108[4]_i_2_n_0 ;
  wire \acc_fu_108[4]_i_3_n_0 ;
  wire \acc_fu_108[4]_i_4_n_0 ;
  wire \acc_fu_108[4]_i_5_n_0 ;
  wire \acc_fu_108[8]_i_2_n_0 ;
  wire \acc_fu_108[8]_i_3_n_0 ;
  wire \acc_fu_108[8]_i_4_n_0 ;
  wire \acc_fu_108[8]_i_5_n_0 ;
  wire \acc_fu_108_reg[0]_i_2_n_0 ;
  wire \acc_fu_108_reg[0]_i_2_n_1 ;
  wire \acc_fu_108_reg[0]_i_2_n_2 ;
  wire \acc_fu_108_reg[0]_i_2_n_3 ;
  wire \acc_fu_108_reg[0]_i_2_n_4 ;
  wire \acc_fu_108_reg[0]_i_2_n_5 ;
  wire \acc_fu_108_reg[0]_i_2_n_6 ;
  wire \acc_fu_108_reg[0]_i_2_n_7 ;
  wire \acc_fu_108_reg[12]_i_1_n_0 ;
  wire \acc_fu_108_reg[12]_i_1_n_1 ;
  wire \acc_fu_108_reg[12]_i_1_n_2 ;
  wire \acc_fu_108_reg[12]_i_1_n_3 ;
  wire \acc_fu_108_reg[12]_i_1_n_4 ;
  wire \acc_fu_108_reg[12]_i_1_n_5 ;
  wire \acc_fu_108_reg[12]_i_1_n_6 ;
  wire \acc_fu_108_reg[12]_i_1_n_7 ;
  wire \acc_fu_108_reg[16]_i_1_n_0 ;
  wire \acc_fu_108_reg[16]_i_1_n_1 ;
  wire \acc_fu_108_reg[16]_i_1_n_2 ;
  wire \acc_fu_108_reg[16]_i_1_n_3 ;
  wire \acc_fu_108_reg[16]_i_1_n_4 ;
  wire \acc_fu_108_reg[16]_i_1_n_5 ;
  wire \acc_fu_108_reg[16]_i_1_n_6 ;
  wire \acc_fu_108_reg[16]_i_1_n_7 ;
  wire \acc_fu_108_reg[20]_i_1_n_0 ;
  wire \acc_fu_108_reg[20]_i_1_n_1 ;
  wire \acc_fu_108_reg[20]_i_1_n_2 ;
  wire \acc_fu_108_reg[20]_i_1_n_3 ;
  wire \acc_fu_108_reg[20]_i_1_n_4 ;
  wire \acc_fu_108_reg[20]_i_1_n_5 ;
  wire \acc_fu_108_reg[20]_i_1_n_6 ;
  wire \acc_fu_108_reg[20]_i_1_n_7 ;
  wire \acc_fu_108_reg[24]_i_1_n_0 ;
  wire \acc_fu_108_reg[24]_i_1_n_1 ;
  wire \acc_fu_108_reg[24]_i_1_n_2 ;
  wire \acc_fu_108_reg[24]_i_1_n_3 ;
  wire \acc_fu_108_reg[24]_i_1_n_4 ;
  wire \acc_fu_108_reg[24]_i_1_n_5 ;
  wire \acc_fu_108_reg[24]_i_1_n_6 ;
  wire \acc_fu_108_reg[24]_i_1_n_7 ;
  wire \acc_fu_108_reg[28]_i_1_n_1 ;
  wire \acc_fu_108_reg[28]_i_1_n_2 ;
  wire \acc_fu_108_reg[28]_i_1_n_3 ;
  wire \acc_fu_108_reg[28]_i_1_n_4 ;
  wire \acc_fu_108_reg[28]_i_1_n_5 ;
  wire \acc_fu_108_reg[28]_i_1_n_6 ;
  wire \acc_fu_108_reg[28]_i_1_n_7 ;
  wire \acc_fu_108_reg[4]_i_1_n_0 ;
  wire \acc_fu_108_reg[4]_i_1_n_1 ;
  wire \acc_fu_108_reg[4]_i_1_n_2 ;
  wire \acc_fu_108_reg[4]_i_1_n_3 ;
  wire \acc_fu_108_reg[4]_i_1_n_4 ;
  wire \acc_fu_108_reg[4]_i_1_n_5 ;
  wire \acc_fu_108_reg[4]_i_1_n_6 ;
  wire \acc_fu_108_reg[4]_i_1_n_7 ;
  wire \acc_fu_108_reg[8]_i_1_n_0 ;
  wire \acc_fu_108_reg[8]_i_1_n_1 ;
  wire \acc_fu_108_reg[8]_i_1_n_2 ;
  wire \acc_fu_108_reg[8]_i_1_n_3 ;
  wire \acc_fu_108_reg[8]_i_1_n_4 ;
  wire \acc_fu_108_reg[8]_i_1_n_5 ;
  wire \acc_fu_108_reg[8]_i_1_n_6 ;
  wire \acc_fu_108_reg[8]_i_1_n_7 ;
  wire [61:0]add_ln1027_3_fu_599_p2;
  wire [63:2]add_ln1027_4_fu_611_p2;
  wire [63:1]add_ln1027_5_fu_445_p2;
  wire [95:0]add_ln1027_fu_398_p2;
  wire [61:0]add_ln42_fu_587_p2;
  wire [61:0]add_ln43_fu_632_p2;
  wire [31:0]add_ln840_1_fu_387_p2;
  wire [31:0]add_ln840_1_reg_869;
  wire [31:0]add_ln840_2_fu_439_p2;
  wire [31:1]add_ln840_fu_352_p2;
  wire \ap_CS_fsm[0]_i_1_n_0 ;
  wire \ap_CS_fsm[1]_i_1_n_0 ;
  wire \ap_CS_fsm[1]_i_3_n_0 ;
  wire \ap_CS_fsm[1]_i_4_n_0 ;
  wire \ap_CS_fsm[1]_i_5_n_0 ;
  wire \ap_CS_fsm[1]_i_6_n_0 ;
  wire \ap_CS_fsm[1]_i_7_n_0 ;
  wire ap_CS_fsm_pp0_stage1;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_clk;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg_0;
  wire ap_enable_reg_pp0_iter0_reg_reg_1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter10_reg_n_0;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready_pp0_iter10_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_exit_ready_pp0_iter4_reg;
  wire ap_loop_exit_ready_pp0_iter5_reg;
  wire ap_loop_exit_ready_pp0_iter6_reg;
  wire ap_loop_exit_ready_pp0_iter7_reg;
  wire ap_loop_exit_ready_pp0_iter8_reg;
  wire ap_loop_exit_ready_pp0_iter9_reg;
  wire ap_rst_n;
  wire [61:0]buff0_reg__0;
  wire [61:0]buff2;
  wire [31:0]\convWidth_cast_cast_reg_785_reg[31]_0 ;
  wire [31:0]cy_V_1_reg_803;
  wire cy_V_fu_116;
  wire cy_V_fu_1161;
  wire [31:0]din;
  wire [31:0]din0;
  wire [31:0]din1;
  wire [32:0]dout;
  wire dout_vld_i_3_n_0;
  wire [61:0]empty_36_reg_882;
  wire [61:0]\empty_36_reg_882_reg[61]_0 ;
  wire [61:0]empty_reg_876;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ;
  wire [31:0]filterValue_reg_961;
  wire flow_control_loop_pipe_sequential_init_U_n_0;
  wire flow_control_loop_pipe_sequential_init_U_n_1;
  wire flow_control_loop_pipe_sequential_init_U_n_2;
  wire gmem_ARREADY;
  wire gmem_ARVALID2;
  wire gmem_RREADY;
  wire gmem_RVALID;
  wire [61:0]gmem_addr_1_reg_955;
  wire \gmem_addr_1_reg_955[11]_i_2_n_0 ;
  wire \gmem_addr_1_reg_955[11]_i_3_n_0 ;
  wire \gmem_addr_1_reg_955[11]_i_4_n_0 ;
  wire \gmem_addr_1_reg_955[11]_i_5_n_0 ;
  wire \gmem_addr_1_reg_955[15]_i_2_n_0 ;
  wire \gmem_addr_1_reg_955[15]_i_3_n_0 ;
  wire \gmem_addr_1_reg_955[15]_i_4_n_0 ;
  wire \gmem_addr_1_reg_955[15]_i_5_n_0 ;
  wire \gmem_addr_1_reg_955[19]_i_2_n_0 ;
  wire \gmem_addr_1_reg_955[19]_i_3_n_0 ;
  wire \gmem_addr_1_reg_955[19]_i_4_n_0 ;
  wire \gmem_addr_1_reg_955[19]_i_5_n_0 ;
  wire \gmem_addr_1_reg_955[23]_i_2_n_0 ;
  wire \gmem_addr_1_reg_955[23]_i_3_n_0 ;
  wire \gmem_addr_1_reg_955[23]_i_4_n_0 ;
  wire \gmem_addr_1_reg_955[23]_i_5_n_0 ;
  wire \gmem_addr_1_reg_955[27]_i_2_n_0 ;
  wire \gmem_addr_1_reg_955[27]_i_3_n_0 ;
  wire \gmem_addr_1_reg_955[27]_i_4_n_0 ;
  wire \gmem_addr_1_reg_955[27]_i_5_n_0 ;
  wire \gmem_addr_1_reg_955[31]_i_2_n_0 ;
  wire \gmem_addr_1_reg_955[31]_i_3_n_0 ;
  wire \gmem_addr_1_reg_955[31]_i_4_n_0 ;
  wire \gmem_addr_1_reg_955[31]_i_5_n_0 ;
  wire \gmem_addr_1_reg_955[3]_i_2_n_0 ;
  wire \gmem_addr_1_reg_955[3]_i_3_n_0 ;
  wire \gmem_addr_1_reg_955[3]_i_4_n_0 ;
  wire \gmem_addr_1_reg_955[3]_i_5_n_0 ;
  wire \gmem_addr_1_reg_955[7]_i_2_n_0 ;
  wire \gmem_addr_1_reg_955[7]_i_3_n_0 ;
  wire \gmem_addr_1_reg_955[7]_i_4_n_0 ;
  wire \gmem_addr_1_reg_955[7]_i_5_n_0 ;
  wire \gmem_addr_1_reg_955_reg[11]_i_1_n_0 ;
  wire \gmem_addr_1_reg_955_reg[11]_i_1_n_1 ;
  wire \gmem_addr_1_reg_955_reg[11]_i_1_n_2 ;
  wire \gmem_addr_1_reg_955_reg[11]_i_1_n_3 ;
  wire \gmem_addr_1_reg_955_reg[15]_i_1_n_0 ;
  wire \gmem_addr_1_reg_955_reg[15]_i_1_n_1 ;
  wire \gmem_addr_1_reg_955_reg[15]_i_1_n_2 ;
  wire \gmem_addr_1_reg_955_reg[15]_i_1_n_3 ;
  wire \gmem_addr_1_reg_955_reg[19]_i_1_n_0 ;
  wire \gmem_addr_1_reg_955_reg[19]_i_1_n_1 ;
  wire \gmem_addr_1_reg_955_reg[19]_i_1_n_2 ;
  wire \gmem_addr_1_reg_955_reg[19]_i_1_n_3 ;
  wire \gmem_addr_1_reg_955_reg[23]_i_1_n_0 ;
  wire \gmem_addr_1_reg_955_reg[23]_i_1_n_1 ;
  wire \gmem_addr_1_reg_955_reg[23]_i_1_n_2 ;
  wire \gmem_addr_1_reg_955_reg[23]_i_1_n_3 ;
  wire \gmem_addr_1_reg_955_reg[27]_i_1_n_0 ;
  wire \gmem_addr_1_reg_955_reg[27]_i_1_n_1 ;
  wire \gmem_addr_1_reg_955_reg[27]_i_1_n_2 ;
  wire \gmem_addr_1_reg_955_reg[27]_i_1_n_3 ;
  wire \gmem_addr_1_reg_955_reg[31]_i_1_n_0 ;
  wire \gmem_addr_1_reg_955_reg[31]_i_1_n_1 ;
  wire \gmem_addr_1_reg_955_reg[31]_i_1_n_2 ;
  wire \gmem_addr_1_reg_955_reg[31]_i_1_n_3 ;
  wire \gmem_addr_1_reg_955_reg[35]_i_1_n_0 ;
  wire \gmem_addr_1_reg_955_reg[35]_i_1_n_1 ;
  wire \gmem_addr_1_reg_955_reg[35]_i_1_n_2 ;
  wire \gmem_addr_1_reg_955_reg[35]_i_1_n_3 ;
  wire \gmem_addr_1_reg_955_reg[39]_i_1_n_0 ;
  wire \gmem_addr_1_reg_955_reg[39]_i_1_n_1 ;
  wire \gmem_addr_1_reg_955_reg[39]_i_1_n_2 ;
  wire \gmem_addr_1_reg_955_reg[39]_i_1_n_3 ;
  wire \gmem_addr_1_reg_955_reg[3]_i_1_n_0 ;
  wire \gmem_addr_1_reg_955_reg[3]_i_1_n_1 ;
  wire \gmem_addr_1_reg_955_reg[3]_i_1_n_2 ;
  wire \gmem_addr_1_reg_955_reg[3]_i_1_n_3 ;
  wire \gmem_addr_1_reg_955_reg[43]_i_1_n_0 ;
  wire \gmem_addr_1_reg_955_reg[43]_i_1_n_1 ;
  wire \gmem_addr_1_reg_955_reg[43]_i_1_n_2 ;
  wire \gmem_addr_1_reg_955_reg[43]_i_1_n_3 ;
  wire \gmem_addr_1_reg_955_reg[47]_i_1_n_0 ;
  wire \gmem_addr_1_reg_955_reg[47]_i_1_n_1 ;
  wire \gmem_addr_1_reg_955_reg[47]_i_1_n_2 ;
  wire \gmem_addr_1_reg_955_reg[47]_i_1_n_3 ;
  wire \gmem_addr_1_reg_955_reg[51]_i_1_n_0 ;
  wire \gmem_addr_1_reg_955_reg[51]_i_1_n_1 ;
  wire \gmem_addr_1_reg_955_reg[51]_i_1_n_2 ;
  wire \gmem_addr_1_reg_955_reg[51]_i_1_n_3 ;
  wire \gmem_addr_1_reg_955_reg[55]_i_1_n_0 ;
  wire \gmem_addr_1_reg_955_reg[55]_i_1_n_1 ;
  wire \gmem_addr_1_reg_955_reg[55]_i_1_n_2 ;
  wire \gmem_addr_1_reg_955_reg[55]_i_1_n_3 ;
  wire \gmem_addr_1_reg_955_reg[59]_i_1_n_0 ;
  wire \gmem_addr_1_reg_955_reg[59]_i_1_n_1 ;
  wire \gmem_addr_1_reg_955_reg[59]_i_1_n_2 ;
  wire \gmem_addr_1_reg_955_reg[59]_i_1_n_3 ;
  wire \gmem_addr_1_reg_955_reg[61]_i_1_n_3 ;
  wire \gmem_addr_1_reg_955_reg[7]_i_1_n_0 ;
  wire \gmem_addr_1_reg_955_reg[7]_i_1_n_1 ;
  wire \gmem_addr_1_reg_955_reg[7]_i_1_n_2 ;
  wire \gmem_addr_1_reg_955_reg[7]_i_1_n_3 ;
  wire [61:0]gmem_addr_reg_939;
  wire \gmem_addr_reg_939[11]_i_10_n_0 ;
  wire \gmem_addr_reg_939[11]_i_2_n_0 ;
  wire \gmem_addr_reg_939[11]_i_3_n_0 ;
  wire \gmem_addr_reg_939[11]_i_4_n_0 ;
  wire \gmem_addr_reg_939[11]_i_5_n_0 ;
  wire \gmem_addr_reg_939[11]_i_7_n_0 ;
  wire \gmem_addr_reg_939[11]_i_8_n_0 ;
  wire \gmem_addr_reg_939[11]_i_9_n_0 ;
  wire \gmem_addr_reg_939[15]_i_10_n_0 ;
  wire \gmem_addr_reg_939[15]_i_2_n_0 ;
  wire \gmem_addr_reg_939[15]_i_3_n_0 ;
  wire \gmem_addr_reg_939[15]_i_4_n_0 ;
  wire \gmem_addr_reg_939[15]_i_5_n_0 ;
  wire \gmem_addr_reg_939[15]_i_7_n_0 ;
  wire \gmem_addr_reg_939[15]_i_8_n_0 ;
  wire \gmem_addr_reg_939[15]_i_9_n_0 ;
  wire \gmem_addr_reg_939[19]_i_10_n_0 ;
  wire \gmem_addr_reg_939[19]_i_2_n_0 ;
  wire \gmem_addr_reg_939[19]_i_3_n_0 ;
  wire \gmem_addr_reg_939[19]_i_4_n_0 ;
  wire \gmem_addr_reg_939[19]_i_5_n_0 ;
  wire \gmem_addr_reg_939[19]_i_7_n_0 ;
  wire \gmem_addr_reg_939[19]_i_8_n_0 ;
  wire \gmem_addr_reg_939[19]_i_9_n_0 ;
  wire \gmem_addr_reg_939[23]_i_10_n_0 ;
  wire \gmem_addr_reg_939[23]_i_2_n_0 ;
  wire \gmem_addr_reg_939[23]_i_3_n_0 ;
  wire \gmem_addr_reg_939[23]_i_4_n_0 ;
  wire \gmem_addr_reg_939[23]_i_5_n_0 ;
  wire \gmem_addr_reg_939[23]_i_7_n_0 ;
  wire \gmem_addr_reg_939[23]_i_8_n_0 ;
  wire \gmem_addr_reg_939[23]_i_9_n_0 ;
  wire \gmem_addr_reg_939[27]_i_10_n_0 ;
  wire \gmem_addr_reg_939[27]_i_2_n_0 ;
  wire \gmem_addr_reg_939[27]_i_3_n_0 ;
  wire \gmem_addr_reg_939[27]_i_4_n_0 ;
  wire \gmem_addr_reg_939[27]_i_5_n_0 ;
  wire \gmem_addr_reg_939[27]_i_7_n_0 ;
  wire \gmem_addr_reg_939[27]_i_8_n_0 ;
  wire \gmem_addr_reg_939[27]_i_9_n_0 ;
  wire \gmem_addr_reg_939[31]_i_10_n_0 ;
  wire \gmem_addr_reg_939[31]_i_2_n_0 ;
  wire \gmem_addr_reg_939[31]_i_3_n_0 ;
  wire \gmem_addr_reg_939[31]_i_4_n_0 ;
  wire \gmem_addr_reg_939[31]_i_5_n_0 ;
  wire \gmem_addr_reg_939[31]_i_7_n_0 ;
  wire \gmem_addr_reg_939[31]_i_8_n_0 ;
  wire \gmem_addr_reg_939[31]_i_9_n_0 ;
  wire \gmem_addr_reg_939[35]_i_10_n_0 ;
  wire \gmem_addr_reg_939[35]_i_2_n_0 ;
  wire \gmem_addr_reg_939[35]_i_3_n_0 ;
  wire \gmem_addr_reg_939[35]_i_4_n_0 ;
  wire \gmem_addr_reg_939[35]_i_5_n_0 ;
  wire \gmem_addr_reg_939[35]_i_7_n_0 ;
  wire \gmem_addr_reg_939[35]_i_8_n_0 ;
  wire \gmem_addr_reg_939[35]_i_9_n_0 ;
  wire \gmem_addr_reg_939[39]_i_10_n_0 ;
  wire \gmem_addr_reg_939[39]_i_2_n_0 ;
  wire \gmem_addr_reg_939[39]_i_3_n_0 ;
  wire \gmem_addr_reg_939[39]_i_4_n_0 ;
  wire \gmem_addr_reg_939[39]_i_5_n_0 ;
  wire \gmem_addr_reg_939[39]_i_7_n_0 ;
  wire \gmem_addr_reg_939[39]_i_8_n_0 ;
  wire \gmem_addr_reg_939[39]_i_9_n_0 ;
  wire \gmem_addr_reg_939[3]_i_2_n_0 ;
  wire \gmem_addr_reg_939[3]_i_3_n_0 ;
  wire \gmem_addr_reg_939[3]_i_4_n_0 ;
  wire \gmem_addr_reg_939[3]_i_5_n_0 ;
  wire \gmem_addr_reg_939[3]_i_7_n_0 ;
  wire \gmem_addr_reg_939[3]_i_8_n_0 ;
  wire \gmem_addr_reg_939[3]_i_9_n_0 ;
  wire \gmem_addr_reg_939[43]_i_10_n_0 ;
  wire \gmem_addr_reg_939[43]_i_2_n_0 ;
  wire \gmem_addr_reg_939[43]_i_3_n_0 ;
  wire \gmem_addr_reg_939[43]_i_4_n_0 ;
  wire \gmem_addr_reg_939[43]_i_5_n_0 ;
  wire \gmem_addr_reg_939[43]_i_7_n_0 ;
  wire \gmem_addr_reg_939[43]_i_8_n_0 ;
  wire \gmem_addr_reg_939[43]_i_9_n_0 ;
  wire \gmem_addr_reg_939[47]_i_10_n_0 ;
  wire \gmem_addr_reg_939[47]_i_2_n_0 ;
  wire \gmem_addr_reg_939[47]_i_3_n_0 ;
  wire \gmem_addr_reg_939[47]_i_4_n_0 ;
  wire \gmem_addr_reg_939[47]_i_5_n_0 ;
  wire \gmem_addr_reg_939[47]_i_7_n_0 ;
  wire \gmem_addr_reg_939[47]_i_8_n_0 ;
  wire \gmem_addr_reg_939[47]_i_9_n_0 ;
  wire \gmem_addr_reg_939[51]_i_10_n_0 ;
  wire \gmem_addr_reg_939[51]_i_2_n_0 ;
  wire \gmem_addr_reg_939[51]_i_3_n_0 ;
  wire \gmem_addr_reg_939[51]_i_4_n_0 ;
  wire \gmem_addr_reg_939[51]_i_5_n_0 ;
  wire \gmem_addr_reg_939[51]_i_7_n_0 ;
  wire \gmem_addr_reg_939[51]_i_8_n_0 ;
  wire \gmem_addr_reg_939[51]_i_9_n_0 ;
  wire \gmem_addr_reg_939[55]_i_10_n_0 ;
  wire \gmem_addr_reg_939[55]_i_2_n_0 ;
  wire \gmem_addr_reg_939[55]_i_3_n_0 ;
  wire \gmem_addr_reg_939[55]_i_4_n_0 ;
  wire \gmem_addr_reg_939[55]_i_5_n_0 ;
  wire \gmem_addr_reg_939[55]_i_7_n_0 ;
  wire \gmem_addr_reg_939[55]_i_8_n_0 ;
  wire \gmem_addr_reg_939[55]_i_9_n_0 ;
  wire \gmem_addr_reg_939[59]_i_10_n_0 ;
  wire \gmem_addr_reg_939[59]_i_2_n_0 ;
  wire \gmem_addr_reg_939[59]_i_3_n_0 ;
  wire \gmem_addr_reg_939[59]_i_4_n_0 ;
  wire \gmem_addr_reg_939[59]_i_5_n_0 ;
  wire \gmem_addr_reg_939[59]_i_7_n_0 ;
  wire \gmem_addr_reg_939[59]_i_8_n_0 ;
  wire \gmem_addr_reg_939[59]_i_9_n_0 ;
  wire \gmem_addr_reg_939[61]_i_2_n_0 ;
  wire \gmem_addr_reg_939[61]_i_3_n_0 ;
  wire \gmem_addr_reg_939[61]_i_5_n_0 ;
  wire \gmem_addr_reg_939[61]_i_6_n_0 ;
  wire \gmem_addr_reg_939[61]_i_7_n_0 ;
  wire \gmem_addr_reg_939[7]_i_10_n_0 ;
  wire \gmem_addr_reg_939[7]_i_2_n_0 ;
  wire \gmem_addr_reg_939[7]_i_3_n_0 ;
  wire \gmem_addr_reg_939[7]_i_4_n_0 ;
  wire \gmem_addr_reg_939[7]_i_5_n_0 ;
  wire \gmem_addr_reg_939[7]_i_7_n_0 ;
  wire \gmem_addr_reg_939[7]_i_8_n_0 ;
  wire \gmem_addr_reg_939[7]_i_9_n_0 ;
  wire \gmem_addr_reg_939_reg[11]_i_1_n_0 ;
  wire \gmem_addr_reg_939_reg[11]_i_1_n_1 ;
  wire \gmem_addr_reg_939_reg[11]_i_1_n_2 ;
  wire \gmem_addr_reg_939_reg[11]_i_1_n_3 ;
  wire \gmem_addr_reg_939_reg[11]_i_6_n_0 ;
  wire \gmem_addr_reg_939_reg[11]_i_6_n_1 ;
  wire \gmem_addr_reg_939_reg[11]_i_6_n_2 ;
  wire \gmem_addr_reg_939_reg[11]_i_6_n_3 ;
  wire \gmem_addr_reg_939_reg[11]_i_6_n_4 ;
  wire \gmem_addr_reg_939_reg[11]_i_6_n_5 ;
  wire \gmem_addr_reg_939_reg[11]_i_6_n_6 ;
  wire \gmem_addr_reg_939_reg[11]_i_6_n_7 ;
  wire \gmem_addr_reg_939_reg[15]_i_1_n_0 ;
  wire \gmem_addr_reg_939_reg[15]_i_1_n_1 ;
  wire \gmem_addr_reg_939_reg[15]_i_1_n_2 ;
  wire \gmem_addr_reg_939_reg[15]_i_1_n_3 ;
  wire \gmem_addr_reg_939_reg[15]_i_6_n_0 ;
  wire \gmem_addr_reg_939_reg[15]_i_6_n_1 ;
  wire \gmem_addr_reg_939_reg[15]_i_6_n_2 ;
  wire \gmem_addr_reg_939_reg[15]_i_6_n_3 ;
  wire \gmem_addr_reg_939_reg[15]_i_6_n_4 ;
  wire \gmem_addr_reg_939_reg[15]_i_6_n_5 ;
  wire \gmem_addr_reg_939_reg[15]_i_6_n_6 ;
  wire \gmem_addr_reg_939_reg[15]_i_6_n_7 ;
  wire \gmem_addr_reg_939_reg[19]_i_1_n_0 ;
  wire \gmem_addr_reg_939_reg[19]_i_1_n_1 ;
  wire \gmem_addr_reg_939_reg[19]_i_1_n_2 ;
  wire \gmem_addr_reg_939_reg[19]_i_1_n_3 ;
  wire \gmem_addr_reg_939_reg[19]_i_6_n_0 ;
  wire \gmem_addr_reg_939_reg[19]_i_6_n_1 ;
  wire \gmem_addr_reg_939_reg[19]_i_6_n_2 ;
  wire \gmem_addr_reg_939_reg[19]_i_6_n_3 ;
  wire \gmem_addr_reg_939_reg[19]_i_6_n_4 ;
  wire \gmem_addr_reg_939_reg[19]_i_6_n_5 ;
  wire \gmem_addr_reg_939_reg[19]_i_6_n_6 ;
  wire \gmem_addr_reg_939_reg[19]_i_6_n_7 ;
  wire \gmem_addr_reg_939_reg[23]_i_1_n_0 ;
  wire \gmem_addr_reg_939_reg[23]_i_1_n_1 ;
  wire \gmem_addr_reg_939_reg[23]_i_1_n_2 ;
  wire \gmem_addr_reg_939_reg[23]_i_1_n_3 ;
  wire \gmem_addr_reg_939_reg[23]_i_6_n_0 ;
  wire \gmem_addr_reg_939_reg[23]_i_6_n_1 ;
  wire \gmem_addr_reg_939_reg[23]_i_6_n_2 ;
  wire \gmem_addr_reg_939_reg[23]_i_6_n_3 ;
  wire \gmem_addr_reg_939_reg[23]_i_6_n_4 ;
  wire \gmem_addr_reg_939_reg[23]_i_6_n_5 ;
  wire \gmem_addr_reg_939_reg[23]_i_6_n_6 ;
  wire \gmem_addr_reg_939_reg[23]_i_6_n_7 ;
  wire \gmem_addr_reg_939_reg[27]_i_1_n_0 ;
  wire \gmem_addr_reg_939_reg[27]_i_1_n_1 ;
  wire \gmem_addr_reg_939_reg[27]_i_1_n_2 ;
  wire \gmem_addr_reg_939_reg[27]_i_1_n_3 ;
  wire \gmem_addr_reg_939_reg[27]_i_6_n_0 ;
  wire \gmem_addr_reg_939_reg[27]_i_6_n_1 ;
  wire \gmem_addr_reg_939_reg[27]_i_6_n_2 ;
  wire \gmem_addr_reg_939_reg[27]_i_6_n_3 ;
  wire \gmem_addr_reg_939_reg[27]_i_6_n_4 ;
  wire \gmem_addr_reg_939_reg[27]_i_6_n_5 ;
  wire \gmem_addr_reg_939_reg[27]_i_6_n_6 ;
  wire \gmem_addr_reg_939_reg[27]_i_6_n_7 ;
  wire \gmem_addr_reg_939_reg[31]_i_1_n_0 ;
  wire \gmem_addr_reg_939_reg[31]_i_1_n_1 ;
  wire \gmem_addr_reg_939_reg[31]_i_1_n_2 ;
  wire \gmem_addr_reg_939_reg[31]_i_1_n_3 ;
  wire \gmem_addr_reg_939_reg[31]_i_6_n_0 ;
  wire \gmem_addr_reg_939_reg[31]_i_6_n_1 ;
  wire \gmem_addr_reg_939_reg[31]_i_6_n_2 ;
  wire \gmem_addr_reg_939_reg[31]_i_6_n_3 ;
  wire \gmem_addr_reg_939_reg[31]_i_6_n_4 ;
  wire \gmem_addr_reg_939_reg[31]_i_6_n_5 ;
  wire \gmem_addr_reg_939_reg[31]_i_6_n_6 ;
  wire \gmem_addr_reg_939_reg[31]_i_6_n_7 ;
  wire \gmem_addr_reg_939_reg[35]_i_1_n_0 ;
  wire \gmem_addr_reg_939_reg[35]_i_1_n_1 ;
  wire \gmem_addr_reg_939_reg[35]_i_1_n_2 ;
  wire \gmem_addr_reg_939_reg[35]_i_1_n_3 ;
  wire \gmem_addr_reg_939_reg[35]_i_6_n_0 ;
  wire \gmem_addr_reg_939_reg[35]_i_6_n_1 ;
  wire \gmem_addr_reg_939_reg[35]_i_6_n_2 ;
  wire \gmem_addr_reg_939_reg[35]_i_6_n_3 ;
  wire \gmem_addr_reg_939_reg[35]_i_6_n_4 ;
  wire \gmem_addr_reg_939_reg[35]_i_6_n_5 ;
  wire \gmem_addr_reg_939_reg[35]_i_6_n_6 ;
  wire \gmem_addr_reg_939_reg[35]_i_6_n_7 ;
  wire \gmem_addr_reg_939_reg[39]_i_1_n_0 ;
  wire \gmem_addr_reg_939_reg[39]_i_1_n_1 ;
  wire \gmem_addr_reg_939_reg[39]_i_1_n_2 ;
  wire \gmem_addr_reg_939_reg[39]_i_1_n_3 ;
  wire \gmem_addr_reg_939_reg[39]_i_6_n_0 ;
  wire \gmem_addr_reg_939_reg[39]_i_6_n_1 ;
  wire \gmem_addr_reg_939_reg[39]_i_6_n_2 ;
  wire \gmem_addr_reg_939_reg[39]_i_6_n_3 ;
  wire \gmem_addr_reg_939_reg[39]_i_6_n_4 ;
  wire \gmem_addr_reg_939_reg[39]_i_6_n_5 ;
  wire \gmem_addr_reg_939_reg[39]_i_6_n_6 ;
  wire \gmem_addr_reg_939_reg[39]_i_6_n_7 ;
  wire \gmem_addr_reg_939_reg[3]_i_1_n_0 ;
  wire \gmem_addr_reg_939_reg[3]_i_1_n_1 ;
  wire \gmem_addr_reg_939_reg[3]_i_1_n_2 ;
  wire \gmem_addr_reg_939_reg[3]_i_1_n_3 ;
  wire \gmem_addr_reg_939_reg[3]_i_6_n_0 ;
  wire \gmem_addr_reg_939_reg[3]_i_6_n_1 ;
  wire \gmem_addr_reg_939_reg[3]_i_6_n_2 ;
  wire \gmem_addr_reg_939_reg[3]_i_6_n_3 ;
  wire \gmem_addr_reg_939_reg[3]_i_6_n_4 ;
  wire \gmem_addr_reg_939_reg[3]_i_6_n_5 ;
  wire \gmem_addr_reg_939_reg[3]_i_6_n_6 ;
  wire \gmem_addr_reg_939_reg[43]_i_1_n_0 ;
  wire \gmem_addr_reg_939_reg[43]_i_1_n_1 ;
  wire \gmem_addr_reg_939_reg[43]_i_1_n_2 ;
  wire \gmem_addr_reg_939_reg[43]_i_1_n_3 ;
  wire \gmem_addr_reg_939_reg[43]_i_6_n_0 ;
  wire \gmem_addr_reg_939_reg[43]_i_6_n_1 ;
  wire \gmem_addr_reg_939_reg[43]_i_6_n_2 ;
  wire \gmem_addr_reg_939_reg[43]_i_6_n_3 ;
  wire \gmem_addr_reg_939_reg[43]_i_6_n_4 ;
  wire \gmem_addr_reg_939_reg[43]_i_6_n_5 ;
  wire \gmem_addr_reg_939_reg[43]_i_6_n_6 ;
  wire \gmem_addr_reg_939_reg[43]_i_6_n_7 ;
  wire \gmem_addr_reg_939_reg[47]_i_1_n_0 ;
  wire \gmem_addr_reg_939_reg[47]_i_1_n_1 ;
  wire \gmem_addr_reg_939_reg[47]_i_1_n_2 ;
  wire \gmem_addr_reg_939_reg[47]_i_1_n_3 ;
  wire \gmem_addr_reg_939_reg[47]_i_6_n_0 ;
  wire \gmem_addr_reg_939_reg[47]_i_6_n_1 ;
  wire \gmem_addr_reg_939_reg[47]_i_6_n_2 ;
  wire \gmem_addr_reg_939_reg[47]_i_6_n_3 ;
  wire \gmem_addr_reg_939_reg[47]_i_6_n_4 ;
  wire \gmem_addr_reg_939_reg[47]_i_6_n_5 ;
  wire \gmem_addr_reg_939_reg[47]_i_6_n_6 ;
  wire \gmem_addr_reg_939_reg[47]_i_6_n_7 ;
  wire \gmem_addr_reg_939_reg[51]_i_1_n_0 ;
  wire \gmem_addr_reg_939_reg[51]_i_1_n_1 ;
  wire \gmem_addr_reg_939_reg[51]_i_1_n_2 ;
  wire \gmem_addr_reg_939_reg[51]_i_1_n_3 ;
  wire \gmem_addr_reg_939_reg[51]_i_6_n_0 ;
  wire \gmem_addr_reg_939_reg[51]_i_6_n_1 ;
  wire \gmem_addr_reg_939_reg[51]_i_6_n_2 ;
  wire \gmem_addr_reg_939_reg[51]_i_6_n_3 ;
  wire \gmem_addr_reg_939_reg[51]_i_6_n_4 ;
  wire \gmem_addr_reg_939_reg[51]_i_6_n_5 ;
  wire \gmem_addr_reg_939_reg[51]_i_6_n_6 ;
  wire \gmem_addr_reg_939_reg[51]_i_6_n_7 ;
  wire \gmem_addr_reg_939_reg[55]_i_1_n_0 ;
  wire \gmem_addr_reg_939_reg[55]_i_1_n_1 ;
  wire \gmem_addr_reg_939_reg[55]_i_1_n_2 ;
  wire \gmem_addr_reg_939_reg[55]_i_1_n_3 ;
  wire \gmem_addr_reg_939_reg[55]_i_6_n_0 ;
  wire \gmem_addr_reg_939_reg[55]_i_6_n_1 ;
  wire \gmem_addr_reg_939_reg[55]_i_6_n_2 ;
  wire \gmem_addr_reg_939_reg[55]_i_6_n_3 ;
  wire \gmem_addr_reg_939_reg[55]_i_6_n_4 ;
  wire \gmem_addr_reg_939_reg[55]_i_6_n_5 ;
  wire \gmem_addr_reg_939_reg[55]_i_6_n_6 ;
  wire \gmem_addr_reg_939_reg[55]_i_6_n_7 ;
  wire \gmem_addr_reg_939_reg[59]_i_1_n_0 ;
  wire \gmem_addr_reg_939_reg[59]_i_1_n_1 ;
  wire \gmem_addr_reg_939_reg[59]_i_1_n_2 ;
  wire \gmem_addr_reg_939_reg[59]_i_1_n_3 ;
  wire \gmem_addr_reg_939_reg[59]_i_6_n_0 ;
  wire \gmem_addr_reg_939_reg[59]_i_6_n_1 ;
  wire \gmem_addr_reg_939_reg[59]_i_6_n_2 ;
  wire \gmem_addr_reg_939_reg[59]_i_6_n_3 ;
  wire \gmem_addr_reg_939_reg[59]_i_6_n_4 ;
  wire \gmem_addr_reg_939_reg[59]_i_6_n_5 ;
  wire \gmem_addr_reg_939_reg[59]_i_6_n_6 ;
  wire \gmem_addr_reg_939_reg[59]_i_6_n_7 ;
  wire \gmem_addr_reg_939_reg[61]_i_1_n_3 ;
  wire [62:0]\gmem_addr_reg_939_reg[61]_i_4_0 ;
  wire \gmem_addr_reg_939_reg[61]_i_4_n_2 ;
  wire \gmem_addr_reg_939_reg[61]_i_4_n_3 ;
  wire \gmem_addr_reg_939_reg[61]_i_4_n_6 ;
  wire \gmem_addr_reg_939_reg[61]_i_4_n_7 ;
  wire \gmem_addr_reg_939_reg[7]_i_1_n_0 ;
  wire \gmem_addr_reg_939_reg[7]_i_1_n_1 ;
  wire \gmem_addr_reg_939_reg[7]_i_1_n_2 ;
  wire \gmem_addr_reg_939_reg[7]_i_1_n_3 ;
  wire \gmem_addr_reg_939_reg[7]_i_6_n_0 ;
  wire \gmem_addr_reg_939_reg[7]_i_6_n_1 ;
  wire \gmem_addr_reg_939_reg[7]_i_6_n_2 ;
  wire \gmem_addr_reg_939_reg[7]_i_6_n_3 ;
  wire \gmem_addr_reg_939_reg[7]_i_6_n_4 ;
  wire \gmem_addr_reg_939_reg[7]_i_6_n_5 ;
  wire \gmem_addr_reg_939_reg[7]_i_6_n_6 ;
  wire \gmem_addr_reg_939_reg[7]_i_6_n_7 ;
  wire [1:0]grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_ap_start_reg_reg;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_ARVALID;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_RREADY;
  wire [31:0]grp_fu_291_p_din0;
  wire [31:0]grp_fu_291_p_din1;
  wire grp_fu_443_p_ce;
  wire [31:0]grp_fu_443_p_din0;
  wire [31:0]grp_fu_443_p_din1;
  wire iChannel_V_fu_1240;
  wire \iChannel_V_fu_124[0]_i_3_n_0 ;
  wire \iChannel_V_fu_124_reg[0]_i_2_n_0 ;
  wire \iChannel_V_fu_124_reg[0]_i_2_n_1 ;
  wire \iChannel_V_fu_124_reg[0]_i_2_n_2 ;
  wire \iChannel_V_fu_124_reg[0]_i_2_n_3 ;
  wire \iChannel_V_fu_124_reg[0]_i_2_n_4 ;
  wire \iChannel_V_fu_124_reg[0]_i_2_n_5 ;
  wire \iChannel_V_fu_124_reg[0]_i_2_n_6 ;
  wire \iChannel_V_fu_124_reg[0]_i_2_n_7 ;
  wire \iChannel_V_fu_124_reg[12]_i_1_n_0 ;
  wire \iChannel_V_fu_124_reg[12]_i_1_n_1 ;
  wire \iChannel_V_fu_124_reg[12]_i_1_n_2 ;
  wire \iChannel_V_fu_124_reg[12]_i_1_n_3 ;
  wire \iChannel_V_fu_124_reg[12]_i_1_n_4 ;
  wire \iChannel_V_fu_124_reg[12]_i_1_n_5 ;
  wire \iChannel_V_fu_124_reg[12]_i_1_n_6 ;
  wire \iChannel_V_fu_124_reg[12]_i_1_n_7 ;
  wire [16:0]\iChannel_V_fu_124_reg[16]_0 ;
  wire \iChannel_V_fu_124_reg[16]_i_1_n_0 ;
  wire \iChannel_V_fu_124_reg[16]_i_1_n_1 ;
  wire \iChannel_V_fu_124_reg[16]_i_1_n_2 ;
  wire \iChannel_V_fu_124_reg[16]_i_1_n_3 ;
  wire \iChannel_V_fu_124_reg[16]_i_1_n_4 ;
  wire \iChannel_V_fu_124_reg[16]_i_1_n_5 ;
  wire \iChannel_V_fu_124_reg[16]_i_1_n_6 ;
  wire \iChannel_V_fu_124_reg[16]_i_1_n_7 ;
  wire \iChannel_V_fu_124_reg[20]_i_1_n_0 ;
  wire \iChannel_V_fu_124_reg[20]_i_1_n_1 ;
  wire \iChannel_V_fu_124_reg[20]_i_1_n_2 ;
  wire \iChannel_V_fu_124_reg[20]_i_1_n_3 ;
  wire \iChannel_V_fu_124_reg[20]_i_1_n_4 ;
  wire \iChannel_V_fu_124_reg[20]_i_1_n_5 ;
  wire \iChannel_V_fu_124_reg[20]_i_1_n_6 ;
  wire \iChannel_V_fu_124_reg[20]_i_1_n_7 ;
  wire \iChannel_V_fu_124_reg[24]_i_1_n_0 ;
  wire \iChannel_V_fu_124_reg[24]_i_1_n_1 ;
  wire \iChannel_V_fu_124_reg[24]_i_1_n_2 ;
  wire \iChannel_V_fu_124_reg[24]_i_1_n_3 ;
  wire \iChannel_V_fu_124_reg[24]_i_1_n_4 ;
  wire \iChannel_V_fu_124_reg[24]_i_1_n_5 ;
  wire \iChannel_V_fu_124_reg[24]_i_1_n_6 ;
  wire \iChannel_V_fu_124_reg[24]_i_1_n_7 ;
  wire \iChannel_V_fu_124_reg[28]_i_1_n_1 ;
  wire \iChannel_V_fu_124_reg[28]_i_1_n_2 ;
  wire \iChannel_V_fu_124_reg[28]_i_1_n_3 ;
  wire \iChannel_V_fu_124_reg[28]_i_1_n_4 ;
  wire \iChannel_V_fu_124_reg[28]_i_1_n_5 ;
  wire \iChannel_V_fu_124_reg[28]_i_1_n_6 ;
  wire \iChannel_V_fu_124_reg[28]_i_1_n_7 ;
  wire \iChannel_V_fu_124_reg[4]_i_1_n_0 ;
  wire \iChannel_V_fu_124_reg[4]_i_1_n_1 ;
  wire \iChannel_V_fu_124_reg[4]_i_1_n_2 ;
  wire \iChannel_V_fu_124_reg[4]_i_1_n_3 ;
  wire \iChannel_V_fu_124_reg[4]_i_1_n_4 ;
  wire \iChannel_V_fu_124_reg[4]_i_1_n_5 ;
  wire \iChannel_V_fu_124_reg[4]_i_1_n_6 ;
  wire \iChannel_V_fu_124_reg[4]_i_1_n_7 ;
  wire \iChannel_V_fu_124_reg[8]_i_1_n_0 ;
  wire \iChannel_V_fu_124_reg[8]_i_1_n_1 ;
  wire \iChannel_V_fu_124_reg[8]_i_1_n_2 ;
  wire \iChannel_V_fu_124_reg[8]_i_1_n_3 ;
  wire \iChannel_V_fu_124_reg[8]_i_1_n_4 ;
  wire \iChannel_V_fu_124_reg[8]_i_1_n_5 ;
  wire \iChannel_V_fu_124_reg[8]_i_1_n_6 ;
  wire \iChannel_V_fu_124_reg[8]_i_1_n_7 ;
  wire icmp_ln1027;
  wire icmp_ln1027_1_fu_328_p2;
  wire icmp_ln1027_1_reg_823_pp0_iter1_reg;
  wire [95:0]\icmp_ln1027_1_reg_823_reg[0]_0 ;
  wire \icmp_ln1027_1_reg_823_reg_n_0_[0] ;
  wire icmp_ln1027_2_reg_837;
  wire icmp_ln1027_2_reg_837_pp0_iter1_reg;
  wire \icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ;
  wire [63:0]\icmp_ln1027_2_reg_837_reg[0]_0 ;
  wire icmp_ln1027_3_fu_375_p2;
  wire [61:0]in;
  wire [95:0]indvar_flatten68_fu_128;
  wire \indvar_flatten68_fu_128_reg[12]_i_1_n_0 ;
  wire \indvar_flatten68_fu_128_reg[12]_i_1_n_1 ;
  wire \indvar_flatten68_fu_128_reg[12]_i_1_n_2 ;
  wire \indvar_flatten68_fu_128_reg[12]_i_1_n_3 ;
  wire \indvar_flatten68_fu_128_reg[16]_i_1_n_0 ;
  wire \indvar_flatten68_fu_128_reg[16]_i_1_n_1 ;
  wire \indvar_flatten68_fu_128_reg[16]_i_1_n_2 ;
  wire \indvar_flatten68_fu_128_reg[16]_i_1_n_3 ;
  wire \indvar_flatten68_fu_128_reg[20]_i_1_n_0 ;
  wire \indvar_flatten68_fu_128_reg[20]_i_1_n_1 ;
  wire \indvar_flatten68_fu_128_reg[20]_i_1_n_2 ;
  wire \indvar_flatten68_fu_128_reg[20]_i_1_n_3 ;
  wire \indvar_flatten68_fu_128_reg[24]_i_1_n_0 ;
  wire \indvar_flatten68_fu_128_reg[24]_i_1_n_1 ;
  wire \indvar_flatten68_fu_128_reg[24]_i_1_n_2 ;
  wire \indvar_flatten68_fu_128_reg[24]_i_1_n_3 ;
  wire \indvar_flatten68_fu_128_reg[28]_i_1_n_0 ;
  wire \indvar_flatten68_fu_128_reg[28]_i_1_n_1 ;
  wire \indvar_flatten68_fu_128_reg[28]_i_1_n_2 ;
  wire \indvar_flatten68_fu_128_reg[28]_i_1_n_3 ;
  wire \indvar_flatten68_fu_128_reg[32]_i_1_n_0 ;
  wire \indvar_flatten68_fu_128_reg[32]_i_1_n_1 ;
  wire \indvar_flatten68_fu_128_reg[32]_i_1_n_2 ;
  wire \indvar_flatten68_fu_128_reg[32]_i_1_n_3 ;
  wire \indvar_flatten68_fu_128_reg[36]_i_1_n_0 ;
  wire \indvar_flatten68_fu_128_reg[36]_i_1_n_1 ;
  wire \indvar_flatten68_fu_128_reg[36]_i_1_n_2 ;
  wire \indvar_flatten68_fu_128_reg[36]_i_1_n_3 ;
  wire \indvar_flatten68_fu_128_reg[40]_i_1_n_0 ;
  wire \indvar_flatten68_fu_128_reg[40]_i_1_n_1 ;
  wire \indvar_flatten68_fu_128_reg[40]_i_1_n_2 ;
  wire \indvar_flatten68_fu_128_reg[40]_i_1_n_3 ;
  wire \indvar_flatten68_fu_128_reg[44]_i_1_n_0 ;
  wire \indvar_flatten68_fu_128_reg[44]_i_1_n_1 ;
  wire \indvar_flatten68_fu_128_reg[44]_i_1_n_2 ;
  wire \indvar_flatten68_fu_128_reg[44]_i_1_n_3 ;
  wire \indvar_flatten68_fu_128_reg[48]_i_1_n_0 ;
  wire \indvar_flatten68_fu_128_reg[48]_i_1_n_1 ;
  wire \indvar_flatten68_fu_128_reg[48]_i_1_n_2 ;
  wire \indvar_flatten68_fu_128_reg[48]_i_1_n_3 ;
  wire \indvar_flatten68_fu_128_reg[4]_i_1_n_0 ;
  wire \indvar_flatten68_fu_128_reg[4]_i_1_n_1 ;
  wire \indvar_flatten68_fu_128_reg[4]_i_1_n_2 ;
  wire \indvar_flatten68_fu_128_reg[4]_i_1_n_3 ;
  wire \indvar_flatten68_fu_128_reg[52]_i_1_n_0 ;
  wire \indvar_flatten68_fu_128_reg[52]_i_1_n_1 ;
  wire \indvar_flatten68_fu_128_reg[52]_i_1_n_2 ;
  wire \indvar_flatten68_fu_128_reg[52]_i_1_n_3 ;
  wire \indvar_flatten68_fu_128_reg[56]_i_1_n_0 ;
  wire \indvar_flatten68_fu_128_reg[56]_i_1_n_1 ;
  wire \indvar_flatten68_fu_128_reg[56]_i_1_n_2 ;
  wire \indvar_flatten68_fu_128_reg[56]_i_1_n_3 ;
  wire \indvar_flatten68_fu_128_reg[60]_i_1_n_0 ;
  wire \indvar_flatten68_fu_128_reg[60]_i_1_n_1 ;
  wire \indvar_flatten68_fu_128_reg[60]_i_1_n_2 ;
  wire \indvar_flatten68_fu_128_reg[60]_i_1_n_3 ;
  wire \indvar_flatten68_fu_128_reg[64]_i_1_n_0 ;
  wire \indvar_flatten68_fu_128_reg[64]_i_1_n_1 ;
  wire \indvar_flatten68_fu_128_reg[64]_i_1_n_2 ;
  wire \indvar_flatten68_fu_128_reg[64]_i_1_n_3 ;
  wire \indvar_flatten68_fu_128_reg[68]_i_1_n_0 ;
  wire \indvar_flatten68_fu_128_reg[68]_i_1_n_1 ;
  wire \indvar_flatten68_fu_128_reg[68]_i_1_n_2 ;
  wire \indvar_flatten68_fu_128_reg[68]_i_1_n_3 ;
  wire \indvar_flatten68_fu_128_reg[72]_i_1_n_0 ;
  wire \indvar_flatten68_fu_128_reg[72]_i_1_n_1 ;
  wire \indvar_flatten68_fu_128_reg[72]_i_1_n_2 ;
  wire \indvar_flatten68_fu_128_reg[72]_i_1_n_3 ;
  wire \indvar_flatten68_fu_128_reg[76]_i_1_n_0 ;
  wire \indvar_flatten68_fu_128_reg[76]_i_1_n_1 ;
  wire \indvar_flatten68_fu_128_reg[76]_i_1_n_2 ;
  wire \indvar_flatten68_fu_128_reg[76]_i_1_n_3 ;
  wire \indvar_flatten68_fu_128_reg[80]_i_1_n_0 ;
  wire \indvar_flatten68_fu_128_reg[80]_i_1_n_1 ;
  wire \indvar_flatten68_fu_128_reg[80]_i_1_n_2 ;
  wire \indvar_flatten68_fu_128_reg[80]_i_1_n_3 ;
  wire \indvar_flatten68_fu_128_reg[84]_i_1_n_0 ;
  wire \indvar_flatten68_fu_128_reg[84]_i_1_n_1 ;
  wire \indvar_flatten68_fu_128_reg[84]_i_1_n_2 ;
  wire \indvar_flatten68_fu_128_reg[84]_i_1_n_3 ;
  wire \indvar_flatten68_fu_128_reg[88]_i_1_n_0 ;
  wire \indvar_flatten68_fu_128_reg[88]_i_1_n_1 ;
  wire \indvar_flatten68_fu_128_reg[88]_i_1_n_2 ;
  wire \indvar_flatten68_fu_128_reg[88]_i_1_n_3 ;
  wire \indvar_flatten68_fu_128_reg[8]_i_1_n_0 ;
  wire \indvar_flatten68_fu_128_reg[8]_i_1_n_1 ;
  wire \indvar_flatten68_fu_128_reg[8]_i_1_n_2 ;
  wire \indvar_flatten68_fu_128_reg[8]_i_1_n_3 ;
  wire \indvar_flatten68_fu_128_reg[92]_i_1_n_0 ;
  wire \indvar_flatten68_fu_128_reg[92]_i_1_n_1 ;
  wire \indvar_flatten68_fu_128_reg[92]_i_1_n_2 ;
  wire \indvar_flatten68_fu_128_reg[92]_i_1_n_3 ;
  wire \indvar_flatten68_fu_128_reg[95]_i_3_n_2 ;
  wire \indvar_flatten68_fu_128_reg[95]_i_3_n_3 ;
  wire [95:0]indvar_flatten68_load_reg_808;
  wire [2:2]indvar_flatten_fu_120;
  wire \indvar_flatten_fu_120_reg[12]_i_1_n_0 ;
  wire \indvar_flatten_fu_120_reg[12]_i_1_n_1 ;
  wire \indvar_flatten_fu_120_reg[12]_i_1_n_2 ;
  wire \indvar_flatten_fu_120_reg[12]_i_1_n_3 ;
  wire \indvar_flatten_fu_120_reg[16]_i_1_n_0 ;
  wire \indvar_flatten_fu_120_reg[16]_i_1_n_1 ;
  wire \indvar_flatten_fu_120_reg[16]_i_1_n_2 ;
  wire \indvar_flatten_fu_120_reg[16]_i_1_n_3 ;
  wire \indvar_flatten_fu_120_reg[20]_i_1_n_0 ;
  wire \indvar_flatten_fu_120_reg[20]_i_1_n_1 ;
  wire \indvar_flatten_fu_120_reg[20]_i_1_n_2 ;
  wire \indvar_flatten_fu_120_reg[20]_i_1_n_3 ;
  wire \indvar_flatten_fu_120_reg[24]_i_1_n_0 ;
  wire \indvar_flatten_fu_120_reg[24]_i_1_n_1 ;
  wire \indvar_flatten_fu_120_reg[24]_i_1_n_2 ;
  wire \indvar_flatten_fu_120_reg[24]_i_1_n_3 ;
  wire \indvar_flatten_fu_120_reg[28]_i_1_n_0 ;
  wire \indvar_flatten_fu_120_reg[28]_i_1_n_1 ;
  wire \indvar_flatten_fu_120_reg[28]_i_1_n_2 ;
  wire \indvar_flatten_fu_120_reg[28]_i_1_n_3 ;
  wire \indvar_flatten_fu_120_reg[32]_i_1_n_0 ;
  wire \indvar_flatten_fu_120_reg[32]_i_1_n_1 ;
  wire \indvar_flatten_fu_120_reg[32]_i_1_n_2 ;
  wire \indvar_flatten_fu_120_reg[32]_i_1_n_3 ;
  wire \indvar_flatten_fu_120_reg[36]_i_1_n_0 ;
  wire \indvar_flatten_fu_120_reg[36]_i_1_n_1 ;
  wire \indvar_flatten_fu_120_reg[36]_i_1_n_2 ;
  wire \indvar_flatten_fu_120_reg[36]_i_1_n_3 ;
  wire \indvar_flatten_fu_120_reg[40]_i_1_n_0 ;
  wire \indvar_flatten_fu_120_reg[40]_i_1_n_1 ;
  wire \indvar_flatten_fu_120_reg[40]_i_1_n_2 ;
  wire \indvar_flatten_fu_120_reg[40]_i_1_n_3 ;
  wire \indvar_flatten_fu_120_reg[44]_i_1_n_0 ;
  wire \indvar_flatten_fu_120_reg[44]_i_1_n_1 ;
  wire \indvar_flatten_fu_120_reg[44]_i_1_n_2 ;
  wire \indvar_flatten_fu_120_reg[44]_i_1_n_3 ;
  wire \indvar_flatten_fu_120_reg[48]_i_1_n_0 ;
  wire \indvar_flatten_fu_120_reg[48]_i_1_n_1 ;
  wire \indvar_flatten_fu_120_reg[48]_i_1_n_2 ;
  wire \indvar_flatten_fu_120_reg[48]_i_1_n_3 ;
  wire \indvar_flatten_fu_120_reg[4]_i_1_n_0 ;
  wire \indvar_flatten_fu_120_reg[4]_i_1_n_1 ;
  wire \indvar_flatten_fu_120_reg[4]_i_1_n_2 ;
  wire \indvar_flatten_fu_120_reg[4]_i_1_n_3 ;
  wire \indvar_flatten_fu_120_reg[52]_i_1_n_0 ;
  wire \indvar_flatten_fu_120_reg[52]_i_1_n_1 ;
  wire \indvar_flatten_fu_120_reg[52]_i_1_n_2 ;
  wire \indvar_flatten_fu_120_reg[52]_i_1_n_3 ;
  wire \indvar_flatten_fu_120_reg[56]_i_1_n_0 ;
  wire \indvar_flatten_fu_120_reg[56]_i_1_n_1 ;
  wire \indvar_flatten_fu_120_reg[56]_i_1_n_2 ;
  wire \indvar_flatten_fu_120_reg[56]_i_1_n_3 ;
  wire \indvar_flatten_fu_120_reg[60]_i_1_n_0 ;
  wire \indvar_flatten_fu_120_reg[60]_i_1_n_1 ;
  wire \indvar_flatten_fu_120_reg[60]_i_1_n_2 ;
  wire \indvar_flatten_fu_120_reg[60]_i_1_n_3 ;
  wire \indvar_flatten_fu_120_reg[63]_i_2_n_2 ;
  wire \indvar_flatten_fu_120_reg[63]_i_2_n_3 ;
  wire \indvar_flatten_fu_120_reg[8]_i_1_n_0 ;
  wire \indvar_flatten_fu_120_reg[8]_i_1_n_1 ;
  wire \indvar_flatten_fu_120_reg[8]_i_1_n_2 ;
  wire \indvar_flatten_fu_120_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_fu_120_reg_n_0_[0] ;
  wire \indvar_flatten_fu_120_reg_n_0_[10] ;
  wire \indvar_flatten_fu_120_reg_n_0_[11] ;
  wire \indvar_flatten_fu_120_reg_n_0_[12] ;
  wire \indvar_flatten_fu_120_reg_n_0_[13] ;
  wire \indvar_flatten_fu_120_reg_n_0_[14] ;
  wire \indvar_flatten_fu_120_reg_n_0_[15] ;
  wire \indvar_flatten_fu_120_reg_n_0_[16] ;
  wire \indvar_flatten_fu_120_reg_n_0_[17] ;
  wire \indvar_flatten_fu_120_reg_n_0_[18] ;
  wire \indvar_flatten_fu_120_reg_n_0_[19] ;
  wire \indvar_flatten_fu_120_reg_n_0_[1] ;
  wire \indvar_flatten_fu_120_reg_n_0_[20] ;
  wire \indvar_flatten_fu_120_reg_n_0_[21] ;
  wire \indvar_flatten_fu_120_reg_n_0_[22] ;
  wire \indvar_flatten_fu_120_reg_n_0_[23] ;
  wire \indvar_flatten_fu_120_reg_n_0_[24] ;
  wire \indvar_flatten_fu_120_reg_n_0_[25] ;
  wire \indvar_flatten_fu_120_reg_n_0_[26] ;
  wire \indvar_flatten_fu_120_reg_n_0_[27] ;
  wire \indvar_flatten_fu_120_reg_n_0_[28] ;
  wire \indvar_flatten_fu_120_reg_n_0_[29] ;
  wire \indvar_flatten_fu_120_reg_n_0_[2] ;
  wire \indvar_flatten_fu_120_reg_n_0_[30] ;
  wire \indvar_flatten_fu_120_reg_n_0_[31] ;
  wire \indvar_flatten_fu_120_reg_n_0_[32] ;
  wire \indvar_flatten_fu_120_reg_n_0_[33] ;
  wire \indvar_flatten_fu_120_reg_n_0_[34] ;
  wire \indvar_flatten_fu_120_reg_n_0_[35] ;
  wire \indvar_flatten_fu_120_reg_n_0_[36] ;
  wire \indvar_flatten_fu_120_reg_n_0_[37] ;
  wire \indvar_flatten_fu_120_reg_n_0_[38] ;
  wire \indvar_flatten_fu_120_reg_n_0_[39] ;
  wire \indvar_flatten_fu_120_reg_n_0_[3] ;
  wire \indvar_flatten_fu_120_reg_n_0_[40] ;
  wire \indvar_flatten_fu_120_reg_n_0_[41] ;
  wire \indvar_flatten_fu_120_reg_n_0_[42] ;
  wire \indvar_flatten_fu_120_reg_n_0_[43] ;
  wire \indvar_flatten_fu_120_reg_n_0_[44] ;
  wire \indvar_flatten_fu_120_reg_n_0_[45] ;
  wire \indvar_flatten_fu_120_reg_n_0_[46] ;
  wire \indvar_flatten_fu_120_reg_n_0_[47] ;
  wire \indvar_flatten_fu_120_reg_n_0_[48] ;
  wire \indvar_flatten_fu_120_reg_n_0_[49] ;
  wire \indvar_flatten_fu_120_reg_n_0_[4] ;
  wire \indvar_flatten_fu_120_reg_n_0_[50] ;
  wire \indvar_flatten_fu_120_reg_n_0_[51] ;
  wire \indvar_flatten_fu_120_reg_n_0_[52] ;
  wire \indvar_flatten_fu_120_reg_n_0_[53] ;
  wire \indvar_flatten_fu_120_reg_n_0_[54] ;
  wire \indvar_flatten_fu_120_reg_n_0_[55] ;
  wire \indvar_flatten_fu_120_reg_n_0_[56] ;
  wire \indvar_flatten_fu_120_reg_n_0_[57] ;
  wire \indvar_flatten_fu_120_reg_n_0_[58] ;
  wire \indvar_flatten_fu_120_reg_n_0_[59] ;
  wire \indvar_flatten_fu_120_reg_n_0_[5] ;
  wire \indvar_flatten_fu_120_reg_n_0_[60] ;
  wire \indvar_flatten_fu_120_reg_n_0_[61] ;
  wire \indvar_flatten_fu_120_reg_n_0_[62] ;
  wire \indvar_flatten_fu_120_reg_n_0_[63] ;
  wire \indvar_flatten_fu_120_reg_n_0_[6] ;
  wire \indvar_flatten_fu_120_reg_n_0_[7] ;
  wire \indvar_flatten_fu_120_reg_n_0_[8] ;
  wire \indvar_flatten_fu_120_reg_n_0_[9] ;
  wire [63:0]indvar_flatten_load_reg_832;
  wire [16:0]\inputHeight_cast9_cast_reg_797_reg[16]_0 ;
  wire [31:0]\inputHeight_cast9_cast_reg_797_reg[31]_0 ;
  wire mul_32ns_32ns_62_2_1_U4_n_77;
  wire mul_32ns_32ns_62_2_1_U4_n_78;
  wire mul_32ns_32ns_62_2_1_U4_n_79;
  wire mul_32ns_32ns_62_2_1_U4_n_80;
  wire mul_32ns_32ns_62_2_1_U4_n_81;
  wire mul_32ns_32ns_62_2_1_U4_n_82;
  wire mul_32ns_32ns_62_2_1_U4_n_83;
  wire mul_32ns_32ns_62_2_1_U4_n_84;
  wire mul_32ns_32ns_62_2_1_U4_n_85;
  wire mul_32ns_32ns_62_2_1_U4_n_86;
  wire mul_32ns_32ns_62_2_1_U4_n_87;
  wire mul_32ns_32ns_62_2_1_U4_n_88;
  wire mul_32ns_32ns_62_2_1_U4_n_89;
  wire mul_32ns_32ns_62_2_1_U4_n_90;
  wire mul_32ns_32ns_62_2_1_U4_n_91;
  wire mul_32ns_32ns_62_2_1_U4_n_92;
  wire mul_32ns_32ns_62_2_1_U5_n_79;
  wire mul_32ns_32ns_62_2_1_U5_n_80;
  wire mul_32ns_32ns_62_2_1_U5_n_81;
  wire mul_32ns_32ns_62_2_1_U5_n_82;
  wire mul_32ns_32ns_62_2_1_U5_n_83;
  wire mul_32ns_32ns_62_2_1_U5_n_84;
  wire mul_32ns_32ns_62_2_1_U5_n_85;
  wire mul_32ns_32ns_62_2_1_U5_n_86;
  wire mul_32ns_32ns_62_2_1_U5_n_87;
  wire mul_32ns_32ns_62_2_1_U5_n_88;
  wire mul_32ns_32ns_62_2_1_U5_n_89;
  wire mul_32ns_32ns_62_2_1_U5_n_90;
  wire mul_32ns_32ns_62_2_1_U5_n_91;
  wire mul_32ns_32ns_62_2_1_U5_n_92;
  wire mul_32ns_32ns_62_2_1_U5_n_93;
  wire mul_32ns_32ns_62_2_1_U5_n_94;
  wire mul_62s_32ns_62_5_1_U6_n_10;
  wire mul_62s_32ns_62_5_1_U6_n_11;
  wire mul_62s_32ns_62_5_1_U6_n_12;
  wire mul_62s_32ns_62_5_1_U6_n_13;
  wire mul_62s_32ns_62_5_1_U6_n_14;
  wire mul_62s_32ns_62_5_1_U6_n_15;
  wire mul_62s_32ns_62_5_1_U6_n_16;
  wire mul_62s_32ns_62_5_1_U6_n_17;
  wire mul_62s_32ns_62_5_1_U6_n_18;
  wire mul_62s_32ns_62_5_1_U6_n_19;
  wire mul_62s_32ns_62_5_1_U6_n_20;
  wire mul_62s_32ns_62_5_1_U6_n_21;
  wire mul_62s_32ns_62_5_1_U6_n_22;
  wire mul_62s_32ns_62_5_1_U6_n_23;
  wire mul_62s_32ns_62_5_1_U6_n_24;
  wire mul_62s_32ns_62_5_1_U6_n_25;
  wire mul_62s_32ns_62_5_1_U6_n_26;
  wire mul_62s_32ns_62_5_1_U6_n_27;
  wire mul_62s_32ns_62_5_1_U6_n_28;
  wire mul_62s_32ns_62_5_1_U6_n_29;
  wire mul_62s_32ns_62_5_1_U6_n_3;
  wire mul_62s_32ns_62_5_1_U6_n_30;
  wire mul_62s_32ns_62_5_1_U6_n_31;
  wire mul_62s_32ns_62_5_1_U6_n_32;
  wire mul_62s_32ns_62_5_1_U6_n_33;
  wire mul_62s_32ns_62_5_1_U6_n_34;
  wire mul_62s_32ns_62_5_1_U6_n_35;
  wire mul_62s_32ns_62_5_1_U6_n_36;
  wire mul_62s_32ns_62_5_1_U6_n_37;
  wire mul_62s_32ns_62_5_1_U6_n_38;
  wire mul_62s_32ns_62_5_1_U6_n_39;
  wire mul_62s_32ns_62_5_1_U6_n_4;
  wire mul_62s_32ns_62_5_1_U6_n_40;
  wire mul_62s_32ns_62_5_1_U6_n_41;
  wire mul_62s_32ns_62_5_1_U6_n_42;
  wire mul_62s_32ns_62_5_1_U6_n_43;
  wire mul_62s_32ns_62_5_1_U6_n_44;
  wire mul_62s_32ns_62_5_1_U6_n_45;
  wire mul_62s_32ns_62_5_1_U6_n_46;
  wire mul_62s_32ns_62_5_1_U6_n_47;
  wire mul_62s_32ns_62_5_1_U6_n_48;
  wire mul_62s_32ns_62_5_1_U6_n_49;
  wire mul_62s_32ns_62_5_1_U6_n_5;
  wire mul_62s_32ns_62_5_1_U6_n_50;
  wire mul_62s_32ns_62_5_1_U6_n_51;
  wire mul_62s_32ns_62_5_1_U6_n_52;
  wire mul_62s_32ns_62_5_1_U6_n_53;
  wire mul_62s_32ns_62_5_1_U6_n_54;
  wire mul_62s_32ns_62_5_1_U6_n_55;
  wire mul_62s_32ns_62_5_1_U6_n_56;
  wire mul_62s_32ns_62_5_1_U6_n_57;
  wire mul_62s_32ns_62_5_1_U6_n_58;
  wire mul_62s_32ns_62_5_1_U6_n_59;
  wire mul_62s_32ns_62_5_1_U6_n_6;
  wire mul_62s_32ns_62_5_1_U6_n_60;
  wire mul_62s_32ns_62_5_1_U6_n_61;
  wire mul_62s_32ns_62_5_1_U6_n_62;
  wire mul_62s_32ns_62_5_1_U6_n_63;
  wire mul_62s_32ns_62_5_1_U6_n_64;
  wire mul_62s_32ns_62_5_1_U6_n_7;
  wire mul_62s_32ns_62_5_1_U6_n_8;
  wire mul_62s_32ns_62_5_1_U6_n_9;
  wire mul_62s_62s_62_5_1_U3_n_0;
  wire [61:0]mul_ln1027_2_reg_945;
  wire [31:0]op2_fu_112;
  wire \op2_fu_112_reg[12]_i_1_n_0 ;
  wire \op2_fu_112_reg[12]_i_1_n_1 ;
  wire \op2_fu_112_reg[12]_i_1_n_2 ;
  wire \op2_fu_112_reg[12]_i_1_n_3 ;
  wire \op2_fu_112_reg[16]_i_1_n_0 ;
  wire \op2_fu_112_reg[16]_i_1_n_1 ;
  wire \op2_fu_112_reg[16]_i_1_n_2 ;
  wire \op2_fu_112_reg[16]_i_1_n_3 ;
  wire \op2_fu_112_reg[20]_i_1_n_0 ;
  wire \op2_fu_112_reg[20]_i_1_n_1 ;
  wire \op2_fu_112_reg[20]_i_1_n_2 ;
  wire \op2_fu_112_reg[20]_i_1_n_3 ;
  wire \op2_fu_112_reg[24]_i_1_n_0 ;
  wire \op2_fu_112_reg[24]_i_1_n_1 ;
  wire \op2_fu_112_reg[24]_i_1_n_2 ;
  wire \op2_fu_112_reg[24]_i_1_n_3 ;
  wire \op2_fu_112_reg[28]_i_1_n_0 ;
  wire \op2_fu_112_reg[28]_i_1_n_1 ;
  wire \op2_fu_112_reg[28]_i_1_n_2 ;
  wire \op2_fu_112_reg[28]_i_1_n_3 ;
  wire \op2_fu_112_reg[31]_i_1_n_2 ;
  wire \op2_fu_112_reg[31]_i_1_n_3 ;
  wire \op2_fu_112_reg[4]_i_1_n_0 ;
  wire \op2_fu_112_reg[4]_i_1_n_1 ;
  wire \op2_fu_112_reg[4]_i_1_n_2 ;
  wire \op2_fu_112_reg[4]_i_1_n_3 ;
  wire \op2_fu_112_reg[8]_i_1_n_0 ;
  wire \op2_fu_112_reg[8]_i_1_n_1 ;
  wire \op2_fu_112_reg[8]_i_1_n_2 ;
  wire \op2_fu_112_reg[8]_i_1_n_3 ;
  wire [31:0]op2_load_reg_827;
  wire p_0_in;
  wire [61:0]p_mid115_reg_919;
  wire p_mid115_reg_9190;
  wire [61:0]p_mid136_reg_908;
  wire p_mid136_reg_9080;
  wire [45:0]p_tmp_reg;
  wire [31:0]p_tmp_reg_0;
  wire [31:0]p_tmp_reg_1;
  wire [31:0]p_tmp_reg__0;
  wire [61:16]p_tmp_reg__1;
  wire [61:16]p_tmp_reg__1_0;
  wire [51:20]p_tmp_reg__1_1;
  wire ready_for_outstanding;
  wire ready_for_outstanding_reg;
  wire select_ln1027_5_fu_380_p3;
  wire select_ln1027_5_reg_861;
  wire \select_ln1027_5_reg_861[0]_i_10_n_0 ;
  wire \select_ln1027_5_reg_861[0]_i_11_n_0 ;
  wire \select_ln1027_5_reg_861[0]_i_12_n_0 ;
  wire \select_ln1027_5_reg_861[0]_i_13_n_0 ;
  wire \select_ln1027_5_reg_861[0]_i_14_n_0 ;
  wire \select_ln1027_5_reg_861[0]_i_15_n_0 ;
  wire \select_ln1027_5_reg_861[0]_i_4_n_0 ;
  wire \select_ln1027_5_reg_861[0]_i_5_n_0 ;
  wire \select_ln1027_5_reg_861[0]_i_6_n_0 ;
  wire \select_ln1027_5_reg_861[0]_i_8_n_0 ;
  wire \select_ln1027_5_reg_861[0]_i_9_n_0 ;
  wire select_ln1027_5_reg_861_pp0_iter1_reg;
  wire \select_ln1027_5_reg_861_reg[0]_i_2_n_2 ;
  wire \select_ln1027_5_reg_861_reg[0]_i_2_n_3 ;
  wire \select_ln1027_5_reg_861_reg[0]_i_3_n_0 ;
  wire \select_ln1027_5_reg_861_reg[0]_i_3_n_1 ;
  wire \select_ln1027_5_reg_861_reg[0]_i_3_n_2 ;
  wire \select_ln1027_5_reg_861_reg[0]_i_3_n_3 ;
  wire \select_ln1027_5_reg_861_reg[0]_i_7_n_0 ;
  wire \select_ln1027_5_reg_861_reg[0]_i_7_n_1 ;
  wire \select_ln1027_5_reg_861_reg[0]_i_7_n_2 ;
  wire \select_ln1027_5_reg_861_reg[0]_i_7_n_3 ;
  wire [31:0]select_ln1027_6_fu_419_p3;
  wire [31:0]select_ln1027_6_reg_892;
  wire select_ln1027_6_reg_8920;
  wire \select_ln1027_6_reg_892[0]_i_1_n_0 ;
  wire \select_ln1027_6_reg_892[31]_i_1_n_0 ;
  wire \select_ln1027_6_reg_892_pp0_iter4_reg_reg[0]_srl3_n_0 ;
  wire \select_ln1027_6_reg_892_pp0_iter4_reg_reg[10]_srl3_n_0 ;
  wire \select_ln1027_6_reg_892_pp0_iter4_reg_reg[11]_srl3_n_0 ;
  wire \select_ln1027_6_reg_892_pp0_iter4_reg_reg[12]_srl3_n_0 ;
  wire \select_ln1027_6_reg_892_pp0_iter4_reg_reg[13]_srl3_n_0 ;
  wire \select_ln1027_6_reg_892_pp0_iter4_reg_reg[14]_srl3_n_0 ;
  wire \select_ln1027_6_reg_892_pp0_iter4_reg_reg[15]_srl3_n_0 ;
  wire \select_ln1027_6_reg_892_pp0_iter4_reg_reg[16]_srl3_n_0 ;
  wire \select_ln1027_6_reg_892_pp0_iter4_reg_reg[17]_srl3_n_0 ;
  wire \select_ln1027_6_reg_892_pp0_iter4_reg_reg[18]_srl3_n_0 ;
  wire \select_ln1027_6_reg_892_pp0_iter4_reg_reg[19]_srl3_n_0 ;
  wire \select_ln1027_6_reg_892_pp0_iter4_reg_reg[1]_srl3_n_0 ;
  wire \select_ln1027_6_reg_892_pp0_iter4_reg_reg[20]_srl3_n_0 ;
  wire \select_ln1027_6_reg_892_pp0_iter4_reg_reg[21]_srl3_n_0 ;
  wire \select_ln1027_6_reg_892_pp0_iter4_reg_reg[22]_srl3_n_0 ;
  wire \select_ln1027_6_reg_892_pp0_iter4_reg_reg[23]_srl3_n_0 ;
  wire \select_ln1027_6_reg_892_pp0_iter4_reg_reg[24]_srl3_n_0 ;
  wire \select_ln1027_6_reg_892_pp0_iter4_reg_reg[25]_srl3_n_0 ;
  wire \select_ln1027_6_reg_892_pp0_iter4_reg_reg[26]_srl3_n_0 ;
  wire \select_ln1027_6_reg_892_pp0_iter4_reg_reg[27]_srl3_n_0 ;
  wire \select_ln1027_6_reg_892_pp0_iter4_reg_reg[28]_srl3_n_0 ;
  wire \select_ln1027_6_reg_892_pp0_iter4_reg_reg[29]_srl3_n_0 ;
  wire \select_ln1027_6_reg_892_pp0_iter4_reg_reg[2]_srl3_n_0 ;
  wire \select_ln1027_6_reg_892_pp0_iter4_reg_reg[30]_srl3_n_0 ;
  wire \select_ln1027_6_reg_892_pp0_iter4_reg_reg[31]_srl3_n_0 ;
  wire \select_ln1027_6_reg_892_pp0_iter4_reg_reg[3]_srl3_n_0 ;
  wire \select_ln1027_6_reg_892_pp0_iter4_reg_reg[4]_srl3_n_0 ;
  wire \select_ln1027_6_reg_892_pp0_iter4_reg_reg[5]_srl3_n_0 ;
  wire \select_ln1027_6_reg_892_pp0_iter4_reg_reg[6]_srl3_n_0 ;
  wire \select_ln1027_6_reg_892_pp0_iter4_reg_reg[7]_srl3_n_0 ;
  wire \select_ln1027_6_reg_892_pp0_iter4_reg_reg[8]_srl3_n_0 ;
  wire \select_ln1027_6_reg_892_pp0_iter4_reg_reg[9]_srl3_n_0 ;
  wire [31:0]select_ln1027_6_reg_892_pp0_iter5_reg;
  wire [61:32]select_ln1027_7_fu_532_p3;
  wire select_ln1027_8_reg_9240;
  wire [31:0]select_ln1027_9_fu_434_p3;
  wire [0:0]select_ln1027_fu_344_p3;
  wire [31:0]select_ln1027_reg_846;
  wire \select_ln1027_reg_846[31]_i_1_n_0 ;
  wire [63:2]sext_ln38_mid2_v_v_v_v_fu_558_p3;
  wire [61:0]sext_ln39_mid2_v_reg_950;
  wire \sext_ln39_mid2_v_reg_950[10]_i_10_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[10]_i_3_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[10]_i_4_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[10]_i_5_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[10]_i_6_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[10]_i_7_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[10]_i_8_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[10]_i_9_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[14]_i_10_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[14]_i_3_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[14]_i_4_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[14]_i_5_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[14]_i_6_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[14]_i_7_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[14]_i_8_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[14]_i_9_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[18]_i_10_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[18]_i_3_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[18]_i_4_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[18]_i_5_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[18]_i_6_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[18]_i_7_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[18]_i_8_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[18]_i_9_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[22]_i_10_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[22]_i_3_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[22]_i_4_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[22]_i_5_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[22]_i_6_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[22]_i_7_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[22]_i_8_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[22]_i_9_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[26]_i_10_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[26]_i_3_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[26]_i_4_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[26]_i_5_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[26]_i_6_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[26]_i_7_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[26]_i_8_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[26]_i_9_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[2]_i_2_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[2]_i_3_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[2]_i_4_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[30]_i_10_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[30]_i_3_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[30]_i_4_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[30]_i_5_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[30]_i_6_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[30]_i_7_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[30]_i_8_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[30]_i_9_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[34]_i_10_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[34]_i_3_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[34]_i_4_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[34]_i_5_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[34]_i_6_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[34]_i_7_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[34]_i_8_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[34]_i_9_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[38]_i_3_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[38]_i_4_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[38]_i_5_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[38]_i_6_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[42]_i_3_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[42]_i_4_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[42]_i_5_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[42]_i_6_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[46]_i_3_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[46]_i_4_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[46]_i_5_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[46]_i_6_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[50]_i_3_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[50]_i_4_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[50]_i_5_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[50]_i_6_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[54]_i_3_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[54]_i_4_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[54]_i_5_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[54]_i_6_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[58]_i_3_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[58]_i_4_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[58]_i_5_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[58]_i_6_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[61]_i_4_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[61]_i_5_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[61]_i_6_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[6]_i_10_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[6]_i_3_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[6]_i_4_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[6]_i_5_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[6]_i_6_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[6]_i_7_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[6]_i_8_n_0 ;
  wire \sext_ln39_mid2_v_reg_950[6]_i_9_n_0 ;
  wire \sext_ln39_mid2_v_reg_950_reg[10]_i_1_n_0 ;
  wire \sext_ln39_mid2_v_reg_950_reg[10]_i_1_n_1 ;
  wire \sext_ln39_mid2_v_reg_950_reg[10]_i_1_n_2 ;
  wire \sext_ln39_mid2_v_reg_950_reg[10]_i_1_n_3 ;
  wire \sext_ln39_mid2_v_reg_950_reg[10]_i_2_n_0 ;
  wire \sext_ln39_mid2_v_reg_950_reg[10]_i_2_n_1 ;
  wire \sext_ln39_mid2_v_reg_950_reg[10]_i_2_n_2 ;
  wire \sext_ln39_mid2_v_reg_950_reg[10]_i_2_n_3 ;
  wire \sext_ln39_mid2_v_reg_950_reg[14]_i_1_n_0 ;
  wire \sext_ln39_mid2_v_reg_950_reg[14]_i_1_n_1 ;
  wire \sext_ln39_mid2_v_reg_950_reg[14]_i_1_n_2 ;
  wire \sext_ln39_mid2_v_reg_950_reg[14]_i_1_n_3 ;
  wire \sext_ln39_mid2_v_reg_950_reg[14]_i_2_n_0 ;
  wire \sext_ln39_mid2_v_reg_950_reg[14]_i_2_n_1 ;
  wire \sext_ln39_mid2_v_reg_950_reg[14]_i_2_n_2 ;
  wire \sext_ln39_mid2_v_reg_950_reg[14]_i_2_n_3 ;
  wire \sext_ln39_mid2_v_reg_950_reg[18]_i_1_n_0 ;
  wire \sext_ln39_mid2_v_reg_950_reg[18]_i_1_n_1 ;
  wire \sext_ln39_mid2_v_reg_950_reg[18]_i_1_n_2 ;
  wire \sext_ln39_mid2_v_reg_950_reg[18]_i_1_n_3 ;
  wire \sext_ln39_mid2_v_reg_950_reg[18]_i_2_n_0 ;
  wire \sext_ln39_mid2_v_reg_950_reg[18]_i_2_n_1 ;
  wire \sext_ln39_mid2_v_reg_950_reg[18]_i_2_n_2 ;
  wire \sext_ln39_mid2_v_reg_950_reg[18]_i_2_n_3 ;
  wire \sext_ln39_mid2_v_reg_950_reg[22]_i_1_n_0 ;
  wire \sext_ln39_mid2_v_reg_950_reg[22]_i_1_n_1 ;
  wire \sext_ln39_mid2_v_reg_950_reg[22]_i_1_n_2 ;
  wire \sext_ln39_mid2_v_reg_950_reg[22]_i_1_n_3 ;
  wire \sext_ln39_mid2_v_reg_950_reg[22]_i_2_n_0 ;
  wire \sext_ln39_mid2_v_reg_950_reg[22]_i_2_n_1 ;
  wire \sext_ln39_mid2_v_reg_950_reg[22]_i_2_n_2 ;
  wire \sext_ln39_mid2_v_reg_950_reg[22]_i_2_n_3 ;
  wire \sext_ln39_mid2_v_reg_950_reg[26]_i_1_n_0 ;
  wire \sext_ln39_mid2_v_reg_950_reg[26]_i_1_n_1 ;
  wire \sext_ln39_mid2_v_reg_950_reg[26]_i_1_n_2 ;
  wire \sext_ln39_mid2_v_reg_950_reg[26]_i_1_n_3 ;
  wire \sext_ln39_mid2_v_reg_950_reg[26]_i_2_n_0 ;
  wire \sext_ln39_mid2_v_reg_950_reg[26]_i_2_n_1 ;
  wire \sext_ln39_mid2_v_reg_950_reg[26]_i_2_n_2 ;
  wire \sext_ln39_mid2_v_reg_950_reg[26]_i_2_n_3 ;
  wire \sext_ln39_mid2_v_reg_950_reg[2]_i_1_n_0 ;
  wire \sext_ln39_mid2_v_reg_950_reg[2]_i_1_n_1 ;
  wire \sext_ln39_mid2_v_reg_950_reg[2]_i_1_n_2 ;
  wire \sext_ln39_mid2_v_reg_950_reg[2]_i_1_n_3 ;
  wire \sext_ln39_mid2_v_reg_950_reg[30]_i_1_n_0 ;
  wire \sext_ln39_mid2_v_reg_950_reg[30]_i_1_n_1 ;
  wire \sext_ln39_mid2_v_reg_950_reg[30]_i_1_n_2 ;
  wire \sext_ln39_mid2_v_reg_950_reg[30]_i_1_n_3 ;
  wire \sext_ln39_mid2_v_reg_950_reg[30]_i_2_n_0 ;
  wire \sext_ln39_mid2_v_reg_950_reg[30]_i_2_n_1 ;
  wire \sext_ln39_mid2_v_reg_950_reg[30]_i_2_n_2 ;
  wire \sext_ln39_mid2_v_reg_950_reg[30]_i_2_n_3 ;
  wire \sext_ln39_mid2_v_reg_950_reg[34]_i_1_n_0 ;
  wire \sext_ln39_mid2_v_reg_950_reg[34]_i_1_n_1 ;
  wire \sext_ln39_mid2_v_reg_950_reg[34]_i_1_n_2 ;
  wire \sext_ln39_mid2_v_reg_950_reg[34]_i_1_n_3 ;
  wire \sext_ln39_mid2_v_reg_950_reg[34]_i_2_n_0 ;
  wire \sext_ln39_mid2_v_reg_950_reg[34]_i_2_n_1 ;
  wire \sext_ln39_mid2_v_reg_950_reg[34]_i_2_n_2 ;
  wire \sext_ln39_mid2_v_reg_950_reg[34]_i_2_n_3 ;
  wire \sext_ln39_mid2_v_reg_950_reg[38]_i_1_n_0 ;
  wire \sext_ln39_mid2_v_reg_950_reg[38]_i_1_n_1 ;
  wire \sext_ln39_mid2_v_reg_950_reg[38]_i_1_n_2 ;
  wire \sext_ln39_mid2_v_reg_950_reg[38]_i_1_n_3 ;
  wire \sext_ln39_mid2_v_reg_950_reg[38]_i_2_n_0 ;
  wire \sext_ln39_mid2_v_reg_950_reg[38]_i_2_n_1 ;
  wire \sext_ln39_mid2_v_reg_950_reg[38]_i_2_n_2 ;
  wire \sext_ln39_mid2_v_reg_950_reg[38]_i_2_n_3 ;
  wire \sext_ln39_mid2_v_reg_950_reg[42]_i_1_n_0 ;
  wire \sext_ln39_mid2_v_reg_950_reg[42]_i_1_n_1 ;
  wire \sext_ln39_mid2_v_reg_950_reg[42]_i_1_n_2 ;
  wire \sext_ln39_mid2_v_reg_950_reg[42]_i_1_n_3 ;
  wire \sext_ln39_mid2_v_reg_950_reg[42]_i_2_n_0 ;
  wire \sext_ln39_mid2_v_reg_950_reg[42]_i_2_n_1 ;
  wire \sext_ln39_mid2_v_reg_950_reg[42]_i_2_n_2 ;
  wire \sext_ln39_mid2_v_reg_950_reg[42]_i_2_n_3 ;
  wire \sext_ln39_mid2_v_reg_950_reg[46]_i_1_n_0 ;
  wire \sext_ln39_mid2_v_reg_950_reg[46]_i_1_n_1 ;
  wire \sext_ln39_mid2_v_reg_950_reg[46]_i_1_n_2 ;
  wire \sext_ln39_mid2_v_reg_950_reg[46]_i_1_n_3 ;
  wire \sext_ln39_mid2_v_reg_950_reg[46]_i_2_n_0 ;
  wire \sext_ln39_mid2_v_reg_950_reg[46]_i_2_n_1 ;
  wire \sext_ln39_mid2_v_reg_950_reg[46]_i_2_n_2 ;
  wire \sext_ln39_mid2_v_reg_950_reg[46]_i_2_n_3 ;
  wire \sext_ln39_mid2_v_reg_950_reg[50]_i_1_n_0 ;
  wire \sext_ln39_mid2_v_reg_950_reg[50]_i_1_n_1 ;
  wire \sext_ln39_mid2_v_reg_950_reg[50]_i_1_n_2 ;
  wire \sext_ln39_mid2_v_reg_950_reg[50]_i_1_n_3 ;
  wire \sext_ln39_mid2_v_reg_950_reg[50]_i_2_n_0 ;
  wire \sext_ln39_mid2_v_reg_950_reg[50]_i_2_n_1 ;
  wire \sext_ln39_mid2_v_reg_950_reg[50]_i_2_n_2 ;
  wire \sext_ln39_mid2_v_reg_950_reg[50]_i_2_n_3 ;
  wire \sext_ln39_mid2_v_reg_950_reg[54]_i_1_n_0 ;
  wire \sext_ln39_mid2_v_reg_950_reg[54]_i_1_n_1 ;
  wire \sext_ln39_mid2_v_reg_950_reg[54]_i_1_n_2 ;
  wire \sext_ln39_mid2_v_reg_950_reg[54]_i_1_n_3 ;
  wire \sext_ln39_mid2_v_reg_950_reg[54]_i_2_n_0 ;
  wire \sext_ln39_mid2_v_reg_950_reg[54]_i_2_n_1 ;
  wire \sext_ln39_mid2_v_reg_950_reg[54]_i_2_n_2 ;
  wire \sext_ln39_mid2_v_reg_950_reg[54]_i_2_n_3 ;
  wire \sext_ln39_mid2_v_reg_950_reg[58]_i_1_n_0 ;
  wire \sext_ln39_mid2_v_reg_950_reg[58]_i_1_n_1 ;
  wire \sext_ln39_mid2_v_reg_950_reg[58]_i_1_n_2 ;
  wire \sext_ln39_mid2_v_reg_950_reg[58]_i_1_n_3 ;
  wire \sext_ln39_mid2_v_reg_950_reg[58]_i_2_n_0 ;
  wire \sext_ln39_mid2_v_reg_950_reg[58]_i_2_n_1 ;
  wire \sext_ln39_mid2_v_reg_950_reg[58]_i_2_n_2 ;
  wire \sext_ln39_mid2_v_reg_950_reg[58]_i_2_n_3 ;
  wire [62:0]\sext_ln39_mid2_v_reg_950_reg[61]_0 ;
  wire \sext_ln39_mid2_v_reg_950_reg[61]_i_1_n_2 ;
  wire \sext_ln39_mid2_v_reg_950_reg[61]_i_1_n_3 ;
  wire \sext_ln39_mid2_v_reg_950_reg[61]_i_2_n_3 ;
  wire \sext_ln39_mid2_v_reg_950_reg[61]_i_3_n_0 ;
  wire \sext_ln39_mid2_v_reg_950_reg[61]_i_3_n_1 ;
  wire \sext_ln39_mid2_v_reg_950_reg[61]_i_3_n_2 ;
  wire \sext_ln39_mid2_v_reg_950_reg[61]_i_3_n_3 ;
  wire \sext_ln39_mid2_v_reg_950_reg[6]_i_1_n_0 ;
  wire \sext_ln39_mid2_v_reg_950_reg[6]_i_1_n_1 ;
  wire \sext_ln39_mid2_v_reg_950_reg[6]_i_1_n_2 ;
  wire \sext_ln39_mid2_v_reg_950_reg[6]_i_1_n_3 ;
  wire \sext_ln39_mid2_v_reg_950_reg[6]_i_2_n_0 ;
  wire \sext_ln39_mid2_v_reg_950_reg[6]_i_2_n_1 ;
  wire \sext_ln39_mid2_v_reg_950_reg[6]_i_2_n_2 ;
  wire \sext_ln39_mid2_v_reg_950_reg[6]_i_2_n_3 ;
  wire [61:0]tmp10_fu_548_p2;
  wire [61:0]tmp10_reg_929;
  wire \tmp10_reg_929[11]_i_2_n_0 ;
  wire \tmp10_reg_929[11]_i_3_n_0 ;
  wire \tmp10_reg_929[11]_i_4_n_0 ;
  wire \tmp10_reg_929[11]_i_5_n_0 ;
  wire \tmp10_reg_929[15]_i_2_n_0 ;
  wire \tmp10_reg_929[15]_i_3_n_0 ;
  wire \tmp10_reg_929[15]_i_4_n_0 ;
  wire \tmp10_reg_929[15]_i_5_n_0 ;
  wire \tmp10_reg_929[19]_i_2_n_0 ;
  wire \tmp10_reg_929[19]_i_3_n_0 ;
  wire \tmp10_reg_929[19]_i_4_n_0 ;
  wire \tmp10_reg_929[19]_i_5_n_0 ;
  wire \tmp10_reg_929[23]_i_2_n_0 ;
  wire \tmp10_reg_929[23]_i_3_n_0 ;
  wire \tmp10_reg_929[23]_i_4_n_0 ;
  wire \tmp10_reg_929[23]_i_5_n_0 ;
  wire \tmp10_reg_929[27]_i_2_n_0 ;
  wire \tmp10_reg_929[27]_i_3_n_0 ;
  wire \tmp10_reg_929[27]_i_4_n_0 ;
  wire \tmp10_reg_929[27]_i_5_n_0 ;
  wire \tmp10_reg_929[31]_i_2_n_0 ;
  wire \tmp10_reg_929[31]_i_3_n_0 ;
  wire \tmp10_reg_929[31]_i_4_n_0 ;
  wire \tmp10_reg_929[31]_i_5_n_0 ;
  wire \tmp10_reg_929[3]_i_2_n_0 ;
  wire \tmp10_reg_929[3]_i_3_n_0 ;
  wire \tmp10_reg_929[3]_i_4_n_0 ;
  wire \tmp10_reg_929[3]_i_5_n_0 ;
  wire \tmp10_reg_929[7]_i_2_n_0 ;
  wire \tmp10_reg_929[7]_i_3_n_0 ;
  wire \tmp10_reg_929[7]_i_4_n_0 ;
  wire \tmp10_reg_929[7]_i_5_n_0 ;
  wire [61:0]tmp10_reg_929_pp0_iter3_reg;
  wire \tmp10_reg_929_reg[11]_i_1_n_0 ;
  wire \tmp10_reg_929_reg[11]_i_1_n_1 ;
  wire \tmp10_reg_929_reg[11]_i_1_n_2 ;
  wire \tmp10_reg_929_reg[11]_i_1_n_3 ;
  wire \tmp10_reg_929_reg[15]_i_1_n_0 ;
  wire \tmp10_reg_929_reg[15]_i_1_n_1 ;
  wire \tmp10_reg_929_reg[15]_i_1_n_2 ;
  wire \tmp10_reg_929_reg[15]_i_1_n_3 ;
  wire \tmp10_reg_929_reg[19]_i_1_n_0 ;
  wire \tmp10_reg_929_reg[19]_i_1_n_1 ;
  wire \tmp10_reg_929_reg[19]_i_1_n_2 ;
  wire \tmp10_reg_929_reg[19]_i_1_n_3 ;
  wire \tmp10_reg_929_reg[23]_i_1_n_0 ;
  wire \tmp10_reg_929_reg[23]_i_1_n_1 ;
  wire \tmp10_reg_929_reg[23]_i_1_n_2 ;
  wire \tmp10_reg_929_reg[23]_i_1_n_3 ;
  wire \tmp10_reg_929_reg[27]_i_1_n_0 ;
  wire \tmp10_reg_929_reg[27]_i_1_n_1 ;
  wire \tmp10_reg_929_reg[27]_i_1_n_2 ;
  wire \tmp10_reg_929_reg[27]_i_1_n_3 ;
  wire \tmp10_reg_929_reg[31]_i_1_n_0 ;
  wire \tmp10_reg_929_reg[31]_i_1_n_1 ;
  wire \tmp10_reg_929_reg[31]_i_1_n_2 ;
  wire \tmp10_reg_929_reg[31]_i_1_n_3 ;
  wire \tmp10_reg_929_reg[35]_i_1_n_0 ;
  wire \tmp10_reg_929_reg[35]_i_1_n_1 ;
  wire \tmp10_reg_929_reg[35]_i_1_n_2 ;
  wire \tmp10_reg_929_reg[35]_i_1_n_3 ;
  wire \tmp10_reg_929_reg[39]_i_1_n_0 ;
  wire \tmp10_reg_929_reg[39]_i_1_n_1 ;
  wire \tmp10_reg_929_reg[39]_i_1_n_2 ;
  wire \tmp10_reg_929_reg[39]_i_1_n_3 ;
  wire \tmp10_reg_929_reg[3]_i_1_n_0 ;
  wire \tmp10_reg_929_reg[3]_i_1_n_1 ;
  wire \tmp10_reg_929_reg[3]_i_1_n_2 ;
  wire \tmp10_reg_929_reg[3]_i_1_n_3 ;
  wire \tmp10_reg_929_reg[43]_i_1_n_0 ;
  wire \tmp10_reg_929_reg[43]_i_1_n_1 ;
  wire \tmp10_reg_929_reg[43]_i_1_n_2 ;
  wire \tmp10_reg_929_reg[43]_i_1_n_3 ;
  wire \tmp10_reg_929_reg[47]_i_1_n_0 ;
  wire \tmp10_reg_929_reg[47]_i_1_n_1 ;
  wire \tmp10_reg_929_reg[47]_i_1_n_2 ;
  wire \tmp10_reg_929_reg[47]_i_1_n_3 ;
  wire \tmp10_reg_929_reg[51]_i_1_n_0 ;
  wire \tmp10_reg_929_reg[51]_i_1_n_1 ;
  wire \tmp10_reg_929_reg[51]_i_1_n_2 ;
  wire \tmp10_reg_929_reg[51]_i_1_n_3 ;
  wire \tmp10_reg_929_reg[55]_i_1_n_0 ;
  wire \tmp10_reg_929_reg[55]_i_1_n_1 ;
  wire \tmp10_reg_929_reg[55]_i_1_n_2 ;
  wire \tmp10_reg_929_reg[55]_i_1_n_3 ;
  wire \tmp10_reg_929_reg[59]_i_1_n_0 ;
  wire \tmp10_reg_929_reg[59]_i_1_n_1 ;
  wire \tmp10_reg_929_reg[59]_i_1_n_2 ;
  wire \tmp10_reg_929_reg[59]_i_1_n_3 ;
  wire \tmp10_reg_929_reg[61]_i_1_n_3 ;
  wire \tmp10_reg_929_reg[7]_i_1_n_0 ;
  wire \tmp10_reg_929_reg[7]_i_1_n_1 ;
  wire \tmp10_reg_929_reg[7]_i_1_n_2 ;
  wire \tmp10_reg_929_reg[7]_i_1_n_3 ;
  wire [31:0]tmp3_cast_mid144_cast_reg_780;
  wire [31:0]\tmp3_cast_mid144_cast_reg_780_reg[31]_0 ;
  wire [32:0]tmp3_fu_480_p2;
  wire [32:0]tmp3_mid1_fu_488_p2;
  wire [32:0]tmp3_mid1_reg_914;
  wire \tmp3_mid1_reg_914[11]_i_2_n_0 ;
  wire \tmp3_mid1_reg_914[11]_i_3_n_0 ;
  wire \tmp3_mid1_reg_914[11]_i_4_n_0 ;
  wire \tmp3_mid1_reg_914[11]_i_5_n_0 ;
  wire \tmp3_mid1_reg_914[15]_i_2_n_0 ;
  wire \tmp3_mid1_reg_914[15]_i_3_n_0 ;
  wire \tmp3_mid1_reg_914[15]_i_4_n_0 ;
  wire \tmp3_mid1_reg_914[15]_i_5_n_0 ;
  wire \tmp3_mid1_reg_914[19]_i_2_n_0 ;
  wire \tmp3_mid1_reg_914[19]_i_3_n_0 ;
  wire \tmp3_mid1_reg_914[19]_i_4_n_0 ;
  wire \tmp3_mid1_reg_914[19]_i_5_n_0 ;
  wire \tmp3_mid1_reg_914[23]_i_2_n_0 ;
  wire \tmp3_mid1_reg_914[23]_i_3_n_0 ;
  wire \tmp3_mid1_reg_914[23]_i_4_n_0 ;
  wire \tmp3_mid1_reg_914[23]_i_5_n_0 ;
  wire \tmp3_mid1_reg_914[27]_i_2_n_0 ;
  wire \tmp3_mid1_reg_914[27]_i_3_n_0 ;
  wire \tmp3_mid1_reg_914[27]_i_4_n_0 ;
  wire \tmp3_mid1_reg_914[27]_i_5_n_0 ;
  wire \tmp3_mid1_reg_914[31]_i_2_n_0 ;
  wire \tmp3_mid1_reg_914[31]_i_3_n_0 ;
  wire \tmp3_mid1_reg_914[31]_i_4_n_0 ;
  wire \tmp3_mid1_reg_914[31]_i_5_n_0 ;
  wire \tmp3_mid1_reg_914[3]_i_2_n_0 ;
  wire \tmp3_mid1_reg_914[3]_i_3_n_0 ;
  wire \tmp3_mid1_reg_914[3]_i_4_n_0 ;
  wire \tmp3_mid1_reg_914[3]_i_5_n_0 ;
  wire \tmp3_mid1_reg_914[7]_i_2_n_0 ;
  wire \tmp3_mid1_reg_914[7]_i_3_n_0 ;
  wire \tmp3_mid1_reg_914[7]_i_4_n_0 ;
  wire \tmp3_mid1_reg_914[7]_i_5_n_0 ;
  wire \tmp3_mid1_reg_914_reg[11]_i_1_n_0 ;
  wire \tmp3_mid1_reg_914_reg[11]_i_1_n_1 ;
  wire \tmp3_mid1_reg_914_reg[11]_i_1_n_2 ;
  wire \tmp3_mid1_reg_914_reg[11]_i_1_n_3 ;
  wire \tmp3_mid1_reg_914_reg[15]_i_1_n_0 ;
  wire \tmp3_mid1_reg_914_reg[15]_i_1_n_1 ;
  wire \tmp3_mid1_reg_914_reg[15]_i_1_n_2 ;
  wire \tmp3_mid1_reg_914_reg[15]_i_1_n_3 ;
  wire \tmp3_mid1_reg_914_reg[19]_i_1_n_0 ;
  wire \tmp3_mid1_reg_914_reg[19]_i_1_n_1 ;
  wire \tmp3_mid1_reg_914_reg[19]_i_1_n_2 ;
  wire \tmp3_mid1_reg_914_reg[19]_i_1_n_3 ;
  wire \tmp3_mid1_reg_914_reg[23]_i_1_n_0 ;
  wire \tmp3_mid1_reg_914_reg[23]_i_1_n_1 ;
  wire \tmp3_mid1_reg_914_reg[23]_i_1_n_2 ;
  wire \tmp3_mid1_reg_914_reg[23]_i_1_n_3 ;
  wire \tmp3_mid1_reg_914_reg[27]_i_1_n_0 ;
  wire \tmp3_mid1_reg_914_reg[27]_i_1_n_1 ;
  wire \tmp3_mid1_reg_914_reg[27]_i_1_n_2 ;
  wire \tmp3_mid1_reg_914_reg[27]_i_1_n_3 ;
  wire \tmp3_mid1_reg_914_reg[31]_i_1_n_0 ;
  wire \tmp3_mid1_reg_914_reg[31]_i_1_n_1 ;
  wire \tmp3_mid1_reg_914_reg[31]_i_1_n_2 ;
  wire \tmp3_mid1_reg_914_reg[31]_i_1_n_3 ;
  wire \tmp3_mid1_reg_914_reg[3]_i_1_n_0 ;
  wire \tmp3_mid1_reg_914_reg[3]_i_1_n_1 ;
  wire \tmp3_mid1_reg_914_reg[3]_i_1_n_2 ;
  wire \tmp3_mid1_reg_914_reg[3]_i_1_n_3 ;
  wire \tmp3_mid1_reg_914_reg[7]_i_1_n_0 ;
  wire \tmp3_mid1_reg_914_reg[7]_i_1_n_1 ;
  wire \tmp3_mid1_reg_914_reg[7]_i_1_n_2 ;
  wire \tmp3_mid1_reg_914_reg[7]_i_1_n_3 ;
  wire [32:0]tmp3_reg_903;
  wire tmp3_reg_9030;
  wire \tmp3_reg_903[11]_i_2_n_0 ;
  wire \tmp3_reg_903[11]_i_3_n_0 ;
  wire \tmp3_reg_903[11]_i_4_n_0 ;
  wire \tmp3_reg_903[11]_i_5_n_0 ;
  wire \tmp3_reg_903[15]_i_2_n_0 ;
  wire \tmp3_reg_903[15]_i_3_n_0 ;
  wire \tmp3_reg_903[15]_i_4_n_0 ;
  wire \tmp3_reg_903[15]_i_5_n_0 ;
  wire \tmp3_reg_903[19]_i_2_n_0 ;
  wire \tmp3_reg_903[19]_i_3_n_0 ;
  wire \tmp3_reg_903[19]_i_4_n_0 ;
  wire \tmp3_reg_903[19]_i_5_n_0 ;
  wire \tmp3_reg_903[23]_i_2_n_0 ;
  wire \tmp3_reg_903[23]_i_3_n_0 ;
  wire \tmp3_reg_903[23]_i_4_n_0 ;
  wire \tmp3_reg_903[23]_i_5_n_0 ;
  wire \tmp3_reg_903[27]_i_2_n_0 ;
  wire \tmp3_reg_903[27]_i_3_n_0 ;
  wire \tmp3_reg_903[27]_i_4_n_0 ;
  wire \tmp3_reg_903[27]_i_5_n_0 ;
  wire \tmp3_reg_903[31]_i_2_n_0 ;
  wire \tmp3_reg_903[31]_i_3_n_0 ;
  wire \tmp3_reg_903[31]_i_4_n_0 ;
  wire \tmp3_reg_903[31]_i_5_n_0 ;
  wire \tmp3_reg_903[32]_i_3_n_0 ;
  wire \tmp3_reg_903[3]_i_2_n_0 ;
  wire \tmp3_reg_903[3]_i_3_n_0 ;
  wire \tmp3_reg_903[3]_i_4_n_0 ;
  wire \tmp3_reg_903[3]_i_5_n_0 ;
  wire \tmp3_reg_903[7]_i_2_n_0 ;
  wire \tmp3_reg_903[7]_i_3_n_0 ;
  wire \tmp3_reg_903[7]_i_4_n_0 ;
  wire \tmp3_reg_903[7]_i_5_n_0 ;
  wire \tmp3_reg_903_reg[11]_i_1_n_0 ;
  wire \tmp3_reg_903_reg[11]_i_1_n_1 ;
  wire \tmp3_reg_903_reg[11]_i_1_n_2 ;
  wire \tmp3_reg_903_reg[11]_i_1_n_3 ;
  wire \tmp3_reg_903_reg[15]_i_1_n_0 ;
  wire \tmp3_reg_903_reg[15]_i_1_n_1 ;
  wire \tmp3_reg_903_reg[15]_i_1_n_2 ;
  wire \tmp3_reg_903_reg[15]_i_1_n_3 ;
  wire \tmp3_reg_903_reg[19]_i_1_n_0 ;
  wire \tmp3_reg_903_reg[19]_i_1_n_1 ;
  wire \tmp3_reg_903_reg[19]_i_1_n_2 ;
  wire \tmp3_reg_903_reg[19]_i_1_n_3 ;
  wire \tmp3_reg_903_reg[23]_i_1_n_0 ;
  wire \tmp3_reg_903_reg[23]_i_1_n_1 ;
  wire \tmp3_reg_903_reg[23]_i_1_n_2 ;
  wire \tmp3_reg_903_reg[23]_i_1_n_3 ;
  wire \tmp3_reg_903_reg[27]_i_1_n_0 ;
  wire \tmp3_reg_903_reg[27]_i_1_n_1 ;
  wire \tmp3_reg_903_reg[27]_i_1_n_2 ;
  wire \tmp3_reg_903_reg[27]_i_1_n_3 ;
  wire \tmp3_reg_903_reg[31]_i_1_n_0 ;
  wire \tmp3_reg_903_reg[31]_i_1_n_1 ;
  wire \tmp3_reg_903_reg[31]_i_1_n_2 ;
  wire \tmp3_reg_903_reg[31]_i_1_n_3 ;
  wire \tmp3_reg_903_reg[3]_i_1_n_0 ;
  wire \tmp3_reg_903_reg[3]_i_1_n_1 ;
  wire \tmp3_reg_903_reg[3]_i_1_n_2 ;
  wire \tmp3_reg_903_reg[3]_i_1_n_3 ;
  wire \tmp3_reg_903_reg[7]_i_1_n_0 ;
  wire \tmp3_reg_903_reg[7]_i_1_n_1 ;
  wire \tmp3_reg_903_reg[7]_i_1_n_2 ;
  wire \tmp3_reg_903_reg[7]_i_1_n_3 ;
  wire [31:0]tmp_product;
  wire [31:0]tmp_product__0;
  wire [15:0]tmp_product__1;
  wire [31:0]trunc_ln1_reg_981;
  wire [31:0]x_V_cast13_cast_reg_770;
  wire [31:0]\x_V_cast13_cast_reg_770_reg[31]_0 ;
  wire [3:3]\NLW_acc_fu_108_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmem_addr_1_reg_955_reg[61]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_1_reg_955_reg[61]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_reg_939_reg[3]_i_6_O_UNCONNECTED ;
  wire [3:1]\NLW_gmem_addr_reg_939_reg[61]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_reg_939_reg[61]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_reg_939_reg[61]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_reg_939_reg[61]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_iChannel_V_fu_124_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten68_fu_128_reg[95]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten68_fu_128_reg[95]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten_fu_120_reg[63]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten_fu_120_reg[63]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_op2_fu_112_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_op2_fu_112_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_select_ln1027_5_reg_861_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_select_ln1027_5_reg_861_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln1027_5_reg_861_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln1027_5_reg_861_reg[0]_i_7_O_UNCONNECTED ;
  wire [0:0]\NLW_sext_ln39_mid2_v_reg_950_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_sext_ln39_mid2_v_reg_950_reg[61]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sext_ln39_mid2_v_reg_950_reg[61]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sext_ln39_mid2_v_reg_950_reg[61]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_sext_ln39_mid2_v_reg_950_reg[61]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp10_reg_929_reg[61]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp10_reg_929_reg[61]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp3_mid1_reg_914_reg[32]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp3_mid1_reg_914_reg[32]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp3_reg_903_reg[32]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp3_reg_903_reg[32]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8088000080888088)) 
    \acc_fu_108[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(gmem_ARREADY),
        .I3(ap_enable_reg_pp0_iter6),
        .I4(gmem_RVALID),
        .I5(ap_enable_reg_pp0_iter7),
        .O(acc_fu_10802_out));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_108[0]_i_3 
       (.I0(trunc_ln1_reg_981[3]),
        .I1(din[3]),
        .O(\acc_fu_108[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_108[0]_i_4 
       (.I0(trunc_ln1_reg_981[2]),
        .I1(din[2]),
        .O(\acc_fu_108[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_108[0]_i_5 
       (.I0(trunc_ln1_reg_981[1]),
        .I1(din[1]),
        .O(\acc_fu_108[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_108[0]_i_6 
       (.I0(trunc_ln1_reg_981[0]),
        .I1(din[0]),
        .O(\acc_fu_108[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_108[12]_i_2 
       (.I0(trunc_ln1_reg_981[15]),
        .I1(din[15]),
        .O(\acc_fu_108[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_108[12]_i_3 
       (.I0(trunc_ln1_reg_981[14]),
        .I1(din[14]),
        .O(\acc_fu_108[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_108[12]_i_4 
       (.I0(trunc_ln1_reg_981[13]),
        .I1(din[13]),
        .O(\acc_fu_108[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_108[12]_i_5 
       (.I0(trunc_ln1_reg_981[12]),
        .I1(din[12]),
        .O(\acc_fu_108[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_108[16]_i_2 
       (.I0(trunc_ln1_reg_981[19]),
        .I1(din[19]),
        .O(\acc_fu_108[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_108[16]_i_3 
       (.I0(trunc_ln1_reg_981[18]),
        .I1(din[18]),
        .O(\acc_fu_108[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_108[16]_i_4 
       (.I0(trunc_ln1_reg_981[17]),
        .I1(din[17]),
        .O(\acc_fu_108[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_108[16]_i_5 
       (.I0(trunc_ln1_reg_981[16]),
        .I1(din[16]),
        .O(\acc_fu_108[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_108[20]_i_2 
       (.I0(trunc_ln1_reg_981[23]),
        .I1(din[23]),
        .O(\acc_fu_108[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_108[20]_i_3 
       (.I0(trunc_ln1_reg_981[22]),
        .I1(din[22]),
        .O(\acc_fu_108[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_108[20]_i_4 
       (.I0(trunc_ln1_reg_981[21]),
        .I1(din[21]),
        .O(\acc_fu_108[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_108[20]_i_5 
       (.I0(trunc_ln1_reg_981[20]),
        .I1(din[20]),
        .O(\acc_fu_108[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_108[24]_i_2 
       (.I0(trunc_ln1_reg_981[27]),
        .I1(din[27]),
        .O(\acc_fu_108[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_108[24]_i_3 
       (.I0(trunc_ln1_reg_981[26]),
        .I1(din[26]),
        .O(\acc_fu_108[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_108[24]_i_4 
       (.I0(trunc_ln1_reg_981[25]),
        .I1(din[25]),
        .O(\acc_fu_108[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_108[24]_i_5 
       (.I0(trunc_ln1_reg_981[24]),
        .I1(din[24]),
        .O(\acc_fu_108[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_108[28]_i_2 
       (.I0(din[31]),
        .I1(trunc_ln1_reg_981[31]),
        .O(\acc_fu_108[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_108[28]_i_3 
       (.I0(trunc_ln1_reg_981[30]),
        .I1(din[30]),
        .O(\acc_fu_108[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_108[28]_i_4 
       (.I0(trunc_ln1_reg_981[29]),
        .I1(din[29]),
        .O(\acc_fu_108[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_108[28]_i_5 
       (.I0(trunc_ln1_reg_981[28]),
        .I1(din[28]),
        .O(\acc_fu_108[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_108[4]_i_2 
       (.I0(trunc_ln1_reg_981[7]),
        .I1(din[7]),
        .O(\acc_fu_108[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_108[4]_i_3 
       (.I0(trunc_ln1_reg_981[6]),
        .I1(din[6]),
        .O(\acc_fu_108[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_108[4]_i_4 
       (.I0(trunc_ln1_reg_981[5]),
        .I1(din[5]),
        .O(\acc_fu_108[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_108[4]_i_5 
       (.I0(trunc_ln1_reg_981[4]),
        .I1(din[4]),
        .O(\acc_fu_108[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_108[8]_i_2 
       (.I0(trunc_ln1_reg_981[11]),
        .I1(din[11]),
        .O(\acc_fu_108[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_108[8]_i_3 
       (.I0(trunc_ln1_reg_981[10]),
        .I1(din[10]),
        .O(\acc_fu_108[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_108[8]_i_4 
       (.I0(trunc_ln1_reg_981[9]),
        .I1(din[9]),
        .O(\acc_fu_108[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_108[8]_i_5 
       (.I0(trunc_ln1_reg_981[8]),
        .I1(din[8]),
        .O(\acc_fu_108[8]_i_5_n_0 ));
  FDRE \acc_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(acc_fu_10802_out),
        .D(\acc_fu_108_reg[0]_i_2_n_7 ),
        .Q(din[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \acc_fu_108_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\acc_fu_108_reg[0]_i_2_n_0 ,\acc_fu_108_reg[0]_i_2_n_1 ,\acc_fu_108_reg[0]_i_2_n_2 ,\acc_fu_108_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln1_reg_981[3:0]),
        .O({\acc_fu_108_reg[0]_i_2_n_4 ,\acc_fu_108_reg[0]_i_2_n_5 ,\acc_fu_108_reg[0]_i_2_n_6 ,\acc_fu_108_reg[0]_i_2_n_7 }),
        .S({\acc_fu_108[0]_i_3_n_0 ,\acc_fu_108[0]_i_4_n_0 ,\acc_fu_108[0]_i_5_n_0 ,\acc_fu_108[0]_i_6_n_0 }));
  FDRE \acc_fu_108_reg[10] 
       (.C(ap_clk),
        .CE(acc_fu_10802_out),
        .D(\acc_fu_108_reg[8]_i_1_n_5 ),
        .Q(din[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \acc_fu_108_reg[11] 
       (.C(ap_clk),
        .CE(acc_fu_10802_out),
        .D(\acc_fu_108_reg[8]_i_1_n_4 ),
        .Q(din[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \acc_fu_108_reg[12] 
       (.C(ap_clk),
        .CE(acc_fu_10802_out),
        .D(\acc_fu_108_reg[12]_i_1_n_7 ),
        .Q(din[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \acc_fu_108_reg[12]_i_1 
       (.CI(\acc_fu_108_reg[8]_i_1_n_0 ),
        .CO({\acc_fu_108_reg[12]_i_1_n_0 ,\acc_fu_108_reg[12]_i_1_n_1 ,\acc_fu_108_reg[12]_i_1_n_2 ,\acc_fu_108_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln1_reg_981[15:12]),
        .O({\acc_fu_108_reg[12]_i_1_n_4 ,\acc_fu_108_reg[12]_i_1_n_5 ,\acc_fu_108_reg[12]_i_1_n_6 ,\acc_fu_108_reg[12]_i_1_n_7 }),
        .S({\acc_fu_108[12]_i_2_n_0 ,\acc_fu_108[12]_i_3_n_0 ,\acc_fu_108[12]_i_4_n_0 ,\acc_fu_108[12]_i_5_n_0 }));
  FDRE \acc_fu_108_reg[13] 
       (.C(ap_clk),
        .CE(acc_fu_10802_out),
        .D(\acc_fu_108_reg[12]_i_1_n_6 ),
        .Q(din[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \acc_fu_108_reg[14] 
       (.C(ap_clk),
        .CE(acc_fu_10802_out),
        .D(\acc_fu_108_reg[12]_i_1_n_5 ),
        .Q(din[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \acc_fu_108_reg[15] 
       (.C(ap_clk),
        .CE(acc_fu_10802_out),
        .D(\acc_fu_108_reg[12]_i_1_n_4 ),
        .Q(din[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \acc_fu_108_reg[16] 
       (.C(ap_clk),
        .CE(acc_fu_10802_out),
        .D(\acc_fu_108_reg[16]_i_1_n_7 ),
        .Q(din[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \acc_fu_108_reg[16]_i_1 
       (.CI(\acc_fu_108_reg[12]_i_1_n_0 ),
        .CO({\acc_fu_108_reg[16]_i_1_n_0 ,\acc_fu_108_reg[16]_i_1_n_1 ,\acc_fu_108_reg[16]_i_1_n_2 ,\acc_fu_108_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln1_reg_981[19:16]),
        .O({\acc_fu_108_reg[16]_i_1_n_4 ,\acc_fu_108_reg[16]_i_1_n_5 ,\acc_fu_108_reg[16]_i_1_n_6 ,\acc_fu_108_reg[16]_i_1_n_7 }),
        .S({\acc_fu_108[16]_i_2_n_0 ,\acc_fu_108[16]_i_3_n_0 ,\acc_fu_108[16]_i_4_n_0 ,\acc_fu_108[16]_i_5_n_0 }));
  FDRE \acc_fu_108_reg[17] 
       (.C(ap_clk),
        .CE(acc_fu_10802_out),
        .D(\acc_fu_108_reg[16]_i_1_n_6 ),
        .Q(din[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \acc_fu_108_reg[18] 
       (.C(ap_clk),
        .CE(acc_fu_10802_out),
        .D(\acc_fu_108_reg[16]_i_1_n_5 ),
        .Q(din[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \acc_fu_108_reg[19] 
       (.C(ap_clk),
        .CE(acc_fu_10802_out),
        .D(\acc_fu_108_reg[16]_i_1_n_4 ),
        .Q(din[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \acc_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(acc_fu_10802_out),
        .D(\acc_fu_108_reg[0]_i_2_n_6 ),
        .Q(din[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \acc_fu_108_reg[20] 
       (.C(ap_clk),
        .CE(acc_fu_10802_out),
        .D(\acc_fu_108_reg[20]_i_1_n_7 ),
        .Q(din[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \acc_fu_108_reg[20]_i_1 
       (.CI(\acc_fu_108_reg[16]_i_1_n_0 ),
        .CO({\acc_fu_108_reg[20]_i_1_n_0 ,\acc_fu_108_reg[20]_i_1_n_1 ,\acc_fu_108_reg[20]_i_1_n_2 ,\acc_fu_108_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln1_reg_981[23:20]),
        .O({\acc_fu_108_reg[20]_i_1_n_4 ,\acc_fu_108_reg[20]_i_1_n_5 ,\acc_fu_108_reg[20]_i_1_n_6 ,\acc_fu_108_reg[20]_i_1_n_7 }),
        .S({\acc_fu_108[20]_i_2_n_0 ,\acc_fu_108[20]_i_3_n_0 ,\acc_fu_108[20]_i_4_n_0 ,\acc_fu_108[20]_i_5_n_0 }));
  FDRE \acc_fu_108_reg[21] 
       (.C(ap_clk),
        .CE(acc_fu_10802_out),
        .D(\acc_fu_108_reg[20]_i_1_n_6 ),
        .Q(din[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \acc_fu_108_reg[22] 
       (.C(ap_clk),
        .CE(acc_fu_10802_out),
        .D(\acc_fu_108_reg[20]_i_1_n_5 ),
        .Q(din[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \acc_fu_108_reg[23] 
       (.C(ap_clk),
        .CE(acc_fu_10802_out),
        .D(\acc_fu_108_reg[20]_i_1_n_4 ),
        .Q(din[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \acc_fu_108_reg[24] 
       (.C(ap_clk),
        .CE(acc_fu_10802_out),
        .D(\acc_fu_108_reg[24]_i_1_n_7 ),
        .Q(din[24]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \acc_fu_108_reg[24]_i_1 
       (.CI(\acc_fu_108_reg[20]_i_1_n_0 ),
        .CO({\acc_fu_108_reg[24]_i_1_n_0 ,\acc_fu_108_reg[24]_i_1_n_1 ,\acc_fu_108_reg[24]_i_1_n_2 ,\acc_fu_108_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln1_reg_981[27:24]),
        .O({\acc_fu_108_reg[24]_i_1_n_4 ,\acc_fu_108_reg[24]_i_1_n_5 ,\acc_fu_108_reg[24]_i_1_n_6 ,\acc_fu_108_reg[24]_i_1_n_7 }),
        .S({\acc_fu_108[24]_i_2_n_0 ,\acc_fu_108[24]_i_3_n_0 ,\acc_fu_108[24]_i_4_n_0 ,\acc_fu_108[24]_i_5_n_0 }));
  FDRE \acc_fu_108_reg[25] 
       (.C(ap_clk),
        .CE(acc_fu_10802_out),
        .D(\acc_fu_108_reg[24]_i_1_n_6 ),
        .Q(din[25]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \acc_fu_108_reg[26] 
       (.C(ap_clk),
        .CE(acc_fu_10802_out),
        .D(\acc_fu_108_reg[24]_i_1_n_5 ),
        .Q(din[26]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \acc_fu_108_reg[27] 
       (.C(ap_clk),
        .CE(acc_fu_10802_out),
        .D(\acc_fu_108_reg[24]_i_1_n_4 ),
        .Q(din[27]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \acc_fu_108_reg[28] 
       (.C(ap_clk),
        .CE(acc_fu_10802_out),
        .D(\acc_fu_108_reg[28]_i_1_n_7 ),
        .Q(din[28]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \acc_fu_108_reg[28]_i_1 
       (.CI(\acc_fu_108_reg[24]_i_1_n_0 ),
        .CO({\NLW_acc_fu_108_reg[28]_i_1_CO_UNCONNECTED [3],\acc_fu_108_reg[28]_i_1_n_1 ,\acc_fu_108_reg[28]_i_1_n_2 ,\acc_fu_108_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln1_reg_981[30:28]}),
        .O({\acc_fu_108_reg[28]_i_1_n_4 ,\acc_fu_108_reg[28]_i_1_n_5 ,\acc_fu_108_reg[28]_i_1_n_6 ,\acc_fu_108_reg[28]_i_1_n_7 }),
        .S({\acc_fu_108[28]_i_2_n_0 ,\acc_fu_108[28]_i_3_n_0 ,\acc_fu_108[28]_i_4_n_0 ,\acc_fu_108[28]_i_5_n_0 }));
  FDRE \acc_fu_108_reg[29] 
       (.C(ap_clk),
        .CE(acc_fu_10802_out),
        .D(\acc_fu_108_reg[28]_i_1_n_6 ),
        .Q(din[29]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \acc_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(acc_fu_10802_out),
        .D(\acc_fu_108_reg[0]_i_2_n_5 ),
        .Q(din[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \acc_fu_108_reg[30] 
       (.C(ap_clk),
        .CE(acc_fu_10802_out),
        .D(\acc_fu_108_reg[28]_i_1_n_5 ),
        .Q(din[30]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \acc_fu_108_reg[31] 
       (.C(ap_clk),
        .CE(acc_fu_10802_out),
        .D(\acc_fu_108_reg[28]_i_1_n_4 ),
        .Q(din[31]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \acc_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(acc_fu_10802_out),
        .D(\acc_fu_108_reg[0]_i_2_n_4 ),
        .Q(din[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \acc_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(acc_fu_10802_out),
        .D(\acc_fu_108_reg[4]_i_1_n_7 ),
        .Q(din[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \acc_fu_108_reg[4]_i_1 
       (.CI(\acc_fu_108_reg[0]_i_2_n_0 ),
        .CO({\acc_fu_108_reg[4]_i_1_n_0 ,\acc_fu_108_reg[4]_i_1_n_1 ,\acc_fu_108_reg[4]_i_1_n_2 ,\acc_fu_108_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln1_reg_981[7:4]),
        .O({\acc_fu_108_reg[4]_i_1_n_4 ,\acc_fu_108_reg[4]_i_1_n_5 ,\acc_fu_108_reg[4]_i_1_n_6 ,\acc_fu_108_reg[4]_i_1_n_7 }),
        .S({\acc_fu_108[4]_i_2_n_0 ,\acc_fu_108[4]_i_3_n_0 ,\acc_fu_108[4]_i_4_n_0 ,\acc_fu_108[4]_i_5_n_0 }));
  FDRE \acc_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(acc_fu_10802_out),
        .D(\acc_fu_108_reg[4]_i_1_n_6 ),
        .Q(din[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \acc_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(acc_fu_10802_out),
        .D(\acc_fu_108_reg[4]_i_1_n_5 ),
        .Q(din[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \acc_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(acc_fu_10802_out),
        .D(\acc_fu_108_reg[4]_i_1_n_4 ),
        .Q(din[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \acc_fu_108_reg[8] 
       (.C(ap_clk),
        .CE(acc_fu_10802_out),
        .D(\acc_fu_108_reg[8]_i_1_n_7 ),
        .Q(din[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \acc_fu_108_reg[8]_i_1 
       (.CI(\acc_fu_108_reg[4]_i_1_n_0 ),
        .CO({\acc_fu_108_reg[8]_i_1_n_0 ,\acc_fu_108_reg[8]_i_1_n_1 ,\acc_fu_108_reg[8]_i_1_n_2 ,\acc_fu_108_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln1_reg_981[11:8]),
        .O({\acc_fu_108_reg[8]_i_1_n_4 ,\acc_fu_108_reg[8]_i_1_n_5 ,\acc_fu_108_reg[8]_i_1_n_6 ,\acc_fu_108_reg[8]_i_1_n_7 }),
        .S({\acc_fu_108[8]_i_2_n_0 ,\acc_fu_108[8]_i_3_n_0 ,\acc_fu_108[8]_i_4_n_0 ,\acc_fu_108[8]_i_5_n_0 }));
  FDRE \acc_fu_108_reg[9] 
       (.C(ap_clk),
        .CE(acc_fu_10802_out),
        .D(\acc_fu_108_reg[8]_i_1_n_6 ),
        .Q(din[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \add_ln840_1_reg_869_reg[0] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(add_ln840_1_fu_387_p2[0]),
        .Q(add_ln840_1_reg_869[0]),
        .R(1'b0));
  FDRE \add_ln840_1_reg_869_reg[10] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(add_ln840_1_fu_387_p2[10]),
        .Q(add_ln840_1_reg_869[10]),
        .R(1'b0));
  FDRE \add_ln840_1_reg_869_reg[11] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(add_ln840_1_fu_387_p2[11]),
        .Q(add_ln840_1_reg_869[11]),
        .R(1'b0));
  FDRE \add_ln840_1_reg_869_reg[12] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(add_ln840_1_fu_387_p2[12]),
        .Q(add_ln840_1_reg_869[12]),
        .R(1'b0));
  FDRE \add_ln840_1_reg_869_reg[13] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(add_ln840_1_fu_387_p2[13]),
        .Q(add_ln840_1_reg_869[13]),
        .R(1'b0));
  FDRE \add_ln840_1_reg_869_reg[14] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(add_ln840_1_fu_387_p2[14]),
        .Q(add_ln840_1_reg_869[14]),
        .R(1'b0));
  FDRE \add_ln840_1_reg_869_reg[15] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(add_ln840_1_fu_387_p2[15]),
        .Q(add_ln840_1_reg_869[15]),
        .R(1'b0));
  FDRE \add_ln840_1_reg_869_reg[16] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(add_ln840_1_fu_387_p2[16]),
        .Q(add_ln840_1_reg_869[16]),
        .R(1'b0));
  FDRE \add_ln840_1_reg_869_reg[17] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(add_ln840_1_fu_387_p2[17]),
        .Q(add_ln840_1_reg_869[17]),
        .R(1'b0));
  FDRE \add_ln840_1_reg_869_reg[18] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(add_ln840_1_fu_387_p2[18]),
        .Q(add_ln840_1_reg_869[18]),
        .R(1'b0));
  FDRE \add_ln840_1_reg_869_reg[19] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(add_ln840_1_fu_387_p2[19]),
        .Q(add_ln840_1_reg_869[19]),
        .R(1'b0));
  FDRE \add_ln840_1_reg_869_reg[1] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(add_ln840_1_fu_387_p2[1]),
        .Q(add_ln840_1_reg_869[1]),
        .R(1'b0));
  FDRE \add_ln840_1_reg_869_reg[20] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(add_ln840_1_fu_387_p2[20]),
        .Q(add_ln840_1_reg_869[20]),
        .R(1'b0));
  FDRE \add_ln840_1_reg_869_reg[21] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(add_ln840_1_fu_387_p2[21]),
        .Q(add_ln840_1_reg_869[21]),
        .R(1'b0));
  FDRE \add_ln840_1_reg_869_reg[22] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(add_ln840_1_fu_387_p2[22]),
        .Q(add_ln840_1_reg_869[22]),
        .R(1'b0));
  FDRE \add_ln840_1_reg_869_reg[23] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(add_ln840_1_fu_387_p2[23]),
        .Q(add_ln840_1_reg_869[23]),
        .R(1'b0));
  FDRE \add_ln840_1_reg_869_reg[24] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(add_ln840_1_fu_387_p2[24]),
        .Q(add_ln840_1_reg_869[24]),
        .R(1'b0));
  FDRE \add_ln840_1_reg_869_reg[25] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(add_ln840_1_fu_387_p2[25]),
        .Q(add_ln840_1_reg_869[25]),
        .R(1'b0));
  FDRE \add_ln840_1_reg_869_reg[26] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(add_ln840_1_fu_387_p2[26]),
        .Q(add_ln840_1_reg_869[26]),
        .R(1'b0));
  FDRE \add_ln840_1_reg_869_reg[27] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(add_ln840_1_fu_387_p2[27]),
        .Q(add_ln840_1_reg_869[27]),
        .R(1'b0));
  FDRE \add_ln840_1_reg_869_reg[28] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(add_ln840_1_fu_387_p2[28]),
        .Q(add_ln840_1_reg_869[28]),
        .R(1'b0));
  FDRE \add_ln840_1_reg_869_reg[29] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(add_ln840_1_fu_387_p2[29]),
        .Q(add_ln840_1_reg_869[29]),
        .R(1'b0));
  FDRE \add_ln840_1_reg_869_reg[2] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(add_ln840_1_fu_387_p2[2]),
        .Q(add_ln840_1_reg_869[2]),
        .R(1'b0));
  FDRE \add_ln840_1_reg_869_reg[30] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(add_ln840_1_fu_387_p2[30]),
        .Q(add_ln840_1_reg_869[30]),
        .R(1'b0));
  FDRE \add_ln840_1_reg_869_reg[31] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(add_ln840_1_fu_387_p2[31]),
        .Q(add_ln840_1_reg_869[31]),
        .R(1'b0));
  FDRE \add_ln840_1_reg_869_reg[3] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(add_ln840_1_fu_387_p2[3]),
        .Q(add_ln840_1_reg_869[3]),
        .R(1'b0));
  FDRE \add_ln840_1_reg_869_reg[4] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(add_ln840_1_fu_387_p2[4]),
        .Q(add_ln840_1_reg_869[4]),
        .R(1'b0));
  FDRE \add_ln840_1_reg_869_reg[5] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(add_ln840_1_fu_387_p2[5]),
        .Q(add_ln840_1_reg_869[5]),
        .R(1'b0));
  FDRE \add_ln840_1_reg_869_reg[6] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(add_ln840_1_fu_387_p2[6]),
        .Q(add_ln840_1_reg_869[6]),
        .R(1'b0));
  FDRE \add_ln840_1_reg_869_reg[7] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(add_ln840_1_fu_387_p2[7]),
        .Q(add_ln840_1_reg_869[7]),
        .R(1'b0));
  FDRE \add_ln840_1_reg_869_reg[8] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(add_ln840_1_fu_387_p2[8]),
        .Q(add_ln840_1_reg_869[8]),
        .R(1'b0));
  FDRE \add_ln840_1_reg_869_reg[9] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(add_ln840_1_fu_387_p2[9]),
        .Q(add_ln840_1_reg_869[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h5D005D5D)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(cy_V_fu_1161),
        .I1(\ap_CS_fsm[1]_i_3_n_0 ),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .O(\ap_CS_fsm[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF2FF2222)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0),
        .I3(\ap_CS_fsm[1]_i_3_n_0 ),
        .I4(cy_V_fu_1161),
        .O(\ap_CS_fsm[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\ap_CS_fsm[1]_i_4_n_0 ),
        .I1(ap_loop_exit_ready_pp0_iter10_reg),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(ap_loop_exit_ready_pp0_iter8_reg),
        .I4(ap_enable_reg_pp0_iter0_reg_reg_1),
        .I5(\ap_CS_fsm[1]_i_5_n_0 ),
        .O(\ap_CS_fsm[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(ap_loop_exit_ready_pp0_iter5_reg),
        .I1(ap_loop_exit_ready_pp0_iter6_reg),
        .I2(ap_loop_exit_ready_pp0_iter9_reg),
        .I3(ap_loop_exit_ready_pp0_iter3_reg),
        .O(\ap_CS_fsm[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(\ap_CS_fsm[1]_i_6_n_0 ),
        .I1(\ap_CS_fsm[1]_i_7_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_enable_reg_pp0_iter10_reg_n_0),
        .I4(ap_enable_reg_pp0_iter9),
        .I5(ap_enable_reg_pp0_iter7),
        .O(\ap_CS_fsm[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(ap_enable_reg_pp0_iter8),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter11),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(ap_enable_reg_pp0_iter3),
        .O(\ap_CS_fsm[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(ap_loop_exit_ready_pp0_iter4_reg),
        .I3(ap_loop_exit_ready_pp0_iter7_reg),
        .O(\ap_CS_fsm[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8088000080888088)) 
    \ap_CS_fsm[21]_i_2 
       (.I0(ap_loop_exit_ready_pp0_iter10_reg),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(gmem_ARREADY),
        .I3(ap_enable_reg_pp0_iter6),
        .I4(gmem_RVALID),
        .I5(ap_enable_reg_pp0_iter7),
        .O(ap_done_reg1));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1_n_0 ),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[1]_i_1_n_0 ),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10_reg_n_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_enable_reg_pp0_iter10_reg_n_0),
        .Q(ap_enable_reg_pp0_iter11),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SR));
  LUT6 #(
    .INIT(64'h707F700000000000)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(icmp_ln1027_1_reg_823_pp0_iter1_reg),
        .I1(cy_V_fu_1161),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(flow_control_loop_pipe_sequential_init_U_n_2),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(SR));
  FDRE ap_loop_exit_ready_pp0_iter10_reg_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_loop_exit_ready_pp0_iter9_reg),
        .Q(ap_loop_exit_ready_pp0_iter10_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h45400000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(flow_control_loop_pipe_sequential_init_U_n_2),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_1),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(icmp_ln1027_1_fu_328_p2),
        .O(ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_loop_exit_ready_pp0_iter2_reg),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter4_reg_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_loop_exit_ready_pp0_iter3_reg),
        .Q(ap_loop_exit_ready_pp0_iter4_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter5_reg_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_loop_exit_ready_pp0_iter4_reg),
        .Q(ap_loop_exit_ready_pp0_iter5_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter6_reg_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_loop_exit_ready_pp0_iter5_reg),
        .Q(ap_loop_exit_ready_pp0_iter6_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter7_reg_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_loop_exit_ready_pp0_iter6_reg),
        .Q(ap_loop_exit_ready_pp0_iter7_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter8_reg_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_loop_exit_ready_pp0_iter7_reg),
        .Q(ap_loop_exit_ready_pp0_iter8_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter9_reg_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_loop_exit_ready_pp0_iter8_reg),
        .Q(ap_loop_exit_ready_pp0_iter9_reg),
        .R(1'b0));
  FDRE \convWidth_cast_cast_reg_785_reg[0] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\convWidth_cast_cast_reg_785_reg[31]_0 [0]),
        .Q(grp_fu_443_p_din1[0]),
        .R(1'b0));
  FDRE \convWidth_cast_cast_reg_785_reg[10] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\convWidth_cast_cast_reg_785_reg[31]_0 [10]),
        .Q(grp_fu_443_p_din1[10]),
        .R(1'b0));
  FDRE \convWidth_cast_cast_reg_785_reg[11] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\convWidth_cast_cast_reg_785_reg[31]_0 [11]),
        .Q(grp_fu_443_p_din1[11]),
        .R(1'b0));
  FDRE \convWidth_cast_cast_reg_785_reg[12] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\convWidth_cast_cast_reg_785_reg[31]_0 [12]),
        .Q(grp_fu_443_p_din1[12]),
        .R(1'b0));
  FDRE \convWidth_cast_cast_reg_785_reg[13] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\convWidth_cast_cast_reg_785_reg[31]_0 [13]),
        .Q(grp_fu_443_p_din1[13]),
        .R(1'b0));
  FDRE \convWidth_cast_cast_reg_785_reg[14] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\convWidth_cast_cast_reg_785_reg[31]_0 [14]),
        .Q(grp_fu_443_p_din1[14]),
        .R(1'b0));
  FDRE \convWidth_cast_cast_reg_785_reg[15] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\convWidth_cast_cast_reg_785_reg[31]_0 [15]),
        .Q(grp_fu_443_p_din1[15]),
        .R(1'b0));
  FDRE \convWidth_cast_cast_reg_785_reg[16] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\convWidth_cast_cast_reg_785_reg[31]_0 [16]),
        .Q(grp_fu_443_p_din1[16]),
        .R(1'b0));
  FDRE \convWidth_cast_cast_reg_785_reg[17] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\convWidth_cast_cast_reg_785_reg[31]_0 [17]),
        .Q(grp_fu_443_p_din1[17]),
        .R(1'b0));
  FDRE \convWidth_cast_cast_reg_785_reg[18] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\convWidth_cast_cast_reg_785_reg[31]_0 [18]),
        .Q(grp_fu_443_p_din1[18]),
        .R(1'b0));
  FDRE \convWidth_cast_cast_reg_785_reg[19] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\convWidth_cast_cast_reg_785_reg[31]_0 [19]),
        .Q(grp_fu_443_p_din1[19]),
        .R(1'b0));
  FDRE \convWidth_cast_cast_reg_785_reg[1] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\convWidth_cast_cast_reg_785_reg[31]_0 [1]),
        .Q(grp_fu_443_p_din1[1]),
        .R(1'b0));
  FDRE \convWidth_cast_cast_reg_785_reg[20] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\convWidth_cast_cast_reg_785_reg[31]_0 [20]),
        .Q(grp_fu_443_p_din1[20]),
        .R(1'b0));
  FDRE \convWidth_cast_cast_reg_785_reg[21] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\convWidth_cast_cast_reg_785_reg[31]_0 [21]),
        .Q(grp_fu_443_p_din1[21]),
        .R(1'b0));
  FDRE \convWidth_cast_cast_reg_785_reg[22] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\convWidth_cast_cast_reg_785_reg[31]_0 [22]),
        .Q(grp_fu_443_p_din1[22]),
        .R(1'b0));
  FDRE \convWidth_cast_cast_reg_785_reg[23] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\convWidth_cast_cast_reg_785_reg[31]_0 [23]),
        .Q(grp_fu_443_p_din1[23]),
        .R(1'b0));
  FDRE \convWidth_cast_cast_reg_785_reg[24] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\convWidth_cast_cast_reg_785_reg[31]_0 [24]),
        .Q(grp_fu_443_p_din1[24]),
        .R(1'b0));
  FDRE \convWidth_cast_cast_reg_785_reg[25] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\convWidth_cast_cast_reg_785_reg[31]_0 [25]),
        .Q(grp_fu_443_p_din1[25]),
        .R(1'b0));
  FDRE \convWidth_cast_cast_reg_785_reg[26] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\convWidth_cast_cast_reg_785_reg[31]_0 [26]),
        .Q(grp_fu_443_p_din1[26]),
        .R(1'b0));
  FDRE \convWidth_cast_cast_reg_785_reg[27] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\convWidth_cast_cast_reg_785_reg[31]_0 [27]),
        .Q(grp_fu_443_p_din1[27]),
        .R(1'b0));
  FDRE \convWidth_cast_cast_reg_785_reg[28] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\convWidth_cast_cast_reg_785_reg[31]_0 [28]),
        .Q(grp_fu_443_p_din1[28]),
        .R(1'b0));
  FDRE \convWidth_cast_cast_reg_785_reg[29] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\convWidth_cast_cast_reg_785_reg[31]_0 [29]),
        .Q(grp_fu_443_p_din1[29]),
        .R(1'b0));
  FDRE \convWidth_cast_cast_reg_785_reg[2] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\convWidth_cast_cast_reg_785_reg[31]_0 [2]),
        .Q(grp_fu_443_p_din1[2]),
        .R(1'b0));
  FDRE \convWidth_cast_cast_reg_785_reg[30] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\convWidth_cast_cast_reg_785_reg[31]_0 [30]),
        .Q(grp_fu_443_p_din1[30]),
        .R(1'b0));
  FDRE \convWidth_cast_cast_reg_785_reg[31] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\convWidth_cast_cast_reg_785_reg[31]_0 [31]),
        .Q(grp_fu_443_p_din1[31]),
        .R(1'b0));
  FDRE \convWidth_cast_cast_reg_785_reg[3] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\convWidth_cast_cast_reg_785_reg[31]_0 [3]),
        .Q(grp_fu_443_p_din1[3]),
        .R(1'b0));
  FDRE \convWidth_cast_cast_reg_785_reg[4] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\convWidth_cast_cast_reg_785_reg[31]_0 [4]),
        .Q(grp_fu_443_p_din1[4]),
        .R(1'b0));
  FDRE \convWidth_cast_cast_reg_785_reg[5] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\convWidth_cast_cast_reg_785_reg[31]_0 [5]),
        .Q(grp_fu_443_p_din1[5]),
        .R(1'b0));
  FDRE \convWidth_cast_cast_reg_785_reg[6] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\convWidth_cast_cast_reg_785_reg[31]_0 [6]),
        .Q(grp_fu_443_p_din1[6]),
        .R(1'b0));
  FDRE \convWidth_cast_cast_reg_785_reg[7] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\convWidth_cast_cast_reg_785_reg[31]_0 [7]),
        .Q(grp_fu_443_p_din1[7]),
        .R(1'b0));
  FDRE \convWidth_cast_cast_reg_785_reg[8] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\convWidth_cast_cast_reg_785_reg[31]_0 [8]),
        .Q(grp_fu_443_p_din1[8]),
        .R(1'b0));
  FDRE \convWidth_cast_cast_reg_785_reg[9] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\convWidth_cast_cast_reg_785_reg[31]_0 [9]),
        .Q(grp_fu_443_p_din1[9]),
        .R(1'b0));
  FDRE \cy_V_1_reg_803_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_443_p_din0[0]),
        .Q(cy_V_1_reg_803[0]),
        .R(1'b0));
  FDRE \cy_V_1_reg_803_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_443_p_din0[10]),
        .Q(cy_V_1_reg_803[10]),
        .R(1'b0));
  FDRE \cy_V_1_reg_803_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_443_p_din0[11]),
        .Q(cy_V_1_reg_803[11]),
        .R(1'b0));
  FDRE \cy_V_1_reg_803_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_443_p_din0[12]),
        .Q(cy_V_1_reg_803[12]),
        .R(1'b0));
  FDRE \cy_V_1_reg_803_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_443_p_din0[13]),
        .Q(cy_V_1_reg_803[13]),
        .R(1'b0));
  FDRE \cy_V_1_reg_803_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_443_p_din0[14]),
        .Q(cy_V_1_reg_803[14]),
        .R(1'b0));
  FDRE \cy_V_1_reg_803_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_443_p_din0[15]),
        .Q(cy_V_1_reg_803[15]),
        .R(1'b0));
  FDRE \cy_V_1_reg_803_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_443_p_din0[16]),
        .Q(cy_V_1_reg_803[16]),
        .R(1'b0));
  FDRE \cy_V_1_reg_803_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_443_p_din0[17]),
        .Q(cy_V_1_reg_803[17]),
        .R(1'b0));
  FDRE \cy_V_1_reg_803_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_443_p_din0[18]),
        .Q(cy_V_1_reg_803[18]),
        .R(1'b0));
  FDRE \cy_V_1_reg_803_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_443_p_din0[19]),
        .Q(cy_V_1_reg_803[19]),
        .R(1'b0));
  FDRE \cy_V_1_reg_803_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_443_p_din0[1]),
        .Q(cy_V_1_reg_803[1]),
        .R(1'b0));
  FDRE \cy_V_1_reg_803_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_443_p_din0[20]),
        .Q(cy_V_1_reg_803[20]),
        .R(1'b0));
  FDRE \cy_V_1_reg_803_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_443_p_din0[21]),
        .Q(cy_V_1_reg_803[21]),
        .R(1'b0));
  FDRE \cy_V_1_reg_803_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_443_p_din0[22]),
        .Q(cy_V_1_reg_803[22]),
        .R(1'b0));
  FDRE \cy_V_1_reg_803_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_443_p_din0[23]),
        .Q(cy_V_1_reg_803[23]),
        .R(1'b0));
  FDRE \cy_V_1_reg_803_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_443_p_din0[24]),
        .Q(cy_V_1_reg_803[24]),
        .R(1'b0));
  FDRE \cy_V_1_reg_803_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_443_p_din0[25]),
        .Q(cy_V_1_reg_803[25]),
        .R(1'b0));
  FDRE \cy_V_1_reg_803_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_443_p_din0[26]),
        .Q(cy_V_1_reg_803[26]),
        .R(1'b0));
  FDRE \cy_V_1_reg_803_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_443_p_din0[27]),
        .Q(cy_V_1_reg_803[27]),
        .R(1'b0));
  FDRE \cy_V_1_reg_803_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_443_p_din0[28]),
        .Q(cy_V_1_reg_803[28]),
        .R(1'b0));
  FDRE \cy_V_1_reg_803_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_443_p_din0[29]),
        .Q(cy_V_1_reg_803[29]),
        .R(1'b0));
  FDRE \cy_V_1_reg_803_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_443_p_din0[2]),
        .Q(cy_V_1_reg_803[2]),
        .R(1'b0));
  FDRE \cy_V_1_reg_803_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_443_p_din0[30]),
        .Q(cy_V_1_reg_803[30]),
        .R(1'b0));
  FDRE \cy_V_1_reg_803_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_443_p_din0[31]),
        .Q(cy_V_1_reg_803[31]),
        .R(1'b0));
  FDRE \cy_V_1_reg_803_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_443_p_din0[3]),
        .Q(cy_V_1_reg_803[3]),
        .R(1'b0));
  FDRE \cy_V_1_reg_803_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_443_p_din0[4]),
        .Q(cy_V_1_reg_803[4]),
        .R(1'b0));
  FDRE \cy_V_1_reg_803_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_443_p_din0[5]),
        .Q(cy_V_1_reg_803[5]),
        .R(1'b0));
  FDRE \cy_V_1_reg_803_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_443_p_din0[6]),
        .Q(cy_V_1_reg_803[6]),
        .R(1'b0));
  FDRE \cy_V_1_reg_803_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_443_p_din0[7]),
        .Q(cy_V_1_reg_803[7]),
        .R(1'b0));
  FDRE \cy_V_1_reg_803_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_443_p_din0[8]),
        .Q(cy_V_1_reg_803[8]),
        .R(1'b0));
  FDRE \cy_V_1_reg_803_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_443_p_din0[9]),
        .Q(cy_V_1_reg_803[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cy_V_fu_116[0]_i_1 
       (.I0(add_ln840_1_reg_869[0]),
        .I1(select_ln1027_5_reg_861),
        .I2(select_ln1027_reg_846[0]),
        .O(select_ln1027_9_fu_434_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cy_V_fu_116[10]_i_1 
       (.I0(add_ln840_1_reg_869[10]),
        .I1(select_ln1027_5_reg_861),
        .I2(select_ln1027_reg_846[10]),
        .O(select_ln1027_9_fu_434_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cy_V_fu_116[11]_i_1 
       (.I0(add_ln840_1_reg_869[11]),
        .I1(select_ln1027_5_reg_861),
        .I2(select_ln1027_reg_846[11]),
        .O(select_ln1027_9_fu_434_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cy_V_fu_116[12]_i_1 
       (.I0(add_ln840_1_reg_869[12]),
        .I1(select_ln1027_5_reg_861),
        .I2(select_ln1027_reg_846[12]),
        .O(select_ln1027_9_fu_434_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cy_V_fu_116[13]_i_1 
       (.I0(add_ln840_1_reg_869[13]),
        .I1(select_ln1027_5_reg_861),
        .I2(select_ln1027_reg_846[13]),
        .O(select_ln1027_9_fu_434_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cy_V_fu_116[14]_i_1 
       (.I0(add_ln840_1_reg_869[14]),
        .I1(select_ln1027_5_reg_861),
        .I2(select_ln1027_reg_846[14]),
        .O(select_ln1027_9_fu_434_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cy_V_fu_116[15]_i_1 
       (.I0(add_ln840_1_reg_869[15]),
        .I1(select_ln1027_5_reg_861),
        .I2(select_ln1027_reg_846[15]),
        .O(select_ln1027_9_fu_434_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cy_V_fu_116[16]_i_1 
       (.I0(add_ln840_1_reg_869[16]),
        .I1(select_ln1027_5_reg_861),
        .I2(select_ln1027_reg_846[16]),
        .O(select_ln1027_9_fu_434_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cy_V_fu_116[17]_i_1 
       (.I0(add_ln840_1_reg_869[17]),
        .I1(select_ln1027_5_reg_861),
        .I2(select_ln1027_reg_846[17]),
        .O(select_ln1027_9_fu_434_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cy_V_fu_116[18]_i_1 
       (.I0(add_ln840_1_reg_869[18]),
        .I1(select_ln1027_5_reg_861),
        .I2(select_ln1027_reg_846[18]),
        .O(select_ln1027_9_fu_434_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cy_V_fu_116[19]_i_1 
       (.I0(add_ln840_1_reg_869[19]),
        .I1(select_ln1027_5_reg_861),
        .I2(select_ln1027_reg_846[19]),
        .O(select_ln1027_9_fu_434_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cy_V_fu_116[1]_i_1 
       (.I0(add_ln840_1_reg_869[1]),
        .I1(select_ln1027_5_reg_861),
        .I2(select_ln1027_reg_846[1]),
        .O(select_ln1027_9_fu_434_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cy_V_fu_116[20]_i_1 
       (.I0(add_ln840_1_reg_869[20]),
        .I1(select_ln1027_5_reg_861),
        .I2(select_ln1027_reg_846[20]),
        .O(select_ln1027_9_fu_434_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cy_V_fu_116[21]_i_1 
       (.I0(add_ln840_1_reg_869[21]),
        .I1(select_ln1027_5_reg_861),
        .I2(select_ln1027_reg_846[21]),
        .O(select_ln1027_9_fu_434_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cy_V_fu_116[22]_i_1 
       (.I0(add_ln840_1_reg_869[22]),
        .I1(select_ln1027_5_reg_861),
        .I2(select_ln1027_reg_846[22]),
        .O(select_ln1027_9_fu_434_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cy_V_fu_116[23]_i_1 
       (.I0(add_ln840_1_reg_869[23]),
        .I1(select_ln1027_5_reg_861),
        .I2(select_ln1027_reg_846[23]),
        .O(select_ln1027_9_fu_434_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cy_V_fu_116[24]_i_1 
       (.I0(add_ln840_1_reg_869[24]),
        .I1(select_ln1027_5_reg_861),
        .I2(select_ln1027_reg_846[24]),
        .O(select_ln1027_9_fu_434_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cy_V_fu_116[25]_i_1 
       (.I0(add_ln840_1_reg_869[25]),
        .I1(select_ln1027_5_reg_861),
        .I2(select_ln1027_reg_846[25]),
        .O(select_ln1027_9_fu_434_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cy_V_fu_116[26]_i_1 
       (.I0(add_ln840_1_reg_869[26]),
        .I1(select_ln1027_5_reg_861),
        .I2(select_ln1027_reg_846[26]),
        .O(select_ln1027_9_fu_434_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cy_V_fu_116[27]_i_1 
       (.I0(add_ln840_1_reg_869[27]),
        .I1(select_ln1027_5_reg_861),
        .I2(select_ln1027_reg_846[27]),
        .O(select_ln1027_9_fu_434_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cy_V_fu_116[28]_i_1 
       (.I0(add_ln840_1_reg_869[28]),
        .I1(select_ln1027_5_reg_861),
        .I2(select_ln1027_reg_846[28]),
        .O(select_ln1027_9_fu_434_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cy_V_fu_116[29]_i_1 
       (.I0(add_ln840_1_reg_869[29]),
        .I1(select_ln1027_5_reg_861),
        .I2(select_ln1027_reg_846[29]),
        .O(select_ln1027_9_fu_434_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cy_V_fu_116[2]_i_1 
       (.I0(add_ln840_1_reg_869[2]),
        .I1(select_ln1027_5_reg_861),
        .I2(select_ln1027_reg_846[2]),
        .O(select_ln1027_9_fu_434_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cy_V_fu_116[30]_i_1 
       (.I0(add_ln840_1_reg_869[30]),
        .I1(select_ln1027_5_reg_861),
        .I2(select_ln1027_reg_846[30]),
        .O(select_ln1027_9_fu_434_p3[30]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cy_V_fu_116[31]_i_1 
       (.I0(add_ln840_1_reg_869[31]),
        .I1(select_ln1027_5_reg_861),
        .I2(select_ln1027_reg_846[31]),
        .O(select_ln1027_9_fu_434_p3[31]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cy_V_fu_116[3]_i_1 
       (.I0(add_ln840_1_reg_869[3]),
        .I1(select_ln1027_5_reg_861),
        .I2(select_ln1027_reg_846[3]),
        .O(select_ln1027_9_fu_434_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cy_V_fu_116[4]_i_1 
       (.I0(add_ln840_1_reg_869[4]),
        .I1(select_ln1027_5_reg_861),
        .I2(select_ln1027_reg_846[4]),
        .O(select_ln1027_9_fu_434_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cy_V_fu_116[5]_i_1 
       (.I0(add_ln840_1_reg_869[5]),
        .I1(select_ln1027_5_reg_861),
        .I2(select_ln1027_reg_846[5]),
        .O(select_ln1027_9_fu_434_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cy_V_fu_116[6]_i_1 
       (.I0(add_ln840_1_reg_869[6]),
        .I1(select_ln1027_5_reg_861),
        .I2(select_ln1027_reg_846[6]),
        .O(select_ln1027_9_fu_434_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cy_V_fu_116[7]_i_1 
       (.I0(add_ln840_1_reg_869[7]),
        .I1(select_ln1027_5_reg_861),
        .I2(select_ln1027_reg_846[7]),
        .O(select_ln1027_9_fu_434_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cy_V_fu_116[8]_i_1 
       (.I0(add_ln840_1_reg_869[8]),
        .I1(select_ln1027_5_reg_861),
        .I2(select_ln1027_reg_846[8]),
        .O(select_ln1027_9_fu_434_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cy_V_fu_116[9]_i_1 
       (.I0(add_ln840_1_reg_869[9]),
        .I1(select_ln1027_5_reg_861),
        .I2(select_ln1027_reg_846[9]),
        .O(select_ln1027_9_fu_434_p3[9]));
  FDRE \cy_V_fu_116_reg[0] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(select_ln1027_9_fu_434_p3[0]),
        .Q(grp_fu_443_p_din0[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \cy_V_fu_116_reg[10] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(select_ln1027_9_fu_434_p3[10]),
        .Q(grp_fu_443_p_din0[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \cy_V_fu_116_reg[11] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(select_ln1027_9_fu_434_p3[11]),
        .Q(grp_fu_443_p_din0[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \cy_V_fu_116_reg[12] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(select_ln1027_9_fu_434_p3[12]),
        .Q(grp_fu_443_p_din0[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \cy_V_fu_116_reg[13] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(select_ln1027_9_fu_434_p3[13]),
        .Q(grp_fu_443_p_din0[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \cy_V_fu_116_reg[14] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(select_ln1027_9_fu_434_p3[14]),
        .Q(grp_fu_443_p_din0[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \cy_V_fu_116_reg[15] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(select_ln1027_9_fu_434_p3[15]),
        .Q(grp_fu_443_p_din0[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \cy_V_fu_116_reg[16] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(select_ln1027_9_fu_434_p3[16]),
        .Q(grp_fu_443_p_din0[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \cy_V_fu_116_reg[17] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(select_ln1027_9_fu_434_p3[17]),
        .Q(grp_fu_443_p_din0[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \cy_V_fu_116_reg[18] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(select_ln1027_9_fu_434_p3[18]),
        .Q(grp_fu_443_p_din0[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \cy_V_fu_116_reg[19] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(select_ln1027_9_fu_434_p3[19]),
        .Q(grp_fu_443_p_din0[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \cy_V_fu_116_reg[1] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(select_ln1027_9_fu_434_p3[1]),
        .Q(grp_fu_443_p_din0[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \cy_V_fu_116_reg[20] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(select_ln1027_9_fu_434_p3[20]),
        .Q(grp_fu_443_p_din0[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \cy_V_fu_116_reg[21] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(select_ln1027_9_fu_434_p3[21]),
        .Q(grp_fu_443_p_din0[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \cy_V_fu_116_reg[22] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(select_ln1027_9_fu_434_p3[22]),
        .Q(grp_fu_443_p_din0[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \cy_V_fu_116_reg[23] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(select_ln1027_9_fu_434_p3[23]),
        .Q(grp_fu_443_p_din0[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \cy_V_fu_116_reg[24] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(select_ln1027_9_fu_434_p3[24]),
        .Q(grp_fu_443_p_din0[24]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \cy_V_fu_116_reg[25] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(select_ln1027_9_fu_434_p3[25]),
        .Q(grp_fu_443_p_din0[25]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \cy_V_fu_116_reg[26] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(select_ln1027_9_fu_434_p3[26]),
        .Q(grp_fu_443_p_din0[26]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \cy_V_fu_116_reg[27] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(select_ln1027_9_fu_434_p3[27]),
        .Q(grp_fu_443_p_din0[27]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \cy_V_fu_116_reg[28] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(select_ln1027_9_fu_434_p3[28]),
        .Q(grp_fu_443_p_din0[28]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \cy_V_fu_116_reg[29] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(select_ln1027_9_fu_434_p3[29]),
        .Q(grp_fu_443_p_din0[29]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \cy_V_fu_116_reg[2] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(select_ln1027_9_fu_434_p3[2]),
        .Q(grp_fu_443_p_din0[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \cy_V_fu_116_reg[30] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(select_ln1027_9_fu_434_p3[30]),
        .Q(grp_fu_443_p_din0[30]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \cy_V_fu_116_reg[31] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(select_ln1027_9_fu_434_p3[31]),
        .Q(grp_fu_443_p_din0[31]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \cy_V_fu_116_reg[3] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(select_ln1027_9_fu_434_p3[3]),
        .Q(grp_fu_443_p_din0[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \cy_V_fu_116_reg[4] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(select_ln1027_9_fu_434_p3[4]),
        .Q(grp_fu_443_p_din0[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \cy_V_fu_116_reg[5] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(select_ln1027_9_fu_434_p3[5]),
        .Q(grp_fu_443_p_din0[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \cy_V_fu_116_reg[6] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(select_ln1027_9_fu_434_p3[6]),
        .Q(grp_fu_443_p_din0[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \cy_V_fu_116_reg[7] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(select_ln1027_9_fu_434_p3[7]),
        .Q(grp_fu_443_p_din0[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \cy_V_fu_116_reg[8] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(select_ln1027_9_fu_434_p3[8]),
        .Q(grp_fu_443_p_din0[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \cy_V_fu_116_reg[9] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(select_ln1027_9_fu_434_p3[9]),
        .Q(grp_fu_443_p_din0[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  LUT6 #(
    .INIT(64'hEAEAEAEAEA000000)) 
    dout_vld_i_2
       (.I0(Q[3]),
        .I1(CO),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter10_reg_n_0),
        .I4(cy_V_fu_1161),
        .I5(dout_vld_i_3_n_0),
        .O(gmem_RREADY));
  LUT5 #(
    .INIT(32'h8A000000)) 
    dout_vld_i_3
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(gmem_ARREADY),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(gmem_RVALID),
        .I4(ap_enable_reg_pp0_iter7),
        .O(dout_vld_i_3_n_0));
  FDRE \empty_36_reg_882_reg[0] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [0]),
        .Q(empty_36_reg_882[0]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[10] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [10]),
        .Q(empty_36_reg_882[10]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[11] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [11]),
        .Q(empty_36_reg_882[11]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[12] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [12]),
        .Q(empty_36_reg_882[12]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[13] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [13]),
        .Q(empty_36_reg_882[13]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[14] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [14]),
        .Q(empty_36_reg_882[14]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[15] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [15]),
        .Q(empty_36_reg_882[15]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[16] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [16]),
        .Q(empty_36_reg_882[16]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[17] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [17]),
        .Q(empty_36_reg_882[17]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[18] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [18]),
        .Q(empty_36_reg_882[18]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[19] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [19]),
        .Q(empty_36_reg_882[19]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[1] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [1]),
        .Q(empty_36_reg_882[1]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[20] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [20]),
        .Q(empty_36_reg_882[20]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[21] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [21]),
        .Q(empty_36_reg_882[21]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[22] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [22]),
        .Q(empty_36_reg_882[22]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[23] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [23]),
        .Q(empty_36_reg_882[23]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[24] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [24]),
        .Q(empty_36_reg_882[24]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[25] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [25]),
        .Q(empty_36_reg_882[25]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[26] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [26]),
        .Q(empty_36_reg_882[26]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[27] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [27]),
        .Q(empty_36_reg_882[27]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[28] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [28]),
        .Q(empty_36_reg_882[28]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[29] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [29]),
        .Q(empty_36_reg_882[29]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[2] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [2]),
        .Q(empty_36_reg_882[2]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[30] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [30]),
        .Q(empty_36_reg_882[30]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[31] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [31]),
        .Q(empty_36_reg_882[31]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[32] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [32]),
        .Q(empty_36_reg_882[32]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[33] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [33]),
        .Q(empty_36_reg_882[33]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[34] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [34]),
        .Q(empty_36_reg_882[34]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[35] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [35]),
        .Q(empty_36_reg_882[35]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[36] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [36]),
        .Q(empty_36_reg_882[36]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[37] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [37]),
        .Q(empty_36_reg_882[37]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[38] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [38]),
        .Q(empty_36_reg_882[38]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[39] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [39]),
        .Q(empty_36_reg_882[39]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[3] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [3]),
        .Q(empty_36_reg_882[3]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[40] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [40]),
        .Q(empty_36_reg_882[40]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[41] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [41]),
        .Q(empty_36_reg_882[41]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[42] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [42]),
        .Q(empty_36_reg_882[42]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[43] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [43]),
        .Q(empty_36_reg_882[43]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[44] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [44]),
        .Q(empty_36_reg_882[44]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[45] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [45]),
        .Q(empty_36_reg_882[45]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[46] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [46]),
        .Q(empty_36_reg_882[46]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[47] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [47]),
        .Q(empty_36_reg_882[47]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[48] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [48]),
        .Q(empty_36_reg_882[48]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[49] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [49]),
        .Q(empty_36_reg_882[49]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[4] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [4]),
        .Q(empty_36_reg_882[4]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[50] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [50]),
        .Q(empty_36_reg_882[50]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[51] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [51]),
        .Q(empty_36_reg_882[51]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[52] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [52]),
        .Q(empty_36_reg_882[52]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[53] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [53]),
        .Q(empty_36_reg_882[53]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[54] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [54]),
        .Q(empty_36_reg_882[54]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[55] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [55]),
        .Q(empty_36_reg_882[55]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[56] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [56]),
        .Q(empty_36_reg_882[56]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[57] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [57]),
        .Q(empty_36_reg_882[57]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[58] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [58]),
        .Q(empty_36_reg_882[58]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[59] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [59]),
        .Q(empty_36_reg_882[59]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[5] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [5]),
        .Q(empty_36_reg_882[5]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[60] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [60]),
        .Q(empty_36_reg_882[60]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[61] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [61]),
        .Q(empty_36_reg_882[61]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[6] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [6]),
        .Q(empty_36_reg_882[6]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[7] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [7]),
        .Q(empty_36_reg_882[7]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[8] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [8]),
        .Q(empty_36_reg_882[8]),
        .R(1'b0));
  FDRE \empty_36_reg_882_reg[9] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\empty_36_reg_882_reg[61]_0 [9]),
        .Q(empty_36_reg_882[9]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[0] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp_product__1[0]),
        .Q(empty_reg_876[0]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[10] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp_product__1[10]),
        .Q(empty_reg_876[10]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[11] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp_product__1[11]),
        .Q(empty_reg_876[11]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[12] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp_product__1[12]),
        .Q(empty_reg_876[12]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[13] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp_product__1[13]),
        .Q(empty_reg_876[13]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[14] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp_product__1[14]),
        .Q(empty_reg_876[14]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[15] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp_product__1[15]),
        .Q(empty_reg_876[15]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[16] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[0]),
        .Q(empty_reg_876[16]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[17] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[1]),
        .Q(empty_reg_876[17]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[18] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[2]),
        .Q(empty_reg_876[18]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[19] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[3]),
        .Q(empty_reg_876[19]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[1] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp_product__1[1]),
        .Q(empty_reg_876[1]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[20] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[4]),
        .Q(empty_reg_876[20]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[21] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[5]),
        .Q(empty_reg_876[21]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[22] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[6]),
        .Q(empty_reg_876[22]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[23] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[7]),
        .Q(empty_reg_876[23]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[24] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[8]),
        .Q(empty_reg_876[24]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[25] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[9]),
        .Q(empty_reg_876[25]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[26] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[10]),
        .Q(empty_reg_876[26]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[27] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[11]),
        .Q(empty_reg_876[27]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[28] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[12]),
        .Q(empty_reg_876[28]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[29] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[13]),
        .Q(empty_reg_876[29]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[2] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp_product__1[2]),
        .Q(empty_reg_876[2]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[30] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[14]),
        .Q(empty_reg_876[30]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[31] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[15]),
        .Q(empty_reg_876[31]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[32] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[16]),
        .Q(empty_reg_876[32]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[33] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[17]),
        .Q(empty_reg_876[33]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[34] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[18]),
        .Q(empty_reg_876[34]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[35] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[19]),
        .Q(empty_reg_876[35]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[36] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[20]),
        .Q(empty_reg_876[36]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[37] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[21]),
        .Q(empty_reg_876[37]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[38] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[22]),
        .Q(empty_reg_876[38]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[39] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[23]),
        .Q(empty_reg_876[39]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[3] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp_product__1[3]),
        .Q(empty_reg_876[3]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[40] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[24]),
        .Q(empty_reg_876[40]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[41] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[25]),
        .Q(empty_reg_876[41]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[42] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[26]),
        .Q(empty_reg_876[42]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[43] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[27]),
        .Q(empty_reg_876[43]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[44] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[28]),
        .Q(empty_reg_876[44]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[45] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[29]),
        .Q(empty_reg_876[45]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[46] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[30]),
        .Q(empty_reg_876[46]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[47] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[31]),
        .Q(empty_reg_876[47]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[48] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[32]),
        .Q(empty_reg_876[48]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[49] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[33]),
        .Q(empty_reg_876[49]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[4] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp_product__1[4]),
        .Q(empty_reg_876[4]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[50] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[34]),
        .Q(empty_reg_876[50]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[51] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[35]),
        .Q(empty_reg_876[51]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[52] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[36]),
        .Q(empty_reg_876[52]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[53] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[37]),
        .Q(empty_reg_876[53]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[54] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[38]),
        .Q(empty_reg_876[54]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[55] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[39]),
        .Q(empty_reg_876[55]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[56] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[40]),
        .Q(empty_reg_876[56]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[57] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[41]),
        .Q(empty_reg_876[57]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[58] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[42]),
        .Q(empty_reg_876[58]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[59] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[43]),
        .Q(empty_reg_876[59]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[5] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp_product__1[5]),
        .Q(empty_reg_876[5]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[60] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[44]),
        .Q(empty_reg_876[60]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[61] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg[45]),
        .Q(empty_reg_876[61]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[6] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp_product__1[6]),
        .Q(empty_reg_876[6]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[7] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp_product__1[7]),
        .Q(empty_reg_876[7]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[8] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp_product__1[8]),
        .Q(empty_reg_876[8]),
        .R(1'b0));
  FDRE \empty_reg_876_reg[9] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp_product__1[9]),
        .Q(empty_reg_876[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_2 
       (.I0(gmem_addr_reg_939[0]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_3 
       (.I0(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I1(cy_V_fu_1161),
        .I2(ap_enable_reg_pp0_iter4),
        .O(grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_ARVALID));
  LUT5 #(
    .INIT(32'h7F77FFFF)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(gmem_ARREADY),
        .I2(gmem_RVALID),
        .I3(ap_enable_reg_pp0_iter7),
        .I4(ap_enable_reg_pp0_iter6),
        .O(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][10]_srl4_i_1 
       (.I0(gmem_addr_reg_939[10]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][11]_srl4_i_1 
       (.I0(gmem_addr_reg_939[11]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][12]_srl4_i_1 
       (.I0(gmem_addr_reg_939[12]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][13]_srl4_i_1 
       (.I0(gmem_addr_reg_939[13]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][14]_srl4_i_1 
       (.I0(gmem_addr_reg_939[14]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][15]_srl4_i_1 
       (.I0(gmem_addr_reg_939[15]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][16]_srl4_i_1 
       (.I0(gmem_addr_reg_939[16]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[16]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][17]_srl4_i_1 
       (.I0(gmem_addr_reg_939[17]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[17]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][18]_srl4_i_1 
       (.I0(gmem_addr_reg_939[18]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[18]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][19]_srl4_i_1 
       (.I0(gmem_addr_reg_939[19]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[19]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][1]_srl4_i_1 
       (.I0(gmem_addr_reg_939[1]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][20]_srl4_i_1 
       (.I0(gmem_addr_reg_939[20]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[20]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][21]_srl4_i_1 
       (.I0(gmem_addr_reg_939[21]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[21]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][22]_srl4_i_1 
       (.I0(gmem_addr_reg_939[22]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[22]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][23]_srl4_i_1 
       (.I0(gmem_addr_reg_939[23]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[23]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][24]_srl4_i_1 
       (.I0(gmem_addr_reg_939[24]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[24]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][25]_srl4_i_1 
       (.I0(gmem_addr_reg_939[25]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[25]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][26]_srl4_i_1 
       (.I0(gmem_addr_reg_939[26]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[26]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][27]_srl4_i_1 
       (.I0(gmem_addr_reg_939[27]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[27]),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][28]_srl4_i_1 
       (.I0(gmem_addr_reg_939[28]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[28]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][29]_srl4_i_1 
       (.I0(gmem_addr_reg_939[29]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[29]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][2]_srl4_i_1 
       (.I0(gmem_addr_reg_939[2]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][30]_srl4_i_1 
       (.I0(gmem_addr_reg_939[30]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[30]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][31]_srl4_i_1 
       (.I0(gmem_addr_reg_939[31]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[31]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][32]_srl4_i_1 
       (.I0(gmem_addr_reg_939[32]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[32]),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][33]_srl4_i_1 
       (.I0(gmem_addr_reg_939[33]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[33]),
        .O(in[33]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][34]_srl4_i_1 
       (.I0(gmem_addr_reg_939[34]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[34]),
        .O(in[34]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][35]_srl4_i_1 
       (.I0(gmem_addr_reg_939[35]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[35]),
        .O(in[35]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][36]_srl4_i_1 
       (.I0(gmem_addr_reg_939[36]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[36]),
        .O(in[36]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][37]_srl4_i_1 
       (.I0(gmem_addr_reg_939[37]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[37]),
        .O(in[37]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][38]_srl4_i_1 
       (.I0(gmem_addr_reg_939[38]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[38]),
        .O(in[38]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][39]_srl4_i_1 
       (.I0(gmem_addr_reg_939[39]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[39]),
        .O(in[39]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][3]_srl4_i_1 
       (.I0(gmem_addr_reg_939[3]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][40]_srl4_i_1 
       (.I0(gmem_addr_reg_939[40]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[40]),
        .O(in[40]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][41]_srl4_i_1 
       (.I0(gmem_addr_reg_939[41]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[41]),
        .O(in[41]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][42]_srl4_i_1 
       (.I0(gmem_addr_reg_939[42]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[42]),
        .O(in[42]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][43]_srl4_i_1 
       (.I0(gmem_addr_reg_939[43]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[43]),
        .O(in[43]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][44]_srl4_i_1 
       (.I0(gmem_addr_reg_939[44]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[44]),
        .O(in[44]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][45]_srl4_i_1 
       (.I0(gmem_addr_reg_939[45]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[45]),
        .O(in[45]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][46]_srl4_i_1 
       (.I0(gmem_addr_reg_939[46]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[46]),
        .O(in[46]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][47]_srl4_i_1 
       (.I0(gmem_addr_reg_939[47]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[47]),
        .O(in[47]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][48]_srl4_i_1 
       (.I0(gmem_addr_reg_939[48]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[48]),
        .O(in[48]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][49]_srl4_i_1 
       (.I0(gmem_addr_reg_939[49]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[49]),
        .O(in[49]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][4]_srl4_i_1 
       (.I0(gmem_addr_reg_939[4]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][50]_srl4_i_1 
       (.I0(gmem_addr_reg_939[50]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[50]),
        .O(in[50]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][51]_srl4_i_1 
       (.I0(gmem_addr_reg_939[51]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[51]),
        .O(in[51]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][52]_srl4_i_1 
       (.I0(gmem_addr_reg_939[52]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[52]),
        .O(in[52]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][53]_srl4_i_1 
       (.I0(gmem_addr_reg_939[53]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[53]),
        .O(in[53]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][54]_srl4_i_1 
       (.I0(gmem_addr_reg_939[54]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[54]),
        .O(in[54]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][55]_srl4_i_1 
       (.I0(gmem_addr_reg_939[55]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[55]),
        .O(in[55]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][56]_srl4_i_1 
       (.I0(gmem_addr_reg_939[56]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[56]),
        .O(in[56]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][57]_srl4_i_1 
       (.I0(gmem_addr_reg_939[57]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[57]),
        .O(in[57]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][58]_srl4_i_1 
       (.I0(gmem_addr_reg_939[58]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[58]),
        .O(in[58]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][59]_srl4_i_1 
       (.I0(gmem_addr_reg_939[59]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[59]),
        .O(in[59]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][5]_srl4_i_1 
       (.I0(gmem_addr_reg_939[5]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[5]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][60]_srl4_i_1 
       (.I0(gmem_addr_reg_939[60]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[60]),
        .O(in[60]));
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][61]_srl4_i_1 
       (.I0(gmem_addr_reg_939[61]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[61]),
        .O(in[61]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][6]_srl4_i_1 
       (.I0(gmem_addr_reg_939[6]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][7]_srl4_i_1 
       (.I0(gmem_addr_reg_939[7]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][8]_srl4_i_1 
       (.I0(gmem_addr_reg_939[8]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[3][9]_srl4_i_1 
       (.I0(gmem_addr_reg_939[9]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(gmem_addr_1_reg_955[9]),
        .O(in[9]));
  FDRE \filterValue_reg_961_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[0]),
        .Q(filterValue_reg_961[0]),
        .R(1'b0));
  FDRE \filterValue_reg_961_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[10]),
        .Q(filterValue_reg_961[10]),
        .R(1'b0));
  FDRE \filterValue_reg_961_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[11]),
        .Q(filterValue_reg_961[11]),
        .R(1'b0));
  FDRE \filterValue_reg_961_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[12]),
        .Q(filterValue_reg_961[12]),
        .R(1'b0));
  FDRE \filterValue_reg_961_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[13]),
        .Q(filterValue_reg_961[13]),
        .R(1'b0));
  FDRE \filterValue_reg_961_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[14]),
        .Q(filterValue_reg_961[14]),
        .R(1'b0));
  FDRE \filterValue_reg_961_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[15]),
        .Q(filterValue_reg_961[15]),
        .R(1'b0));
  FDRE \filterValue_reg_961_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[16]),
        .Q(filterValue_reg_961[16]),
        .R(1'b0));
  FDRE \filterValue_reg_961_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[17]),
        .Q(filterValue_reg_961[17]),
        .R(1'b0));
  FDRE \filterValue_reg_961_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[18]),
        .Q(filterValue_reg_961[18]),
        .R(1'b0));
  FDRE \filterValue_reg_961_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[19]),
        .Q(filterValue_reg_961[19]),
        .R(1'b0));
  FDRE \filterValue_reg_961_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[1]),
        .Q(filterValue_reg_961[1]),
        .R(1'b0));
  FDRE \filterValue_reg_961_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[20]),
        .Q(filterValue_reg_961[20]),
        .R(1'b0));
  FDRE \filterValue_reg_961_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[21]),
        .Q(filterValue_reg_961[21]),
        .R(1'b0));
  FDRE \filterValue_reg_961_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[22]),
        .Q(filterValue_reg_961[22]),
        .R(1'b0));
  FDRE \filterValue_reg_961_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[23]),
        .Q(filterValue_reg_961[23]),
        .R(1'b0));
  FDRE \filterValue_reg_961_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[24]),
        .Q(filterValue_reg_961[24]),
        .R(1'b0));
  FDRE \filterValue_reg_961_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[25]),
        .Q(filterValue_reg_961[25]),
        .R(1'b0));
  FDRE \filterValue_reg_961_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[26]),
        .Q(filterValue_reg_961[26]),
        .R(1'b0));
  FDRE \filterValue_reg_961_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[27]),
        .Q(filterValue_reg_961[27]),
        .R(1'b0));
  FDRE \filterValue_reg_961_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[28]),
        .Q(filterValue_reg_961[28]),
        .R(1'b0));
  FDRE \filterValue_reg_961_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[29]),
        .Q(filterValue_reg_961[29]),
        .R(1'b0));
  FDRE \filterValue_reg_961_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[2]),
        .Q(filterValue_reg_961[2]),
        .R(1'b0));
  FDRE \filterValue_reg_961_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[30]),
        .Q(filterValue_reg_961[30]),
        .R(1'b0));
  FDRE \filterValue_reg_961_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[31]),
        .Q(filterValue_reg_961[31]),
        .R(1'b0));
  FDRE \filterValue_reg_961_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[3]),
        .Q(filterValue_reg_961[3]),
        .R(1'b0));
  FDRE \filterValue_reg_961_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[4]),
        .Q(filterValue_reg_961[4]),
        .R(1'b0));
  FDRE \filterValue_reg_961_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[5]),
        .Q(filterValue_reg_961[5]),
        .R(1'b0));
  FDRE \filterValue_reg_961_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[6]),
        .Q(filterValue_reg_961[6]),
        .R(1'b0));
  FDRE \filterValue_reg_961_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[7]),
        .Q(filterValue_reg_961[7]),
        .R(1'b0));
  FDRE \filterValue_reg_961_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[8]),
        .Q(filterValue_reg_961[8]),
        .R(1'b0));
  FDRE \filterValue_reg_961_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[9]),
        .Q(filterValue_reg_961[9]),
        .R(1'b0));
  design_1_Conv2D_HW_0_0_Conv2D_HW_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(CO),
        .D(\indvar_flatten_fu_120_reg_n_0_[0] ),
        .E(cy_V_fu_116),
        .I_WREADY(I_WREADY),
        .Q(indvar_flatten_load_reg_832[0]),
        .SR(SR),
        .\ap_CS_fsm_reg[21] (Q[4:2]),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_enable_reg_pp0_iter7),
        .ap_done_cache_reg_1(ap_enable_reg_pp0_iter6),
        .ap_done_cache_reg_2({ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_0_[0] }),
        .ap_done_reg1(ap_done_reg1),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg(ap_enable_reg_pp0_iter0_reg_reg_1),
        .ap_enable_reg_pp0_iter7_reg(flow_control_loop_pipe_sequential_init_U_n_2),
        .ap_loop_exit_ready_pp0_iter10_reg(ap_loop_exit_ready_pp0_iter10_reg),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_1),
        .ap_rst_n(ap_rst_n),
        .cy_V_fu_1161(cy_V_fu_1161),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_RVALID(gmem_RVALID),
        .grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_ap_start_reg_reg(grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_ap_start_reg_reg),
        .icmp_ln1027_2_reg_837(icmp_ln1027_2_reg_837),
        .indvar_flatten_fu_120(indvar_flatten_fu_120),
        .\indvar_flatten_fu_120_reg[0] (flow_control_loop_pipe_sequential_init_U_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_955[11]_i_2 
       (.I0(select_ln1027_6_reg_892_pp0_iter5_reg[11]),
        .I1(sext_ln39_mid2_v_reg_950[11]),
        .O(\gmem_addr_1_reg_955[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_955[11]_i_3 
       (.I0(select_ln1027_6_reg_892_pp0_iter5_reg[10]),
        .I1(sext_ln39_mid2_v_reg_950[10]),
        .O(\gmem_addr_1_reg_955[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_955[11]_i_4 
       (.I0(select_ln1027_6_reg_892_pp0_iter5_reg[9]),
        .I1(sext_ln39_mid2_v_reg_950[9]),
        .O(\gmem_addr_1_reg_955[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_955[11]_i_5 
       (.I0(select_ln1027_6_reg_892_pp0_iter5_reg[8]),
        .I1(sext_ln39_mid2_v_reg_950[8]),
        .O(\gmem_addr_1_reg_955[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_955[15]_i_2 
       (.I0(select_ln1027_6_reg_892_pp0_iter5_reg[15]),
        .I1(sext_ln39_mid2_v_reg_950[15]),
        .O(\gmem_addr_1_reg_955[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_955[15]_i_3 
       (.I0(select_ln1027_6_reg_892_pp0_iter5_reg[14]),
        .I1(sext_ln39_mid2_v_reg_950[14]),
        .O(\gmem_addr_1_reg_955[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_955[15]_i_4 
       (.I0(select_ln1027_6_reg_892_pp0_iter5_reg[13]),
        .I1(sext_ln39_mid2_v_reg_950[13]),
        .O(\gmem_addr_1_reg_955[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_955[15]_i_5 
       (.I0(select_ln1027_6_reg_892_pp0_iter5_reg[12]),
        .I1(sext_ln39_mid2_v_reg_950[12]),
        .O(\gmem_addr_1_reg_955[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_955[19]_i_2 
       (.I0(select_ln1027_6_reg_892_pp0_iter5_reg[19]),
        .I1(sext_ln39_mid2_v_reg_950[19]),
        .O(\gmem_addr_1_reg_955[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_955[19]_i_3 
       (.I0(select_ln1027_6_reg_892_pp0_iter5_reg[18]),
        .I1(sext_ln39_mid2_v_reg_950[18]),
        .O(\gmem_addr_1_reg_955[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_955[19]_i_4 
       (.I0(select_ln1027_6_reg_892_pp0_iter5_reg[17]),
        .I1(sext_ln39_mid2_v_reg_950[17]),
        .O(\gmem_addr_1_reg_955[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_955[19]_i_5 
       (.I0(select_ln1027_6_reg_892_pp0_iter5_reg[16]),
        .I1(sext_ln39_mid2_v_reg_950[16]),
        .O(\gmem_addr_1_reg_955[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_955[23]_i_2 
       (.I0(select_ln1027_6_reg_892_pp0_iter5_reg[23]),
        .I1(sext_ln39_mid2_v_reg_950[23]),
        .O(\gmem_addr_1_reg_955[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_955[23]_i_3 
       (.I0(select_ln1027_6_reg_892_pp0_iter5_reg[22]),
        .I1(sext_ln39_mid2_v_reg_950[22]),
        .O(\gmem_addr_1_reg_955[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_955[23]_i_4 
       (.I0(select_ln1027_6_reg_892_pp0_iter5_reg[21]),
        .I1(sext_ln39_mid2_v_reg_950[21]),
        .O(\gmem_addr_1_reg_955[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_955[23]_i_5 
       (.I0(select_ln1027_6_reg_892_pp0_iter5_reg[20]),
        .I1(sext_ln39_mid2_v_reg_950[20]),
        .O(\gmem_addr_1_reg_955[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_955[27]_i_2 
       (.I0(select_ln1027_6_reg_892_pp0_iter5_reg[27]),
        .I1(sext_ln39_mid2_v_reg_950[27]),
        .O(\gmem_addr_1_reg_955[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_955[27]_i_3 
       (.I0(select_ln1027_6_reg_892_pp0_iter5_reg[26]),
        .I1(sext_ln39_mid2_v_reg_950[26]),
        .O(\gmem_addr_1_reg_955[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_955[27]_i_4 
       (.I0(select_ln1027_6_reg_892_pp0_iter5_reg[25]),
        .I1(sext_ln39_mid2_v_reg_950[25]),
        .O(\gmem_addr_1_reg_955[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_955[27]_i_5 
       (.I0(select_ln1027_6_reg_892_pp0_iter5_reg[24]),
        .I1(sext_ln39_mid2_v_reg_950[24]),
        .O(\gmem_addr_1_reg_955[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_955[31]_i_2 
       (.I0(select_ln1027_6_reg_892_pp0_iter5_reg[31]),
        .I1(sext_ln39_mid2_v_reg_950[31]),
        .O(\gmem_addr_1_reg_955[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_955[31]_i_3 
       (.I0(select_ln1027_6_reg_892_pp0_iter5_reg[30]),
        .I1(sext_ln39_mid2_v_reg_950[30]),
        .O(\gmem_addr_1_reg_955[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_955[31]_i_4 
       (.I0(select_ln1027_6_reg_892_pp0_iter5_reg[29]),
        .I1(sext_ln39_mid2_v_reg_950[29]),
        .O(\gmem_addr_1_reg_955[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_955[31]_i_5 
       (.I0(select_ln1027_6_reg_892_pp0_iter5_reg[28]),
        .I1(sext_ln39_mid2_v_reg_950[28]),
        .O(\gmem_addr_1_reg_955[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_955[3]_i_2 
       (.I0(select_ln1027_6_reg_892_pp0_iter5_reg[3]),
        .I1(sext_ln39_mid2_v_reg_950[3]),
        .O(\gmem_addr_1_reg_955[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_955[3]_i_3 
       (.I0(select_ln1027_6_reg_892_pp0_iter5_reg[2]),
        .I1(sext_ln39_mid2_v_reg_950[2]),
        .O(\gmem_addr_1_reg_955[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_955[3]_i_4 
       (.I0(select_ln1027_6_reg_892_pp0_iter5_reg[1]),
        .I1(sext_ln39_mid2_v_reg_950[1]),
        .O(\gmem_addr_1_reg_955[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_955[3]_i_5 
       (.I0(select_ln1027_6_reg_892_pp0_iter5_reg[0]),
        .I1(sext_ln39_mid2_v_reg_950[0]),
        .O(\gmem_addr_1_reg_955[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_955[7]_i_2 
       (.I0(select_ln1027_6_reg_892_pp0_iter5_reg[7]),
        .I1(sext_ln39_mid2_v_reg_950[7]),
        .O(\gmem_addr_1_reg_955[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_955[7]_i_3 
       (.I0(select_ln1027_6_reg_892_pp0_iter5_reg[6]),
        .I1(sext_ln39_mid2_v_reg_950[6]),
        .O(\gmem_addr_1_reg_955[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_955[7]_i_4 
       (.I0(select_ln1027_6_reg_892_pp0_iter5_reg[5]),
        .I1(sext_ln39_mid2_v_reg_950[5]),
        .O(\gmem_addr_1_reg_955[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_955[7]_i_5 
       (.I0(select_ln1027_6_reg_892_pp0_iter5_reg[4]),
        .I1(sext_ln39_mid2_v_reg_950[4]),
        .O(\gmem_addr_1_reg_955[7]_i_5_n_0 ));
  FDRE \gmem_addr_1_reg_955_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[0]),
        .Q(gmem_addr_1_reg_955[0]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[10]),
        .Q(gmem_addr_1_reg_955[10]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[11]),
        .Q(gmem_addr_1_reg_955[11]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_955_reg[11]_i_1 
       (.CI(\gmem_addr_1_reg_955_reg[7]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_955_reg[11]_i_1_n_0 ,\gmem_addr_1_reg_955_reg[11]_i_1_n_1 ,\gmem_addr_1_reg_955_reg[11]_i_1_n_2 ,\gmem_addr_1_reg_955_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(select_ln1027_6_reg_892_pp0_iter5_reg[11:8]),
        .O(add_ln43_fu_632_p2[11:8]),
        .S({\gmem_addr_1_reg_955[11]_i_2_n_0 ,\gmem_addr_1_reg_955[11]_i_3_n_0 ,\gmem_addr_1_reg_955[11]_i_4_n_0 ,\gmem_addr_1_reg_955[11]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_955_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[12]),
        .Q(gmem_addr_1_reg_955[12]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[13]),
        .Q(gmem_addr_1_reg_955[13]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[14]),
        .Q(gmem_addr_1_reg_955[14]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[15]),
        .Q(gmem_addr_1_reg_955[15]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_955_reg[15]_i_1 
       (.CI(\gmem_addr_1_reg_955_reg[11]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_955_reg[15]_i_1_n_0 ,\gmem_addr_1_reg_955_reg[15]_i_1_n_1 ,\gmem_addr_1_reg_955_reg[15]_i_1_n_2 ,\gmem_addr_1_reg_955_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(select_ln1027_6_reg_892_pp0_iter5_reg[15:12]),
        .O(add_ln43_fu_632_p2[15:12]),
        .S({\gmem_addr_1_reg_955[15]_i_2_n_0 ,\gmem_addr_1_reg_955[15]_i_3_n_0 ,\gmem_addr_1_reg_955[15]_i_4_n_0 ,\gmem_addr_1_reg_955[15]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_955_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[16]),
        .Q(gmem_addr_1_reg_955[16]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[17]),
        .Q(gmem_addr_1_reg_955[17]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[18]),
        .Q(gmem_addr_1_reg_955[18]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[19]),
        .Q(gmem_addr_1_reg_955[19]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_955_reg[19]_i_1 
       (.CI(\gmem_addr_1_reg_955_reg[15]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_955_reg[19]_i_1_n_0 ,\gmem_addr_1_reg_955_reg[19]_i_1_n_1 ,\gmem_addr_1_reg_955_reg[19]_i_1_n_2 ,\gmem_addr_1_reg_955_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(select_ln1027_6_reg_892_pp0_iter5_reg[19:16]),
        .O(add_ln43_fu_632_p2[19:16]),
        .S({\gmem_addr_1_reg_955[19]_i_2_n_0 ,\gmem_addr_1_reg_955[19]_i_3_n_0 ,\gmem_addr_1_reg_955[19]_i_4_n_0 ,\gmem_addr_1_reg_955[19]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_955_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[1]),
        .Q(gmem_addr_1_reg_955[1]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[20]),
        .Q(gmem_addr_1_reg_955[20]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[21]),
        .Q(gmem_addr_1_reg_955[21]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[22]),
        .Q(gmem_addr_1_reg_955[22]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[23]),
        .Q(gmem_addr_1_reg_955[23]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_955_reg[23]_i_1 
       (.CI(\gmem_addr_1_reg_955_reg[19]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_955_reg[23]_i_1_n_0 ,\gmem_addr_1_reg_955_reg[23]_i_1_n_1 ,\gmem_addr_1_reg_955_reg[23]_i_1_n_2 ,\gmem_addr_1_reg_955_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(select_ln1027_6_reg_892_pp0_iter5_reg[23:20]),
        .O(add_ln43_fu_632_p2[23:20]),
        .S({\gmem_addr_1_reg_955[23]_i_2_n_0 ,\gmem_addr_1_reg_955[23]_i_3_n_0 ,\gmem_addr_1_reg_955[23]_i_4_n_0 ,\gmem_addr_1_reg_955[23]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_955_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[24]),
        .Q(gmem_addr_1_reg_955[24]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[25]),
        .Q(gmem_addr_1_reg_955[25]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[26]),
        .Q(gmem_addr_1_reg_955[26]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[27]),
        .Q(gmem_addr_1_reg_955[27]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_955_reg[27]_i_1 
       (.CI(\gmem_addr_1_reg_955_reg[23]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_955_reg[27]_i_1_n_0 ,\gmem_addr_1_reg_955_reg[27]_i_1_n_1 ,\gmem_addr_1_reg_955_reg[27]_i_1_n_2 ,\gmem_addr_1_reg_955_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(select_ln1027_6_reg_892_pp0_iter5_reg[27:24]),
        .O(add_ln43_fu_632_p2[27:24]),
        .S({\gmem_addr_1_reg_955[27]_i_2_n_0 ,\gmem_addr_1_reg_955[27]_i_3_n_0 ,\gmem_addr_1_reg_955[27]_i_4_n_0 ,\gmem_addr_1_reg_955[27]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_955_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[28]),
        .Q(gmem_addr_1_reg_955[28]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[29]),
        .Q(gmem_addr_1_reg_955[29]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[2]),
        .Q(gmem_addr_1_reg_955[2]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[30]),
        .Q(gmem_addr_1_reg_955[30]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[31]),
        .Q(gmem_addr_1_reg_955[31]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_955_reg[31]_i_1 
       (.CI(\gmem_addr_1_reg_955_reg[27]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_955_reg[31]_i_1_n_0 ,\gmem_addr_1_reg_955_reg[31]_i_1_n_1 ,\gmem_addr_1_reg_955_reg[31]_i_1_n_2 ,\gmem_addr_1_reg_955_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(select_ln1027_6_reg_892_pp0_iter5_reg[31:28]),
        .O(add_ln43_fu_632_p2[31:28]),
        .S({\gmem_addr_1_reg_955[31]_i_2_n_0 ,\gmem_addr_1_reg_955[31]_i_3_n_0 ,\gmem_addr_1_reg_955[31]_i_4_n_0 ,\gmem_addr_1_reg_955[31]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_955_reg[32] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[32]),
        .Q(gmem_addr_1_reg_955[32]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[33] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[33]),
        .Q(gmem_addr_1_reg_955[33]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[34] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[34]),
        .Q(gmem_addr_1_reg_955[34]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[35] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[35]),
        .Q(gmem_addr_1_reg_955[35]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_955_reg[35]_i_1 
       (.CI(\gmem_addr_1_reg_955_reg[31]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_955_reg[35]_i_1_n_0 ,\gmem_addr_1_reg_955_reg[35]_i_1_n_1 ,\gmem_addr_1_reg_955_reg[35]_i_1_n_2 ,\gmem_addr_1_reg_955_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln43_fu_632_p2[35:32]),
        .S(sext_ln39_mid2_v_reg_950[35:32]));
  FDRE \gmem_addr_1_reg_955_reg[36] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[36]),
        .Q(gmem_addr_1_reg_955[36]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[37] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[37]),
        .Q(gmem_addr_1_reg_955[37]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[38] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[38]),
        .Q(gmem_addr_1_reg_955[38]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[39] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[39]),
        .Q(gmem_addr_1_reg_955[39]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_955_reg[39]_i_1 
       (.CI(\gmem_addr_1_reg_955_reg[35]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_955_reg[39]_i_1_n_0 ,\gmem_addr_1_reg_955_reg[39]_i_1_n_1 ,\gmem_addr_1_reg_955_reg[39]_i_1_n_2 ,\gmem_addr_1_reg_955_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln43_fu_632_p2[39:36]),
        .S(sext_ln39_mid2_v_reg_950[39:36]));
  FDRE \gmem_addr_1_reg_955_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[3]),
        .Q(gmem_addr_1_reg_955[3]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_955_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_1_reg_955_reg[3]_i_1_n_0 ,\gmem_addr_1_reg_955_reg[3]_i_1_n_1 ,\gmem_addr_1_reg_955_reg[3]_i_1_n_2 ,\gmem_addr_1_reg_955_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(select_ln1027_6_reg_892_pp0_iter5_reg[3:0]),
        .O(add_ln43_fu_632_p2[3:0]),
        .S({\gmem_addr_1_reg_955[3]_i_2_n_0 ,\gmem_addr_1_reg_955[3]_i_3_n_0 ,\gmem_addr_1_reg_955[3]_i_4_n_0 ,\gmem_addr_1_reg_955[3]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_955_reg[40] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[40]),
        .Q(gmem_addr_1_reg_955[40]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[41] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[41]),
        .Q(gmem_addr_1_reg_955[41]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[42] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[42]),
        .Q(gmem_addr_1_reg_955[42]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[43] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[43]),
        .Q(gmem_addr_1_reg_955[43]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_955_reg[43]_i_1 
       (.CI(\gmem_addr_1_reg_955_reg[39]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_955_reg[43]_i_1_n_0 ,\gmem_addr_1_reg_955_reg[43]_i_1_n_1 ,\gmem_addr_1_reg_955_reg[43]_i_1_n_2 ,\gmem_addr_1_reg_955_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln43_fu_632_p2[43:40]),
        .S(sext_ln39_mid2_v_reg_950[43:40]));
  FDRE \gmem_addr_1_reg_955_reg[44] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[44]),
        .Q(gmem_addr_1_reg_955[44]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[45] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[45]),
        .Q(gmem_addr_1_reg_955[45]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[46] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[46]),
        .Q(gmem_addr_1_reg_955[46]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[47] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[47]),
        .Q(gmem_addr_1_reg_955[47]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_955_reg[47]_i_1 
       (.CI(\gmem_addr_1_reg_955_reg[43]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_955_reg[47]_i_1_n_0 ,\gmem_addr_1_reg_955_reg[47]_i_1_n_1 ,\gmem_addr_1_reg_955_reg[47]_i_1_n_2 ,\gmem_addr_1_reg_955_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln43_fu_632_p2[47:44]),
        .S(sext_ln39_mid2_v_reg_950[47:44]));
  FDRE \gmem_addr_1_reg_955_reg[48] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[48]),
        .Q(gmem_addr_1_reg_955[48]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[49] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[49]),
        .Q(gmem_addr_1_reg_955[49]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[4]),
        .Q(gmem_addr_1_reg_955[4]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[50] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[50]),
        .Q(gmem_addr_1_reg_955[50]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[51] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[51]),
        .Q(gmem_addr_1_reg_955[51]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_955_reg[51]_i_1 
       (.CI(\gmem_addr_1_reg_955_reg[47]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_955_reg[51]_i_1_n_0 ,\gmem_addr_1_reg_955_reg[51]_i_1_n_1 ,\gmem_addr_1_reg_955_reg[51]_i_1_n_2 ,\gmem_addr_1_reg_955_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln43_fu_632_p2[51:48]),
        .S(sext_ln39_mid2_v_reg_950[51:48]));
  FDRE \gmem_addr_1_reg_955_reg[52] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[52]),
        .Q(gmem_addr_1_reg_955[52]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[53] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[53]),
        .Q(gmem_addr_1_reg_955[53]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[54] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[54]),
        .Q(gmem_addr_1_reg_955[54]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[55] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[55]),
        .Q(gmem_addr_1_reg_955[55]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_955_reg[55]_i_1 
       (.CI(\gmem_addr_1_reg_955_reg[51]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_955_reg[55]_i_1_n_0 ,\gmem_addr_1_reg_955_reg[55]_i_1_n_1 ,\gmem_addr_1_reg_955_reg[55]_i_1_n_2 ,\gmem_addr_1_reg_955_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln43_fu_632_p2[55:52]),
        .S(sext_ln39_mid2_v_reg_950[55:52]));
  FDRE \gmem_addr_1_reg_955_reg[56] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[56]),
        .Q(gmem_addr_1_reg_955[56]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[57] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[57]),
        .Q(gmem_addr_1_reg_955[57]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[58] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[58]),
        .Q(gmem_addr_1_reg_955[58]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[59] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[59]),
        .Q(gmem_addr_1_reg_955[59]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_955_reg[59]_i_1 
       (.CI(\gmem_addr_1_reg_955_reg[55]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_955_reg[59]_i_1_n_0 ,\gmem_addr_1_reg_955_reg[59]_i_1_n_1 ,\gmem_addr_1_reg_955_reg[59]_i_1_n_2 ,\gmem_addr_1_reg_955_reg[59]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln43_fu_632_p2[59:56]),
        .S(sext_ln39_mid2_v_reg_950[59:56]));
  FDRE \gmem_addr_1_reg_955_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[5]),
        .Q(gmem_addr_1_reg_955[5]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[60] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[60]),
        .Q(gmem_addr_1_reg_955[60]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[61] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[61]),
        .Q(gmem_addr_1_reg_955[61]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_955_reg[61]_i_1 
       (.CI(\gmem_addr_1_reg_955_reg[59]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_1_reg_955_reg[61]_i_1_CO_UNCONNECTED [3:1],\gmem_addr_1_reg_955_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_1_reg_955_reg[61]_i_1_O_UNCONNECTED [3:2],add_ln43_fu_632_p2[61:60]}),
        .S({1'b0,1'b0,sext_ln39_mid2_v_reg_950[61:60]}));
  FDRE \gmem_addr_1_reg_955_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[6]),
        .Q(gmem_addr_1_reg_955[6]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[7]),
        .Q(gmem_addr_1_reg_955[7]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_955_reg[7]_i_1 
       (.CI(\gmem_addr_1_reg_955_reg[3]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_955_reg[7]_i_1_n_0 ,\gmem_addr_1_reg_955_reg[7]_i_1_n_1 ,\gmem_addr_1_reg_955_reg[7]_i_1_n_2 ,\gmem_addr_1_reg_955_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(select_ln1027_6_reg_892_pp0_iter5_reg[7:4]),
        .O(add_ln43_fu_632_p2[7:4]),
        .S({\gmem_addr_1_reg_955[7]_i_2_n_0 ,\gmem_addr_1_reg_955[7]_i_3_n_0 ,\gmem_addr_1_reg_955[7]_i_4_n_0 ,\gmem_addr_1_reg_955[7]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_955_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[8]),
        .Q(gmem_addr_1_reg_955[8]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_955_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln43_fu_632_p2[9]),
        .Q(gmem_addr_1_reg_955[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[11]_i_10 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[9]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [8]),
        .O(\gmem_addr_reg_939[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[11]_i_2 
       (.I0(tmp10_reg_929_pp0_iter3_reg[11]),
        .I1(\gmem_addr_reg_939_reg[15]_i_6_n_7 ),
        .O(\gmem_addr_reg_939[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[11]_i_3 
       (.I0(tmp10_reg_929_pp0_iter3_reg[10]),
        .I1(\gmem_addr_reg_939_reg[11]_i_6_n_4 ),
        .O(\gmem_addr_reg_939[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[11]_i_4 
       (.I0(tmp10_reg_929_pp0_iter3_reg[9]),
        .I1(\gmem_addr_reg_939_reg[11]_i_6_n_5 ),
        .O(\gmem_addr_reg_939[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[11]_i_5 
       (.I0(tmp10_reg_929_pp0_iter3_reg[8]),
        .I1(\gmem_addr_reg_939_reg[11]_i_6_n_6 ),
        .O(\gmem_addr_reg_939[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[11]_i_7 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[12]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [11]),
        .O(\gmem_addr_reg_939[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[11]_i_8 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[11]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [10]),
        .O(\gmem_addr_reg_939[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[11]_i_9 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[10]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [9]),
        .O(\gmem_addr_reg_939[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[15]_i_10 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[13]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [12]),
        .O(\gmem_addr_reg_939[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[15]_i_2 
       (.I0(tmp10_reg_929_pp0_iter3_reg[15]),
        .I1(\gmem_addr_reg_939_reg[19]_i_6_n_7 ),
        .O(\gmem_addr_reg_939[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[15]_i_3 
       (.I0(tmp10_reg_929_pp0_iter3_reg[14]),
        .I1(\gmem_addr_reg_939_reg[15]_i_6_n_4 ),
        .O(\gmem_addr_reg_939[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[15]_i_4 
       (.I0(tmp10_reg_929_pp0_iter3_reg[13]),
        .I1(\gmem_addr_reg_939_reg[15]_i_6_n_5 ),
        .O(\gmem_addr_reg_939[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[15]_i_5 
       (.I0(tmp10_reg_929_pp0_iter3_reg[12]),
        .I1(\gmem_addr_reg_939_reg[15]_i_6_n_6 ),
        .O(\gmem_addr_reg_939[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[15]_i_7 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[16]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [15]),
        .O(\gmem_addr_reg_939[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[15]_i_8 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[15]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [14]),
        .O(\gmem_addr_reg_939[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[15]_i_9 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[14]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [13]),
        .O(\gmem_addr_reg_939[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[19]_i_10 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[17]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [16]),
        .O(\gmem_addr_reg_939[19]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[19]_i_2 
       (.I0(tmp10_reg_929_pp0_iter3_reg[19]),
        .I1(\gmem_addr_reg_939_reg[23]_i_6_n_7 ),
        .O(\gmem_addr_reg_939[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[19]_i_3 
       (.I0(tmp10_reg_929_pp0_iter3_reg[18]),
        .I1(\gmem_addr_reg_939_reg[19]_i_6_n_4 ),
        .O(\gmem_addr_reg_939[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[19]_i_4 
       (.I0(tmp10_reg_929_pp0_iter3_reg[17]),
        .I1(\gmem_addr_reg_939_reg[19]_i_6_n_5 ),
        .O(\gmem_addr_reg_939[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[19]_i_5 
       (.I0(tmp10_reg_929_pp0_iter3_reg[16]),
        .I1(\gmem_addr_reg_939_reg[19]_i_6_n_6 ),
        .O(\gmem_addr_reg_939[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[19]_i_7 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[20]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [19]),
        .O(\gmem_addr_reg_939[19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[19]_i_8 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[19]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [18]),
        .O(\gmem_addr_reg_939[19]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[19]_i_9 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[18]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [17]),
        .O(\gmem_addr_reg_939[19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[23]_i_10 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[21]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [20]),
        .O(\gmem_addr_reg_939[23]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[23]_i_2 
       (.I0(tmp10_reg_929_pp0_iter3_reg[23]),
        .I1(\gmem_addr_reg_939_reg[27]_i_6_n_7 ),
        .O(\gmem_addr_reg_939[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[23]_i_3 
       (.I0(tmp10_reg_929_pp0_iter3_reg[22]),
        .I1(\gmem_addr_reg_939_reg[23]_i_6_n_4 ),
        .O(\gmem_addr_reg_939[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[23]_i_4 
       (.I0(tmp10_reg_929_pp0_iter3_reg[21]),
        .I1(\gmem_addr_reg_939_reg[23]_i_6_n_5 ),
        .O(\gmem_addr_reg_939[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[23]_i_5 
       (.I0(tmp10_reg_929_pp0_iter3_reg[20]),
        .I1(\gmem_addr_reg_939_reg[23]_i_6_n_6 ),
        .O(\gmem_addr_reg_939[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[23]_i_7 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[24]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [23]),
        .O(\gmem_addr_reg_939[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[23]_i_8 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[23]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [22]),
        .O(\gmem_addr_reg_939[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[23]_i_9 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[22]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [21]),
        .O(\gmem_addr_reg_939[23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[27]_i_10 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[25]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [24]),
        .O(\gmem_addr_reg_939[27]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[27]_i_2 
       (.I0(tmp10_reg_929_pp0_iter3_reg[27]),
        .I1(\gmem_addr_reg_939_reg[31]_i_6_n_7 ),
        .O(\gmem_addr_reg_939[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[27]_i_3 
       (.I0(tmp10_reg_929_pp0_iter3_reg[26]),
        .I1(\gmem_addr_reg_939_reg[27]_i_6_n_4 ),
        .O(\gmem_addr_reg_939[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[27]_i_4 
       (.I0(tmp10_reg_929_pp0_iter3_reg[25]),
        .I1(\gmem_addr_reg_939_reg[27]_i_6_n_5 ),
        .O(\gmem_addr_reg_939[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[27]_i_5 
       (.I0(tmp10_reg_929_pp0_iter3_reg[24]),
        .I1(\gmem_addr_reg_939_reg[27]_i_6_n_6 ),
        .O(\gmem_addr_reg_939[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[27]_i_7 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[28]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [27]),
        .O(\gmem_addr_reg_939[27]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[27]_i_8 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[27]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [26]),
        .O(\gmem_addr_reg_939[27]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[27]_i_9 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[26]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [25]),
        .O(\gmem_addr_reg_939[27]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[31]_i_10 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[29]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [28]),
        .O(\gmem_addr_reg_939[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[31]_i_2 
       (.I0(tmp10_reg_929_pp0_iter3_reg[31]),
        .I1(\gmem_addr_reg_939_reg[35]_i_6_n_7 ),
        .O(\gmem_addr_reg_939[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[31]_i_3 
       (.I0(tmp10_reg_929_pp0_iter3_reg[30]),
        .I1(\gmem_addr_reg_939_reg[31]_i_6_n_4 ),
        .O(\gmem_addr_reg_939[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[31]_i_4 
       (.I0(tmp10_reg_929_pp0_iter3_reg[29]),
        .I1(\gmem_addr_reg_939_reg[31]_i_6_n_5 ),
        .O(\gmem_addr_reg_939[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[31]_i_5 
       (.I0(tmp10_reg_929_pp0_iter3_reg[28]),
        .I1(\gmem_addr_reg_939_reg[31]_i_6_n_6 ),
        .O(\gmem_addr_reg_939[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[31]_i_7 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[32]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [31]),
        .O(\gmem_addr_reg_939[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[31]_i_8 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[31]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [30]),
        .O(\gmem_addr_reg_939[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[31]_i_9 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[30]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [29]),
        .O(\gmem_addr_reg_939[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[35]_i_10 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[33]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [32]),
        .O(\gmem_addr_reg_939[35]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[35]_i_2 
       (.I0(tmp10_reg_929_pp0_iter3_reg[35]),
        .I1(\gmem_addr_reg_939_reg[39]_i_6_n_7 ),
        .O(\gmem_addr_reg_939[35]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[35]_i_3 
       (.I0(tmp10_reg_929_pp0_iter3_reg[34]),
        .I1(\gmem_addr_reg_939_reg[35]_i_6_n_4 ),
        .O(\gmem_addr_reg_939[35]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[35]_i_4 
       (.I0(tmp10_reg_929_pp0_iter3_reg[33]),
        .I1(\gmem_addr_reg_939_reg[35]_i_6_n_5 ),
        .O(\gmem_addr_reg_939[35]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[35]_i_5 
       (.I0(tmp10_reg_929_pp0_iter3_reg[32]),
        .I1(\gmem_addr_reg_939_reg[35]_i_6_n_6 ),
        .O(\gmem_addr_reg_939[35]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[35]_i_7 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[36]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [35]),
        .O(\gmem_addr_reg_939[35]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[35]_i_8 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[35]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [34]),
        .O(\gmem_addr_reg_939[35]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[35]_i_9 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[34]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [33]),
        .O(\gmem_addr_reg_939[35]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[39]_i_10 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[37]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [36]),
        .O(\gmem_addr_reg_939[39]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[39]_i_2 
       (.I0(tmp10_reg_929_pp0_iter3_reg[39]),
        .I1(\gmem_addr_reg_939_reg[43]_i_6_n_7 ),
        .O(\gmem_addr_reg_939[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[39]_i_3 
       (.I0(tmp10_reg_929_pp0_iter3_reg[38]),
        .I1(\gmem_addr_reg_939_reg[39]_i_6_n_4 ),
        .O(\gmem_addr_reg_939[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[39]_i_4 
       (.I0(tmp10_reg_929_pp0_iter3_reg[37]),
        .I1(\gmem_addr_reg_939_reg[39]_i_6_n_5 ),
        .O(\gmem_addr_reg_939[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[39]_i_5 
       (.I0(tmp10_reg_929_pp0_iter3_reg[36]),
        .I1(\gmem_addr_reg_939_reg[39]_i_6_n_6 ),
        .O(\gmem_addr_reg_939[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[39]_i_7 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[40]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [39]),
        .O(\gmem_addr_reg_939[39]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[39]_i_8 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[39]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [38]),
        .O(\gmem_addr_reg_939[39]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[39]_i_9 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[38]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [37]),
        .O(\gmem_addr_reg_939[39]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[3]_i_2 
       (.I0(tmp10_reg_929_pp0_iter3_reg[3]),
        .I1(\gmem_addr_reg_939_reg[7]_i_6_n_7 ),
        .O(\gmem_addr_reg_939[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[3]_i_3 
       (.I0(tmp10_reg_929_pp0_iter3_reg[2]),
        .I1(\gmem_addr_reg_939_reg[3]_i_6_n_4 ),
        .O(\gmem_addr_reg_939[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[3]_i_4 
       (.I0(tmp10_reg_929_pp0_iter3_reg[1]),
        .I1(\gmem_addr_reg_939_reg[3]_i_6_n_5 ),
        .O(\gmem_addr_reg_939[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[3]_i_5 
       (.I0(tmp10_reg_929_pp0_iter3_reg[0]),
        .I1(\gmem_addr_reg_939_reg[3]_i_6_n_6 ),
        .O(\gmem_addr_reg_939[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[3]_i_7 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[4]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [3]),
        .O(\gmem_addr_reg_939[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[3]_i_8 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[3]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [2]),
        .O(\gmem_addr_reg_939[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[3]_i_9 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[2]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [1]),
        .O(\gmem_addr_reg_939[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[43]_i_10 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[41]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [40]),
        .O(\gmem_addr_reg_939[43]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[43]_i_2 
       (.I0(tmp10_reg_929_pp0_iter3_reg[43]),
        .I1(\gmem_addr_reg_939_reg[47]_i_6_n_7 ),
        .O(\gmem_addr_reg_939[43]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[43]_i_3 
       (.I0(tmp10_reg_929_pp0_iter3_reg[42]),
        .I1(\gmem_addr_reg_939_reg[43]_i_6_n_4 ),
        .O(\gmem_addr_reg_939[43]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[43]_i_4 
       (.I0(tmp10_reg_929_pp0_iter3_reg[41]),
        .I1(\gmem_addr_reg_939_reg[43]_i_6_n_5 ),
        .O(\gmem_addr_reg_939[43]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[43]_i_5 
       (.I0(tmp10_reg_929_pp0_iter3_reg[40]),
        .I1(\gmem_addr_reg_939_reg[43]_i_6_n_6 ),
        .O(\gmem_addr_reg_939[43]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[43]_i_7 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[44]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [43]),
        .O(\gmem_addr_reg_939[43]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[43]_i_8 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[43]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [42]),
        .O(\gmem_addr_reg_939[43]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[43]_i_9 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[42]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [41]),
        .O(\gmem_addr_reg_939[43]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[47]_i_10 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[45]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [44]),
        .O(\gmem_addr_reg_939[47]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[47]_i_2 
       (.I0(tmp10_reg_929_pp0_iter3_reg[47]),
        .I1(\gmem_addr_reg_939_reg[51]_i_6_n_7 ),
        .O(\gmem_addr_reg_939[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[47]_i_3 
       (.I0(tmp10_reg_929_pp0_iter3_reg[46]),
        .I1(\gmem_addr_reg_939_reg[47]_i_6_n_4 ),
        .O(\gmem_addr_reg_939[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[47]_i_4 
       (.I0(tmp10_reg_929_pp0_iter3_reg[45]),
        .I1(\gmem_addr_reg_939_reg[47]_i_6_n_5 ),
        .O(\gmem_addr_reg_939[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[47]_i_5 
       (.I0(tmp10_reg_929_pp0_iter3_reg[44]),
        .I1(\gmem_addr_reg_939_reg[47]_i_6_n_6 ),
        .O(\gmem_addr_reg_939[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[47]_i_7 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[48]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [47]),
        .O(\gmem_addr_reg_939[47]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[47]_i_8 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[47]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [46]),
        .O(\gmem_addr_reg_939[47]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[47]_i_9 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[46]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [45]),
        .O(\gmem_addr_reg_939[47]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[51]_i_10 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[49]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [48]),
        .O(\gmem_addr_reg_939[51]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[51]_i_2 
       (.I0(tmp10_reg_929_pp0_iter3_reg[51]),
        .I1(\gmem_addr_reg_939_reg[55]_i_6_n_7 ),
        .O(\gmem_addr_reg_939[51]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[51]_i_3 
       (.I0(tmp10_reg_929_pp0_iter3_reg[50]),
        .I1(\gmem_addr_reg_939_reg[51]_i_6_n_4 ),
        .O(\gmem_addr_reg_939[51]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[51]_i_4 
       (.I0(tmp10_reg_929_pp0_iter3_reg[49]),
        .I1(\gmem_addr_reg_939_reg[51]_i_6_n_5 ),
        .O(\gmem_addr_reg_939[51]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[51]_i_5 
       (.I0(tmp10_reg_929_pp0_iter3_reg[48]),
        .I1(\gmem_addr_reg_939_reg[51]_i_6_n_6 ),
        .O(\gmem_addr_reg_939[51]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[51]_i_7 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[52]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [51]),
        .O(\gmem_addr_reg_939[51]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[51]_i_8 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[51]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [50]),
        .O(\gmem_addr_reg_939[51]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[51]_i_9 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[50]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [49]),
        .O(\gmem_addr_reg_939[51]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[55]_i_10 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[53]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [52]),
        .O(\gmem_addr_reg_939[55]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[55]_i_2 
       (.I0(tmp10_reg_929_pp0_iter3_reg[55]),
        .I1(\gmem_addr_reg_939_reg[59]_i_6_n_7 ),
        .O(\gmem_addr_reg_939[55]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[55]_i_3 
       (.I0(tmp10_reg_929_pp0_iter3_reg[54]),
        .I1(\gmem_addr_reg_939_reg[55]_i_6_n_4 ),
        .O(\gmem_addr_reg_939[55]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[55]_i_4 
       (.I0(tmp10_reg_929_pp0_iter3_reg[53]),
        .I1(\gmem_addr_reg_939_reg[55]_i_6_n_5 ),
        .O(\gmem_addr_reg_939[55]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[55]_i_5 
       (.I0(tmp10_reg_929_pp0_iter3_reg[52]),
        .I1(\gmem_addr_reg_939_reg[55]_i_6_n_6 ),
        .O(\gmem_addr_reg_939[55]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[55]_i_7 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[56]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [55]),
        .O(\gmem_addr_reg_939[55]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[55]_i_8 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[55]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [54]),
        .O(\gmem_addr_reg_939[55]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[55]_i_9 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[54]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [53]),
        .O(\gmem_addr_reg_939[55]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[59]_i_10 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[57]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [56]),
        .O(\gmem_addr_reg_939[59]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[59]_i_2 
       (.I0(tmp10_reg_929_pp0_iter3_reg[59]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_n_7 ),
        .O(\gmem_addr_reg_939[59]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[59]_i_3 
       (.I0(tmp10_reg_929_pp0_iter3_reg[58]),
        .I1(\gmem_addr_reg_939_reg[59]_i_6_n_4 ),
        .O(\gmem_addr_reg_939[59]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[59]_i_4 
       (.I0(tmp10_reg_929_pp0_iter3_reg[57]),
        .I1(\gmem_addr_reg_939_reg[59]_i_6_n_5 ),
        .O(\gmem_addr_reg_939[59]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[59]_i_5 
       (.I0(tmp10_reg_929_pp0_iter3_reg[56]),
        .I1(\gmem_addr_reg_939_reg[59]_i_6_n_6 ),
        .O(\gmem_addr_reg_939[59]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[59]_i_7 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[60]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [59]),
        .O(\gmem_addr_reg_939[59]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[59]_i_8 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[59]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [58]),
        .O(\gmem_addr_reg_939[59]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[59]_i_9 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[58]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [57]),
        .O(\gmem_addr_reg_939[59]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[61]_i_2 
       (.I0(RESIZE0),
        .I1(tmp10_reg_929_pp0_iter3_reg[61]),
        .O(\gmem_addr_reg_939[61]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[61]_i_3 
       (.I0(tmp10_reg_929_pp0_iter3_reg[60]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_n_6 ),
        .O(\gmem_addr_reg_939[61]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[61]_i_5 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[63]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [62]),
        .O(\gmem_addr_reg_939[61]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[61]_i_6 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[62]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [61]),
        .O(\gmem_addr_reg_939[61]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[61]_i_7 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[61]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [60]),
        .O(\gmem_addr_reg_939[61]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[7]_i_10 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[5]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [4]),
        .O(\gmem_addr_reg_939[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[7]_i_2 
       (.I0(tmp10_reg_929_pp0_iter3_reg[7]),
        .I1(\gmem_addr_reg_939_reg[11]_i_6_n_7 ),
        .O(\gmem_addr_reg_939[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[7]_i_3 
       (.I0(tmp10_reg_929_pp0_iter3_reg[6]),
        .I1(\gmem_addr_reg_939_reg[7]_i_6_n_4 ),
        .O(\gmem_addr_reg_939[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[7]_i_4 
       (.I0(tmp10_reg_929_pp0_iter3_reg[5]),
        .I1(\gmem_addr_reg_939_reg[7]_i_6_n_5 ),
        .O(\gmem_addr_reg_939[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[7]_i_5 
       (.I0(tmp10_reg_929_pp0_iter3_reg[4]),
        .I1(\gmem_addr_reg_939_reg[7]_i_6_n_6 ),
        .O(\gmem_addr_reg_939[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[7]_i_7 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[8]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [7]),
        .O(\gmem_addr_reg_939[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[7]_i_8 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[7]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [6]),
        .O(\gmem_addr_reg_939[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_939[7]_i_9 
       (.I0(sext_ln38_mid2_v_v_v_v_fu_558_p3[6]),
        .I1(\gmem_addr_reg_939_reg[61]_i_4_0 [5]),
        .O(\gmem_addr_reg_939[7]_i_9_n_0 ));
  FDRE \gmem_addr_reg_939_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[0]),
        .Q(gmem_addr_reg_939[0]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[10]),
        .Q(gmem_addr_reg_939[10]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[11]),
        .Q(gmem_addr_reg_939[11]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_939_reg[11]_i_1 
       (.CI(\gmem_addr_reg_939_reg[7]_i_1_n_0 ),
        .CO({\gmem_addr_reg_939_reg[11]_i_1_n_0 ,\gmem_addr_reg_939_reg[11]_i_1_n_1 ,\gmem_addr_reg_939_reg[11]_i_1_n_2 ,\gmem_addr_reg_939_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp10_reg_929_pp0_iter3_reg[11:8]),
        .O(add_ln42_fu_587_p2[11:8]),
        .S({\gmem_addr_reg_939[11]_i_2_n_0 ,\gmem_addr_reg_939[11]_i_3_n_0 ,\gmem_addr_reg_939[11]_i_4_n_0 ,\gmem_addr_reg_939[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_939_reg[11]_i_6 
       (.CI(\gmem_addr_reg_939_reg[7]_i_6_n_0 ),
        .CO({\gmem_addr_reg_939_reg[11]_i_6_n_0 ,\gmem_addr_reg_939_reg[11]_i_6_n_1 ,\gmem_addr_reg_939_reg[11]_i_6_n_2 ,\gmem_addr_reg_939_reg[11]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln38_mid2_v_v_v_v_fu_558_p3[12:9]),
        .O({\gmem_addr_reg_939_reg[11]_i_6_n_4 ,\gmem_addr_reg_939_reg[11]_i_6_n_5 ,\gmem_addr_reg_939_reg[11]_i_6_n_6 ,\gmem_addr_reg_939_reg[11]_i_6_n_7 }),
        .S({\gmem_addr_reg_939[11]_i_7_n_0 ,\gmem_addr_reg_939[11]_i_8_n_0 ,\gmem_addr_reg_939[11]_i_9_n_0 ,\gmem_addr_reg_939[11]_i_10_n_0 }));
  FDRE \gmem_addr_reg_939_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[12]),
        .Q(gmem_addr_reg_939[12]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[13]),
        .Q(gmem_addr_reg_939[13]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[14]),
        .Q(gmem_addr_reg_939[14]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[15]),
        .Q(gmem_addr_reg_939[15]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_939_reg[15]_i_1 
       (.CI(\gmem_addr_reg_939_reg[11]_i_1_n_0 ),
        .CO({\gmem_addr_reg_939_reg[15]_i_1_n_0 ,\gmem_addr_reg_939_reg[15]_i_1_n_1 ,\gmem_addr_reg_939_reg[15]_i_1_n_2 ,\gmem_addr_reg_939_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp10_reg_929_pp0_iter3_reg[15:12]),
        .O(add_ln42_fu_587_p2[15:12]),
        .S({\gmem_addr_reg_939[15]_i_2_n_0 ,\gmem_addr_reg_939[15]_i_3_n_0 ,\gmem_addr_reg_939[15]_i_4_n_0 ,\gmem_addr_reg_939[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_939_reg[15]_i_6 
       (.CI(\gmem_addr_reg_939_reg[11]_i_6_n_0 ),
        .CO({\gmem_addr_reg_939_reg[15]_i_6_n_0 ,\gmem_addr_reg_939_reg[15]_i_6_n_1 ,\gmem_addr_reg_939_reg[15]_i_6_n_2 ,\gmem_addr_reg_939_reg[15]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln38_mid2_v_v_v_v_fu_558_p3[16:13]),
        .O({\gmem_addr_reg_939_reg[15]_i_6_n_4 ,\gmem_addr_reg_939_reg[15]_i_6_n_5 ,\gmem_addr_reg_939_reg[15]_i_6_n_6 ,\gmem_addr_reg_939_reg[15]_i_6_n_7 }),
        .S({\gmem_addr_reg_939[15]_i_7_n_0 ,\gmem_addr_reg_939[15]_i_8_n_0 ,\gmem_addr_reg_939[15]_i_9_n_0 ,\gmem_addr_reg_939[15]_i_10_n_0 }));
  FDRE \gmem_addr_reg_939_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[16]),
        .Q(gmem_addr_reg_939[16]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[17]),
        .Q(gmem_addr_reg_939[17]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[18]),
        .Q(gmem_addr_reg_939[18]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[19]),
        .Q(gmem_addr_reg_939[19]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_939_reg[19]_i_1 
       (.CI(\gmem_addr_reg_939_reg[15]_i_1_n_0 ),
        .CO({\gmem_addr_reg_939_reg[19]_i_1_n_0 ,\gmem_addr_reg_939_reg[19]_i_1_n_1 ,\gmem_addr_reg_939_reg[19]_i_1_n_2 ,\gmem_addr_reg_939_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp10_reg_929_pp0_iter3_reg[19:16]),
        .O(add_ln42_fu_587_p2[19:16]),
        .S({\gmem_addr_reg_939[19]_i_2_n_0 ,\gmem_addr_reg_939[19]_i_3_n_0 ,\gmem_addr_reg_939[19]_i_4_n_0 ,\gmem_addr_reg_939[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_939_reg[19]_i_6 
       (.CI(\gmem_addr_reg_939_reg[15]_i_6_n_0 ),
        .CO({\gmem_addr_reg_939_reg[19]_i_6_n_0 ,\gmem_addr_reg_939_reg[19]_i_6_n_1 ,\gmem_addr_reg_939_reg[19]_i_6_n_2 ,\gmem_addr_reg_939_reg[19]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln38_mid2_v_v_v_v_fu_558_p3[20:17]),
        .O({\gmem_addr_reg_939_reg[19]_i_6_n_4 ,\gmem_addr_reg_939_reg[19]_i_6_n_5 ,\gmem_addr_reg_939_reg[19]_i_6_n_6 ,\gmem_addr_reg_939_reg[19]_i_6_n_7 }),
        .S({\gmem_addr_reg_939[19]_i_7_n_0 ,\gmem_addr_reg_939[19]_i_8_n_0 ,\gmem_addr_reg_939[19]_i_9_n_0 ,\gmem_addr_reg_939[19]_i_10_n_0 }));
  FDRE \gmem_addr_reg_939_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[1]),
        .Q(gmem_addr_reg_939[1]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[20]),
        .Q(gmem_addr_reg_939[20]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[21]),
        .Q(gmem_addr_reg_939[21]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[22]),
        .Q(gmem_addr_reg_939[22]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[23]),
        .Q(gmem_addr_reg_939[23]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_939_reg[23]_i_1 
       (.CI(\gmem_addr_reg_939_reg[19]_i_1_n_0 ),
        .CO({\gmem_addr_reg_939_reg[23]_i_1_n_0 ,\gmem_addr_reg_939_reg[23]_i_1_n_1 ,\gmem_addr_reg_939_reg[23]_i_1_n_2 ,\gmem_addr_reg_939_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp10_reg_929_pp0_iter3_reg[23:20]),
        .O(add_ln42_fu_587_p2[23:20]),
        .S({\gmem_addr_reg_939[23]_i_2_n_0 ,\gmem_addr_reg_939[23]_i_3_n_0 ,\gmem_addr_reg_939[23]_i_4_n_0 ,\gmem_addr_reg_939[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_939_reg[23]_i_6 
       (.CI(\gmem_addr_reg_939_reg[19]_i_6_n_0 ),
        .CO({\gmem_addr_reg_939_reg[23]_i_6_n_0 ,\gmem_addr_reg_939_reg[23]_i_6_n_1 ,\gmem_addr_reg_939_reg[23]_i_6_n_2 ,\gmem_addr_reg_939_reg[23]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln38_mid2_v_v_v_v_fu_558_p3[24:21]),
        .O({\gmem_addr_reg_939_reg[23]_i_6_n_4 ,\gmem_addr_reg_939_reg[23]_i_6_n_5 ,\gmem_addr_reg_939_reg[23]_i_6_n_6 ,\gmem_addr_reg_939_reg[23]_i_6_n_7 }),
        .S({\gmem_addr_reg_939[23]_i_7_n_0 ,\gmem_addr_reg_939[23]_i_8_n_0 ,\gmem_addr_reg_939[23]_i_9_n_0 ,\gmem_addr_reg_939[23]_i_10_n_0 }));
  FDRE \gmem_addr_reg_939_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[24]),
        .Q(gmem_addr_reg_939[24]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[25]),
        .Q(gmem_addr_reg_939[25]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[26]),
        .Q(gmem_addr_reg_939[26]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[27]),
        .Q(gmem_addr_reg_939[27]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_939_reg[27]_i_1 
       (.CI(\gmem_addr_reg_939_reg[23]_i_1_n_0 ),
        .CO({\gmem_addr_reg_939_reg[27]_i_1_n_0 ,\gmem_addr_reg_939_reg[27]_i_1_n_1 ,\gmem_addr_reg_939_reg[27]_i_1_n_2 ,\gmem_addr_reg_939_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp10_reg_929_pp0_iter3_reg[27:24]),
        .O(add_ln42_fu_587_p2[27:24]),
        .S({\gmem_addr_reg_939[27]_i_2_n_0 ,\gmem_addr_reg_939[27]_i_3_n_0 ,\gmem_addr_reg_939[27]_i_4_n_0 ,\gmem_addr_reg_939[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_939_reg[27]_i_6 
       (.CI(\gmem_addr_reg_939_reg[23]_i_6_n_0 ),
        .CO({\gmem_addr_reg_939_reg[27]_i_6_n_0 ,\gmem_addr_reg_939_reg[27]_i_6_n_1 ,\gmem_addr_reg_939_reg[27]_i_6_n_2 ,\gmem_addr_reg_939_reg[27]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln38_mid2_v_v_v_v_fu_558_p3[28:25]),
        .O({\gmem_addr_reg_939_reg[27]_i_6_n_4 ,\gmem_addr_reg_939_reg[27]_i_6_n_5 ,\gmem_addr_reg_939_reg[27]_i_6_n_6 ,\gmem_addr_reg_939_reg[27]_i_6_n_7 }),
        .S({\gmem_addr_reg_939[27]_i_7_n_0 ,\gmem_addr_reg_939[27]_i_8_n_0 ,\gmem_addr_reg_939[27]_i_9_n_0 ,\gmem_addr_reg_939[27]_i_10_n_0 }));
  FDRE \gmem_addr_reg_939_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[28]),
        .Q(gmem_addr_reg_939[28]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[29]),
        .Q(gmem_addr_reg_939[29]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[2]),
        .Q(gmem_addr_reg_939[2]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[30]),
        .Q(gmem_addr_reg_939[30]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[31]),
        .Q(gmem_addr_reg_939[31]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_939_reg[31]_i_1 
       (.CI(\gmem_addr_reg_939_reg[27]_i_1_n_0 ),
        .CO({\gmem_addr_reg_939_reg[31]_i_1_n_0 ,\gmem_addr_reg_939_reg[31]_i_1_n_1 ,\gmem_addr_reg_939_reg[31]_i_1_n_2 ,\gmem_addr_reg_939_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp10_reg_929_pp0_iter3_reg[31:28]),
        .O(add_ln42_fu_587_p2[31:28]),
        .S({\gmem_addr_reg_939[31]_i_2_n_0 ,\gmem_addr_reg_939[31]_i_3_n_0 ,\gmem_addr_reg_939[31]_i_4_n_0 ,\gmem_addr_reg_939[31]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_939_reg[31]_i_6 
       (.CI(\gmem_addr_reg_939_reg[27]_i_6_n_0 ),
        .CO({\gmem_addr_reg_939_reg[31]_i_6_n_0 ,\gmem_addr_reg_939_reg[31]_i_6_n_1 ,\gmem_addr_reg_939_reg[31]_i_6_n_2 ,\gmem_addr_reg_939_reg[31]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln38_mid2_v_v_v_v_fu_558_p3[32:29]),
        .O({\gmem_addr_reg_939_reg[31]_i_6_n_4 ,\gmem_addr_reg_939_reg[31]_i_6_n_5 ,\gmem_addr_reg_939_reg[31]_i_6_n_6 ,\gmem_addr_reg_939_reg[31]_i_6_n_7 }),
        .S({\gmem_addr_reg_939[31]_i_7_n_0 ,\gmem_addr_reg_939[31]_i_8_n_0 ,\gmem_addr_reg_939[31]_i_9_n_0 ,\gmem_addr_reg_939[31]_i_10_n_0 }));
  FDRE \gmem_addr_reg_939_reg[32] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[32]),
        .Q(gmem_addr_reg_939[32]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[33] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[33]),
        .Q(gmem_addr_reg_939[33]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[34] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[34]),
        .Q(gmem_addr_reg_939[34]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[35] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[35]),
        .Q(gmem_addr_reg_939[35]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_939_reg[35]_i_1 
       (.CI(\gmem_addr_reg_939_reg[31]_i_1_n_0 ),
        .CO({\gmem_addr_reg_939_reg[35]_i_1_n_0 ,\gmem_addr_reg_939_reg[35]_i_1_n_1 ,\gmem_addr_reg_939_reg[35]_i_1_n_2 ,\gmem_addr_reg_939_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp10_reg_929_pp0_iter3_reg[35:32]),
        .O(add_ln42_fu_587_p2[35:32]),
        .S({\gmem_addr_reg_939[35]_i_2_n_0 ,\gmem_addr_reg_939[35]_i_3_n_0 ,\gmem_addr_reg_939[35]_i_4_n_0 ,\gmem_addr_reg_939[35]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_939_reg[35]_i_6 
       (.CI(\gmem_addr_reg_939_reg[31]_i_6_n_0 ),
        .CO({\gmem_addr_reg_939_reg[35]_i_6_n_0 ,\gmem_addr_reg_939_reg[35]_i_6_n_1 ,\gmem_addr_reg_939_reg[35]_i_6_n_2 ,\gmem_addr_reg_939_reg[35]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln38_mid2_v_v_v_v_fu_558_p3[36:33]),
        .O({\gmem_addr_reg_939_reg[35]_i_6_n_4 ,\gmem_addr_reg_939_reg[35]_i_6_n_5 ,\gmem_addr_reg_939_reg[35]_i_6_n_6 ,\gmem_addr_reg_939_reg[35]_i_6_n_7 }),
        .S({\gmem_addr_reg_939[35]_i_7_n_0 ,\gmem_addr_reg_939[35]_i_8_n_0 ,\gmem_addr_reg_939[35]_i_9_n_0 ,\gmem_addr_reg_939[35]_i_10_n_0 }));
  FDRE \gmem_addr_reg_939_reg[36] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[36]),
        .Q(gmem_addr_reg_939[36]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[37] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[37]),
        .Q(gmem_addr_reg_939[37]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[38] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[38]),
        .Q(gmem_addr_reg_939[38]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[39] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[39]),
        .Q(gmem_addr_reg_939[39]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_939_reg[39]_i_1 
       (.CI(\gmem_addr_reg_939_reg[35]_i_1_n_0 ),
        .CO({\gmem_addr_reg_939_reg[39]_i_1_n_0 ,\gmem_addr_reg_939_reg[39]_i_1_n_1 ,\gmem_addr_reg_939_reg[39]_i_1_n_2 ,\gmem_addr_reg_939_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp10_reg_929_pp0_iter3_reg[39:36]),
        .O(add_ln42_fu_587_p2[39:36]),
        .S({\gmem_addr_reg_939[39]_i_2_n_0 ,\gmem_addr_reg_939[39]_i_3_n_0 ,\gmem_addr_reg_939[39]_i_4_n_0 ,\gmem_addr_reg_939[39]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_939_reg[39]_i_6 
       (.CI(\gmem_addr_reg_939_reg[35]_i_6_n_0 ),
        .CO({\gmem_addr_reg_939_reg[39]_i_6_n_0 ,\gmem_addr_reg_939_reg[39]_i_6_n_1 ,\gmem_addr_reg_939_reg[39]_i_6_n_2 ,\gmem_addr_reg_939_reg[39]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln38_mid2_v_v_v_v_fu_558_p3[40:37]),
        .O({\gmem_addr_reg_939_reg[39]_i_6_n_4 ,\gmem_addr_reg_939_reg[39]_i_6_n_5 ,\gmem_addr_reg_939_reg[39]_i_6_n_6 ,\gmem_addr_reg_939_reg[39]_i_6_n_7 }),
        .S({\gmem_addr_reg_939[39]_i_7_n_0 ,\gmem_addr_reg_939[39]_i_8_n_0 ,\gmem_addr_reg_939[39]_i_9_n_0 ,\gmem_addr_reg_939[39]_i_10_n_0 }));
  FDRE \gmem_addr_reg_939_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[3]),
        .Q(gmem_addr_reg_939[3]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_939_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_reg_939_reg[3]_i_1_n_0 ,\gmem_addr_reg_939_reg[3]_i_1_n_1 ,\gmem_addr_reg_939_reg[3]_i_1_n_2 ,\gmem_addr_reg_939_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp10_reg_929_pp0_iter3_reg[3:0]),
        .O(add_ln42_fu_587_p2[3:0]),
        .S({\gmem_addr_reg_939[3]_i_2_n_0 ,\gmem_addr_reg_939[3]_i_3_n_0 ,\gmem_addr_reg_939[3]_i_4_n_0 ,\gmem_addr_reg_939[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_939_reg[3]_i_6 
       (.CI(1'b0),
        .CO({\gmem_addr_reg_939_reg[3]_i_6_n_0 ,\gmem_addr_reg_939_reg[3]_i_6_n_1 ,\gmem_addr_reg_939_reg[3]_i_6_n_2 ,\gmem_addr_reg_939_reg[3]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({sext_ln38_mid2_v_v_v_v_fu_558_p3[4:2],1'b0}),
        .O({\gmem_addr_reg_939_reg[3]_i_6_n_4 ,\gmem_addr_reg_939_reg[3]_i_6_n_5 ,\gmem_addr_reg_939_reg[3]_i_6_n_6 ,\NLW_gmem_addr_reg_939_reg[3]_i_6_O_UNCONNECTED [0]}),
        .S({\gmem_addr_reg_939[3]_i_7_n_0 ,\gmem_addr_reg_939[3]_i_8_n_0 ,\gmem_addr_reg_939[3]_i_9_n_0 ,\gmem_addr_reg_939_reg[61]_i_4_0 [0]}));
  FDRE \gmem_addr_reg_939_reg[40] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[40]),
        .Q(gmem_addr_reg_939[40]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[41] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[41]),
        .Q(gmem_addr_reg_939[41]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[42] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[42]),
        .Q(gmem_addr_reg_939[42]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[43] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[43]),
        .Q(gmem_addr_reg_939[43]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_939_reg[43]_i_1 
       (.CI(\gmem_addr_reg_939_reg[39]_i_1_n_0 ),
        .CO({\gmem_addr_reg_939_reg[43]_i_1_n_0 ,\gmem_addr_reg_939_reg[43]_i_1_n_1 ,\gmem_addr_reg_939_reg[43]_i_1_n_2 ,\gmem_addr_reg_939_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp10_reg_929_pp0_iter3_reg[43:40]),
        .O(add_ln42_fu_587_p2[43:40]),
        .S({\gmem_addr_reg_939[43]_i_2_n_0 ,\gmem_addr_reg_939[43]_i_3_n_0 ,\gmem_addr_reg_939[43]_i_4_n_0 ,\gmem_addr_reg_939[43]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_939_reg[43]_i_6 
       (.CI(\gmem_addr_reg_939_reg[39]_i_6_n_0 ),
        .CO({\gmem_addr_reg_939_reg[43]_i_6_n_0 ,\gmem_addr_reg_939_reg[43]_i_6_n_1 ,\gmem_addr_reg_939_reg[43]_i_6_n_2 ,\gmem_addr_reg_939_reg[43]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln38_mid2_v_v_v_v_fu_558_p3[44:41]),
        .O({\gmem_addr_reg_939_reg[43]_i_6_n_4 ,\gmem_addr_reg_939_reg[43]_i_6_n_5 ,\gmem_addr_reg_939_reg[43]_i_6_n_6 ,\gmem_addr_reg_939_reg[43]_i_6_n_7 }),
        .S({\gmem_addr_reg_939[43]_i_7_n_0 ,\gmem_addr_reg_939[43]_i_8_n_0 ,\gmem_addr_reg_939[43]_i_9_n_0 ,\gmem_addr_reg_939[43]_i_10_n_0 }));
  FDRE \gmem_addr_reg_939_reg[44] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[44]),
        .Q(gmem_addr_reg_939[44]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[45] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[45]),
        .Q(gmem_addr_reg_939[45]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[46] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[46]),
        .Q(gmem_addr_reg_939[46]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[47] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[47]),
        .Q(gmem_addr_reg_939[47]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_939_reg[47]_i_1 
       (.CI(\gmem_addr_reg_939_reg[43]_i_1_n_0 ),
        .CO({\gmem_addr_reg_939_reg[47]_i_1_n_0 ,\gmem_addr_reg_939_reg[47]_i_1_n_1 ,\gmem_addr_reg_939_reg[47]_i_1_n_2 ,\gmem_addr_reg_939_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp10_reg_929_pp0_iter3_reg[47:44]),
        .O(add_ln42_fu_587_p2[47:44]),
        .S({\gmem_addr_reg_939[47]_i_2_n_0 ,\gmem_addr_reg_939[47]_i_3_n_0 ,\gmem_addr_reg_939[47]_i_4_n_0 ,\gmem_addr_reg_939[47]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_939_reg[47]_i_6 
       (.CI(\gmem_addr_reg_939_reg[43]_i_6_n_0 ),
        .CO({\gmem_addr_reg_939_reg[47]_i_6_n_0 ,\gmem_addr_reg_939_reg[47]_i_6_n_1 ,\gmem_addr_reg_939_reg[47]_i_6_n_2 ,\gmem_addr_reg_939_reg[47]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln38_mid2_v_v_v_v_fu_558_p3[48:45]),
        .O({\gmem_addr_reg_939_reg[47]_i_6_n_4 ,\gmem_addr_reg_939_reg[47]_i_6_n_5 ,\gmem_addr_reg_939_reg[47]_i_6_n_6 ,\gmem_addr_reg_939_reg[47]_i_6_n_7 }),
        .S({\gmem_addr_reg_939[47]_i_7_n_0 ,\gmem_addr_reg_939[47]_i_8_n_0 ,\gmem_addr_reg_939[47]_i_9_n_0 ,\gmem_addr_reg_939[47]_i_10_n_0 }));
  FDRE \gmem_addr_reg_939_reg[48] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[48]),
        .Q(gmem_addr_reg_939[48]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[49] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[49]),
        .Q(gmem_addr_reg_939[49]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[4]),
        .Q(gmem_addr_reg_939[4]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[50] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[50]),
        .Q(gmem_addr_reg_939[50]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[51] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[51]),
        .Q(gmem_addr_reg_939[51]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_939_reg[51]_i_1 
       (.CI(\gmem_addr_reg_939_reg[47]_i_1_n_0 ),
        .CO({\gmem_addr_reg_939_reg[51]_i_1_n_0 ,\gmem_addr_reg_939_reg[51]_i_1_n_1 ,\gmem_addr_reg_939_reg[51]_i_1_n_2 ,\gmem_addr_reg_939_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp10_reg_929_pp0_iter3_reg[51:48]),
        .O(add_ln42_fu_587_p2[51:48]),
        .S({\gmem_addr_reg_939[51]_i_2_n_0 ,\gmem_addr_reg_939[51]_i_3_n_0 ,\gmem_addr_reg_939[51]_i_4_n_0 ,\gmem_addr_reg_939[51]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_939_reg[51]_i_6 
       (.CI(\gmem_addr_reg_939_reg[47]_i_6_n_0 ),
        .CO({\gmem_addr_reg_939_reg[51]_i_6_n_0 ,\gmem_addr_reg_939_reg[51]_i_6_n_1 ,\gmem_addr_reg_939_reg[51]_i_6_n_2 ,\gmem_addr_reg_939_reg[51]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln38_mid2_v_v_v_v_fu_558_p3[52:49]),
        .O({\gmem_addr_reg_939_reg[51]_i_6_n_4 ,\gmem_addr_reg_939_reg[51]_i_6_n_5 ,\gmem_addr_reg_939_reg[51]_i_6_n_6 ,\gmem_addr_reg_939_reg[51]_i_6_n_7 }),
        .S({\gmem_addr_reg_939[51]_i_7_n_0 ,\gmem_addr_reg_939[51]_i_8_n_0 ,\gmem_addr_reg_939[51]_i_9_n_0 ,\gmem_addr_reg_939[51]_i_10_n_0 }));
  FDRE \gmem_addr_reg_939_reg[52] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[52]),
        .Q(gmem_addr_reg_939[52]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[53] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[53]),
        .Q(gmem_addr_reg_939[53]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[54] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[54]),
        .Q(gmem_addr_reg_939[54]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[55] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[55]),
        .Q(gmem_addr_reg_939[55]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_939_reg[55]_i_1 
       (.CI(\gmem_addr_reg_939_reg[51]_i_1_n_0 ),
        .CO({\gmem_addr_reg_939_reg[55]_i_1_n_0 ,\gmem_addr_reg_939_reg[55]_i_1_n_1 ,\gmem_addr_reg_939_reg[55]_i_1_n_2 ,\gmem_addr_reg_939_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp10_reg_929_pp0_iter3_reg[55:52]),
        .O(add_ln42_fu_587_p2[55:52]),
        .S({\gmem_addr_reg_939[55]_i_2_n_0 ,\gmem_addr_reg_939[55]_i_3_n_0 ,\gmem_addr_reg_939[55]_i_4_n_0 ,\gmem_addr_reg_939[55]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_939_reg[55]_i_6 
       (.CI(\gmem_addr_reg_939_reg[51]_i_6_n_0 ),
        .CO({\gmem_addr_reg_939_reg[55]_i_6_n_0 ,\gmem_addr_reg_939_reg[55]_i_6_n_1 ,\gmem_addr_reg_939_reg[55]_i_6_n_2 ,\gmem_addr_reg_939_reg[55]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln38_mid2_v_v_v_v_fu_558_p3[56:53]),
        .O({\gmem_addr_reg_939_reg[55]_i_6_n_4 ,\gmem_addr_reg_939_reg[55]_i_6_n_5 ,\gmem_addr_reg_939_reg[55]_i_6_n_6 ,\gmem_addr_reg_939_reg[55]_i_6_n_7 }),
        .S({\gmem_addr_reg_939[55]_i_7_n_0 ,\gmem_addr_reg_939[55]_i_8_n_0 ,\gmem_addr_reg_939[55]_i_9_n_0 ,\gmem_addr_reg_939[55]_i_10_n_0 }));
  FDRE \gmem_addr_reg_939_reg[56] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[56]),
        .Q(gmem_addr_reg_939[56]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[57] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[57]),
        .Q(gmem_addr_reg_939[57]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[58] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[58]),
        .Q(gmem_addr_reg_939[58]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[59] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[59]),
        .Q(gmem_addr_reg_939[59]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_939_reg[59]_i_1 
       (.CI(\gmem_addr_reg_939_reg[55]_i_1_n_0 ),
        .CO({\gmem_addr_reg_939_reg[59]_i_1_n_0 ,\gmem_addr_reg_939_reg[59]_i_1_n_1 ,\gmem_addr_reg_939_reg[59]_i_1_n_2 ,\gmem_addr_reg_939_reg[59]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp10_reg_929_pp0_iter3_reg[59:56]),
        .O(add_ln42_fu_587_p2[59:56]),
        .S({\gmem_addr_reg_939[59]_i_2_n_0 ,\gmem_addr_reg_939[59]_i_3_n_0 ,\gmem_addr_reg_939[59]_i_4_n_0 ,\gmem_addr_reg_939[59]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_939_reg[59]_i_6 
       (.CI(\gmem_addr_reg_939_reg[55]_i_6_n_0 ),
        .CO({\gmem_addr_reg_939_reg[59]_i_6_n_0 ,\gmem_addr_reg_939_reg[59]_i_6_n_1 ,\gmem_addr_reg_939_reg[59]_i_6_n_2 ,\gmem_addr_reg_939_reg[59]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln38_mid2_v_v_v_v_fu_558_p3[60:57]),
        .O({\gmem_addr_reg_939_reg[59]_i_6_n_4 ,\gmem_addr_reg_939_reg[59]_i_6_n_5 ,\gmem_addr_reg_939_reg[59]_i_6_n_6 ,\gmem_addr_reg_939_reg[59]_i_6_n_7 }),
        .S({\gmem_addr_reg_939[59]_i_7_n_0 ,\gmem_addr_reg_939[59]_i_8_n_0 ,\gmem_addr_reg_939[59]_i_9_n_0 ,\gmem_addr_reg_939[59]_i_10_n_0 }));
  FDRE \gmem_addr_reg_939_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[5]),
        .Q(gmem_addr_reg_939[5]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[60] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[60]),
        .Q(gmem_addr_reg_939[60]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[61] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[61]),
        .Q(gmem_addr_reg_939[61]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_939_reg[61]_i_1 
       (.CI(\gmem_addr_reg_939_reg[59]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_reg_939_reg[61]_i_1_CO_UNCONNECTED [3:1],\gmem_addr_reg_939_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp10_reg_929_pp0_iter3_reg[60]}),
        .O({\NLW_gmem_addr_reg_939_reg[61]_i_1_O_UNCONNECTED [3:2],add_ln42_fu_587_p2[61:60]}),
        .S({1'b0,1'b0,\gmem_addr_reg_939[61]_i_2_n_0 ,\gmem_addr_reg_939[61]_i_3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_939_reg[61]_i_4 
       (.CI(\gmem_addr_reg_939_reg[59]_i_6_n_0 ),
        .CO({\NLW_gmem_addr_reg_939_reg[61]_i_4_CO_UNCONNECTED [3:2],\gmem_addr_reg_939_reg[61]_i_4_n_2 ,\gmem_addr_reg_939_reg[61]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sext_ln38_mid2_v_v_v_v_fu_558_p3[62:61]}),
        .O({\NLW_gmem_addr_reg_939_reg[61]_i_4_O_UNCONNECTED [3],RESIZE0,\gmem_addr_reg_939_reg[61]_i_4_n_6 ,\gmem_addr_reg_939_reg[61]_i_4_n_7 }),
        .S({1'b0,\gmem_addr_reg_939[61]_i_5_n_0 ,\gmem_addr_reg_939[61]_i_6_n_0 ,\gmem_addr_reg_939[61]_i_7_n_0 }));
  FDRE \gmem_addr_reg_939_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[6]),
        .Q(gmem_addr_reg_939[6]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[7]),
        .Q(gmem_addr_reg_939[7]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_939_reg[7]_i_1 
       (.CI(\gmem_addr_reg_939_reg[3]_i_1_n_0 ),
        .CO({\gmem_addr_reg_939_reg[7]_i_1_n_0 ,\gmem_addr_reg_939_reg[7]_i_1_n_1 ,\gmem_addr_reg_939_reg[7]_i_1_n_2 ,\gmem_addr_reg_939_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp10_reg_929_pp0_iter3_reg[7:4]),
        .O(add_ln42_fu_587_p2[7:4]),
        .S({\gmem_addr_reg_939[7]_i_2_n_0 ,\gmem_addr_reg_939[7]_i_3_n_0 ,\gmem_addr_reg_939[7]_i_4_n_0 ,\gmem_addr_reg_939[7]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_939_reg[7]_i_6 
       (.CI(\gmem_addr_reg_939_reg[3]_i_6_n_0 ),
        .CO({\gmem_addr_reg_939_reg[7]_i_6_n_0 ,\gmem_addr_reg_939_reg[7]_i_6_n_1 ,\gmem_addr_reg_939_reg[7]_i_6_n_2 ,\gmem_addr_reg_939_reg[7]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln38_mid2_v_v_v_v_fu_558_p3[8:5]),
        .O({\gmem_addr_reg_939_reg[7]_i_6_n_4 ,\gmem_addr_reg_939_reg[7]_i_6_n_5 ,\gmem_addr_reg_939_reg[7]_i_6_n_6 ,\gmem_addr_reg_939_reg[7]_i_6_n_7 }),
        .S({\gmem_addr_reg_939[7]_i_7_n_0 ,\gmem_addr_reg_939[7]_i_8_n_0 ,\gmem_addr_reg_939[7]_i_9_n_0 ,\gmem_addr_reg_939[7]_i_10_n_0 }));
  FDRE \gmem_addr_reg_939_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[8]),
        .Q(gmem_addr_reg_939[8]),
        .R(1'b0));
  FDRE \gmem_addr_reg_939_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln42_fu_587_p2[9]),
        .Q(gmem_addr_reg_939[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFAAAABBBFAAAA)) 
    grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_ap_start_reg_i_1
       (.I0(gmem_ARVALID2),
        .I1(icmp_ln1027_1_fu_328_p2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg_reg_1),
        .I5(flow_control_loop_pipe_sequential_init_U_n_2),
        .O(ap_enable_reg_pp0_iter0_reg_reg_0));
  LUT5 #(
    .INIT(32'h00004540)) 
    \iChannel_V_fu_124[0]_i_1 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_2),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_1),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(icmp_ln1027_1_fu_328_p2),
        .O(iChannel_V_fu_1240));
  LUT2 #(
    .INIT(4'h6)) 
    \iChannel_V_fu_124[0]_i_3 
       (.I0(grp_fu_291_p_din0[0]),
        .I1(p_0_in),
        .O(\iChannel_V_fu_124[0]_i_3_n_0 ));
  FDRE \iChannel_V_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_1240),
        .D(\iChannel_V_fu_124_reg[0]_i_2_n_7 ),
        .Q(grp_fu_291_p_din0[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \iChannel_V_fu_124_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\iChannel_V_fu_124_reg[0]_i_2_n_0 ,\iChannel_V_fu_124_reg[0]_i_2_n_1 ,\iChannel_V_fu_124_reg[0]_i_2_n_2 ,\iChannel_V_fu_124_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,grp_fu_291_p_din0[0]}),
        .O({\iChannel_V_fu_124_reg[0]_i_2_n_4 ,\iChannel_V_fu_124_reg[0]_i_2_n_5 ,\iChannel_V_fu_124_reg[0]_i_2_n_6 ,\iChannel_V_fu_124_reg[0]_i_2_n_7 }),
        .S({grp_fu_291_p_din0[3:1],\iChannel_V_fu_124[0]_i_3_n_0 }));
  FDRE \iChannel_V_fu_124_reg[10] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_1240),
        .D(\iChannel_V_fu_124_reg[8]_i_1_n_5 ),
        .Q(grp_fu_291_p_din0[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \iChannel_V_fu_124_reg[11] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_1240),
        .D(\iChannel_V_fu_124_reg[8]_i_1_n_4 ),
        .Q(grp_fu_291_p_din0[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \iChannel_V_fu_124_reg[12] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_1240),
        .D(\iChannel_V_fu_124_reg[12]_i_1_n_7 ),
        .Q(grp_fu_291_p_din0[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \iChannel_V_fu_124_reg[12]_i_1 
       (.CI(\iChannel_V_fu_124_reg[8]_i_1_n_0 ),
        .CO({\iChannel_V_fu_124_reg[12]_i_1_n_0 ,\iChannel_V_fu_124_reg[12]_i_1_n_1 ,\iChannel_V_fu_124_reg[12]_i_1_n_2 ,\iChannel_V_fu_124_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iChannel_V_fu_124_reg[12]_i_1_n_4 ,\iChannel_V_fu_124_reg[12]_i_1_n_5 ,\iChannel_V_fu_124_reg[12]_i_1_n_6 ,\iChannel_V_fu_124_reg[12]_i_1_n_7 }),
        .S(grp_fu_291_p_din0[15:12]));
  FDRE \iChannel_V_fu_124_reg[13] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_1240),
        .D(\iChannel_V_fu_124_reg[12]_i_1_n_6 ),
        .Q(grp_fu_291_p_din0[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \iChannel_V_fu_124_reg[14] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_1240),
        .D(\iChannel_V_fu_124_reg[12]_i_1_n_5 ),
        .Q(grp_fu_291_p_din0[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \iChannel_V_fu_124_reg[15] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_1240),
        .D(\iChannel_V_fu_124_reg[12]_i_1_n_4 ),
        .Q(grp_fu_291_p_din0[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \iChannel_V_fu_124_reg[16] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_1240),
        .D(\iChannel_V_fu_124_reg[16]_i_1_n_7 ),
        .Q(grp_fu_291_p_din0[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \iChannel_V_fu_124_reg[16]_i_1 
       (.CI(\iChannel_V_fu_124_reg[12]_i_1_n_0 ),
        .CO({\iChannel_V_fu_124_reg[16]_i_1_n_0 ,\iChannel_V_fu_124_reg[16]_i_1_n_1 ,\iChannel_V_fu_124_reg[16]_i_1_n_2 ,\iChannel_V_fu_124_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iChannel_V_fu_124_reg[16]_i_1_n_4 ,\iChannel_V_fu_124_reg[16]_i_1_n_5 ,\iChannel_V_fu_124_reg[16]_i_1_n_6 ,\iChannel_V_fu_124_reg[16]_i_1_n_7 }),
        .S(grp_fu_291_p_din0[19:16]));
  FDRE \iChannel_V_fu_124_reg[17] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_1240),
        .D(\iChannel_V_fu_124_reg[16]_i_1_n_6 ),
        .Q(grp_fu_291_p_din0[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \iChannel_V_fu_124_reg[18] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_1240),
        .D(\iChannel_V_fu_124_reg[16]_i_1_n_5 ),
        .Q(grp_fu_291_p_din0[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \iChannel_V_fu_124_reg[19] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_1240),
        .D(\iChannel_V_fu_124_reg[16]_i_1_n_4 ),
        .Q(grp_fu_291_p_din0[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \iChannel_V_fu_124_reg[1] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_1240),
        .D(\iChannel_V_fu_124_reg[0]_i_2_n_6 ),
        .Q(grp_fu_291_p_din0[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \iChannel_V_fu_124_reg[20] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_1240),
        .D(\iChannel_V_fu_124_reg[20]_i_1_n_7 ),
        .Q(grp_fu_291_p_din0[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \iChannel_V_fu_124_reg[20]_i_1 
       (.CI(\iChannel_V_fu_124_reg[16]_i_1_n_0 ),
        .CO({\iChannel_V_fu_124_reg[20]_i_1_n_0 ,\iChannel_V_fu_124_reg[20]_i_1_n_1 ,\iChannel_V_fu_124_reg[20]_i_1_n_2 ,\iChannel_V_fu_124_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iChannel_V_fu_124_reg[20]_i_1_n_4 ,\iChannel_V_fu_124_reg[20]_i_1_n_5 ,\iChannel_V_fu_124_reg[20]_i_1_n_6 ,\iChannel_V_fu_124_reg[20]_i_1_n_7 }),
        .S(grp_fu_291_p_din0[23:20]));
  FDRE \iChannel_V_fu_124_reg[21] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_1240),
        .D(\iChannel_V_fu_124_reg[20]_i_1_n_6 ),
        .Q(grp_fu_291_p_din0[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \iChannel_V_fu_124_reg[22] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_1240),
        .D(\iChannel_V_fu_124_reg[20]_i_1_n_5 ),
        .Q(grp_fu_291_p_din0[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \iChannel_V_fu_124_reg[23] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_1240),
        .D(\iChannel_V_fu_124_reg[20]_i_1_n_4 ),
        .Q(grp_fu_291_p_din0[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \iChannel_V_fu_124_reg[24] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_1240),
        .D(\iChannel_V_fu_124_reg[24]_i_1_n_7 ),
        .Q(grp_fu_291_p_din0[24]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \iChannel_V_fu_124_reg[24]_i_1 
       (.CI(\iChannel_V_fu_124_reg[20]_i_1_n_0 ),
        .CO({\iChannel_V_fu_124_reg[24]_i_1_n_0 ,\iChannel_V_fu_124_reg[24]_i_1_n_1 ,\iChannel_V_fu_124_reg[24]_i_1_n_2 ,\iChannel_V_fu_124_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iChannel_V_fu_124_reg[24]_i_1_n_4 ,\iChannel_V_fu_124_reg[24]_i_1_n_5 ,\iChannel_V_fu_124_reg[24]_i_1_n_6 ,\iChannel_V_fu_124_reg[24]_i_1_n_7 }),
        .S(grp_fu_291_p_din0[27:24]));
  FDRE \iChannel_V_fu_124_reg[25] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_1240),
        .D(\iChannel_V_fu_124_reg[24]_i_1_n_6 ),
        .Q(grp_fu_291_p_din0[25]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \iChannel_V_fu_124_reg[26] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_1240),
        .D(\iChannel_V_fu_124_reg[24]_i_1_n_5 ),
        .Q(grp_fu_291_p_din0[26]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \iChannel_V_fu_124_reg[27] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_1240),
        .D(\iChannel_V_fu_124_reg[24]_i_1_n_4 ),
        .Q(grp_fu_291_p_din0[27]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \iChannel_V_fu_124_reg[28] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_1240),
        .D(\iChannel_V_fu_124_reg[28]_i_1_n_7 ),
        .Q(grp_fu_291_p_din0[28]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \iChannel_V_fu_124_reg[28]_i_1 
       (.CI(\iChannel_V_fu_124_reg[24]_i_1_n_0 ),
        .CO({\NLW_iChannel_V_fu_124_reg[28]_i_1_CO_UNCONNECTED [3],\iChannel_V_fu_124_reg[28]_i_1_n_1 ,\iChannel_V_fu_124_reg[28]_i_1_n_2 ,\iChannel_V_fu_124_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iChannel_V_fu_124_reg[28]_i_1_n_4 ,\iChannel_V_fu_124_reg[28]_i_1_n_5 ,\iChannel_V_fu_124_reg[28]_i_1_n_6 ,\iChannel_V_fu_124_reg[28]_i_1_n_7 }),
        .S(grp_fu_291_p_din0[31:28]));
  FDRE \iChannel_V_fu_124_reg[29] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_1240),
        .D(\iChannel_V_fu_124_reg[28]_i_1_n_6 ),
        .Q(grp_fu_291_p_din0[29]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \iChannel_V_fu_124_reg[2] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_1240),
        .D(\iChannel_V_fu_124_reg[0]_i_2_n_5 ),
        .Q(grp_fu_291_p_din0[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \iChannel_V_fu_124_reg[30] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_1240),
        .D(\iChannel_V_fu_124_reg[28]_i_1_n_5 ),
        .Q(grp_fu_291_p_din0[30]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \iChannel_V_fu_124_reg[31] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_1240),
        .D(\iChannel_V_fu_124_reg[28]_i_1_n_4 ),
        .Q(grp_fu_291_p_din0[31]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \iChannel_V_fu_124_reg[3] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_1240),
        .D(\iChannel_V_fu_124_reg[0]_i_2_n_4 ),
        .Q(grp_fu_291_p_din0[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \iChannel_V_fu_124_reg[4] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_1240),
        .D(\iChannel_V_fu_124_reg[4]_i_1_n_7 ),
        .Q(grp_fu_291_p_din0[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \iChannel_V_fu_124_reg[4]_i_1 
       (.CI(\iChannel_V_fu_124_reg[0]_i_2_n_0 ),
        .CO({\iChannel_V_fu_124_reg[4]_i_1_n_0 ,\iChannel_V_fu_124_reg[4]_i_1_n_1 ,\iChannel_V_fu_124_reg[4]_i_1_n_2 ,\iChannel_V_fu_124_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iChannel_V_fu_124_reg[4]_i_1_n_4 ,\iChannel_V_fu_124_reg[4]_i_1_n_5 ,\iChannel_V_fu_124_reg[4]_i_1_n_6 ,\iChannel_V_fu_124_reg[4]_i_1_n_7 }),
        .S(grp_fu_291_p_din0[7:4]));
  FDRE \iChannel_V_fu_124_reg[5] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_1240),
        .D(\iChannel_V_fu_124_reg[4]_i_1_n_6 ),
        .Q(grp_fu_291_p_din0[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \iChannel_V_fu_124_reg[6] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_1240),
        .D(\iChannel_V_fu_124_reg[4]_i_1_n_5 ),
        .Q(grp_fu_291_p_din0[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \iChannel_V_fu_124_reg[7] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_1240),
        .D(\iChannel_V_fu_124_reg[4]_i_1_n_4 ),
        .Q(grp_fu_291_p_din0[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \iChannel_V_fu_124_reg[8] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_1240),
        .D(\iChannel_V_fu_124_reg[8]_i_1_n_7 ),
        .Q(grp_fu_291_p_din0[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \iChannel_V_fu_124_reg[8]_i_1 
       (.CI(\iChannel_V_fu_124_reg[4]_i_1_n_0 ),
        .CO({\iChannel_V_fu_124_reg[8]_i_1_n_0 ,\iChannel_V_fu_124_reg[8]_i_1_n_1 ,\iChannel_V_fu_124_reg[8]_i_1_n_2 ,\iChannel_V_fu_124_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iChannel_V_fu_124_reg[8]_i_1_n_4 ,\iChannel_V_fu_124_reg[8]_i_1_n_5 ,\iChannel_V_fu_124_reg[8]_i_1_n_6 ,\iChannel_V_fu_124_reg[8]_i_1_n_7 }),
        .S(grp_fu_291_p_din0[11:8]));
  FDRE \iChannel_V_fu_124_reg[9] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_1240),
        .D(\iChannel_V_fu_124_reg[8]_i_1_n_6 ),
        .Q(grp_fu_291_p_din0[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \icmp_ln1027_1_reg_823_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\icmp_ln1027_1_reg_823_reg_n_0_[0] ),
        .Q(icmp_ln1027_1_reg_823_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln1027_1_reg_823_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(icmp_ln1027_1_fu_328_p2),
        .Q(\icmp_ln1027_1_reg_823_reg_n_0_[0] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]" *) 
  FDRE \icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(icmp_ln1027_2_reg_837),
        .Q(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .R(1'b0));
  (* ORIG_CELL_NAME = "icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]" *) 
  FDRE \icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(icmp_ln1027_2_reg_837),
        .Q(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .R(1'b0));
  FDRE \icmp_ln1027_2_reg_837_reg[0] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(p_0_in),
        .Q(icmp_ln1027_2_reg_837),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten68_fu_128[0]_i_1 
       (.I0(indvar_flatten68_load_reg_808[0]),
        .O(add_ln1027_fu_398_p2[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \indvar_flatten68_fu_128[95]_i_2 
       (.I0(cy_V_fu_1161),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln1027_1_reg_823_reg_n_0_[0] ),
        .O(cy_V_fu_116));
  FDRE \indvar_flatten68_fu_128_reg[0] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[0]),
        .Q(indvar_flatten68_fu_128[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[10] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[10]),
        .Q(indvar_flatten68_fu_128[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[11] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[11]),
        .Q(indvar_flatten68_fu_128[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[12] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[12]),
        .Q(indvar_flatten68_fu_128[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten68_fu_128_reg[12]_i_1 
       (.CI(\indvar_flatten68_fu_128_reg[8]_i_1_n_0 ),
        .CO({\indvar_flatten68_fu_128_reg[12]_i_1_n_0 ,\indvar_flatten68_fu_128_reg[12]_i_1_n_1 ,\indvar_flatten68_fu_128_reg[12]_i_1_n_2 ,\indvar_flatten68_fu_128_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_398_p2[12:9]),
        .S(indvar_flatten68_load_reg_808[12:9]));
  FDRE \indvar_flatten68_fu_128_reg[13] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[13]),
        .Q(indvar_flatten68_fu_128[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[14] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[14]),
        .Q(indvar_flatten68_fu_128[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[15] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[15]),
        .Q(indvar_flatten68_fu_128[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[16] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[16]),
        .Q(indvar_flatten68_fu_128[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten68_fu_128_reg[16]_i_1 
       (.CI(\indvar_flatten68_fu_128_reg[12]_i_1_n_0 ),
        .CO({\indvar_flatten68_fu_128_reg[16]_i_1_n_0 ,\indvar_flatten68_fu_128_reg[16]_i_1_n_1 ,\indvar_flatten68_fu_128_reg[16]_i_1_n_2 ,\indvar_flatten68_fu_128_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_398_p2[16:13]),
        .S(indvar_flatten68_load_reg_808[16:13]));
  FDRE \indvar_flatten68_fu_128_reg[17] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[17]),
        .Q(indvar_flatten68_fu_128[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[18] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[18]),
        .Q(indvar_flatten68_fu_128[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[19] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[19]),
        .Q(indvar_flatten68_fu_128[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[1] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[1]),
        .Q(indvar_flatten68_fu_128[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[20] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[20]),
        .Q(indvar_flatten68_fu_128[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten68_fu_128_reg[20]_i_1 
       (.CI(\indvar_flatten68_fu_128_reg[16]_i_1_n_0 ),
        .CO({\indvar_flatten68_fu_128_reg[20]_i_1_n_0 ,\indvar_flatten68_fu_128_reg[20]_i_1_n_1 ,\indvar_flatten68_fu_128_reg[20]_i_1_n_2 ,\indvar_flatten68_fu_128_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_398_p2[20:17]),
        .S(indvar_flatten68_load_reg_808[20:17]));
  FDRE \indvar_flatten68_fu_128_reg[21] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[21]),
        .Q(indvar_flatten68_fu_128[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[22] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[22]),
        .Q(indvar_flatten68_fu_128[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[23] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[23]),
        .Q(indvar_flatten68_fu_128[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[24] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[24]),
        .Q(indvar_flatten68_fu_128[24]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten68_fu_128_reg[24]_i_1 
       (.CI(\indvar_flatten68_fu_128_reg[20]_i_1_n_0 ),
        .CO({\indvar_flatten68_fu_128_reg[24]_i_1_n_0 ,\indvar_flatten68_fu_128_reg[24]_i_1_n_1 ,\indvar_flatten68_fu_128_reg[24]_i_1_n_2 ,\indvar_flatten68_fu_128_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_398_p2[24:21]),
        .S(indvar_flatten68_load_reg_808[24:21]));
  FDRE \indvar_flatten68_fu_128_reg[25] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[25]),
        .Q(indvar_flatten68_fu_128[25]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[26] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[26]),
        .Q(indvar_flatten68_fu_128[26]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[27] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[27]),
        .Q(indvar_flatten68_fu_128[27]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[28] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[28]),
        .Q(indvar_flatten68_fu_128[28]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten68_fu_128_reg[28]_i_1 
       (.CI(\indvar_flatten68_fu_128_reg[24]_i_1_n_0 ),
        .CO({\indvar_flatten68_fu_128_reg[28]_i_1_n_0 ,\indvar_flatten68_fu_128_reg[28]_i_1_n_1 ,\indvar_flatten68_fu_128_reg[28]_i_1_n_2 ,\indvar_flatten68_fu_128_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_398_p2[28:25]),
        .S(indvar_flatten68_load_reg_808[28:25]));
  FDRE \indvar_flatten68_fu_128_reg[29] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[29]),
        .Q(indvar_flatten68_fu_128[29]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[2] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[2]),
        .Q(indvar_flatten68_fu_128[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[30] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[30]),
        .Q(indvar_flatten68_fu_128[30]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[31] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[31]),
        .Q(indvar_flatten68_fu_128[31]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[32] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[32]),
        .Q(indvar_flatten68_fu_128[32]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten68_fu_128_reg[32]_i_1 
       (.CI(\indvar_flatten68_fu_128_reg[28]_i_1_n_0 ),
        .CO({\indvar_flatten68_fu_128_reg[32]_i_1_n_0 ,\indvar_flatten68_fu_128_reg[32]_i_1_n_1 ,\indvar_flatten68_fu_128_reg[32]_i_1_n_2 ,\indvar_flatten68_fu_128_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_398_p2[32:29]),
        .S(indvar_flatten68_load_reg_808[32:29]));
  FDRE \indvar_flatten68_fu_128_reg[33] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[33]),
        .Q(indvar_flatten68_fu_128[33]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[34] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[34]),
        .Q(indvar_flatten68_fu_128[34]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[35] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[35]),
        .Q(indvar_flatten68_fu_128[35]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[36] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[36]),
        .Q(indvar_flatten68_fu_128[36]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten68_fu_128_reg[36]_i_1 
       (.CI(\indvar_flatten68_fu_128_reg[32]_i_1_n_0 ),
        .CO({\indvar_flatten68_fu_128_reg[36]_i_1_n_0 ,\indvar_flatten68_fu_128_reg[36]_i_1_n_1 ,\indvar_flatten68_fu_128_reg[36]_i_1_n_2 ,\indvar_flatten68_fu_128_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_398_p2[36:33]),
        .S(indvar_flatten68_load_reg_808[36:33]));
  FDRE \indvar_flatten68_fu_128_reg[37] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[37]),
        .Q(indvar_flatten68_fu_128[37]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[38] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[38]),
        .Q(indvar_flatten68_fu_128[38]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[39] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[39]),
        .Q(indvar_flatten68_fu_128[39]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[3] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[3]),
        .Q(indvar_flatten68_fu_128[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[40] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[40]),
        .Q(indvar_flatten68_fu_128[40]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten68_fu_128_reg[40]_i_1 
       (.CI(\indvar_flatten68_fu_128_reg[36]_i_1_n_0 ),
        .CO({\indvar_flatten68_fu_128_reg[40]_i_1_n_0 ,\indvar_flatten68_fu_128_reg[40]_i_1_n_1 ,\indvar_flatten68_fu_128_reg[40]_i_1_n_2 ,\indvar_flatten68_fu_128_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_398_p2[40:37]),
        .S(indvar_flatten68_load_reg_808[40:37]));
  FDRE \indvar_flatten68_fu_128_reg[41] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[41]),
        .Q(indvar_flatten68_fu_128[41]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[42] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[42]),
        .Q(indvar_flatten68_fu_128[42]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[43] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[43]),
        .Q(indvar_flatten68_fu_128[43]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[44] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[44]),
        .Q(indvar_flatten68_fu_128[44]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten68_fu_128_reg[44]_i_1 
       (.CI(\indvar_flatten68_fu_128_reg[40]_i_1_n_0 ),
        .CO({\indvar_flatten68_fu_128_reg[44]_i_1_n_0 ,\indvar_flatten68_fu_128_reg[44]_i_1_n_1 ,\indvar_flatten68_fu_128_reg[44]_i_1_n_2 ,\indvar_flatten68_fu_128_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_398_p2[44:41]),
        .S(indvar_flatten68_load_reg_808[44:41]));
  FDRE \indvar_flatten68_fu_128_reg[45] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[45]),
        .Q(indvar_flatten68_fu_128[45]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[46] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[46]),
        .Q(indvar_flatten68_fu_128[46]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[47] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[47]),
        .Q(indvar_flatten68_fu_128[47]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[48] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[48]),
        .Q(indvar_flatten68_fu_128[48]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten68_fu_128_reg[48]_i_1 
       (.CI(\indvar_flatten68_fu_128_reg[44]_i_1_n_0 ),
        .CO({\indvar_flatten68_fu_128_reg[48]_i_1_n_0 ,\indvar_flatten68_fu_128_reg[48]_i_1_n_1 ,\indvar_flatten68_fu_128_reg[48]_i_1_n_2 ,\indvar_flatten68_fu_128_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_398_p2[48:45]),
        .S(indvar_flatten68_load_reg_808[48:45]));
  FDRE \indvar_flatten68_fu_128_reg[49] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[49]),
        .Q(indvar_flatten68_fu_128[49]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[4] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[4]),
        .Q(indvar_flatten68_fu_128[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten68_fu_128_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten68_fu_128_reg[4]_i_1_n_0 ,\indvar_flatten68_fu_128_reg[4]_i_1_n_1 ,\indvar_flatten68_fu_128_reg[4]_i_1_n_2 ,\indvar_flatten68_fu_128_reg[4]_i_1_n_3 }),
        .CYINIT(indvar_flatten68_load_reg_808[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_398_p2[4:1]),
        .S(indvar_flatten68_load_reg_808[4:1]));
  FDRE \indvar_flatten68_fu_128_reg[50] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[50]),
        .Q(indvar_flatten68_fu_128[50]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[51] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[51]),
        .Q(indvar_flatten68_fu_128[51]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[52] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[52]),
        .Q(indvar_flatten68_fu_128[52]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten68_fu_128_reg[52]_i_1 
       (.CI(\indvar_flatten68_fu_128_reg[48]_i_1_n_0 ),
        .CO({\indvar_flatten68_fu_128_reg[52]_i_1_n_0 ,\indvar_flatten68_fu_128_reg[52]_i_1_n_1 ,\indvar_flatten68_fu_128_reg[52]_i_1_n_2 ,\indvar_flatten68_fu_128_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_398_p2[52:49]),
        .S(indvar_flatten68_load_reg_808[52:49]));
  FDRE \indvar_flatten68_fu_128_reg[53] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[53]),
        .Q(indvar_flatten68_fu_128[53]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[54] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[54]),
        .Q(indvar_flatten68_fu_128[54]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[55] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[55]),
        .Q(indvar_flatten68_fu_128[55]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[56] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[56]),
        .Q(indvar_flatten68_fu_128[56]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten68_fu_128_reg[56]_i_1 
       (.CI(\indvar_flatten68_fu_128_reg[52]_i_1_n_0 ),
        .CO({\indvar_flatten68_fu_128_reg[56]_i_1_n_0 ,\indvar_flatten68_fu_128_reg[56]_i_1_n_1 ,\indvar_flatten68_fu_128_reg[56]_i_1_n_2 ,\indvar_flatten68_fu_128_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_398_p2[56:53]),
        .S(indvar_flatten68_load_reg_808[56:53]));
  FDRE \indvar_flatten68_fu_128_reg[57] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[57]),
        .Q(indvar_flatten68_fu_128[57]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[58] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[58]),
        .Q(indvar_flatten68_fu_128[58]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[59] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[59]),
        .Q(indvar_flatten68_fu_128[59]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[5] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[5]),
        .Q(indvar_flatten68_fu_128[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[60] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[60]),
        .Q(indvar_flatten68_fu_128[60]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten68_fu_128_reg[60]_i_1 
       (.CI(\indvar_flatten68_fu_128_reg[56]_i_1_n_0 ),
        .CO({\indvar_flatten68_fu_128_reg[60]_i_1_n_0 ,\indvar_flatten68_fu_128_reg[60]_i_1_n_1 ,\indvar_flatten68_fu_128_reg[60]_i_1_n_2 ,\indvar_flatten68_fu_128_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_398_p2[60:57]),
        .S(indvar_flatten68_load_reg_808[60:57]));
  FDRE \indvar_flatten68_fu_128_reg[61] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[61]),
        .Q(indvar_flatten68_fu_128[61]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[62] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[62]),
        .Q(indvar_flatten68_fu_128[62]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[63] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[63]),
        .Q(indvar_flatten68_fu_128[63]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[64] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[64]),
        .Q(indvar_flatten68_fu_128[64]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten68_fu_128_reg[64]_i_1 
       (.CI(\indvar_flatten68_fu_128_reg[60]_i_1_n_0 ),
        .CO({\indvar_flatten68_fu_128_reg[64]_i_1_n_0 ,\indvar_flatten68_fu_128_reg[64]_i_1_n_1 ,\indvar_flatten68_fu_128_reg[64]_i_1_n_2 ,\indvar_flatten68_fu_128_reg[64]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_398_p2[64:61]),
        .S(indvar_flatten68_load_reg_808[64:61]));
  FDRE \indvar_flatten68_fu_128_reg[65] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[65]),
        .Q(indvar_flatten68_fu_128[65]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[66] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[66]),
        .Q(indvar_flatten68_fu_128[66]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[67] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[67]),
        .Q(indvar_flatten68_fu_128[67]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[68] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[68]),
        .Q(indvar_flatten68_fu_128[68]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten68_fu_128_reg[68]_i_1 
       (.CI(\indvar_flatten68_fu_128_reg[64]_i_1_n_0 ),
        .CO({\indvar_flatten68_fu_128_reg[68]_i_1_n_0 ,\indvar_flatten68_fu_128_reg[68]_i_1_n_1 ,\indvar_flatten68_fu_128_reg[68]_i_1_n_2 ,\indvar_flatten68_fu_128_reg[68]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_398_p2[68:65]),
        .S(indvar_flatten68_load_reg_808[68:65]));
  FDRE \indvar_flatten68_fu_128_reg[69] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[69]),
        .Q(indvar_flatten68_fu_128[69]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[6] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[6]),
        .Q(indvar_flatten68_fu_128[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[70] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[70]),
        .Q(indvar_flatten68_fu_128[70]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[71] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[71]),
        .Q(indvar_flatten68_fu_128[71]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[72] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[72]),
        .Q(indvar_flatten68_fu_128[72]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten68_fu_128_reg[72]_i_1 
       (.CI(\indvar_flatten68_fu_128_reg[68]_i_1_n_0 ),
        .CO({\indvar_flatten68_fu_128_reg[72]_i_1_n_0 ,\indvar_flatten68_fu_128_reg[72]_i_1_n_1 ,\indvar_flatten68_fu_128_reg[72]_i_1_n_2 ,\indvar_flatten68_fu_128_reg[72]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_398_p2[72:69]),
        .S(indvar_flatten68_load_reg_808[72:69]));
  FDRE \indvar_flatten68_fu_128_reg[73] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[73]),
        .Q(indvar_flatten68_fu_128[73]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[74] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[74]),
        .Q(indvar_flatten68_fu_128[74]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[75] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[75]),
        .Q(indvar_flatten68_fu_128[75]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[76] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[76]),
        .Q(indvar_flatten68_fu_128[76]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten68_fu_128_reg[76]_i_1 
       (.CI(\indvar_flatten68_fu_128_reg[72]_i_1_n_0 ),
        .CO({\indvar_flatten68_fu_128_reg[76]_i_1_n_0 ,\indvar_flatten68_fu_128_reg[76]_i_1_n_1 ,\indvar_flatten68_fu_128_reg[76]_i_1_n_2 ,\indvar_flatten68_fu_128_reg[76]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_398_p2[76:73]),
        .S(indvar_flatten68_load_reg_808[76:73]));
  FDRE \indvar_flatten68_fu_128_reg[77] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[77]),
        .Q(indvar_flatten68_fu_128[77]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[78] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[78]),
        .Q(indvar_flatten68_fu_128[78]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[79] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[79]),
        .Q(indvar_flatten68_fu_128[79]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[7] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[7]),
        .Q(indvar_flatten68_fu_128[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[80] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[80]),
        .Q(indvar_flatten68_fu_128[80]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten68_fu_128_reg[80]_i_1 
       (.CI(\indvar_flatten68_fu_128_reg[76]_i_1_n_0 ),
        .CO({\indvar_flatten68_fu_128_reg[80]_i_1_n_0 ,\indvar_flatten68_fu_128_reg[80]_i_1_n_1 ,\indvar_flatten68_fu_128_reg[80]_i_1_n_2 ,\indvar_flatten68_fu_128_reg[80]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_398_p2[80:77]),
        .S(indvar_flatten68_load_reg_808[80:77]));
  FDRE \indvar_flatten68_fu_128_reg[81] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[81]),
        .Q(indvar_flatten68_fu_128[81]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[82] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[82]),
        .Q(indvar_flatten68_fu_128[82]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[83] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[83]),
        .Q(indvar_flatten68_fu_128[83]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[84] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[84]),
        .Q(indvar_flatten68_fu_128[84]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten68_fu_128_reg[84]_i_1 
       (.CI(\indvar_flatten68_fu_128_reg[80]_i_1_n_0 ),
        .CO({\indvar_flatten68_fu_128_reg[84]_i_1_n_0 ,\indvar_flatten68_fu_128_reg[84]_i_1_n_1 ,\indvar_flatten68_fu_128_reg[84]_i_1_n_2 ,\indvar_flatten68_fu_128_reg[84]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_398_p2[84:81]),
        .S(indvar_flatten68_load_reg_808[84:81]));
  FDRE \indvar_flatten68_fu_128_reg[85] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[85]),
        .Q(indvar_flatten68_fu_128[85]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[86] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[86]),
        .Q(indvar_flatten68_fu_128[86]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[87] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[87]),
        .Q(indvar_flatten68_fu_128[87]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[88] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[88]),
        .Q(indvar_flatten68_fu_128[88]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten68_fu_128_reg[88]_i_1 
       (.CI(\indvar_flatten68_fu_128_reg[84]_i_1_n_0 ),
        .CO({\indvar_flatten68_fu_128_reg[88]_i_1_n_0 ,\indvar_flatten68_fu_128_reg[88]_i_1_n_1 ,\indvar_flatten68_fu_128_reg[88]_i_1_n_2 ,\indvar_flatten68_fu_128_reg[88]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_398_p2[88:85]),
        .S(indvar_flatten68_load_reg_808[88:85]));
  FDRE \indvar_flatten68_fu_128_reg[89] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[89]),
        .Q(indvar_flatten68_fu_128[89]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[8] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[8]),
        .Q(indvar_flatten68_fu_128[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten68_fu_128_reg[8]_i_1 
       (.CI(\indvar_flatten68_fu_128_reg[4]_i_1_n_0 ),
        .CO({\indvar_flatten68_fu_128_reg[8]_i_1_n_0 ,\indvar_flatten68_fu_128_reg[8]_i_1_n_1 ,\indvar_flatten68_fu_128_reg[8]_i_1_n_2 ,\indvar_flatten68_fu_128_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_398_p2[8:5]),
        .S(indvar_flatten68_load_reg_808[8:5]));
  FDRE \indvar_flatten68_fu_128_reg[90] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[90]),
        .Q(indvar_flatten68_fu_128[90]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[91] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[91]),
        .Q(indvar_flatten68_fu_128[91]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[92] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[92]),
        .Q(indvar_flatten68_fu_128[92]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten68_fu_128_reg[92]_i_1 
       (.CI(\indvar_flatten68_fu_128_reg[88]_i_1_n_0 ),
        .CO({\indvar_flatten68_fu_128_reg[92]_i_1_n_0 ,\indvar_flatten68_fu_128_reg[92]_i_1_n_1 ,\indvar_flatten68_fu_128_reg[92]_i_1_n_2 ,\indvar_flatten68_fu_128_reg[92]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_398_p2[92:89]),
        .S(indvar_flatten68_load_reg_808[92:89]));
  FDRE \indvar_flatten68_fu_128_reg[93] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[93]),
        .Q(indvar_flatten68_fu_128[93]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[94] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[94]),
        .Q(indvar_flatten68_fu_128[94]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_fu_128_reg[95] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[95]),
        .Q(indvar_flatten68_fu_128[95]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten68_fu_128_reg[95]_i_3 
       (.CI(\indvar_flatten68_fu_128_reg[92]_i_1_n_0 ),
        .CO({\NLW_indvar_flatten68_fu_128_reg[95]_i_3_CO_UNCONNECTED [3:2],\indvar_flatten68_fu_128_reg[95]_i_3_n_2 ,\indvar_flatten68_fu_128_reg[95]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten68_fu_128_reg[95]_i_3_O_UNCONNECTED [3],add_ln1027_fu_398_p2[95:93]}),
        .S({1'b0,indvar_flatten68_load_reg_808[95:93]}));
  FDRE \indvar_flatten68_fu_128_reg[9] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_fu_398_p2[9]),
        .Q(indvar_flatten68_fu_128[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \indvar_flatten68_load_reg_808_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[0]),
        .Q(indvar_flatten68_load_reg_808[0]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[10]),
        .Q(indvar_flatten68_load_reg_808[10]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[11]),
        .Q(indvar_flatten68_load_reg_808[11]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[12]),
        .Q(indvar_flatten68_load_reg_808[12]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[13]),
        .Q(indvar_flatten68_load_reg_808[13]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[14]),
        .Q(indvar_flatten68_load_reg_808[14]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[15]),
        .Q(indvar_flatten68_load_reg_808[15]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[16]),
        .Q(indvar_flatten68_load_reg_808[16]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[17]),
        .Q(indvar_flatten68_load_reg_808[17]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[18]),
        .Q(indvar_flatten68_load_reg_808[18]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[19]),
        .Q(indvar_flatten68_load_reg_808[19]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[1]),
        .Q(indvar_flatten68_load_reg_808[1]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[20]),
        .Q(indvar_flatten68_load_reg_808[20]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[21]),
        .Q(indvar_flatten68_load_reg_808[21]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[22]),
        .Q(indvar_flatten68_load_reg_808[22]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[23]),
        .Q(indvar_flatten68_load_reg_808[23]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[24]),
        .Q(indvar_flatten68_load_reg_808[24]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[25]),
        .Q(indvar_flatten68_load_reg_808[25]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[26]),
        .Q(indvar_flatten68_load_reg_808[26]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[27]),
        .Q(indvar_flatten68_load_reg_808[27]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[28]),
        .Q(indvar_flatten68_load_reg_808[28]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[29]),
        .Q(indvar_flatten68_load_reg_808[29]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[2]),
        .Q(indvar_flatten68_load_reg_808[2]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[30]),
        .Q(indvar_flatten68_load_reg_808[30]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[31]),
        .Q(indvar_flatten68_load_reg_808[31]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[32] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[32]),
        .Q(indvar_flatten68_load_reg_808[32]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[33] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[33]),
        .Q(indvar_flatten68_load_reg_808[33]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[34] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[34]),
        .Q(indvar_flatten68_load_reg_808[34]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[35] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[35]),
        .Q(indvar_flatten68_load_reg_808[35]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[36] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[36]),
        .Q(indvar_flatten68_load_reg_808[36]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[37] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[37]),
        .Q(indvar_flatten68_load_reg_808[37]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[38] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[38]),
        .Q(indvar_flatten68_load_reg_808[38]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[39] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[39]),
        .Q(indvar_flatten68_load_reg_808[39]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[3]),
        .Q(indvar_flatten68_load_reg_808[3]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[40] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[40]),
        .Q(indvar_flatten68_load_reg_808[40]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[41] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[41]),
        .Q(indvar_flatten68_load_reg_808[41]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[42] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[42]),
        .Q(indvar_flatten68_load_reg_808[42]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[43] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[43]),
        .Q(indvar_flatten68_load_reg_808[43]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[44] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[44]),
        .Q(indvar_flatten68_load_reg_808[44]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[45] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[45]),
        .Q(indvar_flatten68_load_reg_808[45]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[46] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[46]),
        .Q(indvar_flatten68_load_reg_808[46]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[47] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[47]),
        .Q(indvar_flatten68_load_reg_808[47]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[48] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[48]),
        .Q(indvar_flatten68_load_reg_808[48]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[49] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[49]),
        .Q(indvar_flatten68_load_reg_808[49]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[4]),
        .Q(indvar_flatten68_load_reg_808[4]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[50] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[50]),
        .Q(indvar_flatten68_load_reg_808[50]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[51] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[51]),
        .Q(indvar_flatten68_load_reg_808[51]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[52] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[52]),
        .Q(indvar_flatten68_load_reg_808[52]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[53] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[53]),
        .Q(indvar_flatten68_load_reg_808[53]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[54] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[54]),
        .Q(indvar_flatten68_load_reg_808[54]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[55] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[55]),
        .Q(indvar_flatten68_load_reg_808[55]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[56] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[56]),
        .Q(indvar_flatten68_load_reg_808[56]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[57] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[57]),
        .Q(indvar_flatten68_load_reg_808[57]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[58] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[58]),
        .Q(indvar_flatten68_load_reg_808[58]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[59] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[59]),
        .Q(indvar_flatten68_load_reg_808[59]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[5]),
        .Q(indvar_flatten68_load_reg_808[5]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[60] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[60]),
        .Q(indvar_flatten68_load_reg_808[60]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[61] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[61]),
        .Q(indvar_flatten68_load_reg_808[61]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[62] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[62]),
        .Q(indvar_flatten68_load_reg_808[62]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[63] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[63]),
        .Q(indvar_flatten68_load_reg_808[63]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[64] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[64]),
        .Q(indvar_flatten68_load_reg_808[64]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[65] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[65]),
        .Q(indvar_flatten68_load_reg_808[65]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[66] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[66]),
        .Q(indvar_flatten68_load_reg_808[66]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[67] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[67]),
        .Q(indvar_flatten68_load_reg_808[67]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[68] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[68]),
        .Q(indvar_flatten68_load_reg_808[68]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[69] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[69]),
        .Q(indvar_flatten68_load_reg_808[69]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[6]),
        .Q(indvar_flatten68_load_reg_808[6]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[70] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[70]),
        .Q(indvar_flatten68_load_reg_808[70]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[71] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[71]),
        .Q(indvar_flatten68_load_reg_808[71]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[72] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[72]),
        .Q(indvar_flatten68_load_reg_808[72]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[73] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[73]),
        .Q(indvar_flatten68_load_reg_808[73]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[74] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[74]),
        .Q(indvar_flatten68_load_reg_808[74]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[75] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[75]),
        .Q(indvar_flatten68_load_reg_808[75]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[76] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[76]),
        .Q(indvar_flatten68_load_reg_808[76]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[77] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[77]),
        .Q(indvar_flatten68_load_reg_808[77]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[78] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[78]),
        .Q(indvar_flatten68_load_reg_808[78]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[79] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[79]),
        .Q(indvar_flatten68_load_reg_808[79]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[7]),
        .Q(indvar_flatten68_load_reg_808[7]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[80] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[80]),
        .Q(indvar_flatten68_load_reg_808[80]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[81] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[81]),
        .Q(indvar_flatten68_load_reg_808[81]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[82] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[82]),
        .Q(indvar_flatten68_load_reg_808[82]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[83] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[83]),
        .Q(indvar_flatten68_load_reg_808[83]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[84] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[84]),
        .Q(indvar_flatten68_load_reg_808[84]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[85] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[85]),
        .Q(indvar_flatten68_load_reg_808[85]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[86] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[86]),
        .Q(indvar_flatten68_load_reg_808[86]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[87] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[87]),
        .Q(indvar_flatten68_load_reg_808[87]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[88] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[88]),
        .Q(indvar_flatten68_load_reg_808[88]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[89] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[89]),
        .Q(indvar_flatten68_load_reg_808[89]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[8]),
        .Q(indvar_flatten68_load_reg_808[8]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[90] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[90]),
        .Q(indvar_flatten68_load_reg_808[90]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[91] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[91]),
        .Q(indvar_flatten68_load_reg_808[91]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[92] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[92]),
        .Q(indvar_flatten68_load_reg_808[92]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[93] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[93]),
        .Q(indvar_flatten68_load_reg_808[93]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[94] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[94]),
        .Q(indvar_flatten68_load_reg_808[94]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[95] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[95]),
        .Q(indvar_flatten68_load_reg_808[95]),
        .R(1'b0));
  FDRE \indvar_flatten68_load_reg_808_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(indvar_flatten68_fu_128[9]),
        .Q(indvar_flatten68_load_reg_808[9]),
        .R(1'b0));
  FDRE \indvar_flatten_fu_120_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_0),
        .Q(\indvar_flatten_fu_120_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \indvar_flatten_fu_120_reg[10] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[10]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[10] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[11] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[11]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[11] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[12] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[12]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[12] ),
        .R(indvar_flatten_fu_120));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_120_reg[12]_i_1 
       (.CI(\indvar_flatten_fu_120_reg[8]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_120_reg[12]_i_1_n_0 ,\indvar_flatten_fu_120_reg[12]_i_1_n_1 ,\indvar_flatten_fu_120_reg[12]_i_1_n_2 ,\indvar_flatten_fu_120_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_5_fu_445_p2[12:9]),
        .S(indvar_flatten_load_reg_832[12:9]));
  FDRE \indvar_flatten_fu_120_reg[13] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[13]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[13] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[14] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[14]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[14] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[15] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[15]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[15] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[16] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[16]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[16] ),
        .R(indvar_flatten_fu_120));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_120_reg[16]_i_1 
       (.CI(\indvar_flatten_fu_120_reg[12]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_120_reg[16]_i_1_n_0 ,\indvar_flatten_fu_120_reg[16]_i_1_n_1 ,\indvar_flatten_fu_120_reg[16]_i_1_n_2 ,\indvar_flatten_fu_120_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_5_fu_445_p2[16:13]),
        .S(indvar_flatten_load_reg_832[16:13]));
  FDRE \indvar_flatten_fu_120_reg[17] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[17]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[17] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[18] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[18]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[18] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[19] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[19]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[19] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[1] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[1]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[1] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[20] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[20]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[20] ),
        .R(indvar_flatten_fu_120));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_120_reg[20]_i_1 
       (.CI(\indvar_flatten_fu_120_reg[16]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_120_reg[20]_i_1_n_0 ,\indvar_flatten_fu_120_reg[20]_i_1_n_1 ,\indvar_flatten_fu_120_reg[20]_i_1_n_2 ,\indvar_flatten_fu_120_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_5_fu_445_p2[20:17]),
        .S(indvar_flatten_load_reg_832[20:17]));
  FDRE \indvar_flatten_fu_120_reg[21] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[21]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[21] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[22] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[22]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[22] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[23] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[23]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[23] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[24] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[24]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[24] ),
        .R(indvar_flatten_fu_120));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_120_reg[24]_i_1 
       (.CI(\indvar_flatten_fu_120_reg[20]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_120_reg[24]_i_1_n_0 ,\indvar_flatten_fu_120_reg[24]_i_1_n_1 ,\indvar_flatten_fu_120_reg[24]_i_1_n_2 ,\indvar_flatten_fu_120_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_5_fu_445_p2[24:21]),
        .S(indvar_flatten_load_reg_832[24:21]));
  FDRE \indvar_flatten_fu_120_reg[25] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[25]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[25] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[26] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[26]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[26] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[27] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[27]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[27] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[28] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[28]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[28] ),
        .R(indvar_flatten_fu_120));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_120_reg[28]_i_1 
       (.CI(\indvar_flatten_fu_120_reg[24]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_120_reg[28]_i_1_n_0 ,\indvar_flatten_fu_120_reg[28]_i_1_n_1 ,\indvar_flatten_fu_120_reg[28]_i_1_n_2 ,\indvar_flatten_fu_120_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_5_fu_445_p2[28:25]),
        .S(indvar_flatten_load_reg_832[28:25]));
  FDRE \indvar_flatten_fu_120_reg[29] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[29]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[29] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[2] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[2]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[2] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[30] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[30]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[30] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[31] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[31]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[31] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[32] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[32]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[32] ),
        .R(indvar_flatten_fu_120));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_120_reg[32]_i_1 
       (.CI(\indvar_flatten_fu_120_reg[28]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_120_reg[32]_i_1_n_0 ,\indvar_flatten_fu_120_reg[32]_i_1_n_1 ,\indvar_flatten_fu_120_reg[32]_i_1_n_2 ,\indvar_flatten_fu_120_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_5_fu_445_p2[32:29]),
        .S(indvar_flatten_load_reg_832[32:29]));
  FDRE \indvar_flatten_fu_120_reg[33] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[33]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[33] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[34] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[34]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[34] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[35] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[35]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[35] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[36] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[36]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[36] ),
        .R(indvar_flatten_fu_120));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_120_reg[36]_i_1 
       (.CI(\indvar_flatten_fu_120_reg[32]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_120_reg[36]_i_1_n_0 ,\indvar_flatten_fu_120_reg[36]_i_1_n_1 ,\indvar_flatten_fu_120_reg[36]_i_1_n_2 ,\indvar_flatten_fu_120_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_5_fu_445_p2[36:33]),
        .S(indvar_flatten_load_reg_832[36:33]));
  FDRE \indvar_flatten_fu_120_reg[37] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[37]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[37] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[38] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[38]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[38] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[39] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[39]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[39] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[3] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[3]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[3] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[40] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[40]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[40] ),
        .R(indvar_flatten_fu_120));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_120_reg[40]_i_1 
       (.CI(\indvar_flatten_fu_120_reg[36]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_120_reg[40]_i_1_n_0 ,\indvar_flatten_fu_120_reg[40]_i_1_n_1 ,\indvar_flatten_fu_120_reg[40]_i_1_n_2 ,\indvar_flatten_fu_120_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_5_fu_445_p2[40:37]),
        .S(indvar_flatten_load_reg_832[40:37]));
  FDRE \indvar_flatten_fu_120_reg[41] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[41]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[41] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[42] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[42]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[42] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[43] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[43]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[43] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[44] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[44]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[44] ),
        .R(indvar_flatten_fu_120));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_120_reg[44]_i_1 
       (.CI(\indvar_flatten_fu_120_reg[40]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_120_reg[44]_i_1_n_0 ,\indvar_flatten_fu_120_reg[44]_i_1_n_1 ,\indvar_flatten_fu_120_reg[44]_i_1_n_2 ,\indvar_flatten_fu_120_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_5_fu_445_p2[44:41]),
        .S(indvar_flatten_load_reg_832[44:41]));
  FDRE \indvar_flatten_fu_120_reg[45] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[45]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[45] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[46] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[46]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[46] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[47] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[47]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[47] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[48] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[48]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[48] ),
        .R(indvar_flatten_fu_120));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_120_reg[48]_i_1 
       (.CI(\indvar_flatten_fu_120_reg[44]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_120_reg[48]_i_1_n_0 ,\indvar_flatten_fu_120_reg[48]_i_1_n_1 ,\indvar_flatten_fu_120_reg[48]_i_1_n_2 ,\indvar_flatten_fu_120_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_5_fu_445_p2[48:45]),
        .S(indvar_flatten_load_reg_832[48:45]));
  FDRE \indvar_flatten_fu_120_reg[49] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[49]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[49] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[4] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[4]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[4] ),
        .R(indvar_flatten_fu_120));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_120_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_fu_120_reg[4]_i_1_n_0 ,\indvar_flatten_fu_120_reg[4]_i_1_n_1 ,\indvar_flatten_fu_120_reg[4]_i_1_n_2 ,\indvar_flatten_fu_120_reg[4]_i_1_n_3 }),
        .CYINIT(indvar_flatten_load_reg_832[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_5_fu_445_p2[4:1]),
        .S(indvar_flatten_load_reg_832[4:1]));
  FDRE \indvar_flatten_fu_120_reg[50] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[50]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[50] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[51] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[51]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[51] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[52] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[52]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[52] ),
        .R(indvar_flatten_fu_120));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_120_reg[52]_i_1 
       (.CI(\indvar_flatten_fu_120_reg[48]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_120_reg[52]_i_1_n_0 ,\indvar_flatten_fu_120_reg[52]_i_1_n_1 ,\indvar_flatten_fu_120_reg[52]_i_1_n_2 ,\indvar_flatten_fu_120_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_5_fu_445_p2[52:49]),
        .S(indvar_flatten_load_reg_832[52:49]));
  FDRE \indvar_flatten_fu_120_reg[53] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[53]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[53] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[54] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[54]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[54] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[55] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[55]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[55] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[56] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[56]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[56] ),
        .R(indvar_flatten_fu_120));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_120_reg[56]_i_1 
       (.CI(\indvar_flatten_fu_120_reg[52]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_120_reg[56]_i_1_n_0 ,\indvar_flatten_fu_120_reg[56]_i_1_n_1 ,\indvar_flatten_fu_120_reg[56]_i_1_n_2 ,\indvar_flatten_fu_120_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_5_fu_445_p2[56:53]),
        .S(indvar_flatten_load_reg_832[56:53]));
  FDRE \indvar_flatten_fu_120_reg[57] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[57]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[57] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[58] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[58]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[58] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[59] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[59]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[59] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[5] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[5]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[5] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[60] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[60]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[60] ),
        .R(indvar_flatten_fu_120));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_120_reg[60]_i_1 
       (.CI(\indvar_flatten_fu_120_reg[56]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_120_reg[60]_i_1_n_0 ,\indvar_flatten_fu_120_reg[60]_i_1_n_1 ,\indvar_flatten_fu_120_reg[60]_i_1_n_2 ,\indvar_flatten_fu_120_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_5_fu_445_p2[60:57]),
        .S(indvar_flatten_load_reg_832[60:57]));
  FDRE \indvar_flatten_fu_120_reg[61] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[61]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[61] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[62] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[62]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[62] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[63] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[63]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[63] ),
        .R(indvar_flatten_fu_120));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_120_reg[63]_i_2 
       (.CI(\indvar_flatten_fu_120_reg[60]_i_1_n_0 ),
        .CO({\NLW_indvar_flatten_fu_120_reg[63]_i_2_CO_UNCONNECTED [3:2],\indvar_flatten_fu_120_reg[63]_i_2_n_2 ,\indvar_flatten_fu_120_reg[63]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_fu_120_reg[63]_i_2_O_UNCONNECTED [3],add_ln1027_5_fu_445_p2[63:61]}),
        .S({1'b0,indvar_flatten_load_reg_832[63:61]}));
  FDRE \indvar_flatten_fu_120_reg[6] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[6]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[6] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[7] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[7]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[7] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_fu_120_reg[8] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[8]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[8] ),
        .R(indvar_flatten_fu_120));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_120_reg[8]_i_1 
       (.CI(\indvar_flatten_fu_120_reg[4]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_120_reg[8]_i_1_n_0 ,\indvar_flatten_fu_120_reg[8]_i_1_n_1 ,\indvar_flatten_fu_120_reg[8]_i_1_n_2 ,\indvar_flatten_fu_120_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_5_fu_445_p2[8:5]),
        .S(indvar_flatten_load_reg_832[8:5]));
  FDRE \indvar_flatten_fu_120_reg[9] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln1027_5_fu_445_p2[9]),
        .Q(\indvar_flatten_fu_120_reg_n_0_[9] ),
        .R(indvar_flatten_fu_120));
  FDRE \indvar_flatten_load_reg_832_reg[0] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[0] ),
        .Q(indvar_flatten_load_reg_832[0]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[10] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[10] ),
        .Q(indvar_flatten_load_reg_832[10]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[11] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[11] ),
        .Q(indvar_flatten_load_reg_832[11]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[12] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[12] ),
        .Q(indvar_flatten_load_reg_832[12]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[13] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[13] ),
        .Q(indvar_flatten_load_reg_832[13]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[14] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[14] ),
        .Q(indvar_flatten_load_reg_832[14]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[15] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[15] ),
        .Q(indvar_flatten_load_reg_832[15]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[16] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[16] ),
        .Q(indvar_flatten_load_reg_832[16]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[17] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[17] ),
        .Q(indvar_flatten_load_reg_832[17]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[18] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[18] ),
        .Q(indvar_flatten_load_reg_832[18]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[19] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[19] ),
        .Q(indvar_flatten_load_reg_832[19]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[1] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[1] ),
        .Q(indvar_flatten_load_reg_832[1]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[20] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[20] ),
        .Q(indvar_flatten_load_reg_832[20]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[21] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[21] ),
        .Q(indvar_flatten_load_reg_832[21]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[22] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[22] ),
        .Q(indvar_flatten_load_reg_832[22]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[23] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[23] ),
        .Q(indvar_flatten_load_reg_832[23]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[24] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[24] ),
        .Q(indvar_flatten_load_reg_832[24]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[25] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[25] ),
        .Q(indvar_flatten_load_reg_832[25]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[26] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[26] ),
        .Q(indvar_flatten_load_reg_832[26]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[27] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[27] ),
        .Q(indvar_flatten_load_reg_832[27]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[28] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[28] ),
        .Q(indvar_flatten_load_reg_832[28]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[29] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[29] ),
        .Q(indvar_flatten_load_reg_832[29]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[2] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[2] ),
        .Q(indvar_flatten_load_reg_832[2]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[30] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[30] ),
        .Q(indvar_flatten_load_reg_832[30]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[31] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[31] ),
        .Q(indvar_flatten_load_reg_832[31]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[32] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[32] ),
        .Q(indvar_flatten_load_reg_832[32]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[33] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[33] ),
        .Q(indvar_flatten_load_reg_832[33]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[34] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[34] ),
        .Q(indvar_flatten_load_reg_832[34]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[35] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[35] ),
        .Q(indvar_flatten_load_reg_832[35]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[36] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[36] ),
        .Q(indvar_flatten_load_reg_832[36]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[37] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[37] ),
        .Q(indvar_flatten_load_reg_832[37]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[38] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[38] ),
        .Q(indvar_flatten_load_reg_832[38]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[39] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[39] ),
        .Q(indvar_flatten_load_reg_832[39]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[3] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[3] ),
        .Q(indvar_flatten_load_reg_832[3]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[40] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[40] ),
        .Q(indvar_flatten_load_reg_832[40]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[41] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[41] ),
        .Q(indvar_flatten_load_reg_832[41]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[42] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[42] ),
        .Q(indvar_flatten_load_reg_832[42]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[43] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[43] ),
        .Q(indvar_flatten_load_reg_832[43]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[44] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[44] ),
        .Q(indvar_flatten_load_reg_832[44]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[45] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[45] ),
        .Q(indvar_flatten_load_reg_832[45]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[46] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[46] ),
        .Q(indvar_flatten_load_reg_832[46]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[47] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[47] ),
        .Q(indvar_flatten_load_reg_832[47]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[48] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[48] ),
        .Q(indvar_flatten_load_reg_832[48]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[49] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[49] ),
        .Q(indvar_flatten_load_reg_832[49]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[4] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[4] ),
        .Q(indvar_flatten_load_reg_832[4]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[50] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[50] ),
        .Q(indvar_flatten_load_reg_832[50]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[51] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[51] ),
        .Q(indvar_flatten_load_reg_832[51]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[52] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[52] ),
        .Q(indvar_flatten_load_reg_832[52]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[53] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[53] ),
        .Q(indvar_flatten_load_reg_832[53]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[54] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[54] ),
        .Q(indvar_flatten_load_reg_832[54]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[55] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[55] ),
        .Q(indvar_flatten_load_reg_832[55]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[56] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[56] ),
        .Q(indvar_flatten_load_reg_832[56]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[57] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[57] ),
        .Q(indvar_flatten_load_reg_832[57]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[58] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[58] ),
        .Q(indvar_flatten_load_reg_832[58]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[59] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[59] ),
        .Q(indvar_flatten_load_reg_832[59]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[5] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[5] ),
        .Q(indvar_flatten_load_reg_832[5]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[60] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[60] ),
        .Q(indvar_flatten_load_reg_832[60]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[61] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[61] ),
        .Q(indvar_flatten_load_reg_832[61]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[62] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[62] ),
        .Q(indvar_flatten_load_reg_832[62]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[63] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[63] ),
        .Q(indvar_flatten_load_reg_832[63]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[6] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[6] ),
        .Q(indvar_flatten_load_reg_832[6]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[7] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[7] ),
        .Q(indvar_flatten_load_reg_832[7]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[8] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[8] ),
        .Q(indvar_flatten_load_reg_832[8]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_832_reg[9] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(\indvar_flatten_fu_120_reg_n_0_[9] ),
        .Q(indvar_flatten_load_reg_832[9]),
        .R(1'b0));
  FDRE \inputHeight_cast9_cast_reg_797_reg[0] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\inputHeight_cast9_cast_reg_797_reg[31]_0 [0]),
        .Q(grp_fu_291_p_din1[0]),
        .R(1'b0));
  FDRE \inputHeight_cast9_cast_reg_797_reg[10] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\inputHeight_cast9_cast_reg_797_reg[31]_0 [10]),
        .Q(grp_fu_291_p_din1[10]),
        .R(1'b0));
  FDRE \inputHeight_cast9_cast_reg_797_reg[11] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\inputHeight_cast9_cast_reg_797_reg[31]_0 [11]),
        .Q(grp_fu_291_p_din1[11]),
        .R(1'b0));
  FDRE \inputHeight_cast9_cast_reg_797_reg[12] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\inputHeight_cast9_cast_reg_797_reg[31]_0 [12]),
        .Q(grp_fu_291_p_din1[12]),
        .R(1'b0));
  FDRE \inputHeight_cast9_cast_reg_797_reg[13] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\inputHeight_cast9_cast_reg_797_reg[31]_0 [13]),
        .Q(grp_fu_291_p_din1[13]),
        .R(1'b0));
  FDRE \inputHeight_cast9_cast_reg_797_reg[14] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\inputHeight_cast9_cast_reg_797_reg[31]_0 [14]),
        .Q(grp_fu_291_p_din1[14]),
        .R(1'b0));
  FDRE \inputHeight_cast9_cast_reg_797_reg[15] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\inputHeight_cast9_cast_reg_797_reg[31]_0 [15]),
        .Q(grp_fu_291_p_din1[15]),
        .R(1'b0));
  FDRE \inputHeight_cast9_cast_reg_797_reg[16] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\inputHeight_cast9_cast_reg_797_reg[31]_0 [16]),
        .Q(grp_fu_291_p_din1[16]),
        .R(1'b0));
  FDRE \inputHeight_cast9_cast_reg_797_reg[17] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\inputHeight_cast9_cast_reg_797_reg[31]_0 [17]),
        .Q(grp_fu_291_p_din1[17]),
        .R(1'b0));
  FDRE \inputHeight_cast9_cast_reg_797_reg[18] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\inputHeight_cast9_cast_reg_797_reg[31]_0 [18]),
        .Q(grp_fu_291_p_din1[18]),
        .R(1'b0));
  FDRE \inputHeight_cast9_cast_reg_797_reg[19] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\inputHeight_cast9_cast_reg_797_reg[31]_0 [19]),
        .Q(grp_fu_291_p_din1[19]),
        .R(1'b0));
  FDRE \inputHeight_cast9_cast_reg_797_reg[1] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\inputHeight_cast9_cast_reg_797_reg[31]_0 [1]),
        .Q(grp_fu_291_p_din1[1]),
        .R(1'b0));
  FDRE \inputHeight_cast9_cast_reg_797_reg[20] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\inputHeight_cast9_cast_reg_797_reg[31]_0 [20]),
        .Q(grp_fu_291_p_din1[20]),
        .R(1'b0));
  FDRE \inputHeight_cast9_cast_reg_797_reg[21] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\inputHeight_cast9_cast_reg_797_reg[31]_0 [21]),
        .Q(grp_fu_291_p_din1[21]),
        .R(1'b0));
  FDRE \inputHeight_cast9_cast_reg_797_reg[22] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\inputHeight_cast9_cast_reg_797_reg[31]_0 [22]),
        .Q(grp_fu_291_p_din1[22]),
        .R(1'b0));
  FDRE \inputHeight_cast9_cast_reg_797_reg[23] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\inputHeight_cast9_cast_reg_797_reg[31]_0 [23]),
        .Q(grp_fu_291_p_din1[23]),
        .R(1'b0));
  FDRE \inputHeight_cast9_cast_reg_797_reg[24] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\inputHeight_cast9_cast_reg_797_reg[31]_0 [24]),
        .Q(grp_fu_291_p_din1[24]),
        .R(1'b0));
  FDRE \inputHeight_cast9_cast_reg_797_reg[25] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\inputHeight_cast9_cast_reg_797_reg[31]_0 [25]),
        .Q(grp_fu_291_p_din1[25]),
        .R(1'b0));
  FDRE \inputHeight_cast9_cast_reg_797_reg[26] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\inputHeight_cast9_cast_reg_797_reg[31]_0 [26]),
        .Q(grp_fu_291_p_din1[26]),
        .R(1'b0));
  FDRE \inputHeight_cast9_cast_reg_797_reg[27] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\inputHeight_cast9_cast_reg_797_reg[31]_0 [27]),
        .Q(grp_fu_291_p_din1[27]),
        .R(1'b0));
  FDRE \inputHeight_cast9_cast_reg_797_reg[28] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\inputHeight_cast9_cast_reg_797_reg[31]_0 [28]),
        .Q(grp_fu_291_p_din1[28]),
        .R(1'b0));
  FDRE \inputHeight_cast9_cast_reg_797_reg[29] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\inputHeight_cast9_cast_reg_797_reg[31]_0 [29]),
        .Q(grp_fu_291_p_din1[29]),
        .R(1'b0));
  FDRE \inputHeight_cast9_cast_reg_797_reg[2] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\inputHeight_cast9_cast_reg_797_reg[31]_0 [2]),
        .Q(grp_fu_291_p_din1[2]),
        .R(1'b0));
  FDRE \inputHeight_cast9_cast_reg_797_reg[30] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\inputHeight_cast9_cast_reg_797_reg[31]_0 [30]),
        .Q(grp_fu_291_p_din1[30]),
        .R(1'b0));
  FDRE \inputHeight_cast9_cast_reg_797_reg[31] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\inputHeight_cast9_cast_reg_797_reg[31]_0 [31]),
        .Q(grp_fu_291_p_din1[31]),
        .R(1'b0));
  FDRE \inputHeight_cast9_cast_reg_797_reg[3] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\inputHeight_cast9_cast_reg_797_reg[31]_0 [3]),
        .Q(grp_fu_291_p_din1[3]),
        .R(1'b0));
  FDRE \inputHeight_cast9_cast_reg_797_reg[4] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\inputHeight_cast9_cast_reg_797_reg[31]_0 [4]),
        .Q(grp_fu_291_p_din1[4]),
        .R(1'b0));
  FDRE \inputHeight_cast9_cast_reg_797_reg[5] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\inputHeight_cast9_cast_reg_797_reg[31]_0 [5]),
        .Q(grp_fu_291_p_din1[5]),
        .R(1'b0));
  FDRE \inputHeight_cast9_cast_reg_797_reg[6] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\inputHeight_cast9_cast_reg_797_reg[31]_0 [6]),
        .Q(grp_fu_291_p_din1[6]),
        .R(1'b0));
  FDRE \inputHeight_cast9_cast_reg_797_reg[7] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\inputHeight_cast9_cast_reg_797_reg[31]_0 [7]),
        .Q(grp_fu_291_p_din1[7]),
        .R(1'b0));
  FDRE \inputHeight_cast9_cast_reg_797_reg[8] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\inputHeight_cast9_cast_reg_797_reg[31]_0 [8]),
        .Q(grp_fu_291_p_din1[8]),
        .R(1'b0));
  FDRE \inputHeight_cast9_cast_reg_797_reg[9] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\inputHeight_cast9_cast_reg_797_reg[31]_0 [9]),
        .Q(grp_fu_291_p_din1[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF444)) 
    mem_reg_i_5
       (.I0(flow_control_loop_pipe_sequential_init_U_n_2),
        .I1(ap_enable_reg_pp0_iter7),
        .I2(cy_V_fu_1161),
        .I3(ap_enable_reg_pp0_iter10_reg_n_0),
        .O(grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_RREADY));
  design_1_Conv2D_HW_0_0_Conv2D_HW_mul_32ns_32ns_62_2_1_1 mul_32ns_32ns_62_2_1_U4
       (.D(D),
        .Q(Q[0]),
        .ap_clk(ap_clk),
        .cy_V_fu_1161(cy_V_fu_1161),
        .\iChannel_V_fu_124_reg[31] (add_ln840_fu_352_p2),
        .out(grp_fu_291_p_din0),
        .p_tmp_reg_0(grp_fu_443_p_ce),
        .p_tmp_reg__0_0({p_tmp_reg__1,mul_32ns_32ns_62_2_1_U4_n_77,mul_32ns_32ns_62_2_1_U4_n_78,mul_32ns_32ns_62_2_1_U4_n_79,mul_32ns_32ns_62_2_1_U4_n_80,mul_32ns_32ns_62_2_1_U4_n_81,mul_32ns_32ns_62_2_1_U4_n_82,mul_32ns_32ns_62_2_1_U4_n_83,mul_32ns_32ns_62_2_1_U4_n_84,mul_32ns_32ns_62_2_1_U4_n_85,mul_32ns_32ns_62_2_1_U4_n_86,mul_32ns_32ns_62_2_1_U4_n_87,mul_32ns_32ns_62_2_1_U4_n_88,mul_32ns_32ns_62_2_1_U4_n_89,mul_32ns_32ns_62_2_1_U4_n_90,mul_32ns_32ns_62_2_1_U4_n_91,mul_32ns_32ns_62_2_1_U4_n_92}),
        .p_tmp_reg__0_1(mul_62s_62s_62_5_1_U3_n_0));
  design_1_Conv2D_HW_0_0_Conv2D_HW_mul_32ns_32ns_62_2_1_2 mul_32ns_32ns_62_2_1_U5
       (.CO(p_0_in),
        .D(add_ln840_1_fu_387_p2),
        .Q(Q[0]),
        .ap_clk(ap_clk),
        .cy_V_fu_1161(cy_V_fu_1161),
        .\cy_V_fu_116_reg[0] (select_ln1027_fu_344_p3),
        .p_tmp_reg__0_0({p_tmp_reg__1_0,mul_32ns_32ns_62_2_1_U5_n_79,mul_32ns_32ns_62_2_1_U5_n_80,mul_32ns_32ns_62_2_1_U5_n_81,mul_32ns_32ns_62_2_1_U5_n_82,mul_32ns_32ns_62_2_1_U5_n_83,mul_32ns_32ns_62_2_1_U5_n_84,mul_32ns_32ns_62_2_1_U5_n_85,mul_32ns_32ns_62_2_1_U5_n_86,mul_32ns_32ns_62_2_1_U5_n_87,mul_32ns_32ns_62_2_1_U5_n_88,mul_32ns_32ns_62_2_1_U5_n_89,mul_32ns_32ns_62_2_1_U5_n_90,mul_32ns_32ns_62_2_1_U5_n_91,mul_32ns_32ns_62_2_1_U5_n_92,mul_32ns_32ns_62_2_1_U5_n_93,mul_32ns_32ns_62_2_1_U5_n_94}),
        .p_tmp_reg__0_1(mul_62s_62s_62_5_1_U3_n_0),
        .p_tmp_reg__0_2(p_tmp_reg__0),
        .p_tmp_reg__0_3(grp_fu_443_p_ce),
        .tmp_product_0(grp_fu_443_p_din0));
  design_1_Conv2D_HW_0_0_Conv2D_HW_mul_32s_32s_52_2_1 mul_32s_32s_52_2_1_U7
       (.Q(filterValue_reg_961),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .cy_V_fu_1161(cy_V_fu_1161),
        .dout(dout[31:0]),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_RVALID(gmem_RVALID),
        .p_tmp_reg__0_0(p_tmp_reg__1_1),
        .p_tmp_reg__0_1(grp_fu_443_p_ce),
        .tmp_product_0(ap_CS_fsm_pp0_stage1),
        .tmp_product_1(ap_enable_reg_pp0_iter6),
        .tmp_product_2(ap_enable_reg_pp0_iter7));
  design_1_Conv2D_HW_0_0_Conv2D_HW_mul_62s_32ns_62_5_1 mul_62s_32ns_62_5_1_U6
       (.Q({ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[1] (grp_fu_443_p_ce),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .buff0_reg_0(ap_enable_reg_pp0_iter10_reg_n_0),
        .buff0_reg_1(p_mid136_reg_908),
        .buff0_reg_2(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .buff0_reg_3(empty_reg_876),
        .buff0_reg__1_0(ap_enable_reg_pp0_iter6),
        .buff0_reg__1_1(ap_enable_reg_pp0_iter7),
        .buff1_reg_0(tmp3_reg_903),
        .buff1_reg_1(tmp3_mid1_reg_914),
        .\buff2_reg[61]_0 ({mul_62s_32ns_62_5_1_U6_n_3,mul_62s_32ns_62_5_1_U6_n_4,mul_62s_32ns_62_5_1_U6_n_5,mul_62s_32ns_62_5_1_U6_n_6,mul_62s_32ns_62_5_1_U6_n_7,mul_62s_32ns_62_5_1_U6_n_8,mul_62s_32ns_62_5_1_U6_n_9,mul_62s_32ns_62_5_1_U6_n_10,mul_62s_32ns_62_5_1_U6_n_11,mul_62s_32ns_62_5_1_U6_n_12,mul_62s_32ns_62_5_1_U6_n_13,mul_62s_32ns_62_5_1_U6_n_14,mul_62s_32ns_62_5_1_U6_n_15,mul_62s_32ns_62_5_1_U6_n_16,mul_62s_32ns_62_5_1_U6_n_17,mul_62s_32ns_62_5_1_U6_n_18,mul_62s_32ns_62_5_1_U6_n_19,mul_62s_32ns_62_5_1_U6_n_20,mul_62s_32ns_62_5_1_U6_n_21,mul_62s_32ns_62_5_1_U6_n_22,mul_62s_32ns_62_5_1_U6_n_23,mul_62s_32ns_62_5_1_U6_n_24,mul_62s_32ns_62_5_1_U6_n_25,mul_62s_32ns_62_5_1_U6_n_26,mul_62s_32ns_62_5_1_U6_n_27,mul_62s_32ns_62_5_1_U6_n_28,mul_62s_32ns_62_5_1_U6_n_29,mul_62s_32ns_62_5_1_U6_n_30,mul_62s_32ns_62_5_1_U6_n_31,mul_62s_32ns_62_5_1_U6_n_32,mul_62s_32ns_62_5_1_U6_n_33,mul_62s_32ns_62_5_1_U6_n_34,mul_62s_32ns_62_5_1_U6_n_35,mul_62s_32ns_62_5_1_U6_n_36,mul_62s_32ns_62_5_1_U6_n_37,mul_62s_32ns_62_5_1_U6_n_38,mul_62s_32ns_62_5_1_U6_n_39,mul_62s_32ns_62_5_1_U6_n_40,mul_62s_32ns_62_5_1_U6_n_41,mul_62s_32ns_62_5_1_U6_n_42,mul_62s_32ns_62_5_1_U6_n_43,mul_62s_32ns_62_5_1_U6_n_44,mul_62s_32ns_62_5_1_U6_n_45,mul_62s_32ns_62_5_1_U6_n_46,mul_62s_32ns_62_5_1_U6_n_47,mul_62s_32ns_62_5_1_U6_n_48,mul_62s_32ns_62_5_1_U6_n_49,mul_62s_32ns_62_5_1_U6_n_50,mul_62s_32ns_62_5_1_U6_n_51,mul_62s_32ns_62_5_1_U6_n_52,mul_62s_32ns_62_5_1_U6_n_53,mul_62s_32ns_62_5_1_U6_n_54,mul_62s_32ns_62_5_1_U6_n_55,mul_62s_32ns_62_5_1_U6_n_56,mul_62s_32ns_62_5_1_U6_n_57,mul_62s_32ns_62_5_1_U6_n_58,mul_62s_32ns_62_5_1_U6_n_59,mul_62s_32ns_62_5_1_U6_n_60,mul_62s_32ns_62_5_1_U6_n_61,mul_62s_32ns_62_5_1_U6_n_62,mul_62s_32ns_62_5_1_U6_n_63,mul_62s_32ns_62_5_1_U6_n_64}),
        .cy_V_fu_1161(cy_V_fu_1161),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_RVALID(gmem_RVALID),
        .icmp_ln1027_1_reg_823_pp0_iter1_reg(icmp_ln1027_1_reg_823_pp0_iter1_reg),
        .icmp_ln1027_2_reg_837_pp0_iter1_reg(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .select_ln1027_5_reg_861_pp0_iter1_reg(select_ln1027_5_reg_861_pp0_iter1_reg),
        .select_ln1027_8_reg_9240(select_ln1027_8_reg_9240),
        .tmp3_cast_mid144_cast_reg_780(tmp3_cast_mid144_cast_reg_780),
        .tmp_product__0_0(tmp_product__0));
  design_1_Conv2D_HW_0_0_Conv2D_HW_mul_62s_62s_62_5_1 mul_62s_62s_62_5_1_U3
       (.CO(icmp_ln1027_1_fu_328_p2),
        .D({p_tmp_reg,tmp_product__1}),
        .Q(Q[1]),
        .\ap_CS_fsm_reg[1] (mul_62s_62s_62_5_1_U3_n_0),
        .ap_clk(ap_clk),
        .buff0_reg_0(ap_CS_fsm_pp0_stage1),
        .buff0_reg_1(ap_enable_reg_pp0_iter6),
        .buff0_reg_2(ap_enable_reg_pp0_iter7),
        .buff0_reg__0_0(buff0_reg__0),
        .buff0_reg__2_0(grp_fu_443_p_ce),
        .\buff2_reg[61]_0 (buff2),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_RVALID(gmem_RVALID),
        .\icmp_ln1027_1_reg_823_reg[0] (indvar_flatten68_fu_128),
        .\icmp_ln1027_1_reg_823_reg[0]_0 (\icmp_ln1027_1_reg_823_reg[0]_0 ),
        .\icmp_ln1027_2_reg_837_reg[0] ({\indvar_flatten_fu_120_reg_n_0_[63] ,\indvar_flatten_fu_120_reg_n_0_[62] ,\indvar_flatten_fu_120_reg_n_0_[61] ,\indvar_flatten_fu_120_reg_n_0_[60] ,\indvar_flatten_fu_120_reg_n_0_[59] ,\indvar_flatten_fu_120_reg_n_0_[58] ,\indvar_flatten_fu_120_reg_n_0_[57] ,\indvar_flatten_fu_120_reg_n_0_[56] ,\indvar_flatten_fu_120_reg_n_0_[55] ,\indvar_flatten_fu_120_reg_n_0_[54] ,\indvar_flatten_fu_120_reg_n_0_[53] ,\indvar_flatten_fu_120_reg_n_0_[52] ,\indvar_flatten_fu_120_reg_n_0_[51] ,\indvar_flatten_fu_120_reg_n_0_[50] ,\indvar_flatten_fu_120_reg_n_0_[49] ,\indvar_flatten_fu_120_reg_n_0_[48] ,\indvar_flatten_fu_120_reg_n_0_[47] ,\indvar_flatten_fu_120_reg_n_0_[46] ,\indvar_flatten_fu_120_reg_n_0_[45] ,\indvar_flatten_fu_120_reg_n_0_[44] ,\indvar_flatten_fu_120_reg_n_0_[43] ,\indvar_flatten_fu_120_reg_n_0_[42] ,\indvar_flatten_fu_120_reg_n_0_[41] ,\indvar_flatten_fu_120_reg_n_0_[40] ,\indvar_flatten_fu_120_reg_n_0_[39] ,\indvar_flatten_fu_120_reg_n_0_[38] ,\indvar_flatten_fu_120_reg_n_0_[37] ,\indvar_flatten_fu_120_reg_n_0_[36] ,\indvar_flatten_fu_120_reg_n_0_[35] ,\indvar_flatten_fu_120_reg_n_0_[34] ,\indvar_flatten_fu_120_reg_n_0_[33] ,\indvar_flatten_fu_120_reg_n_0_[32] ,\indvar_flatten_fu_120_reg_n_0_[31] ,\indvar_flatten_fu_120_reg_n_0_[30] ,\indvar_flatten_fu_120_reg_n_0_[29] ,\indvar_flatten_fu_120_reg_n_0_[28] ,\indvar_flatten_fu_120_reg_n_0_[27] ,\indvar_flatten_fu_120_reg_n_0_[26] ,\indvar_flatten_fu_120_reg_n_0_[25] ,\indvar_flatten_fu_120_reg_n_0_[24] ,\indvar_flatten_fu_120_reg_n_0_[23] ,\indvar_flatten_fu_120_reg_n_0_[22] ,\indvar_flatten_fu_120_reg_n_0_[21] ,\indvar_flatten_fu_120_reg_n_0_[20] ,\indvar_flatten_fu_120_reg_n_0_[19] ,\indvar_flatten_fu_120_reg_n_0_[18] ,\indvar_flatten_fu_120_reg_n_0_[17] ,\indvar_flatten_fu_120_reg_n_0_[16] ,\indvar_flatten_fu_120_reg_n_0_[15] ,\indvar_flatten_fu_120_reg_n_0_[14] ,\indvar_flatten_fu_120_reg_n_0_[13] ,\indvar_flatten_fu_120_reg_n_0_[12] ,\indvar_flatten_fu_120_reg_n_0_[11] ,\indvar_flatten_fu_120_reg_n_0_[10] ,\indvar_flatten_fu_120_reg_n_0_[9] ,\indvar_flatten_fu_120_reg_n_0_[8] ,\indvar_flatten_fu_120_reg_n_0_[7] ,\indvar_flatten_fu_120_reg_n_0_[6] ,\indvar_flatten_fu_120_reg_n_0_[5] ,\indvar_flatten_fu_120_reg_n_0_[4] ,\indvar_flatten_fu_120_reg_n_0_[3] ,\indvar_flatten_fu_120_reg_n_0_[2] ,\indvar_flatten_fu_120_reg_n_0_[1] ,\indvar_flatten_fu_120_reg_n_0_[0] }),
        .\icmp_ln1027_2_reg_837_reg[0]_0 (\icmp_ln1027_2_reg_837_reg[0]_0 ),
        .\mul_ln15_reg_601_reg[63] (p_0_in),
        .out(grp_fu_291_p_din0),
        .tmp_product__1_0(add_ln840_fu_352_p2));
  FDRE \mul_ln1027_2_reg_945_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_64),
        .Q(mul_ln1027_2_reg_945[0]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_54),
        .Q(mul_ln1027_2_reg_945[10]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_53),
        .Q(mul_ln1027_2_reg_945[11]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_52),
        .Q(mul_ln1027_2_reg_945[12]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_51),
        .Q(mul_ln1027_2_reg_945[13]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_50),
        .Q(mul_ln1027_2_reg_945[14]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_49),
        .Q(mul_ln1027_2_reg_945[15]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_48),
        .Q(mul_ln1027_2_reg_945[16]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_47),
        .Q(mul_ln1027_2_reg_945[17]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_46),
        .Q(mul_ln1027_2_reg_945[18]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_45),
        .Q(mul_ln1027_2_reg_945[19]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_63),
        .Q(mul_ln1027_2_reg_945[1]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_44),
        .Q(mul_ln1027_2_reg_945[20]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_43),
        .Q(mul_ln1027_2_reg_945[21]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_42),
        .Q(mul_ln1027_2_reg_945[22]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_41),
        .Q(mul_ln1027_2_reg_945[23]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_40),
        .Q(mul_ln1027_2_reg_945[24]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_39),
        .Q(mul_ln1027_2_reg_945[25]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_38),
        .Q(mul_ln1027_2_reg_945[26]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_37),
        .Q(mul_ln1027_2_reg_945[27]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_36),
        .Q(mul_ln1027_2_reg_945[28]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_35),
        .Q(mul_ln1027_2_reg_945[29]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_62),
        .Q(mul_ln1027_2_reg_945[2]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_34),
        .Q(mul_ln1027_2_reg_945[30]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_33),
        .Q(mul_ln1027_2_reg_945[31]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[32] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_32),
        .Q(mul_ln1027_2_reg_945[32]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[33] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_31),
        .Q(mul_ln1027_2_reg_945[33]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[34] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_30),
        .Q(mul_ln1027_2_reg_945[34]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[35] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_29),
        .Q(mul_ln1027_2_reg_945[35]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[36] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_28),
        .Q(mul_ln1027_2_reg_945[36]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[37] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_27),
        .Q(mul_ln1027_2_reg_945[37]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[38] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_26),
        .Q(mul_ln1027_2_reg_945[38]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[39] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_25),
        .Q(mul_ln1027_2_reg_945[39]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_61),
        .Q(mul_ln1027_2_reg_945[3]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[40] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_24),
        .Q(mul_ln1027_2_reg_945[40]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[41] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_23),
        .Q(mul_ln1027_2_reg_945[41]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[42] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_22),
        .Q(mul_ln1027_2_reg_945[42]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[43] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_21),
        .Q(mul_ln1027_2_reg_945[43]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[44] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_20),
        .Q(mul_ln1027_2_reg_945[44]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[45] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_19),
        .Q(mul_ln1027_2_reg_945[45]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[46] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_18),
        .Q(mul_ln1027_2_reg_945[46]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[47] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_17),
        .Q(mul_ln1027_2_reg_945[47]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[48] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_16),
        .Q(mul_ln1027_2_reg_945[48]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[49] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_15),
        .Q(mul_ln1027_2_reg_945[49]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_60),
        .Q(mul_ln1027_2_reg_945[4]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[50] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_14),
        .Q(mul_ln1027_2_reg_945[50]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[51] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_13),
        .Q(mul_ln1027_2_reg_945[51]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[52] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_12),
        .Q(mul_ln1027_2_reg_945[52]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[53] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_11),
        .Q(mul_ln1027_2_reg_945[53]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[54] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_10),
        .Q(mul_ln1027_2_reg_945[54]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[55] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_9),
        .Q(mul_ln1027_2_reg_945[55]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[56] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_8),
        .Q(mul_ln1027_2_reg_945[56]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[57] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_7),
        .Q(mul_ln1027_2_reg_945[57]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[58] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_6),
        .Q(mul_ln1027_2_reg_945[58]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[59] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_5),
        .Q(mul_ln1027_2_reg_945[59]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_59),
        .Q(mul_ln1027_2_reg_945[5]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[60] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_4),
        .Q(mul_ln1027_2_reg_945[60]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[61] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_3),
        .Q(mul_ln1027_2_reg_945[61]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_58),
        .Q(mul_ln1027_2_reg_945[6]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_57),
        .Q(mul_ln1027_2_reg_945[7]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_56),
        .Q(mul_ln1027_2_reg_945[8]),
        .R(1'b0));
  FDRE \mul_ln1027_2_reg_945_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_62s_32ns_62_5_1_U6_n_55),
        .Q(mul_ln1027_2_reg_945[9]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[0] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[0]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[2]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[10] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[10]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[12]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[11] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[11]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[13]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[12] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[12]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[14]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[13] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[13]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[15]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[14] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[14]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[16]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[15] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[15]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[17]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[16] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[16]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[18]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[17] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[17]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[19]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[18] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[18]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[20]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[19] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[19]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[21]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[1] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[1]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[3]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[20] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[20]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[22]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[21] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[21]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[23]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[22] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[22]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[24]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[23] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[23]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[25]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[24] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[24]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[26]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[25] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[25]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[27]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[26] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[26]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[28]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[27] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[27]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[29]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[28] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[28]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[30]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[29] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[29]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[31]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[2] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[2]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[4]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[30] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[30]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[32]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[31] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[31]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[33]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[32] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[32]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[34]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[33] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[33]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[35]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[34] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[34]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[36]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[35] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[35]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[37]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[36] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[36]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[38]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[37] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[37]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[39]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[38] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[38]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[40]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[39] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[39]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[41]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[3] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[3]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[5]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[40] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[40]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[42]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[41] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[41]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[43]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[42] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[42]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[44]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[43] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[43]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[45]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[44] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[44]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[46]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[45] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[45]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[47]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[46] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[46]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[48]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[47] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[47]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[49]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[48] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[48]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[50]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[49] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[49]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[51]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[4] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[4]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[6]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[50] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[50]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[52]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[51] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[51]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[53]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[52] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[52]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[54]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[53] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[53]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[55]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[54] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[54]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[56]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[55] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[55]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[57]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[56] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[56]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[58]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[57] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[57]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[59]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[58] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[58]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[60]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[59] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[59]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[61]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[5] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[5]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[7]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[60] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[60]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[62]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[61] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[61]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[63]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[6] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[6]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[8]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[7] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[7]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[9]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[8] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[8]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[10]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_934_reg[9] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(buff2[9]),
        .Q(sext_ln38_mid2_v_v_v_v_fu_558_p3[11]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \op2_fu_112[0]_i_1 
       (.I0(icmp_ln1027_2_reg_837),
        .I1(select_ln1027_5_reg_861),
        .I2(op2_load_reg_827[0]),
        .O(add_ln840_2_fu_439_p2[0]));
  LUT3 #(
    .INIT(8'h02)) 
    \op2_fu_112[12]_i_2 
       (.I0(op2_load_reg_827[12]),
        .I1(select_ln1027_5_reg_861),
        .I2(icmp_ln1027_2_reg_837),
        .O(select_ln1027_6_fu_419_p3[12]));
  LUT3 #(
    .INIT(8'h02)) 
    \op2_fu_112[12]_i_3 
       (.I0(op2_load_reg_827[11]),
        .I1(select_ln1027_5_reg_861),
        .I2(icmp_ln1027_2_reg_837),
        .O(select_ln1027_6_fu_419_p3[11]));
  LUT3 #(
    .INIT(8'h02)) 
    \op2_fu_112[12]_i_4 
       (.I0(op2_load_reg_827[10]),
        .I1(select_ln1027_5_reg_861),
        .I2(icmp_ln1027_2_reg_837),
        .O(select_ln1027_6_fu_419_p3[10]));
  LUT3 #(
    .INIT(8'h02)) 
    \op2_fu_112[12]_i_5 
       (.I0(op2_load_reg_827[9]),
        .I1(select_ln1027_5_reg_861),
        .I2(icmp_ln1027_2_reg_837),
        .O(select_ln1027_6_fu_419_p3[9]));
  LUT3 #(
    .INIT(8'h02)) 
    \op2_fu_112[16]_i_2 
       (.I0(op2_load_reg_827[16]),
        .I1(select_ln1027_5_reg_861),
        .I2(icmp_ln1027_2_reg_837),
        .O(select_ln1027_6_fu_419_p3[16]));
  LUT3 #(
    .INIT(8'h02)) 
    \op2_fu_112[16]_i_3 
       (.I0(op2_load_reg_827[15]),
        .I1(select_ln1027_5_reg_861),
        .I2(icmp_ln1027_2_reg_837),
        .O(select_ln1027_6_fu_419_p3[15]));
  LUT3 #(
    .INIT(8'h02)) 
    \op2_fu_112[16]_i_4 
       (.I0(op2_load_reg_827[14]),
        .I1(select_ln1027_5_reg_861),
        .I2(icmp_ln1027_2_reg_837),
        .O(select_ln1027_6_fu_419_p3[14]));
  LUT3 #(
    .INIT(8'h02)) 
    \op2_fu_112[16]_i_5 
       (.I0(op2_load_reg_827[13]),
        .I1(select_ln1027_5_reg_861),
        .I2(icmp_ln1027_2_reg_837),
        .O(select_ln1027_6_fu_419_p3[13]));
  LUT3 #(
    .INIT(8'h02)) 
    \op2_fu_112[20]_i_2 
       (.I0(op2_load_reg_827[20]),
        .I1(select_ln1027_5_reg_861),
        .I2(icmp_ln1027_2_reg_837),
        .O(select_ln1027_6_fu_419_p3[20]));
  LUT3 #(
    .INIT(8'h02)) 
    \op2_fu_112[20]_i_3 
       (.I0(op2_load_reg_827[19]),
        .I1(select_ln1027_5_reg_861),
        .I2(icmp_ln1027_2_reg_837),
        .O(select_ln1027_6_fu_419_p3[19]));
  LUT3 #(
    .INIT(8'h02)) 
    \op2_fu_112[20]_i_4 
       (.I0(op2_load_reg_827[18]),
        .I1(select_ln1027_5_reg_861),
        .I2(icmp_ln1027_2_reg_837),
        .O(select_ln1027_6_fu_419_p3[18]));
  LUT3 #(
    .INIT(8'h02)) 
    \op2_fu_112[20]_i_5 
       (.I0(op2_load_reg_827[17]),
        .I1(select_ln1027_5_reg_861),
        .I2(icmp_ln1027_2_reg_837),
        .O(select_ln1027_6_fu_419_p3[17]));
  LUT3 #(
    .INIT(8'h02)) 
    \op2_fu_112[24]_i_2 
       (.I0(op2_load_reg_827[24]),
        .I1(select_ln1027_5_reg_861),
        .I2(icmp_ln1027_2_reg_837),
        .O(select_ln1027_6_fu_419_p3[24]));
  LUT3 #(
    .INIT(8'h02)) 
    \op2_fu_112[24]_i_3 
       (.I0(op2_load_reg_827[23]),
        .I1(select_ln1027_5_reg_861),
        .I2(icmp_ln1027_2_reg_837),
        .O(select_ln1027_6_fu_419_p3[23]));
  LUT3 #(
    .INIT(8'h02)) 
    \op2_fu_112[24]_i_4 
       (.I0(op2_load_reg_827[22]),
        .I1(select_ln1027_5_reg_861),
        .I2(icmp_ln1027_2_reg_837),
        .O(select_ln1027_6_fu_419_p3[22]));
  LUT3 #(
    .INIT(8'h02)) 
    \op2_fu_112[24]_i_5 
       (.I0(op2_load_reg_827[21]),
        .I1(select_ln1027_5_reg_861),
        .I2(icmp_ln1027_2_reg_837),
        .O(select_ln1027_6_fu_419_p3[21]));
  LUT3 #(
    .INIT(8'h02)) 
    \op2_fu_112[28]_i_2 
       (.I0(op2_load_reg_827[28]),
        .I1(select_ln1027_5_reg_861),
        .I2(icmp_ln1027_2_reg_837),
        .O(select_ln1027_6_fu_419_p3[28]));
  LUT3 #(
    .INIT(8'h02)) 
    \op2_fu_112[28]_i_3 
       (.I0(op2_load_reg_827[27]),
        .I1(select_ln1027_5_reg_861),
        .I2(icmp_ln1027_2_reg_837),
        .O(select_ln1027_6_fu_419_p3[27]));
  LUT3 #(
    .INIT(8'h02)) 
    \op2_fu_112[28]_i_4 
       (.I0(op2_load_reg_827[26]),
        .I1(select_ln1027_5_reg_861),
        .I2(icmp_ln1027_2_reg_837),
        .O(select_ln1027_6_fu_419_p3[26]));
  LUT3 #(
    .INIT(8'h02)) 
    \op2_fu_112[28]_i_5 
       (.I0(op2_load_reg_827[25]),
        .I1(select_ln1027_5_reg_861),
        .I2(icmp_ln1027_2_reg_837),
        .O(select_ln1027_6_fu_419_p3[25]));
  LUT3 #(
    .INIT(8'h02)) 
    \op2_fu_112[31]_i_2 
       (.I0(op2_load_reg_827[31]),
        .I1(select_ln1027_5_reg_861),
        .I2(icmp_ln1027_2_reg_837),
        .O(select_ln1027_6_fu_419_p3[31]));
  LUT3 #(
    .INIT(8'h02)) 
    \op2_fu_112[31]_i_3 
       (.I0(op2_load_reg_827[30]),
        .I1(select_ln1027_5_reg_861),
        .I2(icmp_ln1027_2_reg_837),
        .O(select_ln1027_6_fu_419_p3[30]));
  LUT3 #(
    .INIT(8'h02)) 
    \op2_fu_112[31]_i_4 
       (.I0(op2_load_reg_827[29]),
        .I1(select_ln1027_5_reg_861),
        .I2(icmp_ln1027_2_reg_837),
        .O(select_ln1027_6_fu_419_p3[29]));
  LUT3 #(
    .INIT(8'h02)) 
    \op2_fu_112[4]_i_2 
       (.I0(op2_load_reg_827[0]),
        .I1(select_ln1027_5_reg_861),
        .I2(icmp_ln1027_2_reg_837),
        .O(select_ln1027_6_fu_419_p3[0]));
  LUT3 #(
    .INIT(8'h02)) 
    \op2_fu_112[4]_i_3 
       (.I0(op2_load_reg_827[4]),
        .I1(select_ln1027_5_reg_861),
        .I2(icmp_ln1027_2_reg_837),
        .O(select_ln1027_6_fu_419_p3[4]));
  LUT3 #(
    .INIT(8'h02)) 
    \op2_fu_112[4]_i_4 
       (.I0(op2_load_reg_827[3]),
        .I1(select_ln1027_5_reg_861),
        .I2(icmp_ln1027_2_reg_837),
        .O(select_ln1027_6_fu_419_p3[3]));
  LUT3 #(
    .INIT(8'h02)) 
    \op2_fu_112[4]_i_5 
       (.I0(op2_load_reg_827[2]),
        .I1(select_ln1027_5_reg_861),
        .I2(icmp_ln1027_2_reg_837),
        .O(select_ln1027_6_fu_419_p3[2]));
  LUT3 #(
    .INIT(8'h02)) 
    \op2_fu_112[4]_i_6 
       (.I0(op2_load_reg_827[1]),
        .I1(select_ln1027_5_reg_861),
        .I2(icmp_ln1027_2_reg_837),
        .O(select_ln1027_6_fu_419_p3[1]));
  LUT3 #(
    .INIT(8'h02)) 
    \op2_fu_112[8]_i_2 
       (.I0(op2_load_reg_827[8]),
        .I1(select_ln1027_5_reg_861),
        .I2(icmp_ln1027_2_reg_837),
        .O(select_ln1027_6_fu_419_p3[8]));
  LUT3 #(
    .INIT(8'h02)) 
    \op2_fu_112[8]_i_3 
       (.I0(op2_load_reg_827[7]),
        .I1(select_ln1027_5_reg_861),
        .I2(icmp_ln1027_2_reg_837),
        .O(select_ln1027_6_fu_419_p3[7]));
  LUT3 #(
    .INIT(8'h02)) 
    \op2_fu_112[8]_i_4 
       (.I0(op2_load_reg_827[6]),
        .I1(select_ln1027_5_reg_861),
        .I2(icmp_ln1027_2_reg_837),
        .O(select_ln1027_6_fu_419_p3[6]));
  LUT3 #(
    .INIT(8'h02)) 
    \op2_fu_112[8]_i_5 
       (.I0(op2_load_reg_827[5]),
        .I1(select_ln1027_5_reg_861),
        .I2(icmp_ln1027_2_reg_837),
        .O(select_ln1027_6_fu_419_p3[5]));
  FDRE \op2_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln840_2_fu_439_p2[0]),
        .Q(op2_fu_112[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \op2_fu_112_reg[10] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln840_2_fu_439_p2[10]),
        .Q(op2_fu_112[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \op2_fu_112_reg[11] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln840_2_fu_439_p2[11]),
        .Q(op2_fu_112[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \op2_fu_112_reg[12] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln840_2_fu_439_p2[12]),
        .Q(op2_fu_112[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_fu_112_reg[12]_i_1 
       (.CI(\op2_fu_112_reg[8]_i_1_n_0 ),
        .CO({\op2_fu_112_reg[12]_i_1_n_0 ,\op2_fu_112_reg[12]_i_1_n_1 ,\op2_fu_112_reg[12]_i_1_n_2 ,\op2_fu_112_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_2_fu_439_p2[12:9]),
        .S(select_ln1027_6_fu_419_p3[12:9]));
  FDRE \op2_fu_112_reg[13] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln840_2_fu_439_p2[13]),
        .Q(op2_fu_112[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \op2_fu_112_reg[14] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln840_2_fu_439_p2[14]),
        .Q(op2_fu_112[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \op2_fu_112_reg[15] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln840_2_fu_439_p2[15]),
        .Q(op2_fu_112[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \op2_fu_112_reg[16] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln840_2_fu_439_p2[16]),
        .Q(op2_fu_112[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_fu_112_reg[16]_i_1 
       (.CI(\op2_fu_112_reg[12]_i_1_n_0 ),
        .CO({\op2_fu_112_reg[16]_i_1_n_0 ,\op2_fu_112_reg[16]_i_1_n_1 ,\op2_fu_112_reg[16]_i_1_n_2 ,\op2_fu_112_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_2_fu_439_p2[16:13]),
        .S(select_ln1027_6_fu_419_p3[16:13]));
  FDRE \op2_fu_112_reg[17] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln840_2_fu_439_p2[17]),
        .Q(op2_fu_112[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \op2_fu_112_reg[18] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln840_2_fu_439_p2[18]),
        .Q(op2_fu_112[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \op2_fu_112_reg[19] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln840_2_fu_439_p2[19]),
        .Q(op2_fu_112[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \op2_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln840_2_fu_439_p2[1]),
        .Q(op2_fu_112[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \op2_fu_112_reg[20] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln840_2_fu_439_p2[20]),
        .Q(op2_fu_112[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_fu_112_reg[20]_i_1 
       (.CI(\op2_fu_112_reg[16]_i_1_n_0 ),
        .CO({\op2_fu_112_reg[20]_i_1_n_0 ,\op2_fu_112_reg[20]_i_1_n_1 ,\op2_fu_112_reg[20]_i_1_n_2 ,\op2_fu_112_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_2_fu_439_p2[20:17]),
        .S(select_ln1027_6_fu_419_p3[20:17]));
  FDRE \op2_fu_112_reg[21] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln840_2_fu_439_p2[21]),
        .Q(op2_fu_112[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \op2_fu_112_reg[22] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln840_2_fu_439_p2[22]),
        .Q(op2_fu_112[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \op2_fu_112_reg[23] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln840_2_fu_439_p2[23]),
        .Q(op2_fu_112[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \op2_fu_112_reg[24] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln840_2_fu_439_p2[24]),
        .Q(op2_fu_112[24]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_fu_112_reg[24]_i_1 
       (.CI(\op2_fu_112_reg[20]_i_1_n_0 ),
        .CO({\op2_fu_112_reg[24]_i_1_n_0 ,\op2_fu_112_reg[24]_i_1_n_1 ,\op2_fu_112_reg[24]_i_1_n_2 ,\op2_fu_112_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_2_fu_439_p2[24:21]),
        .S(select_ln1027_6_fu_419_p3[24:21]));
  FDRE \op2_fu_112_reg[25] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln840_2_fu_439_p2[25]),
        .Q(op2_fu_112[25]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \op2_fu_112_reg[26] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln840_2_fu_439_p2[26]),
        .Q(op2_fu_112[26]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \op2_fu_112_reg[27] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln840_2_fu_439_p2[27]),
        .Q(op2_fu_112[27]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \op2_fu_112_reg[28] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln840_2_fu_439_p2[28]),
        .Q(op2_fu_112[28]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_fu_112_reg[28]_i_1 
       (.CI(\op2_fu_112_reg[24]_i_1_n_0 ),
        .CO({\op2_fu_112_reg[28]_i_1_n_0 ,\op2_fu_112_reg[28]_i_1_n_1 ,\op2_fu_112_reg[28]_i_1_n_2 ,\op2_fu_112_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_2_fu_439_p2[28:25]),
        .S(select_ln1027_6_fu_419_p3[28:25]));
  FDRE \op2_fu_112_reg[29] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln840_2_fu_439_p2[29]),
        .Q(op2_fu_112[29]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \op2_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln840_2_fu_439_p2[2]),
        .Q(op2_fu_112[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \op2_fu_112_reg[30] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln840_2_fu_439_p2[30]),
        .Q(op2_fu_112[30]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \op2_fu_112_reg[31] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln840_2_fu_439_p2[31]),
        .Q(op2_fu_112[31]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_fu_112_reg[31]_i_1 
       (.CI(\op2_fu_112_reg[28]_i_1_n_0 ),
        .CO({\NLW_op2_fu_112_reg[31]_i_1_CO_UNCONNECTED [3:2],\op2_fu_112_reg[31]_i_1_n_2 ,\op2_fu_112_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_op2_fu_112_reg[31]_i_1_O_UNCONNECTED [3],add_ln840_2_fu_439_p2[31:29]}),
        .S({1'b0,select_ln1027_6_fu_419_p3[31:29]}));
  FDRE \op2_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln840_2_fu_439_p2[3]),
        .Q(op2_fu_112[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \op2_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln840_2_fu_439_p2[4]),
        .Q(op2_fu_112[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_fu_112_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\op2_fu_112_reg[4]_i_1_n_0 ,\op2_fu_112_reg[4]_i_1_n_1 ,\op2_fu_112_reg[4]_i_1_n_2 ,\op2_fu_112_reg[4]_i_1_n_3 }),
        .CYINIT(select_ln1027_6_fu_419_p3[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_2_fu_439_p2[4:1]),
        .S(select_ln1027_6_fu_419_p3[4:1]));
  FDRE \op2_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln840_2_fu_439_p2[5]),
        .Q(op2_fu_112[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \op2_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln840_2_fu_439_p2[6]),
        .Q(op2_fu_112[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \op2_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln840_2_fu_439_p2[7]),
        .Q(op2_fu_112[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \op2_fu_112_reg[8] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln840_2_fu_439_p2[8]),
        .Q(op2_fu_112[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_fu_112_reg[8]_i_1 
       (.CI(\op2_fu_112_reg[4]_i_1_n_0 ),
        .CO({\op2_fu_112_reg[8]_i_1_n_0 ,\op2_fu_112_reg[8]_i_1_n_1 ,\op2_fu_112_reg[8]_i_1_n_2 ,\op2_fu_112_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_2_fu_439_p2[8:5]),
        .S(select_ln1027_6_fu_419_p3[8:5]));
  FDRE \op2_fu_112_reg[9] 
       (.C(ap_clk),
        .CE(cy_V_fu_116),
        .D(add_ln840_2_fu_439_p2[9]),
        .Q(op2_fu_112[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \op2_load_reg_827_reg[0] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(op2_fu_112[0]),
        .Q(op2_load_reg_827[0]),
        .R(1'b0));
  FDRE \op2_load_reg_827_reg[10] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(op2_fu_112[10]),
        .Q(op2_load_reg_827[10]),
        .R(1'b0));
  FDRE \op2_load_reg_827_reg[11] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(op2_fu_112[11]),
        .Q(op2_load_reg_827[11]),
        .R(1'b0));
  FDRE \op2_load_reg_827_reg[12] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(op2_fu_112[12]),
        .Q(op2_load_reg_827[12]),
        .R(1'b0));
  FDRE \op2_load_reg_827_reg[13] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(op2_fu_112[13]),
        .Q(op2_load_reg_827[13]),
        .R(1'b0));
  FDRE \op2_load_reg_827_reg[14] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(op2_fu_112[14]),
        .Q(op2_load_reg_827[14]),
        .R(1'b0));
  FDRE \op2_load_reg_827_reg[15] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(op2_fu_112[15]),
        .Q(op2_load_reg_827[15]),
        .R(1'b0));
  FDRE \op2_load_reg_827_reg[16] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(op2_fu_112[16]),
        .Q(op2_load_reg_827[16]),
        .R(1'b0));
  FDRE \op2_load_reg_827_reg[17] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(op2_fu_112[17]),
        .Q(op2_load_reg_827[17]),
        .R(1'b0));
  FDRE \op2_load_reg_827_reg[18] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(op2_fu_112[18]),
        .Q(op2_load_reg_827[18]),
        .R(1'b0));
  FDRE \op2_load_reg_827_reg[19] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(op2_fu_112[19]),
        .Q(op2_load_reg_827[19]),
        .R(1'b0));
  FDRE \op2_load_reg_827_reg[1] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(op2_fu_112[1]),
        .Q(op2_load_reg_827[1]),
        .R(1'b0));
  FDRE \op2_load_reg_827_reg[20] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(op2_fu_112[20]),
        .Q(op2_load_reg_827[20]),
        .R(1'b0));
  FDRE \op2_load_reg_827_reg[21] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(op2_fu_112[21]),
        .Q(op2_load_reg_827[21]),
        .R(1'b0));
  FDRE \op2_load_reg_827_reg[22] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(op2_fu_112[22]),
        .Q(op2_load_reg_827[22]),
        .R(1'b0));
  FDRE \op2_load_reg_827_reg[23] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(op2_fu_112[23]),
        .Q(op2_load_reg_827[23]),
        .R(1'b0));
  FDRE \op2_load_reg_827_reg[24] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(op2_fu_112[24]),
        .Q(op2_load_reg_827[24]),
        .R(1'b0));
  FDRE \op2_load_reg_827_reg[25] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(op2_fu_112[25]),
        .Q(op2_load_reg_827[25]),
        .R(1'b0));
  FDRE \op2_load_reg_827_reg[26] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(op2_fu_112[26]),
        .Q(op2_load_reg_827[26]),
        .R(1'b0));
  FDRE \op2_load_reg_827_reg[27] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(op2_fu_112[27]),
        .Q(op2_load_reg_827[27]),
        .R(1'b0));
  FDRE \op2_load_reg_827_reg[28] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(op2_fu_112[28]),
        .Q(op2_load_reg_827[28]),
        .R(1'b0));
  FDRE \op2_load_reg_827_reg[29] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(op2_fu_112[29]),
        .Q(op2_load_reg_827[29]),
        .R(1'b0));
  FDRE \op2_load_reg_827_reg[2] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(op2_fu_112[2]),
        .Q(op2_load_reg_827[2]),
        .R(1'b0));
  FDRE \op2_load_reg_827_reg[30] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(op2_fu_112[30]),
        .Q(op2_load_reg_827[30]),
        .R(1'b0));
  FDRE \op2_load_reg_827_reg[31] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(op2_fu_112[31]),
        .Q(op2_load_reg_827[31]),
        .R(1'b0));
  FDRE \op2_load_reg_827_reg[3] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(op2_fu_112[3]),
        .Q(op2_load_reg_827[3]),
        .R(1'b0));
  FDRE \op2_load_reg_827_reg[4] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(op2_fu_112[4]),
        .Q(op2_load_reg_827[4]),
        .R(1'b0));
  FDRE \op2_load_reg_827_reg[5] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(op2_fu_112[5]),
        .Q(op2_load_reg_827[5]),
        .R(1'b0));
  FDRE \op2_load_reg_827_reg[6] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(op2_fu_112[6]),
        .Q(op2_load_reg_827[6]),
        .R(1'b0));
  FDRE \op2_load_reg_827_reg[7] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(op2_fu_112[7]),
        .Q(op2_load_reg_827[7]),
        .R(1'b0));
  FDRE \op2_load_reg_827_reg[8] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(op2_fu_112[8]),
        .Q(op2_load_reg_827[8]),
        .R(1'b0));
  FDRE \op2_load_reg_827_reg[9] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(op2_fu_112[9]),
        .Q(op2_load_reg_827[9]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[0] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(mul_32ns_32ns_62_2_1_U5_n_94),
        .Q(p_mid115_reg_919[0]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[10] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(mul_32ns_32ns_62_2_1_U5_n_84),
        .Q(p_mid115_reg_919[10]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[11] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(mul_32ns_32ns_62_2_1_U5_n_83),
        .Q(p_mid115_reg_919[11]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[12] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(mul_32ns_32ns_62_2_1_U5_n_82),
        .Q(p_mid115_reg_919[12]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[13] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(mul_32ns_32ns_62_2_1_U5_n_81),
        .Q(p_mid115_reg_919[13]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[14] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(mul_32ns_32ns_62_2_1_U5_n_80),
        .Q(p_mid115_reg_919[14]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[15] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(mul_32ns_32ns_62_2_1_U5_n_79),
        .Q(p_mid115_reg_919[15]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[16] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[16]),
        .Q(p_mid115_reg_919[16]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[17] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[17]),
        .Q(p_mid115_reg_919[17]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[18] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[18]),
        .Q(p_mid115_reg_919[18]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[19] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[19]),
        .Q(p_mid115_reg_919[19]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[1] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(mul_32ns_32ns_62_2_1_U5_n_93),
        .Q(p_mid115_reg_919[1]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[20] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[20]),
        .Q(p_mid115_reg_919[20]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[21] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[21]),
        .Q(p_mid115_reg_919[21]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[22] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[22]),
        .Q(p_mid115_reg_919[22]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[23] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[23]),
        .Q(p_mid115_reg_919[23]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[24] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[24]),
        .Q(p_mid115_reg_919[24]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[25] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[25]),
        .Q(p_mid115_reg_919[25]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[26] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[26]),
        .Q(p_mid115_reg_919[26]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[27] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[27]),
        .Q(p_mid115_reg_919[27]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[28] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[28]),
        .Q(p_mid115_reg_919[28]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[29] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[29]),
        .Q(p_mid115_reg_919[29]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[2] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(mul_32ns_32ns_62_2_1_U5_n_92),
        .Q(p_mid115_reg_919[2]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[30] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[30]),
        .Q(p_mid115_reg_919[30]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[31] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[31]),
        .Q(p_mid115_reg_919[31]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[32] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[32]),
        .Q(p_mid115_reg_919[32]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[33] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[33]),
        .Q(p_mid115_reg_919[33]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[34] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[34]),
        .Q(p_mid115_reg_919[34]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[35] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[35]),
        .Q(p_mid115_reg_919[35]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[36] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[36]),
        .Q(p_mid115_reg_919[36]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[37] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[37]),
        .Q(p_mid115_reg_919[37]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[38] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[38]),
        .Q(p_mid115_reg_919[38]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[39] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[39]),
        .Q(p_mid115_reg_919[39]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[3] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(mul_32ns_32ns_62_2_1_U5_n_91),
        .Q(p_mid115_reg_919[3]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[40] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[40]),
        .Q(p_mid115_reg_919[40]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[41] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[41]),
        .Q(p_mid115_reg_919[41]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[42] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[42]),
        .Q(p_mid115_reg_919[42]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[43] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[43]),
        .Q(p_mid115_reg_919[43]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[44] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[44]),
        .Q(p_mid115_reg_919[44]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[45] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[45]),
        .Q(p_mid115_reg_919[45]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[46] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[46]),
        .Q(p_mid115_reg_919[46]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[47] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[47]),
        .Q(p_mid115_reg_919[47]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[48] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[48]),
        .Q(p_mid115_reg_919[48]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[49] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[49]),
        .Q(p_mid115_reg_919[49]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[4] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(mul_32ns_32ns_62_2_1_U5_n_90),
        .Q(p_mid115_reg_919[4]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[50] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[50]),
        .Q(p_mid115_reg_919[50]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[51] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[51]),
        .Q(p_mid115_reg_919[51]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[52] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[52]),
        .Q(p_mid115_reg_919[52]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[53] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[53]),
        .Q(p_mid115_reg_919[53]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[54] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[54]),
        .Q(p_mid115_reg_919[54]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[55] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[55]),
        .Q(p_mid115_reg_919[55]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[56] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[56]),
        .Q(p_mid115_reg_919[56]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[57] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[57]),
        .Q(p_mid115_reg_919[57]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[58] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[58]),
        .Q(p_mid115_reg_919[58]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[59] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[59]),
        .Q(p_mid115_reg_919[59]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[5] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(mul_32ns_32ns_62_2_1_U5_n_89),
        .Q(p_mid115_reg_919[5]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[60] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[60]),
        .Q(p_mid115_reg_919[60]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[61] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(p_tmp_reg__1_0[61]),
        .Q(p_mid115_reg_919[61]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[6] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(mul_32ns_32ns_62_2_1_U5_n_88),
        .Q(p_mid115_reg_919[6]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[7] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(mul_32ns_32ns_62_2_1_U5_n_87),
        .Q(p_mid115_reg_919[7]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[8] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(mul_32ns_32ns_62_2_1_U5_n_86),
        .Q(p_mid115_reg_919[8]),
        .R(1'b0));
  FDRE \p_mid115_reg_919_reg[9] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(mul_32ns_32ns_62_2_1_U5_n_85),
        .Q(p_mid115_reg_919[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4044000040444044)) 
    \p_mid136_reg_908[61]_i_1 
       (.I0(\icmp_ln1027_1_reg_823_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(gmem_ARREADY),
        .I3(ap_enable_reg_pp0_iter6),
        .I4(gmem_RVALID),
        .I5(ap_enable_reg_pp0_iter7),
        .O(p_mid136_reg_9080));
  FDRE \p_mid136_reg_908_reg[0] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(mul_32ns_32ns_62_2_1_U4_n_92),
        .Q(p_mid136_reg_908[0]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[10] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(mul_32ns_32ns_62_2_1_U4_n_82),
        .Q(p_mid136_reg_908[10]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[11] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(mul_32ns_32ns_62_2_1_U4_n_81),
        .Q(p_mid136_reg_908[11]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[12] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(mul_32ns_32ns_62_2_1_U4_n_80),
        .Q(p_mid136_reg_908[12]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[13] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(mul_32ns_32ns_62_2_1_U4_n_79),
        .Q(p_mid136_reg_908[13]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[14] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(mul_32ns_32ns_62_2_1_U4_n_78),
        .Q(p_mid136_reg_908[14]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[15] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(mul_32ns_32ns_62_2_1_U4_n_77),
        .Q(p_mid136_reg_908[15]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[16] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[16]),
        .Q(p_mid136_reg_908[16]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[17] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[17]),
        .Q(p_mid136_reg_908[17]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[18] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[18]),
        .Q(p_mid136_reg_908[18]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[19] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[19]),
        .Q(p_mid136_reg_908[19]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[1] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(mul_32ns_32ns_62_2_1_U4_n_91),
        .Q(p_mid136_reg_908[1]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[20] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[20]),
        .Q(p_mid136_reg_908[20]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[21] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[21]),
        .Q(p_mid136_reg_908[21]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[22] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[22]),
        .Q(p_mid136_reg_908[22]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[23] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[23]),
        .Q(p_mid136_reg_908[23]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[24] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[24]),
        .Q(p_mid136_reg_908[24]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[25] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[25]),
        .Q(p_mid136_reg_908[25]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[26] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[26]),
        .Q(p_mid136_reg_908[26]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[27] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[27]),
        .Q(p_mid136_reg_908[27]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[28] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[28]),
        .Q(p_mid136_reg_908[28]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[29] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[29]),
        .Q(p_mid136_reg_908[29]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[2] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(mul_32ns_32ns_62_2_1_U4_n_90),
        .Q(p_mid136_reg_908[2]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[30] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[30]),
        .Q(p_mid136_reg_908[30]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[31] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[31]),
        .Q(p_mid136_reg_908[31]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[32] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[32]),
        .Q(p_mid136_reg_908[32]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[33] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[33]),
        .Q(p_mid136_reg_908[33]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[34] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[34]),
        .Q(p_mid136_reg_908[34]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[35] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[35]),
        .Q(p_mid136_reg_908[35]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[36] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[36]),
        .Q(p_mid136_reg_908[36]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[37] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[37]),
        .Q(p_mid136_reg_908[37]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[38] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[38]),
        .Q(p_mid136_reg_908[38]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[39] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[39]),
        .Q(p_mid136_reg_908[39]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[3] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(mul_32ns_32ns_62_2_1_U4_n_89),
        .Q(p_mid136_reg_908[3]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[40] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[40]),
        .Q(p_mid136_reg_908[40]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[41] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[41]),
        .Q(p_mid136_reg_908[41]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[42] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[42]),
        .Q(p_mid136_reg_908[42]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[43] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[43]),
        .Q(p_mid136_reg_908[43]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[44] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[44]),
        .Q(p_mid136_reg_908[44]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[45] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[45]),
        .Q(p_mid136_reg_908[45]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[46] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[46]),
        .Q(p_mid136_reg_908[46]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[47] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[47]),
        .Q(p_mid136_reg_908[47]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[48] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[48]),
        .Q(p_mid136_reg_908[48]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[49] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[49]),
        .Q(p_mid136_reg_908[49]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[4] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(mul_32ns_32ns_62_2_1_U4_n_88),
        .Q(p_mid136_reg_908[4]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[50] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[50]),
        .Q(p_mid136_reg_908[50]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[51] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[51]),
        .Q(p_mid136_reg_908[51]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[52] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[52]),
        .Q(p_mid136_reg_908[52]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[53] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[53]),
        .Q(p_mid136_reg_908[53]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[54] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[54]),
        .Q(p_mid136_reg_908[54]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[55] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[55]),
        .Q(p_mid136_reg_908[55]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[56] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[56]),
        .Q(p_mid136_reg_908[56]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[57] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[57]),
        .Q(p_mid136_reg_908[57]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[58] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[58]),
        .Q(p_mid136_reg_908[58]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[59] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[59]),
        .Q(p_mid136_reg_908[59]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[5] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(mul_32ns_32ns_62_2_1_U4_n_87),
        .Q(p_mid136_reg_908[5]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[60] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[60]),
        .Q(p_mid136_reg_908[60]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[61] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(p_tmp_reg__1[61]),
        .Q(p_mid136_reg_908[61]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[6] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(mul_32ns_32ns_62_2_1_U4_n_86),
        .Q(p_mid136_reg_908[6]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[7] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(mul_32ns_32ns_62_2_1_U4_n_85),
        .Q(p_mid136_reg_908[7]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[8] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(mul_32ns_32ns_62_2_1_U4_n_84),
        .Q(p_mid136_reg_908[8]),
        .R(1'b0));
  FDRE \p_mid136_reg_908_reg[9] 
       (.C(ap_clk),
        .CE(p_mid136_reg_9080),
        .D(mul_32ns_32ns_62_2_1_U4_n_83),
        .Q(p_mid136_reg_908[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \p_tmp[16]_i_1__1 
       (.I0(grp_fu_443_p_ce),
        .I1(Q[3]),
        .O(E));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_10__0
       (.I0(grp_fu_443_p_din1[22]),
        .I1(Q[3]),
        .I2(p_tmp_reg_0[22]),
        .O(din1[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_10__1
       (.I0(grp_fu_291_p_din1[22]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[22]),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_11__0
       (.I0(grp_fu_443_p_din1[21]),
        .I1(Q[3]),
        .I2(p_tmp_reg_0[21]),
        .O(din1[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_11__1
       (.I0(grp_fu_291_p_din1[21]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[21]),
        .O(B[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_12__0
       (.I0(grp_fu_443_p_din1[20]),
        .I1(Q[3]),
        .I2(p_tmp_reg_0[20]),
        .O(din1[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_12__1
       (.I0(grp_fu_291_p_din1[20]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[20]),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_13__0
       (.I0(grp_fu_443_p_din1[19]),
        .I1(Q[3]),
        .I2(p_tmp_reg_0[19]),
        .O(din1[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_13__1
       (.I0(grp_fu_291_p_din1[19]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[19]),
        .O(B[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_14__0
       (.I0(grp_fu_443_p_din1[18]),
        .I1(Q[3]),
        .I2(p_tmp_reg_0[18]),
        .O(din1[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_14__1
       (.I0(grp_fu_291_p_din1[18]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[18]),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_15__0
       (.I0(grp_fu_443_p_din1[17]),
        .I1(Q[3]),
        .I2(p_tmp_reg_0[17]),
        .O(din1[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_15__1
       (.I0(grp_fu_291_p_din1[17]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[17]),
        .O(B[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_1__0
       (.I0(grp_fu_443_p_din1[31]),
        .I1(Q[3]),
        .I2(p_tmp_reg_0[31]),
        .O(din1[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_1__1
       (.I0(grp_fu_291_p_din1[31]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[31]),
        .O(B[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_2__0
       (.I0(grp_fu_443_p_din1[30]),
        .I1(Q[3]),
        .I2(p_tmp_reg_0[30]),
        .O(din1[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_2__1
       (.I0(grp_fu_291_p_din1[30]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[30]),
        .O(B[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_3__0
       (.I0(grp_fu_443_p_din1[29]),
        .I1(Q[3]),
        .I2(p_tmp_reg_0[29]),
        .O(din1[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_3__1
       (.I0(grp_fu_291_p_din1[29]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[29]),
        .O(B[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_4__0
       (.I0(grp_fu_443_p_din1[28]),
        .I1(Q[3]),
        .I2(p_tmp_reg_0[28]),
        .O(din1[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_4__1
       (.I0(grp_fu_291_p_din1[28]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[28]),
        .O(B[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_5__0
       (.I0(grp_fu_443_p_din1[27]),
        .I1(Q[3]),
        .I2(p_tmp_reg_0[27]),
        .O(din1[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_5__1
       (.I0(grp_fu_291_p_din1[27]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[27]),
        .O(B[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_6__0
       (.I0(grp_fu_443_p_din1[26]),
        .I1(Q[3]),
        .I2(p_tmp_reg_0[26]),
        .O(din1[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_6__1
       (.I0(grp_fu_291_p_din1[26]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[26]),
        .O(B[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_7__0
       (.I0(grp_fu_443_p_din1[25]),
        .I1(Q[3]),
        .I2(p_tmp_reg_0[25]),
        .O(din1[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_7__1
       (.I0(grp_fu_291_p_din1[25]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[25]),
        .O(B[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_8__0
       (.I0(grp_fu_443_p_din1[24]),
        .I1(Q[3]),
        .I2(p_tmp_reg_0[24]),
        .O(din1[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_8__1
       (.I0(grp_fu_291_p_din1[24]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[24]),
        .O(B[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_9__0
       (.I0(grp_fu_443_p_din1[23]),
        .I1(Q[3]),
        .I2(p_tmp_reg_0[23]),
        .O(din1[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_9__1
       (.I0(grp_fu_291_p_din1[23]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[23]),
        .O(B[6]));
  LUT6 #(
    .INIT(64'hF444000000000000)) 
    ready_for_outstanding_i_1
       (.I0(flow_control_loop_pipe_sequential_init_U_n_2),
        .I1(ap_enable_reg_pp0_iter7),
        .I2(cy_V_fu_1161),
        .I3(ap_enable_reg_pp0_iter10_reg_n_0),
        .I4(ready_for_outstanding_reg),
        .I5(dout[32]),
        .O(ready_for_outstanding));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1027_5_reg_861[0]_i_1 
       (.I0(icmp_ln1027),
        .I1(p_0_in),
        .I2(icmp_ln1027_3_fu_375_p2),
        .O(select_ln1027_5_fu_380_p3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln1027_5_reg_861[0]_i_10 
       (.I0(op2_fu_112[16]),
        .I1(\convWidth_cast_cast_reg_785_reg[31]_0 [16]),
        .I2(op2_fu_112[15]),
        .I3(\convWidth_cast_cast_reg_785_reg[31]_0 [15]),
        .I4(\convWidth_cast_cast_reg_785_reg[31]_0 [17]),
        .I5(op2_fu_112[17]),
        .O(\select_ln1027_5_reg_861[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln1027_5_reg_861[0]_i_11 
       (.I0(op2_fu_112[12]),
        .I1(\convWidth_cast_cast_reg_785_reg[31]_0 [12]),
        .I2(op2_fu_112[13]),
        .I3(\convWidth_cast_cast_reg_785_reg[31]_0 [13]),
        .I4(\convWidth_cast_cast_reg_785_reg[31]_0 [14]),
        .I5(op2_fu_112[14]),
        .O(\select_ln1027_5_reg_861[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln1027_5_reg_861[0]_i_12 
       (.I0(op2_fu_112[9]),
        .I1(\convWidth_cast_cast_reg_785_reg[31]_0 [9]),
        .I2(op2_fu_112[10]),
        .I3(\convWidth_cast_cast_reg_785_reg[31]_0 [10]),
        .I4(\convWidth_cast_cast_reg_785_reg[31]_0 [11]),
        .I5(op2_fu_112[11]),
        .O(\select_ln1027_5_reg_861[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln1027_5_reg_861[0]_i_13 
       (.I0(op2_fu_112[7]),
        .I1(\convWidth_cast_cast_reg_785_reg[31]_0 [7]),
        .I2(op2_fu_112[6]),
        .I3(\convWidth_cast_cast_reg_785_reg[31]_0 [6]),
        .I4(\convWidth_cast_cast_reg_785_reg[31]_0 [8]),
        .I5(op2_fu_112[8]),
        .O(\select_ln1027_5_reg_861[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln1027_5_reg_861[0]_i_14 
       (.I0(op2_fu_112[3]),
        .I1(\convWidth_cast_cast_reg_785_reg[31]_0 [3]),
        .I2(op2_fu_112[4]),
        .I3(\convWidth_cast_cast_reg_785_reg[31]_0 [4]),
        .I4(\convWidth_cast_cast_reg_785_reg[31]_0 [5]),
        .I5(op2_fu_112[5]),
        .O(\select_ln1027_5_reg_861[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln1027_5_reg_861[0]_i_15 
       (.I0(op2_fu_112[2]),
        .I1(\convWidth_cast_cast_reg_785_reg[31]_0 [2]),
        .I2(op2_fu_112[0]),
        .I3(\convWidth_cast_cast_reg_785_reg[31]_0 [0]),
        .I4(\convWidth_cast_cast_reg_785_reg[31]_0 [1]),
        .I5(op2_fu_112[1]),
        .O(\select_ln1027_5_reg_861[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln1027_5_reg_861[0]_i_4 
       (.I0(\convWidth_cast_cast_reg_785_reg[31]_0 [31]),
        .I1(op2_fu_112[31]),
        .I2(\convWidth_cast_cast_reg_785_reg[31]_0 [30]),
        .I3(op2_fu_112[30]),
        .O(\select_ln1027_5_reg_861[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln1027_5_reg_861[0]_i_5 
       (.I0(op2_fu_112[27]),
        .I1(\convWidth_cast_cast_reg_785_reg[31]_0 [27]),
        .I2(op2_fu_112[28]),
        .I3(\convWidth_cast_cast_reg_785_reg[31]_0 [28]),
        .I4(\convWidth_cast_cast_reg_785_reg[31]_0 [29]),
        .I5(op2_fu_112[29]),
        .O(\select_ln1027_5_reg_861[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln1027_5_reg_861[0]_i_6 
       (.I0(op2_fu_112[24]),
        .I1(\convWidth_cast_cast_reg_785_reg[31]_0 [24]),
        .I2(op2_fu_112[25]),
        .I3(\convWidth_cast_cast_reg_785_reg[31]_0 [25]),
        .I4(\convWidth_cast_cast_reg_785_reg[31]_0 [26]),
        .I5(op2_fu_112[26]),
        .O(\select_ln1027_5_reg_861[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln1027_5_reg_861[0]_i_8 
       (.I0(op2_fu_112[21]),
        .I1(\convWidth_cast_cast_reg_785_reg[31]_0 [21]),
        .I2(op2_fu_112[22]),
        .I3(\convWidth_cast_cast_reg_785_reg[31]_0 [22]),
        .I4(\convWidth_cast_cast_reg_785_reg[31]_0 [23]),
        .I5(op2_fu_112[23]),
        .O(\select_ln1027_5_reg_861[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln1027_5_reg_861[0]_i_9 
       (.I0(op2_fu_112[20]),
        .I1(\convWidth_cast_cast_reg_785_reg[31]_0 [20]),
        .I2(op2_fu_112[18]),
        .I3(\convWidth_cast_cast_reg_785_reg[31]_0 [18]),
        .I4(\convWidth_cast_cast_reg_785_reg[31]_0 [19]),
        .I5(op2_fu_112[19]),
        .O(\select_ln1027_5_reg_861[0]_i_9_n_0 ));
  FDRE \select_ln1027_5_reg_861_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(select_ln1027_5_reg_861),
        .Q(select_ln1027_5_reg_861_pp0_iter1_reg),
        .R(1'b0));
  FDRE \select_ln1027_5_reg_861_reg[0] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(select_ln1027_5_fu_380_p3),
        .Q(select_ln1027_5_reg_861),
        .R(1'b0));
  CARRY4 \select_ln1027_5_reg_861_reg[0]_i_2 
       (.CI(\select_ln1027_5_reg_861_reg[0]_i_3_n_0 ),
        .CO({\NLW_select_ln1027_5_reg_861_reg[0]_i_2_CO_UNCONNECTED [3],icmp_ln1027_3_fu_375_p2,\select_ln1027_5_reg_861_reg[0]_i_2_n_2 ,\select_ln1027_5_reg_861_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_select_ln1027_5_reg_861_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\select_ln1027_5_reg_861[0]_i_4_n_0 ,\select_ln1027_5_reg_861[0]_i_5_n_0 ,\select_ln1027_5_reg_861[0]_i_6_n_0 }));
  CARRY4 \select_ln1027_5_reg_861_reg[0]_i_3 
       (.CI(\select_ln1027_5_reg_861_reg[0]_i_7_n_0 ),
        .CO({\select_ln1027_5_reg_861_reg[0]_i_3_n_0 ,\select_ln1027_5_reg_861_reg[0]_i_3_n_1 ,\select_ln1027_5_reg_861_reg[0]_i_3_n_2 ,\select_ln1027_5_reg_861_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_select_ln1027_5_reg_861_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\select_ln1027_5_reg_861[0]_i_8_n_0 ,\select_ln1027_5_reg_861[0]_i_9_n_0 ,\select_ln1027_5_reg_861[0]_i_10_n_0 ,\select_ln1027_5_reg_861[0]_i_11_n_0 }));
  CARRY4 \select_ln1027_5_reg_861_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\select_ln1027_5_reg_861_reg[0]_i_7_n_0 ,\select_ln1027_5_reg_861_reg[0]_i_7_n_1 ,\select_ln1027_5_reg_861_reg[0]_i_7_n_2 ,\select_ln1027_5_reg_861_reg[0]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_select_ln1027_5_reg_861_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\select_ln1027_5_reg_861[0]_i_12_n_0 ,\select_ln1027_5_reg_861[0]_i_13_n_0 ,\select_ln1027_5_reg_861[0]_i_14_n_0 ,\select_ln1027_5_reg_861[0]_i_15_n_0 }));
  LUT6 #(
    .INIT(64'hFFFF02FF00000200)) 
    \select_ln1027_6_reg_892[0]_i_1 
       (.I0(op2_load_reg_827[0]),
        .I1(select_ln1027_5_reg_861),
        .I2(icmp_ln1027_2_reg_837),
        .I3(cy_V_fu_1161),
        .I4(\icmp_ln1027_1_reg_823_reg_n_0_[0] ),
        .I5(select_ln1027_6_reg_892[0]),
        .O(\select_ln1027_6_reg_892[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0E00)) 
    \select_ln1027_6_reg_892[31]_i_1 
       (.I0(select_ln1027_5_reg_861),
        .I1(icmp_ln1027_2_reg_837),
        .I2(\icmp_ln1027_1_reg_823_reg_n_0_[0] ),
        .I3(cy_V_fu_1161),
        .O(\select_ln1027_6_reg_892[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln1027_6_reg_892[31]_i_2 
       (.I0(cy_V_fu_1161),
        .I1(\icmp_ln1027_1_reg_823_reg_n_0_[0] ),
        .O(select_ln1027_6_reg_8920));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg[0]_srl3 " *) 
  SRL16E \select_ln1027_6_reg_892_pp0_iter4_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(cy_V_fu_1161),
        .CLK(ap_clk),
        .D(select_ln1027_6_reg_892[0]),
        .Q(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg[10]_srl3 " *) 
  SRL16E \select_ln1027_6_reg_892_pp0_iter4_reg_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(cy_V_fu_1161),
        .CLK(ap_clk),
        .D(select_ln1027_6_reg_892[10]),
        .Q(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[10]_srl3_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg[11]_srl3 " *) 
  SRL16E \select_ln1027_6_reg_892_pp0_iter4_reg_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(cy_V_fu_1161),
        .CLK(ap_clk),
        .D(select_ln1027_6_reg_892[11]),
        .Q(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[11]_srl3_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg[12]_srl3 " *) 
  SRL16E \select_ln1027_6_reg_892_pp0_iter4_reg_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(cy_V_fu_1161),
        .CLK(ap_clk),
        .D(select_ln1027_6_reg_892[12]),
        .Q(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[12]_srl3_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg[13]_srl3 " *) 
  SRL16E \select_ln1027_6_reg_892_pp0_iter4_reg_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(cy_V_fu_1161),
        .CLK(ap_clk),
        .D(select_ln1027_6_reg_892[13]),
        .Q(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[13]_srl3_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg[14]_srl3 " *) 
  SRL16E \select_ln1027_6_reg_892_pp0_iter4_reg_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(cy_V_fu_1161),
        .CLK(ap_clk),
        .D(select_ln1027_6_reg_892[14]),
        .Q(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[14]_srl3_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg[15]_srl3 " *) 
  SRL16E \select_ln1027_6_reg_892_pp0_iter4_reg_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(cy_V_fu_1161),
        .CLK(ap_clk),
        .D(select_ln1027_6_reg_892[15]),
        .Q(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[15]_srl3_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg[16]_srl3 " *) 
  SRL16E \select_ln1027_6_reg_892_pp0_iter4_reg_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(cy_V_fu_1161),
        .CLK(ap_clk),
        .D(select_ln1027_6_reg_892[16]),
        .Q(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[16]_srl3_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg[17]_srl3 " *) 
  SRL16E \select_ln1027_6_reg_892_pp0_iter4_reg_reg[17]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(cy_V_fu_1161),
        .CLK(ap_clk),
        .D(select_ln1027_6_reg_892[17]),
        .Q(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[17]_srl3_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg[18]_srl3 " *) 
  SRL16E \select_ln1027_6_reg_892_pp0_iter4_reg_reg[18]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(cy_V_fu_1161),
        .CLK(ap_clk),
        .D(select_ln1027_6_reg_892[18]),
        .Q(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[18]_srl3_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg[19]_srl3 " *) 
  SRL16E \select_ln1027_6_reg_892_pp0_iter4_reg_reg[19]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(cy_V_fu_1161),
        .CLK(ap_clk),
        .D(select_ln1027_6_reg_892[19]),
        .Q(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[19]_srl3_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg[1]_srl3 " *) 
  SRL16E \select_ln1027_6_reg_892_pp0_iter4_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(cy_V_fu_1161),
        .CLK(ap_clk),
        .D(select_ln1027_6_reg_892[1]),
        .Q(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg[20]_srl3 " *) 
  SRL16E \select_ln1027_6_reg_892_pp0_iter4_reg_reg[20]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(cy_V_fu_1161),
        .CLK(ap_clk),
        .D(select_ln1027_6_reg_892[20]),
        .Q(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[20]_srl3_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg[21]_srl3 " *) 
  SRL16E \select_ln1027_6_reg_892_pp0_iter4_reg_reg[21]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(cy_V_fu_1161),
        .CLK(ap_clk),
        .D(select_ln1027_6_reg_892[21]),
        .Q(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[21]_srl3_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg[22]_srl3 " *) 
  SRL16E \select_ln1027_6_reg_892_pp0_iter4_reg_reg[22]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(cy_V_fu_1161),
        .CLK(ap_clk),
        .D(select_ln1027_6_reg_892[22]),
        .Q(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[22]_srl3_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg[23]_srl3 " *) 
  SRL16E \select_ln1027_6_reg_892_pp0_iter4_reg_reg[23]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(cy_V_fu_1161),
        .CLK(ap_clk),
        .D(select_ln1027_6_reg_892[23]),
        .Q(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[23]_srl3_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg[24]_srl3 " *) 
  SRL16E \select_ln1027_6_reg_892_pp0_iter4_reg_reg[24]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(cy_V_fu_1161),
        .CLK(ap_clk),
        .D(select_ln1027_6_reg_892[24]),
        .Q(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[24]_srl3_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg[25]_srl3 " *) 
  SRL16E \select_ln1027_6_reg_892_pp0_iter4_reg_reg[25]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(cy_V_fu_1161),
        .CLK(ap_clk),
        .D(select_ln1027_6_reg_892[25]),
        .Q(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[25]_srl3_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg[26]_srl3 " *) 
  SRL16E \select_ln1027_6_reg_892_pp0_iter4_reg_reg[26]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(cy_V_fu_1161),
        .CLK(ap_clk),
        .D(select_ln1027_6_reg_892[26]),
        .Q(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[26]_srl3_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg[27]_srl3 " *) 
  SRL16E \select_ln1027_6_reg_892_pp0_iter4_reg_reg[27]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(cy_V_fu_1161),
        .CLK(ap_clk),
        .D(select_ln1027_6_reg_892[27]),
        .Q(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[27]_srl3_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg[28]_srl3 " *) 
  SRL16E \select_ln1027_6_reg_892_pp0_iter4_reg_reg[28]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(cy_V_fu_1161),
        .CLK(ap_clk),
        .D(select_ln1027_6_reg_892[28]),
        .Q(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[28]_srl3_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg[29]_srl3 " *) 
  SRL16E \select_ln1027_6_reg_892_pp0_iter4_reg_reg[29]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(cy_V_fu_1161),
        .CLK(ap_clk),
        .D(select_ln1027_6_reg_892[29]),
        .Q(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[29]_srl3_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg[2]_srl3 " *) 
  SRL16E \select_ln1027_6_reg_892_pp0_iter4_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(cy_V_fu_1161),
        .CLK(ap_clk),
        .D(select_ln1027_6_reg_892[2]),
        .Q(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg[30]_srl3 " *) 
  SRL16E \select_ln1027_6_reg_892_pp0_iter4_reg_reg[30]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(cy_V_fu_1161),
        .CLK(ap_clk),
        .D(select_ln1027_6_reg_892[30]),
        .Q(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[30]_srl3_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg[31]_srl3 " *) 
  SRL16E \select_ln1027_6_reg_892_pp0_iter4_reg_reg[31]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(cy_V_fu_1161),
        .CLK(ap_clk),
        .D(select_ln1027_6_reg_892[31]),
        .Q(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[31]_srl3_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg[3]_srl3 " *) 
  SRL16E \select_ln1027_6_reg_892_pp0_iter4_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(cy_V_fu_1161),
        .CLK(ap_clk),
        .D(select_ln1027_6_reg_892[3]),
        .Q(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg[4]_srl3 " *) 
  SRL16E \select_ln1027_6_reg_892_pp0_iter4_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(cy_V_fu_1161),
        .CLK(ap_clk),
        .D(select_ln1027_6_reg_892[4]),
        .Q(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg[5]_srl3 " *) 
  SRL16E \select_ln1027_6_reg_892_pp0_iter4_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(cy_V_fu_1161),
        .CLK(ap_clk),
        .D(select_ln1027_6_reg_892[5]),
        .Q(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg[6]_srl3 " *) 
  SRL16E \select_ln1027_6_reg_892_pp0_iter4_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(cy_V_fu_1161),
        .CLK(ap_clk),
        .D(select_ln1027_6_reg_892[6]),
        .Q(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[6]_srl3_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg[7]_srl3 " *) 
  SRL16E \select_ln1027_6_reg_892_pp0_iter4_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(cy_V_fu_1161),
        .CLK(ap_clk),
        .D(select_ln1027_6_reg_892[7]),
        .Q(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[7]_srl3_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg[8]_srl3 " *) 
  SRL16E \select_ln1027_6_reg_892_pp0_iter4_reg_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(cy_V_fu_1161),
        .CLK(ap_clk),
        .D(select_ln1027_6_reg_892[8]),
        .Q(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[8]_srl3_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215/select_ln1027_6_reg_892_pp0_iter4_reg_reg[9]_srl3 " *) 
  SRL16E \select_ln1027_6_reg_892_pp0_iter4_reg_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(cy_V_fu_1161),
        .CLK(ap_clk),
        .D(select_ln1027_6_reg_892[9]),
        .Q(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[9]_srl3_n_0 ));
  FDRE \select_ln1027_6_reg_892_pp0_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[0]_srl3_n_0 ),
        .Q(select_ln1027_6_reg_892_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \select_ln1027_6_reg_892_pp0_iter5_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[10]_srl3_n_0 ),
        .Q(select_ln1027_6_reg_892_pp0_iter5_reg[10]),
        .R(1'b0));
  FDRE \select_ln1027_6_reg_892_pp0_iter5_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[11]_srl3_n_0 ),
        .Q(select_ln1027_6_reg_892_pp0_iter5_reg[11]),
        .R(1'b0));
  FDRE \select_ln1027_6_reg_892_pp0_iter5_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[12]_srl3_n_0 ),
        .Q(select_ln1027_6_reg_892_pp0_iter5_reg[12]),
        .R(1'b0));
  FDRE \select_ln1027_6_reg_892_pp0_iter5_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[13]_srl3_n_0 ),
        .Q(select_ln1027_6_reg_892_pp0_iter5_reg[13]),
        .R(1'b0));
  FDRE \select_ln1027_6_reg_892_pp0_iter5_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[14]_srl3_n_0 ),
        .Q(select_ln1027_6_reg_892_pp0_iter5_reg[14]),
        .R(1'b0));
  FDRE \select_ln1027_6_reg_892_pp0_iter5_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[15]_srl3_n_0 ),
        .Q(select_ln1027_6_reg_892_pp0_iter5_reg[15]),
        .R(1'b0));
  FDRE \select_ln1027_6_reg_892_pp0_iter5_reg_reg[16]__0 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[16]_srl3_n_0 ),
        .Q(select_ln1027_6_reg_892_pp0_iter5_reg[16]),
        .R(1'b0));
  FDRE \select_ln1027_6_reg_892_pp0_iter5_reg_reg[17]__0 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[17]_srl3_n_0 ),
        .Q(select_ln1027_6_reg_892_pp0_iter5_reg[17]),
        .R(1'b0));
  FDRE \select_ln1027_6_reg_892_pp0_iter5_reg_reg[18]__0 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[18]_srl3_n_0 ),
        .Q(select_ln1027_6_reg_892_pp0_iter5_reg[18]),
        .R(1'b0));
  FDRE \select_ln1027_6_reg_892_pp0_iter5_reg_reg[19]__0 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[19]_srl3_n_0 ),
        .Q(select_ln1027_6_reg_892_pp0_iter5_reg[19]),
        .R(1'b0));
  FDRE \select_ln1027_6_reg_892_pp0_iter5_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[1]_srl3_n_0 ),
        .Q(select_ln1027_6_reg_892_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \select_ln1027_6_reg_892_pp0_iter5_reg_reg[20]__0 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[20]_srl3_n_0 ),
        .Q(select_ln1027_6_reg_892_pp0_iter5_reg[20]),
        .R(1'b0));
  FDRE \select_ln1027_6_reg_892_pp0_iter5_reg_reg[21]__0 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[21]_srl3_n_0 ),
        .Q(select_ln1027_6_reg_892_pp0_iter5_reg[21]),
        .R(1'b0));
  FDRE \select_ln1027_6_reg_892_pp0_iter5_reg_reg[22]__0 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[22]_srl3_n_0 ),
        .Q(select_ln1027_6_reg_892_pp0_iter5_reg[22]),
        .R(1'b0));
  FDRE \select_ln1027_6_reg_892_pp0_iter5_reg_reg[23]__0 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[23]_srl3_n_0 ),
        .Q(select_ln1027_6_reg_892_pp0_iter5_reg[23]),
        .R(1'b0));
  FDRE \select_ln1027_6_reg_892_pp0_iter5_reg_reg[24]__0 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[24]_srl3_n_0 ),
        .Q(select_ln1027_6_reg_892_pp0_iter5_reg[24]),
        .R(1'b0));
  FDRE \select_ln1027_6_reg_892_pp0_iter5_reg_reg[25]__0 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[25]_srl3_n_0 ),
        .Q(select_ln1027_6_reg_892_pp0_iter5_reg[25]),
        .R(1'b0));
  FDRE \select_ln1027_6_reg_892_pp0_iter5_reg_reg[26]__0 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[26]_srl3_n_0 ),
        .Q(select_ln1027_6_reg_892_pp0_iter5_reg[26]),
        .R(1'b0));
  FDRE \select_ln1027_6_reg_892_pp0_iter5_reg_reg[27]__0 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[27]_srl3_n_0 ),
        .Q(select_ln1027_6_reg_892_pp0_iter5_reg[27]),
        .R(1'b0));
  FDRE \select_ln1027_6_reg_892_pp0_iter5_reg_reg[28]__0 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[28]_srl3_n_0 ),
        .Q(select_ln1027_6_reg_892_pp0_iter5_reg[28]),
        .R(1'b0));
  FDRE \select_ln1027_6_reg_892_pp0_iter5_reg_reg[29]__0 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[29]_srl3_n_0 ),
        .Q(select_ln1027_6_reg_892_pp0_iter5_reg[29]),
        .R(1'b0));
  FDRE \select_ln1027_6_reg_892_pp0_iter5_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[2]_srl3_n_0 ),
        .Q(select_ln1027_6_reg_892_pp0_iter5_reg[2]),
        .R(1'b0));
  FDRE \select_ln1027_6_reg_892_pp0_iter5_reg_reg[30]__0 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[30]_srl3_n_0 ),
        .Q(select_ln1027_6_reg_892_pp0_iter5_reg[30]),
        .R(1'b0));
  FDRE \select_ln1027_6_reg_892_pp0_iter5_reg_reg[31]__0 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[31]_srl3_n_0 ),
        .Q(select_ln1027_6_reg_892_pp0_iter5_reg[31]),
        .R(1'b0));
  FDRE \select_ln1027_6_reg_892_pp0_iter5_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[3]_srl3_n_0 ),
        .Q(select_ln1027_6_reg_892_pp0_iter5_reg[3]),
        .R(1'b0));
  FDRE \select_ln1027_6_reg_892_pp0_iter5_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[4]_srl3_n_0 ),
        .Q(select_ln1027_6_reg_892_pp0_iter5_reg[4]),
        .R(1'b0));
  FDRE \select_ln1027_6_reg_892_pp0_iter5_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[5]_srl3_n_0 ),
        .Q(select_ln1027_6_reg_892_pp0_iter5_reg[5]),
        .R(1'b0));
  FDRE \select_ln1027_6_reg_892_pp0_iter5_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[6]_srl3_n_0 ),
        .Q(select_ln1027_6_reg_892_pp0_iter5_reg[6]),
        .R(1'b0));
  FDRE \select_ln1027_6_reg_892_pp0_iter5_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[7]_srl3_n_0 ),
        .Q(select_ln1027_6_reg_892_pp0_iter5_reg[7]),
        .R(1'b0));
  FDRE \select_ln1027_6_reg_892_pp0_iter5_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[8]_srl3_n_0 ),
        .Q(select_ln1027_6_reg_892_pp0_iter5_reg[8]),
        .R(1'b0));
  FDRE \select_ln1027_6_reg_892_pp0_iter5_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\select_ln1027_6_reg_892_pp0_iter4_reg_reg[9]_srl3_n_0 ),
        .Q(select_ln1027_6_reg_892_pp0_iter5_reg[9]),
        .R(1'b0));
  FDRE \select_ln1027_6_reg_892_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln1027_6_reg_892[0]_i_1_n_0 ),
        .Q(select_ln1027_6_reg_892[0]),
        .R(1'b0));
  FDRE \select_ln1027_6_reg_892_reg[10] 
       (.C(ap_clk),
        .CE(select_ln1027_6_reg_8920),
        .D(op2_load_reg_827[10]),
        .Q(select_ln1027_6_reg_892[10]),
        .R(\select_ln1027_6_reg_892[31]_i_1_n_0 ));
  FDRE \select_ln1027_6_reg_892_reg[11] 
       (.C(ap_clk),
        .CE(select_ln1027_6_reg_8920),
        .D(op2_load_reg_827[11]),
        .Q(select_ln1027_6_reg_892[11]),
        .R(\select_ln1027_6_reg_892[31]_i_1_n_0 ));
  FDRE \select_ln1027_6_reg_892_reg[12] 
       (.C(ap_clk),
        .CE(select_ln1027_6_reg_8920),
        .D(op2_load_reg_827[12]),
        .Q(select_ln1027_6_reg_892[12]),
        .R(\select_ln1027_6_reg_892[31]_i_1_n_0 ));
  FDRE \select_ln1027_6_reg_892_reg[13] 
       (.C(ap_clk),
        .CE(select_ln1027_6_reg_8920),
        .D(op2_load_reg_827[13]),
        .Q(select_ln1027_6_reg_892[13]),
        .R(\select_ln1027_6_reg_892[31]_i_1_n_0 ));
  FDRE \select_ln1027_6_reg_892_reg[14] 
       (.C(ap_clk),
        .CE(select_ln1027_6_reg_8920),
        .D(op2_load_reg_827[14]),
        .Q(select_ln1027_6_reg_892[14]),
        .R(\select_ln1027_6_reg_892[31]_i_1_n_0 ));
  FDRE \select_ln1027_6_reg_892_reg[15] 
       (.C(ap_clk),
        .CE(select_ln1027_6_reg_8920),
        .D(op2_load_reg_827[15]),
        .Q(select_ln1027_6_reg_892[15]),
        .R(\select_ln1027_6_reg_892[31]_i_1_n_0 ));
  FDRE \select_ln1027_6_reg_892_reg[16] 
       (.C(ap_clk),
        .CE(select_ln1027_6_reg_8920),
        .D(op2_load_reg_827[16]),
        .Q(select_ln1027_6_reg_892[16]),
        .R(\select_ln1027_6_reg_892[31]_i_1_n_0 ));
  FDRE \select_ln1027_6_reg_892_reg[17] 
       (.C(ap_clk),
        .CE(select_ln1027_6_reg_8920),
        .D(op2_load_reg_827[17]),
        .Q(select_ln1027_6_reg_892[17]),
        .R(\select_ln1027_6_reg_892[31]_i_1_n_0 ));
  FDRE \select_ln1027_6_reg_892_reg[18] 
       (.C(ap_clk),
        .CE(select_ln1027_6_reg_8920),
        .D(op2_load_reg_827[18]),
        .Q(select_ln1027_6_reg_892[18]),
        .R(\select_ln1027_6_reg_892[31]_i_1_n_0 ));
  FDRE \select_ln1027_6_reg_892_reg[19] 
       (.C(ap_clk),
        .CE(select_ln1027_6_reg_8920),
        .D(op2_load_reg_827[19]),
        .Q(select_ln1027_6_reg_892[19]),
        .R(\select_ln1027_6_reg_892[31]_i_1_n_0 ));
  FDRE \select_ln1027_6_reg_892_reg[1] 
       (.C(ap_clk),
        .CE(select_ln1027_6_reg_8920),
        .D(op2_load_reg_827[1]),
        .Q(select_ln1027_6_reg_892[1]),
        .R(\select_ln1027_6_reg_892[31]_i_1_n_0 ));
  FDRE \select_ln1027_6_reg_892_reg[20] 
       (.C(ap_clk),
        .CE(select_ln1027_6_reg_8920),
        .D(op2_load_reg_827[20]),
        .Q(select_ln1027_6_reg_892[20]),
        .R(\select_ln1027_6_reg_892[31]_i_1_n_0 ));
  FDRE \select_ln1027_6_reg_892_reg[21] 
       (.C(ap_clk),
        .CE(select_ln1027_6_reg_8920),
        .D(op2_load_reg_827[21]),
        .Q(select_ln1027_6_reg_892[21]),
        .R(\select_ln1027_6_reg_892[31]_i_1_n_0 ));
  FDRE \select_ln1027_6_reg_892_reg[22] 
       (.C(ap_clk),
        .CE(select_ln1027_6_reg_8920),
        .D(op2_load_reg_827[22]),
        .Q(select_ln1027_6_reg_892[22]),
        .R(\select_ln1027_6_reg_892[31]_i_1_n_0 ));
  FDRE \select_ln1027_6_reg_892_reg[23] 
       (.C(ap_clk),
        .CE(select_ln1027_6_reg_8920),
        .D(op2_load_reg_827[23]),
        .Q(select_ln1027_6_reg_892[23]),
        .R(\select_ln1027_6_reg_892[31]_i_1_n_0 ));
  FDRE \select_ln1027_6_reg_892_reg[24] 
       (.C(ap_clk),
        .CE(select_ln1027_6_reg_8920),
        .D(op2_load_reg_827[24]),
        .Q(select_ln1027_6_reg_892[24]),
        .R(\select_ln1027_6_reg_892[31]_i_1_n_0 ));
  FDRE \select_ln1027_6_reg_892_reg[25] 
       (.C(ap_clk),
        .CE(select_ln1027_6_reg_8920),
        .D(op2_load_reg_827[25]),
        .Q(select_ln1027_6_reg_892[25]),
        .R(\select_ln1027_6_reg_892[31]_i_1_n_0 ));
  FDRE \select_ln1027_6_reg_892_reg[26] 
       (.C(ap_clk),
        .CE(select_ln1027_6_reg_8920),
        .D(op2_load_reg_827[26]),
        .Q(select_ln1027_6_reg_892[26]),
        .R(\select_ln1027_6_reg_892[31]_i_1_n_0 ));
  FDRE \select_ln1027_6_reg_892_reg[27] 
       (.C(ap_clk),
        .CE(select_ln1027_6_reg_8920),
        .D(op2_load_reg_827[27]),
        .Q(select_ln1027_6_reg_892[27]),
        .R(\select_ln1027_6_reg_892[31]_i_1_n_0 ));
  FDRE \select_ln1027_6_reg_892_reg[28] 
       (.C(ap_clk),
        .CE(select_ln1027_6_reg_8920),
        .D(op2_load_reg_827[28]),
        .Q(select_ln1027_6_reg_892[28]),
        .R(\select_ln1027_6_reg_892[31]_i_1_n_0 ));
  FDRE \select_ln1027_6_reg_892_reg[29] 
       (.C(ap_clk),
        .CE(select_ln1027_6_reg_8920),
        .D(op2_load_reg_827[29]),
        .Q(select_ln1027_6_reg_892[29]),
        .R(\select_ln1027_6_reg_892[31]_i_1_n_0 ));
  FDRE \select_ln1027_6_reg_892_reg[2] 
       (.C(ap_clk),
        .CE(select_ln1027_6_reg_8920),
        .D(op2_load_reg_827[2]),
        .Q(select_ln1027_6_reg_892[2]),
        .R(\select_ln1027_6_reg_892[31]_i_1_n_0 ));
  FDRE \select_ln1027_6_reg_892_reg[30] 
       (.C(ap_clk),
        .CE(select_ln1027_6_reg_8920),
        .D(op2_load_reg_827[30]),
        .Q(select_ln1027_6_reg_892[30]),
        .R(\select_ln1027_6_reg_892[31]_i_1_n_0 ));
  FDRE \select_ln1027_6_reg_892_reg[31] 
       (.C(ap_clk),
        .CE(select_ln1027_6_reg_8920),
        .D(op2_load_reg_827[31]),
        .Q(select_ln1027_6_reg_892[31]),
        .R(\select_ln1027_6_reg_892[31]_i_1_n_0 ));
  FDRE \select_ln1027_6_reg_892_reg[3] 
       (.C(ap_clk),
        .CE(select_ln1027_6_reg_8920),
        .D(op2_load_reg_827[3]),
        .Q(select_ln1027_6_reg_892[3]),
        .R(\select_ln1027_6_reg_892[31]_i_1_n_0 ));
  FDRE \select_ln1027_6_reg_892_reg[4] 
       (.C(ap_clk),
        .CE(select_ln1027_6_reg_8920),
        .D(op2_load_reg_827[4]),
        .Q(select_ln1027_6_reg_892[4]),
        .R(\select_ln1027_6_reg_892[31]_i_1_n_0 ));
  FDRE \select_ln1027_6_reg_892_reg[5] 
       (.C(ap_clk),
        .CE(select_ln1027_6_reg_8920),
        .D(op2_load_reg_827[5]),
        .Q(select_ln1027_6_reg_892[5]),
        .R(\select_ln1027_6_reg_892[31]_i_1_n_0 ));
  FDRE \select_ln1027_6_reg_892_reg[6] 
       (.C(ap_clk),
        .CE(select_ln1027_6_reg_8920),
        .D(op2_load_reg_827[6]),
        .Q(select_ln1027_6_reg_892[6]),
        .R(\select_ln1027_6_reg_892[31]_i_1_n_0 ));
  FDRE \select_ln1027_6_reg_892_reg[7] 
       (.C(ap_clk),
        .CE(select_ln1027_6_reg_8920),
        .D(op2_load_reg_827[7]),
        .Q(select_ln1027_6_reg_892[7]),
        .R(\select_ln1027_6_reg_892[31]_i_1_n_0 ));
  FDRE \select_ln1027_6_reg_892_reg[8] 
       (.C(ap_clk),
        .CE(select_ln1027_6_reg_8920),
        .D(op2_load_reg_827[8]),
        .Q(select_ln1027_6_reg_892[8]),
        .R(\select_ln1027_6_reg_892[31]_i_1_n_0 ));
  FDRE \select_ln1027_6_reg_892_reg[9] 
       (.C(ap_clk),
        .CE(select_ln1027_6_reg_8920),
        .D(op2_load_reg_827[9]),
        .Q(select_ln1027_6_reg_892[9]),
        .R(\select_ln1027_6_reg_892[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln1027_reg_846[31]_i_1 
       (.I0(p_0_in),
        .I1(mul_62s_62s_62_5_1_U3_n_0),
        .O(\select_ln1027_reg_846[31]_i_1_n_0 ));
  FDRE \select_ln1027_reg_846_reg[0] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(select_ln1027_fu_344_p3),
        .Q(select_ln1027_reg_846[0]),
        .R(1'b0));
  FDRE \select_ln1027_reg_846_reg[10] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(grp_fu_443_p_din0[10]),
        .Q(select_ln1027_reg_846[10]),
        .R(\select_ln1027_reg_846[31]_i_1_n_0 ));
  FDRE \select_ln1027_reg_846_reg[11] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(grp_fu_443_p_din0[11]),
        .Q(select_ln1027_reg_846[11]),
        .R(\select_ln1027_reg_846[31]_i_1_n_0 ));
  FDRE \select_ln1027_reg_846_reg[12] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(grp_fu_443_p_din0[12]),
        .Q(select_ln1027_reg_846[12]),
        .R(\select_ln1027_reg_846[31]_i_1_n_0 ));
  FDRE \select_ln1027_reg_846_reg[13] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(grp_fu_443_p_din0[13]),
        .Q(select_ln1027_reg_846[13]),
        .R(\select_ln1027_reg_846[31]_i_1_n_0 ));
  FDRE \select_ln1027_reg_846_reg[14] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(grp_fu_443_p_din0[14]),
        .Q(select_ln1027_reg_846[14]),
        .R(\select_ln1027_reg_846[31]_i_1_n_0 ));
  FDRE \select_ln1027_reg_846_reg[15] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(grp_fu_443_p_din0[15]),
        .Q(select_ln1027_reg_846[15]),
        .R(\select_ln1027_reg_846[31]_i_1_n_0 ));
  FDRE \select_ln1027_reg_846_reg[16] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(grp_fu_443_p_din0[16]),
        .Q(select_ln1027_reg_846[16]),
        .R(\select_ln1027_reg_846[31]_i_1_n_0 ));
  FDRE \select_ln1027_reg_846_reg[17] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(grp_fu_443_p_din0[17]),
        .Q(select_ln1027_reg_846[17]),
        .R(\select_ln1027_reg_846[31]_i_1_n_0 ));
  FDRE \select_ln1027_reg_846_reg[18] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(grp_fu_443_p_din0[18]),
        .Q(select_ln1027_reg_846[18]),
        .R(\select_ln1027_reg_846[31]_i_1_n_0 ));
  FDRE \select_ln1027_reg_846_reg[19] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(grp_fu_443_p_din0[19]),
        .Q(select_ln1027_reg_846[19]),
        .R(\select_ln1027_reg_846[31]_i_1_n_0 ));
  FDRE \select_ln1027_reg_846_reg[1] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(grp_fu_443_p_din0[1]),
        .Q(select_ln1027_reg_846[1]),
        .R(\select_ln1027_reg_846[31]_i_1_n_0 ));
  FDRE \select_ln1027_reg_846_reg[20] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(grp_fu_443_p_din0[20]),
        .Q(select_ln1027_reg_846[20]),
        .R(\select_ln1027_reg_846[31]_i_1_n_0 ));
  FDRE \select_ln1027_reg_846_reg[21] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(grp_fu_443_p_din0[21]),
        .Q(select_ln1027_reg_846[21]),
        .R(\select_ln1027_reg_846[31]_i_1_n_0 ));
  FDRE \select_ln1027_reg_846_reg[22] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(grp_fu_443_p_din0[22]),
        .Q(select_ln1027_reg_846[22]),
        .R(\select_ln1027_reg_846[31]_i_1_n_0 ));
  FDRE \select_ln1027_reg_846_reg[23] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(grp_fu_443_p_din0[23]),
        .Q(select_ln1027_reg_846[23]),
        .R(\select_ln1027_reg_846[31]_i_1_n_0 ));
  FDRE \select_ln1027_reg_846_reg[24] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(grp_fu_443_p_din0[24]),
        .Q(select_ln1027_reg_846[24]),
        .R(\select_ln1027_reg_846[31]_i_1_n_0 ));
  FDRE \select_ln1027_reg_846_reg[25] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(grp_fu_443_p_din0[25]),
        .Q(select_ln1027_reg_846[25]),
        .R(\select_ln1027_reg_846[31]_i_1_n_0 ));
  FDRE \select_ln1027_reg_846_reg[26] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(grp_fu_443_p_din0[26]),
        .Q(select_ln1027_reg_846[26]),
        .R(\select_ln1027_reg_846[31]_i_1_n_0 ));
  FDRE \select_ln1027_reg_846_reg[27] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(grp_fu_443_p_din0[27]),
        .Q(select_ln1027_reg_846[27]),
        .R(\select_ln1027_reg_846[31]_i_1_n_0 ));
  FDRE \select_ln1027_reg_846_reg[28] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(grp_fu_443_p_din0[28]),
        .Q(select_ln1027_reg_846[28]),
        .R(\select_ln1027_reg_846[31]_i_1_n_0 ));
  FDRE \select_ln1027_reg_846_reg[29] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(grp_fu_443_p_din0[29]),
        .Q(select_ln1027_reg_846[29]),
        .R(\select_ln1027_reg_846[31]_i_1_n_0 ));
  FDRE \select_ln1027_reg_846_reg[2] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(grp_fu_443_p_din0[2]),
        .Q(select_ln1027_reg_846[2]),
        .R(\select_ln1027_reg_846[31]_i_1_n_0 ));
  FDRE \select_ln1027_reg_846_reg[30] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(grp_fu_443_p_din0[30]),
        .Q(select_ln1027_reg_846[30]),
        .R(\select_ln1027_reg_846[31]_i_1_n_0 ));
  FDRE \select_ln1027_reg_846_reg[31] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(grp_fu_443_p_din0[31]),
        .Q(select_ln1027_reg_846[31]),
        .R(\select_ln1027_reg_846[31]_i_1_n_0 ));
  FDRE \select_ln1027_reg_846_reg[3] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(grp_fu_443_p_din0[3]),
        .Q(select_ln1027_reg_846[3]),
        .R(\select_ln1027_reg_846[31]_i_1_n_0 ));
  FDRE \select_ln1027_reg_846_reg[4] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(grp_fu_443_p_din0[4]),
        .Q(select_ln1027_reg_846[4]),
        .R(\select_ln1027_reg_846[31]_i_1_n_0 ));
  FDRE \select_ln1027_reg_846_reg[5] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(grp_fu_443_p_din0[5]),
        .Q(select_ln1027_reg_846[5]),
        .R(\select_ln1027_reg_846[31]_i_1_n_0 ));
  FDRE \select_ln1027_reg_846_reg[6] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(grp_fu_443_p_din0[6]),
        .Q(select_ln1027_reg_846[6]),
        .R(\select_ln1027_reg_846[31]_i_1_n_0 ));
  FDRE \select_ln1027_reg_846_reg[7] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(grp_fu_443_p_din0[7]),
        .Q(select_ln1027_reg_846[7]),
        .R(\select_ln1027_reg_846[31]_i_1_n_0 ));
  FDRE \select_ln1027_reg_846_reg[8] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(grp_fu_443_p_din0[8]),
        .Q(select_ln1027_reg_846[8]),
        .R(\select_ln1027_reg_846[31]_i_1_n_0 ));
  FDRE \select_ln1027_reg_846_reg[9] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U3_n_0),
        .D(grp_fu_443_p_din0[9]),
        .Q(select_ln1027_reg_846[9]),
        .R(\select_ln1027_reg_846[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[10]_i_10 
       (.I0(mul_ln1027_2_reg_945[4]),
        .I1(x_V_cast13_cast_reg_770[4]),
        .O(\sext_ln39_mid2_v_reg_950[10]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[10]_i_3 
       (.I0(add_ln1027_3_fu_599_p2[10]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [11]),
        .O(\sext_ln39_mid2_v_reg_950[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[10]_i_4 
       (.I0(add_ln1027_3_fu_599_p2[9]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [10]),
        .O(\sext_ln39_mid2_v_reg_950[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[10]_i_5 
       (.I0(add_ln1027_3_fu_599_p2[8]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [9]),
        .O(\sext_ln39_mid2_v_reg_950[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[10]_i_6 
       (.I0(add_ln1027_3_fu_599_p2[7]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [8]),
        .O(\sext_ln39_mid2_v_reg_950[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[10]_i_7 
       (.I0(mul_ln1027_2_reg_945[7]),
        .I1(x_V_cast13_cast_reg_770[7]),
        .O(\sext_ln39_mid2_v_reg_950[10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[10]_i_8 
       (.I0(mul_ln1027_2_reg_945[6]),
        .I1(x_V_cast13_cast_reg_770[6]),
        .O(\sext_ln39_mid2_v_reg_950[10]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[10]_i_9 
       (.I0(mul_ln1027_2_reg_945[5]),
        .I1(x_V_cast13_cast_reg_770[5]),
        .O(\sext_ln39_mid2_v_reg_950[10]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[14]_i_10 
       (.I0(mul_ln1027_2_reg_945[8]),
        .I1(x_V_cast13_cast_reg_770[8]),
        .O(\sext_ln39_mid2_v_reg_950[14]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[14]_i_3 
       (.I0(add_ln1027_3_fu_599_p2[14]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [15]),
        .O(\sext_ln39_mid2_v_reg_950[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[14]_i_4 
       (.I0(add_ln1027_3_fu_599_p2[13]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [14]),
        .O(\sext_ln39_mid2_v_reg_950[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[14]_i_5 
       (.I0(add_ln1027_3_fu_599_p2[12]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [13]),
        .O(\sext_ln39_mid2_v_reg_950[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[14]_i_6 
       (.I0(add_ln1027_3_fu_599_p2[11]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [12]),
        .O(\sext_ln39_mid2_v_reg_950[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[14]_i_7 
       (.I0(mul_ln1027_2_reg_945[11]),
        .I1(x_V_cast13_cast_reg_770[11]),
        .O(\sext_ln39_mid2_v_reg_950[14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[14]_i_8 
       (.I0(mul_ln1027_2_reg_945[10]),
        .I1(x_V_cast13_cast_reg_770[10]),
        .O(\sext_ln39_mid2_v_reg_950[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[14]_i_9 
       (.I0(mul_ln1027_2_reg_945[9]),
        .I1(x_V_cast13_cast_reg_770[9]),
        .O(\sext_ln39_mid2_v_reg_950[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[18]_i_10 
       (.I0(mul_ln1027_2_reg_945[12]),
        .I1(x_V_cast13_cast_reg_770[12]),
        .O(\sext_ln39_mid2_v_reg_950[18]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[18]_i_3 
       (.I0(add_ln1027_3_fu_599_p2[18]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [19]),
        .O(\sext_ln39_mid2_v_reg_950[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[18]_i_4 
       (.I0(add_ln1027_3_fu_599_p2[17]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [18]),
        .O(\sext_ln39_mid2_v_reg_950[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[18]_i_5 
       (.I0(add_ln1027_3_fu_599_p2[16]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [17]),
        .O(\sext_ln39_mid2_v_reg_950[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[18]_i_6 
       (.I0(add_ln1027_3_fu_599_p2[15]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [16]),
        .O(\sext_ln39_mid2_v_reg_950[18]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[18]_i_7 
       (.I0(mul_ln1027_2_reg_945[15]),
        .I1(x_V_cast13_cast_reg_770[15]),
        .O(\sext_ln39_mid2_v_reg_950[18]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[18]_i_8 
       (.I0(mul_ln1027_2_reg_945[14]),
        .I1(x_V_cast13_cast_reg_770[14]),
        .O(\sext_ln39_mid2_v_reg_950[18]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[18]_i_9 
       (.I0(mul_ln1027_2_reg_945[13]),
        .I1(x_V_cast13_cast_reg_770[13]),
        .O(\sext_ln39_mid2_v_reg_950[18]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[22]_i_10 
       (.I0(mul_ln1027_2_reg_945[16]),
        .I1(x_V_cast13_cast_reg_770[16]),
        .O(\sext_ln39_mid2_v_reg_950[22]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[22]_i_3 
       (.I0(add_ln1027_3_fu_599_p2[22]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [23]),
        .O(\sext_ln39_mid2_v_reg_950[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[22]_i_4 
       (.I0(add_ln1027_3_fu_599_p2[21]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [22]),
        .O(\sext_ln39_mid2_v_reg_950[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[22]_i_5 
       (.I0(add_ln1027_3_fu_599_p2[20]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [21]),
        .O(\sext_ln39_mid2_v_reg_950[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[22]_i_6 
       (.I0(add_ln1027_3_fu_599_p2[19]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [20]),
        .O(\sext_ln39_mid2_v_reg_950[22]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[22]_i_7 
       (.I0(mul_ln1027_2_reg_945[19]),
        .I1(x_V_cast13_cast_reg_770[19]),
        .O(\sext_ln39_mid2_v_reg_950[22]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[22]_i_8 
       (.I0(mul_ln1027_2_reg_945[18]),
        .I1(x_V_cast13_cast_reg_770[18]),
        .O(\sext_ln39_mid2_v_reg_950[22]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[22]_i_9 
       (.I0(mul_ln1027_2_reg_945[17]),
        .I1(x_V_cast13_cast_reg_770[17]),
        .O(\sext_ln39_mid2_v_reg_950[22]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[26]_i_10 
       (.I0(mul_ln1027_2_reg_945[20]),
        .I1(x_V_cast13_cast_reg_770[20]),
        .O(\sext_ln39_mid2_v_reg_950[26]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[26]_i_3 
       (.I0(add_ln1027_3_fu_599_p2[26]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [27]),
        .O(\sext_ln39_mid2_v_reg_950[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[26]_i_4 
       (.I0(add_ln1027_3_fu_599_p2[25]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [26]),
        .O(\sext_ln39_mid2_v_reg_950[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[26]_i_5 
       (.I0(add_ln1027_3_fu_599_p2[24]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [25]),
        .O(\sext_ln39_mid2_v_reg_950[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[26]_i_6 
       (.I0(add_ln1027_3_fu_599_p2[23]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [24]),
        .O(\sext_ln39_mid2_v_reg_950[26]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[26]_i_7 
       (.I0(mul_ln1027_2_reg_945[23]),
        .I1(x_V_cast13_cast_reg_770[23]),
        .O(\sext_ln39_mid2_v_reg_950[26]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[26]_i_8 
       (.I0(mul_ln1027_2_reg_945[22]),
        .I1(x_V_cast13_cast_reg_770[22]),
        .O(\sext_ln39_mid2_v_reg_950[26]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[26]_i_9 
       (.I0(mul_ln1027_2_reg_945[21]),
        .I1(x_V_cast13_cast_reg_770[21]),
        .O(\sext_ln39_mid2_v_reg_950[26]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[2]_i_2 
       (.I0(add_ln1027_3_fu_599_p2[2]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [3]),
        .O(\sext_ln39_mid2_v_reg_950[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[2]_i_3 
       (.I0(add_ln1027_3_fu_599_p2[1]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [2]),
        .O(\sext_ln39_mid2_v_reg_950[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[2]_i_4 
       (.I0(add_ln1027_3_fu_599_p2[0]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [1]),
        .O(\sext_ln39_mid2_v_reg_950[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[30]_i_10 
       (.I0(mul_ln1027_2_reg_945[24]),
        .I1(x_V_cast13_cast_reg_770[24]),
        .O(\sext_ln39_mid2_v_reg_950[30]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[30]_i_3 
       (.I0(add_ln1027_3_fu_599_p2[30]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [31]),
        .O(\sext_ln39_mid2_v_reg_950[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[30]_i_4 
       (.I0(add_ln1027_3_fu_599_p2[29]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [30]),
        .O(\sext_ln39_mid2_v_reg_950[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[30]_i_5 
       (.I0(add_ln1027_3_fu_599_p2[28]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [29]),
        .O(\sext_ln39_mid2_v_reg_950[30]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[30]_i_6 
       (.I0(add_ln1027_3_fu_599_p2[27]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [28]),
        .O(\sext_ln39_mid2_v_reg_950[30]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[30]_i_7 
       (.I0(mul_ln1027_2_reg_945[27]),
        .I1(x_V_cast13_cast_reg_770[27]),
        .O(\sext_ln39_mid2_v_reg_950[30]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[30]_i_8 
       (.I0(mul_ln1027_2_reg_945[26]),
        .I1(x_V_cast13_cast_reg_770[26]),
        .O(\sext_ln39_mid2_v_reg_950[30]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[30]_i_9 
       (.I0(mul_ln1027_2_reg_945[25]),
        .I1(x_V_cast13_cast_reg_770[25]),
        .O(\sext_ln39_mid2_v_reg_950[30]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[34]_i_10 
       (.I0(mul_ln1027_2_reg_945[28]),
        .I1(x_V_cast13_cast_reg_770[28]),
        .O(\sext_ln39_mid2_v_reg_950[34]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[34]_i_3 
       (.I0(add_ln1027_3_fu_599_p2[34]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [35]),
        .O(\sext_ln39_mid2_v_reg_950[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[34]_i_4 
       (.I0(add_ln1027_3_fu_599_p2[33]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [34]),
        .O(\sext_ln39_mid2_v_reg_950[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[34]_i_5 
       (.I0(add_ln1027_3_fu_599_p2[32]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [33]),
        .O(\sext_ln39_mid2_v_reg_950[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[34]_i_6 
       (.I0(add_ln1027_3_fu_599_p2[31]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [32]),
        .O(\sext_ln39_mid2_v_reg_950[34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[34]_i_7 
       (.I0(mul_ln1027_2_reg_945[31]),
        .I1(x_V_cast13_cast_reg_770[31]),
        .O(\sext_ln39_mid2_v_reg_950[34]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[34]_i_8 
       (.I0(mul_ln1027_2_reg_945[30]),
        .I1(x_V_cast13_cast_reg_770[30]),
        .O(\sext_ln39_mid2_v_reg_950[34]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[34]_i_9 
       (.I0(mul_ln1027_2_reg_945[29]),
        .I1(x_V_cast13_cast_reg_770[29]),
        .O(\sext_ln39_mid2_v_reg_950[34]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[38]_i_3 
       (.I0(add_ln1027_3_fu_599_p2[38]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [39]),
        .O(\sext_ln39_mid2_v_reg_950[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[38]_i_4 
       (.I0(add_ln1027_3_fu_599_p2[37]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [38]),
        .O(\sext_ln39_mid2_v_reg_950[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[38]_i_5 
       (.I0(add_ln1027_3_fu_599_p2[36]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [37]),
        .O(\sext_ln39_mid2_v_reg_950[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[38]_i_6 
       (.I0(add_ln1027_3_fu_599_p2[35]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [36]),
        .O(\sext_ln39_mid2_v_reg_950[38]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[42]_i_3 
       (.I0(add_ln1027_3_fu_599_p2[42]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [43]),
        .O(\sext_ln39_mid2_v_reg_950[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[42]_i_4 
       (.I0(add_ln1027_3_fu_599_p2[41]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [42]),
        .O(\sext_ln39_mid2_v_reg_950[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[42]_i_5 
       (.I0(add_ln1027_3_fu_599_p2[40]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [41]),
        .O(\sext_ln39_mid2_v_reg_950[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[42]_i_6 
       (.I0(add_ln1027_3_fu_599_p2[39]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [40]),
        .O(\sext_ln39_mid2_v_reg_950[42]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[46]_i_3 
       (.I0(add_ln1027_3_fu_599_p2[46]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [47]),
        .O(\sext_ln39_mid2_v_reg_950[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[46]_i_4 
       (.I0(add_ln1027_3_fu_599_p2[45]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [46]),
        .O(\sext_ln39_mid2_v_reg_950[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[46]_i_5 
       (.I0(add_ln1027_3_fu_599_p2[44]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [45]),
        .O(\sext_ln39_mid2_v_reg_950[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[46]_i_6 
       (.I0(add_ln1027_3_fu_599_p2[43]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [44]),
        .O(\sext_ln39_mid2_v_reg_950[46]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[50]_i_3 
       (.I0(add_ln1027_3_fu_599_p2[50]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [51]),
        .O(\sext_ln39_mid2_v_reg_950[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[50]_i_4 
       (.I0(add_ln1027_3_fu_599_p2[49]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [50]),
        .O(\sext_ln39_mid2_v_reg_950[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[50]_i_5 
       (.I0(add_ln1027_3_fu_599_p2[48]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [49]),
        .O(\sext_ln39_mid2_v_reg_950[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[50]_i_6 
       (.I0(add_ln1027_3_fu_599_p2[47]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [48]),
        .O(\sext_ln39_mid2_v_reg_950[50]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[54]_i_3 
       (.I0(add_ln1027_3_fu_599_p2[54]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [55]),
        .O(\sext_ln39_mid2_v_reg_950[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[54]_i_4 
       (.I0(add_ln1027_3_fu_599_p2[53]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [54]),
        .O(\sext_ln39_mid2_v_reg_950[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[54]_i_5 
       (.I0(add_ln1027_3_fu_599_p2[52]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [53]),
        .O(\sext_ln39_mid2_v_reg_950[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[54]_i_6 
       (.I0(add_ln1027_3_fu_599_p2[51]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [52]),
        .O(\sext_ln39_mid2_v_reg_950[54]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[58]_i_3 
       (.I0(add_ln1027_3_fu_599_p2[58]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [59]),
        .O(\sext_ln39_mid2_v_reg_950[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[58]_i_4 
       (.I0(add_ln1027_3_fu_599_p2[57]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [58]),
        .O(\sext_ln39_mid2_v_reg_950[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[58]_i_5 
       (.I0(add_ln1027_3_fu_599_p2[56]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [57]),
        .O(\sext_ln39_mid2_v_reg_950[58]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[58]_i_6 
       (.I0(add_ln1027_3_fu_599_p2[55]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [56]),
        .O(\sext_ln39_mid2_v_reg_950[58]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[61]_i_4 
       (.I0(add_ln1027_3_fu_599_p2[61]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [62]),
        .O(\sext_ln39_mid2_v_reg_950[61]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[61]_i_5 
       (.I0(add_ln1027_3_fu_599_p2[60]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [61]),
        .O(\sext_ln39_mid2_v_reg_950[61]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[61]_i_6 
       (.I0(add_ln1027_3_fu_599_p2[59]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [60]),
        .O(\sext_ln39_mid2_v_reg_950[61]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[6]_i_10 
       (.I0(mul_ln1027_2_reg_945[0]),
        .I1(x_V_cast13_cast_reg_770[0]),
        .O(\sext_ln39_mid2_v_reg_950[6]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[6]_i_3 
       (.I0(add_ln1027_3_fu_599_p2[6]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [7]),
        .O(\sext_ln39_mid2_v_reg_950[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[6]_i_4 
       (.I0(add_ln1027_3_fu_599_p2[5]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [6]),
        .O(\sext_ln39_mid2_v_reg_950[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[6]_i_5 
       (.I0(add_ln1027_3_fu_599_p2[4]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [5]),
        .O(\sext_ln39_mid2_v_reg_950[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[6]_i_6 
       (.I0(add_ln1027_3_fu_599_p2[3]),
        .I1(\sext_ln39_mid2_v_reg_950_reg[61]_0 [4]),
        .O(\sext_ln39_mid2_v_reg_950[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[6]_i_7 
       (.I0(mul_ln1027_2_reg_945[3]),
        .I1(x_V_cast13_cast_reg_770[3]),
        .O(\sext_ln39_mid2_v_reg_950[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[6]_i_8 
       (.I0(mul_ln1027_2_reg_945[2]),
        .I1(x_V_cast13_cast_reg_770[2]),
        .O(\sext_ln39_mid2_v_reg_950[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln39_mid2_v_reg_950[6]_i_9 
       (.I0(mul_ln1027_2_reg_945[1]),
        .I1(x_V_cast13_cast_reg_770[1]),
        .O(\sext_ln39_mid2_v_reg_950[6]_i_9_n_0 ));
  FDRE \sext_ln39_mid2_v_reg_950_reg[0] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[2]),
        .Q(sext_ln39_mid2_v_reg_950[0]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[10] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[12]),
        .Q(sext_ln39_mid2_v_reg_950[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln39_mid2_v_reg_950_reg[10]_i_1 
       (.CI(\sext_ln39_mid2_v_reg_950_reg[6]_i_1_n_0 ),
        .CO({\sext_ln39_mid2_v_reg_950_reg[10]_i_1_n_0 ,\sext_ln39_mid2_v_reg_950_reg[10]_i_1_n_1 ,\sext_ln39_mid2_v_reg_950_reg[10]_i_1_n_2 ,\sext_ln39_mid2_v_reg_950_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_3_fu_599_p2[10:7]),
        .O(add_ln1027_4_fu_611_p2[12:9]),
        .S({\sext_ln39_mid2_v_reg_950[10]_i_3_n_0 ,\sext_ln39_mid2_v_reg_950[10]_i_4_n_0 ,\sext_ln39_mid2_v_reg_950[10]_i_5_n_0 ,\sext_ln39_mid2_v_reg_950[10]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln39_mid2_v_reg_950_reg[10]_i_2 
       (.CI(\sext_ln39_mid2_v_reg_950_reg[6]_i_2_n_0 ),
        .CO({\sext_ln39_mid2_v_reg_950_reg[10]_i_2_n_0 ,\sext_ln39_mid2_v_reg_950_reg[10]_i_2_n_1 ,\sext_ln39_mid2_v_reg_950_reg[10]_i_2_n_2 ,\sext_ln39_mid2_v_reg_950_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln1027_2_reg_945[7:4]),
        .O(add_ln1027_3_fu_599_p2[7:4]),
        .S({\sext_ln39_mid2_v_reg_950[10]_i_7_n_0 ,\sext_ln39_mid2_v_reg_950[10]_i_8_n_0 ,\sext_ln39_mid2_v_reg_950[10]_i_9_n_0 ,\sext_ln39_mid2_v_reg_950[10]_i_10_n_0 }));
  FDRE \sext_ln39_mid2_v_reg_950_reg[11] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[13]),
        .Q(sext_ln39_mid2_v_reg_950[11]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[12] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[14]),
        .Q(sext_ln39_mid2_v_reg_950[12]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[13] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[15]),
        .Q(sext_ln39_mid2_v_reg_950[13]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[14] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[16]),
        .Q(sext_ln39_mid2_v_reg_950[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln39_mid2_v_reg_950_reg[14]_i_1 
       (.CI(\sext_ln39_mid2_v_reg_950_reg[10]_i_1_n_0 ),
        .CO({\sext_ln39_mid2_v_reg_950_reg[14]_i_1_n_0 ,\sext_ln39_mid2_v_reg_950_reg[14]_i_1_n_1 ,\sext_ln39_mid2_v_reg_950_reg[14]_i_1_n_2 ,\sext_ln39_mid2_v_reg_950_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_3_fu_599_p2[14:11]),
        .O(add_ln1027_4_fu_611_p2[16:13]),
        .S({\sext_ln39_mid2_v_reg_950[14]_i_3_n_0 ,\sext_ln39_mid2_v_reg_950[14]_i_4_n_0 ,\sext_ln39_mid2_v_reg_950[14]_i_5_n_0 ,\sext_ln39_mid2_v_reg_950[14]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln39_mid2_v_reg_950_reg[14]_i_2 
       (.CI(\sext_ln39_mid2_v_reg_950_reg[10]_i_2_n_0 ),
        .CO({\sext_ln39_mid2_v_reg_950_reg[14]_i_2_n_0 ,\sext_ln39_mid2_v_reg_950_reg[14]_i_2_n_1 ,\sext_ln39_mid2_v_reg_950_reg[14]_i_2_n_2 ,\sext_ln39_mid2_v_reg_950_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln1027_2_reg_945[11:8]),
        .O(add_ln1027_3_fu_599_p2[11:8]),
        .S({\sext_ln39_mid2_v_reg_950[14]_i_7_n_0 ,\sext_ln39_mid2_v_reg_950[14]_i_8_n_0 ,\sext_ln39_mid2_v_reg_950[14]_i_9_n_0 ,\sext_ln39_mid2_v_reg_950[14]_i_10_n_0 }));
  FDRE \sext_ln39_mid2_v_reg_950_reg[15] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[17]),
        .Q(sext_ln39_mid2_v_reg_950[15]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[16] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[18]),
        .Q(sext_ln39_mid2_v_reg_950[16]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[17] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[19]),
        .Q(sext_ln39_mid2_v_reg_950[17]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[18] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[20]),
        .Q(sext_ln39_mid2_v_reg_950[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln39_mid2_v_reg_950_reg[18]_i_1 
       (.CI(\sext_ln39_mid2_v_reg_950_reg[14]_i_1_n_0 ),
        .CO({\sext_ln39_mid2_v_reg_950_reg[18]_i_1_n_0 ,\sext_ln39_mid2_v_reg_950_reg[18]_i_1_n_1 ,\sext_ln39_mid2_v_reg_950_reg[18]_i_1_n_2 ,\sext_ln39_mid2_v_reg_950_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_3_fu_599_p2[18:15]),
        .O(add_ln1027_4_fu_611_p2[20:17]),
        .S({\sext_ln39_mid2_v_reg_950[18]_i_3_n_0 ,\sext_ln39_mid2_v_reg_950[18]_i_4_n_0 ,\sext_ln39_mid2_v_reg_950[18]_i_5_n_0 ,\sext_ln39_mid2_v_reg_950[18]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln39_mid2_v_reg_950_reg[18]_i_2 
       (.CI(\sext_ln39_mid2_v_reg_950_reg[14]_i_2_n_0 ),
        .CO({\sext_ln39_mid2_v_reg_950_reg[18]_i_2_n_0 ,\sext_ln39_mid2_v_reg_950_reg[18]_i_2_n_1 ,\sext_ln39_mid2_v_reg_950_reg[18]_i_2_n_2 ,\sext_ln39_mid2_v_reg_950_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln1027_2_reg_945[15:12]),
        .O(add_ln1027_3_fu_599_p2[15:12]),
        .S({\sext_ln39_mid2_v_reg_950[18]_i_7_n_0 ,\sext_ln39_mid2_v_reg_950[18]_i_8_n_0 ,\sext_ln39_mid2_v_reg_950[18]_i_9_n_0 ,\sext_ln39_mid2_v_reg_950[18]_i_10_n_0 }));
  FDRE \sext_ln39_mid2_v_reg_950_reg[19] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[21]),
        .Q(sext_ln39_mid2_v_reg_950[19]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[1] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[3]),
        .Q(sext_ln39_mid2_v_reg_950[1]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[20] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[22]),
        .Q(sext_ln39_mid2_v_reg_950[20]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[21] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[23]),
        .Q(sext_ln39_mid2_v_reg_950[21]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[22] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[24]),
        .Q(sext_ln39_mid2_v_reg_950[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln39_mid2_v_reg_950_reg[22]_i_1 
       (.CI(\sext_ln39_mid2_v_reg_950_reg[18]_i_1_n_0 ),
        .CO({\sext_ln39_mid2_v_reg_950_reg[22]_i_1_n_0 ,\sext_ln39_mid2_v_reg_950_reg[22]_i_1_n_1 ,\sext_ln39_mid2_v_reg_950_reg[22]_i_1_n_2 ,\sext_ln39_mid2_v_reg_950_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_3_fu_599_p2[22:19]),
        .O(add_ln1027_4_fu_611_p2[24:21]),
        .S({\sext_ln39_mid2_v_reg_950[22]_i_3_n_0 ,\sext_ln39_mid2_v_reg_950[22]_i_4_n_0 ,\sext_ln39_mid2_v_reg_950[22]_i_5_n_0 ,\sext_ln39_mid2_v_reg_950[22]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln39_mid2_v_reg_950_reg[22]_i_2 
       (.CI(\sext_ln39_mid2_v_reg_950_reg[18]_i_2_n_0 ),
        .CO({\sext_ln39_mid2_v_reg_950_reg[22]_i_2_n_0 ,\sext_ln39_mid2_v_reg_950_reg[22]_i_2_n_1 ,\sext_ln39_mid2_v_reg_950_reg[22]_i_2_n_2 ,\sext_ln39_mid2_v_reg_950_reg[22]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln1027_2_reg_945[19:16]),
        .O(add_ln1027_3_fu_599_p2[19:16]),
        .S({\sext_ln39_mid2_v_reg_950[22]_i_7_n_0 ,\sext_ln39_mid2_v_reg_950[22]_i_8_n_0 ,\sext_ln39_mid2_v_reg_950[22]_i_9_n_0 ,\sext_ln39_mid2_v_reg_950[22]_i_10_n_0 }));
  FDRE \sext_ln39_mid2_v_reg_950_reg[23] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[25]),
        .Q(sext_ln39_mid2_v_reg_950[23]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[24] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[26]),
        .Q(sext_ln39_mid2_v_reg_950[24]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[25] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[27]),
        .Q(sext_ln39_mid2_v_reg_950[25]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[26] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[28]),
        .Q(sext_ln39_mid2_v_reg_950[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln39_mid2_v_reg_950_reg[26]_i_1 
       (.CI(\sext_ln39_mid2_v_reg_950_reg[22]_i_1_n_0 ),
        .CO({\sext_ln39_mid2_v_reg_950_reg[26]_i_1_n_0 ,\sext_ln39_mid2_v_reg_950_reg[26]_i_1_n_1 ,\sext_ln39_mid2_v_reg_950_reg[26]_i_1_n_2 ,\sext_ln39_mid2_v_reg_950_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_3_fu_599_p2[26:23]),
        .O(add_ln1027_4_fu_611_p2[28:25]),
        .S({\sext_ln39_mid2_v_reg_950[26]_i_3_n_0 ,\sext_ln39_mid2_v_reg_950[26]_i_4_n_0 ,\sext_ln39_mid2_v_reg_950[26]_i_5_n_0 ,\sext_ln39_mid2_v_reg_950[26]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln39_mid2_v_reg_950_reg[26]_i_2 
       (.CI(\sext_ln39_mid2_v_reg_950_reg[22]_i_2_n_0 ),
        .CO({\sext_ln39_mid2_v_reg_950_reg[26]_i_2_n_0 ,\sext_ln39_mid2_v_reg_950_reg[26]_i_2_n_1 ,\sext_ln39_mid2_v_reg_950_reg[26]_i_2_n_2 ,\sext_ln39_mid2_v_reg_950_reg[26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln1027_2_reg_945[23:20]),
        .O(add_ln1027_3_fu_599_p2[23:20]),
        .S({\sext_ln39_mid2_v_reg_950[26]_i_7_n_0 ,\sext_ln39_mid2_v_reg_950[26]_i_8_n_0 ,\sext_ln39_mid2_v_reg_950[26]_i_9_n_0 ,\sext_ln39_mid2_v_reg_950[26]_i_10_n_0 }));
  FDRE \sext_ln39_mid2_v_reg_950_reg[27] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[29]),
        .Q(sext_ln39_mid2_v_reg_950[27]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[28] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[30]),
        .Q(sext_ln39_mid2_v_reg_950[28]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[29] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[31]),
        .Q(sext_ln39_mid2_v_reg_950[29]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[2] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[4]),
        .Q(sext_ln39_mid2_v_reg_950[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln39_mid2_v_reg_950_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\sext_ln39_mid2_v_reg_950_reg[2]_i_1_n_0 ,\sext_ln39_mid2_v_reg_950_reg[2]_i_1_n_1 ,\sext_ln39_mid2_v_reg_950_reg[2]_i_1_n_2 ,\sext_ln39_mid2_v_reg_950_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({add_ln1027_3_fu_599_p2[2:0],1'b0}),
        .O({add_ln1027_4_fu_611_p2[4:2],\NLW_sext_ln39_mid2_v_reg_950_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\sext_ln39_mid2_v_reg_950[2]_i_2_n_0 ,\sext_ln39_mid2_v_reg_950[2]_i_3_n_0 ,\sext_ln39_mid2_v_reg_950[2]_i_4_n_0 ,\sext_ln39_mid2_v_reg_950_reg[61]_0 [0]}));
  FDRE \sext_ln39_mid2_v_reg_950_reg[30] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[32]),
        .Q(sext_ln39_mid2_v_reg_950[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln39_mid2_v_reg_950_reg[30]_i_1 
       (.CI(\sext_ln39_mid2_v_reg_950_reg[26]_i_1_n_0 ),
        .CO({\sext_ln39_mid2_v_reg_950_reg[30]_i_1_n_0 ,\sext_ln39_mid2_v_reg_950_reg[30]_i_1_n_1 ,\sext_ln39_mid2_v_reg_950_reg[30]_i_1_n_2 ,\sext_ln39_mid2_v_reg_950_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_3_fu_599_p2[30:27]),
        .O(add_ln1027_4_fu_611_p2[32:29]),
        .S({\sext_ln39_mid2_v_reg_950[30]_i_3_n_0 ,\sext_ln39_mid2_v_reg_950[30]_i_4_n_0 ,\sext_ln39_mid2_v_reg_950[30]_i_5_n_0 ,\sext_ln39_mid2_v_reg_950[30]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln39_mid2_v_reg_950_reg[30]_i_2 
       (.CI(\sext_ln39_mid2_v_reg_950_reg[26]_i_2_n_0 ),
        .CO({\sext_ln39_mid2_v_reg_950_reg[30]_i_2_n_0 ,\sext_ln39_mid2_v_reg_950_reg[30]_i_2_n_1 ,\sext_ln39_mid2_v_reg_950_reg[30]_i_2_n_2 ,\sext_ln39_mid2_v_reg_950_reg[30]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln1027_2_reg_945[27:24]),
        .O(add_ln1027_3_fu_599_p2[27:24]),
        .S({\sext_ln39_mid2_v_reg_950[30]_i_7_n_0 ,\sext_ln39_mid2_v_reg_950[30]_i_8_n_0 ,\sext_ln39_mid2_v_reg_950[30]_i_9_n_0 ,\sext_ln39_mid2_v_reg_950[30]_i_10_n_0 }));
  FDRE \sext_ln39_mid2_v_reg_950_reg[31] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[33]),
        .Q(sext_ln39_mid2_v_reg_950[31]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[32] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[34]),
        .Q(sext_ln39_mid2_v_reg_950[32]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[33] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[35]),
        .Q(sext_ln39_mid2_v_reg_950[33]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[34] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[36]),
        .Q(sext_ln39_mid2_v_reg_950[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln39_mid2_v_reg_950_reg[34]_i_1 
       (.CI(\sext_ln39_mid2_v_reg_950_reg[30]_i_1_n_0 ),
        .CO({\sext_ln39_mid2_v_reg_950_reg[34]_i_1_n_0 ,\sext_ln39_mid2_v_reg_950_reg[34]_i_1_n_1 ,\sext_ln39_mid2_v_reg_950_reg[34]_i_1_n_2 ,\sext_ln39_mid2_v_reg_950_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_3_fu_599_p2[34:31]),
        .O(add_ln1027_4_fu_611_p2[36:33]),
        .S({\sext_ln39_mid2_v_reg_950[34]_i_3_n_0 ,\sext_ln39_mid2_v_reg_950[34]_i_4_n_0 ,\sext_ln39_mid2_v_reg_950[34]_i_5_n_0 ,\sext_ln39_mid2_v_reg_950[34]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln39_mid2_v_reg_950_reg[34]_i_2 
       (.CI(\sext_ln39_mid2_v_reg_950_reg[30]_i_2_n_0 ),
        .CO({\sext_ln39_mid2_v_reg_950_reg[34]_i_2_n_0 ,\sext_ln39_mid2_v_reg_950_reg[34]_i_2_n_1 ,\sext_ln39_mid2_v_reg_950_reg[34]_i_2_n_2 ,\sext_ln39_mid2_v_reg_950_reg[34]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln1027_2_reg_945[31:28]),
        .O(add_ln1027_3_fu_599_p2[31:28]),
        .S({\sext_ln39_mid2_v_reg_950[34]_i_7_n_0 ,\sext_ln39_mid2_v_reg_950[34]_i_8_n_0 ,\sext_ln39_mid2_v_reg_950[34]_i_9_n_0 ,\sext_ln39_mid2_v_reg_950[34]_i_10_n_0 }));
  FDRE \sext_ln39_mid2_v_reg_950_reg[35] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[37]),
        .Q(sext_ln39_mid2_v_reg_950[35]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[36] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[38]),
        .Q(sext_ln39_mid2_v_reg_950[36]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[37] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[39]),
        .Q(sext_ln39_mid2_v_reg_950[37]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[38] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[40]),
        .Q(sext_ln39_mid2_v_reg_950[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln39_mid2_v_reg_950_reg[38]_i_1 
       (.CI(\sext_ln39_mid2_v_reg_950_reg[34]_i_1_n_0 ),
        .CO({\sext_ln39_mid2_v_reg_950_reg[38]_i_1_n_0 ,\sext_ln39_mid2_v_reg_950_reg[38]_i_1_n_1 ,\sext_ln39_mid2_v_reg_950_reg[38]_i_1_n_2 ,\sext_ln39_mid2_v_reg_950_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_3_fu_599_p2[38:35]),
        .O(add_ln1027_4_fu_611_p2[40:37]),
        .S({\sext_ln39_mid2_v_reg_950[38]_i_3_n_0 ,\sext_ln39_mid2_v_reg_950[38]_i_4_n_0 ,\sext_ln39_mid2_v_reg_950[38]_i_5_n_0 ,\sext_ln39_mid2_v_reg_950[38]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln39_mid2_v_reg_950_reg[38]_i_2 
       (.CI(\sext_ln39_mid2_v_reg_950_reg[34]_i_2_n_0 ),
        .CO({\sext_ln39_mid2_v_reg_950_reg[38]_i_2_n_0 ,\sext_ln39_mid2_v_reg_950_reg[38]_i_2_n_1 ,\sext_ln39_mid2_v_reg_950_reg[38]_i_2_n_2 ,\sext_ln39_mid2_v_reg_950_reg[38]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_3_fu_599_p2[35:32]),
        .S(mul_ln1027_2_reg_945[35:32]));
  FDRE \sext_ln39_mid2_v_reg_950_reg[39] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[41]),
        .Q(sext_ln39_mid2_v_reg_950[39]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[3] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[5]),
        .Q(sext_ln39_mid2_v_reg_950[3]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[40] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[42]),
        .Q(sext_ln39_mid2_v_reg_950[40]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[41] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[43]),
        .Q(sext_ln39_mid2_v_reg_950[41]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[42] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[44]),
        .Q(sext_ln39_mid2_v_reg_950[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln39_mid2_v_reg_950_reg[42]_i_1 
       (.CI(\sext_ln39_mid2_v_reg_950_reg[38]_i_1_n_0 ),
        .CO({\sext_ln39_mid2_v_reg_950_reg[42]_i_1_n_0 ,\sext_ln39_mid2_v_reg_950_reg[42]_i_1_n_1 ,\sext_ln39_mid2_v_reg_950_reg[42]_i_1_n_2 ,\sext_ln39_mid2_v_reg_950_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_3_fu_599_p2[42:39]),
        .O(add_ln1027_4_fu_611_p2[44:41]),
        .S({\sext_ln39_mid2_v_reg_950[42]_i_3_n_0 ,\sext_ln39_mid2_v_reg_950[42]_i_4_n_0 ,\sext_ln39_mid2_v_reg_950[42]_i_5_n_0 ,\sext_ln39_mid2_v_reg_950[42]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln39_mid2_v_reg_950_reg[42]_i_2 
       (.CI(\sext_ln39_mid2_v_reg_950_reg[38]_i_2_n_0 ),
        .CO({\sext_ln39_mid2_v_reg_950_reg[42]_i_2_n_0 ,\sext_ln39_mid2_v_reg_950_reg[42]_i_2_n_1 ,\sext_ln39_mid2_v_reg_950_reg[42]_i_2_n_2 ,\sext_ln39_mid2_v_reg_950_reg[42]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_3_fu_599_p2[39:36]),
        .S(mul_ln1027_2_reg_945[39:36]));
  FDRE \sext_ln39_mid2_v_reg_950_reg[43] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[45]),
        .Q(sext_ln39_mid2_v_reg_950[43]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[44] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[46]),
        .Q(sext_ln39_mid2_v_reg_950[44]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[45] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[47]),
        .Q(sext_ln39_mid2_v_reg_950[45]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[46] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[48]),
        .Q(sext_ln39_mid2_v_reg_950[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln39_mid2_v_reg_950_reg[46]_i_1 
       (.CI(\sext_ln39_mid2_v_reg_950_reg[42]_i_1_n_0 ),
        .CO({\sext_ln39_mid2_v_reg_950_reg[46]_i_1_n_0 ,\sext_ln39_mid2_v_reg_950_reg[46]_i_1_n_1 ,\sext_ln39_mid2_v_reg_950_reg[46]_i_1_n_2 ,\sext_ln39_mid2_v_reg_950_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_3_fu_599_p2[46:43]),
        .O(add_ln1027_4_fu_611_p2[48:45]),
        .S({\sext_ln39_mid2_v_reg_950[46]_i_3_n_0 ,\sext_ln39_mid2_v_reg_950[46]_i_4_n_0 ,\sext_ln39_mid2_v_reg_950[46]_i_5_n_0 ,\sext_ln39_mid2_v_reg_950[46]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln39_mid2_v_reg_950_reg[46]_i_2 
       (.CI(\sext_ln39_mid2_v_reg_950_reg[42]_i_2_n_0 ),
        .CO({\sext_ln39_mid2_v_reg_950_reg[46]_i_2_n_0 ,\sext_ln39_mid2_v_reg_950_reg[46]_i_2_n_1 ,\sext_ln39_mid2_v_reg_950_reg[46]_i_2_n_2 ,\sext_ln39_mid2_v_reg_950_reg[46]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_3_fu_599_p2[43:40]),
        .S(mul_ln1027_2_reg_945[43:40]));
  FDRE \sext_ln39_mid2_v_reg_950_reg[47] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[49]),
        .Q(sext_ln39_mid2_v_reg_950[47]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[48] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[50]),
        .Q(sext_ln39_mid2_v_reg_950[48]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[49] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[51]),
        .Q(sext_ln39_mid2_v_reg_950[49]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[4] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[6]),
        .Q(sext_ln39_mid2_v_reg_950[4]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[50] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[52]),
        .Q(sext_ln39_mid2_v_reg_950[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln39_mid2_v_reg_950_reg[50]_i_1 
       (.CI(\sext_ln39_mid2_v_reg_950_reg[46]_i_1_n_0 ),
        .CO({\sext_ln39_mid2_v_reg_950_reg[50]_i_1_n_0 ,\sext_ln39_mid2_v_reg_950_reg[50]_i_1_n_1 ,\sext_ln39_mid2_v_reg_950_reg[50]_i_1_n_2 ,\sext_ln39_mid2_v_reg_950_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_3_fu_599_p2[50:47]),
        .O(add_ln1027_4_fu_611_p2[52:49]),
        .S({\sext_ln39_mid2_v_reg_950[50]_i_3_n_0 ,\sext_ln39_mid2_v_reg_950[50]_i_4_n_0 ,\sext_ln39_mid2_v_reg_950[50]_i_5_n_0 ,\sext_ln39_mid2_v_reg_950[50]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln39_mid2_v_reg_950_reg[50]_i_2 
       (.CI(\sext_ln39_mid2_v_reg_950_reg[46]_i_2_n_0 ),
        .CO({\sext_ln39_mid2_v_reg_950_reg[50]_i_2_n_0 ,\sext_ln39_mid2_v_reg_950_reg[50]_i_2_n_1 ,\sext_ln39_mid2_v_reg_950_reg[50]_i_2_n_2 ,\sext_ln39_mid2_v_reg_950_reg[50]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_3_fu_599_p2[47:44]),
        .S(mul_ln1027_2_reg_945[47:44]));
  FDRE \sext_ln39_mid2_v_reg_950_reg[51] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[53]),
        .Q(sext_ln39_mid2_v_reg_950[51]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[52] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[54]),
        .Q(sext_ln39_mid2_v_reg_950[52]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[53] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[55]),
        .Q(sext_ln39_mid2_v_reg_950[53]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[54] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[56]),
        .Q(sext_ln39_mid2_v_reg_950[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln39_mid2_v_reg_950_reg[54]_i_1 
       (.CI(\sext_ln39_mid2_v_reg_950_reg[50]_i_1_n_0 ),
        .CO({\sext_ln39_mid2_v_reg_950_reg[54]_i_1_n_0 ,\sext_ln39_mid2_v_reg_950_reg[54]_i_1_n_1 ,\sext_ln39_mid2_v_reg_950_reg[54]_i_1_n_2 ,\sext_ln39_mid2_v_reg_950_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_3_fu_599_p2[54:51]),
        .O(add_ln1027_4_fu_611_p2[56:53]),
        .S({\sext_ln39_mid2_v_reg_950[54]_i_3_n_0 ,\sext_ln39_mid2_v_reg_950[54]_i_4_n_0 ,\sext_ln39_mid2_v_reg_950[54]_i_5_n_0 ,\sext_ln39_mid2_v_reg_950[54]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln39_mid2_v_reg_950_reg[54]_i_2 
       (.CI(\sext_ln39_mid2_v_reg_950_reg[50]_i_2_n_0 ),
        .CO({\sext_ln39_mid2_v_reg_950_reg[54]_i_2_n_0 ,\sext_ln39_mid2_v_reg_950_reg[54]_i_2_n_1 ,\sext_ln39_mid2_v_reg_950_reg[54]_i_2_n_2 ,\sext_ln39_mid2_v_reg_950_reg[54]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_3_fu_599_p2[51:48]),
        .S(mul_ln1027_2_reg_945[51:48]));
  FDRE \sext_ln39_mid2_v_reg_950_reg[55] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[57]),
        .Q(sext_ln39_mid2_v_reg_950[55]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[56] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[58]),
        .Q(sext_ln39_mid2_v_reg_950[56]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[57] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[59]),
        .Q(sext_ln39_mid2_v_reg_950[57]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[58] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[60]),
        .Q(sext_ln39_mid2_v_reg_950[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln39_mid2_v_reg_950_reg[58]_i_1 
       (.CI(\sext_ln39_mid2_v_reg_950_reg[54]_i_1_n_0 ),
        .CO({\sext_ln39_mid2_v_reg_950_reg[58]_i_1_n_0 ,\sext_ln39_mid2_v_reg_950_reg[58]_i_1_n_1 ,\sext_ln39_mid2_v_reg_950_reg[58]_i_1_n_2 ,\sext_ln39_mid2_v_reg_950_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_3_fu_599_p2[58:55]),
        .O(add_ln1027_4_fu_611_p2[60:57]),
        .S({\sext_ln39_mid2_v_reg_950[58]_i_3_n_0 ,\sext_ln39_mid2_v_reg_950[58]_i_4_n_0 ,\sext_ln39_mid2_v_reg_950[58]_i_5_n_0 ,\sext_ln39_mid2_v_reg_950[58]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln39_mid2_v_reg_950_reg[58]_i_2 
       (.CI(\sext_ln39_mid2_v_reg_950_reg[54]_i_2_n_0 ),
        .CO({\sext_ln39_mid2_v_reg_950_reg[58]_i_2_n_0 ,\sext_ln39_mid2_v_reg_950_reg[58]_i_2_n_1 ,\sext_ln39_mid2_v_reg_950_reg[58]_i_2_n_2 ,\sext_ln39_mid2_v_reg_950_reg[58]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_3_fu_599_p2[55:52]),
        .S(mul_ln1027_2_reg_945[55:52]));
  FDRE \sext_ln39_mid2_v_reg_950_reg[59] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[61]),
        .Q(sext_ln39_mid2_v_reg_950[59]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[5] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[7]),
        .Q(sext_ln39_mid2_v_reg_950[5]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[60] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[62]),
        .Q(sext_ln39_mid2_v_reg_950[60]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[61] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[63]),
        .Q(sext_ln39_mid2_v_reg_950[61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln39_mid2_v_reg_950_reg[61]_i_1 
       (.CI(\sext_ln39_mid2_v_reg_950_reg[58]_i_1_n_0 ),
        .CO({\NLW_sext_ln39_mid2_v_reg_950_reg[61]_i_1_CO_UNCONNECTED [3:2],\sext_ln39_mid2_v_reg_950_reg[61]_i_1_n_2 ,\sext_ln39_mid2_v_reg_950_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln1027_3_fu_599_p2[60:59]}),
        .O({\NLW_sext_ln39_mid2_v_reg_950_reg[61]_i_1_O_UNCONNECTED [3],add_ln1027_4_fu_611_p2[63:61]}),
        .S({1'b0,\sext_ln39_mid2_v_reg_950[61]_i_4_n_0 ,\sext_ln39_mid2_v_reg_950[61]_i_5_n_0 ,\sext_ln39_mid2_v_reg_950[61]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln39_mid2_v_reg_950_reg[61]_i_2 
       (.CI(\sext_ln39_mid2_v_reg_950_reg[61]_i_3_n_0 ),
        .CO({\NLW_sext_ln39_mid2_v_reg_950_reg[61]_i_2_CO_UNCONNECTED [3:1],\sext_ln39_mid2_v_reg_950_reg[61]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sext_ln39_mid2_v_reg_950_reg[61]_i_2_O_UNCONNECTED [3:2],add_ln1027_3_fu_599_p2[61:60]}),
        .S({1'b0,1'b0,mul_ln1027_2_reg_945[61:60]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln39_mid2_v_reg_950_reg[61]_i_3 
       (.CI(\sext_ln39_mid2_v_reg_950_reg[58]_i_2_n_0 ),
        .CO({\sext_ln39_mid2_v_reg_950_reg[61]_i_3_n_0 ,\sext_ln39_mid2_v_reg_950_reg[61]_i_3_n_1 ,\sext_ln39_mid2_v_reg_950_reg[61]_i_3_n_2 ,\sext_ln39_mid2_v_reg_950_reg[61]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_3_fu_599_p2[59:56]),
        .S(mul_ln1027_2_reg_945[59:56]));
  FDRE \sext_ln39_mid2_v_reg_950_reg[6] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[8]),
        .Q(sext_ln39_mid2_v_reg_950[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln39_mid2_v_reg_950_reg[6]_i_1 
       (.CI(\sext_ln39_mid2_v_reg_950_reg[2]_i_1_n_0 ),
        .CO({\sext_ln39_mid2_v_reg_950_reg[6]_i_1_n_0 ,\sext_ln39_mid2_v_reg_950_reg[6]_i_1_n_1 ,\sext_ln39_mid2_v_reg_950_reg[6]_i_1_n_2 ,\sext_ln39_mid2_v_reg_950_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_3_fu_599_p2[6:3]),
        .O(add_ln1027_4_fu_611_p2[8:5]),
        .S({\sext_ln39_mid2_v_reg_950[6]_i_3_n_0 ,\sext_ln39_mid2_v_reg_950[6]_i_4_n_0 ,\sext_ln39_mid2_v_reg_950[6]_i_5_n_0 ,\sext_ln39_mid2_v_reg_950[6]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln39_mid2_v_reg_950_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\sext_ln39_mid2_v_reg_950_reg[6]_i_2_n_0 ,\sext_ln39_mid2_v_reg_950_reg[6]_i_2_n_1 ,\sext_ln39_mid2_v_reg_950_reg[6]_i_2_n_2 ,\sext_ln39_mid2_v_reg_950_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln1027_2_reg_945[3:0]),
        .O(add_ln1027_3_fu_599_p2[3:0]),
        .S({\sext_ln39_mid2_v_reg_950[6]_i_7_n_0 ,\sext_ln39_mid2_v_reg_950[6]_i_8_n_0 ,\sext_ln39_mid2_v_reg_950[6]_i_9_n_0 ,\sext_ln39_mid2_v_reg_950[6]_i_10_n_0 }));
  FDRE \sext_ln39_mid2_v_reg_950_reg[7] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[9]),
        .Q(sext_ln39_mid2_v_reg_950[7]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[8] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[10]),
        .Q(sext_ln39_mid2_v_reg_950[8]),
        .R(1'b0));
  FDRE \sext_ln39_mid2_v_reg_950_reg[9] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(add_ln1027_4_fu_611_p2[11]),
        .Q(sext_ln39_mid2_v_reg_950[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \tmp10_reg_929[11]_i_2 
       (.I0(select_ln1027_6_reg_892[11]),
        .I1(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .I2(empty_36_reg_882[11]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I4(p_mid115_reg_919[11]),
        .O(\tmp10_reg_929[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \tmp10_reg_929[11]_i_3 
       (.I0(select_ln1027_6_reg_892[10]),
        .I1(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .I2(empty_36_reg_882[10]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I4(p_mid115_reg_919[10]),
        .O(\tmp10_reg_929[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \tmp10_reg_929[11]_i_4 
       (.I0(select_ln1027_6_reg_892[9]),
        .I1(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .I2(empty_36_reg_882[9]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I4(p_mid115_reg_919[9]),
        .O(\tmp10_reg_929[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \tmp10_reg_929[11]_i_5 
       (.I0(select_ln1027_6_reg_892[8]),
        .I1(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .I2(empty_36_reg_882[8]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I4(p_mid115_reg_919[8]),
        .O(\tmp10_reg_929[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \tmp10_reg_929[15]_i_2 
       (.I0(select_ln1027_6_reg_892[15]),
        .I1(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .I2(empty_36_reg_882[15]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I4(p_mid115_reg_919[15]),
        .O(\tmp10_reg_929[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \tmp10_reg_929[15]_i_3 
       (.I0(select_ln1027_6_reg_892[14]),
        .I1(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .I2(empty_36_reg_882[14]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I4(p_mid115_reg_919[14]),
        .O(\tmp10_reg_929[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \tmp10_reg_929[15]_i_4 
       (.I0(select_ln1027_6_reg_892[13]),
        .I1(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .I2(empty_36_reg_882[13]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I4(p_mid115_reg_919[13]),
        .O(\tmp10_reg_929[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \tmp10_reg_929[15]_i_5 
       (.I0(select_ln1027_6_reg_892[12]),
        .I1(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .I2(empty_36_reg_882[12]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I4(p_mid115_reg_919[12]),
        .O(\tmp10_reg_929[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \tmp10_reg_929[19]_i_2 
       (.I0(select_ln1027_6_reg_892[19]),
        .I1(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .I2(empty_36_reg_882[19]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I4(p_mid115_reg_919[19]),
        .O(\tmp10_reg_929[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \tmp10_reg_929[19]_i_3 
       (.I0(select_ln1027_6_reg_892[18]),
        .I1(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .I2(empty_36_reg_882[18]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I4(p_mid115_reg_919[18]),
        .O(\tmp10_reg_929[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \tmp10_reg_929[19]_i_4 
       (.I0(select_ln1027_6_reg_892[17]),
        .I1(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .I2(empty_36_reg_882[17]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I4(p_mid115_reg_919[17]),
        .O(\tmp10_reg_929[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \tmp10_reg_929[19]_i_5 
       (.I0(select_ln1027_6_reg_892[16]),
        .I1(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .I2(empty_36_reg_882[16]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I4(p_mid115_reg_919[16]),
        .O(\tmp10_reg_929[19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \tmp10_reg_929[23]_i_2 
       (.I0(select_ln1027_6_reg_892[23]),
        .I1(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .I2(empty_36_reg_882[23]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I4(p_mid115_reg_919[23]),
        .O(\tmp10_reg_929[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \tmp10_reg_929[23]_i_3 
       (.I0(select_ln1027_6_reg_892[22]),
        .I1(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .I2(empty_36_reg_882[22]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I4(p_mid115_reg_919[22]),
        .O(\tmp10_reg_929[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \tmp10_reg_929[23]_i_4 
       (.I0(select_ln1027_6_reg_892[21]),
        .I1(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .I2(empty_36_reg_882[21]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I4(p_mid115_reg_919[21]),
        .O(\tmp10_reg_929[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \tmp10_reg_929[23]_i_5 
       (.I0(select_ln1027_6_reg_892[20]),
        .I1(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .I2(empty_36_reg_882[20]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I4(p_mid115_reg_919[20]),
        .O(\tmp10_reg_929[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \tmp10_reg_929[27]_i_2 
       (.I0(select_ln1027_6_reg_892[27]),
        .I1(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .I2(empty_36_reg_882[27]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I4(p_mid115_reg_919[27]),
        .O(\tmp10_reg_929[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \tmp10_reg_929[27]_i_3 
       (.I0(select_ln1027_6_reg_892[26]),
        .I1(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .I2(empty_36_reg_882[26]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I4(p_mid115_reg_919[26]),
        .O(\tmp10_reg_929[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \tmp10_reg_929[27]_i_4 
       (.I0(select_ln1027_6_reg_892[25]),
        .I1(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .I2(empty_36_reg_882[25]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I4(p_mid115_reg_919[25]),
        .O(\tmp10_reg_929[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \tmp10_reg_929[27]_i_5 
       (.I0(select_ln1027_6_reg_892[24]),
        .I1(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .I2(empty_36_reg_882[24]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I4(p_mid115_reg_919[24]),
        .O(\tmp10_reg_929[27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \tmp10_reg_929[31]_i_2 
       (.I0(select_ln1027_6_reg_892[31]),
        .I1(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .I2(empty_36_reg_882[31]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I4(p_mid115_reg_919[31]),
        .O(\tmp10_reg_929[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \tmp10_reg_929[31]_i_3 
       (.I0(select_ln1027_6_reg_892[30]),
        .I1(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .I2(empty_36_reg_882[30]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I4(p_mid115_reg_919[30]),
        .O(\tmp10_reg_929[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \tmp10_reg_929[31]_i_4 
       (.I0(select_ln1027_6_reg_892[29]),
        .I1(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .I2(empty_36_reg_882[29]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I4(p_mid115_reg_919[29]),
        .O(\tmp10_reg_929[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \tmp10_reg_929[31]_i_5 
       (.I0(select_ln1027_6_reg_892[28]),
        .I1(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .I2(empty_36_reg_882[28]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I4(p_mid115_reg_919[28]),
        .O(\tmp10_reg_929[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \tmp10_reg_929[35]_i_2 
       (.I0(p_mid115_reg_919[35]),
        .I1(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I2(empty_36_reg_882[35]),
        .I3(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .O(select_ln1027_7_fu_532_p3[35]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \tmp10_reg_929[35]_i_3 
       (.I0(p_mid115_reg_919[34]),
        .I1(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I2(empty_36_reg_882[34]),
        .I3(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .O(select_ln1027_7_fu_532_p3[34]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \tmp10_reg_929[35]_i_4 
       (.I0(p_mid115_reg_919[33]),
        .I1(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I2(empty_36_reg_882[33]),
        .I3(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .O(select_ln1027_7_fu_532_p3[33]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \tmp10_reg_929[35]_i_5 
       (.I0(p_mid115_reg_919[32]),
        .I1(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I2(empty_36_reg_882[32]),
        .I3(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .O(select_ln1027_7_fu_532_p3[32]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \tmp10_reg_929[39]_i_2 
       (.I0(p_mid115_reg_919[39]),
        .I1(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I2(empty_36_reg_882[39]),
        .I3(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .O(select_ln1027_7_fu_532_p3[39]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \tmp10_reg_929[39]_i_3 
       (.I0(p_mid115_reg_919[38]),
        .I1(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I2(empty_36_reg_882[38]),
        .I3(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .O(select_ln1027_7_fu_532_p3[38]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \tmp10_reg_929[39]_i_4 
       (.I0(p_mid115_reg_919[37]),
        .I1(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I2(empty_36_reg_882[37]),
        .I3(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .O(select_ln1027_7_fu_532_p3[37]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \tmp10_reg_929[39]_i_5 
       (.I0(p_mid115_reg_919[36]),
        .I1(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I2(empty_36_reg_882[36]),
        .I3(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .O(select_ln1027_7_fu_532_p3[36]));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \tmp10_reg_929[3]_i_2 
       (.I0(select_ln1027_6_reg_892[3]),
        .I1(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .I2(empty_36_reg_882[3]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I4(p_mid115_reg_919[3]),
        .O(\tmp10_reg_929[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \tmp10_reg_929[3]_i_3 
       (.I0(select_ln1027_6_reg_892[2]),
        .I1(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .I2(empty_36_reg_882[2]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I4(p_mid115_reg_919[2]),
        .O(\tmp10_reg_929[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \tmp10_reg_929[3]_i_4 
       (.I0(select_ln1027_6_reg_892[1]),
        .I1(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .I2(empty_36_reg_882[1]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I4(p_mid115_reg_919[1]),
        .O(\tmp10_reg_929[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \tmp10_reg_929[3]_i_5 
       (.I0(select_ln1027_6_reg_892[0]),
        .I1(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .I2(empty_36_reg_882[0]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I4(p_mid115_reg_919[0]),
        .O(\tmp10_reg_929[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \tmp10_reg_929[43]_i_2 
       (.I0(p_mid115_reg_919[43]),
        .I1(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I2(empty_36_reg_882[43]),
        .I3(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .O(select_ln1027_7_fu_532_p3[43]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \tmp10_reg_929[43]_i_3 
       (.I0(p_mid115_reg_919[42]),
        .I1(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I2(empty_36_reg_882[42]),
        .I3(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .O(select_ln1027_7_fu_532_p3[42]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \tmp10_reg_929[43]_i_4 
       (.I0(p_mid115_reg_919[41]),
        .I1(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I2(empty_36_reg_882[41]),
        .I3(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .O(select_ln1027_7_fu_532_p3[41]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \tmp10_reg_929[43]_i_5 
       (.I0(p_mid115_reg_919[40]),
        .I1(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I2(empty_36_reg_882[40]),
        .I3(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .O(select_ln1027_7_fu_532_p3[40]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \tmp10_reg_929[47]_i_2 
       (.I0(p_mid115_reg_919[47]),
        .I1(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I2(empty_36_reg_882[47]),
        .I3(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .O(select_ln1027_7_fu_532_p3[47]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \tmp10_reg_929[47]_i_3 
       (.I0(p_mid115_reg_919[46]),
        .I1(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I2(empty_36_reg_882[46]),
        .I3(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .O(select_ln1027_7_fu_532_p3[46]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \tmp10_reg_929[47]_i_4 
       (.I0(p_mid115_reg_919[45]),
        .I1(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I2(empty_36_reg_882[45]),
        .I3(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .O(select_ln1027_7_fu_532_p3[45]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \tmp10_reg_929[47]_i_5 
       (.I0(p_mid115_reg_919[44]),
        .I1(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I2(empty_36_reg_882[44]),
        .I3(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .O(select_ln1027_7_fu_532_p3[44]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \tmp10_reg_929[51]_i_2 
       (.I0(p_mid115_reg_919[51]),
        .I1(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I2(empty_36_reg_882[51]),
        .I3(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .O(select_ln1027_7_fu_532_p3[51]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \tmp10_reg_929[51]_i_3 
       (.I0(p_mid115_reg_919[50]),
        .I1(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I2(empty_36_reg_882[50]),
        .I3(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .O(select_ln1027_7_fu_532_p3[50]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \tmp10_reg_929[51]_i_4 
       (.I0(p_mid115_reg_919[49]),
        .I1(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I2(empty_36_reg_882[49]),
        .I3(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .O(select_ln1027_7_fu_532_p3[49]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \tmp10_reg_929[51]_i_5 
       (.I0(p_mid115_reg_919[48]),
        .I1(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I2(empty_36_reg_882[48]),
        .I3(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .O(select_ln1027_7_fu_532_p3[48]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \tmp10_reg_929[55]_i_2 
       (.I0(p_mid115_reg_919[55]),
        .I1(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I2(empty_36_reg_882[55]),
        .I3(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .O(select_ln1027_7_fu_532_p3[55]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \tmp10_reg_929[55]_i_3 
       (.I0(p_mid115_reg_919[54]),
        .I1(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I2(empty_36_reg_882[54]),
        .I3(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .O(select_ln1027_7_fu_532_p3[54]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \tmp10_reg_929[55]_i_4 
       (.I0(p_mid115_reg_919[53]),
        .I1(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I2(empty_36_reg_882[53]),
        .I3(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .O(select_ln1027_7_fu_532_p3[53]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \tmp10_reg_929[55]_i_5 
       (.I0(p_mid115_reg_919[52]),
        .I1(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I2(empty_36_reg_882[52]),
        .I3(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .O(select_ln1027_7_fu_532_p3[52]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \tmp10_reg_929[59]_i_2 
       (.I0(p_mid115_reg_919[59]),
        .I1(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I2(empty_36_reg_882[59]),
        .I3(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .O(select_ln1027_7_fu_532_p3[59]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \tmp10_reg_929[59]_i_3 
       (.I0(p_mid115_reg_919[58]),
        .I1(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I2(empty_36_reg_882[58]),
        .I3(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .O(select_ln1027_7_fu_532_p3[58]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \tmp10_reg_929[59]_i_4 
       (.I0(p_mid115_reg_919[57]),
        .I1(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I2(empty_36_reg_882[57]),
        .I3(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .O(select_ln1027_7_fu_532_p3[57]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \tmp10_reg_929[59]_i_5 
       (.I0(p_mid115_reg_919[56]),
        .I1(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I2(empty_36_reg_882[56]),
        .I3(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .O(select_ln1027_7_fu_532_p3[56]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \tmp10_reg_929[61]_i_2 
       (.I0(p_mid115_reg_919[61]),
        .I1(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I2(empty_36_reg_882[61]),
        .I3(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .O(select_ln1027_7_fu_532_p3[61]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \tmp10_reg_929[61]_i_3 
       (.I0(p_mid115_reg_919[60]),
        .I1(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I2(empty_36_reg_882[60]),
        .I3(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .O(select_ln1027_7_fu_532_p3[60]));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \tmp10_reg_929[7]_i_2 
       (.I0(select_ln1027_6_reg_892[7]),
        .I1(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .I2(empty_36_reg_882[7]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I4(p_mid115_reg_919[7]),
        .O(\tmp10_reg_929[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \tmp10_reg_929[7]_i_3 
       (.I0(select_ln1027_6_reg_892[6]),
        .I1(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .I2(empty_36_reg_882[6]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I4(p_mid115_reg_919[6]),
        .O(\tmp10_reg_929[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \tmp10_reg_929[7]_i_4 
       (.I0(select_ln1027_6_reg_892[5]),
        .I1(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .I2(empty_36_reg_882[5]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I4(p_mid115_reg_919[5]),
        .O(\tmp10_reg_929[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \tmp10_reg_929[7]_i_5 
       (.I0(select_ln1027_6_reg_892[4]),
        .I1(\icmp_ln1027_2_reg_837_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .I2(empty_36_reg_882[4]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I4(p_mid115_reg_919[4]),
        .O(\tmp10_reg_929[7]_i_5_n_0 ));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[0]),
        .Q(tmp10_reg_929_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[10] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[10]),
        .Q(tmp10_reg_929_pp0_iter3_reg[10]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[11] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[11]),
        .Q(tmp10_reg_929_pp0_iter3_reg[11]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[12] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[12]),
        .Q(tmp10_reg_929_pp0_iter3_reg[12]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[13] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[13]),
        .Q(tmp10_reg_929_pp0_iter3_reg[13]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[14] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[14]),
        .Q(tmp10_reg_929_pp0_iter3_reg[14]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[15] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[15]),
        .Q(tmp10_reg_929_pp0_iter3_reg[15]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[16] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[16]),
        .Q(tmp10_reg_929_pp0_iter3_reg[16]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[17] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[17]),
        .Q(tmp10_reg_929_pp0_iter3_reg[17]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[18] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[18]),
        .Q(tmp10_reg_929_pp0_iter3_reg[18]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[19] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[19]),
        .Q(tmp10_reg_929_pp0_iter3_reg[19]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[1]),
        .Q(tmp10_reg_929_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[20] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[20]),
        .Q(tmp10_reg_929_pp0_iter3_reg[20]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[21] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[21]),
        .Q(tmp10_reg_929_pp0_iter3_reg[21]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[22] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[22]),
        .Q(tmp10_reg_929_pp0_iter3_reg[22]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[23] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[23]),
        .Q(tmp10_reg_929_pp0_iter3_reg[23]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[24] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[24]),
        .Q(tmp10_reg_929_pp0_iter3_reg[24]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[25] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[25]),
        .Q(tmp10_reg_929_pp0_iter3_reg[25]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[26] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[26]),
        .Q(tmp10_reg_929_pp0_iter3_reg[26]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[27] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[27]),
        .Q(tmp10_reg_929_pp0_iter3_reg[27]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[28] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[28]),
        .Q(tmp10_reg_929_pp0_iter3_reg[28]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[29] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[29]),
        .Q(tmp10_reg_929_pp0_iter3_reg[29]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[2]),
        .Q(tmp10_reg_929_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[30] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[30]),
        .Q(tmp10_reg_929_pp0_iter3_reg[30]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[31] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[31]),
        .Q(tmp10_reg_929_pp0_iter3_reg[31]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[32] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[32]),
        .Q(tmp10_reg_929_pp0_iter3_reg[32]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[33] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[33]),
        .Q(tmp10_reg_929_pp0_iter3_reg[33]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[34] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[34]),
        .Q(tmp10_reg_929_pp0_iter3_reg[34]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[35] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[35]),
        .Q(tmp10_reg_929_pp0_iter3_reg[35]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[36] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[36]),
        .Q(tmp10_reg_929_pp0_iter3_reg[36]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[37] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[37]),
        .Q(tmp10_reg_929_pp0_iter3_reg[37]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[38] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[38]),
        .Q(tmp10_reg_929_pp0_iter3_reg[38]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[39] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[39]),
        .Q(tmp10_reg_929_pp0_iter3_reg[39]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[3]),
        .Q(tmp10_reg_929_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[40] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[40]),
        .Q(tmp10_reg_929_pp0_iter3_reg[40]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[41] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[41]),
        .Q(tmp10_reg_929_pp0_iter3_reg[41]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[42] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[42]),
        .Q(tmp10_reg_929_pp0_iter3_reg[42]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[43] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[43]),
        .Q(tmp10_reg_929_pp0_iter3_reg[43]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[44] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[44]),
        .Q(tmp10_reg_929_pp0_iter3_reg[44]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[45] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[45]),
        .Q(tmp10_reg_929_pp0_iter3_reg[45]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[46] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[46]),
        .Q(tmp10_reg_929_pp0_iter3_reg[46]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[47] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[47]),
        .Q(tmp10_reg_929_pp0_iter3_reg[47]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[48] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[48]),
        .Q(tmp10_reg_929_pp0_iter3_reg[48]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[49] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[49]),
        .Q(tmp10_reg_929_pp0_iter3_reg[49]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[4]),
        .Q(tmp10_reg_929_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[50] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[50]),
        .Q(tmp10_reg_929_pp0_iter3_reg[50]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[51] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[51]),
        .Q(tmp10_reg_929_pp0_iter3_reg[51]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[52] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[52]),
        .Q(tmp10_reg_929_pp0_iter3_reg[52]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[53] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[53]),
        .Q(tmp10_reg_929_pp0_iter3_reg[53]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[54] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[54]),
        .Q(tmp10_reg_929_pp0_iter3_reg[54]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[55] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[55]),
        .Q(tmp10_reg_929_pp0_iter3_reg[55]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[56] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[56]),
        .Q(tmp10_reg_929_pp0_iter3_reg[56]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[57] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[57]),
        .Q(tmp10_reg_929_pp0_iter3_reg[57]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[58] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[58]),
        .Q(tmp10_reg_929_pp0_iter3_reg[58]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[59] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[59]),
        .Q(tmp10_reg_929_pp0_iter3_reg[59]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[5]),
        .Q(tmp10_reg_929_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[60] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[60]),
        .Q(tmp10_reg_929_pp0_iter3_reg[60]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[61] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[61]),
        .Q(tmp10_reg_929_pp0_iter3_reg[61]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[6]),
        .Q(tmp10_reg_929_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[7]),
        .Q(tmp10_reg_929_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[8]),
        .Q(tmp10_reg_929_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \tmp10_reg_929_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(tmp10_reg_929[9]),
        .Q(tmp10_reg_929_pp0_iter3_reg[9]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[0] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[0]),
        .Q(tmp10_reg_929[0]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[10] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[10]),
        .Q(tmp10_reg_929[10]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[11] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[11]),
        .Q(tmp10_reg_929[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp10_reg_929_reg[11]_i_1 
       (.CI(\tmp10_reg_929_reg[7]_i_1_n_0 ),
        .CO({\tmp10_reg_929_reg[11]_i_1_n_0 ,\tmp10_reg_929_reg[11]_i_1_n_1 ,\tmp10_reg_929_reg[11]_i_1_n_2 ,\tmp10_reg_929_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(select_ln1027_6_reg_892[11:8]),
        .O(tmp10_fu_548_p2[11:8]),
        .S({\tmp10_reg_929[11]_i_2_n_0 ,\tmp10_reg_929[11]_i_3_n_0 ,\tmp10_reg_929[11]_i_4_n_0 ,\tmp10_reg_929[11]_i_5_n_0 }));
  FDRE \tmp10_reg_929_reg[12] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[12]),
        .Q(tmp10_reg_929[12]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[13] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[13]),
        .Q(tmp10_reg_929[13]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[14] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[14]),
        .Q(tmp10_reg_929[14]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[15] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[15]),
        .Q(tmp10_reg_929[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp10_reg_929_reg[15]_i_1 
       (.CI(\tmp10_reg_929_reg[11]_i_1_n_0 ),
        .CO({\tmp10_reg_929_reg[15]_i_1_n_0 ,\tmp10_reg_929_reg[15]_i_1_n_1 ,\tmp10_reg_929_reg[15]_i_1_n_2 ,\tmp10_reg_929_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(select_ln1027_6_reg_892[15:12]),
        .O(tmp10_fu_548_p2[15:12]),
        .S({\tmp10_reg_929[15]_i_2_n_0 ,\tmp10_reg_929[15]_i_3_n_0 ,\tmp10_reg_929[15]_i_4_n_0 ,\tmp10_reg_929[15]_i_5_n_0 }));
  FDRE \tmp10_reg_929_reg[16] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[16]),
        .Q(tmp10_reg_929[16]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[17] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[17]),
        .Q(tmp10_reg_929[17]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[18] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[18]),
        .Q(tmp10_reg_929[18]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[19] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[19]),
        .Q(tmp10_reg_929[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp10_reg_929_reg[19]_i_1 
       (.CI(\tmp10_reg_929_reg[15]_i_1_n_0 ),
        .CO({\tmp10_reg_929_reg[19]_i_1_n_0 ,\tmp10_reg_929_reg[19]_i_1_n_1 ,\tmp10_reg_929_reg[19]_i_1_n_2 ,\tmp10_reg_929_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(select_ln1027_6_reg_892[19:16]),
        .O(tmp10_fu_548_p2[19:16]),
        .S({\tmp10_reg_929[19]_i_2_n_0 ,\tmp10_reg_929[19]_i_3_n_0 ,\tmp10_reg_929[19]_i_4_n_0 ,\tmp10_reg_929[19]_i_5_n_0 }));
  FDRE \tmp10_reg_929_reg[1] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[1]),
        .Q(tmp10_reg_929[1]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[20] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[20]),
        .Q(tmp10_reg_929[20]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[21] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[21]),
        .Q(tmp10_reg_929[21]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[22] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[22]),
        .Q(tmp10_reg_929[22]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[23] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[23]),
        .Q(tmp10_reg_929[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp10_reg_929_reg[23]_i_1 
       (.CI(\tmp10_reg_929_reg[19]_i_1_n_0 ),
        .CO({\tmp10_reg_929_reg[23]_i_1_n_0 ,\tmp10_reg_929_reg[23]_i_1_n_1 ,\tmp10_reg_929_reg[23]_i_1_n_2 ,\tmp10_reg_929_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(select_ln1027_6_reg_892[23:20]),
        .O(tmp10_fu_548_p2[23:20]),
        .S({\tmp10_reg_929[23]_i_2_n_0 ,\tmp10_reg_929[23]_i_3_n_0 ,\tmp10_reg_929[23]_i_4_n_0 ,\tmp10_reg_929[23]_i_5_n_0 }));
  FDRE \tmp10_reg_929_reg[24] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[24]),
        .Q(tmp10_reg_929[24]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[25] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[25]),
        .Q(tmp10_reg_929[25]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[26] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[26]),
        .Q(tmp10_reg_929[26]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[27] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[27]),
        .Q(tmp10_reg_929[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp10_reg_929_reg[27]_i_1 
       (.CI(\tmp10_reg_929_reg[23]_i_1_n_0 ),
        .CO({\tmp10_reg_929_reg[27]_i_1_n_0 ,\tmp10_reg_929_reg[27]_i_1_n_1 ,\tmp10_reg_929_reg[27]_i_1_n_2 ,\tmp10_reg_929_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(select_ln1027_6_reg_892[27:24]),
        .O(tmp10_fu_548_p2[27:24]),
        .S({\tmp10_reg_929[27]_i_2_n_0 ,\tmp10_reg_929[27]_i_3_n_0 ,\tmp10_reg_929[27]_i_4_n_0 ,\tmp10_reg_929[27]_i_5_n_0 }));
  FDRE \tmp10_reg_929_reg[28] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[28]),
        .Q(tmp10_reg_929[28]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[29] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[29]),
        .Q(tmp10_reg_929[29]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[2] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[2]),
        .Q(tmp10_reg_929[2]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[30] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[30]),
        .Q(tmp10_reg_929[30]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[31] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[31]),
        .Q(tmp10_reg_929[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp10_reg_929_reg[31]_i_1 
       (.CI(\tmp10_reg_929_reg[27]_i_1_n_0 ),
        .CO({\tmp10_reg_929_reg[31]_i_1_n_0 ,\tmp10_reg_929_reg[31]_i_1_n_1 ,\tmp10_reg_929_reg[31]_i_1_n_2 ,\tmp10_reg_929_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(select_ln1027_6_reg_892[31:28]),
        .O(tmp10_fu_548_p2[31:28]),
        .S({\tmp10_reg_929[31]_i_2_n_0 ,\tmp10_reg_929[31]_i_3_n_0 ,\tmp10_reg_929[31]_i_4_n_0 ,\tmp10_reg_929[31]_i_5_n_0 }));
  FDRE \tmp10_reg_929_reg[32] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[32]),
        .Q(tmp10_reg_929[32]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[33] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[33]),
        .Q(tmp10_reg_929[33]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[34] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[34]),
        .Q(tmp10_reg_929[34]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[35] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[35]),
        .Q(tmp10_reg_929[35]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp10_reg_929_reg[35]_i_1 
       (.CI(\tmp10_reg_929_reg[31]_i_1_n_0 ),
        .CO({\tmp10_reg_929_reg[35]_i_1_n_0 ,\tmp10_reg_929_reg[35]_i_1_n_1 ,\tmp10_reg_929_reg[35]_i_1_n_2 ,\tmp10_reg_929_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp10_fu_548_p2[35:32]),
        .S(select_ln1027_7_fu_532_p3[35:32]));
  FDRE \tmp10_reg_929_reg[36] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[36]),
        .Q(tmp10_reg_929[36]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[37] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[37]),
        .Q(tmp10_reg_929[37]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[38] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[38]),
        .Q(tmp10_reg_929[38]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[39] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[39]),
        .Q(tmp10_reg_929[39]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp10_reg_929_reg[39]_i_1 
       (.CI(\tmp10_reg_929_reg[35]_i_1_n_0 ),
        .CO({\tmp10_reg_929_reg[39]_i_1_n_0 ,\tmp10_reg_929_reg[39]_i_1_n_1 ,\tmp10_reg_929_reg[39]_i_1_n_2 ,\tmp10_reg_929_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp10_fu_548_p2[39:36]),
        .S(select_ln1027_7_fu_532_p3[39:36]));
  FDRE \tmp10_reg_929_reg[3] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[3]),
        .Q(tmp10_reg_929[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp10_reg_929_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp10_reg_929_reg[3]_i_1_n_0 ,\tmp10_reg_929_reg[3]_i_1_n_1 ,\tmp10_reg_929_reg[3]_i_1_n_2 ,\tmp10_reg_929_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(select_ln1027_6_reg_892[3:0]),
        .O(tmp10_fu_548_p2[3:0]),
        .S({\tmp10_reg_929[3]_i_2_n_0 ,\tmp10_reg_929[3]_i_3_n_0 ,\tmp10_reg_929[3]_i_4_n_0 ,\tmp10_reg_929[3]_i_5_n_0 }));
  FDRE \tmp10_reg_929_reg[40] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[40]),
        .Q(tmp10_reg_929[40]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[41] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[41]),
        .Q(tmp10_reg_929[41]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[42] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[42]),
        .Q(tmp10_reg_929[42]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[43] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[43]),
        .Q(tmp10_reg_929[43]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp10_reg_929_reg[43]_i_1 
       (.CI(\tmp10_reg_929_reg[39]_i_1_n_0 ),
        .CO({\tmp10_reg_929_reg[43]_i_1_n_0 ,\tmp10_reg_929_reg[43]_i_1_n_1 ,\tmp10_reg_929_reg[43]_i_1_n_2 ,\tmp10_reg_929_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp10_fu_548_p2[43:40]),
        .S(select_ln1027_7_fu_532_p3[43:40]));
  FDRE \tmp10_reg_929_reg[44] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[44]),
        .Q(tmp10_reg_929[44]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[45] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[45]),
        .Q(tmp10_reg_929[45]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[46] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[46]),
        .Q(tmp10_reg_929[46]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[47] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[47]),
        .Q(tmp10_reg_929[47]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp10_reg_929_reg[47]_i_1 
       (.CI(\tmp10_reg_929_reg[43]_i_1_n_0 ),
        .CO({\tmp10_reg_929_reg[47]_i_1_n_0 ,\tmp10_reg_929_reg[47]_i_1_n_1 ,\tmp10_reg_929_reg[47]_i_1_n_2 ,\tmp10_reg_929_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp10_fu_548_p2[47:44]),
        .S(select_ln1027_7_fu_532_p3[47:44]));
  FDRE \tmp10_reg_929_reg[48] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[48]),
        .Q(tmp10_reg_929[48]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[49] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[49]),
        .Q(tmp10_reg_929[49]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[4] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[4]),
        .Q(tmp10_reg_929[4]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[50] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[50]),
        .Q(tmp10_reg_929[50]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[51] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[51]),
        .Q(tmp10_reg_929[51]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp10_reg_929_reg[51]_i_1 
       (.CI(\tmp10_reg_929_reg[47]_i_1_n_0 ),
        .CO({\tmp10_reg_929_reg[51]_i_1_n_0 ,\tmp10_reg_929_reg[51]_i_1_n_1 ,\tmp10_reg_929_reg[51]_i_1_n_2 ,\tmp10_reg_929_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp10_fu_548_p2[51:48]),
        .S(select_ln1027_7_fu_532_p3[51:48]));
  FDRE \tmp10_reg_929_reg[52] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[52]),
        .Q(tmp10_reg_929[52]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[53] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[53]),
        .Q(tmp10_reg_929[53]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[54] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[54]),
        .Q(tmp10_reg_929[54]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[55] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[55]),
        .Q(tmp10_reg_929[55]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp10_reg_929_reg[55]_i_1 
       (.CI(\tmp10_reg_929_reg[51]_i_1_n_0 ),
        .CO({\tmp10_reg_929_reg[55]_i_1_n_0 ,\tmp10_reg_929_reg[55]_i_1_n_1 ,\tmp10_reg_929_reg[55]_i_1_n_2 ,\tmp10_reg_929_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp10_fu_548_p2[55:52]),
        .S(select_ln1027_7_fu_532_p3[55:52]));
  FDRE \tmp10_reg_929_reg[56] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[56]),
        .Q(tmp10_reg_929[56]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[57] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[57]),
        .Q(tmp10_reg_929[57]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[58] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[58]),
        .Q(tmp10_reg_929[58]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[59] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[59]),
        .Q(tmp10_reg_929[59]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp10_reg_929_reg[59]_i_1 
       (.CI(\tmp10_reg_929_reg[55]_i_1_n_0 ),
        .CO({\tmp10_reg_929_reg[59]_i_1_n_0 ,\tmp10_reg_929_reg[59]_i_1_n_1 ,\tmp10_reg_929_reg[59]_i_1_n_2 ,\tmp10_reg_929_reg[59]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp10_fu_548_p2[59:56]),
        .S(select_ln1027_7_fu_532_p3[59:56]));
  FDRE \tmp10_reg_929_reg[5] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[5]),
        .Q(tmp10_reg_929[5]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[60] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[60]),
        .Q(tmp10_reg_929[60]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[61] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[61]),
        .Q(tmp10_reg_929[61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp10_reg_929_reg[61]_i_1 
       (.CI(\tmp10_reg_929_reg[59]_i_1_n_0 ),
        .CO({\NLW_tmp10_reg_929_reg[61]_i_1_CO_UNCONNECTED [3:1],\tmp10_reg_929_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp10_reg_929_reg[61]_i_1_O_UNCONNECTED [3:2],tmp10_fu_548_p2[61:60]}),
        .S({1'b0,1'b0,select_ln1027_7_fu_532_p3[61:60]}));
  FDRE \tmp10_reg_929_reg[6] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[6]),
        .Q(tmp10_reg_929[6]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[7] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[7]),
        .Q(tmp10_reg_929[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp10_reg_929_reg[7]_i_1 
       (.CI(\tmp10_reg_929_reg[3]_i_1_n_0 ),
        .CO({\tmp10_reg_929_reg[7]_i_1_n_0 ,\tmp10_reg_929_reg[7]_i_1_n_1 ,\tmp10_reg_929_reg[7]_i_1_n_2 ,\tmp10_reg_929_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(select_ln1027_6_reg_892[7:4]),
        .O(tmp10_fu_548_p2[7:4]),
        .S({\tmp10_reg_929[7]_i_2_n_0 ,\tmp10_reg_929[7]_i_3_n_0 ,\tmp10_reg_929[7]_i_4_n_0 ,\tmp10_reg_929[7]_i_5_n_0 }));
  FDRE \tmp10_reg_929_reg[8] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[8]),
        .Q(tmp10_reg_929[8]),
        .R(1'b0));
  FDRE \tmp10_reg_929_reg[9] 
       (.C(ap_clk),
        .CE(select_ln1027_8_reg_9240),
        .D(tmp10_fu_548_p2[9]),
        .Q(tmp10_reg_929[9]),
        .R(1'b0));
  FDRE \tmp3_cast_mid144_cast_reg_780_reg[0] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\tmp3_cast_mid144_cast_reg_780_reg[31]_0 [0]),
        .Q(tmp3_cast_mid144_cast_reg_780[0]),
        .R(1'b0));
  FDRE \tmp3_cast_mid144_cast_reg_780_reg[10] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\tmp3_cast_mid144_cast_reg_780_reg[31]_0 [10]),
        .Q(tmp3_cast_mid144_cast_reg_780[10]),
        .R(1'b0));
  FDRE \tmp3_cast_mid144_cast_reg_780_reg[11] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\tmp3_cast_mid144_cast_reg_780_reg[31]_0 [11]),
        .Q(tmp3_cast_mid144_cast_reg_780[11]),
        .R(1'b0));
  FDRE \tmp3_cast_mid144_cast_reg_780_reg[12] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\tmp3_cast_mid144_cast_reg_780_reg[31]_0 [12]),
        .Q(tmp3_cast_mid144_cast_reg_780[12]),
        .R(1'b0));
  FDRE \tmp3_cast_mid144_cast_reg_780_reg[13] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\tmp3_cast_mid144_cast_reg_780_reg[31]_0 [13]),
        .Q(tmp3_cast_mid144_cast_reg_780[13]),
        .R(1'b0));
  FDRE \tmp3_cast_mid144_cast_reg_780_reg[14] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\tmp3_cast_mid144_cast_reg_780_reg[31]_0 [14]),
        .Q(tmp3_cast_mid144_cast_reg_780[14]),
        .R(1'b0));
  FDRE \tmp3_cast_mid144_cast_reg_780_reg[15] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\tmp3_cast_mid144_cast_reg_780_reg[31]_0 [15]),
        .Q(tmp3_cast_mid144_cast_reg_780[15]),
        .R(1'b0));
  FDRE \tmp3_cast_mid144_cast_reg_780_reg[16] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\tmp3_cast_mid144_cast_reg_780_reg[31]_0 [16]),
        .Q(tmp3_cast_mid144_cast_reg_780[16]),
        .R(1'b0));
  FDRE \tmp3_cast_mid144_cast_reg_780_reg[17] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\tmp3_cast_mid144_cast_reg_780_reg[31]_0 [17]),
        .Q(tmp3_cast_mid144_cast_reg_780[17]),
        .R(1'b0));
  FDRE \tmp3_cast_mid144_cast_reg_780_reg[18] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\tmp3_cast_mid144_cast_reg_780_reg[31]_0 [18]),
        .Q(tmp3_cast_mid144_cast_reg_780[18]),
        .R(1'b0));
  FDRE \tmp3_cast_mid144_cast_reg_780_reg[19] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\tmp3_cast_mid144_cast_reg_780_reg[31]_0 [19]),
        .Q(tmp3_cast_mid144_cast_reg_780[19]),
        .R(1'b0));
  FDRE \tmp3_cast_mid144_cast_reg_780_reg[1] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\tmp3_cast_mid144_cast_reg_780_reg[31]_0 [1]),
        .Q(tmp3_cast_mid144_cast_reg_780[1]),
        .R(1'b0));
  FDRE \tmp3_cast_mid144_cast_reg_780_reg[20] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\tmp3_cast_mid144_cast_reg_780_reg[31]_0 [20]),
        .Q(tmp3_cast_mid144_cast_reg_780[20]),
        .R(1'b0));
  FDRE \tmp3_cast_mid144_cast_reg_780_reg[21] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\tmp3_cast_mid144_cast_reg_780_reg[31]_0 [21]),
        .Q(tmp3_cast_mid144_cast_reg_780[21]),
        .R(1'b0));
  FDRE \tmp3_cast_mid144_cast_reg_780_reg[22] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\tmp3_cast_mid144_cast_reg_780_reg[31]_0 [22]),
        .Q(tmp3_cast_mid144_cast_reg_780[22]),
        .R(1'b0));
  FDRE \tmp3_cast_mid144_cast_reg_780_reg[23] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\tmp3_cast_mid144_cast_reg_780_reg[31]_0 [23]),
        .Q(tmp3_cast_mid144_cast_reg_780[23]),
        .R(1'b0));
  FDRE \tmp3_cast_mid144_cast_reg_780_reg[24] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\tmp3_cast_mid144_cast_reg_780_reg[31]_0 [24]),
        .Q(tmp3_cast_mid144_cast_reg_780[24]),
        .R(1'b0));
  FDRE \tmp3_cast_mid144_cast_reg_780_reg[25] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\tmp3_cast_mid144_cast_reg_780_reg[31]_0 [25]),
        .Q(tmp3_cast_mid144_cast_reg_780[25]),
        .R(1'b0));
  FDRE \tmp3_cast_mid144_cast_reg_780_reg[26] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\tmp3_cast_mid144_cast_reg_780_reg[31]_0 [26]),
        .Q(tmp3_cast_mid144_cast_reg_780[26]),
        .R(1'b0));
  FDRE \tmp3_cast_mid144_cast_reg_780_reg[27] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\tmp3_cast_mid144_cast_reg_780_reg[31]_0 [27]),
        .Q(tmp3_cast_mid144_cast_reg_780[27]),
        .R(1'b0));
  FDRE \tmp3_cast_mid144_cast_reg_780_reg[28] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\tmp3_cast_mid144_cast_reg_780_reg[31]_0 [28]),
        .Q(tmp3_cast_mid144_cast_reg_780[28]),
        .R(1'b0));
  FDRE \tmp3_cast_mid144_cast_reg_780_reg[29] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\tmp3_cast_mid144_cast_reg_780_reg[31]_0 [29]),
        .Q(tmp3_cast_mid144_cast_reg_780[29]),
        .R(1'b0));
  FDRE \tmp3_cast_mid144_cast_reg_780_reg[2] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\tmp3_cast_mid144_cast_reg_780_reg[31]_0 [2]),
        .Q(tmp3_cast_mid144_cast_reg_780[2]),
        .R(1'b0));
  FDRE \tmp3_cast_mid144_cast_reg_780_reg[30] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\tmp3_cast_mid144_cast_reg_780_reg[31]_0 [30]),
        .Q(tmp3_cast_mid144_cast_reg_780[30]),
        .R(1'b0));
  FDRE \tmp3_cast_mid144_cast_reg_780_reg[31] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\tmp3_cast_mid144_cast_reg_780_reg[31]_0 [31]),
        .Q(tmp3_cast_mid144_cast_reg_780[31]),
        .R(1'b0));
  FDRE \tmp3_cast_mid144_cast_reg_780_reg[3] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\tmp3_cast_mid144_cast_reg_780_reg[31]_0 [3]),
        .Q(tmp3_cast_mid144_cast_reg_780[3]),
        .R(1'b0));
  FDRE \tmp3_cast_mid144_cast_reg_780_reg[4] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\tmp3_cast_mid144_cast_reg_780_reg[31]_0 [4]),
        .Q(tmp3_cast_mid144_cast_reg_780[4]),
        .R(1'b0));
  FDRE \tmp3_cast_mid144_cast_reg_780_reg[5] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\tmp3_cast_mid144_cast_reg_780_reg[31]_0 [5]),
        .Q(tmp3_cast_mid144_cast_reg_780[5]),
        .R(1'b0));
  FDRE \tmp3_cast_mid144_cast_reg_780_reg[6] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\tmp3_cast_mid144_cast_reg_780_reg[31]_0 [6]),
        .Q(tmp3_cast_mid144_cast_reg_780[6]),
        .R(1'b0));
  FDRE \tmp3_cast_mid144_cast_reg_780_reg[7] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\tmp3_cast_mid144_cast_reg_780_reg[31]_0 [7]),
        .Q(tmp3_cast_mid144_cast_reg_780[7]),
        .R(1'b0));
  FDRE \tmp3_cast_mid144_cast_reg_780_reg[8] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\tmp3_cast_mid144_cast_reg_780_reg[31]_0 [8]),
        .Q(tmp3_cast_mid144_cast_reg_780[8]),
        .R(1'b0));
  FDRE \tmp3_cast_mid144_cast_reg_780_reg[9] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\tmp3_cast_mid144_cast_reg_780_reg[31]_0 [9]),
        .Q(tmp3_cast_mid144_cast_reg_780[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_mid1_reg_914[11]_i_2 
       (.I0(add_ln840_1_reg_869[11]),
        .I1(tmp3_cast_mid144_cast_reg_780[11]),
        .O(\tmp3_mid1_reg_914[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_mid1_reg_914[11]_i_3 
       (.I0(add_ln840_1_reg_869[10]),
        .I1(tmp3_cast_mid144_cast_reg_780[10]),
        .O(\tmp3_mid1_reg_914[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_mid1_reg_914[11]_i_4 
       (.I0(add_ln840_1_reg_869[9]),
        .I1(tmp3_cast_mid144_cast_reg_780[9]),
        .O(\tmp3_mid1_reg_914[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_mid1_reg_914[11]_i_5 
       (.I0(add_ln840_1_reg_869[8]),
        .I1(tmp3_cast_mid144_cast_reg_780[8]),
        .O(\tmp3_mid1_reg_914[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_mid1_reg_914[15]_i_2 
       (.I0(add_ln840_1_reg_869[15]),
        .I1(tmp3_cast_mid144_cast_reg_780[15]),
        .O(\tmp3_mid1_reg_914[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_mid1_reg_914[15]_i_3 
       (.I0(add_ln840_1_reg_869[14]),
        .I1(tmp3_cast_mid144_cast_reg_780[14]),
        .O(\tmp3_mid1_reg_914[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_mid1_reg_914[15]_i_4 
       (.I0(add_ln840_1_reg_869[13]),
        .I1(tmp3_cast_mid144_cast_reg_780[13]),
        .O(\tmp3_mid1_reg_914[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_mid1_reg_914[15]_i_5 
       (.I0(add_ln840_1_reg_869[12]),
        .I1(tmp3_cast_mid144_cast_reg_780[12]),
        .O(\tmp3_mid1_reg_914[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_mid1_reg_914[19]_i_2 
       (.I0(add_ln840_1_reg_869[19]),
        .I1(tmp3_cast_mid144_cast_reg_780[19]),
        .O(\tmp3_mid1_reg_914[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_mid1_reg_914[19]_i_3 
       (.I0(add_ln840_1_reg_869[18]),
        .I1(tmp3_cast_mid144_cast_reg_780[18]),
        .O(\tmp3_mid1_reg_914[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_mid1_reg_914[19]_i_4 
       (.I0(add_ln840_1_reg_869[17]),
        .I1(tmp3_cast_mid144_cast_reg_780[17]),
        .O(\tmp3_mid1_reg_914[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_mid1_reg_914[19]_i_5 
       (.I0(add_ln840_1_reg_869[16]),
        .I1(tmp3_cast_mid144_cast_reg_780[16]),
        .O(\tmp3_mid1_reg_914[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_mid1_reg_914[23]_i_2 
       (.I0(add_ln840_1_reg_869[23]),
        .I1(tmp3_cast_mid144_cast_reg_780[23]),
        .O(\tmp3_mid1_reg_914[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_mid1_reg_914[23]_i_3 
       (.I0(add_ln840_1_reg_869[22]),
        .I1(tmp3_cast_mid144_cast_reg_780[22]),
        .O(\tmp3_mid1_reg_914[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_mid1_reg_914[23]_i_4 
       (.I0(add_ln840_1_reg_869[21]),
        .I1(tmp3_cast_mid144_cast_reg_780[21]),
        .O(\tmp3_mid1_reg_914[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_mid1_reg_914[23]_i_5 
       (.I0(add_ln840_1_reg_869[20]),
        .I1(tmp3_cast_mid144_cast_reg_780[20]),
        .O(\tmp3_mid1_reg_914[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_mid1_reg_914[27]_i_2 
       (.I0(add_ln840_1_reg_869[27]),
        .I1(tmp3_cast_mid144_cast_reg_780[27]),
        .O(\tmp3_mid1_reg_914[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_mid1_reg_914[27]_i_3 
       (.I0(add_ln840_1_reg_869[26]),
        .I1(tmp3_cast_mid144_cast_reg_780[26]),
        .O(\tmp3_mid1_reg_914[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_mid1_reg_914[27]_i_4 
       (.I0(add_ln840_1_reg_869[25]),
        .I1(tmp3_cast_mid144_cast_reg_780[25]),
        .O(\tmp3_mid1_reg_914[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_mid1_reg_914[27]_i_5 
       (.I0(add_ln840_1_reg_869[24]),
        .I1(tmp3_cast_mid144_cast_reg_780[24]),
        .O(\tmp3_mid1_reg_914[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_mid1_reg_914[31]_i_2 
       (.I0(add_ln840_1_reg_869[31]),
        .I1(tmp3_cast_mid144_cast_reg_780[31]),
        .O(\tmp3_mid1_reg_914[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_mid1_reg_914[31]_i_3 
       (.I0(add_ln840_1_reg_869[30]),
        .I1(tmp3_cast_mid144_cast_reg_780[30]),
        .O(\tmp3_mid1_reg_914[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_mid1_reg_914[31]_i_4 
       (.I0(add_ln840_1_reg_869[29]),
        .I1(tmp3_cast_mid144_cast_reg_780[29]),
        .O(\tmp3_mid1_reg_914[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_mid1_reg_914[31]_i_5 
       (.I0(add_ln840_1_reg_869[28]),
        .I1(tmp3_cast_mid144_cast_reg_780[28]),
        .O(\tmp3_mid1_reg_914[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp3_mid1_reg_914[32]_i_1 
       (.I0(select_ln1027_5_reg_861),
        .I1(p_mid136_reg_9080),
        .O(p_mid115_reg_9190));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_mid1_reg_914[3]_i_2 
       (.I0(add_ln840_1_reg_869[3]),
        .I1(tmp3_cast_mid144_cast_reg_780[3]),
        .O(\tmp3_mid1_reg_914[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_mid1_reg_914[3]_i_3 
       (.I0(add_ln840_1_reg_869[2]),
        .I1(tmp3_cast_mid144_cast_reg_780[2]),
        .O(\tmp3_mid1_reg_914[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_mid1_reg_914[3]_i_4 
       (.I0(add_ln840_1_reg_869[1]),
        .I1(tmp3_cast_mid144_cast_reg_780[1]),
        .O(\tmp3_mid1_reg_914[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_mid1_reg_914[3]_i_5 
       (.I0(add_ln840_1_reg_869[0]),
        .I1(tmp3_cast_mid144_cast_reg_780[0]),
        .O(\tmp3_mid1_reg_914[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_mid1_reg_914[7]_i_2 
       (.I0(add_ln840_1_reg_869[7]),
        .I1(tmp3_cast_mid144_cast_reg_780[7]),
        .O(\tmp3_mid1_reg_914[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_mid1_reg_914[7]_i_3 
       (.I0(add_ln840_1_reg_869[6]),
        .I1(tmp3_cast_mid144_cast_reg_780[6]),
        .O(\tmp3_mid1_reg_914[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_mid1_reg_914[7]_i_4 
       (.I0(add_ln840_1_reg_869[5]),
        .I1(tmp3_cast_mid144_cast_reg_780[5]),
        .O(\tmp3_mid1_reg_914[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_mid1_reg_914[7]_i_5 
       (.I0(add_ln840_1_reg_869[4]),
        .I1(tmp3_cast_mid144_cast_reg_780[4]),
        .O(\tmp3_mid1_reg_914[7]_i_5_n_0 ));
  FDRE \tmp3_mid1_reg_914_reg[0] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(tmp3_mid1_fu_488_p2[0]),
        .Q(tmp3_mid1_reg_914[0]),
        .R(1'b0));
  FDRE \tmp3_mid1_reg_914_reg[10] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(tmp3_mid1_fu_488_p2[10]),
        .Q(tmp3_mid1_reg_914[10]),
        .R(1'b0));
  FDRE \tmp3_mid1_reg_914_reg[11] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(tmp3_mid1_fu_488_p2[11]),
        .Q(tmp3_mid1_reg_914[11]),
        .R(1'b0));
  CARRY4 \tmp3_mid1_reg_914_reg[11]_i_1 
       (.CI(\tmp3_mid1_reg_914_reg[7]_i_1_n_0 ),
        .CO({\tmp3_mid1_reg_914_reg[11]_i_1_n_0 ,\tmp3_mid1_reg_914_reg[11]_i_1_n_1 ,\tmp3_mid1_reg_914_reg[11]_i_1_n_2 ,\tmp3_mid1_reg_914_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln840_1_reg_869[11:8]),
        .O(tmp3_mid1_fu_488_p2[11:8]),
        .S({\tmp3_mid1_reg_914[11]_i_2_n_0 ,\tmp3_mid1_reg_914[11]_i_3_n_0 ,\tmp3_mid1_reg_914[11]_i_4_n_0 ,\tmp3_mid1_reg_914[11]_i_5_n_0 }));
  FDRE \tmp3_mid1_reg_914_reg[12] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(tmp3_mid1_fu_488_p2[12]),
        .Q(tmp3_mid1_reg_914[12]),
        .R(1'b0));
  FDRE \tmp3_mid1_reg_914_reg[13] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(tmp3_mid1_fu_488_p2[13]),
        .Q(tmp3_mid1_reg_914[13]),
        .R(1'b0));
  FDRE \tmp3_mid1_reg_914_reg[14] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(tmp3_mid1_fu_488_p2[14]),
        .Q(tmp3_mid1_reg_914[14]),
        .R(1'b0));
  FDRE \tmp3_mid1_reg_914_reg[15] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(tmp3_mid1_fu_488_p2[15]),
        .Q(tmp3_mid1_reg_914[15]),
        .R(1'b0));
  CARRY4 \tmp3_mid1_reg_914_reg[15]_i_1 
       (.CI(\tmp3_mid1_reg_914_reg[11]_i_1_n_0 ),
        .CO({\tmp3_mid1_reg_914_reg[15]_i_1_n_0 ,\tmp3_mid1_reg_914_reg[15]_i_1_n_1 ,\tmp3_mid1_reg_914_reg[15]_i_1_n_2 ,\tmp3_mid1_reg_914_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln840_1_reg_869[15:12]),
        .O(tmp3_mid1_fu_488_p2[15:12]),
        .S({\tmp3_mid1_reg_914[15]_i_2_n_0 ,\tmp3_mid1_reg_914[15]_i_3_n_0 ,\tmp3_mid1_reg_914[15]_i_4_n_0 ,\tmp3_mid1_reg_914[15]_i_5_n_0 }));
  FDRE \tmp3_mid1_reg_914_reg[16] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(tmp3_mid1_fu_488_p2[16]),
        .Q(tmp3_mid1_reg_914[16]),
        .R(1'b0));
  FDRE \tmp3_mid1_reg_914_reg[17] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(tmp3_mid1_fu_488_p2[17]),
        .Q(tmp3_mid1_reg_914[17]),
        .R(1'b0));
  FDRE \tmp3_mid1_reg_914_reg[18] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(tmp3_mid1_fu_488_p2[18]),
        .Q(tmp3_mid1_reg_914[18]),
        .R(1'b0));
  FDRE \tmp3_mid1_reg_914_reg[19] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(tmp3_mid1_fu_488_p2[19]),
        .Q(tmp3_mid1_reg_914[19]),
        .R(1'b0));
  CARRY4 \tmp3_mid1_reg_914_reg[19]_i_1 
       (.CI(\tmp3_mid1_reg_914_reg[15]_i_1_n_0 ),
        .CO({\tmp3_mid1_reg_914_reg[19]_i_1_n_0 ,\tmp3_mid1_reg_914_reg[19]_i_1_n_1 ,\tmp3_mid1_reg_914_reg[19]_i_1_n_2 ,\tmp3_mid1_reg_914_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln840_1_reg_869[19:16]),
        .O(tmp3_mid1_fu_488_p2[19:16]),
        .S({\tmp3_mid1_reg_914[19]_i_2_n_0 ,\tmp3_mid1_reg_914[19]_i_3_n_0 ,\tmp3_mid1_reg_914[19]_i_4_n_0 ,\tmp3_mid1_reg_914[19]_i_5_n_0 }));
  FDRE \tmp3_mid1_reg_914_reg[1] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(tmp3_mid1_fu_488_p2[1]),
        .Q(tmp3_mid1_reg_914[1]),
        .R(1'b0));
  FDRE \tmp3_mid1_reg_914_reg[20] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(tmp3_mid1_fu_488_p2[20]),
        .Q(tmp3_mid1_reg_914[20]),
        .R(1'b0));
  FDRE \tmp3_mid1_reg_914_reg[21] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(tmp3_mid1_fu_488_p2[21]),
        .Q(tmp3_mid1_reg_914[21]),
        .R(1'b0));
  FDRE \tmp3_mid1_reg_914_reg[22] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(tmp3_mid1_fu_488_p2[22]),
        .Q(tmp3_mid1_reg_914[22]),
        .R(1'b0));
  FDRE \tmp3_mid1_reg_914_reg[23] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(tmp3_mid1_fu_488_p2[23]),
        .Q(tmp3_mid1_reg_914[23]),
        .R(1'b0));
  CARRY4 \tmp3_mid1_reg_914_reg[23]_i_1 
       (.CI(\tmp3_mid1_reg_914_reg[19]_i_1_n_0 ),
        .CO({\tmp3_mid1_reg_914_reg[23]_i_1_n_0 ,\tmp3_mid1_reg_914_reg[23]_i_1_n_1 ,\tmp3_mid1_reg_914_reg[23]_i_1_n_2 ,\tmp3_mid1_reg_914_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln840_1_reg_869[23:20]),
        .O(tmp3_mid1_fu_488_p2[23:20]),
        .S({\tmp3_mid1_reg_914[23]_i_2_n_0 ,\tmp3_mid1_reg_914[23]_i_3_n_0 ,\tmp3_mid1_reg_914[23]_i_4_n_0 ,\tmp3_mid1_reg_914[23]_i_5_n_0 }));
  FDRE \tmp3_mid1_reg_914_reg[24] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(tmp3_mid1_fu_488_p2[24]),
        .Q(tmp3_mid1_reg_914[24]),
        .R(1'b0));
  FDRE \tmp3_mid1_reg_914_reg[25] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(tmp3_mid1_fu_488_p2[25]),
        .Q(tmp3_mid1_reg_914[25]),
        .R(1'b0));
  FDRE \tmp3_mid1_reg_914_reg[26] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(tmp3_mid1_fu_488_p2[26]),
        .Q(tmp3_mid1_reg_914[26]),
        .R(1'b0));
  FDRE \tmp3_mid1_reg_914_reg[27] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(tmp3_mid1_fu_488_p2[27]),
        .Q(tmp3_mid1_reg_914[27]),
        .R(1'b0));
  CARRY4 \tmp3_mid1_reg_914_reg[27]_i_1 
       (.CI(\tmp3_mid1_reg_914_reg[23]_i_1_n_0 ),
        .CO({\tmp3_mid1_reg_914_reg[27]_i_1_n_0 ,\tmp3_mid1_reg_914_reg[27]_i_1_n_1 ,\tmp3_mid1_reg_914_reg[27]_i_1_n_2 ,\tmp3_mid1_reg_914_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln840_1_reg_869[27:24]),
        .O(tmp3_mid1_fu_488_p2[27:24]),
        .S({\tmp3_mid1_reg_914[27]_i_2_n_0 ,\tmp3_mid1_reg_914[27]_i_3_n_0 ,\tmp3_mid1_reg_914[27]_i_4_n_0 ,\tmp3_mid1_reg_914[27]_i_5_n_0 }));
  FDRE \tmp3_mid1_reg_914_reg[28] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(tmp3_mid1_fu_488_p2[28]),
        .Q(tmp3_mid1_reg_914[28]),
        .R(1'b0));
  FDRE \tmp3_mid1_reg_914_reg[29] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(tmp3_mid1_fu_488_p2[29]),
        .Q(tmp3_mid1_reg_914[29]),
        .R(1'b0));
  FDRE \tmp3_mid1_reg_914_reg[2] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(tmp3_mid1_fu_488_p2[2]),
        .Q(tmp3_mid1_reg_914[2]),
        .R(1'b0));
  FDRE \tmp3_mid1_reg_914_reg[30] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(tmp3_mid1_fu_488_p2[30]),
        .Q(tmp3_mid1_reg_914[30]),
        .R(1'b0));
  FDRE \tmp3_mid1_reg_914_reg[31] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(tmp3_mid1_fu_488_p2[31]),
        .Q(tmp3_mid1_reg_914[31]),
        .R(1'b0));
  CARRY4 \tmp3_mid1_reg_914_reg[31]_i_1 
       (.CI(\tmp3_mid1_reg_914_reg[27]_i_1_n_0 ),
        .CO({\tmp3_mid1_reg_914_reg[31]_i_1_n_0 ,\tmp3_mid1_reg_914_reg[31]_i_1_n_1 ,\tmp3_mid1_reg_914_reg[31]_i_1_n_2 ,\tmp3_mid1_reg_914_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln840_1_reg_869[31:28]),
        .O(tmp3_mid1_fu_488_p2[31:28]),
        .S({\tmp3_mid1_reg_914[31]_i_2_n_0 ,\tmp3_mid1_reg_914[31]_i_3_n_0 ,\tmp3_mid1_reg_914[31]_i_4_n_0 ,\tmp3_mid1_reg_914[31]_i_5_n_0 }));
  FDRE \tmp3_mid1_reg_914_reg[32] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(tmp3_mid1_fu_488_p2[32]),
        .Q(tmp3_mid1_reg_914[32]),
        .R(1'b0));
  CARRY4 \tmp3_mid1_reg_914_reg[32]_i_2 
       (.CI(\tmp3_mid1_reg_914_reg[31]_i_1_n_0 ),
        .CO({\NLW_tmp3_mid1_reg_914_reg[32]_i_2_CO_UNCONNECTED [3:1],tmp3_mid1_fu_488_p2[32]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp3_mid1_reg_914_reg[32]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \tmp3_mid1_reg_914_reg[3] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(tmp3_mid1_fu_488_p2[3]),
        .Q(tmp3_mid1_reg_914[3]),
        .R(1'b0));
  CARRY4 \tmp3_mid1_reg_914_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp3_mid1_reg_914_reg[3]_i_1_n_0 ,\tmp3_mid1_reg_914_reg[3]_i_1_n_1 ,\tmp3_mid1_reg_914_reg[3]_i_1_n_2 ,\tmp3_mid1_reg_914_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln840_1_reg_869[3:0]),
        .O(tmp3_mid1_fu_488_p2[3:0]),
        .S({\tmp3_mid1_reg_914[3]_i_2_n_0 ,\tmp3_mid1_reg_914[3]_i_3_n_0 ,\tmp3_mid1_reg_914[3]_i_4_n_0 ,\tmp3_mid1_reg_914[3]_i_5_n_0 }));
  FDRE \tmp3_mid1_reg_914_reg[4] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(tmp3_mid1_fu_488_p2[4]),
        .Q(tmp3_mid1_reg_914[4]),
        .R(1'b0));
  FDRE \tmp3_mid1_reg_914_reg[5] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(tmp3_mid1_fu_488_p2[5]),
        .Q(tmp3_mid1_reg_914[5]),
        .R(1'b0));
  FDRE \tmp3_mid1_reg_914_reg[6] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(tmp3_mid1_fu_488_p2[6]),
        .Q(tmp3_mid1_reg_914[6]),
        .R(1'b0));
  FDRE \tmp3_mid1_reg_914_reg[7] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(tmp3_mid1_fu_488_p2[7]),
        .Q(tmp3_mid1_reg_914[7]),
        .R(1'b0));
  CARRY4 \tmp3_mid1_reg_914_reg[7]_i_1 
       (.CI(\tmp3_mid1_reg_914_reg[3]_i_1_n_0 ),
        .CO({\tmp3_mid1_reg_914_reg[7]_i_1_n_0 ,\tmp3_mid1_reg_914_reg[7]_i_1_n_1 ,\tmp3_mid1_reg_914_reg[7]_i_1_n_2 ,\tmp3_mid1_reg_914_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln840_1_reg_869[7:4]),
        .O(tmp3_mid1_fu_488_p2[7:4]),
        .S({\tmp3_mid1_reg_914[7]_i_2_n_0 ,\tmp3_mid1_reg_914[7]_i_3_n_0 ,\tmp3_mid1_reg_914[7]_i_4_n_0 ,\tmp3_mid1_reg_914[7]_i_5_n_0 }));
  FDRE \tmp3_mid1_reg_914_reg[8] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(tmp3_mid1_fu_488_p2[8]),
        .Q(tmp3_mid1_reg_914[8]),
        .R(1'b0));
  FDRE \tmp3_mid1_reg_914_reg[9] 
       (.C(ap_clk),
        .CE(p_mid115_reg_9190),
        .D(tmp3_mid1_fu_488_p2[9]),
        .Q(tmp3_mid1_reg_914[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_903[11]_i_2 
       (.I0(cy_V_1_reg_803[11]),
        .I1(tmp3_cast_mid144_cast_reg_780[11]),
        .O(\tmp3_reg_903[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_903[11]_i_3 
       (.I0(cy_V_1_reg_803[10]),
        .I1(tmp3_cast_mid144_cast_reg_780[10]),
        .O(\tmp3_reg_903[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_903[11]_i_4 
       (.I0(cy_V_1_reg_803[9]),
        .I1(tmp3_cast_mid144_cast_reg_780[9]),
        .O(\tmp3_reg_903[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_903[11]_i_5 
       (.I0(cy_V_1_reg_803[8]),
        .I1(tmp3_cast_mid144_cast_reg_780[8]),
        .O(\tmp3_reg_903[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_903[15]_i_2 
       (.I0(cy_V_1_reg_803[15]),
        .I1(tmp3_cast_mid144_cast_reg_780[15]),
        .O(\tmp3_reg_903[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_903[15]_i_3 
       (.I0(cy_V_1_reg_803[14]),
        .I1(tmp3_cast_mid144_cast_reg_780[14]),
        .O(\tmp3_reg_903[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_903[15]_i_4 
       (.I0(cy_V_1_reg_803[13]),
        .I1(tmp3_cast_mid144_cast_reg_780[13]),
        .O(\tmp3_reg_903[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_903[15]_i_5 
       (.I0(cy_V_1_reg_803[12]),
        .I1(tmp3_cast_mid144_cast_reg_780[12]),
        .O(\tmp3_reg_903[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_903[19]_i_2 
       (.I0(cy_V_1_reg_803[19]),
        .I1(tmp3_cast_mid144_cast_reg_780[19]),
        .O(\tmp3_reg_903[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_903[19]_i_3 
       (.I0(cy_V_1_reg_803[18]),
        .I1(tmp3_cast_mid144_cast_reg_780[18]),
        .O(\tmp3_reg_903[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_903[19]_i_4 
       (.I0(cy_V_1_reg_803[17]),
        .I1(tmp3_cast_mid144_cast_reg_780[17]),
        .O(\tmp3_reg_903[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_903[19]_i_5 
       (.I0(cy_V_1_reg_803[16]),
        .I1(tmp3_cast_mid144_cast_reg_780[16]),
        .O(\tmp3_reg_903[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_903[23]_i_2 
       (.I0(cy_V_1_reg_803[23]),
        .I1(tmp3_cast_mid144_cast_reg_780[23]),
        .O(\tmp3_reg_903[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_903[23]_i_3 
       (.I0(cy_V_1_reg_803[22]),
        .I1(tmp3_cast_mid144_cast_reg_780[22]),
        .O(\tmp3_reg_903[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_903[23]_i_4 
       (.I0(cy_V_1_reg_803[21]),
        .I1(tmp3_cast_mid144_cast_reg_780[21]),
        .O(\tmp3_reg_903[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_903[23]_i_5 
       (.I0(cy_V_1_reg_803[20]),
        .I1(tmp3_cast_mid144_cast_reg_780[20]),
        .O(\tmp3_reg_903[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_903[27]_i_2 
       (.I0(cy_V_1_reg_803[27]),
        .I1(tmp3_cast_mid144_cast_reg_780[27]),
        .O(\tmp3_reg_903[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_903[27]_i_3 
       (.I0(cy_V_1_reg_803[26]),
        .I1(tmp3_cast_mid144_cast_reg_780[26]),
        .O(\tmp3_reg_903[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_903[27]_i_4 
       (.I0(cy_V_1_reg_803[25]),
        .I1(tmp3_cast_mid144_cast_reg_780[25]),
        .O(\tmp3_reg_903[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_903[27]_i_5 
       (.I0(cy_V_1_reg_803[24]),
        .I1(tmp3_cast_mid144_cast_reg_780[24]),
        .O(\tmp3_reg_903[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_903[31]_i_2 
       (.I0(cy_V_1_reg_803[31]),
        .I1(tmp3_cast_mid144_cast_reg_780[31]),
        .O(\tmp3_reg_903[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_903[31]_i_3 
       (.I0(cy_V_1_reg_803[30]),
        .I1(tmp3_cast_mid144_cast_reg_780[30]),
        .O(\tmp3_reg_903[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_903[31]_i_4 
       (.I0(cy_V_1_reg_803[29]),
        .I1(tmp3_cast_mid144_cast_reg_780[29]),
        .O(\tmp3_reg_903[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_903[31]_i_5 
       (.I0(cy_V_1_reg_803[28]),
        .I1(tmp3_cast_mid144_cast_reg_780[28]),
        .O(\tmp3_reg_903[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000008A008A8A)) 
    \tmp3_reg_903[32]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(gmem_ARREADY),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(gmem_RVALID),
        .I4(ap_enable_reg_pp0_iter7),
        .I5(\tmp3_reg_903[32]_i_3_n_0 ),
        .O(tmp3_reg_9030));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tmp3_reg_903[32]_i_3 
       (.I0(icmp_ln1027_2_reg_837),
        .I1(select_ln1027_5_reg_861),
        .O(\tmp3_reg_903[32]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_903[3]_i_2 
       (.I0(cy_V_1_reg_803[3]),
        .I1(tmp3_cast_mid144_cast_reg_780[3]),
        .O(\tmp3_reg_903[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_903[3]_i_3 
       (.I0(cy_V_1_reg_803[2]),
        .I1(tmp3_cast_mid144_cast_reg_780[2]),
        .O(\tmp3_reg_903[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_903[3]_i_4 
       (.I0(cy_V_1_reg_803[1]),
        .I1(tmp3_cast_mid144_cast_reg_780[1]),
        .O(\tmp3_reg_903[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_903[3]_i_5 
       (.I0(cy_V_1_reg_803[0]),
        .I1(tmp3_cast_mid144_cast_reg_780[0]),
        .O(\tmp3_reg_903[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_903[7]_i_2 
       (.I0(cy_V_1_reg_803[7]),
        .I1(tmp3_cast_mid144_cast_reg_780[7]),
        .O(\tmp3_reg_903[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_903[7]_i_3 
       (.I0(cy_V_1_reg_803[6]),
        .I1(tmp3_cast_mid144_cast_reg_780[6]),
        .O(\tmp3_reg_903[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_903[7]_i_4 
       (.I0(cy_V_1_reg_803[5]),
        .I1(tmp3_cast_mid144_cast_reg_780[5]),
        .O(\tmp3_reg_903[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_903[7]_i_5 
       (.I0(cy_V_1_reg_803[4]),
        .I1(tmp3_cast_mid144_cast_reg_780[4]),
        .O(\tmp3_reg_903[7]_i_5_n_0 ));
  FDRE \tmp3_reg_903_reg[0] 
       (.C(ap_clk),
        .CE(tmp3_reg_9030),
        .D(tmp3_fu_480_p2[0]),
        .Q(tmp3_reg_903[0]),
        .R(1'b0));
  FDRE \tmp3_reg_903_reg[10] 
       (.C(ap_clk),
        .CE(tmp3_reg_9030),
        .D(tmp3_fu_480_p2[10]),
        .Q(tmp3_reg_903[10]),
        .R(1'b0));
  FDRE \tmp3_reg_903_reg[11] 
       (.C(ap_clk),
        .CE(tmp3_reg_9030),
        .D(tmp3_fu_480_p2[11]),
        .Q(tmp3_reg_903[11]),
        .R(1'b0));
  CARRY4 \tmp3_reg_903_reg[11]_i_1 
       (.CI(\tmp3_reg_903_reg[7]_i_1_n_0 ),
        .CO({\tmp3_reg_903_reg[11]_i_1_n_0 ,\tmp3_reg_903_reg[11]_i_1_n_1 ,\tmp3_reg_903_reg[11]_i_1_n_2 ,\tmp3_reg_903_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(cy_V_1_reg_803[11:8]),
        .O(tmp3_fu_480_p2[11:8]),
        .S({\tmp3_reg_903[11]_i_2_n_0 ,\tmp3_reg_903[11]_i_3_n_0 ,\tmp3_reg_903[11]_i_4_n_0 ,\tmp3_reg_903[11]_i_5_n_0 }));
  FDRE \tmp3_reg_903_reg[12] 
       (.C(ap_clk),
        .CE(tmp3_reg_9030),
        .D(tmp3_fu_480_p2[12]),
        .Q(tmp3_reg_903[12]),
        .R(1'b0));
  FDRE \tmp3_reg_903_reg[13] 
       (.C(ap_clk),
        .CE(tmp3_reg_9030),
        .D(tmp3_fu_480_p2[13]),
        .Q(tmp3_reg_903[13]),
        .R(1'b0));
  FDRE \tmp3_reg_903_reg[14] 
       (.C(ap_clk),
        .CE(tmp3_reg_9030),
        .D(tmp3_fu_480_p2[14]),
        .Q(tmp3_reg_903[14]),
        .R(1'b0));
  FDRE \tmp3_reg_903_reg[15] 
       (.C(ap_clk),
        .CE(tmp3_reg_9030),
        .D(tmp3_fu_480_p2[15]),
        .Q(tmp3_reg_903[15]),
        .R(1'b0));
  CARRY4 \tmp3_reg_903_reg[15]_i_1 
       (.CI(\tmp3_reg_903_reg[11]_i_1_n_0 ),
        .CO({\tmp3_reg_903_reg[15]_i_1_n_0 ,\tmp3_reg_903_reg[15]_i_1_n_1 ,\tmp3_reg_903_reg[15]_i_1_n_2 ,\tmp3_reg_903_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(cy_V_1_reg_803[15:12]),
        .O(tmp3_fu_480_p2[15:12]),
        .S({\tmp3_reg_903[15]_i_2_n_0 ,\tmp3_reg_903[15]_i_3_n_0 ,\tmp3_reg_903[15]_i_4_n_0 ,\tmp3_reg_903[15]_i_5_n_0 }));
  FDRE \tmp3_reg_903_reg[16] 
       (.C(ap_clk),
        .CE(tmp3_reg_9030),
        .D(tmp3_fu_480_p2[16]),
        .Q(tmp3_reg_903[16]),
        .R(1'b0));
  FDRE \tmp3_reg_903_reg[17] 
       (.C(ap_clk),
        .CE(tmp3_reg_9030),
        .D(tmp3_fu_480_p2[17]),
        .Q(tmp3_reg_903[17]),
        .R(1'b0));
  FDRE \tmp3_reg_903_reg[18] 
       (.C(ap_clk),
        .CE(tmp3_reg_9030),
        .D(tmp3_fu_480_p2[18]),
        .Q(tmp3_reg_903[18]),
        .R(1'b0));
  FDRE \tmp3_reg_903_reg[19] 
       (.C(ap_clk),
        .CE(tmp3_reg_9030),
        .D(tmp3_fu_480_p2[19]),
        .Q(tmp3_reg_903[19]),
        .R(1'b0));
  CARRY4 \tmp3_reg_903_reg[19]_i_1 
       (.CI(\tmp3_reg_903_reg[15]_i_1_n_0 ),
        .CO({\tmp3_reg_903_reg[19]_i_1_n_0 ,\tmp3_reg_903_reg[19]_i_1_n_1 ,\tmp3_reg_903_reg[19]_i_1_n_2 ,\tmp3_reg_903_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(cy_V_1_reg_803[19:16]),
        .O(tmp3_fu_480_p2[19:16]),
        .S({\tmp3_reg_903[19]_i_2_n_0 ,\tmp3_reg_903[19]_i_3_n_0 ,\tmp3_reg_903[19]_i_4_n_0 ,\tmp3_reg_903[19]_i_5_n_0 }));
  FDRE \tmp3_reg_903_reg[1] 
       (.C(ap_clk),
        .CE(tmp3_reg_9030),
        .D(tmp3_fu_480_p2[1]),
        .Q(tmp3_reg_903[1]),
        .R(1'b0));
  FDRE \tmp3_reg_903_reg[20] 
       (.C(ap_clk),
        .CE(tmp3_reg_9030),
        .D(tmp3_fu_480_p2[20]),
        .Q(tmp3_reg_903[20]),
        .R(1'b0));
  FDRE \tmp3_reg_903_reg[21] 
       (.C(ap_clk),
        .CE(tmp3_reg_9030),
        .D(tmp3_fu_480_p2[21]),
        .Q(tmp3_reg_903[21]),
        .R(1'b0));
  FDRE \tmp3_reg_903_reg[22] 
       (.C(ap_clk),
        .CE(tmp3_reg_9030),
        .D(tmp3_fu_480_p2[22]),
        .Q(tmp3_reg_903[22]),
        .R(1'b0));
  FDRE \tmp3_reg_903_reg[23] 
       (.C(ap_clk),
        .CE(tmp3_reg_9030),
        .D(tmp3_fu_480_p2[23]),
        .Q(tmp3_reg_903[23]),
        .R(1'b0));
  CARRY4 \tmp3_reg_903_reg[23]_i_1 
       (.CI(\tmp3_reg_903_reg[19]_i_1_n_0 ),
        .CO({\tmp3_reg_903_reg[23]_i_1_n_0 ,\tmp3_reg_903_reg[23]_i_1_n_1 ,\tmp3_reg_903_reg[23]_i_1_n_2 ,\tmp3_reg_903_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(cy_V_1_reg_803[23:20]),
        .O(tmp3_fu_480_p2[23:20]),
        .S({\tmp3_reg_903[23]_i_2_n_0 ,\tmp3_reg_903[23]_i_3_n_0 ,\tmp3_reg_903[23]_i_4_n_0 ,\tmp3_reg_903[23]_i_5_n_0 }));
  FDRE \tmp3_reg_903_reg[24] 
       (.C(ap_clk),
        .CE(tmp3_reg_9030),
        .D(tmp3_fu_480_p2[24]),
        .Q(tmp3_reg_903[24]),
        .R(1'b0));
  FDRE \tmp3_reg_903_reg[25] 
       (.C(ap_clk),
        .CE(tmp3_reg_9030),
        .D(tmp3_fu_480_p2[25]),
        .Q(tmp3_reg_903[25]),
        .R(1'b0));
  FDRE \tmp3_reg_903_reg[26] 
       (.C(ap_clk),
        .CE(tmp3_reg_9030),
        .D(tmp3_fu_480_p2[26]),
        .Q(tmp3_reg_903[26]),
        .R(1'b0));
  FDRE \tmp3_reg_903_reg[27] 
       (.C(ap_clk),
        .CE(tmp3_reg_9030),
        .D(tmp3_fu_480_p2[27]),
        .Q(tmp3_reg_903[27]),
        .R(1'b0));
  CARRY4 \tmp3_reg_903_reg[27]_i_1 
       (.CI(\tmp3_reg_903_reg[23]_i_1_n_0 ),
        .CO({\tmp3_reg_903_reg[27]_i_1_n_0 ,\tmp3_reg_903_reg[27]_i_1_n_1 ,\tmp3_reg_903_reg[27]_i_1_n_2 ,\tmp3_reg_903_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(cy_V_1_reg_803[27:24]),
        .O(tmp3_fu_480_p2[27:24]),
        .S({\tmp3_reg_903[27]_i_2_n_0 ,\tmp3_reg_903[27]_i_3_n_0 ,\tmp3_reg_903[27]_i_4_n_0 ,\tmp3_reg_903[27]_i_5_n_0 }));
  FDRE \tmp3_reg_903_reg[28] 
       (.C(ap_clk),
        .CE(tmp3_reg_9030),
        .D(tmp3_fu_480_p2[28]),
        .Q(tmp3_reg_903[28]),
        .R(1'b0));
  FDRE \tmp3_reg_903_reg[29] 
       (.C(ap_clk),
        .CE(tmp3_reg_9030),
        .D(tmp3_fu_480_p2[29]),
        .Q(tmp3_reg_903[29]),
        .R(1'b0));
  FDRE \tmp3_reg_903_reg[2] 
       (.C(ap_clk),
        .CE(tmp3_reg_9030),
        .D(tmp3_fu_480_p2[2]),
        .Q(tmp3_reg_903[2]),
        .R(1'b0));
  FDRE \tmp3_reg_903_reg[30] 
       (.C(ap_clk),
        .CE(tmp3_reg_9030),
        .D(tmp3_fu_480_p2[30]),
        .Q(tmp3_reg_903[30]),
        .R(1'b0));
  FDRE \tmp3_reg_903_reg[31] 
       (.C(ap_clk),
        .CE(tmp3_reg_9030),
        .D(tmp3_fu_480_p2[31]),
        .Q(tmp3_reg_903[31]),
        .R(1'b0));
  CARRY4 \tmp3_reg_903_reg[31]_i_1 
       (.CI(\tmp3_reg_903_reg[27]_i_1_n_0 ),
        .CO({\tmp3_reg_903_reg[31]_i_1_n_0 ,\tmp3_reg_903_reg[31]_i_1_n_1 ,\tmp3_reg_903_reg[31]_i_1_n_2 ,\tmp3_reg_903_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(cy_V_1_reg_803[31:28]),
        .O(tmp3_fu_480_p2[31:28]),
        .S({\tmp3_reg_903[31]_i_2_n_0 ,\tmp3_reg_903[31]_i_3_n_0 ,\tmp3_reg_903[31]_i_4_n_0 ,\tmp3_reg_903[31]_i_5_n_0 }));
  FDRE \tmp3_reg_903_reg[32] 
       (.C(ap_clk),
        .CE(tmp3_reg_9030),
        .D(tmp3_fu_480_p2[32]),
        .Q(tmp3_reg_903[32]),
        .R(1'b0));
  CARRY4 \tmp3_reg_903_reg[32]_i_2 
       (.CI(\tmp3_reg_903_reg[31]_i_1_n_0 ),
        .CO({\NLW_tmp3_reg_903_reg[32]_i_2_CO_UNCONNECTED [3:1],tmp3_fu_480_p2[32]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp3_reg_903_reg[32]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \tmp3_reg_903_reg[3] 
       (.C(ap_clk),
        .CE(tmp3_reg_9030),
        .D(tmp3_fu_480_p2[3]),
        .Q(tmp3_reg_903[3]),
        .R(1'b0));
  CARRY4 \tmp3_reg_903_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp3_reg_903_reg[3]_i_1_n_0 ,\tmp3_reg_903_reg[3]_i_1_n_1 ,\tmp3_reg_903_reg[3]_i_1_n_2 ,\tmp3_reg_903_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(cy_V_1_reg_803[3:0]),
        .O(tmp3_fu_480_p2[3:0]),
        .S({\tmp3_reg_903[3]_i_2_n_0 ,\tmp3_reg_903[3]_i_3_n_0 ,\tmp3_reg_903[3]_i_4_n_0 ,\tmp3_reg_903[3]_i_5_n_0 }));
  FDRE \tmp3_reg_903_reg[4] 
       (.C(ap_clk),
        .CE(tmp3_reg_9030),
        .D(tmp3_fu_480_p2[4]),
        .Q(tmp3_reg_903[4]),
        .R(1'b0));
  FDRE \tmp3_reg_903_reg[5] 
       (.C(ap_clk),
        .CE(tmp3_reg_9030),
        .D(tmp3_fu_480_p2[5]),
        .Q(tmp3_reg_903[5]),
        .R(1'b0));
  FDRE \tmp3_reg_903_reg[6] 
       (.C(ap_clk),
        .CE(tmp3_reg_9030),
        .D(tmp3_fu_480_p2[6]),
        .Q(tmp3_reg_903[6]),
        .R(1'b0));
  FDRE \tmp3_reg_903_reg[7] 
       (.C(ap_clk),
        .CE(tmp3_reg_9030),
        .D(tmp3_fu_480_p2[7]),
        .Q(tmp3_reg_903[7]),
        .R(1'b0));
  CARRY4 \tmp3_reg_903_reg[7]_i_1 
       (.CI(\tmp3_reg_903_reg[3]_i_1_n_0 ),
        .CO({\tmp3_reg_903_reg[7]_i_1_n_0 ,\tmp3_reg_903_reg[7]_i_1_n_1 ,\tmp3_reg_903_reg[7]_i_1_n_2 ,\tmp3_reg_903_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(cy_V_1_reg_803[7:4]),
        .O(tmp3_fu_480_p2[7:4]),
        .S({\tmp3_reg_903[7]_i_2_n_0 ,\tmp3_reg_903[7]_i_3_n_0 ,\tmp3_reg_903[7]_i_4_n_0 ,\tmp3_reg_903[7]_i_5_n_0 }));
  FDRE \tmp3_reg_903_reg[8] 
       (.C(ap_clk),
        .CE(tmp3_reg_9030),
        .D(tmp3_fu_480_p2[8]),
        .Q(tmp3_reg_903[8]),
        .R(1'b0));
  FDRE \tmp3_reg_903_reg[9] 
       (.C(ap_clk),
        .CE(tmp3_reg_9030),
        .D(tmp3_fu_480_p2[9]),
        .Q(tmp3_reg_903[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_10
       (.I0(grp_fu_443_p_din0[7]),
        .I1(Q[3]),
        .I2(tmp_product[7]),
        .O(din0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_10__0
       (.I0(grp_fu_291_p_din0[7]),
        .I1(Q[3]),
        .I2(\convWidth_cast_cast_reg_785_reg[31]_0 [7]),
        .O(\iChannel_V_fu_124_reg[16]_0 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_11
       (.I0(grp_fu_443_p_din0[6]),
        .I1(Q[3]),
        .I2(tmp_product[6]),
        .O(din0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_11__0
       (.I0(grp_fu_291_p_din0[6]),
        .I1(Q[3]),
        .I2(\convWidth_cast_cast_reg_785_reg[31]_0 [6]),
        .O(\iChannel_V_fu_124_reg[16]_0 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_12
       (.I0(grp_fu_443_p_din0[5]),
        .I1(Q[3]),
        .I2(tmp_product[5]),
        .O(din0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_12__0
       (.I0(grp_fu_291_p_din0[5]),
        .I1(Q[3]),
        .I2(\convWidth_cast_cast_reg_785_reg[31]_0 [5]),
        .O(\iChannel_V_fu_124_reg[16]_0 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_13
       (.I0(grp_fu_443_p_din0[4]),
        .I1(Q[3]),
        .I2(tmp_product[4]),
        .O(din0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_13__0
       (.I0(grp_fu_291_p_din0[4]),
        .I1(Q[3]),
        .I2(\convWidth_cast_cast_reg_785_reg[31]_0 [4]),
        .O(\iChannel_V_fu_124_reg[16]_0 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_14
       (.I0(grp_fu_443_p_din0[3]),
        .I1(Q[3]),
        .I2(tmp_product[3]),
        .O(din0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_14__0
       (.I0(grp_fu_291_p_din0[3]),
        .I1(Q[3]),
        .I2(\convWidth_cast_cast_reg_785_reg[31]_0 [3]),
        .O(\iChannel_V_fu_124_reg[16]_0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_15
       (.I0(grp_fu_443_p_din0[2]),
        .I1(Q[3]),
        .I2(tmp_product[2]),
        .O(din0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_15__0
       (.I0(grp_fu_291_p_din0[2]),
        .I1(Q[3]),
        .I2(\convWidth_cast_cast_reg_785_reg[31]_0 [2]),
        .O(\iChannel_V_fu_124_reg[16]_0 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_16
       (.I0(grp_fu_443_p_din0[1]),
        .I1(Q[3]),
        .I2(tmp_product[1]),
        .O(din0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_16__0
       (.I0(grp_fu_291_p_din0[1]),
        .I1(Q[3]),
        .I2(\convWidth_cast_cast_reg_785_reg[31]_0 [1]),
        .O(\iChannel_V_fu_124_reg[16]_0 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_17
       (.I0(grp_fu_443_p_din0[0]),
        .I1(Q[3]),
        .I2(tmp_product[0]),
        .O(din0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_17__0
       (.I0(grp_fu_291_p_din0[0]),
        .I1(Q[3]),
        .I2(\convWidth_cast_cast_reg_785_reg[31]_0 [0]),
        .O(\iChannel_V_fu_124_reg[16]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_1__0
       (.I0(grp_fu_443_p_din0[16]),
        .I1(Q[3]),
        .I2(tmp_product[16]),
        .O(din0[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_1__1
       (.I0(grp_fu_291_p_din0[16]),
        .I1(Q[3]),
        .I2(\convWidth_cast_cast_reg_785_reg[31]_0 [16]),
        .O(\iChannel_V_fu_124_reg[16]_0 [16]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_2__0
       (.I0(grp_fu_443_p_din0[15]),
        .I1(Q[3]),
        .I2(tmp_product[15]),
        .O(din0[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_2__1
       (.I0(grp_fu_291_p_din0[15]),
        .I1(Q[3]),
        .I2(\convWidth_cast_cast_reg_785_reg[31]_0 [15]),
        .O(\iChannel_V_fu_124_reg[16]_0 [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_3__0
       (.I0(grp_fu_443_p_din0[14]),
        .I1(Q[3]),
        .I2(tmp_product[14]),
        .O(din0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_3__1
       (.I0(grp_fu_291_p_din0[14]),
        .I1(Q[3]),
        .I2(\convWidth_cast_cast_reg_785_reg[31]_0 [14]),
        .O(\iChannel_V_fu_124_reg[16]_0 [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_4__0
       (.I0(grp_fu_443_p_din0[13]),
        .I1(Q[3]),
        .I2(tmp_product[13]),
        .O(din0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_4__1
       (.I0(grp_fu_291_p_din0[13]),
        .I1(Q[3]),
        .I2(\convWidth_cast_cast_reg_785_reg[31]_0 [13]),
        .O(\iChannel_V_fu_124_reg[16]_0 [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_5__0
       (.I0(grp_fu_443_p_din0[12]),
        .I1(Q[3]),
        .I2(tmp_product[12]),
        .O(din0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_5__1
       (.I0(grp_fu_291_p_din0[12]),
        .I1(Q[3]),
        .I2(\convWidth_cast_cast_reg_785_reg[31]_0 [12]),
        .O(\iChannel_V_fu_124_reg[16]_0 [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_6
       (.I0(grp_fu_443_p_din0[11]),
        .I1(Q[3]),
        .I2(tmp_product[11]),
        .O(din0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_6__0
       (.I0(grp_fu_291_p_din0[11]),
        .I1(Q[3]),
        .I2(\convWidth_cast_cast_reg_785_reg[31]_0 [11]),
        .O(\iChannel_V_fu_124_reg[16]_0 [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_7
       (.I0(grp_fu_443_p_din0[10]),
        .I1(Q[3]),
        .I2(tmp_product[10]),
        .O(din0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_7__0
       (.I0(grp_fu_291_p_din0[10]),
        .I1(Q[3]),
        .I2(\convWidth_cast_cast_reg_785_reg[31]_0 [10]),
        .O(\iChannel_V_fu_124_reg[16]_0 [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_8
       (.I0(grp_fu_443_p_din0[9]),
        .I1(Q[3]),
        .I2(tmp_product[9]),
        .O(din0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_8__0
       (.I0(grp_fu_291_p_din0[9]),
        .I1(Q[3]),
        .I2(\convWidth_cast_cast_reg_785_reg[31]_0 [9]),
        .O(\iChannel_V_fu_124_reg[16]_0 [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_9
       (.I0(grp_fu_443_p_din0[8]),
        .I1(Q[3]),
        .I2(tmp_product[8]),
        .O(din0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_9__0
       (.I0(grp_fu_291_p_din0[8]),
        .I1(Q[3]),
        .I2(\convWidth_cast_cast_reg_785_reg[31]_0 [8]),
        .O(\iChannel_V_fu_124_reg[16]_0 [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_10__1
       (.I0(grp_fu_443_p_din0[22]),
        .I1(Q[3]),
        .I2(tmp_product[22]),
        .O(din0[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_10__2
       (.I0(grp_fu_291_p_din0[22]),
        .I1(Q[3]),
        .I2(\convWidth_cast_cast_reg_785_reg[31]_0 [22]),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_11__1
       (.I0(grp_fu_443_p_din0[21]),
        .I1(Q[3]),
        .I2(tmp_product[21]),
        .O(din0[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_11__2
       (.I0(grp_fu_291_p_din0[21]),
        .I1(Q[3]),
        .I2(\convWidth_cast_cast_reg_785_reg[31]_0 [21]),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_12__0
       (.I0(grp_fu_443_p_din0[20]),
        .I1(Q[3]),
        .I2(tmp_product[20]),
        .O(din0[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_12__1
       (.I0(grp_fu_291_p_din0[20]),
        .I1(Q[3]),
        .I2(\convWidth_cast_cast_reg_785_reg[31]_0 [20]),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_13__0
       (.I0(grp_fu_443_p_din0[19]),
        .I1(Q[3]),
        .I2(tmp_product[19]),
        .O(din0[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_13__1
       (.I0(grp_fu_291_p_din0[19]),
        .I1(Q[3]),
        .I2(\convWidth_cast_cast_reg_785_reg[31]_0 [19]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_14__0
       (.I0(grp_fu_443_p_din0[18]),
        .I1(Q[3]),
        .I2(tmp_product[18]),
        .O(din0[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_14__1
       (.I0(grp_fu_291_p_din0[18]),
        .I1(Q[3]),
        .I2(\convWidth_cast_cast_reg_785_reg[31]_0 [18]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_15__0
       (.I0(grp_fu_443_p_din0[17]),
        .I1(Q[3]),
        .I2(tmp_product[17]),
        .O(din0[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_15__1
       (.I0(grp_fu_291_p_din0[17]),
        .I1(Q[3]),
        .I2(\convWidth_cast_cast_reg_785_reg[31]_0 [17]),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_16__1
       (.I0(grp_fu_443_p_din1[16]),
        .I1(Q[3]),
        .I2(p_tmp_reg_0[16]),
        .O(din1[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_16__2
       (.I0(grp_fu_291_p_din1[16]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[16]),
        .O(\inputHeight_cast9_cast_reg_797_reg[16]_0 [16]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_17__1
       (.I0(grp_fu_443_p_din1[15]),
        .I1(Q[3]),
        .I2(p_tmp_reg_0[15]),
        .O(din1[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_17__2
       (.I0(grp_fu_291_p_din1[15]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[15]),
        .O(\inputHeight_cast9_cast_reg_797_reg[16]_0 [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_18__1
       (.I0(grp_fu_443_p_din1[14]),
        .I1(Q[3]),
        .I2(p_tmp_reg_0[14]),
        .O(din1[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_18__2
       (.I0(grp_fu_291_p_din1[14]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[14]),
        .O(\inputHeight_cast9_cast_reg_797_reg[16]_0 [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_19__1
       (.I0(grp_fu_443_p_din1[13]),
        .I1(Q[3]),
        .I2(p_tmp_reg_0[13]),
        .O(din1[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_19__2
       (.I0(grp_fu_291_p_din1[13]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[13]),
        .O(\inputHeight_cast9_cast_reg_797_reg[16]_0 [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_1__3
       (.I0(grp_fu_443_p_din0[31]),
        .I1(Q[3]),
        .I2(tmp_product[31]),
        .O(din0[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_1__4
       (.I0(grp_fu_291_p_din0[31]),
        .I1(Q[3]),
        .I2(\convWidth_cast_cast_reg_785_reg[31]_0 [31]),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_20__0
       (.I0(grp_fu_443_p_din1[12]),
        .I1(Q[3]),
        .I2(p_tmp_reg_0[12]),
        .O(din1[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_20__1
       (.I0(grp_fu_291_p_din1[12]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[12]),
        .O(\inputHeight_cast9_cast_reg_797_reg[16]_0 [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_21__0
       (.I0(grp_fu_443_p_din1[11]),
        .I1(Q[3]),
        .I2(p_tmp_reg_0[11]),
        .O(din1[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_21__1
       (.I0(grp_fu_291_p_din1[11]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[11]),
        .O(\inputHeight_cast9_cast_reg_797_reg[16]_0 [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_22__0
       (.I0(grp_fu_443_p_din1[10]),
        .I1(Q[3]),
        .I2(p_tmp_reg_0[10]),
        .O(din1[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_22__1
       (.I0(grp_fu_291_p_din1[10]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[10]),
        .O(\inputHeight_cast9_cast_reg_797_reg[16]_0 [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_23__0
       (.I0(grp_fu_443_p_din1[9]),
        .I1(Q[3]),
        .I2(p_tmp_reg_0[9]),
        .O(din1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_23__1
       (.I0(grp_fu_291_p_din1[9]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[9]),
        .O(\inputHeight_cast9_cast_reg_797_reg[16]_0 [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_24__1
       (.I0(grp_fu_443_p_din1[8]),
        .I1(Q[3]),
        .I2(p_tmp_reg_0[8]),
        .O(din1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_24__2
       (.I0(grp_fu_291_p_din1[8]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[8]),
        .O(\inputHeight_cast9_cast_reg_797_reg[16]_0 [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_25__0
       (.I0(grp_fu_443_p_din1[7]),
        .I1(Q[3]),
        .I2(p_tmp_reg_0[7]),
        .O(din1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_25__1
       (.I0(grp_fu_291_p_din1[7]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[7]),
        .O(\inputHeight_cast9_cast_reg_797_reg[16]_0 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_26__0
       (.I0(grp_fu_443_p_din1[6]),
        .I1(Q[3]),
        .I2(p_tmp_reg_0[6]),
        .O(din1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_26__1
       (.I0(grp_fu_291_p_din1[6]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[6]),
        .O(\inputHeight_cast9_cast_reg_797_reg[16]_0 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_27__0
       (.I0(grp_fu_443_p_din1[5]),
        .I1(Q[3]),
        .I2(p_tmp_reg_0[5]),
        .O(din1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_27__1
       (.I0(grp_fu_291_p_din1[5]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[5]),
        .O(\inputHeight_cast9_cast_reg_797_reg[16]_0 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_28
       (.I0(grp_fu_443_p_din1[4]),
        .I1(Q[3]),
        .I2(p_tmp_reg_0[4]),
        .O(din1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_28__0
       (.I0(grp_fu_291_p_din1[4]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[4]),
        .O(\inputHeight_cast9_cast_reg_797_reg[16]_0 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_29
       (.I0(grp_fu_443_p_din1[3]),
        .I1(Q[3]),
        .I2(p_tmp_reg_0[3]),
        .O(din1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_29__0
       (.I0(grp_fu_291_p_din1[3]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[3]),
        .O(\inputHeight_cast9_cast_reg_797_reg[16]_0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_2__3
       (.I0(grp_fu_443_p_din0[30]),
        .I1(Q[3]),
        .I2(tmp_product[30]),
        .O(din0[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_2__4
       (.I0(grp_fu_291_p_din0[30]),
        .I1(Q[3]),
        .I2(\convWidth_cast_cast_reg_785_reg[31]_0 [30]),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_30
       (.I0(grp_fu_443_p_din1[2]),
        .I1(Q[3]),
        .I2(p_tmp_reg_0[2]),
        .O(din1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_30__0
       (.I0(grp_fu_291_p_din1[2]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[2]),
        .O(\inputHeight_cast9_cast_reg_797_reg[16]_0 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_31
       (.I0(grp_fu_443_p_din1[1]),
        .I1(Q[3]),
        .I2(p_tmp_reg_0[1]),
        .O(din1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_31__0
       (.I0(grp_fu_291_p_din1[1]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[1]),
        .O(\inputHeight_cast9_cast_reg_797_reg[16]_0 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_32
       (.I0(grp_fu_443_p_din1[0]),
        .I1(Q[3]),
        .I2(p_tmp_reg_0[0]),
        .O(din1[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_32__0
       (.I0(grp_fu_291_p_din1[0]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[0]),
        .O(\inputHeight_cast9_cast_reg_797_reg[16]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_3__3
       (.I0(grp_fu_443_p_din0[29]),
        .I1(Q[3]),
        .I2(tmp_product[29]),
        .O(din0[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_3__4
       (.I0(grp_fu_291_p_din0[29]),
        .I1(Q[3]),
        .I2(\convWidth_cast_cast_reg_785_reg[31]_0 [29]),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_4__2
       (.I0(grp_fu_443_p_din0[28]),
        .I1(Q[3]),
        .I2(tmp_product[28]),
        .O(din0[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_4__3
       (.I0(grp_fu_291_p_din0[28]),
        .I1(Q[3]),
        .I2(\convWidth_cast_cast_reg_785_reg[31]_0 [28]),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_5__0
       (.I0(grp_fu_443_p_din0[27]),
        .I1(Q[3]),
        .I2(tmp_product[27]),
        .O(din0[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_5__1
       (.I0(grp_fu_291_p_din0[27]),
        .I1(Q[3]),
        .I2(\convWidth_cast_cast_reg_785_reg[31]_0 [27]),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_6__0
       (.I0(grp_fu_443_p_din0[26]),
        .I1(Q[3]),
        .I2(tmp_product[26]),
        .O(din0[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_6__1
       (.I0(grp_fu_291_p_din0[26]),
        .I1(Q[3]),
        .I2(\convWidth_cast_cast_reg_785_reg[31]_0 [26]),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_7__0
       (.I0(grp_fu_443_p_din0[25]),
        .I1(Q[3]),
        .I2(tmp_product[25]),
        .O(din0[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_7__1
       (.I0(grp_fu_291_p_din0[25]),
        .I1(Q[3]),
        .I2(\convWidth_cast_cast_reg_785_reg[31]_0 [25]),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_8__1
       (.I0(grp_fu_443_p_din0[24]),
        .I1(Q[3]),
        .I2(tmp_product[24]),
        .O(din0[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_8__2
       (.I0(grp_fu_291_p_din0[24]),
        .I1(Q[3]),
        .I2(\convWidth_cast_cast_reg_785_reg[31]_0 [24]),
        .O(A[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_9__1
       (.I0(grp_fu_443_p_din0[23]),
        .I1(Q[3]),
        .I2(tmp_product[23]),
        .O(din0[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_9__2
       (.I0(grp_fu_291_p_din0[23]),
        .I1(Q[3]),
        .I2(\convWidth_cast_cast_reg_785_reg[31]_0 [23]),
        .O(A[6]));
  FDRE \trunc_ln1_reg_981_reg[0] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg__1_1[20]),
        .Q(trunc_ln1_reg_981[0]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_981_reg[10] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg__1_1[30]),
        .Q(trunc_ln1_reg_981[10]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_981_reg[11] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg__1_1[31]),
        .Q(trunc_ln1_reg_981[11]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_981_reg[12] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg__1_1[32]),
        .Q(trunc_ln1_reg_981[12]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_981_reg[13] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg__1_1[33]),
        .Q(trunc_ln1_reg_981[13]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_981_reg[14] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg__1_1[34]),
        .Q(trunc_ln1_reg_981[14]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_981_reg[15] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg__1_1[35]),
        .Q(trunc_ln1_reg_981[15]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_981_reg[16] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg__1_1[36]),
        .Q(trunc_ln1_reg_981[16]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_981_reg[17] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg__1_1[37]),
        .Q(trunc_ln1_reg_981[17]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_981_reg[18] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg__1_1[38]),
        .Q(trunc_ln1_reg_981[18]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_981_reg[19] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg__1_1[39]),
        .Q(trunc_ln1_reg_981[19]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_981_reg[1] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg__1_1[21]),
        .Q(trunc_ln1_reg_981[1]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_981_reg[20] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg__1_1[40]),
        .Q(trunc_ln1_reg_981[20]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_981_reg[21] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg__1_1[41]),
        .Q(trunc_ln1_reg_981[21]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_981_reg[22] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg__1_1[42]),
        .Q(trunc_ln1_reg_981[22]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_981_reg[23] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg__1_1[43]),
        .Q(trunc_ln1_reg_981[23]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_981_reg[24] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg__1_1[44]),
        .Q(trunc_ln1_reg_981[24]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_981_reg[25] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg__1_1[45]),
        .Q(trunc_ln1_reg_981[25]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_981_reg[26] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg__1_1[46]),
        .Q(trunc_ln1_reg_981[26]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_981_reg[27] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg__1_1[47]),
        .Q(trunc_ln1_reg_981[27]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_981_reg[28] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg__1_1[48]),
        .Q(trunc_ln1_reg_981[28]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_981_reg[29] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg__1_1[49]),
        .Q(trunc_ln1_reg_981[29]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_981_reg[2] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg__1_1[22]),
        .Q(trunc_ln1_reg_981[2]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_981_reg[30] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg__1_1[50]),
        .Q(trunc_ln1_reg_981[30]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_981_reg[31] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg__1_1[51]),
        .Q(trunc_ln1_reg_981[31]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_981_reg[3] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg__1_1[23]),
        .Q(trunc_ln1_reg_981[3]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_981_reg[4] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg__1_1[24]),
        .Q(trunc_ln1_reg_981[4]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_981_reg[5] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg__1_1[25]),
        .Q(trunc_ln1_reg_981[5]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_981_reg[6] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg__1_1[26]),
        .Q(trunc_ln1_reg_981[6]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_981_reg[7] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg__1_1[27]),
        .Q(trunc_ln1_reg_981[7]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_981_reg[8] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg__1_1[28]),
        .Q(trunc_ln1_reg_981[8]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_981_reg[9] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(p_tmp_reg__1_1[29]),
        .Q(trunc_ln1_reg_981[9]),
        .R(1'b0));
  FDRE \x_V_cast13_cast_reg_770_reg[0] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\x_V_cast13_cast_reg_770_reg[31]_0 [0]),
        .Q(x_V_cast13_cast_reg_770[0]),
        .R(1'b0));
  FDRE \x_V_cast13_cast_reg_770_reg[10] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\x_V_cast13_cast_reg_770_reg[31]_0 [10]),
        .Q(x_V_cast13_cast_reg_770[10]),
        .R(1'b0));
  FDRE \x_V_cast13_cast_reg_770_reg[11] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\x_V_cast13_cast_reg_770_reg[31]_0 [11]),
        .Q(x_V_cast13_cast_reg_770[11]),
        .R(1'b0));
  FDRE \x_V_cast13_cast_reg_770_reg[12] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\x_V_cast13_cast_reg_770_reg[31]_0 [12]),
        .Q(x_V_cast13_cast_reg_770[12]),
        .R(1'b0));
  FDRE \x_V_cast13_cast_reg_770_reg[13] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\x_V_cast13_cast_reg_770_reg[31]_0 [13]),
        .Q(x_V_cast13_cast_reg_770[13]),
        .R(1'b0));
  FDRE \x_V_cast13_cast_reg_770_reg[14] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\x_V_cast13_cast_reg_770_reg[31]_0 [14]),
        .Q(x_V_cast13_cast_reg_770[14]),
        .R(1'b0));
  FDRE \x_V_cast13_cast_reg_770_reg[15] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\x_V_cast13_cast_reg_770_reg[31]_0 [15]),
        .Q(x_V_cast13_cast_reg_770[15]),
        .R(1'b0));
  FDRE \x_V_cast13_cast_reg_770_reg[16] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\x_V_cast13_cast_reg_770_reg[31]_0 [16]),
        .Q(x_V_cast13_cast_reg_770[16]),
        .R(1'b0));
  FDRE \x_V_cast13_cast_reg_770_reg[17] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\x_V_cast13_cast_reg_770_reg[31]_0 [17]),
        .Q(x_V_cast13_cast_reg_770[17]),
        .R(1'b0));
  FDRE \x_V_cast13_cast_reg_770_reg[18] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\x_V_cast13_cast_reg_770_reg[31]_0 [18]),
        .Q(x_V_cast13_cast_reg_770[18]),
        .R(1'b0));
  FDRE \x_V_cast13_cast_reg_770_reg[19] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\x_V_cast13_cast_reg_770_reg[31]_0 [19]),
        .Q(x_V_cast13_cast_reg_770[19]),
        .R(1'b0));
  FDRE \x_V_cast13_cast_reg_770_reg[1] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\x_V_cast13_cast_reg_770_reg[31]_0 [1]),
        .Q(x_V_cast13_cast_reg_770[1]),
        .R(1'b0));
  FDRE \x_V_cast13_cast_reg_770_reg[20] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\x_V_cast13_cast_reg_770_reg[31]_0 [20]),
        .Q(x_V_cast13_cast_reg_770[20]),
        .R(1'b0));
  FDRE \x_V_cast13_cast_reg_770_reg[21] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\x_V_cast13_cast_reg_770_reg[31]_0 [21]),
        .Q(x_V_cast13_cast_reg_770[21]),
        .R(1'b0));
  FDRE \x_V_cast13_cast_reg_770_reg[22] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\x_V_cast13_cast_reg_770_reg[31]_0 [22]),
        .Q(x_V_cast13_cast_reg_770[22]),
        .R(1'b0));
  FDRE \x_V_cast13_cast_reg_770_reg[23] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\x_V_cast13_cast_reg_770_reg[31]_0 [23]),
        .Q(x_V_cast13_cast_reg_770[23]),
        .R(1'b0));
  FDRE \x_V_cast13_cast_reg_770_reg[24] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\x_V_cast13_cast_reg_770_reg[31]_0 [24]),
        .Q(x_V_cast13_cast_reg_770[24]),
        .R(1'b0));
  FDRE \x_V_cast13_cast_reg_770_reg[25] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\x_V_cast13_cast_reg_770_reg[31]_0 [25]),
        .Q(x_V_cast13_cast_reg_770[25]),
        .R(1'b0));
  FDRE \x_V_cast13_cast_reg_770_reg[26] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\x_V_cast13_cast_reg_770_reg[31]_0 [26]),
        .Q(x_V_cast13_cast_reg_770[26]),
        .R(1'b0));
  FDRE \x_V_cast13_cast_reg_770_reg[27] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\x_V_cast13_cast_reg_770_reg[31]_0 [27]),
        .Q(x_V_cast13_cast_reg_770[27]),
        .R(1'b0));
  FDRE \x_V_cast13_cast_reg_770_reg[28] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\x_V_cast13_cast_reg_770_reg[31]_0 [28]),
        .Q(x_V_cast13_cast_reg_770[28]),
        .R(1'b0));
  FDRE \x_V_cast13_cast_reg_770_reg[29] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\x_V_cast13_cast_reg_770_reg[31]_0 [29]),
        .Q(x_V_cast13_cast_reg_770[29]),
        .R(1'b0));
  FDRE \x_V_cast13_cast_reg_770_reg[2] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\x_V_cast13_cast_reg_770_reg[31]_0 [2]),
        .Q(x_V_cast13_cast_reg_770[2]),
        .R(1'b0));
  FDRE \x_V_cast13_cast_reg_770_reg[30] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\x_V_cast13_cast_reg_770_reg[31]_0 [30]),
        .Q(x_V_cast13_cast_reg_770[30]),
        .R(1'b0));
  FDRE \x_V_cast13_cast_reg_770_reg[31] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\x_V_cast13_cast_reg_770_reg[31]_0 [31]),
        .Q(x_V_cast13_cast_reg_770[31]),
        .R(1'b0));
  FDRE \x_V_cast13_cast_reg_770_reg[3] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\x_V_cast13_cast_reg_770_reg[31]_0 [3]),
        .Q(x_V_cast13_cast_reg_770[3]),
        .R(1'b0));
  FDRE \x_V_cast13_cast_reg_770_reg[4] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\x_V_cast13_cast_reg_770_reg[31]_0 [4]),
        .Q(x_V_cast13_cast_reg_770[4]),
        .R(1'b0));
  FDRE \x_V_cast13_cast_reg_770_reg[5] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\x_V_cast13_cast_reg_770_reg[31]_0 [5]),
        .Q(x_V_cast13_cast_reg_770[5]),
        .R(1'b0));
  FDRE \x_V_cast13_cast_reg_770_reg[6] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\x_V_cast13_cast_reg_770_reg[31]_0 [6]),
        .Q(x_V_cast13_cast_reg_770[6]),
        .R(1'b0));
  FDRE \x_V_cast13_cast_reg_770_reg[7] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\x_V_cast13_cast_reg_770_reg[31]_0 [7]),
        .Q(x_V_cast13_cast_reg_770[7]),
        .R(1'b0));
  FDRE \x_V_cast13_cast_reg_770_reg[8] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\x_V_cast13_cast_reg_770_reg[31]_0 [8]),
        .Q(x_V_cast13_cast_reg_770[8]),
        .R(1'b0));
  FDRE \x_V_cast13_cast_reg_770_reg[9] 
       (.C(ap_clk),
        .CE(cy_V_fu_1161),
        .D(\x_V_cast13_cast_reg_770_reg[31]_0 [9]),
        .Q(x_V_cast13_cast_reg_770[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_control_s_axi" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_control_s_axi
   (CO,
    D,
    SR,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    input_r,
    output_r,
    filters,
    numChannels,
    int_numFilters,
    \int_numFilters_reg[31]_0 ,
    inputWidth,
    inputHeight,
    convWidth,
    int_convWidth,
    \int_convWidth_reg[31]_0 ,
    convHeight,
    int_convHeight,
    \int_convHeight_reg[31]_0 ,
    s_axi_control_RDATA,
    interrupt,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    \ap_CS_fsm_reg[1]_2 ,
    \ap_CS_fsm_reg[1]_3 ,
    Q,
    int_ap_start_reg_i_2_0,
    int_ap_start_reg_i_2_1,
    s_axi_control_ARVALID,
    s_axi_control_ARADDR,
    int_task_ap_done_reg_0,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_WDATA,
    s_axi_control_WVALID,
    s_axi_control_WSTRB,
    s_axi_control_BREADY,
    s_axi_control_AWVALID,
    s_axi_control_RREADY);
  output [0:0]CO;
  output [1:0]D;
  output [0:0]SR;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output [62:0]input_r;
  output [63:0]output_r;
  output [62:0]filters;
  output [31:0]numChannels;
  output int_numFilters;
  output [31:0]\int_numFilters_reg[31]_0 ;
  output [31:0]inputWidth;
  output [31:0]inputHeight;
  output [31:0]convWidth;
  output int_convWidth;
  output [31:0]\int_convWidth_reg[31]_0 ;
  output [31:0]convHeight;
  output int_convHeight;
  output [31:0]\int_convHeight_reg[31]_0 ;
  output [31:0]s_axi_control_RDATA;
  output interrupt;
  input \ap_CS_fsm_reg[1] ;
  input \ap_CS_fsm_reg[1]_0 ;
  input \ap_CS_fsm_reg[1]_1 ;
  input \ap_CS_fsm_reg[1]_2 ;
  input \ap_CS_fsm_reg[1]_3 ;
  input [1:0]Q;
  input [64:0]int_ap_start_reg_i_2_0;
  input [64:0]int_ap_start_reg_i_2_1;
  input s_axi_control_ARVALID;
  input [6:0]s_axi_control_ARADDR;
  input [0:0]int_task_ap_done_reg_0;
  input ap_clk;
  input [6:0]s_axi_control_AWADDR;
  input [31:0]s_axi_control_WDATA;
  input s_axi_control_WVALID;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_BREADY;
  input s_axi_control_AWVALID;
  input s_axi_control_RREADY;

  wire [0:0]CO;
  wire [1:0]D;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire \ap_CS_fsm_reg[1]_3 ;
  wire ap_clk;
  wire ap_idle;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire [31:0]convHeight;
  wire [31:0]convWidth;
  wire [62:0]filters;
  wire [31:0]inputHeight;
  wire [31:0]inputWidth;
  wire [62:0]input_r;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start1;
  wire int_ap_start_i_10_n_0;
  wire int_ap_start_i_11_n_0;
  wire int_ap_start_i_13_n_0;
  wire int_ap_start_i_14_n_0;
  wire int_ap_start_i_15_n_0;
  wire int_ap_start_i_16_n_0;
  wire int_ap_start_i_18_n_0;
  wire int_ap_start_i_19_n_0;
  wire int_ap_start_i_1_n_0;
  wire int_ap_start_i_20_n_0;
  wire int_ap_start_i_21_n_0;
  wire int_ap_start_i_23_n_0;
  wire int_ap_start_i_24_n_0;
  wire int_ap_start_i_25_n_0;
  wire int_ap_start_i_26_n_0;
  wire int_ap_start_i_27_n_0;
  wire int_ap_start_i_28_n_0;
  wire int_ap_start_i_29_n_0;
  wire int_ap_start_i_30_n_0;
  wire int_ap_start_i_5_n_0;
  wire int_ap_start_i_6_n_0;
  wire int_ap_start_i_8_n_0;
  wire int_ap_start_i_9_n_0;
  wire int_ap_start_reg_i_12_n_0;
  wire int_ap_start_reg_i_12_n_1;
  wire int_ap_start_reg_i_12_n_2;
  wire int_ap_start_reg_i_12_n_3;
  wire int_ap_start_reg_i_17_n_0;
  wire int_ap_start_reg_i_17_n_1;
  wire int_ap_start_reg_i_17_n_2;
  wire int_ap_start_reg_i_17_n_3;
  wire int_ap_start_reg_i_22_n_0;
  wire int_ap_start_reg_i_22_n_1;
  wire int_ap_start_reg_i_22_n_2;
  wire int_ap_start_reg_i_22_n_3;
  wire [64:0]int_ap_start_reg_i_2_0;
  wire [64:0]int_ap_start_reg_i_2_1;
  wire int_ap_start_reg_i_2_n_3;
  wire int_ap_start_reg_i_4_n_0;
  wire int_ap_start_reg_i_4_n_1;
  wire int_ap_start_reg_i_4_n_2;
  wire int_ap_start_reg_i_4_n_3;
  wire int_ap_start_reg_i_7_n_0;
  wire int_ap_start_reg_i_7_n_1;
  wire int_ap_start_reg_i_7_n_2;
  wire int_ap_start_reg_i_7_n_3;
  wire int_auto_restart_i_1_n_0;
  wire int_convHeight;
  wire [31:0]\int_convHeight_reg[31]_0 ;
  wire int_convWidth;
  wire \int_convWidth[31]_i_3_n_0 ;
  wire [31:0]\int_convWidth_reg[31]_0 ;
  wire int_filters;
  wire int_filters23_out;
  wire \int_filters[31]_i_3_n_0 ;
  wire \int_filters_reg_n_0_[0] ;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire int_ier11_out;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire int_inputHeight;
  wire int_inputWidth;
  wire \int_inputWidth[31]_i_3_n_0 ;
  wire int_input_r;
  wire int_input_r15_out;
  wire \int_input_r[31]_i_3_n_0 ;
  wire \int_input_r[31]_i_4_n_0 ;
  wire \int_input_r[63]_i_3_n_0 ;
  wire \int_input_r_reg_n_0_[0] ;
  wire int_interrupt0;
  wire int_isr8_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire int_numChannels;
  wire \int_numChannels[31]_i_3_n_0 ;
  wire \int_numChannels[31]_i_4_n_0 ;
  wire int_numFilters;
  wire [31:0]\int_numFilters_reg[31]_0 ;
  wire int_output_r;
  wire int_output_r19_out;
  wire \int_output_r[31]_i_3_n_0 ;
  wire \int_output_r[63]_i_3_n_0 ;
  wire \int_output_r[63]_i_4_n_0 ;
  wire int_task_ap_done;
  wire int_task_ap_done0;
  wire int_task_ap_done_i_1_n_0;
  wire int_task_ap_done_i_2_n_0;
  wire int_task_ap_done_i_4_n_0;
  wire int_task_ap_done_i_5_n_0;
  wire [0:0]int_task_ap_done_reg_0;
  wire interrupt;
  wire [31:0]numChannels;
  wire [31:0]numFilters;
  wire [31:0]or10_out;
  wire [31:0]or1_out;
  wire [31:0]or2_out;
  wire [31:0]or4_out;
  wire [31:0]or5_out;
  wire [31:0]or6_out;
  wire [31:0]or7_out;
  wire [31:0]or8_out;
  wire [31:0]or9_out;
  wire [63:0]output_r;
  wire [1:0]p_12_in;
  wire [0:0]p_13_in;
  wire [7:2]p_14_in;
  wire p_1_in;
  wire p_32_in;
  wire \rdata_data[0]_i_1_n_0 ;
  wire \rdata_data[0]_i_2_n_0 ;
  wire \rdata_data[0]_i_3_n_0 ;
  wire \rdata_data[0]_i_4_n_0 ;
  wire \rdata_data[0]_i_5_n_0 ;
  wire \rdata_data[0]_i_6_n_0 ;
  wire \rdata_data[0]_i_7_n_0 ;
  wire \rdata_data[10]_i_1_n_0 ;
  wire \rdata_data[10]_i_2_n_0 ;
  wire \rdata_data[10]_i_3_n_0 ;
  wire \rdata_data[10]_i_4_n_0 ;
  wire \rdata_data[10]_i_5_n_0 ;
  wire \rdata_data[11]_i_1_n_0 ;
  wire \rdata_data[11]_i_2_n_0 ;
  wire \rdata_data[11]_i_3_n_0 ;
  wire \rdata_data[11]_i_4_n_0 ;
  wire \rdata_data[11]_i_5_n_0 ;
  wire \rdata_data[12]_i_1_n_0 ;
  wire \rdata_data[12]_i_2_n_0 ;
  wire \rdata_data[12]_i_3_n_0 ;
  wire \rdata_data[12]_i_4_n_0 ;
  wire \rdata_data[12]_i_5_n_0 ;
  wire \rdata_data[13]_i_1_n_0 ;
  wire \rdata_data[13]_i_2_n_0 ;
  wire \rdata_data[13]_i_3_n_0 ;
  wire \rdata_data[13]_i_4_n_0 ;
  wire \rdata_data[13]_i_5_n_0 ;
  wire \rdata_data[14]_i_1_n_0 ;
  wire \rdata_data[14]_i_2_n_0 ;
  wire \rdata_data[14]_i_3_n_0 ;
  wire \rdata_data[14]_i_4_n_0 ;
  wire \rdata_data[14]_i_5_n_0 ;
  wire \rdata_data[15]_i_1_n_0 ;
  wire \rdata_data[15]_i_2_n_0 ;
  wire \rdata_data[15]_i_3_n_0 ;
  wire \rdata_data[15]_i_4_n_0 ;
  wire \rdata_data[15]_i_5_n_0 ;
  wire \rdata_data[16]_i_1_n_0 ;
  wire \rdata_data[16]_i_2_n_0 ;
  wire \rdata_data[16]_i_3_n_0 ;
  wire \rdata_data[16]_i_4_n_0 ;
  wire \rdata_data[16]_i_5_n_0 ;
  wire \rdata_data[17]_i_1_n_0 ;
  wire \rdata_data[17]_i_2_n_0 ;
  wire \rdata_data[17]_i_3_n_0 ;
  wire \rdata_data[17]_i_4_n_0 ;
  wire \rdata_data[17]_i_5_n_0 ;
  wire \rdata_data[18]_i_1_n_0 ;
  wire \rdata_data[18]_i_2_n_0 ;
  wire \rdata_data[18]_i_3_n_0 ;
  wire \rdata_data[18]_i_4_n_0 ;
  wire \rdata_data[18]_i_5_n_0 ;
  wire \rdata_data[19]_i_1_n_0 ;
  wire \rdata_data[19]_i_2_n_0 ;
  wire \rdata_data[19]_i_3_n_0 ;
  wire \rdata_data[19]_i_4_n_0 ;
  wire \rdata_data[19]_i_5_n_0 ;
  wire \rdata_data[1]_i_10_n_0 ;
  wire \rdata_data[1]_i_1_n_0 ;
  wire \rdata_data[1]_i_2_n_0 ;
  wire \rdata_data[1]_i_3_n_0 ;
  wire \rdata_data[1]_i_4_n_0 ;
  wire \rdata_data[1]_i_5_n_0 ;
  wire \rdata_data[1]_i_6_n_0 ;
  wire \rdata_data[1]_i_7_n_0 ;
  wire \rdata_data[1]_i_8_n_0 ;
  wire \rdata_data[1]_i_9_n_0 ;
  wire \rdata_data[20]_i_1_n_0 ;
  wire \rdata_data[20]_i_2_n_0 ;
  wire \rdata_data[20]_i_3_n_0 ;
  wire \rdata_data[20]_i_4_n_0 ;
  wire \rdata_data[20]_i_5_n_0 ;
  wire \rdata_data[21]_i_1_n_0 ;
  wire \rdata_data[21]_i_2_n_0 ;
  wire \rdata_data[21]_i_3_n_0 ;
  wire \rdata_data[21]_i_4_n_0 ;
  wire \rdata_data[21]_i_5_n_0 ;
  wire \rdata_data[22]_i_1_n_0 ;
  wire \rdata_data[22]_i_2_n_0 ;
  wire \rdata_data[22]_i_3_n_0 ;
  wire \rdata_data[22]_i_4_n_0 ;
  wire \rdata_data[22]_i_5_n_0 ;
  wire \rdata_data[23]_i_1_n_0 ;
  wire \rdata_data[23]_i_2_n_0 ;
  wire \rdata_data[23]_i_3_n_0 ;
  wire \rdata_data[23]_i_4_n_0 ;
  wire \rdata_data[23]_i_5_n_0 ;
  wire \rdata_data[24]_i_1_n_0 ;
  wire \rdata_data[24]_i_2_n_0 ;
  wire \rdata_data[24]_i_3_n_0 ;
  wire \rdata_data[24]_i_4_n_0 ;
  wire \rdata_data[24]_i_5_n_0 ;
  wire \rdata_data[25]_i_1_n_0 ;
  wire \rdata_data[25]_i_2_n_0 ;
  wire \rdata_data[25]_i_3_n_0 ;
  wire \rdata_data[25]_i_4_n_0 ;
  wire \rdata_data[25]_i_5_n_0 ;
  wire \rdata_data[26]_i_1_n_0 ;
  wire \rdata_data[26]_i_2_n_0 ;
  wire \rdata_data[26]_i_3_n_0 ;
  wire \rdata_data[26]_i_4_n_0 ;
  wire \rdata_data[26]_i_5_n_0 ;
  wire \rdata_data[27]_i_1_n_0 ;
  wire \rdata_data[27]_i_2_n_0 ;
  wire \rdata_data[27]_i_3_n_0 ;
  wire \rdata_data[27]_i_4_n_0 ;
  wire \rdata_data[27]_i_5_n_0 ;
  wire \rdata_data[28]_i_1_n_0 ;
  wire \rdata_data[28]_i_2_n_0 ;
  wire \rdata_data[28]_i_3_n_0 ;
  wire \rdata_data[28]_i_4_n_0 ;
  wire \rdata_data[28]_i_5_n_0 ;
  wire \rdata_data[29]_i_1_n_0 ;
  wire \rdata_data[29]_i_2_n_0 ;
  wire \rdata_data[29]_i_3_n_0 ;
  wire \rdata_data[29]_i_4_n_0 ;
  wire \rdata_data[29]_i_5_n_0 ;
  wire \rdata_data[2]_i_1_n_0 ;
  wire \rdata_data[2]_i_2_n_0 ;
  wire \rdata_data[2]_i_3_n_0 ;
  wire \rdata_data[2]_i_4_n_0 ;
  wire \rdata_data[2]_i_5_n_0 ;
  wire \rdata_data[2]_i_6_n_0 ;
  wire \rdata_data[30]_i_1_n_0 ;
  wire \rdata_data[30]_i_2_n_0 ;
  wire \rdata_data[30]_i_3_n_0 ;
  wire \rdata_data[30]_i_4_n_0 ;
  wire \rdata_data[30]_i_5_n_0 ;
  wire \rdata_data[31]_i_1_n_0 ;
  wire \rdata_data[31]_i_3_n_0 ;
  wire \rdata_data[31]_i_4_n_0 ;
  wire \rdata_data[31]_i_5_n_0 ;
  wire \rdata_data[31]_i_6_n_0 ;
  wire \rdata_data[31]_i_7_n_0 ;
  wire \rdata_data[3]_i_1_n_0 ;
  wire \rdata_data[3]_i_2_n_0 ;
  wire \rdata_data[3]_i_3_n_0 ;
  wire \rdata_data[3]_i_4_n_0 ;
  wire \rdata_data[3]_i_5_n_0 ;
  wire \rdata_data[3]_i_6_n_0 ;
  wire \rdata_data[4]_i_1_n_0 ;
  wire \rdata_data[4]_i_2_n_0 ;
  wire \rdata_data[4]_i_3_n_0 ;
  wire \rdata_data[4]_i_4_n_0 ;
  wire \rdata_data[4]_i_5_n_0 ;
  wire \rdata_data[5]_i_1_n_0 ;
  wire \rdata_data[5]_i_2_n_0 ;
  wire \rdata_data[5]_i_3_n_0 ;
  wire \rdata_data[5]_i_4_n_0 ;
  wire \rdata_data[5]_i_5_n_0 ;
  wire \rdata_data[6]_i_1_n_0 ;
  wire \rdata_data[6]_i_2_n_0 ;
  wire \rdata_data[6]_i_3_n_0 ;
  wire \rdata_data[6]_i_4_n_0 ;
  wire \rdata_data[6]_i_5_n_0 ;
  wire \rdata_data[7]_i_1_n_0 ;
  wire \rdata_data[7]_i_2_n_0 ;
  wire \rdata_data[7]_i_3_n_0 ;
  wire \rdata_data[7]_i_4_n_0 ;
  wire \rdata_data[7]_i_5_n_0 ;
  wire \rdata_data[7]_i_6_n_0 ;
  wire \rdata_data[8]_i_1_n_0 ;
  wire \rdata_data[8]_i_2_n_0 ;
  wire \rdata_data[8]_i_3_n_0 ;
  wire \rdata_data[8]_i_4_n_0 ;
  wire \rdata_data[8]_i_5_n_0 ;
  wire \rdata_data[9]_i_1_n_0 ;
  wire \rdata_data[9]_i_2_n_0 ;
  wire \rdata_data[9]_i_3_n_0 ;
  wire \rdata_data[9]_i_4_n_0 ;
  wire \rdata_data[9]_i_5_n_0 ;
  wire \rdata_data[9]_i_6_n_0 ;
  wire [2:1]rnext;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire [3:0]NLW_int_ap_start_reg_i_12_O_UNCONNECTED;
  wire [3:0]NLW_int_ap_start_reg_i_17_O_UNCONNECTED;
  wire [3:2]NLW_int_ap_start_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_int_ap_start_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_int_ap_start_reg_i_22_O_UNCONNECTED;
  wire [3:0]NLW_int_ap_start_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_int_ap_start_reg_i_7_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hF727)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(rnext[2]));
  (* FSM_ENCODED_STATES = "rddata:100,rdidle:010,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(int_task_ap_done_reg_0));
  (* FSM_ENCODED_STATES = "rddata:100,rdidle:010,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(s_axi_control_RVALID),
        .R(int_task_ap_done_reg_0));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(s_axi_control_BREADY),
        .I4(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "wrdata:0100,wrresp:1000,wridle:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(int_task_ap_done_reg_0));
  (* FSM_ENCODED_STATES = "wrdata:0100,wrresp:1000,wridle:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(int_task_ap_done_reg_0));
  (* FSM_ENCODED_STATES = "wrdata:0100,wrresp:1000,wridle:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(int_task_ap_done_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h7444)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(CO),
        .I3(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(\ap_CS_fsm_reg[1]_1 ),
        .I3(\ap_CS_fsm_reg[1]_2 ),
        .I4(SR),
        .I5(\ap_CS_fsm_reg[1]_3 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_14_in[7]),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(int_task_ap_done_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \indvar_flatten81_fu_126[64]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_14_in[2]),
        .R(int_task_ap_done_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h40FF4040)) 
    int_ap_ready_i_1
       (.I0(p_14_in[7]),
        .I1(CO),
        .I2(Q[1]),
        .I3(int_task_ap_done0),
        .I4(int_ap_ready),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready),
        .R(int_task_ap_done_reg_0));
  LUT6 #(
    .INIT(64'hFFBFBFBFFF808080)) 
    int_ap_start_i_1
       (.I0(p_14_in[7]),
        .I1(Q[1]),
        .I2(CO),
        .I3(s_axi_control_WDATA[0]),
        .I4(int_ap_start1),
        .I5(ap_start),
        .O(int_ap_start_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_10
       (.I0(int_ap_start_reg_i_2_0[53]),
        .I1(int_ap_start_reg_i_2_1[53]),
        .I2(int_ap_start_reg_i_2_0[52]),
        .I3(int_ap_start_reg_i_2_1[52]),
        .I4(int_ap_start_reg_i_2_1[51]),
        .I5(int_ap_start_reg_i_2_0[51]),
        .O(int_ap_start_i_10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_11
       (.I0(int_ap_start_reg_i_2_0[50]),
        .I1(int_ap_start_reg_i_2_1[50]),
        .I2(int_ap_start_reg_i_2_0[49]),
        .I3(int_ap_start_reg_i_2_1[49]),
        .I4(int_ap_start_reg_i_2_1[48]),
        .I5(int_ap_start_reg_i_2_0[48]),
        .O(int_ap_start_i_11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_13
       (.I0(int_ap_start_reg_i_2_0[47]),
        .I1(int_ap_start_reg_i_2_1[47]),
        .I2(int_ap_start_reg_i_2_0[46]),
        .I3(int_ap_start_reg_i_2_1[46]),
        .I4(int_ap_start_reg_i_2_1[45]),
        .I5(int_ap_start_reg_i_2_0[45]),
        .O(int_ap_start_i_13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_14
       (.I0(int_ap_start_reg_i_2_0[44]),
        .I1(int_ap_start_reg_i_2_1[44]),
        .I2(int_ap_start_reg_i_2_0[43]),
        .I3(int_ap_start_reg_i_2_1[43]),
        .I4(int_ap_start_reg_i_2_1[42]),
        .I5(int_ap_start_reg_i_2_0[42]),
        .O(int_ap_start_i_14_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_15
       (.I0(int_ap_start_reg_i_2_0[41]),
        .I1(int_ap_start_reg_i_2_1[41]),
        .I2(int_ap_start_reg_i_2_0[40]),
        .I3(int_ap_start_reg_i_2_1[40]),
        .I4(int_ap_start_reg_i_2_1[39]),
        .I5(int_ap_start_reg_i_2_0[39]),
        .O(int_ap_start_i_15_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_16
       (.I0(int_ap_start_reg_i_2_0[38]),
        .I1(int_ap_start_reg_i_2_1[38]),
        .I2(int_ap_start_reg_i_2_0[37]),
        .I3(int_ap_start_reg_i_2_1[37]),
        .I4(int_ap_start_reg_i_2_1[36]),
        .I5(int_ap_start_reg_i_2_0[36]),
        .O(int_ap_start_i_16_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_18
       (.I0(int_ap_start_reg_i_2_0[35]),
        .I1(int_ap_start_reg_i_2_1[35]),
        .I2(int_ap_start_reg_i_2_0[34]),
        .I3(int_ap_start_reg_i_2_1[34]),
        .I4(int_ap_start_reg_i_2_1[33]),
        .I5(int_ap_start_reg_i_2_0[33]),
        .O(int_ap_start_i_18_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_19
       (.I0(int_ap_start_reg_i_2_0[32]),
        .I1(int_ap_start_reg_i_2_1[32]),
        .I2(int_ap_start_reg_i_2_0[31]),
        .I3(int_ap_start_reg_i_2_1[31]),
        .I4(int_ap_start_reg_i_2_1[30]),
        .I5(int_ap_start_reg_i_2_0[30]),
        .O(int_ap_start_i_19_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_20
       (.I0(int_ap_start_reg_i_2_0[29]),
        .I1(int_ap_start_reg_i_2_1[29]),
        .I2(int_ap_start_reg_i_2_0[28]),
        .I3(int_ap_start_reg_i_2_1[28]),
        .I4(int_ap_start_reg_i_2_1[27]),
        .I5(int_ap_start_reg_i_2_0[27]),
        .O(int_ap_start_i_20_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_21
       (.I0(int_ap_start_reg_i_2_0[26]),
        .I1(int_ap_start_reg_i_2_1[26]),
        .I2(int_ap_start_reg_i_2_0[25]),
        .I3(int_ap_start_reg_i_2_1[25]),
        .I4(int_ap_start_reg_i_2_1[24]),
        .I5(int_ap_start_reg_i_2_0[24]),
        .O(int_ap_start_i_21_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_23
       (.I0(int_ap_start_reg_i_2_0[23]),
        .I1(int_ap_start_reg_i_2_1[23]),
        .I2(int_ap_start_reg_i_2_0[22]),
        .I3(int_ap_start_reg_i_2_1[22]),
        .I4(int_ap_start_reg_i_2_1[21]),
        .I5(int_ap_start_reg_i_2_0[21]),
        .O(int_ap_start_i_23_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_24
       (.I0(int_ap_start_reg_i_2_0[20]),
        .I1(int_ap_start_reg_i_2_1[20]),
        .I2(int_ap_start_reg_i_2_0[19]),
        .I3(int_ap_start_reg_i_2_1[19]),
        .I4(int_ap_start_reg_i_2_1[18]),
        .I5(int_ap_start_reg_i_2_0[18]),
        .O(int_ap_start_i_24_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_25
       (.I0(int_ap_start_reg_i_2_0[17]),
        .I1(int_ap_start_reg_i_2_1[17]),
        .I2(int_ap_start_reg_i_2_0[16]),
        .I3(int_ap_start_reg_i_2_1[16]),
        .I4(int_ap_start_reg_i_2_1[15]),
        .I5(int_ap_start_reg_i_2_0[15]),
        .O(int_ap_start_i_25_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_26
       (.I0(int_ap_start_reg_i_2_0[14]),
        .I1(int_ap_start_reg_i_2_1[14]),
        .I2(int_ap_start_reg_i_2_0[13]),
        .I3(int_ap_start_reg_i_2_1[13]),
        .I4(int_ap_start_reg_i_2_1[12]),
        .I5(int_ap_start_reg_i_2_0[12]),
        .O(int_ap_start_i_26_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_27
       (.I0(int_ap_start_reg_i_2_0[11]),
        .I1(int_ap_start_reg_i_2_1[11]),
        .I2(int_ap_start_reg_i_2_0[10]),
        .I3(int_ap_start_reg_i_2_1[10]),
        .I4(int_ap_start_reg_i_2_1[9]),
        .I5(int_ap_start_reg_i_2_0[9]),
        .O(int_ap_start_i_27_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_28
       (.I0(int_ap_start_reg_i_2_0[8]),
        .I1(int_ap_start_reg_i_2_1[8]),
        .I2(int_ap_start_reg_i_2_0[7]),
        .I3(int_ap_start_reg_i_2_1[7]),
        .I4(int_ap_start_reg_i_2_1[6]),
        .I5(int_ap_start_reg_i_2_0[6]),
        .O(int_ap_start_i_28_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_29
       (.I0(int_ap_start_reg_i_2_0[5]),
        .I1(int_ap_start_reg_i_2_1[5]),
        .I2(int_ap_start_reg_i_2_0[4]),
        .I3(int_ap_start_reg_i_2_1[4]),
        .I4(int_ap_start_reg_i_2_1[3]),
        .I5(int_ap_start_reg_i_2_0[3]),
        .O(int_ap_start_i_29_n_0));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    int_ap_start_i_3
       (.I0(\int_input_r[31]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(s_axi_control_WSTRB[0]),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\int_input_r[63]_i_3_n_0 ),
        .O(int_ap_start1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_30
       (.I0(int_ap_start_reg_i_2_0[2]),
        .I1(int_ap_start_reg_i_2_1[2]),
        .I2(int_ap_start_reg_i_2_0[1]),
        .I3(int_ap_start_reg_i_2_1[1]),
        .I4(int_ap_start_reg_i_2_1[0]),
        .I5(int_ap_start_reg_i_2_0[0]),
        .O(int_ap_start_i_30_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_start_i_5
       (.I0(int_ap_start_reg_i_2_0[64]),
        .I1(int_ap_start_reg_i_2_1[64]),
        .I2(int_ap_start_reg_i_2_0[63]),
        .I3(int_ap_start_reg_i_2_1[63]),
        .O(int_ap_start_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_6
       (.I0(int_ap_start_reg_i_2_0[62]),
        .I1(int_ap_start_reg_i_2_1[62]),
        .I2(int_ap_start_reg_i_2_0[61]),
        .I3(int_ap_start_reg_i_2_1[61]),
        .I4(int_ap_start_reg_i_2_1[60]),
        .I5(int_ap_start_reg_i_2_0[60]),
        .O(int_ap_start_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_8
       (.I0(int_ap_start_reg_i_2_0[59]),
        .I1(int_ap_start_reg_i_2_1[59]),
        .I2(int_ap_start_reg_i_2_0[58]),
        .I3(int_ap_start_reg_i_2_1[58]),
        .I4(int_ap_start_reg_i_2_1[57]),
        .I5(int_ap_start_reg_i_2_0[57]),
        .O(int_ap_start_i_8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_9
       (.I0(int_ap_start_reg_i_2_0[56]),
        .I1(int_ap_start_reg_i_2_1[56]),
        .I2(int_ap_start_reg_i_2_0[55]),
        .I3(int_ap_start_reg_i_2_1[55]),
        .I4(int_ap_start_reg_i_2_1[54]),
        .I5(int_ap_start_reg_i_2_0[54]),
        .O(int_ap_start_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(int_task_ap_done_reg_0));
  CARRY4 int_ap_start_reg_i_12
       (.CI(int_ap_start_reg_i_17_n_0),
        .CO({int_ap_start_reg_i_12_n_0,int_ap_start_reg_i_12_n_1,int_ap_start_reg_i_12_n_2,int_ap_start_reg_i_12_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_start_reg_i_12_O_UNCONNECTED[3:0]),
        .S({int_ap_start_i_18_n_0,int_ap_start_i_19_n_0,int_ap_start_i_20_n_0,int_ap_start_i_21_n_0}));
  CARRY4 int_ap_start_reg_i_17
       (.CI(int_ap_start_reg_i_22_n_0),
        .CO({int_ap_start_reg_i_17_n_0,int_ap_start_reg_i_17_n_1,int_ap_start_reg_i_17_n_2,int_ap_start_reg_i_17_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_start_reg_i_17_O_UNCONNECTED[3:0]),
        .S({int_ap_start_i_23_n_0,int_ap_start_i_24_n_0,int_ap_start_i_25_n_0,int_ap_start_i_26_n_0}));
  CARRY4 int_ap_start_reg_i_2
       (.CI(int_ap_start_reg_i_4_n_0),
        .CO({NLW_int_ap_start_reg_i_2_CO_UNCONNECTED[3:2],CO,int_ap_start_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_start_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,int_ap_start_i_5_n_0,int_ap_start_i_6_n_0}));
  CARRY4 int_ap_start_reg_i_22
       (.CI(1'b0),
        .CO({int_ap_start_reg_i_22_n_0,int_ap_start_reg_i_22_n_1,int_ap_start_reg_i_22_n_2,int_ap_start_reg_i_22_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_start_reg_i_22_O_UNCONNECTED[3:0]),
        .S({int_ap_start_i_27_n_0,int_ap_start_i_28_n_0,int_ap_start_i_29_n_0,int_ap_start_i_30_n_0}));
  CARRY4 int_ap_start_reg_i_4
       (.CI(int_ap_start_reg_i_7_n_0),
        .CO({int_ap_start_reg_i_4_n_0,int_ap_start_reg_i_4_n_1,int_ap_start_reg_i_4_n_2,int_ap_start_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_start_reg_i_4_O_UNCONNECTED[3:0]),
        .S({int_ap_start_i_8_n_0,int_ap_start_i_9_n_0,int_ap_start_i_10_n_0,int_ap_start_i_11_n_0}));
  CARRY4 int_ap_start_reg_i_7
       (.CI(int_ap_start_reg_i_12_n_0),
        .CO({int_ap_start_reg_i_7_n_0,int_ap_start_reg_i_7_n_1,int_ap_start_reg_i_7_n_2,int_ap_start_reg_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_start_reg_i_7_O_UNCONNECTED[3:0]),
        .S({int_ap_start_i_13_n_0,int_ap_start_i_14_n_0,int_ap_start_i_15_n_0,int_ap_start_i_16_n_0}));
  LUT3 #(
    .INIT(8'hB8)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(int_ap_start1),
        .I2(p_14_in[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_14_in[7]),
        .R(int_task_ap_done_reg_0));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convHeight[0]_i_1 
       (.I0(convHeight[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(\int_convHeight_reg[31]_0 [0]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convHeight[10]_i_1 
       (.I0(convHeight[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(\int_convHeight_reg[31]_0 [10]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convHeight[11]_i_1 
       (.I0(convHeight[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(\int_convHeight_reg[31]_0 [11]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convHeight[12]_i_1 
       (.I0(convHeight[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(\int_convHeight_reg[31]_0 [12]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convHeight[13]_i_1 
       (.I0(convHeight[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(\int_convHeight_reg[31]_0 [13]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convHeight[14]_i_1 
       (.I0(convHeight[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(\int_convHeight_reg[31]_0 [14]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convHeight[15]_i_1 
       (.I0(convHeight[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(\int_convHeight_reg[31]_0 [15]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convHeight[16]_i_1 
       (.I0(convHeight[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(\int_convHeight_reg[31]_0 [16]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convHeight[17]_i_1 
       (.I0(convHeight[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(\int_convHeight_reg[31]_0 [17]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convHeight[18]_i_1 
       (.I0(convHeight[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(\int_convHeight_reg[31]_0 [18]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convHeight[19]_i_1 
       (.I0(convHeight[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(\int_convHeight_reg[31]_0 [19]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convHeight[1]_i_1 
       (.I0(convHeight[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(\int_convHeight_reg[31]_0 [1]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convHeight[20]_i_1 
       (.I0(convHeight[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(\int_convHeight_reg[31]_0 [20]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convHeight[21]_i_1 
       (.I0(convHeight[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(\int_convHeight_reg[31]_0 [21]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convHeight[22]_i_1 
       (.I0(convHeight[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(\int_convHeight_reg[31]_0 [22]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convHeight[23]_i_1 
       (.I0(convHeight[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(\int_convHeight_reg[31]_0 [23]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convHeight[24]_i_1 
       (.I0(convHeight[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(\int_convHeight_reg[31]_0 [24]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convHeight[25]_i_1 
       (.I0(convHeight[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(\int_convHeight_reg[31]_0 [25]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convHeight[26]_i_1 
       (.I0(convHeight[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(\int_convHeight_reg[31]_0 [26]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convHeight[27]_i_1 
       (.I0(convHeight[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(\int_convHeight_reg[31]_0 [27]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convHeight[28]_i_1 
       (.I0(convHeight[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(\int_convHeight_reg[31]_0 [28]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convHeight[29]_i_1 
       (.I0(convHeight[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(\int_convHeight_reg[31]_0 [29]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convHeight[2]_i_1 
       (.I0(convHeight[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(\int_convHeight_reg[31]_0 [2]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convHeight[30]_i_1 
       (.I0(convHeight[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(\int_convHeight_reg[31]_0 [30]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \int_convHeight[31]_i_1 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\int_output_r[31]_i_3_n_0 ),
        .O(int_convHeight));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convHeight[31]_i_2 
       (.I0(convHeight[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(\int_convHeight_reg[31]_0 [31]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convHeight[3]_i_1 
       (.I0(convHeight[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(\int_convHeight_reg[31]_0 [3]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convHeight[4]_i_1 
       (.I0(convHeight[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(\int_convHeight_reg[31]_0 [4]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convHeight[5]_i_1 
       (.I0(convHeight[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(\int_convHeight_reg[31]_0 [5]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convHeight[6]_i_1 
       (.I0(convHeight[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(\int_convHeight_reg[31]_0 [6]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convHeight[7]_i_1 
       (.I0(convHeight[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(\int_convHeight_reg[31]_0 [7]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convHeight[8]_i_1 
       (.I0(convHeight[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(\int_convHeight_reg[31]_0 [8]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convHeight[9]_i_1 
       (.I0(convHeight[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(\int_convHeight_reg[31]_0 [9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[0] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\int_convHeight_reg[31]_0 [0]),
        .Q(convHeight[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[10] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\int_convHeight_reg[31]_0 [10]),
        .Q(convHeight[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[11] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\int_convHeight_reg[31]_0 [11]),
        .Q(convHeight[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[12] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\int_convHeight_reg[31]_0 [12]),
        .Q(convHeight[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[13] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\int_convHeight_reg[31]_0 [13]),
        .Q(convHeight[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[14] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\int_convHeight_reg[31]_0 [14]),
        .Q(convHeight[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[15] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\int_convHeight_reg[31]_0 [15]),
        .Q(convHeight[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[16] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\int_convHeight_reg[31]_0 [16]),
        .Q(convHeight[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[17] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\int_convHeight_reg[31]_0 [17]),
        .Q(convHeight[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[18] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\int_convHeight_reg[31]_0 [18]),
        .Q(convHeight[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[19] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\int_convHeight_reg[31]_0 [19]),
        .Q(convHeight[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[1] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\int_convHeight_reg[31]_0 [1]),
        .Q(convHeight[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[20] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\int_convHeight_reg[31]_0 [20]),
        .Q(convHeight[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[21] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\int_convHeight_reg[31]_0 [21]),
        .Q(convHeight[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[22] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\int_convHeight_reg[31]_0 [22]),
        .Q(convHeight[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[23] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\int_convHeight_reg[31]_0 [23]),
        .Q(convHeight[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[24] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\int_convHeight_reg[31]_0 [24]),
        .Q(convHeight[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[25] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\int_convHeight_reg[31]_0 [25]),
        .Q(convHeight[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[26] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\int_convHeight_reg[31]_0 [26]),
        .Q(convHeight[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[27] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\int_convHeight_reg[31]_0 [27]),
        .Q(convHeight[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[28] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\int_convHeight_reg[31]_0 [28]),
        .Q(convHeight[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[29] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\int_convHeight_reg[31]_0 [29]),
        .Q(convHeight[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[2] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\int_convHeight_reg[31]_0 [2]),
        .Q(convHeight[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[30] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\int_convHeight_reg[31]_0 [30]),
        .Q(convHeight[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[31] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\int_convHeight_reg[31]_0 [31]),
        .Q(convHeight[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[3] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\int_convHeight_reg[31]_0 [3]),
        .Q(convHeight[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[4] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\int_convHeight_reg[31]_0 [4]),
        .Q(convHeight[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[5] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\int_convHeight_reg[31]_0 [5]),
        .Q(convHeight[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[6] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\int_convHeight_reg[31]_0 [6]),
        .Q(convHeight[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[7] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\int_convHeight_reg[31]_0 [7]),
        .Q(convHeight[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[8] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\int_convHeight_reg[31]_0 [8]),
        .Q(convHeight[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[9] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\int_convHeight_reg[31]_0 [9]),
        .Q(convHeight[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convWidth[0]_i_1 
       (.I0(convWidth[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(\int_convWidth_reg[31]_0 [0]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convWidth[10]_i_1 
       (.I0(convWidth[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(\int_convWidth_reg[31]_0 [10]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convWidth[11]_i_1 
       (.I0(convWidth[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(\int_convWidth_reg[31]_0 [11]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convWidth[12]_i_1 
       (.I0(convWidth[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(\int_convWidth_reg[31]_0 [12]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convWidth[13]_i_1 
       (.I0(convWidth[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(\int_convWidth_reg[31]_0 [13]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convWidth[14]_i_1 
       (.I0(convWidth[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(\int_convWidth_reg[31]_0 [14]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convWidth[15]_i_1 
       (.I0(convWidth[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(\int_convWidth_reg[31]_0 [15]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convWidth[16]_i_1 
       (.I0(convWidth[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(\int_convWidth_reg[31]_0 [16]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convWidth[17]_i_1 
       (.I0(convWidth[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(\int_convWidth_reg[31]_0 [17]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convWidth[18]_i_1 
       (.I0(convWidth[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(\int_convWidth_reg[31]_0 [18]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convWidth[19]_i_1 
       (.I0(convWidth[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(\int_convWidth_reg[31]_0 [19]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convWidth[1]_i_1 
       (.I0(convWidth[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(\int_convWidth_reg[31]_0 [1]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convWidth[20]_i_1 
       (.I0(convWidth[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(\int_convWidth_reg[31]_0 [20]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convWidth[21]_i_1 
       (.I0(convWidth[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(\int_convWidth_reg[31]_0 [21]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convWidth[22]_i_1 
       (.I0(convWidth[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(\int_convWidth_reg[31]_0 [22]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convWidth[23]_i_1 
       (.I0(convWidth[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(\int_convWidth_reg[31]_0 [23]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convWidth[24]_i_1 
       (.I0(convWidth[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(\int_convWidth_reg[31]_0 [24]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convWidth[25]_i_1 
       (.I0(convWidth[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(\int_convWidth_reg[31]_0 [25]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convWidth[26]_i_1 
       (.I0(convWidth[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(\int_convWidth_reg[31]_0 [26]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convWidth[27]_i_1 
       (.I0(convWidth[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(\int_convWidth_reg[31]_0 [27]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convWidth[28]_i_1 
       (.I0(convWidth[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(\int_convWidth_reg[31]_0 [28]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convWidth[29]_i_1 
       (.I0(convWidth[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(\int_convWidth_reg[31]_0 [29]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convWidth[2]_i_1 
       (.I0(convWidth[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(\int_convWidth_reg[31]_0 [2]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convWidth[30]_i_1 
       (.I0(convWidth[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(\int_convWidth_reg[31]_0 [30]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \int_convWidth[31]_i_1 
       (.I0(\int_convWidth[31]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\int_input_r[31]_i_4_n_0 ),
        .O(int_convWidth));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convWidth[31]_i_2 
       (.I0(convWidth[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(\int_convWidth_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_convWidth[31]_i_3 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[2] ),
        .O(\int_convWidth[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convWidth[3]_i_1 
       (.I0(convWidth[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(\int_convWidth_reg[31]_0 [3]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convWidth[4]_i_1 
       (.I0(convWidth[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(\int_convWidth_reg[31]_0 [4]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convWidth[5]_i_1 
       (.I0(convWidth[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(\int_convWidth_reg[31]_0 [5]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convWidth[6]_i_1 
       (.I0(convWidth[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(\int_convWidth_reg[31]_0 [6]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convWidth[7]_i_1 
       (.I0(convWidth[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(\int_convWidth_reg[31]_0 [7]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convWidth[8]_i_1 
       (.I0(convWidth[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(\int_convWidth_reg[31]_0 [8]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_convWidth[9]_i_1 
       (.I0(convWidth[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(\int_convWidth_reg[31]_0 [9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[0] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\int_convWidth_reg[31]_0 [0]),
        .Q(convWidth[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[10] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\int_convWidth_reg[31]_0 [10]),
        .Q(convWidth[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[11] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\int_convWidth_reg[31]_0 [11]),
        .Q(convWidth[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[12] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\int_convWidth_reg[31]_0 [12]),
        .Q(convWidth[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[13] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\int_convWidth_reg[31]_0 [13]),
        .Q(convWidth[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[14] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\int_convWidth_reg[31]_0 [14]),
        .Q(convWidth[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[15] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\int_convWidth_reg[31]_0 [15]),
        .Q(convWidth[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[16] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\int_convWidth_reg[31]_0 [16]),
        .Q(convWidth[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[17] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\int_convWidth_reg[31]_0 [17]),
        .Q(convWidth[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[18] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\int_convWidth_reg[31]_0 [18]),
        .Q(convWidth[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[19] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\int_convWidth_reg[31]_0 [19]),
        .Q(convWidth[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[1] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\int_convWidth_reg[31]_0 [1]),
        .Q(convWidth[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[20] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\int_convWidth_reg[31]_0 [20]),
        .Q(convWidth[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[21] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\int_convWidth_reg[31]_0 [21]),
        .Q(convWidth[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[22] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\int_convWidth_reg[31]_0 [22]),
        .Q(convWidth[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[23] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\int_convWidth_reg[31]_0 [23]),
        .Q(convWidth[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[24] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\int_convWidth_reg[31]_0 [24]),
        .Q(convWidth[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[25] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\int_convWidth_reg[31]_0 [25]),
        .Q(convWidth[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[26] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\int_convWidth_reg[31]_0 [26]),
        .Q(convWidth[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[27] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\int_convWidth_reg[31]_0 [27]),
        .Q(convWidth[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[28] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\int_convWidth_reg[31]_0 [28]),
        .Q(convWidth[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[29] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\int_convWidth_reg[31]_0 [29]),
        .Q(convWidth[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[2] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\int_convWidth_reg[31]_0 [2]),
        .Q(convWidth[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[30] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\int_convWidth_reg[31]_0 [30]),
        .Q(convWidth[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[31] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\int_convWidth_reg[31]_0 [31]),
        .Q(convWidth[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[3] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\int_convWidth_reg[31]_0 [3]),
        .Q(convWidth[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[4] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\int_convWidth_reg[31]_0 [4]),
        .Q(convWidth[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[5] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\int_convWidth_reg[31]_0 [5]),
        .Q(convWidth[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[6] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\int_convWidth_reg[31]_0 [6]),
        .Q(convWidth[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[7] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\int_convWidth_reg[31]_0 [7]),
        .Q(convWidth[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[8] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\int_convWidth_reg[31]_0 [8]),
        .Q(convWidth[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[9] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\int_convWidth_reg[31]_0 [9]),
        .Q(convWidth[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[0]_i_1 
       (.I0(\int_filters_reg_n_0_[0] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(or6_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[10]_i_1 
       (.I0(filters[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(or6_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[11]_i_1 
       (.I0(filters[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(or6_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[12]_i_1 
       (.I0(filters[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(or6_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[13]_i_1 
       (.I0(filters[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(or6_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[14]_i_1 
       (.I0(filters[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(or6_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[15]_i_1 
       (.I0(filters[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(or6_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[16]_i_1 
       (.I0(filters[15]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(or6_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[17]_i_1 
       (.I0(filters[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(or6_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[18]_i_1 
       (.I0(filters[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(or6_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[19]_i_1 
       (.I0(filters[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(or6_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[1]_i_1 
       (.I0(filters[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(or6_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[20]_i_1 
       (.I0(filters[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(or6_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[21]_i_1 
       (.I0(filters[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(or6_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[22]_i_1 
       (.I0(filters[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(or6_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[23]_i_1 
       (.I0(filters[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(or6_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[24]_i_1 
       (.I0(filters[23]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(or6_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[25]_i_1 
       (.I0(filters[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(or6_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[26]_i_1 
       (.I0(filters[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(or6_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[27]_i_1 
       (.I0(filters[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(or6_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[28]_i_1 
       (.I0(filters[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(or6_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[29]_i_1 
       (.I0(filters[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(or6_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[2]_i_1 
       (.I0(filters[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(or6_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[30]_i_1 
       (.I0(filters[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(or6_out[30]));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \int_filters[31]_i_1 
       (.I0(\int_filters[31]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[1] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(int_filters23_out));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[31]_i_2 
       (.I0(filters[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(or6_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \int_filters[31]_i_3 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .O(\int_filters[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[32]_i_1 
       (.I0(filters[31]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(or5_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[33]_i_1 
       (.I0(filters[32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(or5_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[34]_i_1 
       (.I0(filters[33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(or5_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[35]_i_1 
       (.I0(filters[34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(or5_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[36]_i_1 
       (.I0(filters[35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(or5_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[37]_i_1 
       (.I0(filters[36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(or5_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[38]_i_1 
       (.I0(filters[37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(or5_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[39]_i_1 
       (.I0(filters[38]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(or5_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[3]_i_1 
       (.I0(filters[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(or6_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[40]_i_1 
       (.I0(filters[39]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(or5_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[41]_i_1 
       (.I0(filters[40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(or5_out[9]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[42]_i_1 
       (.I0(filters[41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(or5_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[43]_i_1 
       (.I0(filters[42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(or5_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[44]_i_1 
       (.I0(filters[43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(or5_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[45]_i_1 
       (.I0(filters[44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(or5_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[46]_i_1 
       (.I0(filters[45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(or5_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[47]_i_1 
       (.I0(filters[46]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(or5_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[48]_i_1 
       (.I0(filters[47]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(or5_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[49]_i_1 
       (.I0(filters[48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(or5_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[4]_i_1 
       (.I0(filters[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(or6_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[50]_i_1 
       (.I0(filters[49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(or5_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[51]_i_1 
       (.I0(filters[50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(or5_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[52]_i_1 
       (.I0(filters[51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(or5_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[53]_i_1 
       (.I0(filters[52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(or5_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[54]_i_1 
       (.I0(filters[53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(or5_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[55]_i_1 
       (.I0(filters[54]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(or5_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[56]_i_1 
       (.I0(filters[55]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(or5_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[57]_i_1 
       (.I0(filters[56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(or5_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[58]_i_1 
       (.I0(filters[57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(or5_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[59]_i_1 
       (.I0(filters[58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(or5_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[5]_i_1 
       (.I0(filters[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(or6_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[60]_i_1 
       (.I0(filters[59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(or5_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[61]_i_1 
       (.I0(filters[60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(or5_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[62]_i_1 
       (.I0(filters[61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(or5_out[30]));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \int_filters[63]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\int_filters[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[1] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(int_filters));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[63]_i_2 
       (.I0(filters[62]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(or5_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[6]_i_1 
       (.I0(filters[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(or6_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[7]_i_1 
       (.I0(filters[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(or6_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[8]_i_1 
       (.I0(filters[7]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(or6_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_filters[9]_i_1 
       (.I0(filters[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(or6_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[0] 
       (.C(ap_clk),
        .CE(int_filters23_out),
        .D(or6_out[0]),
        .Q(\int_filters_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[10] 
       (.C(ap_clk),
        .CE(int_filters23_out),
        .D(or6_out[10]),
        .Q(filters[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[11] 
       (.C(ap_clk),
        .CE(int_filters23_out),
        .D(or6_out[11]),
        .Q(filters[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[12] 
       (.C(ap_clk),
        .CE(int_filters23_out),
        .D(or6_out[12]),
        .Q(filters[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[13] 
       (.C(ap_clk),
        .CE(int_filters23_out),
        .D(or6_out[13]),
        .Q(filters[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[14] 
       (.C(ap_clk),
        .CE(int_filters23_out),
        .D(or6_out[14]),
        .Q(filters[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[15] 
       (.C(ap_clk),
        .CE(int_filters23_out),
        .D(or6_out[15]),
        .Q(filters[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[16] 
       (.C(ap_clk),
        .CE(int_filters23_out),
        .D(or6_out[16]),
        .Q(filters[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[17] 
       (.C(ap_clk),
        .CE(int_filters23_out),
        .D(or6_out[17]),
        .Q(filters[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[18] 
       (.C(ap_clk),
        .CE(int_filters23_out),
        .D(or6_out[18]),
        .Q(filters[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[19] 
       (.C(ap_clk),
        .CE(int_filters23_out),
        .D(or6_out[19]),
        .Q(filters[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[1] 
       (.C(ap_clk),
        .CE(int_filters23_out),
        .D(or6_out[1]),
        .Q(filters[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[20] 
       (.C(ap_clk),
        .CE(int_filters23_out),
        .D(or6_out[20]),
        .Q(filters[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[21] 
       (.C(ap_clk),
        .CE(int_filters23_out),
        .D(or6_out[21]),
        .Q(filters[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[22] 
       (.C(ap_clk),
        .CE(int_filters23_out),
        .D(or6_out[22]),
        .Q(filters[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[23] 
       (.C(ap_clk),
        .CE(int_filters23_out),
        .D(or6_out[23]),
        .Q(filters[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[24] 
       (.C(ap_clk),
        .CE(int_filters23_out),
        .D(or6_out[24]),
        .Q(filters[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[25] 
       (.C(ap_clk),
        .CE(int_filters23_out),
        .D(or6_out[25]),
        .Q(filters[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[26] 
       (.C(ap_clk),
        .CE(int_filters23_out),
        .D(or6_out[26]),
        .Q(filters[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[27] 
       (.C(ap_clk),
        .CE(int_filters23_out),
        .D(or6_out[27]),
        .Q(filters[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[28] 
       (.C(ap_clk),
        .CE(int_filters23_out),
        .D(or6_out[28]),
        .Q(filters[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[29] 
       (.C(ap_clk),
        .CE(int_filters23_out),
        .D(or6_out[29]),
        .Q(filters[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[2] 
       (.C(ap_clk),
        .CE(int_filters23_out),
        .D(or6_out[2]),
        .Q(filters[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[30] 
       (.C(ap_clk),
        .CE(int_filters23_out),
        .D(or6_out[30]),
        .Q(filters[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[31] 
       (.C(ap_clk),
        .CE(int_filters23_out),
        .D(or6_out[31]),
        .Q(filters[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[32] 
       (.C(ap_clk),
        .CE(int_filters),
        .D(or5_out[0]),
        .Q(filters[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[33] 
       (.C(ap_clk),
        .CE(int_filters),
        .D(or5_out[1]),
        .Q(filters[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[34] 
       (.C(ap_clk),
        .CE(int_filters),
        .D(or5_out[2]),
        .Q(filters[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[35] 
       (.C(ap_clk),
        .CE(int_filters),
        .D(or5_out[3]),
        .Q(filters[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[36] 
       (.C(ap_clk),
        .CE(int_filters),
        .D(or5_out[4]),
        .Q(filters[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[37] 
       (.C(ap_clk),
        .CE(int_filters),
        .D(or5_out[5]),
        .Q(filters[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[38] 
       (.C(ap_clk),
        .CE(int_filters),
        .D(or5_out[6]),
        .Q(filters[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[39] 
       (.C(ap_clk),
        .CE(int_filters),
        .D(or5_out[7]),
        .Q(filters[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[3] 
       (.C(ap_clk),
        .CE(int_filters23_out),
        .D(or6_out[3]),
        .Q(filters[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[40] 
       (.C(ap_clk),
        .CE(int_filters),
        .D(or5_out[8]),
        .Q(filters[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[41] 
       (.C(ap_clk),
        .CE(int_filters),
        .D(or5_out[9]),
        .Q(filters[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[42] 
       (.C(ap_clk),
        .CE(int_filters),
        .D(or5_out[10]),
        .Q(filters[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[43] 
       (.C(ap_clk),
        .CE(int_filters),
        .D(or5_out[11]),
        .Q(filters[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[44] 
       (.C(ap_clk),
        .CE(int_filters),
        .D(or5_out[12]),
        .Q(filters[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[45] 
       (.C(ap_clk),
        .CE(int_filters),
        .D(or5_out[13]),
        .Q(filters[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[46] 
       (.C(ap_clk),
        .CE(int_filters),
        .D(or5_out[14]),
        .Q(filters[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[47] 
       (.C(ap_clk),
        .CE(int_filters),
        .D(or5_out[15]),
        .Q(filters[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[48] 
       (.C(ap_clk),
        .CE(int_filters),
        .D(or5_out[16]),
        .Q(filters[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[49] 
       (.C(ap_clk),
        .CE(int_filters),
        .D(or5_out[17]),
        .Q(filters[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[4] 
       (.C(ap_clk),
        .CE(int_filters23_out),
        .D(or6_out[4]),
        .Q(filters[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[50] 
       (.C(ap_clk),
        .CE(int_filters),
        .D(or5_out[18]),
        .Q(filters[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[51] 
       (.C(ap_clk),
        .CE(int_filters),
        .D(or5_out[19]),
        .Q(filters[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[52] 
       (.C(ap_clk),
        .CE(int_filters),
        .D(or5_out[20]),
        .Q(filters[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[53] 
       (.C(ap_clk),
        .CE(int_filters),
        .D(or5_out[21]),
        .Q(filters[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[54] 
       (.C(ap_clk),
        .CE(int_filters),
        .D(or5_out[22]),
        .Q(filters[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[55] 
       (.C(ap_clk),
        .CE(int_filters),
        .D(or5_out[23]),
        .Q(filters[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[56] 
       (.C(ap_clk),
        .CE(int_filters),
        .D(or5_out[24]),
        .Q(filters[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[57] 
       (.C(ap_clk),
        .CE(int_filters),
        .D(or5_out[25]),
        .Q(filters[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[58] 
       (.C(ap_clk),
        .CE(int_filters),
        .D(or5_out[26]),
        .Q(filters[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[59] 
       (.C(ap_clk),
        .CE(int_filters),
        .D(or5_out[27]),
        .Q(filters[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[5] 
       (.C(ap_clk),
        .CE(int_filters23_out),
        .D(or6_out[5]),
        .Q(filters[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[60] 
       (.C(ap_clk),
        .CE(int_filters),
        .D(or5_out[28]),
        .Q(filters[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[61] 
       (.C(ap_clk),
        .CE(int_filters),
        .D(or5_out[29]),
        .Q(filters[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[62] 
       (.C(ap_clk),
        .CE(int_filters),
        .D(or5_out[30]),
        .Q(filters[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[63] 
       (.C(ap_clk),
        .CE(int_filters),
        .D(or5_out[31]),
        .Q(filters[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[6] 
       (.C(ap_clk),
        .CE(int_filters23_out),
        .D(or6_out[6]),
        .Q(filters[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[7] 
       (.C(ap_clk),
        .CE(int_filters23_out),
        .D(or6_out[7]),
        .Q(filters[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[8] 
       (.C(ap_clk),
        .CE(int_filters23_out),
        .D(or6_out[8]),
        .Q(filters[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_filters_reg[9] 
       (.C(ap_clk),
        .CE(int_filters23_out),
        .D(or6_out[9]),
        .Q(filters[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_gie_i_2_n_0),
        .I2(\int_output_r[63]_i_3_n_0 ),
        .I3(s_axi_control_WSTRB[0]),
        .I4(\int_input_r[63]_i_3_n_0 ),
        .I5(p_13_in),
        .O(int_gie_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[5] ),
        .O(int_gie_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(p_13_in),
        .R(int_task_ap_done_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_ier11_out),
        .I2(p_12_in[0]),
        .O(\int_ier[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_ier11_out),
        .I2(p_12_in[1]),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(s_axi_control_WSTRB[0]),
        .I4(\int_input_r[31]_i_3_n_0 ),
        .I5(\int_filters[31]_i_3_n_0 ),
        .O(int_ier11_out));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(p_12_in[0]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_12_in[1]),
        .R(int_task_ap_done_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputHeight[0]_i_1 
       (.I0(inputHeight[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(or1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputHeight[10]_i_1 
       (.I0(inputHeight[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(or1_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputHeight[11]_i_1 
       (.I0(inputHeight[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(or1_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputHeight[12]_i_1 
       (.I0(inputHeight[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(or1_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputHeight[13]_i_1 
       (.I0(inputHeight[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(or1_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputHeight[14]_i_1 
       (.I0(inputHeight[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(or1_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputHeight[15]_i_1 
       (.I0(inputHeight[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(or1_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputHeight[16]_i_1 
       (.I0(inputHeight[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(or1_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputHeight[17]_i_1 
       (.I0(inputHeight[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(or1_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputHeight[18]_i_1 
       (.I0(inputHeight[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(or1_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputHeight[19]_i_1 
       (.I0(inputHeight[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(or1_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputHeight[1]_i_1 
       (.I0(inputHeight[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(or1_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputHeight[20]_i_1 
       (.I0(inputHeight[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(or1_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputHeight[21]_i_1 
       (.I0(inputHeight[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(or1_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputHeight[22]_i_1 
       (.I0(inputHeight[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(or1_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputHeight[23]_i_1 
       (.I0(inputHeight[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(or1_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputHeight[24]_i_1 
       (.I0(inputHeight[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(or1_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputHeight[25]_i_1 
       (.I0(inputHeight[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(or1_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputHeight[26]_i_1 
       (.I0(inputHeight[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(or1_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputHeight[27]_i_1 
       (.I0(inputHeight[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(or1_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputHeight[28]_i_1 
       (.I0(inputHeight[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(or1_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputHeight[29]_i_1 
       (.I0(inputHeight[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(or1_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputHeight[2]_i_1 
       (.I0(inputHeight[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(or1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputHeight[30]_i_1 
       (.I0(inputHeight[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(or1_out[30]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \int_inputHeight[31]_i_1 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\int_filters[31]_i_3_n_0 ),
        .O(int_inputHeight));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputHeight[31]_i_2 
       (.I0(inputHeight[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(or1_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputHeight[3]_i_1 
       (.I0(inputHeight[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(or1_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputHeight[4]_i_1 
       (.I0(inputHeight[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(or1_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputHeight[5]_i_1 
       (.I0(inputHeight[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(or1_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputHeight[6]_i_1 
       (.I0(inputHeight[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(or1_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputHeight[7]_i_1 
       (.I0(inputHeight[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(or1_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputHeight[8]_i_1 
       (.I0(inputHeight[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(or1_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputHeight[9]_i_1 
       (.I0(inputHeight[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(or1_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[0] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[0]),
        .Q(inputHeight[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[10] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[10]),
        .Q(inputHeight[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[11] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[11]),
        .Q(inputHeight[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[12] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[12]),
        .Q(inputHeight[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[13] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[13]),
        .Q(inputHeight[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[14] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[14]),
        .Q(inputHeight[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[15] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[15]),
        .Q(inputHeight[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[16] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[16]),
        .Q(inputHeight[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[17] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[17]),
        .Q(inputHeight[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[18] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[18]),
        .Q(inputHeight[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[19] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[19]),
        .Q(inputHeight[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[1] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[1]),
        .Q(inputHeight[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[20] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[20]),
        .Q(inputHeight[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[21] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[21]),
        .Q(inputHeight[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[22] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[22]),
        .Q(inputHeight[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[23] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[23]),
        .Q(inputHeight[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[24] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[24]),
        .Q(inputHeight[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[25] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[25]),
        .Q(inputHeight[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[26] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[26]),
        .Q(inputHeight[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[27] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[27]),
        .Q(inputHeight[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[28] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[28]),
        .Q(inputHeight[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[29] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[29]),
        .Q(inputHeight[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[2] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[2]),
        .Q(inputHeight[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[30] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[30]),
        .Q(inputHeight[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[31] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[31]),
        .Q(inputHeight[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[3] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[3]),
        .Q(inputHeight[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[4] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[4]),
        .Q(inputHeight[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[5] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[5]),
        .Q(inputHeight[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[6] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[6]),
        .Q(inputHeight[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[7] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[7]),
        .Q(inputHeight[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[8] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[8]),
        .Q(inputHeight[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[9] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[9]),
        .Q(inputHeight[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputWidth[0]_i_1 
       (.I0(inputWidth[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(or2_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputWidth[10]_i_1 
       (.I0(inputWidth[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(or2_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputWidth[11]_i_1 
       (.I0(inputWidth[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(or2_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputWidth[12]_i_1 
       (.I0(inputWidth[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(or2_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputWidth[13]_i_1 
       (.I0(inputWidth[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(or2_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputWidth[14]_i_1 
       (.I0(inputWidth[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(or2_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputWidth[15]_i_1 
       (.I0(inputWidth[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(or2_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputWidth[16]_i_1 
       (.I0(inputWidth[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(or2_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputWidth[17]_i_1 
       (.I0(inputWidth[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(or2_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputWidth[18]_i_1 
       (.I0(inputWidth[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(or2_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputWidth[19]_i_1 
       (.I0(inputWidth[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(or2_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputWidth[1]_i_1 
       (.I0(inputWidth[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(or2_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputWidth[20]_i_1 
       (.I0(inputWidth[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(or2_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputWidth[21]_i_1 
       (.I0(inputWidth[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(or2_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputWidth[22]_i_1 
       (.I0(inputWidth[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(or2_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputWidth[23]_i_1 
       (.I0(inputWidth[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(or2_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputWidth[24]_i_1 
       (.I0(inputWidth[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(or2_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputWidth[25]_i_1 
       (.I0(inputWidth[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(or2_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputWidth[26]_i_1 
       (.I0(inputWidth[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(or2_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputWidth[27]_i_1 
       (.I0(inputWidth[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(or2_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputWidth[28]_i_1 
       (.I0(inputWidth[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(or2_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputWidth[29]_i_1 
       (.I0(inputWidth[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(or2_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputWidth[2]_i_1 
       (.I0(inputWidth[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(or2_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputWidth[30]_i_1 
       (.I0(inputWidth[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(or2_out[30]));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \int_inputWidth[31]_i_1 
       (.I0(\int_inputWidth[31]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\int_output_r[63]_i_4_n_0 ),
        .O(int_inputWidth));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputWidth[31]_i_2 
       (.I0(inputWidth[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(or2_out[31]));
  LUT2 #(
    .INIT(4'h1)) 
    \int_inputWidth[31]_i_3 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[1] ),
        .O(\int_inputWidth[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputWidth[3]_i_1 
       (.I0(inputWidth[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(or2_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputWidth[4]_i_1 
       (.I0(inputWidth[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(or2_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputWidth[5]_i_1 
       (.I0(inputWidth[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(or2_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputWidth[6]_i_1 
       (.I0(inputWidth[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(or2_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputWidth[7]_i_1 
       (.I0(inputWidth[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(or2_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputWidth[8]_i_1 
       (.I0(inputWidth[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(or2_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_inputWidth[9]_i_1 
       (.I0(inputWidth[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(or2_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[0] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[0]),
        .Q(inputWidth[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[10] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[10]),
        .Q(inputWidth[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[11] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[11]),
        .Q(inputWidth[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[12] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[12]),
        .Q(inputWidth[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[13] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[13]),
        .Q(inputWidth[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[14] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[14]),
        .Q(inputWidth[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[15] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[15]),
        .Q(inputWidth[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[16] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[16]),
        .Q(inputWidth[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[17] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[17]),
        .Q(inputWidth[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[18] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[18]),
        .Q(inputWidth[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[19] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[19]),
        .Q(inputWidth[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[1] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[1]),
        .Q(inputWidth[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[20] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[20]),
        .Q(inputWidth[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[21] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[21]),
        .Q(inputWidth[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[22] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[22]),
        .Q(inputWidth[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[23] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[23]),
        .Q(inputWidth[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[24] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[24]),
        .Q(inputWidth[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[25] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[25]),
        .Q(inputWidth[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[26] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[26]),
        .Q(inputWidth[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[27] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[27]),
        .Q(inputWidth[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[28] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[28]),
        .Q(inputWidth[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[29] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[29]),
        .Q(inputWidth[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[2] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[2]),
        .Q(inputWidth[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[30] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[30]),
        .Q(inputWidth[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[31] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[31]),
        .Q(inputWidth[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[3] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[3]),
        .Q(inputWidth[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[4] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[4]),
        .Q(inputWidth[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[5] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[5]),
        .Q(inputWidth[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[6] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[6]),
        .Q(inputWidth[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[7] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[7]),
        .Q(inputWidth[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[8] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[8]),
        .Q(inputWidth[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[9] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[9]),
        .Q(inputWidth[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[0]_i_1 
       (.I0(\int_input_r_reg_n_0_[0] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(or10_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[10]_i_1 
       (.I0(input_r[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(or10_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[11]_i_1 
       (.I0(input_r[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(or10_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[12]_i_1 
       (.I0(input_r[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(or10_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[13]_i_1 
       (.I0(input_r[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(or10_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[14]_i_1 
       (.I0(input_r[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(or10_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[15]_i_1 
       (.I0(input_r[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(or10_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[16]_i_1 
       (.I0(input_r[15]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(or10_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[17]_i_1 
       (.I0(input_r[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(or10_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[18]_i_1 
       (.I0(input_r[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(or10_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[19]_i_1 
       (.I0(input_r[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(or10_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[1]_i_1 
       (.I0(input_r[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(or10_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[20]_i_1 
       (.I0(input_r[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(or10_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[21]_i_1 
       (.I0(input_r[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(or10_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[22]_i_1 
       (.I0(input_r[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(or10_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[23]_i_1 
       (.I0(input_r[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(or10_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[24]_i_1 
       (.I0(input_r[23]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(or10_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[25]_i_1 
       (.I0(input_r[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(or10_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[26]_i_1 
       (.I0(input_r[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(or10_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[27]_i_1 
       (.I0(input_r[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(or10_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[28]_i_1 
       (.I0(input_r[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(or10_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[29]_i_1 
       (.I0(input_r[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(or10_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[2]_i_1 
       (.I0(input_r[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(or10_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[30]_i_1 
       (.I0(input_r[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(or10_out[30]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \int_input_r[31]_i_1 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\int_input_r[31]_i_3_n_0 ),
        .I5(\int_input_r[31]_i_4_n_0 ),
        .O(int_input_r15_out));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[31]_i_2 
       (.I0(input_r[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(or10_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \int_input_r[31]_i_3 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[6] ),
        .O(\int_input_r[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_input_r[31]_i_4 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_WVALID),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\int_input_r[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[32]_i_1 
       (.I0(input_r[31]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(or9_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[33]_i_1 
       (.I0(input_r[32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(or9_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[34]_i_1 
       (.I0(input_r[33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(or9_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[35]_i_1 
       (.I0(input_r[34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(or9_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[36]_i_1 
       (.I0(input_r[35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(or9_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[37]_i_1 
       (.I0(input_r[36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(or9_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[38]_i_1 
       (.I0(input_r[37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(or9_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[39]_i_1 
       (.I0(input_r[38]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(or9_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[3]_i_1 
       (.I0(input_r[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(or10_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[40]_i_1 
       (.I0(input_r[39]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(or9_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[41]_i_1 
       (.I0(input_r[40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(or9_out[9]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[42]_i_1 
       (.I0(input_r[41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(or9_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[43]_i_1 
       (.I0(input_r[42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(or9_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[44]_i_1 
       (.I0(input_r[43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(or9_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[45]_i_1 
       (.I0(input_r[44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(or9_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[46]_i_1 
       (.I0(input_r[45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(or9_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[47]_i_1 
       (.I0(input_r[46]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(or9_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[48]_i_1 
       (.I0(input_r[47]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(or9_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[49]_i_1 
       (.I0(input_r[48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(or9_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[4]_i_1 
       (.I0(input_r[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(or10_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[50]_i_1 
       (.I0(input_r[49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(or9_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[51]_i_1 
       (.I0(input_r[50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(or9_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[52]_i_1 
       (.I0(input_r[51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(or9_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[53]_i_1 
       (.I0(input_r[52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(or9_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[54]_i_1 
       (.I0(input_r[53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(or9_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[55]_i_1 
       (.I0(input_r[54]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(or9_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[56]_i_1 
       (.I0(input_r[55]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(or9_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[57]_i_1 
       (.I0(input_r[56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(or9_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[58]_i_1 
       (.I0(input_r[57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(or9_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[59]_i_1 
       (.I0(input_r[58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(or9_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[5]_i_1 
       (.I0(input_r[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(or10_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[60]_i_1 
       (.I0(input_r[59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(or9_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[61]_i_1 
       (.I0(input_r[60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(or9_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[62]_i_1 
       (.I0(input_r[61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(or9_out[30]));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \int_input_r[63]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\int_input_r[63]_i_3_n_0 ),
        .O(int_input_r));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[63]_i_2 
       (.I0(input_r[62]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(or9_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \int_input_r[63]_i_3 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(s_axi_control_WVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\waddr_reg_n_0_[1] ),
        .O(\int_input_r[63]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[6]_i_1 
       (.I0(input_r[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(or10_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[7]_i_1 
       (.I0(input_r[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(or10_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[8]_i_1 
       (.I0(input_r[7]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(or10_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[9]_i_1 
       (.I0(input_r[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(or10_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[0] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or10_out[0]),
        .Q(\int_input_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[10] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or10_out[10]),
        .Q(input_r[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[11] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or10_out[11]),
        .Q(input_r[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[12] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or10_out[12]),
        .Q(input_r[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[13] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or10_out[13]),
        .Q(input_r[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[14] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or10_out[14]),
        .Q(input_r[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[15] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or10_out[15]),
        .Q(input_r[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[16] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or10_out[16]),
        .Q(input_r[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[17] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or10_out[17]),
        .Q(input_r[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[18] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or10_out[18]),
        .Q(input_r[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[19] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or10_out[19]),
        .Q(input_r[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[1] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or10_out[1]),
        .Q(input_r[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[20] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or10_out[20]),
        .Q(input_r[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[21] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or10_out[21]),
        .Q(input_r[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[22] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or10_out[22]),
        .Q(input_r[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[23] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or10_out[23]),
        .Q(input_r[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[24] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or10_out[24]),
        .Q(input_r[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[25] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or10_out[25]),
        .Q(input_r[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[26] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or10_out[26]),
        .Q(input_r[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[27] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or10_out[27]),
        .Q(input_r[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[28] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or10_out[28]),
        .Q(input_r[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[29] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or10_out[29]),
        .Q(input_r[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[2] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or10_out[2]),
        .Q(input_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[30] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or10_out[30]),
        .Q(input_r[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[31] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or10_out[31]),
        .Q(input_r[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[32] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or9_out[0]),
        .Q(input_r[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[33] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or9_out[1]),
        .Q(input_r[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[34] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or9_out[2]),
        .Q(input_r[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[35] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or9_out[3]),
        .Q(input_r[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[36] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or9_out[4]),
        .Q(input_r[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[37] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or9_out[5]),
        .Q(input_r[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[38] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or9_out[6]),
        .Q(input_r[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[39] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or9_out[7]),
        .Q(input_r[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[3] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or10_out[3]),
        .Q(input_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[40] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or9_out[8]),
        .Q(input_r[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[41] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or9_out[9]),
        .Q(input_r[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[42] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or9_out[10]),
        .Q(input_r[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[43] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or9_out[11]),
        .Q(input_r[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[44] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or9_out[12]),
        .Q(input_r[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[45] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or9_out[13]),
        .Q(input_r[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[46] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or9_out[14]),
        .Q(input_r[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[47] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or9_out[15]),
        .Q(input_r[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[48] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or9_out[16]),
        .Q(input_r[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[49] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or9_out[17]),
        .Q(input_r[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[4] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or10_out[4]),
        .Q(input_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[50] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or9_out[18]),
        .Q(input_r[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[51] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or9_out[19]),
        .Q(input_r[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[52] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or9_out[20]),
        .Q(input_r[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[53] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or9_out[21]),
        .Q(input_r[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[54] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or9_out[22]),
        .Q(input_r[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[55] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or9_out[23]),
        .Q(input_r[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[56] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or9_out[24]),
        .Q(input_r[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[57] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or9_out[25]),
        .Q(input_r[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[58] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or9_out[26]),
        .Q(input_r[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[59] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or9_out[27]),
        .Q(input_r[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[5] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or10_out[5]),
        .Q(input_r[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[60] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or9_out[28]),
        .Q(input_r[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[61] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or9_out[29]),
        .Q(input_r[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[62] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or9_out[30]),
        .Q(input_r[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[63] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or9_out[31]),
        .Q(input_r[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[6] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or10_out[6]),
        .Q(input_r[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[7] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or10_out[7]),
        .Q(input_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[8] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or10_out[8]),
        .Q(input_r[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[9] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or10_out[9]),
        .Q(input_r[8]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_1
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(p_1_in),
        .I2(p_13_in),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(int_task_ap_done_reg_0));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr8_out),
        .I2(CO),
        .I3(Q[1]),
        .I4(p_12_in[0]),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(s_axi_control_WSTRB[0]),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\int_output_r[31]_i_3_n_0 ),
        .O(int_isr8_out));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr8_out),
        .I2(p_12_in[1]),
        .I3(CO),
        .I4(Q[1]),
        .I5(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(int_task_ap_done_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numChannels[0]_i_1 
       (.I0(numChannels[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(or4_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numChannels[10]_i_1 
       (.I0(numChannels[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(or4_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numChannels[11]_i_1 
       (.I0(numChannels[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(or4_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numChannels[12]_i_1 
       (.I0(numChannels[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(or4_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numChannels[13]_i_1 
       (.I0(numChannels[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(or4_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numChannels[14]_i_1 
       (.I0(numChannels[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(or4_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numChannels[15]_i_1 
       (.I0(numChannels[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(or4_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numChannels[16]_i_1 
       (.I0(numChannels[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(or4_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numChannels[17]_i_1 
       (.I0(numChannels[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(or4_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numChannels[18]_i_1 
       (.I0(numChannels[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(or4_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numChannels[19]_i_1 
       (.I0(numChannels[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(or4_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numChannels[1]_i_1 
       (.I0(numChannels[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(or4_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numChannels[20]_i_1 
       (.I0(numChannels[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(or4_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numChannels[21]_i_1 
       (.I0(numChannels[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(or4_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numChannels[22]_i_1 
       (.I0(numChannels[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(or4_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numChannels[23]_i_1 
       (.I0(numChannels[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(or4_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numChannels[24]_i_1 
       (.I0(numChannels[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(or4_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numChannels[25]_i_1 
       (.I0(numChannels[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(or4_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numChannels[26]_i_1 
       (.I0(numChannels[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(or4_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numChannels[27]_i_1 
       (.I0(numChannels[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(or4_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numChannels[28]_i_1 
       (.I0(numChannels[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(or4_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numChannels[29]_i_1 
       (.I0(numChannels[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(or4_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numChannels[2]_i_1 
       (.I0(numChannels[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(or4_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numChannels[30]_i_1 
       (.I0(numChannels[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(or4_out[30]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \int_numChannels[31]_i_1 
       (.I0(\int_numChannels[31]_i_3_n_0 ),
        .I1(\int_numChannels[31]_i_4_n_0 ),
        .I2(p_32_in),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(int_numChannels));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numChannels[31]_i_2 
       (.I0(numChannels[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(or4_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_numChannels[31]_i_3 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[2] ),
        .O(\int_numChannels[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \int_numChannels[31]_i_4 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[3] ),
        .O(\int_numChannels[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_numChannels[31]_i_5 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .O(p_32_in));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numChannels[3]_i_1 
       (.I0(numChannels[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(or4_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numChannels[4]_i_1 
       (.I0(numChannels[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(or4_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numChannels[5]_i_1 
       (.I0(numChannels[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(or4_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numChannels[6]_i_1 
       (.I0(numChannels[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(or4_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numChannels[7]_i_1 
       (.I0(numChannels[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(or4_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numChannels[8]_i_1 
       (.I0(numChannels[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(or4_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numChannels[9]_i_1 
       (.I0(numChannels[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(or4_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[0] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[0]),
        .Q(numChannels[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[10] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[10]),
        .Q(numChannels[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[11] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[11]),
        .Q(numChannels[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[12] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[12]),
        .Q(numChannels[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[13] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[13]),
        .Q(numChannels[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[14] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[14]),
        .Q(numChannels[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[15] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[15]),
        .Q(numChannels[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[16] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[16]),
        .Q(numChannels[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[17] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[17]),
        .Q(numChannels[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[18] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[18]),
        .Q(numChannels[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[19] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[19]),
        .Q(numChannels[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[1] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[1]),
        .Q(numChannels[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[20] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[20]),
        .Q(numChannels[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[21] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[21]),
        .Q(numChannels[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[22] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[22]),
        .Q(numChannels[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[23] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[23]),
        .Q(numChannels[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[24] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[24]),
        .Q(numChannels[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[25] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[25]),
        .Q(numChannels[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[26] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[26]),
        .Q(numChannels[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[27] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[27]),
        .Q(numChannels[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[28] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[28]),
        .Q(numChannels[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[29] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[29]),
        .Q(numChannels[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[2] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[2]),
        .Q(numChannels[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[30] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[30]),
        .Q(numChannels[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[31] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[31]),
        .Q(numChannels[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[3] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[3]),
        .Q(numChannels[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[4] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[4]),
        .Q(numChannels[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[5] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[5]),
        .Q(numChannels[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[6] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[6]),
        .Q(numChannels[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[7] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[7]),
        .Q(numChannels[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[8] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[8]),
        .Q(numChannels[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[9] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[9]),
        .Q(numChannels[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numFilters[0]_i_1 
       (.I0(numFilters[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(\int_numFilters_reg[31]_0 [0]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numFilters[10]_i_1 
       (.I0(numFilters[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(\int_numFilters_reg[31]_0 [10]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numFilters[11]_i_1 
       (.I0(numFilters[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(\int_numFilters_reg[31]_0 [11]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numFilters[12]_i_1 
       (.I0(numFilters[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(\int_numFilters_reg[31]_0 [12]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numFilters[13]_i_1 
       (.I0(numFilters[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(\int_numFilters_reg[31]_0 [13]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numFilters[14]_i_1 
       (.I0(numFilters[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(\int_numFilters_reg[31]_0 [14]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numFilters[15]_i_1 
       (.I0(numFilters[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(\int_numFilters_reg[31]_0 [15]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numFilters[16]_i_1 
       (.I0(numFilters[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(\int_numFilters_reg[31]_0 [16]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numFilters[17]_i_1 
       (.I0(numFilters[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(\int_numFilters_reg[31]_0 [17]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numFilters[18]_i_1 
       (.I0(numFilters[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(\int_numFilters_reg[31]_0 [18]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numFilters[19]_i_1 
       (.I0(numFilters[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(\int_numFilters_reg[31]_0 [19]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numFilters[1]_i_1 
       (.I0(numFilters[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(\int_numFilters_reg[31]_0 [1]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numFilters[20]_i_1 
       (.I0(numFilters[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(\int_numFilters_reg[31]_0 [20]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numFilters[21]_i_1 
       (.I0(numFilters[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(\int_numFilters_reg[31]_0 [21]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numFilters[22]_i_1 
       (.I0(numFilters[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(\int_numFilters_reg[31]_0 [22]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numFilters[23]_i_1 
       (.I0(numFilters[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(\int_numFilters_reg[31]_0 [23]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numFilters[24]_i_1 
       (.I0(numFilters[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(\int_numFilters_reg[31]_0 [24]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numFilters[25]_i_1 
       (.I0(numFilters[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(\int_numFilters_reg[31]_0 [25]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numFilters[26]_i_1 
       (.I0(numFilters[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(\int_numFilters_reg[31]_0 [26]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numFilters[27]_i_1 
       (.I0(numFilters[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(\int_numFilters_reg[31]_0 [27]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numFilters[28]_i_1 
       (.I0(numFilters[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(\int_numFilters_reg[31]_0 [28]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numFilters[29]_i_1 
       (.I0(numFilters[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(\int_numFilters_reg[31]_0 [29]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numFilters[2]_i_1 
       (.I0(numFilters[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(\int_numFilters_reg[31]_0 [2]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numFilters[30]_i_1 
       (.I0(numFilters[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(\int_numFilters_reg[31]_0 [30]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \int_numFilters[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\int_output_r[31]_i_3_n_0 ),
        .O(int_numFilters));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numFilters[31]_i_2 
       (.I0(numFilters[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(\int_numFilters_reg[31]_0 [31]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numFilters[3]_i_1 
       (.I0(numFilters[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(\int_numFilters_reg[31]_0 [3]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numFilters[4]_i_1 
       (.I0(numFilters[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(\int_numFilters_reg[31]_0 [4]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numFilters[5]_i_1 
       (.I0(numFilters[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(\int_numFilters_reg[31]_0 [5]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numFilters[6]_i_1 
       (.I0(numFilters[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(\int_numFilters_reg[31]_0 [6]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numFilters[7]_i_1 
       (.I0(numFilters[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(\int_numFilters_reg[31]_0 [7]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numFilters[8]_i_1 
       (.I0(numFilters[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(\int_numFilters_reg[31]_0 [8]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numFilters[9]_i_1 
       (.I0(numFilters[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(\int_numFilters_reg[31]_0 [9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[0] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(\int_numFilters_reg[31]_0 [0]),
        .Q(numFilters[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[10] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(\int_numFilters_reg[31]_0 [10]),
        .Q(numFilters[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[11] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(\int_numFilters_reg[31]_0 [11]),
        .Q(numFilters[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[12] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(\int_numFilters_reg[31]_0 [12]),
        .Q(numFilters[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[13] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(\int_numFilters_reg[31]_0 [13]),
        .Q(numFilters[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[14] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(\int_numFilters_reg[31]_0 [14]),
        .Q(numFilters[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[15] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(\int_numFilters_reg[31]_0 [15]),
        .Q(numFilters[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[16] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(\int_numFilters_reg[31]_0 [16]),
        .Q(numFilters[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[17] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(\int_numFilters_reg[31]_0 [17]),
        .Q(numFilters[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[18] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(\int_numFilters_reg[31]_0 [18]),
        .Q(numFilters[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[19] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(\int_numFilters_reg[31]_0 [19]),
        .Q(numFilters[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[1] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(\int_numFilters_reg[31]_0 [1]),
        .Q(numFilters[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[20] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(\int_numFilters_reg[31]_0 [20]),
        .Q(numFilters[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[21] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(\int_numFilters_reg[31]_0 [21]),
        .Q(numFilters[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[22] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(\int_numFilters_reg[31]_0 [22]),
        .Q(numFilters[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[23] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(\int_numFilters_reg[31]_0 [23]),
        .Q(numFilters[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[24] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(\int_numFilters_reg[31]_0 [24]),
        .Q(numFilters[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[25] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(\int_numFilters_reg[31]_0 [25]),
        .Q(numFilters[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[26] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(\int_numFilters_reg[31]_0 [26]),
        .Q(numFilters[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[27] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(\int_numFilters_reg[31]_0 [27]),
        .Q(numFilters[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[28] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(\int_numFilters_reg[31]_0 [28]),
        .Q(numFilters[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[29] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(\int_numFilters_reg[31]_0 [29]),
        .Q(numFilters[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[2] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(\int_numFilters_reg[31]_0 [2]),
        .Q(numFilters[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[30] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(\int_numFilters_reg[31]_0 [30]),
        .Q(numFilters[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[31] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(\int_numFilters_reg[31]_0 [31]),
        .Q(numFilters[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[3] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(\int_numFilters_reg[31]_0 [3]),
        .Q(numFilters[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[4] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(\int_numFilters_reg[31]_0 [4]),
        .Q(numFilters[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[5] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(\int_numFilters_reg[31]_0 [5]),
        .Q(numFilters[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[6] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(\int_numFilters_reg[31]_0 [6]),
        .Q(numFilters[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[7] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(\int_numFilters_reg[31]_0 [7]),
        .Q(numFilters[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[8] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(\int_numFilters_reg[31]_0 [8]),
        .Q(numFilters[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[9] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(\int_numFilters_reg[31]_0 [9]),
        .Q(numFilters[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[0]_i_1 
       (.I0(output_r[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(or8_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[10]_i_1 
       (.I0(output_r[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(or8_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[11]_i_1 
       (.I0(output_r[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(or8_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[12]_i_1 
       (.I0(output_r[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(or8_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[13]_i_1 
       (.I0(output_r[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(or8_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[14]_i_1 
       (.I0(output_r[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(or8_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[15]_i_1 
       (.I0(output_r[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(or8_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[16]_i_1 
       (.I0(output_r[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(or8_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[17]_i_1 
       (.I0(output_r[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(or8_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[18]_i_1 
       (.I0(output_r[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(or8_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[19]_i_1 
       (.I0(output_r[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(or8_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[1]_i_1 
       (.I0(output_r[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(or8_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[20]_i_1 
       (.I0(output_r[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(or8_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[21]_i_1 
       (.I0(output_r[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(or8_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[22]_i_1 
       (.I0(output_r[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(or8_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[23]_i_1 
       (.I0(output_r[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(or8_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[24]_i_1 
       (.I0(output_r[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(or8_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[25]_i_1 
       (.I0(output_r[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(or8_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[26]_i_1 
       (.I0(output_r[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(or8_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[27]_i_1 
       (.I0(output_r[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(or8_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[28]_i_1 
       (.I0(output_r[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(or8_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[29]_i_1 
       (.I0(output_r[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(or8_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[2]_i_1 
       (.I0(output_r[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(or8_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[30]_i_1 
       (.I0(output_r[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(or8_out[30]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \int_output_r[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\int_output_r[31]_i_3_n_0 ),
        .O(int_output_r19_out));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[31]_i_2 
       (.I0(output_r[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(or8_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \int_output_r[31]_i_3 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[3] ),
        .O(\int_output_r[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[32]_i_1 
       (.I0(output_r[32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(or7_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[33]_i_1 
       (.I0(output_r[33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(or7_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[34]_i_1 
       (.I0(output_r[34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(or7_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[35]_i_1 
       (.I0(output_r[35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(or7_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[36]_i_1 
       (.I0(output_r[36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(or7_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[37]_i_1 
       (.I0(output_r[37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(or7_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[38]_i_1 
       (.I0(output_r[38]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(or7_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[39]_i_1 
       (.I0(output_r[39]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(or7_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[3]_i_1 
       (.I0(output_r[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(or8_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[40]_i_1 
       (.I0(output_r[40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(or7_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[41]_i_1 
       (.I0(output_r[41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(or7_out[9]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[42]_i_1 
       (.I0(output_r[42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(or7_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[43]_i_1 
       (.I0(output_r[43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(or7_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[44]_i_1 
       (.I0(output_r[44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(or7_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[45]_i_1 
       (.I0(output_r[45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(or7_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[46]_i_1 
       (.I0(output_r[46]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(or7_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[47]_i_1 
       (.I0(output_r[47]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(or7_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[48]_i_1 
       (.I0(output_r[48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(or7_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[49]_i_1 
       (.I0(output_r[49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(or7_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[4]_i_1 
       (.I0(output_r[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(or8_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[50]_i_1 
       (.I0(output_r[50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(or7_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[51]_i_1 
       (.I0(output_r[51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(or7_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[52]_i_1 
       (.I0(output_r[52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(or7_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[53]_i_1 
       (.I0(output_r[53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(or7_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[54]_i_1 
       (.I0(output_r[54]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(or7_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[55]_i_1 
       (.I0(output_r[55]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(or7_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[56]_i_1 
       (.I0(output_r[56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(or7_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[57]_i_1 
       (.I0(output_r[57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(or7_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[58]_i_1 
       (.I0(output_r[58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(or7_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[59]_i_1 
       (.I0(output_r[59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(or7_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[5]_i_1 
       (.I0(output_r[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(or8_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[60]_i_1 
       (.I0(output_r[60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(or7_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[61]_i_1 
       (.I0(output_r[61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(or7_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[62]_i_1 
       (.I0(output_r[62]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(or7_out[30]));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \int_output_r[63]_i_1 
       (.I0(\int_output_r[63]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(\int_output_r[63]_i_4_n_0 ),
        .O(int_output_r));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[63]_i_2 
       (.I0(output_r[63]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(or7_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \int_output_r[63]_i_3 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[3] ),
        .O(\int_output_r[63]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \int_output_r[63]_i_4 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_WVALID),
        .I2(\waddr_reg_n_0_[0] ),
        .O(\int_output_r[63]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[6]_i_1 
       (.I0(output_r[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(or8_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[7]_i_1 
       (.I0(output_r[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(or8_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[8]_i_1 
       (.I0(output_r[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(or8_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[9]_i_1 
       (.I0(output_r[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(or8_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[0] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or8_out[0]),
        .Q(output_r[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[10] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or8_out[10]),
        .Q(output_r[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[11] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or8_out[11]),
        .Q(output_r[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[12] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or8_out[12]),
        .Q(output_r[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[13] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or8_out[13]),
        .Q(output_r[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[14] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or8_out[14]),
        .Q(output_r[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[15] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or8_out[15]),
        .Q(output_r[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[16] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or8_out[16]),
        .Q(output_r[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[17] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or8_out[17]),
        .Q(output_r[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[18] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or8_out[18]),
        .Q(output_r[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[19] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or8_out[19]),
        .Q(output_r[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[1] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or8_out[1]),
        .Q(output_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[20] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or8_out[20]),
        .Q(output_r[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[21] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or8_out[21]),
        .Q(output_r[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[22] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or8_out[22]),
        .Q(output_r[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[23] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or8_out[23]),
        .Q(output_r[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[24] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or8_out[24]),
        .Q(output_r[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[25] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or8_out[25]),
        .Q(output_r[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[26] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or8_out[26]),
        .Q(output_r[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[27] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or8_out[27]),
        .Q(output_r[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[28] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or8_out[28]),
        .Q(output_r[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[29] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or8_out[29]),
        .Q(output_r[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[2] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or8_out[2]),
        .Q(output_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[30] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or8_out[30]),
        .Q(output_r[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[31] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or8_out[31]),
        .Q(output_r[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[32] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or7_out[0]),
        .Q(output_r[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[33] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or7_out[1]),
        .Q(output_r[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[34] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or7_out[2]),
        .Q(output_r[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[35] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or7_out[3]),
        .Q(output_r[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[36] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or7_out[4]),
        .Q(output_r[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[37] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or7_out[5]),
        .Q(output_r[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[38] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or7_out[6]),
        .Q(output_r[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[39] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or7_out[7]),
        .Q(output_r[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[3] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or8_out[3]),
        .Q(output_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[40] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or7_out[8]),
        .Q(output_r[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[41] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or7_out[9]),
        .Q(output_r[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[42] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or7_out[10]),
        .Q(output_r[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[43] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or7_out[11]),
        .Q(output_r[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[44] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or7_out[12]),
        .Q(output_r[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[45] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or7_out[13]),
        .Q(output_r[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[46] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or7_out[14]),
        .Q(output_r[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[47] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or7_out[15]),
        .Q(output_r[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[48] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or7_out[16]),
        .Q(output_r[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[49] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or7_out[17]),
        .Q(output_r[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[4] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or8_out[4]),
        .Q(output_r[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[50] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or7_out[18]),
        .Q(output_r[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[51] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or7_out[19]),
        .Q(output_r[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[52] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or7_out[20]),
        .Q(output_r[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[53] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or7_out[21]),
        .Q(output_r[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[54] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or7_out[22]),
        .Q(output_r[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[55] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or7_out[23]),
        .Q(output_r[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[56] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or7_out[24]),
        .Q(output_r[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[57] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or7_out[25]),
        .Q(output_r[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[58] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or7_out[26]),
        .Q(output_r[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[59] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or7_out[27]),
        .Q(output_r[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[5] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or8_out[5]),
        .Q(output_r[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[60] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or7_out[28]),
        .Q(output_r[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[61] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or7_out[29]),
        .Q(output_r[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[62] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or7_out[30]),
        .Q(output_r[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[63] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or7_out[31]),
        .Q(output_r[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[6] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or8_out[6]),
        .Q(output_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[7] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or8_out[7]),
        .Q(output_r[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[8] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or8_out[8]),
        .Q(output_r[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[9] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or8_out[9]),
        .Q(output_r[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2E22FFFF2E222E22)) 
    int_task_ap_done_i_1
       (.I0(int_task_ap_done_i_2_n_0),
        .I1(auto_restart_status_reg_n_0),
        .I2(p_14_in[2]),
        .I3(ap_idle),
        .I4(int_task_ap_done0),
        .I5(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_task_ap_done_i_2
       (.I0(CO),
        .I1(Q[1]),
        .O(int_task_ap_done_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    int_task_ap_done_i_3
       (.I0(int_task_ap_done_i_4_n_0),
        .I1(ar_hs),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(int_task_ap_done_i_5_n_0),
        .O(int_task_ap_done0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_task_ap_done_i_4
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[6]),
        .O(int_task_ap_done_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_task_ap_done_i_5
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[4]),
        .O(int_task_ap_done_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done),
        .R(int_task_ap_done_reg_0));
  LUT6 #(
    .INIT(64'hFF80FFFFFF800000)) 
    \rdata_data[0]_i_1 
       (.I0(\rdata_data[0]_i_2_n_0 ),
        .I1(\rdata_data[1]_i_3_n_0 ),
        .I2(\rdata_data[1]_i_4_n_0 ),
        .I3(\rdata_data[0]_i_3_n_0 ),
        .I4(ar_hs),
        .I5(s_axi_control_RDATA[0]),
        .O(\rdata_data[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata_data[0]_i_2 
       (.I0(inputHeight[0]),
        .I1(convHeight[0]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(inputWidth[0]),
        .I5(convWidth[0]),
        .O(\rdata_data[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \rdata_data[0]_i_3 
       (.I0(\rdata_data[1]_i_6_n_0 ),
        .I1(\rdata_data[0]_i_4_n_0 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata_data[0]_i_5_n_0 ),
        .I4(\rdata_data[0]_i_6_n_0 ),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata_data[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040100)) 
    \rdata_data[0]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(output_r[32]),
        .I4(\int_filters_reg_n_0_[0] ),
        .I5(\rdata_data[0]_i_7_n_0 ),
        .O(\rdata_data[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata_data[0]_i_5 
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(output_r[0]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(p_13_in),
        .I5(input_r[31]),
        .O(\rdata_data[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata_data[0]_i_6 
       (.I0(ap_start),
        .I1(\int_input_r_reg_n_0_[0] ),
        .I2(p_12_in[0]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    \rdata_data[0]_i_7 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(numFilters[0]),
        .I4(filters[31]),
        .I5(numChannels[0]),
        .O(\rdata_data[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \rdata_data[10]_i_1 
       (.I0(\rdata_data[10]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata_data[10]_i_3_n_0 ),
        .I3(\rdata_data[10]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata_data[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata_data[10]_i_2 
       (.I0(input_r[9]),
        .I1(input_r[41]),
        .I2(output_r[10]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata_data[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata_data[10]_i_3 
       (.I0(inputHeight[10]),
        .I1(convHeight[10]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(inputWidth[10]),
        .I5(convWidth[10]),
        .O(\rdata_data[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040100)) 
    \rdata_data[10]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(output_r[42]),
        .I4(filters[9]),
        .I5(\rdata_data[10]_i_5_n_0 ),
        .O(\rdata_data[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    \rdata_data[10]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(numFilters[10]),
        .I4(filters[41]),
        .I5(numChannels[10]),
        .O(\rdata_data[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \rdata_data[11]_i_1 
       (.I0(\rdata_data[11]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata_data[11]_i_3_n_0 ),
        .I3(\rdata_data[11]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata_data[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata_data[11]_i_2 
       (.I0(input_r[10]),
        .I1(input_r[42]),
        .I2(output_r[11]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata_data[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata_data[11]_i_3 
       (.I0(inputHeight[11]),
        .I1(convHeight[11]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(inputWidth[11]),
        .I5(convWidth[11]),
        .O(\rdata_data[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040100)) 
    \rdata_data[11]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(output_r[43]),
        .I4(filters[10]),
        .I5(\rdata_data[11]_i_5_n_0 ),
        .O(\rdata_data[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    \rdata_data[11]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(numFilters[11]),
        .I4(filters[42]),
        .I5(numChannels[11]),
        .O(\rdata_data[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \rdata_data[12]_i_1 
       (.I0(\rdata_data[12]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata_data[12]_i_3_n_0 ),
        .I3(\rdata_data[12]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata_data[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata_data[12]_i_2 
       (.I0(input_r[11]),
        .I1(input_r[43]),
        .I2(output_r[12]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata_data[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata_data[12]_i_3 
       (.I0(inputHeight[12]),
        .I1(convHeight[12]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(inputWidth[12]),
        .I5(convWidth[12]),
        .O(\rdata_data[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040100)) 
    \rdata_data[12]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(output_r[44]),
        .I4(filters[11]),
        .I5(\rdata_data[12]_i_5_n_0 ),
        .O(\rdata_data[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    \rdata_data[12]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(numFilters[12]),
        .I4(filters[43]),
        .I5(numChannels[12]),
        .O(\rdata_data[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \rdata_data[13]_i_1 
       (.I0(\rdata_data[13]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata_data[13]_i_3_n_0 ),
        .I3(\rdata_data[13]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata_data[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata_data[13]_i_2 
       (.I0(input_r[12]),
        .I1(input_r[44]),
        .I2(output_r[13]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata_data[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata_data[13]_i_3 
       (.I0(inputHeight[13]),
        .I1(convHeight[13]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(inputWidth[13]),
        .I5(convWidth[13]),
        .O(\rdata_data[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040100)) 
    \rdata_data[13]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(output_r[45]),
        .I4(filters[12]),
        .I5(\rdata_data[13]_i_5_n_0 ),
        .O(\rdata_data[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    \rdata_data[13]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(numFilters[13]),
        .I4(filters[44]),
        .I5(numChannels[13]),
        .O(\rdata_data[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \rdata_data[14]_i_1 
       (.I0(\rdata_data[14]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata_data[14]_i_3_n_0 ),
        .I3(\rdata_data[14]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata_data[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata_data[14]_i_2 
       (.I0(input_r[13]),
        .I1(input_r[45]),
        .I2(output_r[14]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata_data[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata_data[14]_i_3 
       (.I0(inputHeight[14]),
        .I1(convHeight[14]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(inputWidth[14]),
        .I5(convWidth[14]),
        .O(\rdata_data[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040100)) 
    \rdata_data[14]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(output_r[46]),
        .I4(filters[13]),
        .I5(\rdata_data[14]_i_5_n_0 ),
        .O(\rdata_data[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    \rdata_data[14]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(numFilters[14]),
        .I4(filters[45]),
        .I5(numChannels[14]),
        .O(\rdata_data[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \rdata_data[15]_i_1 
       (.I0(\rdata_data[15]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata_data[15]_i_3_n_0 ),
        .I3(\rdata_data[15]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata_data[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata_data[15]_i_2 
       (.I0(input_r[14]),
        .I1(input_r[46]),
        .I2(output_r[15]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata_data[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata_data[15]_i_3 
       (.I0(inputHeight[15]),
        .I1(convHeight[15]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(inputWidth[15]),
        .I5(convWidth[15]),
        .O(\rdata_data[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040100)) 
    \rdata_data[15]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(output_r[47]),
        .I4(filters[14]),
        .I5(\rdata_data[15]_i_5_n_0 ),
        .O(\rdata_data[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    \rdata_data[15]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(numFilters[15]),
        .I4(filters[46]),
        .I5(numChannels[15]),
        .O(\rdata_data[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \rdata_data[16]_i_1 
       (.I0(\rdata_data[16]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata_data[16]_i_3_n_0 ),
        .I3(\rdata_data[16]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata_data[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata_data[16]_i_2 
       (.I0(input_r[15]),
        .I1(input_r[47]),
        .I2(output_r[16]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata_data[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata_data[16]_i_3 
       (.I0(inputHeight[16]),
        .I1(convHeight[16]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(inputWidth[16]),
        .I5(convWidth[16]),
        .O(\rdata_data[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040100)) 
    \rdata_data[16]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(output_r[48]),
        .I4(filters[15]),
        .I5(\rdata_data[16]_i_5_n_0 ),
        .O(\rdata_data[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    \rdata_data[16]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(numFilters[16]),
        .I4(filters[47]),
        .I5(numChannels[16]),
        .O(\rdata_data[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \rdata_data[17]_i_1 
       (.I0(\rdata_data[17]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata_data[17]_i_3_n_0 ),
        .I3(\rdata_data[17]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata_data[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata_data[17]_i_2 
       (.I0(input_r[16]),
        .I1(input_r[48]),
        .I2(output_r[17]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata_data[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata_data[17]_i_3 
       (.I0(inputHeight[17]),
        .I1(convHeight[17]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(inputWidth[17]),
        .I5(convWidth[17]),
        .O(\rdata_data[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040100)) 
    \rdata_data[17]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(output_r[49]),
        .I4(filters[16]),
        .I5(\rdata_data[17]_i_5_n_0 ),
        .O(\rdata_data[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    \rdata_data[17]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(numFilters[17]),
        .I4(filters[48]),
        .I5(numChannels[17]),
        .O(\rdata_data[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \rdata_data[18]_i_1 
       (.I0(\rdata_data[18]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata_data[18]_i_3_n_0 ),
        .I3(\rdata_data[18]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata_data[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata_data[18]_i_2 
       (.I0(input_r[17]),
        .I1(input_r[49]),
        .I2(output_r[18]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata_data[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata_data[18]_i_3 
       (.I0(inputHeight[18]),
        .I1(convHeight[18]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(inputWidth[18]),
        .I5(convWidth[18]),
        .O(\rdata_data[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040100)) 
    \rdata_data[18]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(output_r[50]),
        .I4(filters[17]),
        .I5(\rdata_data[18]_i_5_n_0 ),
        .O(\rdata_data[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    \rdata_data[18]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(numFilters[18]),
        .I4(filters[49]),
        .I5(numChannels[18]),
        .O(\rdata_data[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \rdata_data[19]_i_1 
       (.I0(\rdata_data[19]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata_data[19]_i_3_n_0 ),
        .I3(\rdata_data[19]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata_data[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata_data[19]_i_2 
       (.I0(input_r[18]),
        .I1(input_r[50]),
        .I2(output_r[19]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata_data[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata_data[19]_i_3 
       (.I0(inputHeight[19]),
        .I1(convHeight[19]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(inputWidth[19]),
        .I5(convWidth[19]),
        .O(\rdata_data[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040100)) 
    \rdata_data[19]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(output_r[51]),
        .I4(filters[18]),
        .I5(\rdata_data[19]_i_5_n_0 ),
        .O(\rdata_data[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    \rdata_data[19]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(numFilters[19]),
        .I4(filters[50]),
        .I5(numChannels[19]),
        .O(\rdata_data[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FFFFFF800000)) 
    \rdata_data[1]_i_1 
       (.I0(\rdata_data[1]_i_2_n_0 ),
        .I1(\rdata_data[1]_i_3_n_0 ),
        .I2(\rdata_data[1]_i_4_n_0 ),
        .I3(\rdata_data[1]_i_5_n_0 ),
        .I4(ar_hs),
        .I5(s_axi_control_RDATA[1]),
        .O(\rdata_data[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    \rdata_data[1]_i_10 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(numFilters[1]),
        .I4(filters[32]),
        .I5(numChannels[1]),
        .O(\rdata_data[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata_data[1]_i_2 
       (.I0(inputHeight[1]),
        .I1(convHeight[1]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(inputWidth[1]),
        .I5(convWidth[1]),
        .O(\rdata_data[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rdata_data[1]_i_3 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[6]),
        .O(\rdata_data[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata_data[1]_i_4 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .O(\rdata_data[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \rdata_data[1]_i_5 
       (.I0(\rdata_data[1]_i_6_n_0 ),
        .I1(\rdata_data[1]_i_7_n_0 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata_data[1]_i_8_n_0 ),
        .I4(\rdata_data[1]_i_9_n_0 ),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata_data[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rdata_data[1]_i_6 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[6]),
        .O(\rdata_data[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040100)) 
    \rdata_data[1]_i_7 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(output_r[33]),
        .I4(filters[0]),
        .I5(\rdata_data[1]_i_10_n_0 ),
        .O(\rdata_data[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACC00)) 
    \rdata_data[1]_i_8 
       (.I0(input_r[32]),
        .I1(p_1_in),
        .I2(output_r[1]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata_data[1]_i_9 
       (.I0(int_task_ap_done),
        .I1(input_r[0]),
        .I2(p_12_in[1]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \rdata_data[20]_i_1 
       (.I0(\rdata_data[20]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata_data[20]_i_3_n_0 ),
        .I3(\rdata_data[20]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata_data[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata_data[20]_i_2 
       (.I0(input_r[19]),
        .I1(input_r[51]),
        .I2(output_r[20]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata_data[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata_data[20]_i_3 
       (.I0(inputHeight[20]),
        .I1(convHeight[20]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(inputWidth[20]),
        .I5(convWidth[20]),
        .O(\rdata_data[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040100)) 
    \rdata_data[20]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(output_r[52]),
        .I4(filters[19]),
        .I5(\rdata_data[20]_i_5_n_0 ),
        .O(\rdata_data[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    \rdata_data[20]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(numFilters[20]),
        .I4(filters[51]),
        .I5(numChannels[20]),
        .O(\rdata_data[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \rdata_data[21]_i_1 
       (.I0(\rdata_data[21]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata_data[21]_i_3_n_0 ),
        .I3(\rdata_data[21]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata_data[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata_data[21]_i_2 
       (.I0(input_r[20]),
        .I1(input_r[52]),
        .I2(output_r[21]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata_data[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata_data[21]_i_3 
       (.I0(inputHeight[21]),
        .I1(convHeight[21]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(inputWidth[21]),
        .I5(convWidth[21]),
        .O(\rdata_data[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040100)) 
    \rdata_data[21]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(output_r[53]),
        .I4(filters[20]),
        .I5(\rdata_data[21]_i_5_n_0 ),
        .O(\rdata_data[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    \rdata_data[21]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(numFilters[21]),
        .I4(filters[52]),
        .I5(numChannels[21]),
        .O(\rdata_data[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \rdata_data[22]_i_1 
       (.I0(\rdata_data[22]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata_data[22]_i_3_n_0 ),
        .I3(\rdata_data[22]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata_data[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata_data[22]_i_2 
       (.I0(input_r[21]),
        .I1(input_r[53]),
        .I2(output_r[22]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata_data[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata_data[22]_i_3 
       (.I0(inputHeight[22]),
        .I1(convHeight[22]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(inputWidth[22]),
        .I5(convWidth[22]),
        .O(\rdata_data[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040100)) 
    \rdata_data[22]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(output_r[54]),
        .I4(filters[21]),
        .I5(\rdata_data[22]_i_5_n_0 ),
        .O(\rdata_data[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    \rdata_data[22]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(numFilters[22]),
        .I4(filters[53]),
        .I5(numChannels[22]),
        .O(\rdata_data[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \rdata_data[23]_i_1 
       (.I0(\rdata_data[23]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata_data[23]_i_3_n_0 ),
        .I3(\rdata_data[23]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata_data[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata_data[23]_i_2 
       (.I0(input_r[22]),
        .I1(input_r[54]),
        .I2(output_r[23]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata_data[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata_data[23]_i_3 
       (.I0(inputHeight[23]),
        .I1(convHeight[23]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(inputWidth[23]),
        .I5(convWidth[23]),
        .O(\rdata_data[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040100)) 
    \rdata_data[23]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(output_r[55]),
        .I4(filters[22]),
        .I5(\rdata_data[23]_i_5_n_0 ),
        .O(\rdata_data[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    \rdata_data[23]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(numFilters[23]),
        .I4(filters[54]),
        .I5(numChannels[23]),
        .O(\rdata_data[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \rdata_data[24]_i_1 
       (.I0(\rdata_data[24]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata_data[24]_i_3_n_0 ),
        .I3(\rdata_data[24]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata_data[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata_data[24]_i_2 
       (.I0(input_r[23]),
        .I1(input_r[55]),
        .I2(output_r[24]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata_data[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata_data[24]_i_3 
       (.I0(inputHeight[24]),
        .I1(convHeight[24]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(inputWidth[24]),
        .I5(convWidth[24]),
        .O(\rdata_data[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040100)) 
    \rdata_data[24]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(output_r[56]),
        .I4(filters[23]),
        .I5(\rdata_data[24]_i_5_n_0 ),
        .O(\rdata_data[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    \rdata_data[24]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(numFilters[24]),
        .I4(filters[55]),
        .I5(numChannels[24]),
        .O(\rdata_data[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \rdata_data[25]_i_1 
       (.I0(\rdata_data[25]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata_data[25]_i_3_n_0 ),
        .I3(\rdata_data[25]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata_data[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata_data[25]_i_2 
       (.I0(input_r[24]),
        .I1(input_r[56]),
        .I2(output_r[25]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata_data[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata_data[25]_i_3 
       (.I0(inputHeight[25]),
        .I1(convHeight[25]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(inputWidth[25]),
        .I5(convWidth[25]),
        .O(\rdata_data[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040100)) 
    \rdata_data[25]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(output_r[57]),
        .I4(filters[24]),
        .I5(\rdata_data[25]_i_5_n_0 ),
        .O(\rdata_data[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    \rdata_data[25]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(numFilters[25]),
        .I4(filters[56]),
        .I5(numChannels[25]),
        .O(\rdata_data[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \rdata_data[26]_i_1 
       (.I0(\rdata_data[26]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata_data[26]_i_3_n_0 ),
        .I3(\rdata_data[26]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata_data[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata_data[26]_i_2 
       (.I0(input_r[25]),
        .I1(input_r[57]),
        .I2(output_r[26]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata_data[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata_data[26]_i_3 
       (.I0(inputHeight[26]),
        .I1(convHeight[26]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(inputWidth[26]),
        .I5(convWidth[26]),
        .O(\rdata_data[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040100)) 
    \rdata_data[26]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(output_r[58]),
        .I4(filters[25]),
        .I5(\rdata_data[26]_i_5_n_0 ),
        .O(\rdata_data[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    \rdata_data[26]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(numFilters[26]),
        .I4(filters[57]),
        .I5(numChannels[26]),
        .O(\rdata_data[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \rdata_data[27]_i_1 
       (.I0(\rdata_data[27]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata_data[27]_i_3_n_0 ),
        .I3(\rdata_data[27]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata_data[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata_data[27]_i_2 
       (.I0(input_r[26]),
        .I1(input_r[58]),
        .I2(output_r[27]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata_data[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata_data[27]_i_3 
       (.I0(inputHeight[27]),
        .I1(convHeight[27]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(inputWidth[27]),
        .I5(convWidth[27]),
        .O(\rdata_data[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040100)) 
    \rdata_data[27]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(output_r[59]),
        .I4(filters[26]),
        .I5(\rdata_data[27]_i_5_n_0 ),
        .O(\rdata_data[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    \rdata_data[27]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(numFilters[27]),
        .I4(filters[58]),
        .I5(numChannels[27]),
        .O(\rdata_data[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \rdata_data[28]_i_1 
       (.I0(\rdata_data[28]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata_data[28]_i_3_n_0 ),
        .I3(\rdata_data[28]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata_data[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata_data[28]_i_2 
       (.I0(input_r[27]),
        .I1(input_r[59]),
        .I2(output_r[28]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata_data[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata_data[28]_i_3 
       (.I0(inputHeight[28]),
        .I1(convHeight[28]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(inputWidth[28]),
        .I5(convWidth[28]),
        .O(\rdata_data[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040100)) 
    \rdata_data[28]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(output_r[60]),
        .I4(filters[27]),
        .I5(\rdata_data[28]_i_5_n_0 ),
        .O(\rdata_data[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    \rdata_data[28]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(numFilters[28]),
        .I4(filters[59]),
        .I5(numChannels[28]),
        .O(\rdata_data[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \rdata_data[29]_i_1 
       (.I0(\rdata_data[29]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata_data[29]_i_3_n_0 ),
        .I3(\rdata_data[29]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata_data[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata_data[29]_i_2 
       (.I0(input_r[28]),
        .I1(input_r[60]),
        .I2(output_r[29]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata_data[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata_data[29]_i_3 
       (.I0(inputHeight[29]),
        .I1(convHeight[29]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(inputWidth[29]),
        .I5(convWidth[29]),
        .O(\rdata_data[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040100)) 
    \rdata_data[29]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(output_r[61]),
        .I4(filters[28]),
        .I5(\rdata_data[29]_i_5_n_0 ),
        .O(\rdata_data[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    \rdata_data[29]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(numFilters[29]),
        .I4(filters[60]),
        .I5(numChannels[29]),
        .O(\rdata_data[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \rdata_data[2]_i_1 
       (.I0(\rdata_data[2]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata_data[2]_i_3_n_0 ),
        .I3(\rdata_data[2]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata_data[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF88800800)) 
    \rdata_data[2]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[33]),
        .I4(output_r[2]),
        .I5(\rdata_data[2]_i_5_n_0 ),
        .O(\rdata_data[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata_data[2]_i_3 
       (.I0(inputHeight[2]),
        .I1(convHeight[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(inputWidth[2]),
        .I5(convWidth[2]),
        .O(\rdata_data[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040100)) 
    \rdata_data[2]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(output_r[34]),
        .I4(filters[1]),
        .I5(\rdata_data[2]_i_6_n_0 ),
        .O(\rdata_data[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \rdata_data[2]_i_5 
       (.I0(input_r[1]),
        .I1(p_14_in[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata_data[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    \rdata_data[2]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(numFilters[2]),
        .I4(filters[33]),
        .I5(numChannels[2]),
        .O(\rdata_data[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \rdata_data[30]_i_1 
       (.I0(\rdata_data[30]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata_data[30]_i_3_n_0 ),
        .I3(\rdata_data[30]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata_data[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata_data[30]_i_2 
       (.I0(input_r[29]),
        .I1(input_r[61]),
        .I2(output_r[30]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata_data[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata_data[30]_i_3 
       (.I0(inputHeight[30]),
        .I1(convHeight[30]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(inputWidth[30]),
        .I5(convWidth[30]),
        .O(\rdata_data[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040100)) 
    \rdata_data[30]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(output_r[62]),
        .I4(filters[29]),
        .I5(\rdata_data[30]_i_5_n_0 ),
        .O(\rdata_data[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    \rdata_data[30]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(numFilters[30]),
        .I4(filters[61]),
        .I5(numChannels[30]),
        .O(\rdata_data[30]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8880)) 
    \rdata_data[31]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .O(\rdata_data[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata_data[31]_i_2 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \rdata_data[31]_i_3 
       (.I0(\rdata_data[31]_i_4_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata_data[31]_i_5_n_0 ),
        .I3(\rdata_data[31]_i_6_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata_data[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata_data[31]_i_4 
       (.I0(input_r[30]),
        .I1(input_r[62]),
        .I2(output_r[31]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata_data[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata_data[31]_i_5 
       (.I0(inputHeight[31]),
        .I1(convHeight[31]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(inputWidth[31]),
        .I5(convWidth[31]),
        .O(\rdata_data[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040100)) 
    \rdata_data[31]_i_6 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(output_r[63]),
        .I4(filters[30]),
        .I5(\rdata_data[31]_i_7_n_0 ),
        .O(\rdata_data[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    \rdata_data[31]_i_7 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(numFilters[31]),
        .I4(filters[62]),
        .I5(numChannels[31]),
        .O(\rdata_data[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \rdata_data[3]_i_1 
       (.I0(\rdata_data[3]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata_data[3]_i_3_n_0 ),
        .I3(\rdata_data[3]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata_data[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF88800800)) 
    \rdata_data[3]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[34]),
        .I4(output_r[3]),
        .I5(\rdata_data[3]_i_5_n_0 ),
        .O(\rdata_data[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata_data[3]_i_3 
       (.I0(inputHeight[3]),
        .I1(convHeight[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(inputWidth[3]),
        .I5(convWidth[3]),
        .O(\rdata_data[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040100)) 
    \rdata_data[3]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(output_r[35]),
        .I4(filters[2]),
        .I5(\rdata_data[3]_i_6_n_0 ),
        .O(\rdata_data[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \rdata_data[3]_i_5 
       (.I0(input_r[2]),
        .I1(int_ap_ready),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata_data[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    \rdata_data[3]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(numFilters[3]),
        .I4(filters[34]),
        .I5(numChannels[3]),
        .O(\rdata_data[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \rdata_data[4]_i_1 
       (.I0(\rdata_data[4]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata_data[4]_i_3_n_0 ),
        .I3(\rdata_data[4]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata_data[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata_data[4]_i_2 
       (.I0(input_r[3]),
        .I1(input_r[35]),
        .I2(output_r[4]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata_data[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata_data[4]_i_3 
       (.I0(inputHeight[4]),
        .I1(convHeight[4]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(inputWidth[4]),
        .I5(convWidth[4]),
        .O(\rdata_data[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040100)) 
    \rdata_data[4]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(output_r[36]),
        .I4(filters[3]),
        .I5(\rdata_data[4]_i_5_n_0 ),
        .O(\rdata_data[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    \rdata_data[4]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(numFilters[4]),
        .I4(filters[35]),
        .I5(numChannels[4]),
        .O(\rdata_data[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \rdata_data[5]_i_1 
       (.I0(\rdata_data[5]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata_data[5]_i_3_n_0 ),
        .I3(\rdata_data[5]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata_data[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata_data[5]_i_2 
       (.I0(input_r[4]),
        .I1(input_r[36]),
        .I2(output_r[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata_data[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata_data[5]_i_3 
       (.I0(inputHeight[5]),
        .I1(convHeight[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(inputWidth[5]),
        .I5(convWidth[5]),
        .O(\rdata_data[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040100)) 
    \rdata_data[5]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(output_r[37]),
        .I4(filters[4]),
        .I5(\rdata_data[5]_i_5_n_0 ),
        .O(\rdata_data[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    \rdata_data[5]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(numFilters[5]),
        .I4(filters[36]),
        .I5(numChannels[5]),
        .O(\rdata_data[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \rdata_data[6]_i_1 
       (.I0(\rdata_data[6]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata_data[6]_i_3_n_0 ),
        .I3(\rdata_data[6]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata_data[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata_data[6]_i_2 
       (.I0(input_r[5]),
        .I1(input_r[37]),
        .I2(output_r[6]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata_data[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata_data[6]_i_3 
       (.I0(inputHeight[6]),
        .I1(convHeight[6]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(inputWidth[6]),
        .I5(convWidth[6]),
        .O(\rdata_data[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040100)) 
    \rdata_data[6]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(output_r[38]),
        .I4(filters[5]),
        .I5(\rdata_data[6]_i_5_n_0 ),
        .O(\rdata_data[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    \rdata_data[6]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(numFilters[6]),
        .I4(filters[37]),
        .I5(numChannels[6]),
        .O(\rdata_data[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \rdata_data[7]_i_1 
       (.I0(\rdata_data[7]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata_data[7]_i_3_n_0 ),
        .I3(\rdata_data[7]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata_data[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF88800800)) 
    \rdata_data[7]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[38]),
        .I4(output_r[7]),
        .I5(\rdata_data[7]_i_5_n_0 ),
        .O(\rdata_data[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata_data[7]_i_3 
       (.I0(inputHeight[7]),
        .I1(convHeight[7]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(inputWidth[7]),
        .I5(convWidth[7]),
        .O(\rdata_data[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040100)) 
    \rdata_data[7]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(output_r[39]),
        .I4(filters[6]),
        .I5(\rdata_data[7]_i_6_n_0 ),
        .O(\rdata_data[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \rdata_data[7]_i_5 
       (.I0(input_r[6]),
        .I1(p_14_in[7]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata_data[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    \rdata_data[7]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(numFilters[7]),
        .I4(filters[38]),
        .I5(numChannels[7]),
        .O(\rdata_data[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \rdata_data[8]_i_1 
       (.I0(\rdata_data[8]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata_data[8]_i_3_n_0 ),
        .I3(\rdata_data[8]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata_data[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata_data[8]_i_2 
       (.I0(input_r[7]),
        .I1(input_r[39]),
        .I2(output_r[8]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata_data[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata_data[8]_i_3 
       (.I0(inputHeight[8]),
        .I1(convHeight[8]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(inputWidth[8]),
        .I5(convWidth[8]),
        .O(\rdata_data[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040100)) 
    \rdata_data[8]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(output_r[40]),
        .I4(filters[7]),
        .I5(\rdata_data[8]_i_5_n_0 ),
        .O(\rdata_data[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    \rdata_data[8]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(numFilters[8]),
        .I4(filters[39]),
        .I5(numChannels[8]),
        .O(\rdata_data[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \rdata_data[9]_i_1 
       (.I0(\rdata_data[9]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata_data[9]_i_3_n_0 ),
        .I3(\rdata_data[9]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata_data[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF88800800)) 
    \rdata_data[9]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[40]),
        .I4(output_r[9]),
        .I5(\rdata_data[9]_i_5_n_0 ),
        .O(\rdata_data[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata_data[9]_i_3 
       (.I0(inputHeight[9]),
        .I1(convHeight[9]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(inputWidth[9]),
        .I5(convWidth[9]),
        .O(\rdata_data[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040100)) 
    \rdata_data[9]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(output_r[41]),
        .I4(filters[8]),
        .I5(\rdata_data[9]_i_6_n_0 ),
        .O(\rdata_data[9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \rdata_data[9]_i_5 
       (.I0(input_r[8]),
        .I1(interrupt),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata_data[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    \rdata_data[9]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(numFilters[9]),
        .I4(filters[40]),
        .I5(numChannels[9]),
        .O(\rdata_data[9]_i_6_n_0 ));
  FDRE \rdata_data_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata_data[0]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_data_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[10]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[11]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[12]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[13]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[14]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[15]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[16]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[17]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[18]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[19]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata_data[1]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_data_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[20]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[21]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[22]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[23]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[24]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[25]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[26]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[27]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[28]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[29]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[2]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[30]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[31]_i_3_n_0 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[3]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[4]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[5]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[6]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[7]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[7]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[8]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[9]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata_data[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[6]),
        .Q(\waddr_reg_n_0_[6] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_flow_control_loop_pipe_sequential_init" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_flow_control_loop_pipe_sequential_init
   (\indvar_flatten_fu_120_reg[0] ,
    ap_loop_init_int_reg_0,
    ap_enable_reg_pp0_iter7_reg,
    ap_enable_reg_pp0_iter0,
    indvar_flatten_fu_120,
    grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_ap_start_reg_reg,
    SR,
    ap_clk,
    D,
    icmp_ln1027_2_reg_837,
    E,
    Q,
    ap_loop_exit_ready_pp0_iter10_reg,
    ap_rst_n,
    ap_done_cache_reg_0,
    gmem_RVALID,
    ap_done_cache_reg_1,
    gmem_ARREADY,
    ap_done_cache_reg_2,
    cy_V_fu_1161,
    ap_enable_reg_pp0_iter0_reg_reg,
    ap_enable_reg_pp0_iter0_reg,
    ap_done_reg1,
    \ap_CS_fsm_reg[21] ,
    I_WREADY,
    CO);
  output \indvar_flatten_fu_120_reg[0] ;
  output [0:0]ap_loop_init_int_reg_0;
  output ap_enable_reg_pp0_iter7_reg;
  output ap_enable_reg_pp0_iter0;
  output [0:0]indvar_flatten_fu_120;
  output [1:0]grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_ap_start_reg_reg;
  input [0:0]SR;
  input ap_clk;
  input [0:0]D;
  input icmp_ln1027_2_reg_837;
  input [0:0]E;
  input [0:0]Q;
  input ap_loop_exit_ready_pp0_iter10_reg;
  input ap_rst_n;
  input ap_done_cache_reg_0;
  input gmem_RVALID;
  input ap_done_cache_reg_1;
  input gmem_ARREADY;
  input [1:0]ap_done_cache_reg_2;
  input cy_V_fu_1161;
  input ap_enable_reg_pp0_iter0_reg_reg;
  input ap_enable_reg_pp0_iter0_reg;
  input ap_done_reg1;
  input [2:0]\ap_CS_fsm_reg[21] ;
  input I_WREADY;
  input [0:0]CO;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire I_WREADY;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [2:0]\ap_CS_fsm_reg[21] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_0;
  wire ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire [1:0]ap_done_cache_reg_2;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg;
  wire ap_enable_reg_pp0_iter7_reg;
  wire ap_loop_exit_ready_pp0_iter10_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_0;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire cy_V_fu_1161;
  wire gmem_ARREADY;
  wire gmem_RVALID;
  wire [1:0]grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_ap_start_reg_reg;
  wire icmp_ln1027_2_reg_837;
  wire [0:0]indvar_flatten_fu_120;
  wire \indvar_flatten_fu_120_reg[0] ;

  LUT6 #(
    .INIT(64'h88888888B8B888B8)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(CO),
        .I1(\ap_CS_fsm_reg[21] [0]),
        .I2(\ap_CS_fsm_reg[21] [1]),
        .I3(ap_done_cache),
        .I4(ap_enable_reg_pp0_iter0_reg_reg),
        .I5(ap_done_reg1),
        .O(grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'hBA00BA00BAFFBA00)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(ap_done_reg1),
        .I1(ap_enable_reg_pp0_iter0_reg_reg),
        .I2(ap_done_cache),
        .I3(\ap_CS_fsm_reg[21] [1]),
        .I4(\ap_CS_fsm_reg[21] [2]),
        .I5(I_WREADY),
        .O(grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_ap_start_reg_reg[1]));
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1
       (.I0(ap_enable_reg_pp0_iter0_reg_reg),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(ap_loop_exit_ready_pp0_iter10_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_0),
        .Q(ap_done_cache),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(ap_enable_reg_pp0_iter0_reg_reg),
        .I1(ap_done_cache_reg_2[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_2
       (.I0(ap_done_cache_reg_0),
        .I1(gmem_RVALID),
        .I2(ap_done_cache_reg_1),
        .I3(gmem_ARREADY),
        .I4(ap_done_cache_reg_2[1]),
        .O(ap_enable_reg_pp0_iter7_reg));
  LUT5 #(
    .INIT(32'hF3BBF3FB)) 
    ap_loop_init_int_i_1
       (.I0(ap_loop_exit_ready_pp0_iter10_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_loop_init_int_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \indvar_flatten68_fu_128[95]_i_1 
       (.I0(cy_V_fu_1161),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter0_reg_reg),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'h0000CAFA)) 
    \indvar_flatten_fu_120[0]_i_1 
       (.I0(D),
        .I1(icmp_ln1027_2_reg_837),
        .I2(E),
        .I3(Q),
        .I4(ap_loop_init_int_reg_0),
        .O(\indvar_flatten_fu_120_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \indvar_flatten_fu_120[63]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(E),
        .I2(icmp_ln1027_2_reg_837),
        .O(indvar_flatten_fu_120));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi
   (SR,
    gmem_ARREADY,
    I_WREADY,
    gmem_RVALID,
    s_ready_t_reg,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    s_ready_t_reg_0,
    \fifo_depth_gt1_gen.full_n_reg ,
    CO,
    E,
    \fifo_depth_gt1_gen.dout_reg[36] ,
    m_axi_gmem_WVALID,
    m_axi_gmem_ARADDR,
    \ap_CS_fsm_reg[18] ,
    dout_vld_reg,
    \ap_CS_fsm_reg[18]_0 ,
    \ap_CS_fsm_reg[19] ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    m_axi_gmem_AWVALID,
    \data_p1_reg[67] ,
    dout,
    ap_clk,
    ready_for_outstanding,
    ap_enable_reg_pp0_iter6,
    ap_enable_reg_pp0_iter7,
    Q,
    grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_RREADY,
    grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_BVALID,
    D,
    gmem_RREADY,
    \ap_CS_fsm_reg[20] ,
    grp_fu_443_p_ce,
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6 ,
    ap_rst_n,
    m_axi_gmem_AWREADY,
    in,
    \fifo_depth_gt1_gen.dout_reg[95] ,
    din);
  output [0:0]SR;
  output gmem_ARREADY;
  output I_WREADY;
  output gmem_RVALID;
  output s_ready_t_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output s_ready_t_reg_0;
  output \fifo_depth_gt1_gen.full_n_reg ;
  output [0:0]CO;
  output [0:0]E;
  output [36:0]\fifo_depth_gt1_gen.dout_reg[36] ;
  output m_axi_gmem_WVALID;
  output [61:0]m_axi_gmem_ARADDR;
  output [0:0]\ap_CS_fsm_reg[18] ;
  output [3:0]dout_vld_reg;
  output [0:0]\ap_CS_fsm_reg[18]_0 ;
  output \ap_CS_fsm_reg[19] ;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  output m_axi_gmem_AWVALID;
  output [65:0]\data_p1_reg[67] ;
  output [32:0]dout;
  input ap_clk;
  input ready_for_outstanding;
  input ap_enable_reg_pp0_iter6;
  input ap_enable_reg_pp0_iter7;
  input [7:0]Q;
  input grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_RREADY;
  input grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_ARVALID;
  input m_axi_gmem_ARREADY;
  input m_axi_gmem_RVALID;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_BVALID;
  input [32:0]D;
  input gmem_RREADY;
  input [32:0]\ap_CS_fsm_reg[20] ;
  input grp_fu_443_p_ce;
  input [31:0]\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6 ;
  input ap_rst_n;
  input m_axi_gmem_AWREADY;
  input [61:0]in;
  input [93:0]\fifo_depth_gt1_gen.dout_reg[95] ;
  input [31:0]din;

  wire [63:2]ARADDR_Dummy;
  wire [31:2]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [63:2]AWADDR_Dummy;
  wire [31:2]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [32:0]D;
  wire [0:0]E;
  wire I_WREADY;
  wire [7:0]Q;
  wire RBURST_READY_Dummy;
  wire [31:0]RDATA_Dummy;
  wire [0:0]RLAST_Dummy;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire [0:0]SR;
  wire [31:0]WDATA_Dummy;
  wire WVALID_Dummy;
  wire [0:0]\ap_CS_fsm_reg[18] ;
  wire [0:0]\ap_CS_fsm_reg[18]_0 ;
  wire \ap_CS_fsm_reg[19] ;
  wire [32:0]\ap_CS_fsm_reg[20] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_rst_n;
  wire \buff_rdata/we ;
  wire \buff_wdata/empty_n ;
  wire \buff_wdata/re ;
  wire bus_write_n_47;
  wire bus_write_n_48;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire [65:0]\data_p1_reg[67] ;
  wire [32:32]data_pack;
  wire [31:0]din;
  wire [32:0]dout;
  wire [3:0]dout_vld_reg;
  wire [36:0]\fifo_depth_gt1_gen.dout_reg[36] ;
  wire [93:0]\fifo_depth_gt1_gen.dout_reg[95] ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire [31:0]\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6 ;
  wire gmem_ARREADY;
  wire gmem_RREADY;
  wire gmem_RVALID;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_ARVALID;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_RREADY;
  wire grp_fu_443_p_ce;
  wire [61:0]in;
  wire last_resp;
  wire [61:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire need_wrsp;
  wire p_17_in;
  wire p_21_in;
  wire ready_for_outstanding;
  wire resp_valid;
  wire \rs_rreq/load_p2 ;
  wire \rs_wreq/load_p2 ;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire store_unit_n_0;
  wire [3:0]strb_buf;
  wire ursp_ready;
  wire wrsp_type;

  design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_read bus_read
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D({ARLEN_Dummy[31],ARLEN_Dummy[2],ARADDR_Dummy}),
        .E(\rs_rreq/load_p2 ),
        .Q({data_pack,RDATA_Dummy}),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (\could_multi_bursts.arlen_buf_reg[3] ),
        .\data_p2_reg[32] (D),
        .din(RLAST_Dummy),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .s_ready_t_reg(s_ready_t_reg),
        .\state_reg[0] (RVALID_Dummy),
        .we(\buff_rdata/we ));
  design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({AWLEN_Dummy,AWADDR_Dummy}),
        .E(p_21_in),
        .Q(Q[5]),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .\ap_CS_fsm_reg[21] (\buff_wdata/empty_n ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .\data_p2_reg[2] (\rs_wreq/load_p2 ),
        .dout({strb_buf,WDATA_Dummy}),
        .dout_vld_reg(store_unit_n_0),
        .\fifo_depth_gt1_gen.dout_reg[36] (\fifo_depth_gt1_gen.dout_reg[36] ),
        .\fifo_depth_gt1_gen.empty_n_reg (bus_write_n_47),
        .\fifo_depth_gt1_gen.empty_n_reg_0 (bus_write_n_48),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0] (I_WREADY),
        .last_resp(last_resp),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .need_wrsp(need_wrsp),
        .p_17_in(p_17_in),
        .re(\buff_wdata/re ),
        .s_ready_t_reg(s_ready_t_reg_0),
        .\state_reg[0] (resp_valid),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_load load_unit
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .CO(CO),
        .D({ARLEN_Dummy[31],ARLEN_Dummy[2],ARADDR_Dummy}),
        .E(\rs_rreq/load_p2 ),
        .Q(Q[4:3]),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .\ap_CS_fsm_reg[19] (\ap_CS_fsm_reg[19] ),
        .\ap_CS_fsm_reg[20] (\ap_CS_fsm_reg[20] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .ap_enable_reg_pp0_iter7(ap_enable_reg_pp0_iter7),
        .ap_rst_n(ap_rst_n),
        .din({data_pack,RLAST_Dummy,RDATA_Dummy}),
        .dout(dout),
        .dout_vld_reg(gmem_RVALID),
        .\fifo_depth_gt1_gen.full_n_reg (\fifo_depth_gt1_gen.full_n_reg ),
        .\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6 (\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6 ),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_RREADY(gmem_RREADY),
        .grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_ARVALID(grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_ARVALID),
        .grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_RREADY(grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_RREADY),
        .in(in),
        .mem_reg(RVALID_Dummy),
        .ready_for_outstanding(ready_for_outstanding),
        .we(\buff_rdata/we ));
  design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_store store_unit
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({AWLEN_Dummy,AWADDR_Dummy}),
        .E(\buff_wdata/empty_n ),
        .Q({Q[7:4],Q[2:0]}),
        .SR(SR),
        .WEBWE(E),
        .WVALID_Dummy(WVALID_Dummy),
        .\ap_CS_fsm_reg[18] (\ap_CS_fsm_reg[18] ),
        .\ap_CS_fsm_reg[18]_0 (\ap_CS_fsm_reg[18]_0 ),
        .ap_clk(ap_clk),
        .din(din),
        .dout({strb_buf,WDATA_Dummy}),
        .dout_vld_reg(dout_vld_reg),
        .dout_vld_reg_0(bus_write_n_47),
        .dout_vld_reg_1(resp_valid),
        .\fifo_depth_gt1_gen.dout_reg[95] (\fifo_depth_gt1_gen.dout_reg[95] ),
        .\fifo_depth_gt1_gen.empty_n_reg (store_unit_n_0),
        .\fifo_depth_gt1_gen.full_n_reg (I_WREADY),
        .grp_fu_443_p_ce(grp_fu_443_p_ce),
        .last_resp(last_resp),
        .mem_reg(bus_write_n_48),
        .mem_reg_0(p_21_in),
        .need_wrsp(need_wrsp),
        .p_17_in(p_17_in),
        .re(\buff_wdata/re ),
        .tmp_valid_reg_0(\rs_wreq/load_p2 ),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_fifo" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_fifo
   (I_AWREADY,
    if_empty_n,
    we,
    if_din,
    \fifo_depth_gt1_gen.dout_reg[92] ,
    S,
    \fifo_depth_gt1_gen.dout_reg[70] ,
    \fifo_depth_gt1_gen.dout_reg[66] ,
    \fifo_depth_gt1_gen.dout_reg[78] ,
    \fifo_depth_gt1_gen.dout_reg[82] ,
    \fifo_depth_gt1_gen.dout_reg[86] ,
    \fifo_depth_gt1_gen.dout_reg[90] ,
    \fifo_depth_gt1_gen.dout_reg[93] ,
    tmp_valid_reg,
    \ap_CS_fsm_reg[18] ,
    \ap_CS_fsm_reg[18]_0 ,
    \fifo_depth_gt1_gen.full_n_reg_0 ,
    SR,
    ap_clk,
    Q,
    if_full_n,
    tmp_valid_reg_0,
    AWREADY_Dummy,
    grp_fu_443_p_ce,
    \x_V_reg_203_reg[0] ,
    \fifo_depth_gt1_gen.dout_reg[95] );
  output I_AWREADY;
  output if_empty_n;
  output we;
  output if_din;
  output [90:0]\fifo_depth_gt1_gen.dout_reg[92] ;
  output [3:0]S;
  output [3:0]\fifo_depth_gt1_gen.dout_reg[70] ;
  output [2:0]\fifo_depth_gt1_gen.dout_reg[66] ;
  output [3:0]\fifo_depth_gt1_gen.dout_reg[78] ;
  output [3:0]\fifo_depth_gt1_gen.dout_reg[82] ;
  output [3:0]\fifo_depth_gt1_gen.dout_reg[86] ;
  output [3:0]\fifo_depth_gt1_gen.dout_reg[90] ;
  output [2:0]\fifo_depth_gt1_gen.dout_reg[93] ;
  output tmp_valid_reg;
  output [0:0]\ap_CS_fsm_reg[18] ;
  output [0:0]\ap_CS_fsm_reg[18]_0 ;
  output [0:0]\fifo_depth_gt1_gen.full_n_reg_0 ;
  input [0:0]SR;
  input ap_clk;
  input [3:0]Q;
  input if_full_n;
  input tmp_valid_reg_0;
  input AWREADY_Dummy;
  input grp_fu_443_p_ce;
  input \x_V_reg_203_reg[0] ;
  input [93:0]\fifo_depth_gt1_gen.dout_reg[95] ;

  wire AWREADY_Dummy;
  wire I_AWREADY;
  wire [3:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[18] ;
  wire [0:0]\ap_CS_fsm_reg[18]_0 ;
  wire ap_clk;
  wire dout_vld_i_1__1_n_0;
  wire empty_n;
  wire empty_n_0;
  wire [2:0]\fifo_depth_gt1_gen.dout_reg[66] ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[70] ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[78] ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[82] ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[86] ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[90] ;
  wire [90:0]\fifo_depth_gt1_gen.dout_reg[92] ;
  wire [2:0]\fifo_depth_gt1_gen.dout_reg[93] ;
  wire [93:0]\fifo_depth_gt1_gen.dout_reg[95] ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire [0:0]\fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__10_n_0 ;
  wire [3:0]\fifo_depth_gt1_gen.mOutPtr_reg ;
  wire \fifo_srl_gen.raddr[0]_i_1_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1_n_0 ;
  wire full_n0_in;
  wire grp_fu_443_p_ce;
  wire if_din;
  wire if_empty_n;
  wire if_full_n;
  wire [0:0]minusOp__0;
  wire [3:2]p_0_in__1;
  wire [2:0]raddr;
  wire re;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;
  wire we;
  wire we_1;
  wire \x_V_reg_203_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(I_AWREADY),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\fifo_depth_gt1_gen.full_n_reg_0 ));
  LUT5 #(
    .INIT(32'hBAAAFFAA)) 
    dout_vld_i_1__1
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(AWREADY_Dummy),
        .I2(tmp_valid_reg_0),
        .I3(if_empty_n),
        .I4(if_full_n),
        .O(dout_vld_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__1_n_0),
        .Q(if_empty_n),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_depth_gt1_gen.empty_n_i_1__2 
       (.I0(I_AWREADY),
        .I1(Q[1]),
        .I2(re),
        .O(empty_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFDFD)) 
    \fifo_depth_gt1_gen.empty_n_i_2__1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I3(re),
        .I4(we_1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .O(empty_n));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(empty_n),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h6666666666662666)) 
    \fifo_depth_gt1_gen.full_n_i_1__2 
       (.I0(re),
        .I1(we_1),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .O(full_n0_in));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(full_n0_in),
        .Q(I_AWREADY),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(minusOp__0));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT5 #(
    .INIT(32'hF70808F7)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__10 
       (.I0(Q[1]),
        .I1(I_AWREADY),
        .I2(re),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hEEEE7EEE11118111)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I2(Q[1]),
        .I3(I_AWREADY),
        .I4(re),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .O(p_0_in__1[2]));
  LUT6 #(
    .INIT(64'hFEFE7FFE01018001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I3(we_1),
        .I4(re),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .O(p_0_in__1[3]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(minusOp__0),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__10_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(p_0_in__1[2]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(p_0_in__1[3]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .R(SR));
  design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_srl \fifo_srl_gen.U_ffo_srl 
       (.AWREADY_Dummy(AWREADY_Dummy),
        .Q(Q[1]),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (if_empty_n),
        .\fifo_depth_gt1_gen.dout_reg[0]_1 (\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[66]_0 (\fifo_depth_gt1_gen.dout_reg[66] ),
        .\fifo_depth_gt1_gen.dout_reg[70]_0 (\fifo_depth_gt1_gen.dout_reg[70] ),
        .\fifo_depth_gt1_gen.dout_reg[78]_0 (\fifo_depth_gt1_gen.dout_reg[78] ),
        .\fifo_depth_gt1_gen.dout_reg[82]_0 (\fifo_depth_gt1_gen.dout_reg[82] ),
        .\fifo_depth_gt1_gen.dout_reg[86]_0 (\fifo_depth_gt1_gen.dout_reg[86] ),
        .\fifo_depth_gt1_gen.dout_reg[90]_0 (\fifo_depth_gt1_gen.dout_reg[90] ),
        .\fifo_depth_gt1_gen.dout_reg[92]_0 (\fifo_depth_gt1_gen.dout_reg[92] ),
        .\fifo_depth_gt1_gen.dout_reg[93]_0 (\fifo_depth_gt1_gen.dout_reg[93] ),
        .\fifo_depth_gt1_gen.dout_reg[95]_0 (I_AWREADY),
        .\fifo_depth_gt1_gen.dout_reg[95]_1 (\fifo_depth_gt1_gen.dout_reg[95] ),
        .if_din(if_din),
        .if_full_n(if_full_n),
        .raddr(raddr[1:0]),
        .re(re),
        .tmp_valid_reg(tmp_valid_reg),
        .tmp_valid_reg_0(tmp_valid_reg_0),
        .we(we),
        .we_1(we_1));
  LUT6 #(
    .INIT(64'hC7C7C7C738383808)) 
    \fifo_srl_gen.raddr[0]_i_1 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(we_1),
        .I2(re),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(raddr[0]),
        .O(\fifo_srl_gen.raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCC3CC2CCCCCCC2CC)) 
    \fifo_srl_gen.raddr[1]_i_1 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(re),
        .I4(we_1),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .O(\fifo_srl_gen.raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AA8AAAAAAA8AA)) 
    \fifo_srl_gen.raddr[2]_i_1 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(re),
        .I4(we_1),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .O(\fifo_srl_gen.raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.raddr[0]_i_1_n_0 ),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.raddr[1]_i_1_n_0 ),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.raddr[2]_i_1_n_0 ),
        .Q(raddr[2]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFF800F8)) 
    \p_tmp[16]_i_1__0 
       (.I0(Q[1]),
        .I1(I_AWREADY),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(grp_fu_443_p_ce),
        .O(\ap_CS_fsm_reg[18] ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \x_V_reg_203[31]_i_1 
       (.I0(Q[1]),
        .I1(I_AWREADY),
        .I2(Q[3]),
        .I3(\x_V_reg_203_reg[0] ),
        .O(\ap_CS_fsm_reg[18]_0 ));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_fifo" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_fifo_3
   (gmem_ARREADY,
    \fifo_depth_gt1_gen.full_n_reg_0 ,
    E,
    S,
    \fifo_depth_gt1_gen.dout_reg[64] ,
    \fifo_depth_gt1_gen.dout_reg[64]_0 ,
    SR,
    ap_clk,
    ap_enable_reg_pp0_iter6,
    \ap_CS_fsm_reg[1] ,
    ap_enable_reg_pp0_iter7,
    ARREADY_Dummy,
    tmp_valid_reg,
    grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_ARVALID,
    Q,
    CO,
    in);
  output gmem_ARREADY;
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output [0:0]E;
  output [0:0]S;
  output [62:0]\fifo_depth_gt1_gen.dout_reg[64] ;
  output \fifo_depth_gt1_gen.dout_reg[64]_0 ;
  input [0:0]SR;
  input ap_clk;
  input ap_enable_reg_pp0_iter6;
  input \ap_CS_fsm_reg[1] ;
  input ap_enable_reg_pp0_iter7;
  input ARREADY_Dummy;
  input tmp_valid_reg;
  input grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_ARVALID;
  input [1:0]Q;
  input [0:0]CO;
  input [61:0]in;

  wire ARREADY_Dummy;
  wire [0:0]CO;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire dout_vld_i_1__0_n_0;
  wire empty_n;
  wire empty_n_0;
  wire [62:0]\fifo_depth_gt1_gen.dout_reg[64] ;
  wire \fifo_depth_gt1_gen.dout_reg[64]_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__9_n_0 ;
  wire [3:0]\fifo_depth_gt1_gen.mOutPtr_reg ;
  wire \fifo_srl_gen.raddr[0]_i_1_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1_n_0 ;
  wire full_n0_in;
  wire gmem_ARREADY;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_ARVALID;
  wire if_empty_n;
  wire [61:0]in;
  wire [0:0]minusOp;
  wire [3:2]p_0_in;
  wire [2:0]raddr;
  wire re;
  wire tmp_valid_reg;
  wire we;

  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(gmem_ARREADY),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(ap_enable_reg_pp0_iter7),
        .O(\fifo_depth_gt1_gen.full_n_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    dout_vld_i_1__0
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(if_empty_n),
        .I2(ARREADY_Dummy),
        .I3(tmp_valid_reg),
        .O(dout_vld_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__0_n_0),
        .Q(if_empty_n),
        .R(SR));
  LUT5 #(
    .INIT(32'h66A66666)) 
    \fifo_depth_gt1_gen.empty_n_i_1__0 
       (.I0(we),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(if_empty_n),
        .I3(ARREADY_Dummy),
        .I4(tmp_valid_reg),
        .O(empty_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFDFD)) 
    \fifo_depth_gt1_gen.empty_n_i_2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I3(re),
        .I4(we),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .O(empty_n));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(empty_n),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h6666666666662666)) 
    \fifo_depth_gt1_gen.full_n_i_1__0 
       (.I0(re),
        .I1(we),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .O(full_n0_in));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(full_n0_in),
        .Q(gmem_ARREADY),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(minusOp));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__9 
       (.I0(we),
        .I1(re),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'hEE7E1181)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I2(we),
        .I3(re),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFEFE7FFE01018001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I3(we),
        .I4(re),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .O(p_0_in[3]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(minusOp),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__9_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(p_0_in[2]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(p_0_in[3]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .R(SR));
  design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_srl_4 \fifo_srl_gen.U_ffo_srl 
       (.ARREADY_Dummy(ARREADY_Dummy),
        .CO(CO),
        .Q(Q),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[64]_0 (\fifo_depth_gt1_gen.dout_reg[64] ),
        .\fifo_depth_gt1_gen.dout_reg[64]_1 (\fifo_depth_gt1_gen.dout_reg[64]_0 ),
        .gmem_ARREADY(gmem_ARREADY),
        .grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_ARVALID(grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_ARVALID),
        .if_empty_n(if_empty_n),
        .in(in),
        .raddr(raddr[1:0]),
        .re(re),
        .tmp_valid_reg(tmp_valid_reg),
        .we(we));
  LUT6 #(
    .INIT(64'hC7C7C7C738383808)) 
    \fifo_srl_gen.raddr[0]_i_1 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(we),
        .I2(re),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(raddr[0]),
        .O(\fifo_srl_gen.raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCC3CC2CCCCCCC2CC)) 
    \fifo_srl_gen.raddr[1]_i_1 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(re),
        .I4(we),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .O(\fifo_srl_gen.raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AA8AAAAAAA8AA)) 
    \fifo_srl_gen.raddr[2]_i_1 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(re),
        .I4(we),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .O(\fifo_srl_gen.raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.raddr[0]_i_1_n_0 ),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.raddr[1]_i_1_n_0 ),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.raddr[2]_i_1_n_0 ),
        .Q(raddr[2]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \tmp_addr[63]_i_1 
       (.I0(tmp_valid_reg),
        .I1(ARREADY_Dummy),
        .I2(if_empty_n),
        .O(E));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_fifo" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_fifo__parameterized1
   (\fifo_depth_gt1_gen.full_n_reg_0 ,
    dout_vld_reg_0,
    E,
    CO,
    dout,
    SR,
    ap_clk,
    mem_reg,
    Q,
    grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_RREADY,
    gmem_RREADY,
    \ap_CS_fsm_reg[20] ,
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6 ,
    ap_rst_n,
    din);
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output dout_vld_reg_0;
  output [0:0]E;
  output [0:0]CO;
  output [32:0]dout;
  input [0:0]SR;
  input ap_clk;
  input [0:0]mem_reg;
  input [1:0]Q;
  input grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_RREADY;
  input gmem_RREADY;
  input [32:0]\ap_CS_fsm_reg[20] ;
  input [31:0]\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6 ;
  input ap_rst_n;
  input [33:0]din;

  wire [0:0]CO;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [32:0]\ap_CS_fsm_reg[20] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [33:0]din;
  wire [32:0]dout;
  wire dout_vld_i_1_n_0;
  wire dout_vld_reg_0;
  wire empty_n;
  wire empty_n0;
  wire \fifo_depth_gt1_gen.empty_n_i_2__5_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_i_3__3_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__4_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__9_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[3]_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_2__3_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_3__3_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[5]_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[5]_i_2_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[5]_i_3_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[6]_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[7]_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[7]_i_2_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[7]_i_3_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[8]_i_2_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[8]_i_3_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[8]_i_4_n_0 ;
  wire [31:0]\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6 ;
  wire [7:0]\fifo_mem_gen.raddr ;
  wire \fifo_mem_gen.waddr[1]_i_2_n_0 ;
  wire \fifo_mem_gen.waddr[3]_i_2_n_0 ;
  wire \fifo_mem_gen.waddr[7]_i_2_n_0 ;
  wire [7:0]\fifo_mem_gen.wnext ;
  wire full_n0;
  wire gmem_RREADY;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_RREADY;
  wire [8:0]mOutPtr;
  wire [0:0]mem_reg;
  wire [7:0]raddr;
  wire re;
  wire [7:0]waddr;

  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(dout_vld_reg_0),
        .I2(gmem_RREADY),
        .O(dout_vld_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1_n_0),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \fifo_depth_gt1_gen.empty_n_i_1 
       (.I0(mOutPtr[1]),
        .I1(re),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I3(mem_reg),
        .I4(\fifo_depth_gt1_gen.empty_n_i_2__5_n_0 ),
        .I5(\fifo_depth_gt1_gen.empty_n_i_3__3_n_0 ),
        .O(empty_n0));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \fifo_depth_gt1_gen.empty_n_i_2__5 
       (.I0(mOutPtr[6]),
        .I1(mOutPtr[7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[8]),
        .O(\fifo_depth_gt1_gen.empty_n_i_2__5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_depth_gt1_gen.empty_n_i_3__3 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[3]),
        .I2(mOutPtr[4]),
        .I3(mOutPtr[5]),
        .O(\fifo_depth_gt1_gen.empty_n_i_3__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(empty_n0),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0FF00FF00F700FF0)) 
    \fifo_depth_gt1_gen.full_n_i_1 
       (.I0(mOutPtr[6]),
        .I1(mOutPtr[7]),
        .I2(E),
        .I3(re),
        .I4(mOutPtr[1]),
        .I5(\fifo_depth_gt1_gen.full_n_i_2__4_n_0 ),
        .O(full_n0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \fifo_depth_gt1_gen.full_n_i_2__4 
       (.I0(mOutPtr[5]),
        .I1(mOutPtr[4]),
        .I2(mOutPtr[3]),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[8]),
        .I5(mOutPtr[0]),
        .O(\fifo_depth_gt1_gen.full_n_i_2__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(full_n0),
        .Q(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__9 
       (.I0(mOutPtr[0]),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT5 #(
    .INIT(32'h96999999)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(re),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(mem_reg),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(re),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(mem_reg),
        .I5(mOutPtr[2]),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .I3(re),
        .I4(E),
        .I5(mOutPtr[3]),
        .O(\fifo_depth_gt1_gen.mOutPtr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8AAABAAA75554555)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__3_n_0 ),
        .I1(re),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I3(mem_reg),
        .I4(\fifo_depth_gt1_gen.mOutPtr[4]_i_3__3_n_0 ),
        .I5(mOutPtr[4]),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_2__3 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[3]),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_3__3 
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[2]),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h8AAABAAA75554555)) 
    \fifo_depth_gt1_gen.mOutPtr[5]_i_1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[5]_i_2_n_0 ),
        .I1(re),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I3(mem_reg),
        .I4(\fifo_depth_gt1_gen.mOutPtr[5]_i_3_n_0 ),
        .I5(mOutPtr[5]),
        .O(\fifo_depth_gt1_gen.mOutPtr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \fifo_depth_gt1_gen.mOutPtr[5]_i_2 
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[4]),
        .O(\fifo_depth_gt1_gen.mOutPtr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \fifo_depth_gt1_gen.mOutPtr[5]_i_3 
       (.I0(mOutPtr[4]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[3]),
        .O(\fifo_depth_gt1_gen.mOutPtr[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8AAABAAA75554555)) 
    \fifo_depth_gt1_gen.mOutPtr[6]_i_1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[7]_i_2_n_0 ),
        .I1(re),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I3(mem_reg),
        .I4(\fifo_depth_gt1_gen.mOutPtr[7]_i_3_n_0 ),
        .I5(mOutPtr[6]),
        .O(\fifo_depth_gt1_gen.mOutPtr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE3EEEFEE1C111011)) 
    \fifo_depth_gt1_gen.mOutPtr[7]_i_1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[7]_i_2_n_0 ),
        .I1(mOutPtr[6]),
        .I2(re),
        .I3(E),
        .I4(\fifo_depth_gt1_gen.mOutPtr[7]_i_3_n_0 ),
        .I5(mOutPtr[7]),
        .O(\fifo_depth_gt1_gen.mOutPtr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_depth_gt1_gen.mOutPtr[7]_i_2 
       (.I0(mOutPtr[4]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[3]),
        .I5(mOutPtr[5]),
        .O(\fifo_depth_gt1_gen.mOutPtr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \fifo_depth_gt1_gen.mOutPtr[7]_i_3 
       (.I0(mOutPtr[5]),
        .I1(mOutPtr[3]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[2]),
        .I5(mOutPtr[4]),
        .O(\fifo_depth_gt1_gen.mOutPtr[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_depth_gt1_gen.mOutPtr[8]_i_1 
       (.I0(re),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(mem_reg),
        .O(empty_n));
  LUT6 #(
    .INIT(64'hE5EEEFEE1A111011)) 
    \fifo_depth_gt1_gen.mOutPtr[8]_i_2 
       (.I0(mOutPtr[7]),
        .I1(\fifo_depth_gt1_gen.mOutPtr[8]_i_3_n_0 ),
        .I2(re),
        .I3(E),
        .I4(\fifo_depth_gt1_gen.mOutPtr[8]_i_4_n_0 ),
        .I5(mOutPtr[8]),
        .O(\fifo_depth_gt1_gen.mOutPtr[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \fifo_depth_gt1_gen.mOutPtr[8]_i_3 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[7]_i_2_n_0 ),
        .I1(mOutPtr[6]),
        .O(\fifo_depth_gt1_gen.mOutPtr[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mOutPtr[8]_i_4 
       (.I0(mOutPtr[6]),
        .I1(\fifo_depth_gt1_gen.mOutPtr[7]_i_3_n_0 ),
        .O(\fifo_depth_gt1_gen.mOutPtr[8]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__9_n_0 ),
        .Q(mOutPtr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[3]_i_1_n_0 ),
        .Q(mOutPtr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[4]_i_1_n_0 ),
        .Q(mOutPtr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[5]_i_1_n_0 ),
        .Q(mOutPtr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[6]_i_1_n_0 ),
        .Q(mOutPtr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[7]_i_1_n_0 ),
        .Q(mOutPtr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[8]_i_2_n_0 ),
        .Q(mOutPtr[8]),
        .R(SR));
  design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_mem \fifo_mem_gen.U_ffo_mem 
       (.CO(CO),
        .Q(Q),
        .SR(SR),
        .\ap_CS_fsm_reg[20] (\ap_CS_fsm_reg[20] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dout(dout),
        .\fifo_depth_gt1_gen.full_n_reg (E),
        .\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 (\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6 ),
        .\fifo_mem_gen.raddr (\fifo_mem_gen.raddr ),
        .grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_RREADY(grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_RREADY),
        .mem_reg_0(dout_vld_reg_0),
        .mem_reg_1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .mem_reg_2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .mem_reg_3(mem_reg),
        .mem_reg_4(waddr),
        .raddr(raddr),
        .re(re));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[0]),
        .Q(\fifo_mem_gen.raddr [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[1]),
        .Q(\fifo_mem_gen.raddr [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[2]),
        .Q(\fifo_mem_gen.raddr [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[3]),
        .Q(\fifo_mem_gen.raddr [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[4]),
        .Q(\fifo_mem_gen.raddr [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[5]),
        .Q(\fifo_mem_gen.raddr [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[6]),
        .Q(\fifo_mem_gen.raddr [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[7]),
        .Q(\fifo_mem_gen.raddr [7]),
        .R(SR));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \fifo_mem_gen.waddr[0]_i_1 
       (.I0(\fifo_mem_gen.waddr[7]_i_2_n_0 ),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(waddr[4]),
        .I4(waddr[7]),
        .I5(waddr[6]),
        .O(\fifo_mem_gen.wnext [0]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \fifo_mem_gen.waddr[1]_i_1 
       (.I0(\fifo_mem_gen.waddr[1]_i_2_n_0 ),
        .I1(waddr[3]),
        .I2(waddr[2]),
        .I3(waddr[1]),
        .I4(waddr[0]),
        .O(\fifo_mem_gen.wnext [1]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \fifo_mem_gen.waddr[1]_i_2 
       (.I0(waddr[5]),
        .I1(waddr[4]),
        .I2(waddr[7]),
        .I3(waddr[6]),
        .O(\fifo_mem_gen.waddr[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \fifo_mem_gen.waddr[2]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .I4(\fifo_mem_gen.waddr[3]_i_2_n_0 ),
        .O(\fifo_mem_gen.wnext [2]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \fifo_mem_gen.waddr[3]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[1]),
        .I2(waddr[0]),
        .I3(waddr[3]),
        .I4(\fifo_mem_gen.waddr[3]_i_2_n_0 ),
        .O(\fifo_mem_gen.wnext [3]));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \fifo_mem_gen.waddr[3]_i_2 
       (.I0(waddr[0]),
        .I1(waddr[5]),
        .I2(waddr[4]),
        .I3(waddr[7]),
        .I4(waddr[6]),
        .I5(waddr[1]),
        .O(\fifo_mem_gen.waddr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \fifo_mem_gen.waddr[4]_i_1 
       (.I0(waddr[7]),
        .I1(waddr[6]),
        .I2(waddr[5]),
        .I3(\fifo_mem_gen.waddr[7]_i_2_n_0 ),
        .I4(waddr[0]),
        .I5(waddr[4]),
        .O(\fifo_mem_gen.wnext [4]));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \fifo_mem_gen.waddr[5]_i_1 
       (.I0(\fifo_mem_gen.waddr[7]_i_2_n_0 ),
        .I1(waddr[7]),
        .I2(waddr[6]),
        .I3(waddr[0]),
        .I4(waddr[4]),
        .I5(waddr[5]),
        .O(\fifo_mem_gen.wnext [5]));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \fifo_mem_gen.waddr[6]_i_1 
       (.I0(waddr[7]),
        .I1(waddr[0]),
        .I2(waddr[6]),
        .I3(\fifo_mem_gen.waddr[7]_i_2_n_0 ),
        .I4(waddr[5]),
        .I5(waddr[4]),
        .O(\fifo_mem_gen.wnext [6]));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \fifo_mem_gen.waddr[7]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[5]),
        .I2(\fifo_mem_gen.waddr[7]_i_2_n_0 ),
        .I3(waddr[6]),
        .I4(waddr[0]),
        .I5(waddr[7]),
        .O(\fifo_mem_gen.wnext [7]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \fifo_mem_gen.waddr[7]_i_2 
       (.I0(waddr[3]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\fifo_mem_gen.waddr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_mem_gen.wnext [0]),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_mem_gen.wnext [1]),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_mem_gen.wnext [2]),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_mem_gen.wnext [3]),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_mem_gen.wnext [4]),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_mem_gen.wnext [5]),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_mem_gen.wnext [6]),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_mem_gen.wnext [7]),
        .Q(waddr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_fifo" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_fifo__parameterized10
   (if_full_n,
    if_empty_n,
    if_write,
    \ap_CS_fsm_reg[21] ,
    re,
    E,
    m_ready,
    p_16_in,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[5] ,
    dout_vld_reg_0,
    wreq_handling_reg,
    WVALID_Dummy_reg,
    ap_rst_n_0,
    ap_rst_n_1,
    ap_rst_n_2,
    in,
    \could_multi_bursts.sect_handling_reg ,
    SR,
    ap_clk,
    fifo_resp_ready,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ,
    AWREADY_Dummy_0,
    sel,
    Q,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    out_TOP_WREADY,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_2 ,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_3 ,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_4 ,
    CO,
    wreq_handling_reg_0,
    wreq_handling_reg_1,
    \could_multi_bursts.awlen_buf_reg[0] ,
    \could_multi_bursts.awlen_buf_reg[0]_0 ,
    WLAST_Dummy_reg_0,
    ap_rst_n,
    \sect_addr_buf_reg[2] );
  output if_full_n;
  output if_empty_n;
  output if_write;
  output [0:0]\ap_CS_fsm_reg[21] ;
  output re;
  output [0:0]E;
  output m_ready;
  output p_16_in;
  output \sect_len_buf_reg[8] ;
  output \sect_len_buf_reg[5] ;
  output dout_vld_reg_0;
  output wreq_handling_reg;
  output WVALID_Dummy_reg;
  output [0:0]ap_rst_n_0;
  output [0:0]ap_rst_n_1;
  output [0:0]ap_rst_n_2;
  output [3:0]in;
  output \could_multi_bursts.sect_handling_reg ;
  input [0:0]SR;
  input ap_clk;
  input fifo_resp_ready;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ;
  input AWREADY_Dummy_0;
  input sel;
  input [7:0]Q;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input out_TOP_WREADY;
  input [0:0]\fifo_depth_gt1_gen.mOutPtr_reg[0]_2 ;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0]_3 ;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0]_4 ;
  input [0:0]CO;
  input wreq_handling_reg_0;
  input [0:0]wreq_handling_reg_1;
  input [9:0]\could_multi_bursts.awlen_buf_reg[0] ;
  input [5:0]\could_multi_bursts.awlen_buf_reg[0]_0 ;
  input WLAST_Dummy_reg_0;
  input ap_rst_n;
  input [0:0]\sect_addr_buf_reg[2] ;

  wire AWREADY_Dummy_0;
  wire [0:0]CO;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire [0:0]\ap_CS_fsm_reg[21] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire [0:0]ap_rst_n_2;
  wire [9:0]\could_multi_bursts.awlen_buf_reg[0] ;
  wire [5:0]\could_multi_bursts.awlen_buf_reg[0]_0 ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire dout_vld_reg_0;
  wire empty_n;
  wire empty_n_0;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__6_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__7_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ;
  wire [0:0]\fifo_depth_gt1_gen.mOutPtr_reg[0]_2 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0]_3 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0]_4 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ;
  wire fifo_resp_ready;
  wire \fifo_srl_gen.U_ffo_srl_n_10 ;
  wire \fifo_srl_gen.U_ffo_srl_n_13 ;
  wire \fifo_srl_gen.U_ffo_srl_n_3 ;
  wire \fifo_srl_gen.U_ffo_srl_n_4 ;
  wire \fifo_srl_gen.U_ffo_srl_n_5 ;
  wire \fifo_srl_gen.U_ffo_srl_n_6 ;
  wire \fifo_srl_gen.U_ffo_srl_n_7 ;
  wire \fifo_srl_gen.U_ffo_srl_n_8 ;
  wire \fifo_srl_gen.U_ffo_srl_n_9 ;
  wire \fifo_srl_gen.raddr1__3 ;
  wire \fifo_srl_gen.raddr[0]_i_1__1_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire full_n0;
  wire if_empty_n;
  wire if_full_n;
  wire if_write;
  wire [3:0]in;
  wire m_ready;
  wire out_TOP_WREADY;
  wire p_16_in;
  wire re;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[8] ;
  wire sel;
  wire wreq_handling_reg;
  wire wreq_handling_reg_0;
  wire [0:0]wreq_handling_reg_1;

  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    WVALID_Dummy_i_1
       (.I0(WVALID_Dummy),
        .I1(if_empty_n),
        .I2(WLAST_Dummy_reg),
        .I3(out_TOP_WREADY),
        .O(dout_vld_reg_0));
  LUT5 #(
    .INIT(32'h80800080)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(if_full_n),
        .I1(fifo_resp_ready),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ),
        .I4(AWREADY_Dummy_0),
        .O(if_write));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(p_16_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'hFFFF70F0)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I3(if_write),
        .I4(wreq_handling_reg_0),
        .O(\could_multi_bursts.sect_handling_reg ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.U_ffo_srl_n_13 ),
        .Q(if_empty_n),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(empty_n),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \fifo_depth_gt1_gen.full_n_i_2__6 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.full_n_i_2__6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(full_n0),
        .Q(if_full_n),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__7 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__7_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__3 
       (.I0(re),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg[0]_2 ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[0]_3 ),
        .O(\ap_CS_fsm_reg[21] ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__7_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_srl_gen.U_ffo_srl_n_6 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_srl_gen.U_ffo_srl_n_5 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_srl_gen.U_ffo_srl_n_4 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_srl_gen.U_ffo_srl_n_3 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .R(SR));
  design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_srl__parameterized5 \fifo_srl_gen.U_ffo_srl 
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .D({\fifo_srl_gen.U_ffo_srl_n_3 ,\fifo_srl_gen.U_ffo_srl_n_4 ,\fifo_srl_gen.U_ffo_srl_n_5 ,\fifo_srl_gen.U_ffo_srl_n_6 }),
        .E(empty_n_0),
        .Q({\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ,\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ,\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ,\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ,\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] }),
        .SR(SR),
        .WLAST_Dummy_reg(WLAST_Dummy_reg),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_0),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .\could_multi_bursts.awlen_buf_reg[0] (\could_multi_bursts.awlen_buf_reg[0] ),
        .\could_multi_bursts.awlen_buf_reg[0]_0 (\could_multi_bursts.awlen_buf_reg[0]_0 ),
        .dout_vld_reg(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .empty_n(empty_n),
        .\fifo_depth_gt1_gen.dout[3]_i_2_0 (Q),
        .\fifo_depth_gt1_gen.dout_reg[3]_0 (\fifo_srl_gen.raddr_reg ),
        .\fifo_depth_gt1_gen.dout_reg[3]_1 (if_empty_n),
        .\fifo_depth_gt1_gen.empty_n_reg (\fifo_srl_gen.U_ffo_srl_n_10 ),
        .\fifo_depth_gt1_gen.empty_n_reg_0 (\fifo_srl_gen.U_ffo_srl_n_13 ),
        .\fifo_depth_gt1_gen.full_n_reg (\fifo_depth_gt1_gen.full_n_i_2__6_n_0 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0] (\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 (\fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ),
        .fifo_resp_ready(fifo_resp_ready),
        .\fifo_srl_gen.raddr1__3 (\fifo_srl_gen.raddr1__3 ),
        .\fifo_srl_gen.raddr_reg[0] (if_full_n),
        .\fifo_srl_gen.raddr_reg[0]_0 (if_write),
        .\fifo_srl_gen.raddr_reg[1] ({\fifo_srl_gen.U_ffo_srl_n_7 ,\fifo_srl_gen.U_ffo_srl_n_8 ,\fifo_srl_gen.U_ffo_srl_n_9 }),
        .full_n0(full_n0),
        .in(in),
        .out_TOP_WREADY(out_TOP_WREADY),
        .\sect_len_buf_reg[5] (\sect_len_buf_reg[5] ),
        .\sect_len_buf_reg[8] (\sect_len_buf_reg[8] ),
        .sel(sel));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__1 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_srl_gen.raddr[3]_i_3__1 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_srl_gen.raddr_reg [1]),
        .I2(\fifo_srl_gen.raddr_reg [3]),
        .I3(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr1__3 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_10 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__1_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_10 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_9 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_10 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_8 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_10 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_7 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'hDD5D0000)) 
    \raddr_reg[3]_i_2 
       (.I0(WVALID_Dummy),
        .I1(if_empty_n),
        .I2(WLAST_Dummy_reg),
        .I3(out_TOP_WREADY),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg[0]_4 ),
        .O(re));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(\sect_addr_buf_reg[2] ),
        .I1(p_16_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1__0 
       (.I0(m_ready),
        .I1(p_16_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(if_write),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I4(wreq_handling_reg_0),
        .O(p_16_in));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \start_addr[63]_i_1__0 
       (.I0(p_16_in),
        .I1(CO),
        .I2(wreq_handling_reg_0),
        .I3(wreq_handling_reg_1),
        .O(m_ready));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_0),
        .I1(p_16_in),
        .I2(CO),
        .I3(wreq_handling_reg_1),
        .O(wreq_handling_reg));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_fifo" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_fifo__parameterized12
   (SR,
    \fifo_depth_gt1_gen.full_n_reg_0 ,
    if_empty_n_0,
    sel,
    Q,
    ap_clk,
    \fifo_srl_gen.raddr_reg[0]_0 ,
    \fifo_depth_gt1_gen.dout_reg[0] ,
    fifo_resp_ready,
    if_full_n,
    \aggressive_gen.rs_req_ready ,
    \aggressive_gen.req_en ,
    ap_rst_n,
    in);
  output [0:0]SR;
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output if_empty_n_0;
  output sel;
  output [65:0]Q;
  input ap_clk;
  input \fifo_srl_gen.raddr_reg[0]_0 ;
  input \fifo_depth_gt1_gen.dout_reg[0] ;
  input fifo_resp_ready;
  input if_full_n;
  input \aggressive_gen.rs_req_ready ;
  input \aggressive_gen.req_en ;
  input ap_rst_n;
  input [65:0]in;

  wire [65:0]Q;
  wire [0:0]SR;
  wire \aggressive_gen.req_en ;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_i_1__8_n_0;
  wire empty_n;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire \fifo_depth_gt1_gen.empty_n_i_1__9_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_1__9_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__7_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__6_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__7_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_1__9_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[3]_i_1__9_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_2__1_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ;
  wire fifo_resp_ready;
  wire \fifo_srl_gen.raddr[0]_i_1__2_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1__3_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1__3_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_1__3_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_2__3_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_3__2_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire \fifo_srl_gen.raddr_reg[0]_0 ;
  wire if_empty_n_0;
  wire if_full_n;
  wire [65:0]in;
  wire pop__1;
  wire re;
  wire sel;
  wire we;

  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_vld_i_1__8
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(if_empty_n_0),
        .I2(\aggressive_gen.rs_req_ready ),
        .I3(\aggressive_gen.req_en ),
        .O(dout_vld_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__8_n_0),
        .Q(if_empty_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \fifo_depth_gt1_gen.empty_n_i_1__9 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.empty_n_i_1__9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.empty_n_i_1__9_n_0 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h6666666646666666)) 
    \fifo_depth_gt1_gen.full_n_i_1__9 
       (.I0(we),
        .I1(re),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I5(\fifo_depth_gt1_gen.full_n_i_2__7_n_0 ),
        .O(\fifo_depth_gt1_gen.full_n_i_1__9_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \fifo_depth_gt1_gen.full_n_i_2__7 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.full_n_i_2__7_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.full_n_i_1__9_n_0 ),
        .Q(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__6 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__7 
       (.I0(re),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(\fifo_srl_gen.raddr_reg[0]_0 ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__9 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(re),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(\fifo_srl_gen.raddr_reg[0]_0 ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__9 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(re),
        .I4(we),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__9_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__6 
       (.I0(re),
        .I1(\fifo_srl_gen.raddr_reg[0]_0 ),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(empty_n));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_2__1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_3__1 
       (.I0(\fifo_srl_gen.raddr_reg[0]_0 ),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(if_empty_n_0),
        .I4(\aggressive_gen.rs_req_ready ),
        .I5(\aggressive_gen.req_en ),
        .O(pop__1));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__6_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__7_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__9_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__9_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .R(SR));
  design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_srl__parameterized7 \fifo_srl_gen.U_ffo_srl 
       (.Q(\fifo_srl_gen.raddr_reg ),
        .SR(SR),
        .\aggressive_gen.req_en (\aggressive_gen.req_en ),
        .\aggressive_gen.rs_req_ready (\aggressive_gen.rs_req_ready ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\fifo_depth_gt1_gen.dout_reg[0] (\fifo_depth_gt1_gen.full_n_reg_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\fifo_srl_gen.raddr_reg[0]_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_1 (\fifo_depth_gt1_gen.dout_reg[0] ),
        .\fifo_depth_gt1_gen.dout_reg[2]_0 (if_empty_n_0),
        .\fifo_depth_gt1_gen.dout_reg[2]_1 (\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[67]_0 (Q),
        .fifo_resp_ready(fifo_resp_ready),
        .if_full_n(if_full_n),
        .in(in),
        .re(re),
        .sel(sel),
        .we(we));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__2 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \fifo_srl_gen.raddr[1]_i_1__3 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(\fifo_srl_gen.raddr_reg[0]_0 ),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(re),
        .I5(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \fifo_srl_gen.raddr[2]_i_1__3 
       (.I0(re),
        .I1(we),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(\fifo_srl_gen.raddr_reg [2]),
        .I5(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[2]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAC000)) 
    \fifo_srl_gen.raddr[3]_i_1__3 
       (.I0(\fifo_srl_gen.raddr[3]_i_3__2_n_0 ),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(\fifo_srl_gen.raddr_reg[0]_0 ),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(re),
        .O(\fifo_srl_gen.raddr[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \fifo_srl_gen.raddr[3]_i_2__3 
       (.I0(\fifo_srl_gen.raddr_reg [1]),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(\fifo_srl_gen.raddr_reg [3]),
        .I5(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr[3]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFEFFFEFFFE)) 
    \fifo_srl_gen.raddr[3]_i_3__2 
       (.I0(\fifo_srl_gen.raddr_reg [2]),
        .I1(\fifo_srl_gen.raddr_reg [3]),
        .I2(\fifo_srl_gen.raddr_reg [1]),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(\fifo_srl_gen.raddr_reg[0]_0 ),
        .I5(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(\fifo_srl_gen.raddr[3]_i_3__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__3_n_0 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__2_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__3_n_0 ),
        .D(\fifo_srl_gen.raddr[1]_i_1__3_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__3_n_0 ),
        .D(\fifo_srl_gen.raddr[2]_i_1__3_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__3_n_0 ),
        .D(\fifo_srl_gen.raddr[3]_i_2__3_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_fifo" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_fifo__parameterized14
   (\fifo_depth_gt1_gen.full_n_reg_0 ,
    E,
    D,
    \aggressive_gen.req_en ,
    \fifo_depth_gt1_gen.dout_reg[36] ,
    m_axi_gmem_WVALID,
    WVALID_Dummy_reg,
    \fifo_depth_gt1_gen.empty_n_reg_0 ,
    \fifo_depth_gt1_gen.empty_n_reg_1 ,
    dout_vld_reg_0,
    dout_vld_reg_1,
    SR,
    ap_clk,
    \aggressive_gen.last_cnt_reg[0] ,
    if_empty_n,
    WVALID_Dummy,
    Q,
    m_axi_gmem_WREADY,
    \aggressive_gen.flying_req_reg ,
    \aggressive_gen.flying_req_reg_0 ,
    in,
    dout_vld_reg_2,
    ap_rst_n,
    if_empty_n_0,
    \aggressive_gen.rs_req_ready );
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output [0:0]E;
  output [3:0]D;
  output \aggressive_gen.req_en ;
  output [36:0]\fifo_depth_gt1_gen.dout_reg[36] ;
  output m_axi_gmem_WVALID;
  output [0:0]WVALID_Dummy_reg;
  output \fifo_depth_gt1_gen.empty_n_reg_0 ;
  output \fifo_depth_gt1_gen.empty_n_reg_1 ;
  output [0:0]dout_vld_reg_0;
  output dout_vld_reg_1;
  input [0:0]SR;
  input ap_clk;
  input \aggressive_gen.last_cnt_reg[0] ;
  input if_empty_n;
  input WVALID_Dummy;
  input [4:0]Q;
  input m_axi_gmem_WREADY;
  input \aggressive_gen.flying_req_reg ;
  input \aggressive_gen.flying_req_reg_0 ;
  input [36:0]in;
  input dout_vld_reg_2;
  input ap_rst_n;
  input if_empty_n_0;
  input \aggressive_gen.rs_req_ready ;

  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire [0:0]WVALID_Dummy_reg;
  wire \aggressive_gen.data_en ;
  wire \aggressive_gen.fifo_valid ;
  wire \aggressive_gen.flying_req_reg ;
  wire \aggressive_gen.flying_req_reg_0 ;
  wire \aggressive_gen.last_cnt_reg[0] ;
  wire \aggressive_gen.req_en ;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_i_1__9_n_0;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n;
  wire [36:0]\fifo_depth_gt1_gen.dout_reg[36] ;
  wire \fifo_depth_gt1_gen.empty_n_i_1__10_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_1 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_1__10_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__8_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__5_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__8_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_1__10_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[3]_i_1__10_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_2__2_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ;
  wire \fifo_srl_gen.raddr[0]_i_1__3_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1__4_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1__4_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_1__4_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_2__4_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_3__3_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire if_empty_n;
  wire if_empty_n_0;
  wire [36:0]in;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire pop__1;
  wire re;
  wire we;

  LUT5 #(
    .INIT(32'hAEAAEEEE)) 
    dout_vld_i_1__2
       (.I0(dout_vld_reg_2),
        .I1(WVALID_Dummy),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I3(\aggressive_gen.last_cnt_reg[0] ),
        .I4(if_empty_n),
        .O(\fifo_depth_gt1_gen.empty_n_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__9
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(\aggressive_gen.fifo_valid ),
        .I2(\aggressive_gen.data_en ),
        .I3(\aggressive_gen.flying_req_reg_0 ),
        .I4(m_axi_gmem_WREADY),
        .O(dout_vld_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__9_n_0),
        .Q(\aggressive_gen.fifo_valid ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \fifo_depth_gt1_gen.empty_n_i_1__10 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.empty_n_i_1__10_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.empty_n_i_1__10_n_0 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h6666666646666666)) 
    \fifo_depth_gt1_gen.full_n_i_1__10 
       (.I0(we),
        .I1(re),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I5(\fifo_depth_gt1_gen.full_n_i_2__8_n_0 ),
        .O(\fifo_depth_gt1_gen.full_n_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \fifo_depth_gt1_gen.full_n_i_2__8 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.full_n_i_2__8_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.full_n_i_1__10_n_0 ),
        .Q(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__5 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__8 
       (.I0(re),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(\aggressive_gen.last_cnt_reg[0] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__10 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(re),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(\aggressive_gen.last_cnt_reg[0] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__10 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(re),
        .I4(we),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__10_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__7 
       (.I0(re),
        .I1(\aggressive_gen.last_cnt_reg[0] ),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(empty_n));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_2__2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_3__2 
       (.I0(\aggressive_gen.last_cnt_reg[0] ),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(re),
        .O(pop__1));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__5_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__8_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__10_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__10_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__2_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .R(SR));
  design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_srl__parameterized9 \fifo_srl_gen.U_ffo_srl 
       (.D(D),
        .Q(Q),
        .SR(SR),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .\aggressive_gen.data_en (\aggressive_gen.data_en ),
        .\aggressive_gen.fifo_valid (\aggressive_gen.fifo_valid ),
        .\aggressive_gen.flying_req_reg (\aggressive_gen.flying_req_reg ),
        .\aggressive_gen.flying_req_reg_0 (\aggressive_gen.flying_req_reg_0 ),
        .\aggressive_gen.last_cnt_reg[0] (\aggressive_gen.last_cnt_reg[0] ),
        .\aggressive_gen.last_cnt_reg[0]_0 (\fifo_depth_gt1_gen.full_n_reg_0 ),
        .\aggressive_gen.req_en (\aggressive_gen.req_en ),
        .\aggressive_gen.rs_req_ready (\aggressive_gen.rs_req_ready ),
        .ap_clk(ap_clk),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(dout_vld_reg_1),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[36]_0 (\fifo_depth_gt1_gen.dout_reg[36] ),
        .\fifo_depth_gt1_gen.dout_reg[36]_1 (\fifo_srl_gen.raddr_reg ),
        .if_empty_n_0(if_empty_n_0),
        .in(in),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .re(re),
        .we(we));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__3 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \fifo_srl_gen.raddr[1]_i_1__4 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(\aggressive_gen.last_cnt_reg[0] ),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(re),
        .I5(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \fifo_srl_gen.raddr[2]_i_1__4 
       (.I0(re),
        .I1(we),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(\fifo_srl_gen.raddr_reg [2]),
        .I5(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[2]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAC000)) 
    \fifo_srl_gen.raddr[3]_i_1__4 
       (.I0(\fifo_srl_gen.raddr[3]_i_3__3_n_0 ),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(\aggressive_gen.last_cnt_reg[0] ),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(re),
        .O(\fifo_srl_gen.raddr[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \fifo_srl_gen.raddr[3]_i_2__4 
       (.I0(\fifo_srl_gen.raddr_reg [1]),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(\fifo_srl_gen.raddr_reg [3]),
        .I5(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr[3]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFEFFFEFFFE)) 
    \fifo_srl_gen.raddr[3]_i_3__3 
       (.I0(\fifo_srl_gen.raddr_reg [2]),
        .I1(\fifo_srl_gen.raddr_reg [3]),
        .I2(\fifo_srl_gen.raddr_reg [1]),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(\aggressive_gen.last_cnt_reg[0] ),
        .I5(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(\fifo_srl_gen.raddr[3]_i_3__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__4_n_0 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__3_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__4_n_0 ),
        .D(\fifo_srl_gen.raddr[1]_i_1__4_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__4_n_0 ),
        .D(\fifo_srl_gen.raddr[2]_i_1__4_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__4_n_0 ),
        .D(\fifo_srl_gen.raddr[3]_i_2__4_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h80)) 
    m_axi_gmem_WVALID_INST_0
       (.I0(\aggressive_gen.flying_req_reg_0 ),
        .I1(\aggressive_gen.fifo_valid ),
        .I2(\aggressive_gen.data_en ),
        .O(m_axi_gmem_WVALID));
  LUT6 #(
    .INIT(64'h8A00AAAAFFFFFFFF)) 
    mem_reg_i_1__0
       (.I0(dout_vld_reg_2),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(\aggressive_gen.last_cnt_reg[0] ),
        .I3(if_empty_n),
        .I4(WVALID_Dummy),
        .I5(ap_rst_n),
        .O(\fifo_depth_gt1_gen.empty_n_reg_1 ));
  LUT4 #(
    .INIT(16'hB000)) 
    mem_reg_i_2
       (.I0(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I1(\aggressive_gen.last_cnt_reg[0] ),
        .I2(if_empty_n),
        .I3(WVALID_Dummy),
        .O(E));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_fifo" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_fifo__parameterized4
   (\fifo_depth_gt1_gen.empty_n_reg_0 ,
    \fifo_depth_gt1_gen.full_n_reg_0 ,
    WVALID_Dummy,
    \ap_CS_fsm_reg[21] ,
    \fifo_depth_gt1_gen.full_n_reg_1 ,
    dout,
    SR,
    E,
    ap_clk,
    dout_vld_reg_0,
    re,
    Q,
    I_AWREADY,
    mem_reg,
    mem_reg_0,
    din);
  output \fifo_depth_gt1_gen.empty_n_reg_0 ;
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output WVALID_Dummy;
  output [0:0]\ap_CS_fsm_reg[21] ;
  output [0:0]\fifo_depth_gt1_gen.full_n_reg_1 ;
  output [35:0]dout;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;
  input dout_vld_reg_0;
  input re;
  input [1:0]Q;
  input I_AWREADY;
  input mem_reg;
  input [0:0]mem_reg_0;
  input [31:0]din;

  wire [0:0]E;
  wire I_AWREADY;
  wire [1:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire [0:0]\ap_CS_fsm_reg[21] ;
  wire ap_clk;
  wire [31:0]din;
  wire [35:0]dout;
  wire dout_vld_reg_0;
  wire \fifo_depth_gt1_gen.empty_n_i_1__5_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__5_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire [0:0]\fifo_depth_gt1_gen.full_n_reg_1 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__8_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__3_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_1__5_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[3]_i_1__5_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_2__0_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ;
  wire [3:0]\fifo_mem_gen.raddr ;
  wire \fifo_mem_gen.waddr[0]_i_1__0_n_0 ;
  wire \fifo_mem_gen.waddr[1]_i_1_n_0 ;
  wire \fifo_mem_gen.waddr[2]_i_1_n_0 ;
  wire \fifo_mem_gen.waddr[3]_i_1_n_0 ;
  wire full_n0;
  wire mOutPtr13_out;
  wire mem_reg;
  wire [0:0]mem_reg_0;
  wire [3:0]raddr;
  wire re;
  wire [3:0]waddr;

  LUT4 #(
    .INIT(16'hF808)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(I_AWREADY),
        .O(\fifo_depth_gt1_gen.full_n_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(WVALID_Dummy),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \fifo_depth_gt1_gen.empty_n_i_1__5 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(mOutPtr13_out),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.empty_n_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_depth_gt1_gen.empty_n_i_1__5_n_0 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h00FFBF0000FFFF00)) 
    \fifo_depth_gt1_gen.full_n_i_1__5 
       (.I0(\fifo_depth_gt1_gen.full_n_i_2__5_n_0 ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I3(\ap_CS_fsm_reg[21] ),
        .I4(re),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .O(full_n0));
  LUT2 #(
    .INIT(4'hE)) 
    \fifo_depth_gt1_gen.full_n_i_2__5 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.full_n_i_2__5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(E),
        .D(full_n0),
        .Q(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__8 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__3 
       (.I0(re),
        .I1(Q[1]),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__5 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(re),
        .I3(Q[1]),
        .I4(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__5 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(mOutPtr13_out),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_2__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(mOutPtr13_out),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_3__0 
       (.I0(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I1(Q[1]),
        .I2(re),
        .O(mOutPtr13_out));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__8_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__3_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__5_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__5_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__0_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .R(SR));
  design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_mem__parameterized1 \fifo_mem_gen.U_ffo_mem 
       (.Q(Q[1]),
        .SR(SR),
        .WEBWE(\ap_CS_fsm_reg[21] ),
        .ap_clk(ap_clk),
        .din(din),
        .dout(dout),
        .\fifo_mem_gen.raddr (\fifo_mem_gen.raddr ),
        .mem_reg_0(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .mem_reg_1(mem_reg),
        .mem_reg_2(mem_reg_0),
        .mem_reg_3(waddr),
        .raddr(raddr),
        .re(re));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[0]),
        .Q(\fifo_mem_gen.raddr [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[1]),
        .Q(\fifo_mem_gen.raddr [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[2]),
        .Q(\fifo_mem_gen.raddr [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[3]),
        .Q(\fifo_mem_gen.raddr [3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \fifo_mem_gen.waddr[0]_i_1__0 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .I2(waddr[3]),
        .I3(waddr[0]),
        .O(\fifo_mem_gen.waddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'h2666)) 
    \fifo_mem_gen.waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .I2(waddr[2]),
        .I3(waddr[3]),
        .O(\fifo_mem_gen.waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h3878)) 
    \fifo_mem_gen.waddr[2]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .I2(waddr[2]),
        .I3(waddr[3]),
        .O(\fifo_mem_gen.waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h3F80)) 
    \fifo_mem_gen.waddr[3]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .I2(waddr[2]),
        .I3(waddr[3]),
        .O(\fifo_mem_gen.waddr[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[21] ),
        .D(\fifo_mem_gen.waddr[0]_i_1__0_n_0 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[21] ),
        .D(\fifo_mem_gen.waddr[1]_i_1_n_0 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[21] ),
        .D(\fifo_mem_gen.waddr[2]_i_1_n_0 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[21] ),
        .D(\fifo_mem_gen.waddr[3]_i_1_n_0 ),
        .Q(waddr[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_fifo" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_fifo__parameterized6
   (\fifo_depth_gt1_gen.dout_reg[0] ,
    if_full_n,
    E,
    we,
    p_17_in,
    we_0,
    if_din,
    ap_clk,
    SR,
    if_empty_n,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ,
    AWREADY_Dummy,
    dout_vld_reg_0,
    last_resp,
    dout_vld_reg_1,
    need_wrsp);
  output \fifo_depth_gt1_gen.dout_reg[0] ;
  output if_full_n;
  output [0:0]E;
  output we;
  output p_17_in;
  input we_0;
  input if_din;
  input ap_clk;
  input [0:0]SR;
  input if_empty_n;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  input AWREADY_Dummy;
  input dout_vld_reg_0;
  input last_resp;
  input [0:0]dout_vld_reg_1;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire empty_n;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__1_n_0 ;
  wire [4:0]\fifo_depth_gt1_gen.mOutPtr_reg ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  wire \fifo_srl_gen.U_ffo_srl_n_10 ;
  wire \fifo_srl_gen.U_ffo_srl_n_11 ;
  wire \fifo_srl_gen.U_ffo_srl_n_14 ;
  wire \fifo_srl_gen.U_ffo_srl_n_2 ;
  wire \fifo_srl_gen.U_ffo_srl_n_3 ;
  wire \fifo_srl_gen.U_ffo_srl_n_8 ;
  wire \fifo_srl_gen.U_ffo_srl_n_9 ;
  wire \fifo_srl_gen.raddr1__1 ;
  wire \fifo_srl_gen.raddr[0]_i_1_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire if_din;
  wire if_empty_n;
  wire if_full_n;
  wire last_resp;
  wire need_wrsp;
  wire [4:1]p_0_in__2;
  wire p_17_in;
  wire we;
  wire we_0;
  wire wrsp_valid;

  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.U_ffo_srl_n_14 ),
        .Q(wrsp_valid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_3 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .Q(if_full_n),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__2[1]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__2[2]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__2[3]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__2[4]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .R(SR));
  design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_srl__parameterized1 \fifo_srl_gen.U_ffo_srl 
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(p_0_in__2),
        .E(empty_n),
        .Q(\fifo_srl_gen.raddr_reg ),
        .SR(SR),
        .ap_clk(ap_clk),
        .dout_vld_reg(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(dout_vld_reg_1),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\fifo_depth_gt1_gen.dout_reg[0] ),
        .\fifo_depth_gt1_gen.empty_n_reg (\fifo_srl_gen.U_ffo_srl_n_11 ),
        .\fifo_depth_gt1_gen.empty_n_reg_0 (\fifo_srl_gen.U_ffo_srl_n_14 ),
        .\fifo_depth_gt1_gen.empty_n_reg_1 (\fifo_depth_gt1_gen.mOutPtr_reg ),
        .\fifo_depth_gt1_gen.full_n_reg (\fifo_srl_gen.U_ffo_srl_n_2 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0] (\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[1] (\fifo_srl_gen.U_ffo_srl_n_3 ),
        .\fifo_srl_gen.raddr1__1 (\fifo_srl_gen.raddr1__1 ),
        .\fifo_srl_gen.raddr_reg[0] (if_full_n),
        .\fifo_srl_gen.raddr_reg[0]_0 (E),
        .\fifo_srl_gen.raddr_reg[1] ({\fifo_srl_gen.U_ffo_srl_n_8 ,\fifo_srl_gen.U_ffo_srl_n_9 ,\fifo_srl_gen.U_ffo_srl_n_10 }),
        .if_din(if_din),
        .if_empty_n(if_empty_n),
        .last_resp(last_resp),
        .need_wrsp(need_wrsp),
        .p_17_in(p_17_in),
        .we(we),
        .we_0(we_0),
        .wrsp_valid(wrsp_valid));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_srl_gen.raddr[3]_i_3 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_srl_gen.raddr_reg [1]),
        .I2(\fifo_srl_gen.raddr_reg [3]),
        .I3(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr1__1 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_11 ),
        .D(\fifo_srl_gen.raddr[0]_i_1_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_11 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_10 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_11 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_9 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_11 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_8 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(SR));
  LUT4 #(
    .INIT(16'h8808)) 
    \tmp_addr[63]_i_1__0 
       (.I0(if_full_n),
        .I1(if_empty_n),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I3(AWREADY_Dummy),
        .O(E));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_fifo" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_fifo__parameterized6_5
   (last_resp,
    fifo_resp_ready,
    dout_vld_reg_0,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    sel,
    ap_clk,
    SR,
    Q,
    p_17_in,
    if_write,
    wrsp_type,
    ursp_ready,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    \could_multi_bursts.AWVALID_Dummy_reg_1 ,
    if_full_n,
    AWREADY_Dummy_0,
    \fifo_depth_gt1_gen.dout_reg[0] ,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    \fifo_depth_gt1_gen.dout_reg[0]_1 );
  output last_resp;
  output fifo_resp_ready;
  output dout_vld_reg_0;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  input sel;
  input ap_clk;
  input [0:0]SR;
  input [0:0]Q;
  input p_17_in;
  input if_write;
  input wrsp_type;
  input ursp_ready;
  input \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  input \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  input if_full_n;
  input AWREADY_Dummy_0;
  input \fifo_depth_gt1_gen.dout_reg[0] ;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_1 ;

  wire AWREADY_Dummy_0;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  wire dout_vld_reg_0;
  wire empty_n;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  wire \fifo_depth_gt1_gen.empty_n_i_2__4_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__3_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__4_n_0 ;
  wire [4:0]\fifo_depth_gt1_gen.mOutPtr_reg ;
  wire fifo_resp_ready;
  wire \fifo_srl_gen.U_ffo_srl_n_1 ;
  wire \fifo_srl_gen.U_ffo_srl_n_2 ;
  wire \fifo_srl_gen.U_ffo_srl_n_3 ;
  wire \fifo_srl_gen.raddr1__6 ;
  wire \fifo_srl_gen.raddr[0]_i_1__4_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1__2_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1__2_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_2__2_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire if_full_n;
  wire if_write;
  wire last_resp;
  wire [4:1]p_0_in__4;
  wire p_17_in;
  wire pop__1;
  wire sel;
  wire ursp_ready;
  wire wrsp_type;

  LUT5 #(
    .INIT(32'hC000EAAA)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I1(\could_multi_bursts.AWVALID_Dummy_reg_1 ),
        .I2(fifo_resp_ready),
        .I3(if_full_n),
        .I4(AWREADY_Dummy_0),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.U_ffo_srl_n_3 ),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h5DDDA222A222A222)) 
    \fifo_depth_gt1_gen.empty_n_i_1__8 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(p_17_in),
        .I4(if_write),
        .I5(fifo_resp_ready),
        .O(empty_n));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \fifo_depth_gt1_gen.empty_n_i_2__4 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .O(\fifo_depth_gt1_gen.empty_n_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \fifo_depth_gt1_gen.empty_n_i_3__2 
       (.I0(if_write),
        .I1(fifo_resp_ready),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(dout_vld_reg_0),
        .I4(Q),
        .I5(p_17_in),
        .O(pop__1));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.empty_n_i_2__4_n_0 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \fifo_depth_gt1_gen.full_n_i_2__3 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(\fifo_depth_gt1_gen.full_n_i_2__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_1 ),
        .Q(fifo_resp_ready),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__4 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__6 
       (.I0(pop__1),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__8 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I2(pop__1),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__8 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I3(pop__1),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .O(p_0_in__4[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__5 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .O(p_0_in__4[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__4_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__4[1]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__4[2]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__4[3]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__4[4]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .R(SR));
  design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_srl__parameterized1_6 \fifo_srl_gen.U_ffo_srl 
       (.E(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .Q(\fifo_srl_gen.raddr_reg ),
        .SR(SR),
        .ap_clk(ap_clk),
        .dout_vld_reg(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .dout_vld_reg_0(Q),
        .dout_vld_reg_1(dout_vld_reg_0),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\fifo_depth_gt1_gen.dout_reg[0] ),
        .\fifo_depth_gt1_gen.dout_reg[0]_1 (\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_2 (\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .\fifo_depth_gt1_gen.empty_n_reg (\fifo_srl_gen.U_ffo_srl_n_3 ),
        .\fifo_depth_gt1_gen.full_n_reg (\fifo_srl_gen.U_ffo_srl_n_1 ),
        .\fifo_depth_gt1_gen.full_n_reg_0 (\fifo_depth_gt1_gen.full_n_i_2__3_n_0 ),
        .\fifo_srl_gen.raddr1__6 (\fifo_srl_gen.raddr1__6 ),
        .\fifo_srl_gen.raddr_reg[0] (fifo_resp_ready),
        .if_write(if_write),
        .last_resp(last_resp),
        .sel(sel),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__4 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \fifo_srl_gen.raddr[1]_i_1__2 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(pop__1),
        .I3(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \fifo_srl_gen.raddr[2]_i_1__2 
       (.I0(pop__1),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(\fifo_srl_gen.raddr_reg [0]),
        .I3(\fifo_srl_gen.raddr_reg [2]),
        .I4(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \fifo_srl_gen.raddr[3]_i_2__2 
       (.I0(\fifo_srl_gen.raddr_reg [1]),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(\fifo_srl_gen.raddr_reg [3]),
        .I5(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr[3]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_srl_gen.raddr[3]_i_3__4 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_srl_gen.raddr_reg [1]),
        .I2(\fifo_srl_gen.raddr_reg [3]),
        .I3(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr1__6 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__4_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .D(\fifo_srl_gen.raddr[1]_i_1__2_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .D(\fifo_srl_gen.raddr[2]_i_1__2_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .D(\fifo_srl_gen.raddr[3]_i_2__2_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_fifo" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_fifo__parameterized6_7
   (\fifo_depth_gt1_gen.empty_n_reg_0 ,
    burst_valid,
    \could_multi_bursts.last_loop__10 ,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[5] ,
    din,
    ap_clk,
    SR,
    re,
    Q,
    we,
    p_16_in,
    \fifo_depth_gt1_gen.dout_reg[0] ,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    m_axi_gmem_ARREADY,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    \fifo_depth_gt1_gen.dout_reg[0]_1 ,
    if_full_n,
    dout_vld_reg_0,
    RREADY_Dummy);
  output \fifo_depth_gt1_gen.empty_n_reg_0 ;
  output burst_valid;
  output \could_multi_bursts.last_loop__10 ;
  output \sect_len_buf_reg[8] ;
  output \sect_len_buf_reg[5] ;
  output [0:0]din;
  input ap_clk;
  input [0:0]SR;
  input re;
  input [0:0]Q;
  input we;
  input p_16_in;
  input \fifo_depth_gt1_gen.dout_reg[0] ;
  input [5:0]\sect_len_buf_reg[9] ;
  input [5:0]\sect_len_buf_reg[9]_0 ;
  input m_axi_gmem_ARREADY;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  input if_full_n;
  input [0:0]dout_vld_reg_0;
  input RREADY_Dummy;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire burst_valid;
  wire \could_multi_bursts.last_loop__10 ;
  wire [0:0]din;
  wire dout_vld_i_1__6_n_0;
  wire [0:0]dout_vld_reg_0;
  wire empty_n;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  wire \fifo_depth_gt1_gen.empty_n_i_2__0_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_1__1_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__3_n_0 ;
  wire [4:0]\fifo_depth_gt1_gen.mOutPtr_reg ;
  wire \fifo_srl_gen.raddr1__2 ;
  wire \fifo_srl_gen.raddr[0]_i_1__0_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_1_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_2_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire if_full_n;
  wire m_axi_gmem_ARREADY;
  wire [4:1]p_0_in__0;
  wire p_16_in;
  wire pop__1;
  wire re;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[8] ;
  wire [5:0]\sect_len_buf_reg[9] ;
  wire [5:0]\sect_len_buf_reg[9]_0 ;
  wire we;

  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__6
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .I1(burst_valid),
        .I2(Q),
        .I3(dout_vld_reg_0),
        .I4(RREADY_Dummy),
        .O(dout_vld_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__6_n_0),
        .Q(burst_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'h5DDDA222A222A222)) 
    \fifo_depth_gt1_gen.empty_n_i_1__1 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .I1(burst_valid),
        .I2(Q),
        .I3(we),
        .I4(p_16_in),
        .I5(\fifo_depth_gt1_gen.full_n_reg_n_0 ),
        .O(empty_n));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \fifo_depth_gt1_gen.empty_n_i_2__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .O(\fifo_depth_gt1_gen.empty_n_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \fifo_depth_gt1_gen.empty_n_i_3 
       (.I0(p_16_in),
        .I1(\fifo_depth_gt1_gen.full_n_reg_n_0 ),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .I3(burst_valid),
        .I4(Q),
        .I5(we),
        .O(pop__1));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.empty_n_i_2__0_n_0 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .R(SR));
  LUT4 #(
    .INIT(16'h7800)) 
    \fifo_depth_gt1_gen.full_n_i_1__1 
       (.I0(p_16_in),
        .I1(\fifo_depth_gt1_gen.full_n_reg_n_0 ),
        .I2(re),
        .I3(\fifo_depth_gt1_gen.full_n_i_2_n_0 ),
        .O(\fifo_depth_gt1_gen.full_n_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \fifo_depth_gt1_gen.full_n_i_2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(\fifo_depth_gt1_gen.full_n_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.full_n_i_1__1_n_0 ),
        .Q(\fifo_depth_gt1_gen.full_n_reg_n_0 ),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__3 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__0 
       (.I0(pop__1),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I2(pop__1),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I3(pop__1),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .O(p_0_in__0[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .O(p_0_in__0[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__3_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__0[1]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__0[2]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__0[3]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__0[4]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .R(SR));
  design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_srl__parameterized1_10 \fifo_srl_gen.U_ffo_srl 
       (.Q(\fifo_srl_gen.raddr_reg ),
        .SR(SR),
        .ap_clk(ap_clk),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .din(din),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\fifo_depth_gt1_gen.dout_reg[0] ),
        .\fifo_depth_gt1_gen.dout_reg[0]_1 (\fifo_depth_gt1_gen.full_n_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_2 (\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_3 (\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .if_full_n(if_full_n),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .mem_reg(burst_valid),
        .mem_reg_0(Q),
        .re(re),
        .\sect_len_buf_reg[5] (\sect_len_buf_reg[5] ),
        .\sect_len_buf_reg[8] (\sect_len_buf_reg[8] ),
        .\sect_len_buf_reg[9] (\sect_len_buf_reg[9] ),
        .\sect_len_buf_reg[9]_0 (\sect_len_buf_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__0 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \fifo_srl_gen.raddr[1]_i_1 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .I2(pop__1),
        .I3(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \fifo_srl_gen.raddr[2]_i_1 
       (.I0(pop__1),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .I2(\fifo_srl_gen.raddr_reg [0]),
        .I3(\fifo_srl_gen.raddr_reg [2]),
        .I4(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \fifo_srl_gen.raddr[3]_i_1 
       (.I0(\fifo_srl_gen.raddr1__2 ),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .I2(p_16_in),
        .I3(\fifo_depth_gt1_gen.full_n_reg_n_0 ),
        .I4(re),
        .O(\fifo_srl_gen.raddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \fifo_srl_gen.raddr[3]_i_2 
       (.I0(\fifo_srl_gen.raddr_reg [1]),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(\fifo_srl_gen.raddr_reg [3]),
        .I5(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_srl_gen.raddr[3]_i_3__0 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_srl_gen.raddr_reg [1]),
        .I2(\fifo_srl_gen.raddr_reg [3]),
        .I3(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr1__2 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1_n_0 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__0_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1_n_0 ),
        .D(\fifo_srl_gen.raddr[1]_i_1_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1_n_0 ),
        .D(\fifo_srl_gen.raddr[2]_i_1_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1_n_0 ),
        .D(\fifo_srl_gen.raddr[3]_i_2_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_fifo" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_fifo__parameterized6_8
   (if_full_n,
    E,
    m_ready,
    p_17_in,
    p_16_in,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    rreq_handling_reg,
    m_axi_gmem_ARREADY_0,
    ap_rst_n_0,
    ap_rst_n_1,
    m_axi_gmem_ARREADY_1,
    m_axi_gmem_ARREADY_2,
    m_axi_gmem_ARREADY_3,
    m_axi_gmem_ARREADY_4,
    m_axi_gmem_ARREADY_5,
    SR,
    ap_clk,
    CO,
    rreq_handling_reg_0,
    Q,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    RBURST_READY_Dummy,
    \could_multi_bursts.ARVALID_Dummy_reg_1 ,
    m_axi_gmem_ARREADY,
    \could_multi_bursts.last_loop__10 ,
    ap_rst_n,
    \sect_addr_buf_reg[2] ,
    \could_multi_bursts.arlen_buf_reg[3] );
  output if_full_n;
  output [0:0]E;
  output m_ready;
  output p_17_in;
  output p_16_in;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output rreq_handling_reg;
  output m_axi_gmem_ARREADY_0;
  output [0:0]ap_rst_n_0;
  output [0:0]ap_rst_n_1;
  output m_axi_gmem_ARREADY_1;
  output m_axi_gmem_ARREADY_2;
  output m_axi_gmem_ARREADY_3;
  output m_axi_gmem_ARREADY_4;
  output m_axi_gmem_ARREADY_5;
  input [0:0]SR;
  input ap_clk;
  input [0:0]CO;
  input rreq_handling_reg_0;
  input [0:0]Q;
  input \sect_len_buf_reg[9] ;
  input \sect_len_buf_reg[9]_0 ;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input RBURST_READY_Dummy;
  input \could_multi_bursts.ARVALID_Dummy_reg_1 ;
  input m_axi_gmem_ARREADY;
  input \could_multi_bursts.last_loop__10 ;
  input ap_rst_n;
  input [0:0]\sect_addr_buf_reg[2] ;
  input [3:0]\could_multi_bursts.arlen_buf_reg[3] ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire RBURST_READY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_1 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire \could_multi_bursts.last_loop__10 ;
  wire dout_vld_i_1__5_n_0;
  wire empty_n;
  wire empty_n_0;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__2_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__2_n_0 ;
  wire [4:0]\fifo_depth_gt1_gen.mOutPtr_reg ;
  wire full_n0;
  wire if_empty_n;
  wire if_full_n;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARREADY_0;
  wire m_axi_gmem_ARREADY_1;
  wire m_axi_gmem_ARREADY_2;
  wire m_axi_gmem_ARREADY_3;
  wire m_axi_gmem_ARREADY_4;
  wire m_axi_gmem_ARREADY_5;
  wire m_ready;
  wire [4:1]p_0_in__3;
  wire p_16_in;
  wire p_17_in;
  wire pop__1;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire \sect_len_buf_reg[9] ;
  wire \sect_len_buf_reg[9]_0 ;

  LUT4 #(
    .INIT(16'hC0EA)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(if_full_n),
        .I3(m_axi_gmem_ARREADY),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.araddr_buf[63]_i_1 
       (.I0(if_full_n),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I3(m_axi_gmem_ARREADY),
        .O(p_16_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(if_full_n),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [0]),
        .O(m_axi_gmem_ARREADY_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(if_full_n),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [1]),
        .O(m_axi_gmem_ARREADY_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(if_full_n),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [2]),
        .O(m_axi_gmem_ARREADY_3));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(if_full_n),
        .O(m_axi_gmem_ARREADY_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(if_full_n),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [3]),
        .O(m_axi_gmem_ARREADY_5));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(p_17_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7500FF00)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(if_full_n),
        .I5(rreq_handling_reg_0),
        .O(m_axi_gmem_ARREADY_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__5
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(if_empty_n),
        .I2(RBURST_READY_Dummy),
        .O(dout_vld_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__5_n_0),
        .Q(if_empty_n),
        .R(SR));
  LUT5 #(
    .INIT(32'h5DA2A2A2)) 
    \fifo_depth_gt1_gen.empty_n_i_1__7 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(if_empty_n),
        .I2(RBURST_READY_Dummy),
        .I3(p_16_in),
        .I4(if_full_n),
        .O(empty_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \fifo_depth_gt1_gen.empty_n_i_2__3 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .O(empty_n));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h08088808)) 
    \fifo_depth_gt1_gen.empty_n_i_3__1 
       (.I0(p_16_in),
        .I1(if_full_n),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(if_empty_n),
        .I4(RBURST_READY_Dummy),
        .O(pop__1));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(empty_n),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h7878887800000000)) 
    \fifo_depth_gt1_gen.full_n_i_1__7 
       (.I0(p_16_in),
        .I1(if_full_n),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(if_empty_n),
        .I4(RBURST_READY_Dummy),
        .I5(\fifo_depth_gt1_gen.full_n_i_2__2_n_0 ),
        .O(full_n0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \fifo_depth_gt1_gen.full_n_i_2__2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(\fifo_depth_gt1_gen.full_n_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(full_n0),
        .Q(if_full_n),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__5 
       (.I0(pop__1),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__7 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I2(pop__1),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__7 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I3(pop__1),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .O(p_0_in__3[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__4 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .O(p_0_in__3[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__2_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(p_0_in__3[1]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(p_0_in__3[2]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(p_0_in__3[3]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(p_0_in__3[4]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_0),
        .I1(p_17_in),
        .I2(CO),
        .I3(Q),
        .O(rreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg[2] ),
        .I1(p_17_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1 
       (.I0(m_ready),
        .I1(p_17_in),
        .O(E));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \sect_len_buf[9]_i_1 
       (.I0(\sect_len_buf_reg[9] ),
        .I1(\sect_len_buf_reg[9]_0 ),
        .I2(p_16_in),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(rreq_handling_reg_0),
        .O(p_17_in));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \start_addr[63]_i_1 
       (.I0(p_17_in),
        .I1(CO),
        .I2(rreq_handling_reg_0),
        .I3(Q),
        .O(m_ready));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_fifo" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_fifo__parameterized8
   (ursp_ready,
    dout_vld_reg_0,
    SR,
    ap_clk,
    we,
    Q);
  output ursp_ready;
  output [1:0]dout_vld_reg_0;
  input [0:0]SR;
  input ap_clk;
  input we;
  input [2:0]Q;

  wire I_BVALID;
  wire [2:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire dout_vld_i_1__4_n_0;
  wire [1:0]dout_vld_reg_0;
  wire empty_n;
  wire \fifo_depth_gt1_gen.empty_n_i_1__6_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_1__6_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__10_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__4_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_1__6_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[3]_i_2_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire pop__1;
  wire re;
  wire ursp_ready;
  wire we;

  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[26]_i_1 
       (.I0(I_BVALID),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(dout_vld_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(Q[2]),
        .I1(I_BVALID),
        .I2(Q[0]),
        .O(dout_vld_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    dout_vld_i_1__4
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(Q[2]),
        .I2(I_BVALID),
        .O(dout_vld_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__4_n_0),
        .Q(I_BVALID),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \fifo_depth_gt1_gen.empty_n_i_1__6 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(pop__1),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .O(\fifo_depth_gt1_gen.empty_n_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.empty_n_i_1__6_n_0 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h33332333CCCCCCCC)) 
    \fifo_depth_gt1_gen.full_n_i_1__6 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I1(re),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I5(we),
        .O(\fifo_depth_gt1_gen.full_n_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \fifo_depth_gt1_gen.full_n_i_2__1 
       (.I0(I_BVALID),
        .I1(Q[2]),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .O(re));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.full_n_i_1__6_n_0 ),
        .Q(ursp_ready),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__10 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hD0FF2F002F00D0FF)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__4 
       (.I0(I_BVALID),
        .I1(Q[2]),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(we),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__6 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(pop__1),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h758A)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__6 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(Q[2]),
        .I2(I_BVALID),
        .I3(we),
        .O(empty_n));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(pop__1),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h2A22)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_4 
       (.I0(we),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(Q[2]),
        .I3(I_BVALID),
        .O(pop__1));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__10_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__4_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__6_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[3]_i_2_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_load" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_load
   (gmem_ARREADY,
    RREADY_Dummy,
    dout_vld_reg,
    ARVALID_Dummy,
    RBURST_READY_Dummy,
    \fifo_depth_gt1_gen.full_n_reg ,
    we,
    CO,
    E,
    \ap_CS_fsm_reg[19] ,
    D,
    dout,
    SR,
    ap_clk,
    ready_for_outstanding,
    ap_enable_reg_pp0_iter6,
    ap_enable_reg_pp0_iter7,
    mem_reg,
    Q,
    grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_RREADY,
    ARREADY_Dummy,
    grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_ARVALID,
    gmem_RREADY,
    \ap_CS_fsm_reg[20] ,
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6 ,
    ap_rst_n,
    in,
    din);
  output gmem_ARREADY;
  output RREADY_Dummy;
  output dout_vld_reg;
  output ARVALID_Dummy;
  output RBURST_READY_Dummy;
  output \fifo_depth_gt1_gen.full_n_reg ;
  output we;
  output [0:0]CO;
  output [0:0]E;
  output \ap_CS_fsm_reg[19] ;
  output [63:0]D;
  output [32:0]dout;
  input [0:0]SR;
  input ap_clk;
  input ready_for_outstanding;
  input ap_enable_reg_pp0_iter6;
  input ap_enable_reg_pp0_iter7;
  input [0:0]mem_reg;
  input [1:0]Q;
  input grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_RREADY;
  input ARREADY_Dummy;
  input grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_ARVALID;
  input gmem_RREADY;
  input [32:0]\ap_CS_fsm_reg[20] ;
  input [31:0]\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6 ;
  input ap_rst_n;
  input [61:0]in;
  input [33:0]din;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [0:0]CO;
  wire [63:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[19] ;
  wire [32:0]\ap_CS_fsm_reg[20] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_rst_n;
  wire [33:0]din;
  wire [32:0]dout;
  wire dout_vld_reg;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire [31:0]\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6 ;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_3;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire gmem_ARREADY;
  wire gmem_RREADY;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_ARVALID;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_RREADY;
  wire if_read;
  wire [61:0]in;
  wire [0:0]mem_reg;
  wire minusOp_carry_n_2;
  wire minusOp_carry_n_3;
  wire minusOp_carry_n_5;
  wire minusOp_carry_n_6;
  wire ready_for_outstanding;
  wire [64:64]rreq_pack;
  wire we;
  wire [3:2]NLW_minusOp_carry_CO_UNCONNECTED;
  wire [3:0]NLW_minusOp_carry_O_UNCONNECTED;

  design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_fifo__parameterized1 buff_rdata
       (.CO(CO),
        .E(we),
        .Q(Q),
        .SR(SR),
        .\ap_CS_fsm_reg[20] (\ap_CS_fsm_reg[20] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dout(dout),
        .dout_vld_reg_0(dout_vld_reg),
        .\fifo_depth_gt1_gen.full_n_reg_0 (RREADY_Dummy),
        .\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6 (\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6 ),
        .gmem_RREADY(gmem_RREADY),
        .grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_RREADY(grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_RREADY),
        .mem_reg(mem_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[67]_i_1 
       (.I0(ARVALID_Dummy),
        .I1(ARREADY_Dummy),
        .O(E));
  design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_fifo_3 fifo_rreq
       (.ARREADY_Dummy(ARREADY_Dummy),
        .CO(CO),
        .E(if_read),
        .Q(Q),
        .S(fifo_rreq_n_3),
        .SR(SR),
        .\ap_CS_fsm_reg[1] (dout_vld_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .ap_enable_reg_pp0_iter7(ap_enable_reg_pp0_iter7),
        .\fifo_depth_gt1_gen.dout_reg[64] ({rreq_pack,fifo_rreq_n_5,fifo_rreq_n_6,fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66}),
        .\fifo_depth_gt1_gen.dout_reg[64]_0 (fifo_rreq_n_67),
        .\fifo_depth_gt1_gen.full_n_reg_0 (\fifo_depth_gt1_gen.full_n_reg ),
        .gmem_ARREADY(gmem_ARREADY),
        .grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_ARVALID(grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_ARVALID),
        .in(in),
        .tmp_valid_reg(ARVALID_Dummy));
  CARRY4 minusOp_carry
       (.CI(1'b0),
        .CO({NLW_minusOp_carry_CO_UNCONNECTED[3:2],minusOp_carry_n_2,minusOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,rreq_pack,1'b0}),
        .O({NLW_minusOp_carry_O_UNCONNECTED[3],minusOp_carry_n_5,minusOp_carry_n_6,NLW_minusOp_carry_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,fifo_rreq_n_3,1'b1}));
  LUT3 #(
    .INIT(8'hF8)) 
    ready_for_outstanding_i_2
       (.I0(Q[0]),
        .I1(CO),
        .I2(Q[1]),
        .O(\ap_CS_fsm_reg[19] ));
  FDSE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(RBURST_READY_Dummy),
        .S(SR));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_58),
        .Q(D[8]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_57),
        .Q(D[9]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_56),
        .Q(D[10]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_55),
        .Q(D[11]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_54),
        .Q(D[12]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_53),
        .Q(D[13]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_52),
        .Q(D[14]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_51),
        .Q(D[15]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_50),
        .Q(D[16]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_49),
        .Q(D[17]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_48),
        .Q(D[18]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_47),
        .Q(D[19]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_46),
        .Q(D[20]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_45),
        .Q(D[21]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_44),
        .Q(D[22]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_43),
        .Q(D[23]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_42),
        .Q(D[24]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_41),
        .Q(D[25]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_40),
        .Q(D[26]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_39),
        .Q(D[27]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_66),
        .Q(D[0]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_38),
        .Q(D[28]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_37),
        .Q(D[29]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_36),
        .Q(D[30]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_35),
        .Q(D[31]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_34),
        .Q(D[32]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_33),
        .Q(D[33]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_32),
        .Q(D[34]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_31),
        .Q(D[35]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_30),
        .Q(D[36]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_29),
        .Q(D[37]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_65),
        .Q(D[1]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_28),
        .Q(D[38]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_27),
        .Q(D[39]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_26),
        .Q(D[40]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_25),
        .Q(D[41]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_24),
        .Q(D[42]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_23),
        .Q(D[43]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_22),
        .Q(D[44]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_21),
        .Q(D[45]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_20),
        .Q(D[46]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_19),
        .Q(D[47]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_64),
        .Q(D[2]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_18),
        .Q(D[48]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_17),
        .Q(D[49]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_16),
        .Q(D[50]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_15),
        .Q(D[51]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_14),
        .Q(D[52]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_13),
        .Q(D[53]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_12),
        .Q(D[54]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_11),
        .Q(D[55]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_10),
        .Q(D[56]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_9),
        .Q(D[57]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_63),
        .Q(D[3]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_8),
        .Q(D[58]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_7),
        .Q(D[59]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_6),
        .Q(D[60]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_5),
        .Q(D[61]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_62),
        .Q(D[4]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_61),
        .Q(D[5]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_60),
        .Q(D[6]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_59),
        .Q(D[7]),
        .R(SR));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(if_read),
        .D(minusOp_carry_n_6),
        .Q(D[62]),
        .R(SR));
  FDRE \tmp_len_reg[31] 
       (.C(ap_clk),
        .CE(if_read),
        .D(minusOp_carry_n_5),
        .Q(D[63]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_67),
        .Q(ARVALID_Dummy),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_mem" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_mem
   (raddr,
    re,
    CO,
    \fifo_depth_gt1_gen.full_n_reg ,
    dout,
    \fifo_mem_gen.raddr ,
    mem_reg_0,
    Q,
    grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_RREADY,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    \ap_CS_fsm_reg[20] ,
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 ,
    ap_rst_n,
    ap_clk,
    SR,
    mem_reg_4,
    din);
  output [7:0]raddr;
  output re;
  output [0:0]CO;
  output \fifo_depth_gt1_gen.full_n_reg ;
  output [32:0]dout;
  input [7:0]\fifo_mem_gen.raddr ;
  input mem_reg_0;
  input [1:0]Q;
  input grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_RREADY;
  input mem_reg_1;
  input mem_reg_2;
  input [0:0]mem_reg_3;
  input [32:0]\ap_CS_fsm_reg[20] ;
  input [31:0]\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 ;
  input ap_rst_n;
  input ap_clk;
  input [0:0]SR;
  input [7:0]mem_reg_4;
  input [33:0]din;

  wire [0:0]CO;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [32:0]\ap_CS_fsm_reg[20] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [33:0]din;
  wire [32:0]dout;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_10_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_11_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_12_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_13_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_14_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_16_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_16_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_16_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_16_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_17_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_18_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_19_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_20_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_21_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_22_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_23_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_24_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_25_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_25_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_25_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_25_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_26_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_27_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_28_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_29_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_30_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_31_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_32_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_33_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_34_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_35_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_36_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_37_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_38_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_39_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_40_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_41_n_0 ;
  wire [31:0]\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_7_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_7_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_7_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_7_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_8_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_9_n_0 ;
  wire [7:0]\fifo_mem_gen.raddr ;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_RREADY;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire [0:0]mem_reg_3;
  wire [7:0]mem_reg_4;
  wire mem_reg_i_1_n_0;
  wire mem_reg_n_33;
  wire [7:0]raddr;
  wire [7:0]raddr_reg;
  wire \raddr_reg[3]_i_2__0_n_0 ;
  wire \raddr_reg[4]_i_2_n_0 ;
  wire \raddr_reg[5]_i_2_n_0 ;
  wire \raddr_reg[7]_i_2_n_0 ;
  wire \raddr_reg[7]_i_3_n_0 ;
  wire re;
  wire [3:0]\NLW_fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_16_O_UNCONNECTED ;
  wire [3:0]\NLW_fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_25_O_UNCONNECTED ;
  wire [3:1]\NLW_fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_7_O_UNCONNECTED ;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  LUT4 #(
    .INIT(16'h22B2)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_10 
       (.I0(\ap_CS_fsm_reg[20] [27]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [27]),
        .I2(\ap_CS_fsm_reg[20] [26]),
        .I3(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [26]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_11 
       (.I0(\ap_CS_fsm_reg[20] [25]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [25]),
        .I2(\ap_CS_fsm_reg[20] [24]),
        .I3(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [24]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_12 
       (.I0(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [31]),
        .I1(\ap_CS_fsm_reg[20] [31]),
        .I2(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [30]),
        .I3(\ap_CS_fsm_reg[20] [30]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_13 
       (.I0(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [29]),
        .I1(\ap_CS_fsm_reg[20] [29]),
        .I2(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [28]),
        .I3(\ap_CS_fsm_reg[20] [28]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_14 
       (.I0(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [27]),
        .I1(\ap_CS_fsm_reg[20] [27]),
        .I2(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [26]),
        .I3(\ap_CS_fsm_reg[20] [26]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_15 
       (.I0(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [25]),
        .I1(\ap_CS_fsm_reg[20] [25]),
        .I2(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [24]),
        .I3(\ap_CS_fsm_reg[20] [24]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_15_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_16 
       (.CI(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_25_n_0 ),
        .CO({\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_16_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_16_n_1 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_16_n_2 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_26_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_27_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_28_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_29_n_0 }),
        .O(\NLW_fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_16_O_UNCONNECTED [3:0]),
        .S({\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_30_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_31_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_32_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_33_n_0 }));
  LUT4 #(
    .INIT(16'h22B2)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_17 
       (.I0(\ap_CS_fsm_reg[20] [23]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [23]),
        .I2(\ap_CS_fsm_reg[20] [22]),
        .I3(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [22]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_18 
       (.I0(\ap_CS_fsm_reg[20] [21]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [21]),
        .I2(\ap_CS_fsm_reg[20] [20]),
        .I3(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [20]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_19 
       (.I0(\ap_CS_fsm_reg[20] [19]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [19]),
        .I2(\ap_CS_fsm_reg[20] [18]),
        .I3(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [18]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_20 
       (.I0(\ap_CS_fsm_reg[20] [17]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [17]),
        .I2(\ap_CS_fsm_reg[20] [16]),
        .I3(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [16]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_21 
       (.I0(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [23]),
        .I1(\ap_CS_fsm_reg[20] [23]),
        .I2(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [22]),
        .I3(\ap_CS_fsm_reg[20] [22]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_22 
       (.I0(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [21]),
        .I1(\ap_CS_fsm_reg[20] [21]),
        .I2(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [20]),
        .I3(\ap_CS_fsm_reg[20] [20]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_23 
       (.I0(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [19]),
        .I1(\ap_CS_fsm_reg[20] [19]),
        .I2(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [18]),
        .I3(\ap_CS_fsm_reg[20] [18]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_24 
       (.I0(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [17]),
        .I1(\ap_CS_fsm_reg[20] [17]),
        .I2(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [16]),
        .I3(\ap_CS_fsm_reg[20] [16]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_24_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_25 
       (.CI(1'b0),
        .CO({\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_25_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_25_n_1 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_25_n_2 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_34_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_35_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_36_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_37_n_0 }),
        .O(\NLW_fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_25_O_UNCONNECTED [3:0]),
        .S({\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_38_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_39_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_40_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_41_n_0 }));
  LUT4 #(
    .INIT(16'h22B2)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_26 
       (.I0(\ap_CS_fsm_reg[20] [15]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [15]),
        .I2(\ap_CS_fsm_reg[20] [14]),
        .I3(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [14]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_27 
       (.I0(\ap_CS_fsm_reg[20] [13]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [13]),
        .I2(\ap_CS_fsm_reg[20] [12]),
        .I3(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [12]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_28 
       (.I0(\ap_CS_fsm_reg[20] [11]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [11]),
        .I2(\ap_CS_fsm_reg[20] [10]),
        .I3(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [10]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_29 
       (.I0(\ap_CS_fsm_reg[20] [9]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [9]),
        .I2(\ap_CS_fsm_reg[20] [8]),
        .I3(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [8]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_30 
       (.I0(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [15]),
        .I1(\ap_CS_fsm_reg[20] [15]),
        .I2(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [14]),
        .I3(\ap_CS_fsm_reg[20] [14]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_31 
       (.I0(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [13]),
        .I1(\ap_CS_fsm_reg[20] [13]),
        .I2(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [12]),
        .I3(\ap_CS_fsm_reg[20] [12]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_32 
       (.I0(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [11]),
        .I1(\ap_CS_fsm_reg[20] [11]),
        .I2(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [10]),
        .I3(\ap_CS_fsm_reg[20] [10]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_33 
       (.I0(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [9]),
        .I1(\ap_CS_fsm_reg[20] [9]),
        .I2(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [8]),
        .I3(\ap_CS_fsm_reg[20] [8]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_34 
       (.I0(\ap_CS_fsm_reg[20] [7]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [7]),
        .I2(\ap_CS_fsm_reg[20] [6]),
        .I3(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [6]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_35 
       (.I0(\ap_CS_fsm_reg[20] [5]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [5]),
        .I2(\ap_CS_fsm_reg[20] [4]),
        .I3(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [4]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_36 
       (.I0(\ap_CS_fsm_reg[20] [3]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [3]),
        .I2(\ap_CS_fsm_reg[20] [2]),
        .I3(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [2]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_37 
       (.I0(\ap_CS_fsm_reg[20] [1]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [1]),
        .I2(\ap_CS_fsm_reg[20] [0]),
        .I3(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [0]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_38 
       (.I0(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [7]),
        .I1(\ap_CS_fsm_reg[20] [7]),
        .I2(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [6]),
        .I3(\ap_CS_fsm_reg[20] [6]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_39 
       (.I0(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [5]),
        .I1(\ap_CS_fsm_reg[20] [5]),
        .I2(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [4]),
        .I3(\ap_CS_fsm_reg[20] [4]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_39_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_4 
       (.CI(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_n_0 ),
        .CO({\NLW_fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_4_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_CS_fsm_reg[20] [32]}));
  LUT4 #(
    .INIT(16'h9009)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_40 
       (.I0(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [3]),
        .I1(\ap_CS_fsm_reg[20] [3]),
        .I2(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [2]),
        .I3(\ap_CS_fsm_reg[20] [2]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_41 
       (.I0(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [1]),
        .I1(\ap_CS_fsm_reg[20] [1]),
        .I2(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [0]),
        .I3(\ap_CS_fsm_reg[20] [0]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_41_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6 
       (.CI(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_7_n_0 ),
        .CO({\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_n_1 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_n_2 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_8_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_9_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_10_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_11_n_0 }),
        .O(\NLW_fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_O_UNCONNECTED [3:0]),
        .S({\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_12_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_13_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_14_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_15_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_7 
       (.CI(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_16_n_0 ),
        .CO({\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_7_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_7_n_1 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_7_n_2 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_17_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_18_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_19_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_20_n_0 }),
        .O(\NLW_fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_7_O_UNCONNECTED [3:0]),
        .S({\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_21_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_22_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_23_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_24_n_0 }));
  LUT4 #(
    .INIT(16'h22B2)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_8 
       (.I0(\ap_CS_fsm_reg[20] [31]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [31]),
        .I2(\ap_CS_fsm_reg[20] [30]),
        .I3(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [30]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_9 
       (.I0(\ap_CS_fsm_reg[20] [29]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [29]),
        .I2(\ap_CS_fsm_reg[20] [28]),
        .I3(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6_0 [28]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_9_n_0 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8670" *) 
  (* RTL_RAM_NAME = "U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,mem_reg_4,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP(din[33:32]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP({dout[32],mem_reg_n_33}),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_i_1_n_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({\fifo_depth_gt1_gen.full_n_reg ,\fifo_depth_gt1_gen.full_n_reg ,\fifo_depth_gt1_gen.full_n_reg ,\fifo_depth_gt1_gen.full_n_reg }));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_1
       (.I0(re),
        .I1(ap_rst_n),
        .O(mem_reg_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3
       (.I0(mem_reg_2),
        .I1(mem_reg_3),
        .O(\fifo_depth_gt1_gen.full_n_reg ));
  LUT6 #(
    .INIT(64'hFDDD555500000000)) 
    mem_reg_i_4
       (.I0(mem_reg_0),
        .I1(Q[1]),
        .I2(CO),
        .I3(Q[0]),
        .I4(grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_RREADY),
        .I5(mem_reg_1),
        .O(re));
  LUT6 #(
    .INIT(64'h6666666626666666)) 
    \raddr_reg[0]_i_1 
       (.I0(\fifo_mem_gen.raddr [0]),
        .I1(re),
        .I2(\fifo_mem_gen.raddr [3]),
        .I3(\fifo_mem_gen.raddr [2]),
        .I4(\fifo_mem_gen.raddr [1]),
        .I5(\raddr_reg[3]_i_2__0_n_0 ),
        .O(raddr[0]));
  LUT6 #(
    .INIT(64'h383C3C3CCCCCCCCC)) 
    \raddr_reg[1]_i_1 
       (.I0(\raddr_reg[3]_i_2__0_n_0 ),
        .I1(\fifo_mem_gen.raddr [1]),
        .I2(\fifo_mem_gen.raddr [0]),
        .I3(\fifo_mem_gen.raddr [2]),
        .I4(\fifo_mem_gen.raddr [3]),
        .I5(re),
        .O(raddr[1]));
  LUT6 #(
    .INIT(64'h3BC03FC0FF00FF00)) 
    \raddr_reg[2]_i_1 
       (.I0(\raddr_reg[3]_i_2__0_n_0 ),
        .I1(\fifo_mem_gen.raddr [1]),
        .I2(\fifo_mem_gen.raddr [0]),
        .I3(\fifo_mem_gen.raddr [2]),
        .I4(\fifo_mem_gen.raddr [3]),
        .I5(re),
        .O(raddr[2]));
  LUT6 #(
    .INIT(64'h3BFFC000FFFF0000)) 
    \raddr_reg[3]_i_1 
       (.I0(\raddr_reg[3]_i_2__0_n_0 ),
        .I1(\fifo_mem_gen.raddr [1]),
        .I2(\fifo_mem_gen.raddr [0]),
        .I3(\fifo_mem_gen.raddr [2]),
        .I4(\fifo_mem_gen.raddr [3]),
        .I5(re),
        .O(raddr[3]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr_reg[3]_i_2__0 
       (.I0(\fifo_mem_gen.raddr [4]),
        .I1(\fifo_mem_gen.raddr [5]),
        .I2(\fifo_mem_gen.raddr [7]),
        .I3(\fifo_mem_gen.raddr [6]),
        .O(\raddr_reg[3]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h38B0)) 
    \raddr_reg[4]_i_1 
       (.I0(\raddr_reg[7]_i_2_n_0 ),
        .I1(re),
        .I2(\fifo_mem_gen.raddr [4]),
        .I3(\raddr_reg[4]_i_2_n_0 ),
        .O(raddr[4]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \raddr_reg[4]_i_2 
       (.I0(\fifo_mem_gen.raddr [3]),
        .I1(\fifo_mem_gen.raddr [1]),
        .I2(\fifo_mem_gen.raddr [0]),
        .I3(\fifo_mem_gen.raddr [2]),
        .O(\raddr_reg[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h38B0)) 
    \raddr_reg[5]_i_1 
       (.I0(\raddr_reg[7]_i_2_n_0 ),
        .I1(re),
        .I2(\fifo_mem_gen.raddr [5]),
        .I3(\raddr_reg[5]_i_2_n_0 ),
        .O(raddr[5]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \raddr_reg[5]_i_2 
       (.I0(\fifo_mem_gen.raddr [4]),
        .I1(\fifo_mem_gen.raddr [2]),
        .I2(\fifo_mem_gen.raddr [0]),
        .I3(\fifo_mem_gen.raddr [1]),
        .I4(\fifo_mem_gen.raddr [3]),
        .O(\raddr_reg[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'h38B0)) 
    \raddr_reg[6]_i_1 
       (.I0(\raddr_reg[7]_i_2_n_0 ),
        .I1(re),
        .I2(\fifo_mem_gen.raddr [6]),
        .I3(\raddr_reg[7]_i_3_n_0 ),
        .O(raddr[6]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'h3BBB8000)) 
    \raddr_reg[7]_i_1 
       (.I0(\raddr_reg[7]_i_2_n_0 ),
        .I1(re),
        .I2(\raddr_reg[7]_i_3_n_0 ),
        .I3(\fifo_mem_gen.raddr [6]),
        .I4(\fifo_mem_gen.raddr [7]),
        .O(raddr[7]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \raddr_reg[7]_i_2 
       (.I0(\fifo_mem_gen.raddr [3]),
        .I1(\fifo_mem_gen.raddr [2]),
        .I2(\fifo_mem_gen.raddr [0]),
        .I3(\fifo_mem_gen.raddr [1]),
        .I4(\raddr_reg[3]_i_2__0_n_0 ),
        .O(\raddr_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \raddr_reg[7]_i_3 
       (.I0(\fifo_mem_gen.raddr [5]),
        .I1(\fifo_mem_gen.raddr [3]),
        .I2(\fifo_mem_gen.raddr [1]),
        .I3(\fifo_mem_gen.raddr [0]),
        .I4(\fifo_mem_gen.raddr [2]),
        .I5(\fifo_mem_gen.raddr [4]),
        .O(\raddr_reg[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[7]),
        .Q(raddr_reg[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_mem" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_mem__parameterized1
   (raddr,
    WEBWE,
    dout,
    \fifo_mem_gen.raddr ,
    re,
    Q,
    mem_reg_0,
    ap_clk,
    mem_reg_1,
    mem_reg_2,
    SR,
    mem_reg_3,
    din);
  output [3:0]raddr;
  output [0:0]WEBWE;
  output [35:0]dout;
  input [3:0]\fifo_mem_gen.raddr ;
  input re;
  input [0:0]Q;
  input mem_reg_0;
  input ap_clk;
  input mem_reg_1;
  input [0:0]mem_reg_2;
  input [0:0]SR;
  input [3:0]mem_reg_3;
  input [31:0]din;

  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [31:0]din;
  wire [35:0]dout;
  wire [3:0]\fifo_mem_gen.raddr ;
  wire mem_reg_0;
  wire mem_reg_1;
  wire [0:0]mem_reg_2;
  wire [3:0]mem_reg_3;
  wire [3:0]raddr;
  wire [3:0]raddr_reg;
  wire re;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-4 {cell *THIS*} {string 4}}" *) 
  (* RTL_RAM_BITS = "540" *) 
  (* RTL_RAM_NAME = "U0/gmem_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "496" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,mem_reg_3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP(dout[33:32]),
        .DOPBDOP(dout[35:34]),
        .ENARDEN(mem_reg_1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(mem_reg_2),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(SR),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3__0
       (.I0(Q),
        .I1(mem_reg_0),
        .O(WEBWE));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'h00FF7F00)) 
    \raddr_reg[0]_i_1__0 
       (.I0(\fifo_mem_gen.raddr [2]),
        .I1(\fifo_mem_gen.raddr [3]),
        .I2(\fifo_mem_gen.raddr [1]),
        .I3(re),
        .I4(\fifo_mem_gen.raddr [0]),
        .O(raddr[0]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'h15FFAA00)) 
    \raddr_reg[1]_i_1__0 
       (.I0(\fifo_mem_gen.raddr [0]),
        .I1(\fifo_mem_gen.raddr [3]),
        .I2(\fifo_mem_gen.raddr [2]),
        .I3(re),
        .I4(\fifo_mem_gen.raddr [1]),
        .O(raddr[1]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'h37FF8800)) 
    \raddr_reg[2]_i_1__0 
       (.I0(\fifo_mem_gen.raddr [0]),
        .I1(\fifo_mem_gen.raddr [1]),
        .I2(\fifo_mem_gen.raddr [3]),
        .I3(re),
        .I4(\fifo_mem_gen.raddr [2]),
        .O(raddr[2]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'h3FFF8000)) 
    \raddr_reg[3]_i_1__0 
       (.I0(\fifo_mem_gen.raddr [0]),
        .I1(\fifo_mem_gen.raddr [1]),
        .I2(\fifo_mem_gen.raddr [2]),
        .I3(re),
        .I4(\fifo_mem_gen.raddr [3]),
        .O(raddr[3]));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_read" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_read
   (ARREADY_Dummy,
    s_ready_t_reg,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    Q,
    \state_reg[0] ,
    din,
    m_axi_gmem_ARADDR,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    ap_clk,
    SR,
    we,
    RREADY_Dummy,
    ARVALID_Dummy,
    RBURST_READY_Dummy,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RVALID,
    D,
    \data_p2_reg[32] ,
    ap_rst_n,
    E);
  output ARREADY_Dummy;
  output s_ready_t_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output [32:0]Q;
  output [0:0]\state_reg[0] ;
  output [0:0]din;
  output [61:0]m_axi_gmem_ARADDR;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  input ap_clk;
  input [0:0]SR;
  input we;
  input RREADY_Dummy;
  input ARVALID_Dummy;
  input RBURST_READY_Dummy;
  input m_axi_gmem_ARREADY;
  input m_axi_gmem_RVALID;
  input [63:0]D;
  input [32:0]\data_p2_reg[32] ;
  input ap_rst_n;
  input [0:0]E;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [63:0]D;
  wire [0:0]E;
  wire [32:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:2]araddr_tmp;
  wire [9:0]beat_len;
  wire burst_valid;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.araddr_buf[63]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.last_loop__10 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [63:2]data1;
  wire [32:0]\data_p2_reg[32] ;
  wire [0:0]din;
  wire \end_addr[13]_i_2_n_0 ;
  wire \end_addr[13]_i_3_n_0 ;
  wire \end_addr[13]_i_4_n_0 ;
  wire \end_addr[13]_i_5_n_0 ;
  wire \end_addr[17]_i_2_n_0 ;
  wire \end_addr[17]_i_3_n_0 ;
  wire \end_addr[17]_i_4_n_0 ;
  wire \end_addr[17]_i_5_n_0 ;
  wire \end_addr[21]_i_2_n_0 ;
  wire \end_addr[21]_i_3_n_0 ;
  wire \end_addr[21]_i_4_n_0 ;
  wire \end_addr[21]_i_5_n_0 ;
  wire \end_addr[25]_i_2_n_0 ;
  wire \end_addr[25]_i_3_n_0 ;
  wire \end_addr[25]_i_4_n_0 ;
  wire \end_addr[25]_i_5_n_0 ;
  wire \end_addr[29]_i_2_n_0 ;
  wire \end_addr[29]_i_3_n_0 ;
  wire \end_addr[29]_i_4_n_0 ;
  wire \end_addr[29]_i_5_n_0 ;
  wire \end_addr[33]_i_2_n_0 ;
  wire \end_addr[33]_i_3_n_0 ;
  wire \end_addr[5]_i_2_n_0 ;
  wire \end_addr[5]_i_3_n_0 ;
  wire \end_addr[5]_i_4_n_0 ;
  wire \end_addr[5]_i_5_n_0 ;
  wire \end_addr[9]_i_2_n_0 ;
  wire \end_addr[9]_i_3_n_0 ;
  wire \end_addr[9]_i_4_n_0 ;
  wire \end_addr[9]_i_5_n_0 ;
  wire \end_addr_reg_n_0_[10] ;
  wire \end_addr_reg_n_0_[11] ;
  wire \end_addr_reg_n_0_[2] ;
  wire \end_addr_reg_n_0_[3] ;
  wire \end_addr_reg_n_0_[4] ;
  wire \end_addr_reg_n_0_[5] ;
  wire \end_addr_reg_n_0_[6] ;
  wire \end_addr_reg_n_0_[7] ;
  wire \end_addr_reg_n_0_[8] ;
  wire \end_addr_reg_n_0_[9] ;
  wire fifo_burst_n_0;
  wire fifo_burst_n_3;
  wire fifo_burst_n_4;
  wire fifo_rctl_n_1;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_5;
  wire fifo_rctl_n_6;
  wire fifo_rctl_n_7;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_9;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_0;
  wire first_sect_carry__0_i_2_n_0;
  wire first_sect_carry__0_i_3_n_0;
  wire first_sect_carry__0_i_4_n_0;
  wire first_sect_carry__0_n_0;
  wire first_sect_carry__0_n_1;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__1_i_1_n_0;
  wire first_sect_carry__1_i_2_n_0;
  wire first_sect_carry__1_i_3_n_0;
  wire first_sect_carry__1_i_4_n_0;
  wire first_sect_carry__1_n_0;
  wire first_sect_carry__1_n_1;
  wire first_sect_carry__1_n_2;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__2_i_1_n_0;
  wire first_sect_carry__2_i_2_n_0;
  wire first_sect_carry__2_i_3_n_0;
  wire first_sect_carry__2_i_4_n_0;
  wire first_sect_carry__2_n_0;
  wire first_sect_carry__2_n_1;
  wire first_sect_carry__2_n_2;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__3_i_1_n_0;
  wire first_sect_carry__3_i_2_n_0;
  wire first_sect_carry__3_n_3;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire if_full_n;
  wire last_sect;
  wire last_sect_buf_reg_n_0;
  wire last_sect_carry__0_i_1_n_0;
  wire last_sect_carry__0_i_2_n_0;
  wire last_sect_carry__0_i_3_n_0;
  wire last_sect_carry__0_i_4_n_0;
  wire last_sect_carry__0_n_0;
  wire last_sect_carry__0_n_1;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__1_i_1_n_0;
  wire last_sect_carry__1_i_2_n_0;
  wire last_sect_carry__1_i_3_n_0;
  wire last_sect_carry__1_i_4_n_0;
  wire last_sect_carry__1_n_0;
  wire last_sect_carry__1_n_1;
  wire last_sect_carry__1_n_2;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__2_i_1_n_0;
  wire last_sect_carry__2_i_2_n_0;
  wire last_sect_carry__2_i_3_n_0;
  wire last_sect_carry__2_i_4_n_0;
  wire last_sect_carry__2_n_0;
  wire last_sect_carry__2_n_1;
  wire last_sect_carry__2_n_2;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__3_n_3;
  wire last_sect_carry_i_1_n_0;
  wire last_sect_carry_i_2_n_0;
  wire last_sect_carry_i_3_n_0;
  wire last_sect_carry_i_4_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire [61:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_RVALID;
  wire m_ready;
  wire [51:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire p_16_in;
  wire p_17_in;
  wire [2:2]p_1_in;
  wire [5:0]plusOp;
  wire [51:1]plusOp_0;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__10_n_0;
  wire plusOp_carry__10_n_1;
  wire plusOp_carry__10_n_2;
  wire plusOp_carry__10_n_3;
  wire plusOp_carry__11_n_2;
  wire plusOp_carry__11_n_3;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__2_n_1;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__3_n_0;
  wire plusOp_carry__3_n_1;
  wire plusOp_carry__3_n_2;
  wire plusOp_carry__3_n_3;
  wire plusOp_carry__4_n_0;
  wire plusOp_carry__4_n_1;
  wire plusOp_carry__4_n_2;
  wire plusOp_carry__4_n_3;
  wire plusOp_carry__5_n_0;
  wire plusOp_carry__5_n_1;
  wire plusOp_carry__5_n_2;
  wire plusOp_carry__5_n_3;
  wire plusOp_carry__6_n_0;
  wire plusOp_carry__6_n_1;
  wire plusOp_carry__6_n_2;
  wire plusOp_carry__6_n_3;
  wire plusOp_carry__7_n_0;
  wire plusOp_carry__7_n_1;
  wire plusOp_carry__7_n_2;
  wire plusOp_carry__7_n_3;
  wire plusOp_carry__8_n_0;
  wire plusOp_carry__8_n_1;
  wire plusOp_carry__8_n_2;
  wire plusOp_carry__8_n_3;
  wire plusOp_carry__9_n_0;
  wire plusOp_carry__9_n_1;
  wire plusOp_carry__9_n_2;
  wire plusOp_carry__9_n_3;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire re;
  wire rreq_handling_reg_n_0;
  wire rreq_valid;
  wire rs_rreq_n_10;
  wire rs_rreq_n_100;
  wire rs_rreq_n_101;
  wire rs_rreq_n_102;
  wire rs_rreq_n_103;
  wire rs_rreq_n_104;
  wire rs_rreq_n_105;
  wire rs_rreq_n_106;
  wire rs_rreq_n_107;
  wire rs_rreq_n_108;
  wire rs_rreq_n_109;
  wire rs_rreq_n_11;
  wire rs_rreq_n_110;
  wire rs_rreq_n_111;
  wire rs_rreq_n_112;
  wire rs_rreq_n_113;
  wire rs_rreq_n_114;
  wire rs_rreq_n_115;
  wire rs_rreq_n_116;
  wire rs_rreq_n_117;
  wire rs_rreq_n_118;
  wire rs_rreq_n_119;
  wire rs_rreq_n_12;
  wire rs_rreq_n_120;
  wire rs_rreq_n_121;
  wire rs_rreq_n_122;
  wire rs_rreq_n_123;
  wire rs_rreq_n_124;
  wire rs_rreq_n_125;
  wire rs_rreq_n_126;
  wire rs_rreq_n_127;
  wire rs_rreq_n_128;
  wire rs_rreq_n_129;
  wire rs_rreq_n_13;
  wire rs_rreq_n_130;
  wire rs_rreq_n_131;
  wire rs_rreq_n_132;
  wire rs_rreq_n_133;
  wire rs_rreq_n_134;
  wire rs_rreq_n_135;
  wire rs_rreq_n_136;
  wire rs_rreq_n_137;
  wire rs_rreq_n_138;
  wire rs_rreq_n_139;
  wire rs_rreq_n_14;
  wire rs_rreq_n_140;
  wire rs_rreq_n_141;
  wire rs_rreq_n_142;
  wire rs_rreq_n_143;
  wire rs_rreq_n_144;
  wire rs_rreq_n_145;
  wire rs_rreq_n_146;
  wire rs_rreq_n_147;
  wire rs_rreq_n_148;
  wire rs_rreq_n_149;
  wire rs_rreq_n_15;
  wire rs_rreq_n_150;
  wire rs_rreq_n_151;
  wire rs_rreq_n_152;
  wire rs_rreq_n_153;
  wire rs_rreq_n_154;
  wire rs_rreq_n_155;
  wire rs_rreq_n_156;
  wire rs_rreq_n_157;
  wire rs_rreq_n_158;
  wire rs_rreq_n_159;
  wire rs_rreq_n_16;
  wire rs_rreq_n_160;
  wire rs_rreq_n_161;
  wire rs_rreq_n_162;
  wire rs_rreq_n_163;
  wire rs_rreq_n_164;
  wire rs_rreq_n_165;
  wire rs_rreq_n_166;
  wire rs_rreq_n_167;
  wire rs_rreq_n_168;
  wire rs_rreq_n_169;
  wire rs_rreq_n_17;
  wire rs_rreq_n_170;
  wire rs_rreq_n_171;
  wire rs_rreq_n_172;
  wire rs_rreq_n_173;
  wire rs_rreq_n_174;
  wire rs_rreq_n_175;
  wire rs_rreq_n_176;
  wire rs_rreq_n_177;
  wire rs_rreq_n_178;
  wire rs_rreq_n_179;
  wire rs_rreq_n_18;
  wire rs_rreq_n_180;
  wire rs_rreq_n_181;
  wire rs_rreq_n_19;
  wire rs_rreq_n_2;
  wire rs_rreq_n_20;
  wire rs_rreq_n_21;
  wire rs_rreq_n_22;
  wire rs_rreq_n_23;
  wire rs_rreq_n_24;
  wire rs_rreq_n_25;
  wire rs_rreq_n_26;
  wire rs_rreq_n_27;
  wire rs_rreq_n_28;
  wire rs_rreq_n_29;
  wire rs_rreq_n_3;
  wire rs_rreq_n_30;
  wire rs_rreq_n_31;
  wire rs_rreq_n_32;
  wire rs_rreq_n_33;
  wire rs_rreq_n_34;
  wire rs_rreq_n_35;
  wire rs_rreq_n_36;
  wire rs_rreq_n_37;
  wire rs_rreq_n_38;
  wire rs_rreq_n_39;
  wire rs_rreq_n_4;
  wire rs_rreq_n_40;
  wire rs_rreq_n_41;
  wire rs_rreq_n_42;
  wire rs_rreq_n_43;
  wire rs_rreq_n_44;
  wire rs_rreq_n_45;
  wire rs_rreq_n_46;
  wire rs_rreq_n_47;
  wire rs_rreq_n_48;
  wire rs_rreq_n_49;
  wire rs_rreq_n_5;
  wire rs_rreq_n_50;
  wire rs_rreq_n_51;
  wire rs_rreq_n_52;
  wire rs_rreq_n_53;
  wire rs_rreq_n_54;
  wire rs_rreq_n_56;
  wire rs_rreq_n_57;
  wire rs_rreq_n_58;
  wire rs_rreq_n_59;
  wire rs_rreq_n_6;
  wire rs_rreq_n_60;
  wire rs_rreq_n_61;
  wire rs_rreq_n_62;
  wire rs_rreq_n_63;
  wire rs_rreq_n_64;
  wire rs_rreq_n_65;
  wire rs_rreq_n_66;
  wire rs_rreq_n_67;
  wire rs_rreq_n_68;
  wire rs_rreq_n_69;
  wire rs_rreq_n_7;
  wire rs_rreq_n_70;
  wire rs_rreq_n_71;
  wire rs_rreq_n_72;
  wire rs_rreq_n_73;
  wire rs_rreq_n_74;
  wire rs_rreq_n_75;
  wire rs_rreq_n_76;
  wire rs_rreq_n_77;
  wire rs_rreq_n_78;
  wire rs_rreq_n_79;
  wire rs_rreq_n_8;
  wire rs_rreq_n_80;
  wire rs_rreq_n_81;
  wire rs_rreq_n_82;
  wire rs_rreq_n_83;
  wire rs_rreq_n_84;
  wire rs_rreq_n_85;
  wire rs_rreq_n_86;
  wire rs_rreq_n_87;
  wire rs_rreq_n_88;
  wire rs_rreq_n_89;
  wire rs_rreq_n_9;
  wire rs_rreq_n_90;
  wire rs_rreq_n_91;
  wire rs_rreq_n_92;
  wire rs_rreq_n_93;
  wire rs_rreq_n_94;
  wire rs_rreq_n_95;
  wire rs_rreq_n_96;
  wire rs_rreq_n_97;
  wire rs_rreq_n_98;
  wire rs_rreq_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[32] ;
  wire \sect_addr_buf_reg_n_0_[33] ;
  wire \sect_addr_buf_reg_n_0_[34] ;
  wire \sect_addr_buf_reg_n_0_[35] ;
  wire \sect_addr_buf_reg_n_0_[36] ;
  wire \sect_addr_buf_reg_n_0_[37] ;
  wire \sect_addr_buf_reg_n_0_[38] ;
  wire \sect_addr_buf_reg_n_0_[39] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[40] ;
  wire \sect_addr_buf_reg_n_0_[41] ;
  wire \sect_addr_buf_reg_n_0_[42] ;
  wire \sect_addr_buf_reg_n_0_[43] ;
  wire \sect_addr_buf_reg_n_0_[44] ;
  wire \sect_addr_buf_reg_n_0_[45] ;
  wire \sect_addr_buf_reg_n_0_[46] ;
  wire \sect_addr_buf_reg_n_0_[47] ;
  wire \sect_addr_buf_reg_n_0_[48] ;
  wire \sect_addr_buf_reg_n_0_[49] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[50] ;
  wire \sect_addr_buf_reg_n_0_[51] ;
  wire \sect_addr_buf_reg_n_0_[52] ;
  wire \sect_addr_buf_reg_n_0_[53] ;
  wire \sect_addr_buf_reg_n_0_[54] ;
  wire \sect_addr_buf_reg_n_0_[55] ;
  wire \sect_addr_buf_reg_n_0_[56] ;
  wire \sect_addr_buf_reg_n_0_[57] ;
  wire \sect_addr_buf_reg_n_0_[58] ;
  wire \sect_addr_buf_reg_n_0_[59] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[60] ;
  wire \sect_addr_buf_reg_n_0_[61] ;
  wire \sect_addr_buf_reg_n_0_[62] ;
  wire \sect_addr_buf_reg_n_0_[63] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[20] ;
  wire \sect_cnt_reg_n_0_[21] ;
  wire \sect_cnt_reg_n_0_[22] ;
  wire \sect_cnt_reg_n_0_[23] ;
  wire \sect_cnt_reg_n_0_[24] ;
  wire \sect_cnt_reg_n_0_[25] ;
  wire \sect_cnt_reg_n_0_[26] ;
  wire \sect_cnt_reg_n_0_[27] ;
  wire \sect_cnt_reg_n_0_[28] ;
  wire \sect_cnt_reg_n_0_[29] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[30] ;
  wire \sect_cnt_reg_n_0_[31] ;
  wire \sect_cnt_reg_n_0_[32] ;
  wire \sect_cnt_reg_n_0_[33] ;
  wire \sect_cnt_reg_n_0_[34] ;
  wire \sect_cnt_reg_n_0_[35] ;
  wire \sect_cnt_reg_n_0_[36] ;
  wire \sect_cnt_reg_n_0_[37] ;
  wire \sect_cnt_reg_n_0_[38] ;
  wire \sect_cnt_reg_n_0_[39] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[40] ;
  wire \sect_cnt_reg_n_0_[41] ;
  wire \sect_cnt_reg_n_0_[42] ;
  wire \sect_cnt_reg_n_0_[43] ;
  wire \sect_cnt_reg_n_0_[44] ;
  wire \sect_cnt_reg_n_0_[45] ;
  wire \sect_cnt_reg_n_0_[46] ;
  wire \sect_cnt_reg_n_0_[47] ;
  wire \sect_cnt_reg_n_0_[48] ;
  wire \sect_cnt_reg_n_0_[49] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[50] ;
  wire \sect_cnt_reg_n_0_[51] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf[4]_i_1_n_0 ;
  wire \sect_len_buf[5]_i_1_n_0 ;
  wire \sect_len_buf[6]_i_1_n_0 ;
  wire \sect_len_buf[7]_i_1_n_0 ;
  wire \sect_len_buf[8]_i_1_n_0 ;
  wire \sect_len_buf[9]_i_2_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [0:0]\state_reg[0] ;
  wire we;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_plusOp_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__11_O_UNCONNECTED;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(p_1_in),
        .Q(beat_len[0]),
        .R(SR));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_54),
        .Q(beat_len[9]),
        .R(SR));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_5),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[32] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[32]),
        .O(araddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[33] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[33]),
        .O(araddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[34] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[34]),
        .O(araddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[35] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[35]),
        .O(araddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[36] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[36]),
        .O(araddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[37] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[37]),
        .O(araddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[38] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[38]),
        .O(araddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[39] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[39]),
        .O(araddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[40] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[40]),
        .O(araddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[41] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[41]),
        .O(araddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[42] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[42]),
        .O(araddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[43] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[43]),
        .O(araddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[44] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[44]),
        .O(araddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[45] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[45]),
        .O(araddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[46] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[46]),
        .O(araddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[47] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[47]),
        .O(araddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[48] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[48]),
        .O(araddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[49] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[49]),
        .O(araddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_gmem_ARADDR[2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_gmem_ARADDR[1]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_gmem_ARADDR[0]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[50] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[50]),
        .O(araddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[51] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[51]),
        .O(araddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[52] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[52]),
        .O(araddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[53] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[53]),
        .O(araddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[54] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[54]),
        .O(araddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[55] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[55]),
        .O(araddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[56] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[56]),
        .O(araddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[57] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[57]),
        .O(araddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[58] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[58]),
        .O(araddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[59] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[59]),
        .O(araddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[60] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[60]),
        .O(araddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[61] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[61]),
        .O(araddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[62] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[62]),
        .O(araddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[63]_i_2 
       (.I0(\sect_addr_buf_reg_n_0_[63] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[63]),
        .O(araddr_tmp[63]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[63]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [5]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem_ARADDR[4]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem_ARADDR[3]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem_ARADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem_ARADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem_ARADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem_ARADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem_ARADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem_ARADDR[29]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[32]),
        .Q(m_axi_gmem_ARADDR[30]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:29]),
        .S(m_axi_gmem_ARADDR[30:27]));
  FDRE \could_multi_bursts.araddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[33]),
        .Q(m_axi_gmem_ARADDR[31]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[34]),
        .Q(m_axi_gmem_ARADDR[32]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[35]),
        .Q(m_axi_gmem_ARADDR[33]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[36]),
        .Q(m_axi_gmem_ARADDR[34]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[36]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[36]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[36:33]),
        .S(m_axi_gmem_ARADDR[34:31]));
  FDRE \could_multi_bursts.araddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[37]),
        .Q(m_axi_gmem_ARADDR[35]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[38]),
        .Q(m_axi_gmem_ARADDR[36]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[39]),
        .Q(m_axi_gmem_ARADDR[37]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[40]),
        .Q(m_axi_gmem_ARADDR[38]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[36]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:37]),
        .S(m_axi_gmem_ARADDR[38:35]));
  FDRE \could_multi_bursts.araddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[41]),
        .Q(m_axi_gmem_ARADDR[39]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[42]),
        .Q(m_axi_gmem_ARADDR[40]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[43]),
        .Q(m_axi_gmem_ARADDR[41]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[44]),
        .Q(m_axi_gmem_ARADDR[42]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[44]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[44]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[44:41]),
        .S(m_axi_gmem_ARADDR[42:39]));
  FDRE \could_multi_bursts.araddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[45]),
        .Q(m_axi_gmem_ARADDR[43]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[46]),
        .Q(m_axi_gmem_ARADDR[44]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[47]),
        .Q(m_axi_gmem_ARADDR[45]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[48]),
        .Q(m_axi_gmem_ARADDR[46]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[44]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:45]),
        .S(m_axi_gmem_ARADDR[46:43]));
  FDRE \could_multi_bursts.araddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[49]),
        .Q(m_axi_gmem_ARADDR[47]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem_ARADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_ARADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_0 ,\could_multi_bursts.araddr_buf[4]_i_4_n_0 ,\could_multi_bursts.araddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[50]),
        .Q(m_axi_gmem_ARADDR[48]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[51]),
        .Q(m_axi_gmem_ARADDR[49]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[52]),
        .Q(m_axi_gmem_ARADDR[50]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[52]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[52]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[52:49]),
        .S(m_axi_gmem_ARADDR[50:47]));
  FDRE \could_multi_bursts.araddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[53]),
        .Q(m_axi_gmem_ARADDR[51]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[54]),
        .Q(m_axi_gmem_ARADDR[52]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[55]),
        .Q(m_axi_gmem_ARADDR[53]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[56]),
        .Q(m_axi_gmem_ARADDR[54]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[52]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:53]),
        .S(m_axi_gmem_ARADDR[54:51]));
  FDRE \could_multi_bursts.araddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[57]),
        .Q(m_axi_gmem_ARADDR[55]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[58]),
        .Q(m_axi_gmem_ARADDR[56]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[59]),
        .Q(m_axi_gmem_ARADDR[57]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[60]),
        .Q(m_axi_gmem_ARADDR[58]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[60]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[60]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[60:57]),
        .S(m_axi_gmem_ARADDR[58:55]));
  FDRE \could_multi_bursts.araddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[61]),
        .Q(m_axi_gmem_ARADDR[59]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[62]),
        .Q(m_axi_gmem_ARADDR[60]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[63]),
        .Q(m_axi_gmem_ARADDR[61]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[63]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[60]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[63]_i_4_n_2 ,\could_multi_bursts.araddr_buf_reg[63]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED [3],data1[63:61]}),
        .S({1'b0,m_axi_gmem_ARADDR[61:59]}));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem_ARADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_0 ,\could_multi_bursts.araddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rctl_n_10),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rctl_n_11),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rctl_n_12),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rctl_n_14),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(plusOp[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(plusOp[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(plusOp[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(plusOp[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(plusOp[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(plusOp[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(plusOp[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_7),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_2 
       (.I0(rs_rreq_n_106),
        .I1(rs_rreq_n_54),
        .O(\end_addr[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_3 
       (.I0(rs_rreq_n_107),
        .I1(rs_rreq_n_54),
        .O(\end_addr[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_4 
       (.I0(rs_rreq_n_108),
        .I1(rs_rreq_n_54),
        .O(\end_addr[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_5 
       (.I0(rs_rreq_n_109),
        .I1(rs_rreq_n_54),
        .O(\end_addr[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_2 
       (.I0(rs_rreq_n_102),
        .I1(rs_rreq_n_54),
        .O(\end_addr[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_3 
       (.I0(rs_rreq_n_103),
        .I1(rs_rreq_n_54),
        .O(\end_addr[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_4 
       (.I0(rs_rreq_n_104),
        .I1(rs_rreq_n_54),
        .O(\end_addr[17]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_5 
       (.I0(rs_rreq_n_105),
        .I1(rs_rreq_n_54),
        .O(\end_addr[17]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_2 
       (.I0(rs_rreq_n_98),
        .I1(rs_rreq_n_54),
        .O(\end_addr[21]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_3 
       (.I0(rs_rreq_n_99),
        .I1(rs_rreq_n_54),
        .O(\end_addr[21]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_4 
       (.I0(rs_rreq_n_100),
        .I1(rs_rreq_n_54),
        .O(\end_addr[21]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_5 
       (.I0(rs_rreq_n_101),
        .I1(rs_rreq_n_54),
        .O(\end_addr[21]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_2 
       (.I0(rs_rreq_n_94),
        .I1(rs_rreq_n_54),
        .O(\end_addr[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_3 
       (.I0(rs_rreq_n_95),
        .I1(rs_rreq_n_54),
        .O(\end_addr[25]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_4 
       (.I0(rs_rreq_n_96),
        .I1(rs_rreq_n_54),
        .O(\end_addr[25]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_5 
       (.I0(rs_rreq_n_97),
        .I1(rs_rreq_n_54),
        .O(\end_addr[25]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_2 
       (.I0(rs_rreq_n_90),
        .I1(rs_rreq_n_54),
        .O(\end_addr[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_3 
       (.I0(rs_rreq_n_91),
        .I1(rs_rreq_n_54),
        .O(\end_addr[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_4 
       (.I0(rs_rreq_n_92),
        .I1(rs_rreq_n_54),
        .O(\end_addr[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_5 
       (.I0(rs_rreq_n_93),
        .I1(rs_rreq_n_54),
        .O(\end_addr[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_2 
       (.I0(rs_rreq_n_88),
        .I1(rs_rreq_n_54),
        .O(\end_addr[33]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_3 
       (.I0(rs_rreq_n_89),
        .I1(rs_rreq_n_54),
        .O(\end_addr[33]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_2 
       (.I0(rs_rreq_n_114),
        .I1(rs_rreq_n_54),
        .O(\end_addr[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_3 
       (.I0(rs_rreq_n_115),
        .I1(rs_rreq_n_54),
        .O(\end_addr[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_4 
       (.I0(rs_rreq_n_116),
        .I1(rs_rreq_n_54),
        .O(\end_addr[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_5 
       (.I0(rs_rreq_n_117),
        .I1(p_1_in),
        .O(\end_addr[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_2 
       (.I0(rs_rreq_n_110),
        .I1(rs_rreq_n_54),
        .O(\end_addr[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_3 
       (.I0(rs_rreq_n_111),
        .I1(rs_rreq_n_54),
        .O(\end_addr[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_4 
       (.I0(rs_rreq_n_112),
        .I1(rs_rreq_n_54),
        .O(\end_addr[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_5 
       (.I0(rs_rreq_n_113),
        .I1(rs_rreq_n_54),
        .O(\end_addr[9]_i_5_n_0 ));
  FDRE \end_addr_reg[10] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_173),
        .Q(\end_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_reg[11] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_172),
        .Q(\end_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_reg[12] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_171),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_reg[13] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_170),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_reg[14] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_169),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_reg[15] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_168),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_reg[16] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_167),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_reg[17] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_166),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_reg[18] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_165),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_reg[19] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_164),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_reg[20] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_163),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_reg[21] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_162),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_reg[22] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_161),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_reg[23] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_160),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_reg[24] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_159),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_reg[25] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_158),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_reg[26] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_157),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_reg[27] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_156),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_reg[28] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_155),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_reg[29] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_154),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_reg[2] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_181),
        .Q(\end_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_reg[30] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_153),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_reg[31] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_152),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_reg[32] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_151),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_reg[33] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_150),
        .Q(p_0_in0_in[21]),
        .R(SR));
  FDRE \end_addr_reg[34] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_149),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_reg[35] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_148),
        .Q(p_0_in0_in[23]),
        .R(SR));
  FDRE \end_addr_reg[36] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_147),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_reg[37] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_146),
        .Q(p_0_in0_in[25]),
        .R(SR));
  FDRE \end_addr_reg[38] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_145),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_reg[39] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_144),
        .Q(p_0_in0_in[27]),
        .R(SR));
  FDRE \end_addr_reg[3] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_180),
        .Q(\end_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_reg[40] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_143),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_reg[41] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_142),
        .Q(p_0_in0_in[29]),
        .R(SR));
  FDRE \end_addr_reg[42] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_141),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_reg[43] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_140),
        .Q(p_0_in0_in[31]),
        .R(SR));
  FDRE \end_addr_reg[44] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_139),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_reg[45] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_138),
        .Q(p_0_in0_in[33]),
        .R(SR));
  FDRE \end_addr_reg[46] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_137),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_reg[47] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_136),
        .Q(p_0_in0_in[35]),
        .R(SR));
  FDRE \end_addr_reg[48] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_135),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_reg[49] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_134),
        .Q(p_0_in0_in[37]),
        .R(SR));
  FDRE \end_addr_reg[4] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_179),
        .Q(\end_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_reg[50] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_133),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_reg[51] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_132),
        .Q(p_0_in0_in[39]),
        .R(SR));
  FDRE \end_addr_reg[52] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_131),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_reg[53] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_130),
        .Q(p_0_in0_in[41]),
        .R(SR));
  FDRE \end_addr_reg[54] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_129),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_reg[55] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_128),
        .Q(p_0_in0_in[43]),
        .R(SR));
  FDRE \end_addr_reg[56] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_127),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_reg[57] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_126),
        .Q(p_0_in0_in[45]),
        .R(SR));
  FDRE \end_addr_reg[58] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_125),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_reg[59] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_124),
        .Q(p_0_in0_in[47]),
        .R(SR));
  FDRE \end_addr_reg[5] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_178),
        .Q(\end_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_reg[60] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_123),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_reg[61] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_122),
        .Q(p_0_in0_in[49]),
        .R(SR));
  FDRE \end_addr_reg[62] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_121),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_reg[63] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_120),
        .Q(p_0_in0_in[51]),
        .R(SR));
  FDRE \end_addr_reg[6] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_177),
        .Q(\end_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_reg[7] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_176),
        .Q(\end_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_reg[8] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_175),
        .Q(\end_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_reg[9] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_174),
        .Q(\end_addr_reg_n_0_[9] ),
        .R(SR));
  design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_fifo__parameterized6_7 fifo_burst
       (.Q(Q[32]),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .burst_valid(burst_valid),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .din(din),
        .dout_vld_reg_0(\state_reg[0] ),
        .\fifo_depth_gt1_gen.dout_reg[0] (last_sect_buf_reg_n_0),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_1 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\fifo_depth_gt1_gen.empty_n_reg_0 (fifo_burst_n_0),
        .if_full_n(if_full_n),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .p_16_in(p_16_in),
        .re(re),
        .\sect_len_buf_reg[5] (fifo_burst_n_4),
        .\sect_len_buf_reg[8] (fifo_burst_n_3),
        .\sect_len_buf_reg[9] ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] }),
        .\sect_len_buf_reg[9]_0 (\could_multi_bursts.loop_cnt_reg ),
        .we(we));
  design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_fifo__parameterized6_8 fifo_rctl
       (.CO(last_sect),
        .E(fifo_rctl_n_1),
        .Q(rreq_valid),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_rctl_n_8),
        .ap_rst_n_1(fifo_rctl_n_9),
        .\could_multi_bursts.ARVALID_Dummy_reg (fifo_rctl_n_5),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\could_multi_bursts.ARVALID_Dummy_reg_1 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.arlen_buf_reg[3] ({\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .if_full_n(if_full_n),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREADY_0(fifo_rctl_n_7),
        .m_axi_gmem_ARREADY_1(fifo_rctl_n_10),
        .m_axi_gmem_ARREADY_2(fifo_rctl_n_11),
        .m_axi_gmem_ARREADY_3(fifo_rctl_n_12),
        .m_axi_gmem_ARREADY_4(fifo_rctl_n_13),
        .m_axi_gmem_ARREADY_5(fifo_rctl_n_14),
        .m_ready(m_ready),
        .p_16_in(p_16_in),
        .p_17_in(p_17_in),
        .rreq_handling_reg(fifo_rctl_n_6),
        .rreq_handling_reg_0(rreq_handling_reg_n_0),
        .\sect_addr_buf_reg[2] (first_sect),
        .\sect_len_buf_reg[9] (fifo_burst_n_3),
        .\sect_len_buf_reg[9]_0 (fifo_burst_n_4));
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0}));
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({first_sect_carry__0_n_0,first_sect_carry__0_n_1,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1_n_0,first_sect_carry__0_i_2_n_0,first_sect_carry__0_i_3_n_0,first_sect_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_0_[22] ),
        .I1(p_0_in[22]),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in[21]),
        .I4(p_0_in[23]),
        .I5(\sect_cnt_reg_n_0_[23] ),
        .O(first_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_0_[19] ),
        .I1(p_0_in[19]),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in[18]),
        .I4(p_0_in[20]),
        .I5(\sect_cnt_reg_n_0_[20] ),
        .O(first_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_0_[16] ),
        .I1(p_0_in[16]),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in[15]),
        .I4(p_0_in[17]),
        .I5(\sect_cnt_reg_n_0_[17] ),
        .O(first_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_0_[13] ),
        .I1(p_0_in[13]),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in[12]),
        .I4(p_0_in[14]),
        .I5(\sect_cnt_reg_n_0_[14] ),
        .O(first_sect_carry__0_i_4_n_0));
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_0),
        .CO({first_sect_carry__1_n_0,first_sect_carry__1_n_1,first_sect_carry__1_n_2,first_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1_n_0,first_sect_carry__1_i_2_n_0,first_sect_carry__1_i_3_n_0,first_sect_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1
       (.I0(\sect_cnt_reg_n_0_[34] ),
        .I1(p_0_in[34]),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in[33]),
        .I4(p_0_in[35]),
        .I5(\sect_cnt_reg_n_0_[35] ),
        .O(first_sect_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_0_[31] ),
        .I1(p_0_in[31]),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in[30]),
        .I4(p_0_in[32]),
        .I5(\sect_cnt_reg_n_0_[32] ),
        .O(first_sect_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3
       (.I0(\sect_cnt_reg_n_0_[28] ),
        .I1(p_0_in[28]),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in[27]),
        .I4(p_0_in[29]),
        .I5(\sect_cnt_reg_n_0_[29] ),
        .O(first_sect_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4
       (.I0(\sect_cnt_reg_n_0_[25] ),
        .I1(p_0_in[25]),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in[24]),
        .I4(p_0_in[26]),
        .I5(\sect_cnt_reg_n_0_[26] ),
        .O(first_sect_carry__1_i_4_n_0));
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_0),
        .CO({first_sect_carry__2_n_0,first_sect_carry__2_n_1,first_sect_carry__2_n_2,first_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1_n_0,first_sect_carry__2_i_2_n_0,first_sect_carry__2_i_3_n_0,first_sect_carry__2_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_0_[46] ),
        .I1(p_0_in[46]),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in[45]),
        .I4(p_0_in[47]),
        .I5(\sect_cnt_reg_n_0_[47] ),
        .O(first_sect_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2
       (.I0(\sect_cnt_reg_n_0_[43] ),
        .I1(p_0_in[43]),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in[42]),
        .I4(p_0_in[44]),
        .I5(\sect_cnt_reg_n_0_[44] ),
        .O(first_sect_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_0_[40] ),
        .I1(p_0_in[40]),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in[39]),
        .I4(p_0_in[41]),
        .I5(\sect_cnt_reg_n_0_[41] ),
        .O(first_sect_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_0_[37] ),
        .I1(p_0_in[37]),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .I3(p_0_in[36]),
        .I4(p_0_in[38]),
        .I5(\sect_cnt_reg_n_0_[38] ),
        .O(first_sect_carry__2_i_4_n_0));
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_0),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1_n_0,first_sect_carry__3_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1
       (.I0(p_0_in[51]),
        .I1(\sect_cnt_reg_n_0_[51] ),
        .O(first_sect_carry__3_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2
       (.I0(\sect_cnt_reg_n_0_[49] ),
        .I1(p_0_in[49]),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .I3(p_0_in[48]),
        .I4(p_0_in[50]),
        .I5(\sect_cnt_reg_n_0_[50] ),
        .O(first_sect_carry__3_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[10] ),
        .I1(p_0_in[10]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in[9]),
        .I4(p_0_in[11]),
        .I5(\sect_cnt_reg_n_0_[11] ),
        .O(first_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_0_[7] ),
        .I1(p_0_in[7]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in[6]),
        .I4(p_0_in[8]),
        .I5(\sect_cnt_reg_n_0_[8] ),
        .O(first_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[4] ),
        .I1(p_0_in[4]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in[3]),
        .I4(p_0_in[5]),
        .I5(\sect_cnt_reg_n_0_[5] ),
        .O(first_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_0_[1] ),
        .I1(p_0_in[1]),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(\sect_cnt_reg_n_0_[2] ),
        .O(first_sect_carry_i_4_n_0));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_17_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_0),
        .R(SR));
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1_n_0,last_sect_carry_i_2_n_0,last_sect_carry_i_3_n_0,last_sect_carry_i_4_n_0}));
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({last_sect_carry__0_n_0,last_sect_carry__0_n_1,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1_n_0,last_sect_carry__0_i_2_n_0,last_sect_carry__0_i_3_n_0,last_sect_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_0_[22] ),
        .I1(p_0_in0_in[22]),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(\sect_cnt_reg_n_0_[23] ),
        .I5(p_0_in0_in[23]),
        .O(last_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_0_[19] ),
        .I1(p_0_in0_in[19]),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in0_in[18]),
        .I4(\sect_cnt_reg_n_0_[20] ),
        .I5(p_0_in0_in[20]),
        .O(last_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_0_[16] ),
        .I1(p_0_in0_in[16]),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in0_in[15]),
        .I4(\sect_cnt_reg_n_0_[17] ),
        .I5(p_0_in0_in[17]),
        .O(last_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_0_[13] ),
        .I1(p_0_in0_in[13]),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(\sect_cnt_reg_n_0_[14] ),
        .I5(p_0_in0_in[14]),
        .O(last_sect_carry__0_i_4_n_0));
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_0),
        .CO({last_sect_carry__1_n_0,last_sect_carry__1_n_1,last_sect_carry__1_n_2,last_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1_n_0,last_sect_carry__1_i_2_n_0,last_sect_carry__1_i_3_n_0,last_sect_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1
       (.I0(\sect_cnt_reg_n_0_[34] ),
        .I1(p_0_in0_in[34]),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in0_in[33]),
        .I4(\sect_cnt_reg_n_0_[35] ),
        .I5(p_0_in0_in[35]),
        .O(last_sect_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_0_[31] ),
        .I1(p_0_in0_in[31]),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(\sect_cnt_reg_n_0_[32] ),
        .I5(p_0_in0_in[32]),
        .O(last_sect_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3
       (.I0(\sect_cnt_reg_n_0_[28] ),
        .I1(p_0_in0_in[28]),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(\sect_cnt_reg_n_0_[29] ),
        .I5(p_0_in0_in[29]),
        .O(last_sect_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4
       (.I0(\sect_cnt_reg_n_0_[25] ),
        .I1(p_0_in0_in[25]),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in0_in[24]),
        .I4(\sect_cnt_reg_n_0_[26] ),
        .I5(p_0_in0_in[26]),
        .O(last_sect_carry__1_i_4_n_0));
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_0),
        .CO({last_sect_carry__2_n_0,last_sect_carry__2_n_1,last_sect_carry__2_n_2,last_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1_n_0,last_sect_carry__2_i_2_n_0,last_sect_carry__2_i_3_n_0,last_sect_carry__2_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_0_[46] ),
        .I1(p_0_in0_in[46]),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(\sect_cnt_reg_n_0_[47] ),
        .I5(p_0_in0_in[47]),
        .O(last_sect_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2
       (.I0(\sect_cnt_reg_n_0_[43] ),
        .I1(p_0_in0_in[43]),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(\sect_cnt_reg_n_0_[44] ),
        .I5(p_0_in0_in[44]),
        .O(last_sect_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_0_[40] ),
        .I1(p_0_in0_in[40]),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in0_in[39]),
        .I4(\sect_cnt_reg_n_0_[41] ),
        .I5(p_0_in0_in[41]),
        .O(last_sect_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_0_[37] ),
        .I1(p_0_in0_in[37]),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .I3(p_0_in0_in[36]),
        .I4(\sect_cnt_reg_n_0_[38] ),
        .I5(p_0_in0_in[38]),
        .O(last_sect_carry__2_i_4_n_0));
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_0),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,rs_rreq_n_118,rs_rreq_n_119}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[10] ),
        .I1(p_0_in0_in[10]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(\sect_cnt_reg_n_0_[11] ),
        .I5(p_0_in0_in[11]),
        .O(last_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_0_[7] ),
        .I1(p_0_in0_in[7]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(\sect_cnt_reg_n_0_[8] ),
        .I5(p_0_in0_in[8]),
        .O(last_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[4] ),
        .I1(p_0_in0_in[4]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(\sect_cnt_reg_n_0_[5] ),
        .I5(p_0_in0_in[5]),
        .O(last_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_0_[1] ),
        .I1(p_0_in0_in[1]),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(\sect_cnt_reg_n_0_[2] ),
        .I5(p_0_in0_in[2]),
        .O(last_sect_carry_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp_0[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp_0[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp_0[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__10
       (.CI(plusOp_carry__9_n_0),
        .CO({plusOp_carry__10_n_0,plusOp_carry__10_n_1,plusOp_carry__10_n_2,plusOp_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp_0[48:45]),
        .S({\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[47] ,\sect_cnt_reg_n_0_[46] ,\sect_cnt_reg_n_0_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__11
       (.CI(plusOp_carry__10_n_0),
        .CO({NLW_plusOp_carry__11_CO_UNCONNECTED[3:2],plusOp_carry__11_n_2,plusOp_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__11_O_UNCONNECTED[3],plusOp_0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,plusOp_carry__2_n_1,plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp_0[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__3
       (.CI(plusOp_carry__2_n_0),
        .CO({plusOp_carry__3_n_0,plusOp_carry__3_n_1,plusOp_carry__3_n_2,plusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp_0[20:17]),
        .S({\sect_cnt_reg_n_0_[20] ,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__4
       (.CI(plusOp_carry__3_n_0),
        .CO({plusOp_carry__4_n_0,plusOp_carry__4_n_1,plusOp_carry__4_n_2,plusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp_0[24:21]),
        .S({\sect_cnt_reg_n_0_[24] ,\sect_cnt_reg_n_0_[23] ,\sect_cnt_reg_n_0_[22] ,\sect_cnt_reg_n_0_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__5
       (.CI(plusOp_carry__4_n_0),
        .CO({plusOp_carry__5_n_0,plusOp_carry__5_n_1,plusOp_carry__5_n_2,plusOp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp_0[28:25]),
        .S({\sect_cnt_reg_n_0_[28] ,\sect_cnt_reg_n_0_[27] ,\sect_cnt_reg_n_0_[26] ,\sect_cnt_reg_n_0_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__6
       (.CI(plusOp_carry__5_n_0),
        .CO({plusOp_carry__6_n_0,plusOp_carry__6_n_1,plusOp_carry__6_n_2,plusOp_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp_0[32:29]),
        .S({\sect_cnt_reg_n_0_[32] ,\sect_cnt_reg_n_0_[31] ,\sect_cnt_reg_n_0_[30] ,\sect_cnt_reg_n_0_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__7
       (.CI(plusOp_carry__6_n_0),
        .CO({plusOp_carry__7_n_0,plusOp_carry__7_n_1,plusOp_carry__7_n_2,plusOp_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp_0[36:33]),
        .S({\sect_cnt_reg_n_0_[36] ,\sect_cnt_reg_n_0_[35] ,\sect_cnt_reg_n_0_[34] ,\sect_cnt_reg_n_0_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__8
       (.CI(plusOp_carry__7_n_0),
        .CO({plusOp_carry__8_n_0,plusOp_carry__8_n_1,plusOp_carry__8_n_2,plusOp_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp_0[40:37]),
        .S({\sect_cnt_reg_n_0_[40] ,\sect_cnt_reg_n_0_[39] ,\sect_cnt_reg_n_0_[38] ,\sect_cnt_reg_n_0_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__9
       (.CI(plusOp_carry__8_n_0),
        .CO({plusOp_carry__9_n_0,plusOp_carry__9_n_1,plusOp_carry__9_n_2,plusOp_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp_0[44:41]),
        .S({\sect_cnt_reg_n_0_[44] ,\sect_cnt_reg_n_0_[43] ,\sect_cnt_reg_n_0_[42] ,\sect_cnt_reg_n_0_[41] }));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_6),
        .Q(rreq_handling_reg_n_0),
        .R(SR));
  design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_reg_slice__parameterized1 rs_rdata
       (.Q(\state_reg[0] ),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .burst_valid(burst_valid),
        .\data_p1_reg[32]_0 (Q),
        .\data_p2_reg[32]_0 (\data_p2_reg[32] ),
        .\fifo_depth_gt1_gen.dout_reg[0] (fifo_burst_n_0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .re(re),
        .s_ready_t_reg_0(s_ready_t_reg));
  design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_reg_slice_9 rs_rreq
       (.ARVALID_Dummy(ARVALID_Dummy),
        .D({rs_rreq_n_2,rs_rreq_n_3,rs_rreq_n_4,rs_rreq_n_5,rs_rreq_n_6,rs_rreq_n_7,rs_rreq_n_8,rs_rreq_n_9,rs_rreq_n_10,rs_rreq_n_11,rs_rreq_n_12,rs_rreq_n_13,rs_rreq_n_14,rs_rreq_n_15,rs_rreq_n_16,rs_rreq_n_17,rs_rreq_n_18,rs_rreq_n_19,rs_rreq_n_20,rs_rreq_n_21,rs_rreq_n_22,rs_rreq_n_23,rs_rreq_n_24,rs_rreq_n_25,rs_rreq_n_26,rs_rreq_n_27,rs_rreq_n_28,rs_rreq_n_29,rs_rreq_n_30,rs_rreq_n_31,rs_rreq_n_32,rs_rreq_n_33,rs_rreq_n_34,rs_rreq_n_35,rs_rreq_n_36,rs_rreq_n_37,rs_rreq_n_38,rs_rreq_n_39,rs_rreq_n_40,rs_rreq_n_41,rs_rreq_n_42,rs_rreq_n_43,rs_rreq_n_44,rs_rreq_n_45,rs_rreq_n_46,rs_rreq_n_47,rs_rreq_n_48,rs_rreq_n_49,rs_rreq_n_50,rs_rreq_n_51,rs_rreq_n_52,rs_rreq_n_53}),
        .E(E),
        .Q(rreq_valid),
        .S({rs_rreq_n_118,rs_rreq_n_119}),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[63]_0 ({rs_rreq_n_120,rs_rreq_n_121,rs_rreq_n_122,rs_rreq_n_123,rs_rreq_n_124,rs_rreq_n_125,rs_rreq_n_126,rs_rreq_n_127,rs_rreq_n_128,rs_rreq_n_129,rs_rreq_n_130,rs_rreq_n_131,rs_rreq_n_132,rs_rreq_n_133,rs_rreq_n_134,rs_rreq_n_135,rs_rreq_n_136,rs_rreq_n_137,rs_rreq_n_138,rs_rreq_n_139,rs_rreq_n_140,rs_rreq_n_141,rs_rreq_n_142,rs_rreq_n_143,rs_rreq_n_144,rs_rreq_n_145,rs_rreq_n_146,rs_rreq_n_147,rs_rreq_n_148,rs_rreq_n_149,rs_rreq_n_150,rs_rreq_n_151,rs_rreq_n_152,rs_rreq_n_153,rs_rreq_n_154,rs_rreq_n_155,rs_rreq_n_156,rs_rreq_n_157,rs_rreq_n_158,rs_rreq_n_159,rs_rreq_n_160,rs_rreq_n_161,rs_rreq_n_162,rs_rreq_n_163,rs_rreq_n_164,rs_rreq_n_165,rs_rreq_n_166,rs_rreq_n_167,rs_rreq_n_168,rs_rreq_n_169,rs_rreq_n_170,rs_rreq_n_171,rs_rreq_n_172,rs_rreq_n_173,rs_rreq_n_174,rs_rreq_n_175,rs_rreq_n_176,rs_rreq_n_177,rs_rreq_n_178,rs_rreq_n_179,rs_rreq_n_180,rs_rreq_n_181}),
        .\data_p1_reg[95]_0 ({rs_rreq_n_54,p_1_in,rs_rreq_n_56,rs_rreq_n_57,rs_rreq_n_58,rs_rreq_n_59,rs_rreq_n_60,rs_rreq_n_61,rs_rreq_n_62,rs_rreq_n_63,rs_rreq_n_64,rs_rreq_n_65,rs_rreq_n_66,rs_rreq_n_67,rs_rreq_n_68,rs_rreq_n_69,rs_rreq_n_70,rs_rreq_n_71,rs_rreq_n_72,rs_rreq_n_73,rs_rreq_n_74,rs_rreq_n_75,rs_rreq_n_76,rs_rreq_n_77,rs_rreq_n_78,rs_rreq_n_79,rs_rreq_n_80,rs_rreq_n_81,rs_rreq_n_82,rs_rreq_n_83,rs_rreq_n_84,rs_rreq_n_85,rs_rreq_n_86,rs_rreq_n_87,rs_rreq_n_88,rs_rreq_n_89,rs_rreq_n_90,rs_rreq_n_91,rs_rreq_n_92,rs_rreq_n_93,rs_rreq_n_94,rs_rreq_n_95,rs_rreq_n_96,rs_rreq_n_97,rs_rreq_n_98,rs_rreq_n_99,rs_rreq_n_100,rs_rreq_n_101,rs_rreq_n_102,rs_rreq_n_103,rs_rreq_n_104,rs_rreq_n_105,rs_rreq_n_106,rs_rreq_n_107,rs_rreq_n_108,rs_rreq_n_109,rs_rreq_n_110,rs_rreq_n_111,rs_rreq_n_112,rs_rreq_n_113,rs_rreq_n_114,rs_rreq_n_115,rs_rreq_n_116,rs_rreq_n_117}),
        .\data_p2_reg[67]_0 (D),
        .\end_addr_reg[13] ({\end_addr[13]_i_2_n_0 ,\end_addr[13]_i_3_n_0 ,\end_addr[13]_i_4_n_0 ,\end_addr[13]_i_5_n_0 }),
        .\end_addr_reg[17] ({\end_addr[17]_i_2_n_0 ,\end_addr[17]_i_3_n_0 ,\end_addr[17]_i_4_n_0 ,\end_addr[17]_i_5_n_0 }),
        .\end_addr_reg[21] ({\end_addr[21]_i_2_n_0 ,\end_addr[21]_i_3_n_0 ,\end_addr[21]_i_4_n_0 ,\end_addr[21]_i_5_n_0 }),
        .\end_addr_reg[25] ({\end_addr[25]_i_2_n_0 ,\end_addr[25]_i_3_n_0 ,\end_addr[25]_i_4_n_0 ,\end_addr[25]_i_5_n_0 }),
        .\end_addr_reg[29] ({\end_addr[29]_i_2_n_0 ,\end_addr[29]_i_3_n_0 ,\end_addr[29]_i_4_n_0 ,\end_addr[29]_i_5_n_0 }),
        .\end_addr_reg[33] ({\end_addr[33]_i_2_n_0 ,\end_addr[33]_i_3_n_0 }),
        .\end_addr_reg[5] ({\end_addr[5]_i_2_n_0 ,\end_addr[5]_i_3_n_0 ,\end_addr[5]_i_4_n_0 ,\end_addr[5]_i_5_n_0 }),
        .\end_addr_reg[9] ({\end_addr[9]_i_2_n_0 ,\end_addr[9]_i_3_n_0 ,\end_addr[9]_i_4_n_0 ,\end_addr[9]_i_5_n_0 }),
        .last_sect_buf_reg({\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] ,\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[0] }),
        .last_sect_buf_reg_0(p_0_in0_in[51:48]),
        .m_ready(m_ready),
        .plusOp_0(plusOp_0),
        .s_ready_t_reg_0(ARREADY_Dummy));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(p_0_in[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(p_0_in[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(p_0_in[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(p_0_in[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(p_0_in[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(p_0_in[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(p_0_in[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(p_0_in[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(p_0_in[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(p_0_in[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(p_0_in[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(p_0_in[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(p_0_in[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(p_0_in[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(p_0_in[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(p_0_in[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(p_0_in[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(p_0_in[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(p_0_in[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(p_0_in[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(p_0_in[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(p_0_in[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(p_0_in[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(p_0_in[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(p_0_in[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(p_0_in[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(p_0_in[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(p_0_in[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(p_0_in[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(p_0_in[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(p_0_in[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1 
       (.I0(p_0_in[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_0_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_0_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_0_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_0_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_0_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_0_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_0_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_0_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_0_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_0_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_0_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_0_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_53),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_43),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_42),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_41),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_40),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_39),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_38),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_37),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_36),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_35),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_34),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_52),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_33),
        .Q(\sect_cnt_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_32),
        .Q(\sect_cnt_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_31),
        .Q(\sect_cnt_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_30),
        .Q(\sect_cnt_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_29),
        .Q(\sect_cnt_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_28),
        .Q(\sect_cnt_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_27),
        .Q(\sect_cnt_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_26),
        .Q(\sect_cnt_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_25),
        .Q(\sect_cnt_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_24),
        .Q(\sect_cnt_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_51),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_23),
        .Q(\sect_cnt_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_22),
        .Q(\sect_cnt_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_21),
        .Q(\sect_cnt_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_20),
        .Q(\sect_cnt_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_19),
        .Q(\sect_cnt_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_18),
        .Q(\sect_cnt_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_17),
        .Q(\sect_cnt_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_16),
        .Q(\sect_cnt_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_15),
        .Q(\sect_cnt_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_14),
        .Q(\sect_cnt_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_50),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_13),
        .Q(\sect_cnt_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_12),
        .Q(\sect_cnt_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_11),
        .Q(\sect_cnt_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_10),
        .Q(\sect_cnt_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_9),
        .Q(\sect_cnt_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_8),
        .Q(\sect_cnt_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_7),
        .Q(\sect_cnt_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_6),
        .Q(\sect_cnt_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_5),
        .Q(\sect_cnt_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_4),
        .Q(\sect_cnt_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_49),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_3),
        .Q(\sect_cnt_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_2),
        .Q(\sect_cnt_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_48),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_47),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_46),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_45),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_44),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len[0]),
        .I1(\start_addr_reg_n_0_[2] ),
        .I2(\end_addr_reg_n_0_[2] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[1]_i_1 
       (.I0(\start_addr_reg_n_0_[3] ),
        .I1(\end_addr_reg_n_0_[3] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[2]_i_1 
       (.I0(\start_addr_reg_n_0_[4] ),
        .I1(\end_addr_reg_n_0_[4] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[3]_i_1 
       (.I0(\start_addr_reg_n_0_[5] ),
        .I1(\end_addr_reg_n_0_[5] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[4]_i_1 
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\end_addr_reg_n_0_[6] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[5]_i_1 
       (.I0(\start_addr_reg_n_0_[7] ),
        .I1(\end_addr_reg_n_0_[7] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[6]_i_1 
       (.I0(\start_addr_reg_n_0_[8] ),
        .I1(\end_addr_reg_n_0_[8] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[7]_i_1 
       (.I0(\start_addr_reg_n_0_[9] ),
        .I1(\end_addr_reg_n_0_[9] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[8]_i_1 
       (.I0(\start_addr_reg_n_0_[10] ),
        .I1(\end_addr_reg_n_0_[10] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[9]_i_2 
       (.I0(\start_addr_reg_n_0_[11] ),
        .I1(\end_addr_reg_n_0_[11] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_len_buf[4]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_len_buf[5]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_len_buf[6]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_len_buf[7]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_len_buf[8]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_len_buf[9]_i_2_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_109),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_108),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_107),
        .Q(p_0_in[0]),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_106),
        .Q(p_0_in[1]),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_105),
        .Q(p_0_in[2]),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_104),
        .Q(p_0_in[3]),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_103),
        .Q(p_0_in[4]),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_102),
        .Q(p_0_in[5]),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_101),
        .Q(p_0_in[6]),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_100),
        .Q(p_0_in[7]),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_99),
        .Q(p_0_in[8]),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_98),
        .Q(p_0_in[9]),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_97),
        .Q(p_0_in[10]),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_96),
        .Q(p_0_in[11]),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_95),
        .Q(p_0_in[12]),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_94),
        .Q(p_0_in[13]),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_93),
        .Q(p_0_in[14]),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_92),
        .Q(p_0_in[15]),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_91),
        .Q(p_0_in[16]),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_90),
        .Q(p_0_in[17]),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_117),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_89),
        .Q(p_0_in[18]),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_88),
        .Q(p_0_in[19]),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_87),
        .Q(p_0_in[20]),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_86),
        .Q(p_0_in[21]),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_85),
        .Q(p_0_in[22]),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_84),
        .Q(p_0_in[23]),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_83),
        .Q(p_0_in[24]),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_82),
        .Q(p_0_in[25]),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_81),
        .Q(p_0_in[26]),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_80),
        .Q(p_0_in[27]),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_116),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_79),
        .Q(p_0_in[28]),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_78),
        .Q(p_0_in[29]),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_77),
        .Q(p_0_in[30]),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_76),
        .Q(p_0_in[31]),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_75),
        .Q(p_0_in[32]),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_74),
        .Q(p_0_in[33]),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_73),
        .Q(p_0_in[34]),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_72),
        .Q(p_0_in[35]),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_71),
        .Q(p_0_in[36]),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_70),
        .Q(p_0_in[37]),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_115),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_69),
        .Q(p_0_in[38]),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_68),
        .Q(p_0_in[39]),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_67),
        .Q(p_0_in[40]),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_66),
        .Q(p_0_in[41]),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_65),
        .Q(p_0_in[42]),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_64),
        .Q(p_0_in[43]),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_63),
        .Q(p_0_in[44]),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_62),
        .Q(p_0_in[45]),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_61),
        .Q(p_0_in[46]),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_60),
        .Q(p_0_in[47]),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_114),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_59),
        .Q(p_0_in[48]),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_58),
        .Q(p_0_in[49]),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_57),
        .Q(p_0_in[50]),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_56),
        .Q(p_0_in[51]),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_113),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_112),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_111),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_110),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_reg_slice" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_reg_slice
   (s_ready_t_reg_0,
    Q,
    D,
    \data_p1_reg[95]_0 ,
    S,
    \data_p1_reg[63]_0 ,
    SR,
    ap_clk,
    AWVALID_Dummy,
    m_ready,
    plusOp,
    last_sect_buf_reg,
    last_sect_buf_reg_0,
    \data_p2_reg[95]_0 ,
    \end_addr_reg[5] ,
    \end_addr_reg[9] ,
    \end_addr_reg[13] ,
    \end_addr_reg[17] ,
    \end_addr_reg[21] ,
    \end_addr_reg[25] ,
    \end_addr_reg[29] ,
    \end_addr_reg[33] ,
    \data_p2_reg[2]_0 );
  output s_ready_t_reg_0;
  output [0:0]Q;
  output [51:0]D;
  output [91:0]\data_p1_reg[95]_0 ;
  output [1:0]S;
  output [61:0]\data_p1_reg[63]_0 ;
  input [0:0]SR;
  input ap_clk;
  input AWVALID_Dummy;
  input m_ready;
  input [50:0]plusOp;
  input [4:0]last_sect_buf_reg;
  input [3:0]last_sect_buf_reg_0;
  input [91:0]\data_p2_reg[95]_0 ;
  input [3:0]\end_addr_reg[5] ;
  input [3:0]\end_addr_reg[9] ;
  input [3:0]\end_addr_reg[13] ;
  input [3:0]\end_addr_reg[17] ;
  input [3:0]\end_addr_reg[21] ;
  input [3:0]\end_addr_reg[25] ;
  input [3:0]\end_addr_reg[29] ;
  input [1:0]\end_addr_reg[33] ;
  input [0:0]\data_p2_reg[2]_0 ;

  wire AWVALID_Dummy;
  wire [51:0]D;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[10]_i_1__1_n_0 ;
  wire \data_p1[11]_i_1__1_n_0 ;
  wire \data_p1[12]_i_1__1_n_0 ;
  wire \data_p1[13]_i_1__1_n_0 ;
  wire \data_p1[14]_i_1__1_n_0 ;
  wire \data_p1[15]_i_1__1_n_0 ;
  wire \data_p1[16]_i_1__1_n_0 ;
  wire \data_p1[17]_i_1__1_n_0 ;
  wire \data_p1[18]_i_1__1_n_0 ;
  wire \data_p1[19]_i_1__1_n_0 ;
  wire \data_p1[20]_i_1__1_n_0 ;
  wire \data_p1[21]_i_1__1_n_0 ;
  wire \data_p1[22]_i_1__1_n_0 ;
  wire \data_p1[23]_i_1__1_n_0 ;
  wire \data_p1[24]_i_1__1_n_0 ;
  wire \data_p1[25]_i_1__1_n_0 ;
  wire \data_p1[26]_i_1__1_n_0 ;
  wire \data_p1[27]_i_1__1_n_0 ;
  wire \data_p1[28]_i_1__1_n_0 ;
  wire \data_p1[29]_i_1__1_n_0 ;
  wire \data_p1[2]_i_1__1_n_0 ;
  wire \data_p1[30]_i_1__1_n_0 ;
  wire \data_p1[31]_i_1__1_n_0 ;
  wire \data_p1[32]_i_1__1_n_0 ;
  wire \data_p1[33]_i_1__0_n_0 ;
  wire \data_p1[34]_i_1__0_n_0 ;
  wire \data_p1[35]_i_1__0_n_0 ;
  wire \data_p1[36]_i_1__0_n_0 ;
  wire \data_p1[37]_i_1__0_n_0 ;
  wire \data_p1[38]_i_1__0_n_0 ;
  wire \data_p1[39]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__1_n_0 ;
  wire \data_p1[40]_i_1__0_n_0 ;
  wire \data_p1[41]_i_1__0_n_0 ;
  wire \data_p1[42]_i_1__0_n_0 ;
  wire \data_p1[43]_i_1__0_n_0 ;
  wire \data_p1[44]_i_1__0_n_0 ;
  wire \data_p1[45]_i_1__0_n_0 ;
  wire \data_p1[46]_i_1__0_n_0 ;
  wire \data_p1[47]_i_1__0_n_0 ;
  wire \data_p1[48]_i_1__0_n_0 ;
  wire \data_p1[49]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__1_n_0 ;
  wire \data_p1[50]_i_1__0_n_0 ;
  wire \data_p1[51]_i_1__0_n_0 ;
  wire \data_p1[52]_i_1__0_n_0 ;
  wire \data_p1[53]_i_1__0_n_0 ;
  wire \data_p1[54]_i_1__0_n_0 ;
  wire \data_p1[55]_i_1__0_n_0 ;
  wire \data_p1[56]_i_1__0_n_0 ;
  wire \data_p1[57]_i_1__0_n_0 ;
  wire \data_p1[58]_i_1__0_n_0 ;
  wire \data_p1[59]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__1_n_0 ;
  wire \data_p1[60]_i_1__0_n_0 ;
  wire \data_p1[61]_i_1__0_n_0 ;
  wire \data_p1[62]_i_1__0_n_0 ;
  wire \data_p1[63]_i_1__0_n_0 ;
  wire \data_p1[66]_i_1__0_n_0 ;
  wire \data_p1[67]_i_1_n_0 ;
  wire \data_p1[68]_i_1_n_0 ;
  wire \data_p1[69]_i_1_n_0 ;
  wire \data_p1[6]_i_1__1_n_0 ;
  wire \data_p1[70]_i_1_n_0 ;
  wire \data_p1[71]_i_1_n_0 ;
  wire \data_p1[72]_i_1_n_0 ;
  wire \data_p1[73]_i_1_n_0 ;
  wire \data_p1[74]_i_1_n_0 ;
  wire \data_p1[75]_i_1_n_0 ;
  wire \data_p1[76]_i_1_n_0 ;
  wire \data_p1[77]_i_1_n_0 ;
  wire \data_p1[78]_i_1_n_0 ;
  wire \data_p1[79]_i_1_n_0 ;
  wire \data_p1[7]_i_1__1_n_0 ;
  wire \data_p1[80]_i_1_n_0 ;
  wire \data_p1[81]_i_1_n_0 ;
  wire \data_p1[82]_i_1_n_0 ;
  wire \data_p1[83]_i_1_n_0 ;
  wire \data_p1[84]_i_1_n_0 ;
  wire \data_p1[85]_i_1_n_0 ;
  wire \data_p1[86]_i_1_n_0 ;
  wire \data_p1[87]_i_1_n_0 ;
  wire \data_p1[88]_i_1_n_0 ;
  wire \data_p1[89]_i_1_n_0 ;
  wire \data_p1[8]_i_1__1_n_0 ;
  wire \data_p1[90]_i_1_n_0 ;
  wire \data_p1[91]_i_1_n_0 ;
  wire \data_p1[92]_i_1_n_0 ;
  wire \data_p1[93]_i_1_n_0 ;
  wire \data_p1[94]_i_1_n_0 ;
  wire \data_p1[95]_i_2__0_n_0 ;
  wire \data_p1[9]_i_1__1_n_0 ;
  wire [61:0]\data_p1_reg[63]_0 ;
  wire [91:0]\data_p1_reg[95]_0 ;
  wire [0:0]\data_p2_reg[2]_0 ;
  wire [91:0]\data_p2_reg[95]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[66] ;
  wire \data_p2_reg_n_0_[67] ;
  wire \data_p2_reg_n_0_[68] ;
  wire \data_p2_reg_n_0_[69] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[70] ;
  wire \data_p2_reg_n_0_[71] ;
  wire \data_p2_reg_n_0_[72] ;
  wire \data_p2_reg_n_0_[73] ;
  wire \data_p2_reg_n_0_[74] ;
  wire \data_p2_reg_n_0_[75] ;
  wire \data_p2_reg_n_0_[76] ;
  wire \data_p2_reg_n_0_[77] ;
  wire \data_p2_reg_n_0_[78] ;
  wire \data_p2_reg_n_0_[79] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[80] ;
  wire \data_p2_reg_n_0_[81] ;
  wire \data_p2_reg_n_0_[82] ;
  wire \data_p2_reg_n_0_[83] ;
  wire \data_p2_reg_n_0_[84] ;
  wire \data_p2_reg_n_0_[85] ;
  wire \data_p2_reg_n_0_[86] ;
  wire \data_p2_reg_n_0_[87] ;
  wire \data_p2_reg_n_0_[88] ;
  wire \data_p2_reg_n_0_[89] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[90] ;
  wire \data_p2_reg_n_0_[91] ;
  wire \data_p2_reg_n_0_[92] ;
  wire \data_p2_reg_n_0_[93] ;
  wire \data_p2_reg_n_0_[94] ;
  wire \data_p2_reg_n_0_[95] ;
  wire \data_p2_reg_n_0_[9] ;
  wire [3:0]\end_addr_reg[13] ;
  wire \end_addr_reg[13]_i_1__0_n_0 ;
  wire \end_addr_reg[13]_i_1__0_n_1 ;
  wire \end_addr_reg[13]_i_1__0_n_2 ;
  wire \end_addr_reg[13]_i_1__0_n_3 ;
  wire [3:0]\end_addr_reg[17] ;
  wire \end_addr_reg[17]_i_1__0_n_0 ;
  wire \end_addr_reg[17]_i_1__0_n_1 ;
  wire \end_addr_reg[17]_i_1__0_n_2 ;
  wire \end_addr_reg[17]_i_1__0_n_3 ;
  wire [3:0]\end_addr_reg[21] ;
  wire \end_addr_reg[21]_i_1__0_n_0 ;
  wire \end_addr_reg[21]_i_1__0_n_1 ;
  wire \end_addr_reg[21]_i_1__0_n_2 ;
  wire \end_addr_reg[21]_i_1__0_n_3 ;
  wire [3:0]\end_addr_reg[25] ;
  wire \end_addr_reg[25]_i_1__0_n_0 ;
  wire \end_addr_reg[25]_i_1__0_n_1 ;
  wire \end_addr_reg[25]_i_1__0_n_2 ;
  wire \end_addr_reg[25]_i_1__0_n_3 ;
  wire [3:0]\end_addr_reg[29] ;
  wire \end_addr_reg[29]_i_1__0_n_0 ;
  wire \end_addr_reg[29]_i_1__0_n_1 ;
  wire \end_addr_reg[29]_i_1__0_n_2 ;
  wire \end_addr_reg[29]_i_1__0_n_3 ;
  wire [1:0]\end_addr_reg[33] ;
  wire \end_addr_reg[33]_i_1__0_n_0 ;
  wire \end_addr_reg[33]_i_1__0_n_1 ;
  wire \end_addr_reg[33]_i_1__0_n_2 ;
  wire \end_addr_reg[33]_i_1__0_n_3 ;
  wire \end_addr_reg[37]_i_1__0_n_0 ;
  wire \end_addr_reg[37]_i_1__0_n_1 ;
  wire \end_addr_reg[37]_i_1__0_n_2 ;
  wire \end_addr_reg[37]_i_1__0_n_3 ;
  wire \end_addr_reg[41]_i_1__0_n_0 ;
  wire \end_addr_reg[41]_i_1__0_n_1 ;
  wire \end_addr_reg[41]_i_1__0_n_2 ;
  wire \end_addr_reg[41]_i_1__0_n_3 ;
  wire \end_addr_reg[45]_i_1__0_n_0 ;
  wire \end_addr_reg[45]_i_1__0_n_1 ;
  wire \end_addr_reg[45]_i_1__0_n_2 ;
  wire \end_addr_reg[45]_i_1__0_n_3 ;
  wire \end_addr_reg[49]_i_1__0_n_0 ;
  wire \end_addr_reg[49]_i_1__0_n_1 ;
  wire \end_addr_reg[49]_i_1__0_n_2 ;
  wire \end_addr_reg[49]_i_1__0_n_3 ;
  wire \end_addr_reg[53]_i_1__0_n_0 ;
  wire \end_addr_reg[53]_i_1__0_n_1 ;
  wire \end_addr_reg[53]_i_1__0_n_2 ;
  wire \end_addr_reg[53]_i_1__0_n_3 ;
  wire \end_addr_reg[57]_i_1__0_n_0 ;
  wire \end_addr_reg[57]_i_1__0_n_1 ;
  wire \end_addr_reg[57]_i_1__0_n_2 ;
  wire \end_addr_reg[57]_i_1__0_n_3 ;
  wire [3:0]\end_addr_reg[5] ;
  wire \end_addr_reg[5]_i_1__0_n_0 ;
  wire \end_addr_reg[5]_i_1__0_n_1 ;
  wire \end_addr_reg[5]_i_1__0_n_2 ;
  wire \end_addr_reg[5]_i_1__0_n_3 ;
  wire \end_addr_reg[61]_i_1__0_n_0 ;
  wire \end_addr_reg[61]_i_1__0_n_1 ;
  wire \end_addr_reg[61]_i_1__0_n_2 ;
  wire \end_addr_reg[61]_i_1__0_n_3 ;
  wire \end_addr_reg[63]_i_1__0_n_3 ;
  wire [3:0]\end_addr_reg[9] ;
  wire \end_addr_reg[9]_i_1__0_n_0 ;
  wire \end_addr_reg[9]_i_1__0_n_1 ;
  wire \end_addr_reg[9]_i_1__0_n_2 ;
  wire \end_addr_reg[9]_i_1__0_n_3 ;
  wire [4:0]last_sect_buf_reg;
  wire [3:0]last_sect_buf_reg_0;
  wire load_p1;
  wire m_ready;
  wire [1:0]next_st__0;
  wire [50:0]plusOp;
  wire s_ready_t_i_1__1_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;
  wire [3:1]\NLW_end_addr_reg[63]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_reg[63]_i_1__0_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(AWVALID_Dummy),
        .I1(m_ready),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next_st__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h00C3F088)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(AWVALID_Dummy),
        .I2(m_ready),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next_st__0[1]));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__1 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [8]),
        .O(\data_p1[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__1 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [9]),
        .O(\data_p1[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__1 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [10]),
        .O(\data_p1[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__1 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [11]),
        .O(\data_p1[13]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__1 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [12]),
        .O(\data_p1[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__1 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [13]),
        .O(\data_p1[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__1 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [14]),
        .O(\data_p1[16]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__1 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [15]),
        .O(\data_p1[17]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__1 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [16]),
        .O(\data_p1[18]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__1 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [17]),
        .O(\data_p1[19]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__1 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [18]),
        .O(\data_p1[20]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__1 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [19]),
        .O(\data_p1[21]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__1 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [20]),
        .O(\data_p1[22]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__1 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [21]),
        .O(\data_p1[23]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__1 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [22]),
        .O(\data_p1[24]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__1 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [23]),
        .O(\data_p1[25]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__1 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [24]),
        .O(\data_p1[26]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__1 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [25]),
        .O(\data_p1[27]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__1 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [26]),
        .O(\data_p1[28]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__1 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [27]),
        .O(\data_p1[29]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__1 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [0]),
        .O(\data_p1[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__1 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [28]),
        .O(\data_p1[30]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__1 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [29]),
        .O(\data_p1[31]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__1 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [30]),
        .O(\data_p1[32]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__0 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [31]),
        .O(\data_p1[33]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__0 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [32]),
        .O(\data_p1[34]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__0 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [33]),
        .O(\data_p1[35]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__0 
       (.I0(\data_p2_reg_n_0_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [34]),
        .O(\data_p1[36]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__0 
       (.I0(\data_p2_reg_n_0_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [35]),
        .O(\data_p1[37]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__0 
       (.I0(\data_p2_reg_n_0_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [36]),
        .O(\data_p1[38]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__0 
       (.I0(\data_p2_reg_n_0_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [37]),
        .O(\data_p1[39]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__1 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [1]),
        .O(\data_p1[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__0 
       (.I0(\data_p2_reg_n_0_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [38]),
        .O(\data_p1[40]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__0 
       (.I0(\data_p2_reg_n_0_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [39]),
        .O(\data_p1[41]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__0 
       (.I0(\data_p2_reg_n_0_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [40]),
        .O(\data_p1[42]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__0 
       (.I0(\data_p2_reg_n_0_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [41]),
        .O(\data_p1[43]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__0 
       (.I0(\data_p2_reg_n_0_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [42]),
        .O(\data_p1[44]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__0 
       (.I0(\data_p2_reg_n_0_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [43]),
        .O(\data_p1[45]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__0 
       (.I0(\data_p2_reg_n_0_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [44]),
        .O(\data_p1[46]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__0 
       (.I0(\data_p2_reg_n_0_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [45]),
        .O(\data_p1[47]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__0 
       (.I0(\data_p2_reg_n_0_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [46]),
        .O(\data_p1[48]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__0 
       (.I0(\data_p2_reg_n_0_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [47]),
        .O(\data_p1[49]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__1 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [2]),
        .O(\data_p1[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__0 
       (.I0(\data_p2_reg_n_0_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [48]),
        .O(\data_p1[50]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__0 
       (.I0(\data_p2_reg_n_0_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [49]),
        .O(\data_p1[51]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__0 
       (.I0(\data_p2_reg_n_0_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [50]),
        .O(\data_p1[52]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__0 
       (.I0(\data_p2_reg_n_0_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [51]),
        .O(\data_p1[53]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__0 
       (.I0(\data_p2_reg_n_0_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [52]),
        .O(\data_p1[54]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__0 
       (.I0(\data_p2_reg_n_0_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [53]),
        .O(\data_p1[55]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__0 
       (.I0(\data_p2_reg_n_0_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [54]),
        .O(\data_p1[56]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__0 
       (.I0(\data_p2_reg_n_0_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [55]),
        .O(\data_p1[57]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__0 
       (.I0(\data_p2_reg_n_0_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [56]),
        .O(\data_p1[58]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__0 
       (.I0(\data_p2_reg_n_0_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [57]),
        .O(\data_p1[59]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__1 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [3]),
        .O(\data_p1[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__0 
       (.I0(\data_p2_reg_n_0_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [58]),
        .O(\data_p1[60]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__0 
       (.I0(\data_p2_reg_n_0_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [59]),
        .O(\data_p1[61]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__0 
       (.I0(\data_p2_reg_n_0_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [60]),
        .O(\data_p1[62]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1__0 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [61]),
        .O(\data_p1[63]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1__0 
       (.I0(\data_p2_reg_n_0_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [62]),
        .O(\data_p1[66]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1 
       (.I0(\data_p2_reg_n_0_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [63]),
        .O(\data_p1[67]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[68]_i_1 
       (.I0(\data_p2_reg_n_0_[68] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [64]),
        .O(\data_p1[68]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[69]_i_1 
       (.I0(\data_p2_reg_n_0_[69] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [65]),
        .O(\data_p1[69]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__1 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [4]),
        .O(\data_p1[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[70]_i_1 
       (.I0(\data_p2_reg_n_0_[70] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [66]),
        .O(\data_p1[70]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[71]_i_1 
       (.I0(\data_p2_reg_n_0_[71] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [67]),
        .O(\data_p1[71]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[72]_i_1 
       (.I0(\data_p2_reg_n_0_[72] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [68]),
        .O(\data_p1[72]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[73]_i_1 
       (.I0(\data_p2_reg_n_0_[73] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [69]),
        .O(\data_p1[73]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[74]_i_1 
       (.I0(\data_p2_reg_n_0_[74] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [70]),
        .O(\data_p1[74]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[75]_i_1 
       (.I0(\data_p2_reg_n_0_[75] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [71]),
        .O(\data_p1[75]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[76]_i_1 
       (.I0(\data_p2_reg_n_0_[76] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [72]),
        .O(\data_p1[76]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[77]_i_1 
       (.I0(\data_p2_reg_n_0_[77] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [73]),
        .O(\data_p1[77]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[78]_i_1 
       (.I0(\data_p2_reg_n_0_[78] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [74]),
        .O(\data_p1[78]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[79]_i_1 
       (.I0(\data_p2_reg_n_0_[79] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [75]),
        .O(\data_p1[79]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__1 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [5]),
        .O(\data_p1[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[80]_i_1 
       (.I0(\data_p2_reg_n_0_[80] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [76]),
        .O(\data_p1[80]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[81]_i_1 
       (.I0(\data_p2_reg_n_0_[81] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [77]),
        .O(\data_p1[81]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[82]_i_1 
       (.I0(\data_p2_reg_n_0_[82] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [78]),
        .O(\data_p1[82]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[83]_i_1 
       (.I0(\data_p2_reg_n_0_[83] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [79]),
        .O(\data_p1[83]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[84]_i_1 
       (.I0(\data_p2_reg_n_0_[84] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [80]),
        .O(\data_p1[84]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[85]_i_1 
       (.I0(\data_p2_reg_n_0_[85] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [81]),
        .O(\data_p1[85]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[86]_i_1 
       (.I0(\data_p2_reg_n_0_[86] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [82]),
        .O(\data_p1[86]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[87]_i_1 
       (.I0(\data_p2_reg_n_0_[87] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [83]),
        .O(\data_p1[87]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[88]_i_1 
       (.I0(\data_p2_reg_n_0_[88] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [84]),
        .O(\data_p1[88]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[89]_i_1 
       (.I0(\data_p2_reg_n_0_[89] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [85]),
        .O(\data_p1[89]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__1 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [6]),
        .O(\data_p1[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[90]_i_1 
       (.I0(\data_p2_reg_n_0_[90] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [86]),
        .O(\data_p1[90]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[91]_i_1 
       (.I0(\data_p2_reg_n_0_[91] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [87]),
        .O(\data_p1[91]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[92]_i_1 
       (.I0(\data_p2_reg_n_0_[92] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [88]),
        .O(\data_p1[92]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[93]_i_1 
       (.I0(\data_p2_reg_n_0_[93] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [89]),
        .O(\data_p1[93]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[94]_i_1 
       (.I0(\data_p2_reg_n_0_[94] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [90]),
        .O(\data_p1[94]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[95]_i_1__0 
       (.I0(m_ready),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(AWVALID_Dummy),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2__0 
       (.I0(\data_p2_reg_n_0_[95] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [91]),
        .O(\data_p1[95]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__1 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [7]),
        .O(\data_p1[9]_i_1__1_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [66]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [67]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [68]),
        .R(1'b0));
  FDRE \data_p1_reg[73] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[73]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [69]),
        .R(1'b0));
  FDRE \data_p1_reg[74] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[74]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [70]),
        .R(1'b0));
  FDRE \data_p1_reg[75] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[75]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [71]),
        .R(1'b0));
  FDRE \data_p1_reg[76] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[76]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [72]),
        .R(1'b0));
  FDRE \data_p1_reg[77] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[77]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [73]),
        .R(1'b0));
  FDRE \data_p1_reg[78] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[78]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [74]),
        .R(1'b0));
  FDRE \data_p1_reg[79] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[79]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [75]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[80] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[80]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [76]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [77]),
        .R(1'b0));
  FDRE \data_p1_reg[82] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[82]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [78]),
        .R(1'b0));
  FDRE \data_p1_reg[83] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[83]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [79]),
        .R(1'b0));
  FDRE \data_p1_reg[84] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[84]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [80]),
        .R(1'b0));
  FDRE \data_p1_reg[85] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[85]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [81]),
        .R(1'b0));
  FDRE \data_p1_reg[86] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[86]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [82]),
        .R(1'b0));
  FDRE \data_p1_reg[87] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[87]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [83]),
        .R(1'b0));
  FDRE \data_p1_reg[88] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[88]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [84]),
        .R(1'b0));
  FDRE \data_p1_reg[89] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[89]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [85]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[90] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[90]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [86]),
        .R(1'b0));
  FDRE \data_p1_reg[91] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[91]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [87]),
        .R(1'b0));
  FDRE \data_p1_reg[92] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[92]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [88]),
        .R(1'b0));
  FDRE \data_p1_reg[93] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[93]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [89]),
        .R(1'b0));
  FDRE \data_p1_reg[94] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[94]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [90]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [91]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [30]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [31]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [32]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [33]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [34]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [35]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [36]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [37]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [38]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [39]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [40]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [41]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [42]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [43]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [44]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [45]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [46]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [47]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [48]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [49]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [50]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [51]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [52]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [53]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [54]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [55]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [56]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [57]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [58]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [59]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [60]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [61]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [62]),
        .Q(\data_p2_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [63]),
        .Q(\data_p2_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [64]),
        .Q(\data_p2_reg_n_0_[68] ),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [65]),
        .Q(\data_p2_reg_n_0_[69] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [66]),
        .Q(\data_p2_reg_n_0_[70] ),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [67]),
        .Q(\data_p2_reg_n_0_[71] ),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [68]),
        .Q(\data_p2_reg_n_0_[72] ),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [69]),
        .Q(\data_p2_reg_n_0_[73] ),
        .R(1'b0));
  FDRE \data_p2_reg[74] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [70]),
        .Q(\data_p2_reg_n_0_[74] ),
        .R(1'b0));
  FDRE \data_p2_reg[75] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [71]),
        .Q(\data_p2_reg_n_0_[75] ),
        .R(1'b0));
  FDRE \data_p2_reg[76] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [72]),
        .Q(\data_p2_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \data_p2_reg[77] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [73]),
        .Q(\data_p2_reg_n_0_[77] ),
        .R(1'b0));
  FDRE \data_p2_reg[78] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [74]),
        .Q(\data_p2_reg_n_0_[78] ),
        .R(1'b0));
  FDRE \data_p2_reg[79] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [75]),
        .Q(\data_p2_reg_n_0_[79] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[80] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [76]),
        .Q(\data_p2_reg_n_0_[80] ),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [77]),
        .Q(\data_p2_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \data_p2_reg[82] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [78]),
        .Q(\data_p2_reg_n_0_[82] ),
        .R(1'b0));
  FDRE \data_p2_reg[83] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [79]),
        .Q(\data_p2_reg_n_0_[83] ),
        .R(1'b0));
  FDRE \data_p2_reg[84] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [80]),
        .Q(\data_p2_reg_n_0_[84] ),
        .R(1'b0));
  FDRE \data_p2_reg[85] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [81]),
        .Q(\data_p2_reg_n_0_[85] ),
        .R(1'b0));
  FDRE \data_p2_reg[86] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [82]),
        .Q(\data_p2_reg_n_0_[86] ),
        .R(1'b0));
  FDRE \data_p2_reg[87] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [83]),
        .Q(\data_p2_reg_n_0_[87] ),
        .R(1'b0));
  FDRE \data_p2_reg[88] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [84]),
        .Q(\data_p2_reg_n_0_[88] ),
        .R(1'b0));
  FDRE \data_p2_reg[89] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [85]),
        .Q(\data_p2_reg_n_0_[89] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[90] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [86]),
        .Q(\data_p2_reg_n_0_[90] ),
        .R(1'b0));
  FDRE \data_p2_reg[91] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [87]),
        .Q(\data_p2_reg_n_0_[91] ),
        .R(1'b0));
  FDRE \data_p2_reg[92] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [88]),
        .Q(\data_p2_reg_n_0_[92] ),
        .R(1'b0));
  FDRE \data_p2_reg[93] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [89]),
        .Q(\data_p2_reg_n_0_[93] ),
        .R(1'b0));
  FDRE \data_p2_reg[94] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [90]),
        .Q(\data_p2_reg_n_0_[94] ),
        .R(1'b0));
  FDRE \data_p2_reg[95] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [91]),
        .Q(\data_p2_reg_n_0_[95] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[13]_i_1__0 
       (.CI(\end_addr_reg[9]_i_1__0_n_0 ),
        .CO({\end_addr_reg[13]_i_1__0_n_0 ,\end_addr_reg[13]_i_1__0_n_1 ,\end_addr_reg[13]_i_1__0_n_2 ,\end_addr_reg[13]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [11:8]),
        .O(\data_p1_reg[63]_0 [11:8]),
        .S(\end_addr_reg[13] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[17]_i_1__0 
       (.CI(\end_addr_reg[13]_i_1__0_n_0 ),
        .CO({\end_addr_reg[17]_i_1__0_n_0 ,\end_addr_reg[17]_i_1__0_n_1 ,\end_addr_reg[17]_i_1__0_n_2 ,\end_addr_reg[17]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [15:12]),
        .O(\data_p1_reg[63]_0 [15:12]),
        .S(\end_addr_reg[17] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[21]_i_1__0 
       (.CI(\end_addr_reg[17]_i_1__0_n_0 ),
        .CO({\end_addr_reg[21]_i_1__0_n_0 ,\end_addr_reg[21]_i_1__0_n_1 ,\end_addr_reg[21]_i_1__0_n_2 ,\end_addr_reg[21]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [19:16]),
        .O(\data_p1_reg[63]_0 [19:16]),
        .S(\end_addr_reg[21] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[25]_i_1__0 
       (.CI(\end_addr_reg[21]_i_1__0_n_0 ),
        .CO({\end_addr_reg[25]_i_1__0_n_0 ,\end_addr_reg[25]_i_1__0_n_1 ,\end_addr_reg[25]_i_1__0_n_2 ,\end_addr_reg[25]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [23:20]),
        .O(\data_p1_reg[63]_0 [23:20]),
        .S(\end_addr_reg[25] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[29]_i_1__0 
       (.CI(\end_addr_reg[25]_i_1__0_n_0 ),
        .CO({\end_addr_reg[29]_i_1__0_n_0 ,\end_addr_reg[29]_i_1__0_n_1 ,\end_addr_reg[29]_i_1__0_n_2 ,\end_addr_reg[29]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [27:24]),
        .O(\data_p1_reg[63]_0 [27:24]),
        .S(\end_addr_reg[29] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[33]_i_1__0 
       (.CI(\end_addr_reg[29]_i_1__0_n_0 ),
        .CO({\end_addr_reg[33]_i_1__0_n_0 ,\end_addr_reg[33]_i_1__0_n_1 ,\end_addr_reg[33]_i_1__0_n_2 ,\end_addr_reg[33]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\data_p1_reg[95]_0 [29:28]}),
        .O(\data_p1_reg[63]_0 [31:28]),
        .S({\data_p1_reg[95]_0 [31:30],\end_addr_reg[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[37]_i_1__0 
       (.CI(\end_addr_reg[33]_i_1__0_n_0 ),
        .CO({\end_addr_reg[37]_i_1__0_n_0 ,\end_addr_reg[37]_i_1__0_n_1 ,\end_addr_reg[37]_i_1__0_n_2 ,\end_addr_reg[37]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [35:32]),
        .S(\data_p1_reg[95]_0 [35:32]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[41]_i_1__0 
       (.CI(\end_addr_reg[37]_i_1__0_n_0 ),
        .CO({\end_addr_reg[41]_i_1__0_n_0 ,\end_addr_reg[41]_i_1__0_n_1 ,\end_addr_reg[41]_i_1__0_n_2 ,\end_addr_reg[41]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [39:36]),
        .S(\data_p1_reg[95]_0 [39:36]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[45]_i_1__0 
       (.CI(\end_addr_reg[41]_i_1__0_n_0 ),
        .CO({\end_addr_reg[45]_i_1__0_n_0 ,\end_addr_reg[45]_i_1__0_n_1 ,\end_addr_reg[45]_i_1__0_n_2 ,\end_addr_reg[45]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [43:40]),
        .S(\data_p1_reg[95]_0 [43:40]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[49]_i_1__0 
       (.CI(\end_addr_reg[45]_i_1__0_n_0 ),
        .CO({\end_addr_reg[49]_i_1__0_n_0 ,\end_addr_reg[49]_i_1__0_n_1 ,\end_addr_reg[49]_i_1__0_n_2 ,\end_addr_reg[49]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [47:44]),
        .S(\data_p1_reg[95]_0 [47:44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[53]_i_1__0 
       (.CI(\end_addr_reg[49]_i_1__0_n_0 ),
        .CO({\end_addr_reg[53]_i_1__0_n_0 ,\end_addr_reg[53]_i_1__0_n_1 ,\end_addr_reg[53]_i_1__0_n_2 ,\end_addr_reg[53]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [51:48]),
        .S(\data_p1_reg[95]_0 [51:48]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[57]_i_1__0 
       (.CI(\end_addr_reg[53]_i_1__0_n_0 ),
        .CO({\end_addr_reg[57]_i_1__0_n_0 ,\end_addr_reg[57]_i_1__0_n_1 ,\end_addr_reg[57]_i_1__0_n_2 ,\end_addr_reg[57]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [55:52]),
        .S(\data_p1_reg[95]_0 [55:52]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[5]_i_1__0 
       (.CI(1'b0),
        .CO({\end_addr_reg[5]_i_1__0_n_0 ,\end_addr_reg[5]_i_1__0_n_1 ,\end_addr_reg[5]_i_1__0_n_2 ,\end_addr_reg[5]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [3:0]),
        .O(\data_p1_reg[63]_0 [3:0]),
        .S(\end_addr_reg[5] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[61]_i_1__0 
       (.CI(\end_addr_reg[57]_i_1__0_n_0 ),
        .CO({\end_addr_reg[61]_i_1__0_n_0 ,\end_addr_reg[61]_i_1__0_n_1 ,\end_addr_reg[61]_i_1__0_n_2 ,\end_addr_reg[61]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [59:56]),
        .S(\data_p1_reg[95]_0 [59:56]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[63]_i_1__0 
       (.CI(\end_addr_reg[61]_i_1__0_n_0 ),
        .CO({\NLW_end_addr_reg[63]_i_1__0_CO_UNCONNECTED [3:1],\end_addr_reg[63]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_reg[63]_i_1__0_O_UNCONNECTED [3:2],\data_p1_reg[63]_0 [61:60]}),
        .S({1'b0,1'b0,\data_p1_reg[95]_0 [61:60]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[9]_i_1__0 
       (.CI(\end_addr_reg[5]_i_1__0_n_0 ),
        .CO({\end_addr_reg[9]_i_1__0_n_0 ,\end_addr_reg[9]_i_1__0_n_1 ,\end_addr_reg[9]_i_1__0_n_2 ,\end_addr_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [7:4]),
        .O(\data_p1_reg[63]_0 [7:4]),
        .S(\end_addr_reg[9] ));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1__0
       (.I0(last_sect_buf_reg_0[3]),
        .I1(last_sect_buf_reg[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2__0
       (.I0(last_sect_buf_reg[2]),
        .I1(last_sect_buf_reg_0[1]),
        .I2(last_sect_buf_reg[1]),
        .I3(last_sect_buf_reg_0[0]),
        .I4(last_sect_buf_reg[3]),
        .I5(last_sect_buf_reg_0[2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__1
       (.I0(s_ready_t_reg_0),
        .I1(AWVALID_Dummy),
        .I2(m_ready),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [10]),
        .I1(m_ready),
        .I2(last_sect_buf_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [20]),
        .I1(m_ready),
        .I2(plusOp[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [21]),
        .I1(m_ready),
        .I2(plusOp[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [22]),
        .I1(m_ready),
        .I2(plusOp[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [23]),
        .I1(m_ready),
        .I2(plusOp[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [24]),
        .I1(m_ready),
        .I2(plusOp[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [25]),
        .I1(m_ready),
        .I2(plusOp[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [26]),
        .I1(m_ready),
        .I2(plusOp[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [27]),
        .I1(m_ready),
        .I2(plusOp[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [28]),
        .I1(m_ready),
        .I2(plusOp[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [29]),
        .I1(m_ready),
        .I2(plusOp[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [11]),
        .I1(m_ready),
        .I2(plusOp[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [30]),
        .I1(m_ready),
        .I2(plusOp[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [31]),
        .I1(m_ready),
        .I2(plusOp[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [32]),
        .I1(m_ready),
        .I2(plusOp[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [33]),
        .I1(m_ready),
        .I2(plusOp[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [34]),
        .I1(m_ready),
        .I2(plusOp[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [35]),
        .I1(m_ready),
        .I2(plusOp[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [36]),
        .I1(m_ready),
        .I2(plusOp[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [37]),
        .I1(m_ready),
        .I2(plusOp[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [38]),
        .I1(m_ready),
        .I2(plusOp[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [39]),
        .I1(m_ready),
        .I2(plusOp[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [12]),
        .I1(m_ready),
        .I2(plusOp[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [40]),
        .I1(m_ready),
        .I2(plusOp[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [41]),
        .I1(m_ready),
        .I2(plusOp[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [42]),
        .I1(m_ready),
        .I2(plusOp[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [43]),
        .I1(m_ready),
        .I2(plusOp[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [44]),
        .I1(m_ready),
        .I2(plusOp[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [45]),
        .I1(m_ready),
        .I2(plusOp[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [46]),
        .I1(m_ready),
        .I2(plusOp[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [47]),
        .I1(m_ready),
        .I2(plusOp[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [48]),
        .I1(m_ready),
        .I2(plusOp[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [49]),
        .I1(m_ready),
        .I2(plusOp[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [13]),
        .I1(m_ready),
        .I2(plusOp[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [50]),
        .I1(m_ready),
        .I2(plusOp[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [51]),
        .I1(m_ready),
        .I2(plusOp[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [52]),
        .I1(m_ready),
        .I2(plusOp[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [53]),
        .I1(m_ready),
        .I2(plusOp[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [54]),
        .I1(m_ready),
        .I2(plusOp[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [55]),
        .I1(m_ready),
        .I2(plusOp[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [56]),
        .I1(m_ready),
        .I2(plusOp[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [57]),
        .I1(m_ready),
        .I2(plusOp[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [58]),
        .I1(m_ready),
        .I2(plusOp[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [59]),
        .I1(m_ready),
        .I2(plusOp[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [14]),
        .I1(m_ready),
        .I2(plusOp[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [60]),
        .I1(m_ready),
        .I2(plusOp[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2__0 
       (.I0(\data_p1_reg[95]_0 [61]),
        .I1(m_ready),
        .I2(plusOp[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [15]),
        .I1(m_ready),
        .I2(plusOp[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [16]),
        .I1(m_ready),
        .I2(plusOp[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [17]),
        .I1(m_ready),
        .I2(plusOp[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [18]),
        .I1(m_ready),
        .I2(plusOp[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [19]),
        .I1(m_ready),
        .I2(plusOp[8]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(m_ready),
        .I3(AWVALID_Dummy),
        .I4(Q),
        .O(\state[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFF75)) 
    \state[1]_i_1__0 
       (.I0(Q),
        .I1(AWVALID_Dummy),
        .I2(state),
        .I3(m_ready),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_reg_slice" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_reg_slice_9
   (s_ready_t_reg_0,
    Q,
    D,
    \data_p1_reg[95]_0 ,
    S,
    \data_p1_reg[63]_0 ,
    SR,
    ap_clk,
    ARVALID_Dummy,
    m_ready,
    plusOp_0,
    last_sect_buf_reg,
    last_sect_buf_reg_0,
    \data_p2_reg[67]_0 ,
    \end_addr_reg[5] ,
    \end_addr_reg[9] ,
    \end_addr_reg[13] ,
    \end_addr_reg[17] ,
    \end_addr_reg[21] ,
    \end_addr_reg[25] ,
    \end_addr_reg[29] ,
    \end_addr_reg[33] ,
    E);
  output s_ready_t_reg_0;
  output [0:0]Q;
  output [51:0]D;
  output [63:0]\data_p1_reg[95]_0 ;
  output [1:0]S;
  output [61:0]\data_p1_reg[63]_0 ;
  input [0:0]SR;
  input ap_clk;
  input ARVALID_Dummy;
  input m_ready;
  input [50:0]plusOp_0;
  input [4:0]last_sect_buf_reg;
  input [3:0]last_sect_buf_reg_0;
  input [63:0]\data_p2_reg[67]_0 ;
  input [3:0]\end_addr_reg[5] ;
  input [3:0]\end_addr_reg[9] ;
  input [3:0]\end_addr_reg[13] ;
  input [3:0]\end_addr_reg[17] ;
  input [3:0]\end_addr_reg[21] ;
  input [3:0]\end_addr_reg[25] ;
  input [3:0]\end_addr_reg[29] ;
  input [1:0]\end_addr_reg[33] ;
  input [0:0]E;

  wire ARVALID_Dummy;
  wire [51:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_1_n_0 ;
  wire \data_p1[32]_i_1_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[44]_i_1_n_0 ;
  wire \data_p1[45]_i_1_n_0 ;
  wire \data_p1[46]_i_1_n_0 ;
  wire \data_p1[47]_i_1_n_0 ;
  wire \data_p1[48]_i_1_n_0 ;
  wire \data_p1[49]_i_1_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[50]_i_1_n_0 ;
  wire \data_p1[51]_i_1_n_0 ;
  wire \data_p1[52]_i_1_n_0 ;
  wire \data_p1[53]_i_1_n_0 ;
  wire \data_p1[54]_i_1_n_0 ;
  wire \data_p1[55]_i_1_n_0 ;
  wire \data_p1[56]_i_1_n_0 ;
  wire \data_p1[57]_i_1_n_0 ;
  wire \data_p1[58]_i_1_n_0 ;
  wire \data_p1[59]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[60]_i_1_n_0 ;
  wire \data_p1[61]_i_1_n_0 ;
  wire \data_p1[62]_i_1_n_0 ;
  wire \data_p1[63]_i_1_n_0 ;
  wire \data_p1[66]_i_1_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[95]_i_2_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [61:0]\data_p1_reg[63]_0 ;
  wire [63:0]\data_p1_reg[95]_0 ;
  wire [67:2]data_p2;
  wire [63:0]\data_p2_reg[67]_0 ;
  wire [3:0]\end_addr_reg[13] ;
  wire \end_addr_reg[13]_i_1_n_0 ;
  wire \end_addr_reg[13]_i_1_n_1 ;
  wire \end_addr_reg[13]_i_1_n_2 ;
  wire \end_addr_reg[13]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[17] ;
  wire \end_addr_reg[17]_i_1_n_0 ;
  wire \end_addr_reg[17]_i_1_n_1 ;
  wire \end_addr_reg[17]_i_1_n_2 ;
  wire \end_addr_reg[17]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[21] ;
  wire \end_addr_reg[21]_i_1_n_0 ;
  wire \end_addr_reg[21]_i_1_n_1 ;
  wire \end_addr_reg[21]_i_1_n_2 ;
  wire \end_addr_reg[21]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[25] ;
  wire \end_addr_reg[25]_i_1_n_0 ;
  wire \end_addr_reg[25]_i_1_n_1 ;
  wire \end_addr_reg[25]_i_1_n_2 ;
  wire \end_addr_reg[25]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[29] ;
  wire \end_addr_reg[29]_i_1_n_0 ;
  wire \end_addr_reg[29]_i_1_n_1 ;
  wire \end_addr_reg[29]_i_1_n_2 ;
  wire \end_addr_reg[29]_i_1_n_3 ;
  wire [1:0]\end_addr_reg[33] ;
  wire \end_addr_reg[33]_i_1_n_0 ;
  wire \end_addr_reg[33]_i_1_n_1 ;
  wire \end_addr_reg[33]_i_1_n_2 ;
  wire \end_addr_reg[33]_i_1_n_3 ;
  wire \end_addr_reg[37]_i_1_n_0 ;
  wire \end_addr_reg[37]_i_1_n_1 ;
  wire \end_addr_reg[37]_i_1_n_2 ;
  wire \end_addr_reg[37]_i_1_n_3 ;
  wire \end_addr_reg[41]_i_1_n_0 ;
  wire \end_addr_reg[41]_i_1_n_1 ;
  wire \end_addr_reg[41]_i_1_n_2 ;
  wire \end_addr_reg[41]_i_1_n_3 ;
  wire \end_addr_reg[45]_i_1_n_0 ;
  wire \end_addr_reg[45]_i_1_n_1 ;
  wire \end_addr_reg[45]_i_1_n_2 ;
  wire \end_addr_reg[45]_i_1_n_3 ;
  wire \end_addr_reg[49]_i_1_n_0 ;
  wire \end_addr_reg[49]_i_1_n_1 ;
  wire \end_addr_reg[49]_i_1_n_2 ;
  wire \end_addr_reg[49]_i_1_n_3 ;
  wire \end_addr_reg[53]_i_1_n_0 ;
  wire \end_addr_reg[53]_i_1_n_1 ;
  wire \end_addr_reg[53]_i_1_n_2 ;
  wire \end_addr_reg[53]_i_1_n_3 ;
  wire \end_addr_reg[57]_i_1_n_0 ;
  wire \end_addr_reg[57]_i_1_n_1 ;
  wire \end_addr_reg[57]_i_1_n_2 ;
  wire \end_addr_reg[57]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[5] ;
  wire \end_addr_reg[5]_i_1_n_0 ;
  wire \end_addr_reg[5]_i_1_n_1 ;
  wire \end_addr_reg[5]_i_1_n_2 ;
  wire \end_addr_reg[5]_i_1_n_3 ;
  wire \end_addr_reg[61]_i_1_n_0 ;
  wire \end_addr_reg[61]_i_1_n_1 ;
  wire \end_addr_reg[61]_i_1_n_2 ;
  wire \end_addr_reg[61]_i_1_n_3 ;
  wire \end_addr_reg[63]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[9] ;
  wire \end_addr_reg[9]_i_1_n_0 ;
  wire \end_addr_reg[9]_i_1_n_1 ;
  wire \end_addr_reg[9]_i_1_n_2 ;
  wire \end_addr_reg[9]_i_1_n_3 ;
  wire [4:0]last_sect_buf_reg;
  wire [3:0]last_sect_buf_reg_0;
  wire load_p1;
  wire m_ready;
  wire [1:0]next_st__0;
  wire [50:0]plusOp_0;
  wire s_ready_t_i_1_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;
  wire [3:1]\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(ARVALID_Dummy),
        .I1(m_ready),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next_st__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h00C3F088)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(ARVALID_Dummy),
        .I2(m_ready),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next_st__0[1]));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [8]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [9]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [10]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [11]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [12]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [13]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [14]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [15]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [16]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [17]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [18]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [19]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [20]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [21]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [22]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [23]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [24]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [25]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [26]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [27]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [0]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [28]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [29]),
        .O(\data_p1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [30]),
        .O(\data_p1[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [31]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [32]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [33]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [34]),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [35]),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [36]),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [37]),
        .O(\data_p1[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [1]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [38]),
        .O(\data_p1[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [39]),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [40]),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [41]),
        .O(\data_p1[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [42]),
        .O(\data_p1[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [43]),
        .O(\data_p1[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [44]),
        .O(\data_p1[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [45]),
        .O(\data_p1[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [46]),
        .O(\data_p1[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [47]),
        .O(\data_p1[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [2]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [48]),
        .O(\data_p1[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [49]),
        .O(\data_p1[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [50]),
        .O(\data_p1[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [51]),
        .O(\data_p1[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [52]),
        .O(\data_p1[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [53]),
        .O(\data_p1[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [54]),
        .O(\data_p1[56]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [55]),
        .O(\data_p1[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [56]),
        .O(\data_p1[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [57]),
        .O(\data_p1[59]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [3]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [58]),
        .O(\data_p1[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [59]),
        .O(\data_p1[61]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [60]),
        .O(\data_p1[62]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [61]),
        .O(\data_p1[63]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1 
       (.I0(data_p2[66]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [62]),
        .O(\data_p1[66]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [4]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [5]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [6]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[95]_i_1 
       (.I0(m_ready),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(ARVALID_Dummy),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2 
       (.I0(data_p2[67]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [63]),
        .O(\data_p1[95]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [7]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2_n_0 ),
        .Q(\data_p1_reg[95]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [8]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [9]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [10]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [11]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [12]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [13]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [14]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [15]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [16]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [17]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [18]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [19]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [20]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [21]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [22]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [23]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [24]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [25]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [26]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [27]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [0]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [28]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [29]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [30]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [31]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [32]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [33]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [34]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [35]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [36]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [37]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [1]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [38]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [39]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [40]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [41]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [42]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [43]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [44]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [45]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [46]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [47]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [2]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [48]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [49]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [50]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [51]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [52]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [53]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [54]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [55]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [56]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [57]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [3]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [58]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [59]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [60]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [61]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [62]),
        .Q(data_p2[66]),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [63]),
        .Q(data_p2[67]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [4]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [5]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [6]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [7]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[13]_i_1 
       (.CI(\end_addr_reg[9]_i_1_n_0 ),
        .CO({\end_addr_reg[13]_i_1_n_0 ,\end_addr_reg[13]_i_1_n_1 ,\end_addr_reg[13]_i_1_n_2 ,\end_addr_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [11:8]),
        .O(\data_p1_reg[63]_0 [11:8]),
        .S(\end_addr_reg[13] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[17]_i_1 
       (.CI(\end_addr_reg[13]_i_1_n_0 ),
        .CO({\end_addr_reg[17]_i_1_n_0 ,\end_addr_reg[17]_i_1_n_1 ,\end_addr_reg[17]_i_1_n_2 ,\end_addr_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [15:12]),
        .O(\data_p1_reg[63]_0 [15:12]),
        .S(\end_addr_reg[17] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[21]_i_1 
       (.CI(\end_addr_reg[17]_i_1_n_0 ),
        .CO({\end_addr_reg[21]_i_1_n_0 ,\end_addr_reg[21]_i_1_n_1 ,\end_addr_reg[21]_i_1_n_2 ,\end_addr_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [19:16]),
        .O(\data_p1_reg[63]_0 [19:16]),
        .S(\end_addr_reg[21] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[25]_i_1 
       (.CI(\end_addr_reg[21]_i_1_n_0 ),
        .CO({\end_addr_reg[25]_i_1_n_0 ,\end_addr_reg[25]_i_1_n_1 ,\end_addr_reg[25]_i_1_n_2 ,\end_addr_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [23:20]),
        .O(\data_p1_reg[63]_0 [23:20]),
        .S(\end_addr_reg[25] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[29]_i_1 
       (.CI(\end_addr_reg[25]_i_1_n_0 ),
        .CO({\end_addr_reg[29]_i_1_n_0 ,\end_addr_reg[29]_i_1_n_1 ,\end_addr_reg[29]_i_1_n_2 ,\end_addr_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [27:24]),
        .O(\data_p1_reg[63]_0 [27:24]),
        .S(\end_addr_reg[29] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[33]_i_1 
       (.CI(\end_addr_reg[29]_i_1_n_0 ),
        .CO({\end_addr_reg[33]_i_1_n_0 ,\end_addr_reg[33]_i_1_n_1 ,\end_addr_reg[33]_i_1_n_2 ,\end_addr_reg[33]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\data_p1_reg[95]_0 [29:28]}),
        .O(\data_p1_reg[63]_0 [31:28]),
        .S({\data_p1_reg[95]_0 [31:30],\end_addr_reg[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[37]_i_1 
       (.CI(\end_addr_reg[33]_i_1_n_0 ),
        .CO({\end_addr_reg[37]_i_1_n_0 ,\end_addr_reg[37]_i_1_n_1 ,\end_addr_reg[37]_i_1_n_2 ,\end_addr_reg[37]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [35:32]),
        .S(\data_p1_reg[95]_0 [35:32]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[41]_i_1 
       (.CI(\end_addr_reg[37]_i_1_n_0 ),
        .CO({\end_addr_reg[41]_i_1_n_0 ,\end_addr_reg[41]_i_1_n_1 ,\end_addr_reg[41]_i_1_n_2 ,\end_addr_reg[41]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [39:36]),
        .S(\data_p1_reg[95]_0 [39:36]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[45]_i_1 
       (.CI(\end_addr_reg[41]_i_1_n_0 ),
        .CO({\end_addr_reg[45]_i_1_n_0 ,\end_addr_reg[45]_i_1_n_1 ,\end_addr_reg[45]_i_1_n_2 ,\end_addr_reg[45]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [43:40]),
        .S(\data_p1_reg[95]_0 [43:40]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[49]_i_1 
       (.CI(\end_addr_reg[45]_i_1_n_0 ),
        .CO({\end_addr_reg[49]_i_1_n_0 ,\end_addr_reg[49]_i_1_n_1 ,\end_addr_reg[49]_i_1_n_2 ,\end_addr_reg[49]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [47:44]),
        .S(\data_p1_reg[95]_0 [47:44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[53]_i_1 
       (.CI(\end_addr_reg[49]_i_1_n_0 ),
        .CO({\end_addr_reg[53]_i_1_n_0 ,\end_addr_reg[53]_i_1_n_1 ,\end_addr_reg[53]_i_1_n_2 ,\end_addr_reg[53]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [51:48]),
        .S(\data_p1_reg[95]_0 [51:48]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[57]_i_1 
       (.CI(\end_addr_reg[53]_i_1_n_0 ),
        .CO({\end_addr_reg[57]_i_1_n_0 ,\end_addr_reg[57]_i_1_n_1 ,\end_addr_reg[57]_i_1_n_2 ,\end_addr_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [55:52]),
        .S(\data_p1_reg[95]_0 [55:52]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\end_addr_reg[5]_i_1_n_0 ,\end_addr_reg[5]_i_1_n_1 ,\end_addr_reg[5]_i_1_n_2 ,\end_addr_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [3:0]),
        .O(\data_p1_reg[63]_0 [3:0]),
        .S(\end_addr_reg[5] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[61]_i_1 
       (.CI(\end_addr_reg[57]_i_1_n_0 ),
        .CO({\end_addr_reg[61]_i_1_n_0 ,\end_addr_reg[61]_i_1_n_1 ,\end_addr_reg[61]_i_1_n_2 ,\end_addr_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [59:56]),
        .S(\data_p1_reg[95]_0 [59:56]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[63]_i_1 
       (.CI(\end_addr_reg[61]_i_1_n_0 ),
        .CO({\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED [3:1],\end_addr_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED [3:2],\data_p1_reg[63]_0 [61:60]}),
        .S({1'b0,1'b0,\data_p1_reg[95]_0 [61:60]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[9]_i_1 
       (.CI(\end_addr_reg[5]_i_1_n_0 ),
        .CO({\end_addr_reg[9]_i_1_n_0 ,\end_addr_reg[9]_i_1_n_1 ,\end_addr_reg[9]_i_1_n_2 ,\end_addr_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [7:4]),
        .O(\data_p1_reg[63]_0 [7:4]),
        .S(\end_addr_reg[9] ));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1
       (.I0(last_sect_buf_reg_0[3]),
        .I1(last_sect_buf_reg[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2
       (.I0(last_sect_buf_reg[2]),
        .I1(last_sect_buf_reg_0[1]),
        .I2(last_sect_buf_reg[1]),
        .I3(last_sect_buf_reg_0[0]),
        .I4(last_sect_buf_reg[3]),
        .I5(last_sect_buf_reg_0[2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1
       (.I0(s_ready_t_reg_0),
        .I1(ARVALID_Dummy),
        .I2(m_ready),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(\data_p1_reg[95]_0 [10]),
        .I1(m_ready),
        .I2(last_sect_buf_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(\data_p1_reg[95]_0 [20]),
        .I1(m_ready),
        .I2(plusOp_0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(\data_p1_reg[95]_0 [21]),
        .I1(m_ready),
        .I2(plusOp_0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(\data_p1_reg[95]_0 [22]),
        .I1(m_ready),
        .I2(plusOp_0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(\data_p1_reg[95]_0 [23]),
        .I1(m_ready),
        .I2(plusOp_0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(\data_p1_reg[95]_0 [24]),
        .I1(m_ready),
        .I2(plusOp_0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(\data_p1_reg[95]_0 [25]),
        .I1(m_ready),
        .I2(plusOp_0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(\data_p1_reg[95]_0 [26]),
        .I1(m_ready),
        .I2(plusOp_0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(\data_p1_reg[95]_0 [27]),
        .I1(m_ready),
        .I2(plusOp_0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(\data_p1_reg[95]_0 [28]),
        .I1(m_ready),
        .I2(plusOp_0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(\data_p1_reg[95]_0 [29]),
        .I1(m_ready),
        .I2(plusOp_0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(\data_p1_reg[95]_0 [11]),
        .I1(m_ready),
        .I2(plusOp_0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(\data_p1_reg[95]_0 [30]),
        .I1(m_ready),
        .I2(plusOp_0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(\data_p1_reg[95]_0 [31]),
        .I1(m_ready),
        .I2(plusOp_0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(\data_p1_reg[95]_0 [32]),
        .I1(m_ready),
        .I2(plusOp_0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(\data_p1_reg[95]_0 [33]),
        .I1(m_ready),
        .I2(plusOp_0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(\data_p1_reg[95]_0 [34]),
        .I1(m_ready),
        .I2(plusOp_0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(\data_p1_reg[95]_0 [35]),
        .I1(m_ready),
        .I2(plusOp_0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(\data_p1_reg[95]_0 [36]),
        .I1(m_ready),
        .I2(plusOp_0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(\data_p1_reg[95]_0 [37]),
        .I1(m_ready),
        .I2(plusOp_0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(\data_p1_reg[95]_0 [38]),
        .I1(m_ready),
        .I2(plusOp_0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(\data_p1_reg[95]_0 [39]),
        .I1(m_ready),
        .I2(plusOp_0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(\data_p1_reg[95]_0 [12]),
        .I1(m_ready),
        .I2(plusOp_0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(\data_p1_reg[95]_0 [40]),
        .I1(m_ready),
        .I2(plusOp_0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(\data_p1_reg[95]_0 [41]),
        .I1(m_ready),
        .I2(plusOp_0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(\data_p1_reg[95]_0 [42]),
        .I1(m_ready),
        .I2(plusOp_0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(\data_p1_reg[95]_0 [43]),
        .I1(m_ready),
        .I2(plusOp_0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(\data_p1_reg[95]_0 [44]),
        .I1(m_ready),
        .I2(plusOp_0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(\data_p1_reg[95]_0 [45]),
        .I1(m_ready),
        .I2(plusOp_0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(\data_p1_reg[95]_0 [46]),
        .I1(m_ready),
        .I2(plusOp_0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(\data_p1_reg[95]_0 [47]),
        .I1(m_ready),
        .I2(plusOp_0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(\data_p1_reg[95]_0 [48]),
        .I1(m_ready),
        .I2(plusOp_0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(\data_p1_reg[95]_0 [49]),
        .I1(m_ready),
        .I2(plusOp_0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(\data_p1_reg[95]_0 [13]),
        .I1(m_ready),
        .I2(plusOp_0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(\data_p1_reg[95]_0 [50]),
        .I1(m_ready),
        .I2(plusOp_0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(\data_p1_reg[95]_0 [51]),
        .I1(m_ready),
        .I2(plusOp_0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(\data_p1_reg[95]_0 [52]),
        .I1(m_ready),
        .I2(plusOp_0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(\data_p1_reg[95]_0 [53]),
        .I1(m_ready),
        .I2(plusOp_0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(\data_p1_reg[95]_0 [54]),
        .I1(m_ready),
        .I2(plusOp_0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(\data_p1_reg[95]_0 [55]),
        .I1(m_ready),
        .I2(plusOp_0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(\data_p1_reg[95]_0 [56]),
        .I1(m_ready),
        .I2(plusOp_0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(\data_p1_reg[95]_0 [57]),
        .I1(m_ready),
        .I2(plusOp_0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(\data_p1_reg[95]_0 [58]),
        .I1(m_ready),
        .I2(plusOp_0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(\data_p1_reg[95]_0 [59]),
        .I1(m_ready),
        .I2(plusOp_0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(\data_p1_reg[95]_0 [14]),
        .I1(m_ready),
        .I2(plusOp_0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(\data_p1_reg[95]_0 [60]),
        .I1(m_ready),
        .I2(plusOp_0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(\data_p1_reg[95]_0 [61]),
        .I1(m_ready),
        .I2(plusOp_0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(\data_p1_reg[95]_0 [15]),
        .I1(m_ready),
        .I2(plusOp_0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(\data_p1_reg[95]_0 [16]),
        .I1(m_ready),
        .I2(plusOp_0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(\data_p1_reg[95]_0 [17]),
        .I1(m_ready),
        .I2(plusOp_0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(\data_p1_reg[95]_0 [18]),
        .I1(m_ready),
        .I2(plusOp_0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(\data_p1_reg[95]_0 [19]),
        .I1(m_ready),
        .I2(plusOp_0[8]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(m_ready),
        .I3(ARVALID_Dummy),
        .I4(Q),
        .O(\state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF75)) 
    \state[1]_i_1 
       (.I0(Q),
        .I1(ARVALID_Dummy),
        .I2(state),
        .I3(m_ready),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_reg_slice" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    re,
    Q,
    \data_p1_reg[32]_0 ,
    SR,
    ap_clk,
    RREADY_Dummy,
    burst_valid,
    \fifo_depth_gt1_gen.dout_reg[0] ,
    m_axi_gmem_RVALID,
    \data_p2_reg[32]_0 );
  output s_ready_t_reg_0;
  output re;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32]_0 ;
  input [0:0]SR;
  input ap_clk;
  input RREADY_Dummy;
  input burst_valid;
  input \fifo_depth_gt1_gen.dout_reg[0] ;
  input m_axi_gmem_RVALID;
  input [32:0]\data_p2_reg[32]_0 ;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire burst_valid;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[30]_i_1__0_n_0 ;
  wire \data_p1[31]_i_1__0_n_0 ;
  wire \data_p1[32]_i_2_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire [32:0]\data_p2_reg[32]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire load_p1;
  wire load_p2;
  wire m_axi_gmem_RVALID;
  wire [1:0]next_st__0;
  wire re;
  wire s_ready_t_i_1__0_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__2_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next_st__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(RREADY_Dummy),
        .I4(m_axi_gmem_RVALID),
        .O(next_st__0[1]));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg_n_0_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [0]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [10]),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [11]),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [12]),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [13]),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [14]),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [15]),
        .O(\data_p1[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [16]),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [17]),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [18]),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [19]),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg_n_0_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [20]),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [21]),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [22]),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [23]),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [24]),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [25]),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [26]),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [27]),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [28]),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [29]),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [2]),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [30]),
        .O(\data_p1[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [31]),
        .O(\data_p1[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[32]_i_1__0 
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_2 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [32]),
        .O(\data_p1[32]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [3]),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [4]),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [5]),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [6]),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [7]),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [8]),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [9]),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2_n_0 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1 
       (.I0(m_axi_gmem_RVALID),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \fifo_depth_gt1_gen.dout[0]_i_1 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(\data_p1_reg[32]_0 [32]),
        .I3(burst_valid),
        .I4(\fifo_depth_gt1_gen.dout_reg[0] ),
        .O(re));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__0
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__0 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(RREADY_Dummy),
        .I3(m_axi_gmem_RVALID),
        .I4(Q),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__2 
       (.I0(Q),
        .I1(state),
        .I2(RREADY_Dummy),
        .I3(m_axi_gmem_RVALID),
        .O(\state[1]_i_1__2_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_reg_slice" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_reg_slice__parameterized4
   (\aggressive_gen.rs_req_ready ,
    \aggressive_gen.last_cnt_reg[2] ,
    m_axi_gmem_AWVALID,
    \data_p1_reg[67]_0 ,
    SR,
    ap_clk,
    Q,
    \state[0]_i_3 ,
    D,
    \aggressive_gen.req_en ,
    if_empty_n_0,
    m_axi_gmem_AWREADY,
    E);
  output \aggressive_gen.rs_req_ready ;
  output \aggressive_gen.last_cnt_reg[2] ;
  output m_axi_gmem_AWVALID;
  output [65:0]\data_p1_reg[67]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [3:0]Q;
  input \state[0]_i_3 ;
  input [65:0]D;
  input \aggressive_gen.req_en ;
  input if_empty_n_0;
  input m_axi_gmem_AWREADY;
  input [0:0]E;

  wire [65:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \aggressive_gen.last_cnt_reg[2] ;
  wire \aggressive_gen.req_en ;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire \data_p1[10]_i_1__2_n_0 ;
  wire \data_p1[11]_i_1__2_n_0 ;
  wire \data_p1[12]_i_1__2_n_0 ;
  wire \data_p1[13]_i_1__2_n_0 ;
  wire \data_p1[14]_i_1__2_n_0 ;
  wire \data_p1[15]_i_1__2_n_0 ;
  wire \data_p1[16]_i_1__2_n_0 ;
  wire \data_p1[17]_i_1__2_n_0 ;
  wire \data_p1[18]_i_1__2_n_0 ;
  wire \data_p1[19]_i_1__2_n_0 ;
  wire \data_p1[20]_i_1__2_n_0 ;
  wire \data_p1[21]_i_1__2_n_0 ;
  wire \data_p1[22]_i_1__2_n_0 ;
  wire \data_p1[23]_i_1__2_n_0 ;
  wire \data_p1[24]_i_1__2_n_0 ;
  wire \data_p1[25]_i_1__2_n_0 ;
  wire \data_p1[26]_i_1__2_n_0 ;
  wire \data_p1[27]_i_1__2_n_0 ;
  wire \data_p1[28]_i_1__2_n_0 ;
  wire \data_p1[29]_i_1__2_n_0 ;
  wire \data_p1[2]_i_1__2_n_0 ;
  wire \data_p1[30]_i_1__2_n_0 ;
  wire \data_p1[31]_i_1__2_n_0 ;
  wire \data_p1[32]_i_1__2_n_0 ;
  wire \data_p1[33]_i_1__1_n_0 ;
  wire \data_p1[34]_i_1__1_n_0 ;
  wire \data_p1[35]_i_1__1_n_0 ;
  wire \data_p1[36]_i_1__1_n_0 ;
  wire \data_p1[37]_i_1__1_n_0 ;
  wire \data_p1[38]_i_1__1_n_0 ;
  wire \data_p1[39]_i_1__1_n_0 ;
  wire \data_p1[3]_i_1__2_n_0 ;
  wire \data_p1[40]_i_1__1_n_0 ;
  wire \data_p1[41]_i_1__1_n_0 ;
  wire \data_p1[42]_i_1__1_n_0 ;
  wire \data_p1[43]_i_1__1_n_0 ;
  wire \data_p1[44]_i_1__1_n_0 ;
  wire \data_p1[45]_i_1__1_n_0 ;
  wire \data_p1[46]_i_1__1_n_0 ;
  wire \data_p1[47]_i_1__1_n_0 ;
  wire \data_p1[48]_i_1__1_n_0 ;
  wire \data_p1[49]_i_1__1_n_0 ;
  wire \data_p1[4]_i_1__2_n_0 ;
  wire \data_p1[50]_i_1__1_n_0 ;
  wire \data_p1[51]_i_1__1_n_0 ;
  wire \data_p1[52]_i_1__1_n_0 ;
  wire \data_p1[53]_i_1__1_n_0 ;
  wire \data_p1[54]_i_1__1_n_0 ;
  wire \data_p1[55]_i_1__1_n_0 ;
  wire \data_p1[56]_i_1__1_n_0 ;
  wire \data_p1[57]_i_1__1_n_0 ;
  wire \data_p1[58]_i_1__1_n_0 ;
  wire \data_p1[59]_i_1__1_n_0 ;
  wire \data_p1[5]_i_1__2_n_0 ;
  wire \data_p1[60]_i_1__1_n_0 ;
  wire \data_p1[61]_i_1__1_n_0 ;
  wire \data_p1[62]_i_1__1_n_0 ;
  wire \data_p1[63]_i_2_n_0 ;
  wire \data_p1[64]_i_1_n_0 ;
  wire \data_p1[65]_i_1_n_0 ;
  wire \data_p1[66]_i_1__1_n_0 ;
  wire \data_p1[67]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__2_n_0 ;
  wire \data_p1[7]_i_1__2_n_0 ;
  wire \data_p1[8]_i_1__2_n_0 ;
  wire \data_p1[9]_i_1__2_n_0 ;
  wire [65:0]\data_p1_reg[67]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[64] ;
  wire \data_p2_reg_n_0_[65] ;
  wire \data_p2_reg_n_0_[66] ;
  wire \data_p2_reg_n_0_[67] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire if_empty_n_0;
  wire load_p1;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire [1:0]next_st__0;
  wire s_ready_t_i_1__3_n_0;
  wire [1:1]state;
  wire \state[0]_i_2_n_0 ;
  wire \state[0]_i_3 ;
  wire \state[1]_i_1__3_n_0 ;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'h00080F00)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(m_axi_gmem_AWREADY),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next_st__0[0]));
  LUT6 #(
    .INIT(64'h00008877FF008080)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(\aggressive_gen.rs_req_ready ),
        .I3(m_axi_gmem_AWREADY),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next_st__0[1]));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__2 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[10]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__2 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[11]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__2 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[12]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__2 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[13]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__2 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[14]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__2 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[15]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__2 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[16]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__2 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[17]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__2 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[18]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__2 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[19]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__2 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[20]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__2 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[21]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__2 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[22]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__2 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[23]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__2 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[24]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__2 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[25]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__2 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[26]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__2 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[27]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__2 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[28]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__2 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[29]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__2 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__2 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[30]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__2 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[31]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__2 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[32]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__1 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[33]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__1 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[34]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__1 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[33]),
        .O(\data_p1[35]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__1 
       (.I0(\data_p2_reg_n_0_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[34]),
        .O(\data_p1[36]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__1 
       (.I0(\data_p2_reg_n_0_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[35]),
        .O(\data_p1[37]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__1 
       (.I0(\data_p2_reg_n_0_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[36]),
        .O(\data_p1[38]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__1 
       (.I0(\data_p2_reg_n_0_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[37]),
        .O(\data_p1[39]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__2 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__1 
       (.I0(\data_p2_reg_n_0_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[38]),
        .O(\data_p1[40]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__1 
       (.I0(\data_p2_reg_n_0_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[39]),
        .O(\data_p1[41]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__1 
       (.I0(\data_p2_reg_n_0_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[40]),
        .O(\data_p1[42]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__1 
       (.I0(\data_p2_reg_n_0_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[41]),
        .O(\data_p1[43]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__1 
       (.I0(\data_p2_reg_n_0_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[42]),
        .O(\data_p1[44]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__1 
       (.I0(\data_p2_reg_n_0_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[43]),
        .O(\data_p1[45]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__1 
       (.I0(\data_p2_reg_n_0_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[44]),
        .O(\data_p1[46]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__1 
       (.I0(\data_p2_reg_n_0_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[45]),
        .O(\data_p1[47]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__1 
       (.I0(\data_p2_reg_n_0_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[46]),
        .O(\data_p1[48]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__1 
       (.I0(\data_p2_reg_n_0_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[47]),
        .O(\data_p1[49]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__2 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[4]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__1 
       (.I0(\data_p2_reg_n_0_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[48]),
        .O(\data_p1[50]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__1 
       (.I0(\data_p2_reg_n_0_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[49]),
        .O(\data_p1[51]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__1 
       (.I0(\data_p2_reg_n_0_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[50]),
        .O(\data_p1[52]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__1 
       (.I0(\data_p2_reg_n_0_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[51]),
        .O(\data_p1[53]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__1 
       (.I0(\data_p2_reg_n_0_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[52]),
        .O(\data_p1[54]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__1 
       (.I0(\data_p2_reg_n_0_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[53]),
        .O(\data_p1[55]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__1 
       (.I0(\data_p2_reg_n_0_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[54]),
        .O(\data_p1[56]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__1 
       (.I0(\data_p2_reg_n_0_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[55]),
        .O(\data_p1[57]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__1 
       (.I0(\data_p2_reg_n_0_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[56]),
        .O(\data_p1[58]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__1 
       (.I0(\data_p2_reg_n_0_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[57]),
        .O(\data_p1[59]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__2 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[5]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__1 
       (.I0(\data_p2_reg_n_0_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[58]),
        .O(\data_p1[60]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__1 
       (.I0(\data_p2_reg_n_0_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[59]),
        .O(\data_p1[61]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__1 
       (.I0(\data_p2_reg_n_0_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[60]),
        .O(\data_p1[62]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h08F80008)) 
    \data_p1[63]_i_1__1 
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(m_axi_gmem_AWREADY),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[61]),
        .O(\data_p1[63]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1 
       (.I0(\data_p2_reg_n_0_[64] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[62]),
        .O(\data_p1[64]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1 
       (.I0(\data_p2_reg_n_0_[65] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[63]),
        .O(\data_p1[65]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1__1 
       (.I0(\data_p2_reg_n_0_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[64]),
        .O(\data_p1[66]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1__0 
       (.I0(\data_p2_reg_n_0_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[65]),
        .O(\data_p1[67]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__2 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[6]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__2 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[7]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__2 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[8]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__2 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[9]_i_1__2_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_0 ),
        .Q(\data_p1_reg[67]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(\data_p2_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(\data_p2_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(D[64]),
        .Q(\data_p2_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(D[65]),
        .Q(\data_p2_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00FFF0F700FFFF)) 
    s_ready_t_i_1__3
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(m_axi_gmem_AWREADY),
        .I3(\aggressive_gen.rs_req_ready ),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__3_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__3_n_0),
        .Q(\aggressive_gen.rs_req_ready ),
        .R(SR));
  LUT6 #(
    .INIT(64'h8F8FFFFF80008000)) 
    \state[0]_i_2 
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(state),
        .I3(\aggressive_gen.rs_req_ready ),
        .I4(m_axi_gmem_AWREADY),
        .I5(m_axi_gmem_AWVALID),
        .O(\state[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \state[0]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\state[0]_i_3 ),
        .O(\aggressive_gen.last_cnt_reg[2] ));
  LUT5 #(
    .INIT(32'hFFFF7F0F)) 
    \state[1]_i_1__3 
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(m_axi_gmem_AWVALID),
        .I3(state),
        .I4(m_axi_gmem_AWREADY),
        .O(\state[1]_i_1__3_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_2_n_0 ),
        .Q(m_axi_gmem_AWVALID),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_reg_slice" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_reg_slice__parameterized6
   (s_ready_t_reg_0,
    Q,
    SR,
    ap_clk,
    p_17_in,
    m_axi_gmem_BVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input p_17_in;
  input m_axi_gmem_BVALID;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem_BVALID;
  wire [1:0]next_st__0;
  wire p_17_in;
  wire s_ready_t_i_1__2_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(m_axi_gmem_BVALID),
        .I1(p_17_in),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next_st__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(s_ready_t_reg_0),
        .I1(p_17_in),
        .I2(m_axi_gmem_BVALID),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next_st__0[1]));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__2
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem_BVALID),
        .I2(p_17_in),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__2_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__2 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(p_17_in),
        .I3(m_axi_gmem_BVALID),
        .I4(Q),
        .O(\state[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__1 
       (.I0(Q),
        .I1(state),
        .I2(p_17_in),
        .I3(m_axi_gmem_BVALID),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_srl" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_srl
   (re,
    we,
    we_1,
    if_din,
    \fifo_depth_gt1_gen.dout_reg[92]_0 ,
    S,
    \fifo_depth_gt1_gen.dout_reg[70]_0 ,
    \fifo_depth_gt1_gen.dout_reg[66]_0 ,
    \fifo_depth_gt1_gen.dout_reg[78]_0 ,
    \fifo_depth_gt1_gen.dout_reg[82]_0 ,
    \fifo_depth_gt1_gen.dout_reg[86]_0 ,
    \fifo_depth_gt1_gen.dout_reg[90]_0 ,
    \fifo_depth_gt1_gen.dout_reg[93]_0 ,
    tmp_valid_reg,
    if_full_n,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    tmp_valid_reg_0,
    AWREADY_Dummy,
    \fifo_depth_gt1_gen.dout_reg[0]_1 ,
    Q,
    \fifo_depth_gt1_gen.dout_reg[95]_0 ,
    \fifo_depth_gt1_gen.dout_reg[95]_1 ,
    raddr,
    ap_clk,
    SR);
  output re;
  output we;
  output we_1;
  output if_din;
  output [90:0]\fifo_depth_gt1_gen.dout_reg[92]_0 ;
  output [3:0]S;
  output [3:0]\fifo_depth_gt1_gen.dout_reg[70]_0 ;
  output [2:0]\fifo_depth_gt1_gen.dout_reg[66]_0 ;
  output [3:0]\fifo_depth_gt1_gen.dout_reg[78]_0 ;
  output [3:0]\fifo_depth_gt1_gen.dout_reg[82]_0 ;
  output [3:0]\fifo_depth_gt1_gen.dout_reg[86]_0 ;
  output [3:0]\fifo_depth_gt1_gen.dout_reg[90]_0 ;
  output [2:0]\fifo_depth_gt1_gen.dout_reg[93]_0 ;
  output tmp_valid_reg;
  input if_full_n;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input tmp_valid_reg_0;
  input AWREADY_Dummy;
  input \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  input [0:0]Q;
  input \fifo_depth_gt1_gen.dout_reg[95]_0 ;
  input [93:0]\fifo_depth_gt1_gen.dout_reg[95]_1 ;
  input [1:0]raddr;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  wire [2:0]\fifo_depth_gt1_gen.dout_reg[66]_0 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[70]_0 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[78]_0 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[82]_0 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[86]_0 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[90]_0 ;
  wire [90:0]\fifo_depth_gt1_gen.dout_reg[92]_0 ;
  wire [2:0]\fifo_depth_gt1_gen.dout_reg[93]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[95]_0 ;
  wire [93:0]\fifo_depth_gt1_gen.dout_reg[95]_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_10_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_5_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_7_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_8_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_9_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][10]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][11]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][12]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][13]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][14]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][15]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][16]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][17]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][18]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][19]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][1]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][20]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][21]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][22]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][23]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][24]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][25]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][26]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][27]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][28]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][29]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][2]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][30]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][31]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][32]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][33]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][34]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][35]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][36]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][37]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][38]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][39]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][3]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][40]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][41]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][42]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][43]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][44]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][45]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][46]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][47]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][48]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][49]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][4]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][50]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][51]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][52]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][53]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][54]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][55]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][56]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][57]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][58]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][59]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][5]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][60]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][61]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][65]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][66]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][67]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][68]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][69]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][6]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][70]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][71]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][72]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][73]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][74]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][75]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][76]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][77]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][78]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][79]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][7]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][80]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][81]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][82]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][83]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][84]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][85]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][86]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][87]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][88]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][89]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][8]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][90]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][91]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][92]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][93]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][94]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][95]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][9]_srl4_n_0 ;
  wire if_din;
  wire if_din14_in;
  wire if_full_n;
  wire [1:0]raddr;
  wire re;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;
  wire we;
  wire we_1;
  wire [31:29]wreq_len;

  LUT5 #(
    .INIT(32'hBB3B0000)) 
    \fifo_depth_gt1_gen.dout[95]_i_1 
       (.I0(if_full_n),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I2(tmp_valid_reg_0),
        .I3(AWREADY_Dummy),
        .I4(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [0]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[10] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][10]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [10]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[11] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][11]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [11]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[12] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][12]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [12]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[13] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][13]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [13]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[14] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][14]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [14]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[15] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][15]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [15]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[16] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][16]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [16]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[17] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][17]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [17]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[18] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][18]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [18]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[19] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][19]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [19]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[1] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][1]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [1]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[20] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][20]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [20]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[21] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][21]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [21]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[22] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][22]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [22]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[23] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][23]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [23]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[24] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][24]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [24]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[25] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][25]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [25]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[26] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][26]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [26]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[27] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][27]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [27]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[28] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][28]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [28]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[29] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][29]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [29]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[2] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][2]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [2]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[30] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][30]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [30]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[31] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][31]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [31]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[32] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][32]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [32]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[33] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][33]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [33]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[34] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][34]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [34]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[35] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][35]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [35]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[36] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][36]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [36]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[37] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][37]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [37]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[38] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][38]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [38]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[39] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][39]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [39]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[3] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][3]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [3]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[40] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][40]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [40]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[41] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][41]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [41]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[42] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][42]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [42]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[43] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][43]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [43]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[44] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][44]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [44]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[45] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][45]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [45]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[46] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][46]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [46]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[47] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][47]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [47]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[48] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][48]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [48]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[49] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][49]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [49]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[4] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][4]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [4]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[50] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][50]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [50]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[51] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][51]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [51]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[52] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][52]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [52]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[53] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][53]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [53]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[54] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][54]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [54]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[55] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][55]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [55]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[56] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][56]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [56]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[57] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][57]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [57]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[58] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][58]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [58]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[59] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][59]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [59]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[5] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][5]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [5]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[60] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][60]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [60]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[61] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][61]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [61]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[64] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [62]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[65] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][65]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [63]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[66] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][66]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [64]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[67] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][67]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [65]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[68] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][68]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [66]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[69] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][69]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [67]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[6] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][6]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [6]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[70] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][70]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [68]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[71] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][71]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [69]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[72] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][72]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [70]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[73] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][73]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [71]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[74] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][74]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [72]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[75] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][75]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [73]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[76] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][76]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [74]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[77] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][77]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [75]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[78] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][78]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [76]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[79] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][79]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [77]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[7] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][7]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [7]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[80] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][80]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [78]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[81] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][81]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [79]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[82] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][82]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [80]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[83] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][83]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [81]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[84] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][84]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [82]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[85] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][85]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [83]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[86] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][86]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [84]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[87] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][87]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [85]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[88] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][88]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [86]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[89] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][89]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [87]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[8] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][8]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [8]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[90] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][90]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [88]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[91] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][91]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [89]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[92] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][92]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [90]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[93] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][93]_srl4_n_0 ),
        .Q(wreq_len[29]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[94] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][94]_srl4_n_0 ),
        .Q(wreq_len[30]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[95] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][95]_srl4_n_0 ),
        .Q(wreq_len[31]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[9] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][9]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hB000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1 
       (.I0(AWREADY_Dummy),
        .I1(tmp_valid_reg_0),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I3(if_full_n),
        .O(we));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_10 
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [82]),
        .I1(\fifo_depth_gt1_gen.dout_reg[92]_0 [83]),
        .I2(\fifo_depth_gt1_gen.dout_reg[92]_0 [84]),
        .I3(\fifo_depth_gt1_gen.dout_reg[92]_0 [85]),
        .O(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2 
       (.I0(if_din14_in),
        .I1(wreq_len[31]),
        .O(if_din));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3 
       (.I0(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_4_n_0 ),
        .I1(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_5_n_0 ),
        .I2(\fifo_depth_gt1_gen.dout_reg[92]_0 [68]),
        .I3(\fifo_depth_gt1_gen.dout_reg[92]_0 [69]),
        .I4(\fifo_depth_gt1_gen.dout_reg[92]_0 [70]),
        .I5(\fifo_depth_gt1_gen.dout_reg[92]_0 [71]),
        .O(if_din14_in));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_4 
       (.I0(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_6_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[92]_0 [67]),
        .I2(\fifo_depth_gt1_gen.dout_reg[92]_0 [66]),
        .I3(\fifo_depth_gt1_gen.dout_reg[92]_0 [65]),
        .I4(\fifo_depth_gt1_gen.dout_reg[92]_0 [64]),
        .O(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_5 
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [76]),
        .I1(\fifo_depth_gt1_gen.dout_reg[92]_0 [77]),
        .I2(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_7_n_0 ),
        .I3(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_8_n_0 ),
        .I4(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_9_n_0 ),
        .I5(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_10_n_0 ),
        .O(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_6 
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [75]),
        .I1(\fifo_depth_gt1_gen.dout_reg[92]_0 [74]),
        .I2(\fifo_depth_gt1_gen.dout_reg[92]_0 [73]),
        .I3(\fifo_depth_gt1_gen.dout_reg[92]_0 [72]),
        .I4(\fifo_depth_gt1_gen.dout_reg[92]_0 [62]),
        .I5(\fifo_depth_gt1_gen.dout_reg[92]_0 [63]),
        .O(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_7 
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [86]),
        .I1(\fifo_depth_gt1_gen.dout_reg[92]_0 [87]),
        .I2(\fifo_depth_gt1_gen.dout_reg[92]_0 [88]),
        .I3(\fifo_depth_gt1_gen.dout_reg[92]_0 [89]),
        .O(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_8 
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [90]),
        .I1(wreq_len[29]),
        .I2(wreq_len[31]),
        .I3(wreq_len[30]),
        .O(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_9 
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [78]),
        .I1(\fifo_depth_gt1_gen.dout_reg[92]_0 [79]),
        .I2(\fifo_depth_gt1_gen.dout_reg[92]_0 [80]),
        .I3(\fifo_depth_gt1_gen.dout_reg[92]_0 [81]),
        .O(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_9_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_1__0 
       (.I0(Q),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_0 ),
        .O(we_1));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][10]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [10]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][10]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][11]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [11]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][11]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][12]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [12]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][12]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][13]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [13]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][13]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][14]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [14]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][14]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][15]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [15]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][15]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][16]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [16]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][16]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][17]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [17]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][17]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][18]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [18]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][18]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][19]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [19]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][19]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][1]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][1]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][20]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [20]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][20]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][21]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [21]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][21]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][22]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [22]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][22]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][23]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [23]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][23]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][24]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [24]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][24]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][25]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [25]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][25]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][26]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [26]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][26]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][27]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [27]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][27]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][28]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [28]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][28]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][29]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [29]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][29]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][2]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [2]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][2]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][30]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [30]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][30]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][31]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [31]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][31]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][32]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [32]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][32]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][33]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [33]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][33]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][34]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [34]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][34]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][35]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [35]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][35]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][36]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [36]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][36]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][37]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [37]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][37]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][38]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [38]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][38]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][39]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [39]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][39]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][3]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [3]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][3]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][40]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [40]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][40]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][41]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [41]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][41]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][42]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [42]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][42]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][43]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [43]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][43]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][44]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [44]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][44]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][45]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [45]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][45]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][46]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [46]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][46]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][47]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [47]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][47]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][48]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [48]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][48]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][49]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [49]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][49]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][4]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [4]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][4]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][50]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [50]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][50]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][51]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [51]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][51]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][52]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [52]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][52]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][53]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [53]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][53]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][54]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [54]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][54]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][55]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [55]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][55]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][56]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [56]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][56]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][57]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [57]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][57]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][58]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [58]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][58]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][59]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [59]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][59]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][5]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [5]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][5]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][60]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [60]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][60]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][61]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [61]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][61]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [62]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][65]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][65]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [63]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][65]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][66]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][66]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [64]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][66]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][67]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][67]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [65]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][67]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][68]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][68]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [66]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][68]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][69]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][69]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [67]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][69]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][6]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [6]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][6]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][70]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][70]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [68]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][70]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][71]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][71]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [69]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][71]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][72]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][72]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [70]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][72]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][73]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][73]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [71]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][73]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][74]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][74]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [72]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][74]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][75]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][75]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [73]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][75]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][76]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][76]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [74]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][76]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][77]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][77]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [75]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][77]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][78]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][78]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [76]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][78]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][79]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][79]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [77]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][79]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][7]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [7]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][7]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][80]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][80]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [78]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][80]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][81]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][81]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [79]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][81]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][82]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][82]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [80]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][82]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][83]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][83]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [81]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][83]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][84]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][84]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [82]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][84]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][85]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][85]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [83]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][85]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][86]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][86]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [84]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][86]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][87]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][87]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [85]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][87]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][88]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][88]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [86]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][88]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][89]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][89]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [87]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][89]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][8]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [8]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][8]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][90]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][90]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [88]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][90]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][91]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][91]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [89]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][91]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][92]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][92]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [90]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][92]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][93]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][93]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [91]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][93]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][94]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][94]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [92]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][94]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][95]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][95]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [93]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][95]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][9]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[95]_1 [9]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][9]_srl4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_1
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [68]),
        .O(\fifo_depth_gt1_gen.dout_reg[70]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_2
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [67]),
        .O(\fifo_depth_gt1_gen.dout_reg[70]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_3
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [66]),
        .O(\fifo_depth_gt1_gen.dout_reg[70]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_4
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [65]),
        .O(\fifo_depth_gt1_gen.dout_reg[70]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_1
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [72]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_2
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [71]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_3
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [70]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_4
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [69]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__2_i_1
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [76]),
        .O(\fifo_depth_gt1_gen.dout_reg[78]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__2_i_2
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [75]),
        .O(\fifo_depth_gt1_gen.dout_reg[78]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__2_i_3
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [74]),
        .O(\fifo_depth_gt1_gen.dout_reg[78]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__2_i_4
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [73]),
        .O(\fifo_depth_gt1_gen.dout_reg[78]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__3_i_1
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [80]),
        .O(\fifo_depth_gt1_gen.dout_reg[82]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__3_i_2
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [79]),
        .O(\fifo_depth_gt1_gen.dout_reg[82]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__3_i_3
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [78]),
        .O(\fifo_depth_gt1_gen.dout_reg[82]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__3_i_4
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [77]),
        .O(\fifo_depth_gt1_gen.dout_reg[82]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__4_i_1
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [84]),
        .O(\fifo_depth_gt1_gen.dout_reg[86]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__4_i_2
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [83]),
        .O(\fifo_depth_gt1_gen.dout_reg[86]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__4_i_3
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [82]),
        .O(\fifo_depth_gt1_gen.dout_reg[86]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__4_i_4
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [81]),
        .O(\fifo_depth_gt1_gen.dout_reg[86]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__5_i_1
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [88]),
        .O(\fifo_depth_gt1_gen.dout_reg[90]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__5_i_2
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [87]),
        .O(\fifo_depth_gt1_gen.dout_reg[90]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__5_i_3
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [86]),
        .O(\fifo_depth_gt1_gen.dout_reg[90]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__5_i_4
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [85]),
        .O(\fifo_depth_gt1_gen.dout_reg[90]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__6_i_1
       (.I0(wreq_len[29]),
        .O(\fifo_depth_gt1_gen.dout_reg[93]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__6_i_2
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [90]),
        .O(\fifo_depth_gt1_gen.dout_reg[93]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__6_i_3
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [89]),
        .O(\fifo_depth_gt1_gen.dout_reg[93]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_1__0
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [64]),
        .O(\fifo_depth_gt1_gen.dout_reg[66]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_2
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [63]),
        .O(\fifo_depth_gt1_gen.dout_reg[66]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_3
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [62]),
        .O(\fifo_depth_gt1_gen.dout_reg[66]_0 [0]));
  LUT6 #(
    .INIT(64'h0000A000CCCCECCC)) 
    tmp_valid_i_1__0
       (.I0(if_din14_in),
        .I1(tmp_valid_reg_0),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I3(if_full_n),
        .I4(wreq_len[31]),
        .I5(AWREADY_Dummy),
        .O(tmp_valid_reg));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_srl" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_srl_4
   (we,
    re,
    S,
    \fifo_depth_gt1_gen.dout_reg[64]_0 ,
    \fifo_depth_gt1_gen.dout_reg[64]_1 ,
    gmem_ARREADY,
    grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_ARVALID,
    Q,
    CO,
    tmp_valid_reg,
    ARREADY_Dummy,
    if_empty_n,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    in,
    raddr,
    ap_clk,
    SR);
  output we;
  output re;
  output [0:0]S;
  output [62:0]\fifo_depth_gt1_gen.dout_reg[64]_0 ;
  output \fifo_depth_gt1_gen.dout_reg[64]_1 ;
  input gmem_ARREADY;
  input grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_ARVALID;
  input [1:0]Q;
  input [0:0]CO;
  input tmp_valid_reg;
  input ARREADY_Dummy;
  input if_empty_n;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input [61:0]in;
  input [1:0]raddr;
  input ap_clk;
  input [0:0]SR;

  wire ARREADY_Dummy;
  wire [0:0]CO;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire [62:0]\fifo_depth_gt1_gen.dout_reg[64]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[64]_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][10]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][11]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][12]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][13]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][14]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][15]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][16]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][17]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][18]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][19]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][1]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][20]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][21]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][22]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][23]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][24]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][25]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][26]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][27]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][28]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][29]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][2]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][30]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][31]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][32]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][33]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][34]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][35]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][36]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][37]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][38]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][39]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][3]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][40]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][41]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][42]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][43]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][44]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][45]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][46]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][47]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][48]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][49]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][4]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][50]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][51]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][52]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][53]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][54]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][55]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][56]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][57]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][58]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][59]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][5]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][60]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][61]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][6]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][7]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][8]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][9]_srl4_n_0 ;
  wire gmem_ARREADY;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_ARVALID;
  wire if_empty_n;
  wire [61:0]in;
  wire [1:0]raddr;
  wire re;
  wire tmp_valid_reg;
  wire we;

  LUT4 #(
    .INIT(16'hDF00)) 
    \fifo_depth_gt1_gen.dout[64]_i_1 
       (.I0(tmp_valid_reg),
        .I1(ARREADY_Dummy),
        .I2(if_empty_n),
        .I3(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [0]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[10] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][10]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [10]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[11] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][11]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [11]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[12] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][12]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [12]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[13] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][13]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [13]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[14] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][14]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [14]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[15] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][15]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [15]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[16] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][16]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [16]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[17] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][17]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [17]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[18] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][18]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [18]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[19] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][19]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [19]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[1] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][1]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [1]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[20] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][20]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [20]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[21] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][21]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [21]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[22] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][22]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [22]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[23] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][23]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [23]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[24] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][24]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [24]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[25] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][25]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [25]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[26] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][26]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [26]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[27] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][27]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [27]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[28] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][28]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [28]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[29] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][29]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [29]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[2] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][2]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [2]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[30] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][30]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [30]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[31] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][31]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [31]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[32] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][32]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [32]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[33] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][33]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [33]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[34] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][34]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [34]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[35] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][35]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [35]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[36] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][36]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [36]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[37] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][37]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [37]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[38] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][38]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [38]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[39] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][39]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [39]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[3] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][3]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [3]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[40] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][40]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [40]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[41] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][41]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [41]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[42] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][42]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [42]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[43] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][43]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [43]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[44] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][44]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [44]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[45] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][45]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [45]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[46] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][46]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [46]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[47] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][47]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [47]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[48] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][48]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [48]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[49] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][49]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [49]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[4] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][4]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [4]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[50] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][50]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [50]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[51] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][51]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [51]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[52] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][52]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [52]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[53] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][53]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [53]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[54] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][54]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [54]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[55] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][55]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [55]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[56] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][56]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [56]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[57] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][57]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [57]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[58] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][58]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [58]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[59] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][59]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [59]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[5] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][5]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [5]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[60] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][60]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [60]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[61] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][61]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [61]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[64] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [62]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[6] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][6]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [6]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[7] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][7]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [7]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[8] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][8]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [8]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[9] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][9]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_0 [9]),
        .R(SR));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_n_0 ));
  LUT5 #(
    .INIT(32'h88888000)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_1 
       (.I0(gmem_ARREADY),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_m_axi_gmem_ARVALID),
        .I2(Q[0]),
        .I3(CO),
        .I4(Q[1]),
        .O(we));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][10]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][10]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][11]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][11]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][12]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][12]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][13]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][13]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][14]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][14]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][15]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][15]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][16]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][16]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][17]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][17]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][18]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][18]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][19]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][19]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][1]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][1]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][20]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][20]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][21]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][21]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][22]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][22]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][23]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][23]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][24]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][24]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][25]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][25]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][26]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][26]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][27]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][27]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][28]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][28]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][29]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][29]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][2]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][2]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][30]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][30]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][31]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][31]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][32]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][32]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][33]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][33]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][34]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][34]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][35]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][35]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][36]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][36]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][37]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][37]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][38]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][38]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][39]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][39]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][3]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][3]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][40]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][40]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][41]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][41]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][42]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][42]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][43]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][43]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][44]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][44]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][45]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][45]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][46]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][46]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][47]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][47]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][48]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][48]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][49]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][49]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][4]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][4]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][50]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][50]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][51]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][51]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][52]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][52]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][53]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][53]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][54]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][54]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][55]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][55]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][56]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][56]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][57]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][57]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][58]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][58]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][59]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][59]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][5]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][5]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][60]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][60]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][61]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][61]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][6]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][6]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][7]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][7]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][8]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][8]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][9]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][9]_srl4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_1
       (.I0(\fifo_depth_gt1_gen.dout_reg[64]_0 [62]),
        .O(S));
  LUT4 #(
    .INIT(16'hA0EC)) 
    tmp_valid_i_1
       (.I0(\fifo_depth_gt1_gen.dout_reg[64]_0 [62]),
        .I1(tmp_valid_reg),
        .I2(if_empty_n),
        .I3(ARREADY_Dummy),
        .O(\fifo_depth_gt1_gen.dout_reg[64]_1 ));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_srl" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_srl__parameterized1
   (\fifo_depth_gt1_gen.dout_reg[0]_0 ,
    E,
    \fifo_depth_gt1_gen.full_n_reg ,
    \fifo_depth_gt1_gen.mOutPtr_reg[1] ,
    D,
    \fifo_srl_gen.raddr_reg[1] ,
    \fifo_depth_gt1_gen.empty_n_reg ,
    we,
    p_17_in,
    \fifo_depth_gt1_gen.empty_n_reg_0 ,
    we_0,
    if_din,
    Q,
    ap_clk,
    SR,
    \fifo_srl_gen.raddr_reg[0] ,
    if_empty_n,
    \fifo_depth_gt1_gen.mOutPtr_reg[0] ,
    AWREADY_Dummy,
    \fifo_depth_gt1_gen.empty_n_reg_1 ,
    dout_vld_reg,
    \fifo_srl_gen.raddr1__1 ,
    \fifo_srl_gen.raddr_reg[0]_0 ,
    dout_vld_reg_0,
    wrsp_valid,
    last_resp,
    dout_vld_reg_1,
    need_wrsp);
  output \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  output [0:0]E;
  output \fifo_depth_gt1_gen.full_n_reg ;
  output \fifo_depth_gt1_gen.mOutPtr_reg[1] ;
  output [3:0]D;
  output [2:0]\fifo_srl_gen.raddr_reg[1] ;
  output [0:0]\fifo_depth_gt1_gen.empty_n_reg ;
  output we;
  output p_17_in;
  output \fifo_depth_gt1_gen.empty_n_reg_0 ;
  input we_0;
  input if_din;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input \fifo_srl_gen.raddr_reg[0] ;
  input if_empty_n;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  input AWREADY_Dummy;
  input [4:0]\fifo_depth_gt1_gen.empty_n_reg_1 ;
  input dout_vld_reg;
  input \fifo_srl_gen.raddr1__1 ;
  input [0:0]\fifo_srl_gen.raddr_reg[0]_0 ;
  input dout_vld_reg_0;
  input wrsp_valid;
  input last_resp;
  input [0:0]dout_vld_reg_1;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire [0:0]\fifo_depth_gt1_gen.empty_n_reg ;
  wire \fifo_depth_gt1_gen.empty_n_reg_0 ;
  wire [4:0]\fifo_depth_gt1_gen.empty_n_reg_1 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__0_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[1] ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire \fifo_srl_gen.raddr1__1 ;
  wire \fifo_srl_gen.raddr_reg[0] ;
  wire [0:0]\fifo_srl_gen.raddr_reg[0]_0 ;
  wire [2:0]\fifo_srl_gen.raddr_reg[1] ;
  wire if_din;
  wire if_empty_n;
  wire last_resp;
  wire need_wrsp;
  wire p_17_in;
  wire pop__1;
  wire re;
  wire we;
  wire we_0;
  wire wrsp_valid;

  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__3
       (.I0(dout_vld_reg),
        .I1(dout_vld_reg_1),
        .I2(last_resp),
        .I3(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I4(wrsp_valid),
        .I5(dout_vld_reg_0),
        .O(\fifo_depth_gt1_gen.empty_n_reg_0 ));
  LUT6 #(
    .INIT(64'hBB3B3B3B00000000)) 
    \fifo_depth_gt1_gen.dout[0]_i_1__0 
       (.I0(dout_vld_reg_0),
        .I1(wrsp_valid),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I3(last_resp),
        .I4(dout_vld_reg_1),
        .I5(dout_vld_reg),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'h6A6AAA6A)) 
    \fifo_depth_gt1_gen.empty_n_i_1__3 
       (.I0(re),
        .I1(\fifo_srl_gen.raddr_reg[0] ),
        .I2(if_empty_n),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg[0] ),
        .I4(AWREADY_Dummy),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \fifo_depth_gt1_gen.empty_n_i_2__2 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_1 [1]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_1 [0]),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_1 [3]),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_1 [2]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_1 [4]),
        .O(\fifo_depth_gt1_gen.mOutPtr_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'h00008808)) 
    \fifo_depth_gt1_gen.empty_n_i_3__0 
       (.I0(\fifo_srl_gen.raddr_reg[0] ),
        .I1(if_empty_n),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[0] ),
        .I3(AWREADY_Dummy),
        .I4(re),
        .O(pop__1));
  LUT6 #(
    .INIT(64'h77F7880800000000)) 
    \fifo_depth_gt1_gen.full_n_i_1__3 
       (.I0(\fifo_srl_gen.raddr_reg[0] ),
        .I1(if_empty_n),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[0] ),
        .I3(AWREADY_Dummy),
        .I4(re),
        .I5(\fifo_depth_gt1_gen.full_n_i_2__0_n_0 ),
        .O(\fifo_depth_gt1_gen.full_n_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \fifo_depth_gt1_gen.full_n_i_2__0 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_1 [1]),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_1 [3]),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_1 [2]),
        .I4(\fifo_depth_gt1_gen.empty_n_reg_1 [4]),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_1 [0]),
        .O(\fifo_depth_gt1_gen.full_n_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__1 
       (.I0(pop__1),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_1 [1]),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_1 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__3 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_1 [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_1 [1]),
        .I2(pop__1),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_1 [2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__3 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_1 [1]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_1 [0]),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_1 [2]),
        .I3(pop__1),
        .I4(\fifo_depth_gt1_gen.empty_n_reg_1 [3]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h88080808)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_3 
       (.I0(dout_vld_reg_0),
        .I1(wrsp_valid),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I3(last_resp),
        .I4(dout_vld_reg_1),
        .O(we));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__1 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_1 [3]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_1 [1]),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_1 [0]),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_1 [2]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_1 [4]),
        .O(D[3]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(if_din),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \fifo_srl_gen.raddr[1]_i_1__0 
       (.I0(Q[0]),
        .I1(dout_vld_reg),
        .I2(pop__1),
        .I3(Q[1]),
        .O(\fifo_srl_gen.raddr_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \fifo_srl_gen.raddr[2]_i_1__0 
       (.I0(pop__1),
        .I1(dout_vld_reg),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\fifo_srl_gen.raddr_reg[1] [1]));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \fifo_srl_gen.raddr[3]_i_1__0 
       (.I0(\fifo_srl_gen.raddr1__1 ),
        .I1(dout_vld_reg),
        .I2(\fifo_srl_gen.raddr_reg[0]_0 ),
        .I3(\fifo_srl_gen.raddr_reg[0] ),
        .I4(re),
        .O(\fifo_depth_gt1_gen.empty_n_reg ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \fifo_srl_gen.raddr[3]_i_2__0 
       (.I0(Q[1]),
        .I1(pop__1),
        .I2(dout_vld_reg),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\fifo_srl_gen.raddr_reg[1] [2]));
  LUT4 #(
    .INIT(16'h8F00)) 
    s_ready_t_i_2
       (.I0(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I1(dout_vld_reg_0),
        .I2(last_resp),
        .I3(need_wrsp),
        .O(p_17_in));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_srl" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_srl__parameterized1_10
   (\could_multi_bursts.last_loop__10 ,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[5] ,
    din,
    Q,
    ap_clk,
    SR,
    re,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    \fifo_depth_gt1_gen.dout_reg[0]_1 ,
    m_axi_gmem_ARREADY,
    \fifo_depth_gt1_gen.dout_reg[0]_2 ,
    \fifo_depth_gt1_gen.dout_reg[0]_3 ,
    if_full_n,
    mem_reg,
    mem_reg_0);
  output \could_multi_bursts.last_loop__10 ;
  output \sect_len_buf_reg[8] ;
  output \sect_len_buf_reg[5] ;
  output [0:0]din;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input re;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input [5:0]\sect_len_buf_reg[9] ;
  input [5:0]\sect_len_buf_reg[9]_0 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  input m_axi_gmem_ARREADY;
  input \fifo_depth_gt1_gen.dout_reg[0]_2 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_3 ;
  input if_full_n;
  input mem_reg;
  input [0:0]mem_reg_0;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \could_multi_bursts.last_loop__10 ;
  wire [0:0]din;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_2 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire if_din;
  wire if_dout;
  wire if_full_n;
  wire m_axi_gmem_ARREADY;
  wire mem_reg;
  wire [0:0]mem_reg_0;
  wire re;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[8] ;
  wire [5:0]\sect_len_buf_reg[9] ;
  wire [5:0]\sect_len_buf_reg[9]_0 ;
  wire we_0;

  LUT2 #(
    .INIT(4'h8)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .O(\could_multi_bursts.last_loop__10 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .Q(if_dout),
        .R(SR));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_read/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_read/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(if_din),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'h8A000000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__0 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_2 ),
        .I3(\fifo_depth_gt1_gen.dout_reg[0]_3 ),
        .I4(if_full_n),
        .O(we_0));
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__0 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .O(if_din));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__0
       (.I0(mem_reg),
        .I1(if_dout),
        .I2(mem_reg_0),
        .O(din));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[9]_i_3 
       (.I0(\sect_len_buf_reg[9] [4]),
        .I1(\sect_len_buf_reg[9]_0 [4]),
        .I2(\sect_len_buf_reg[9] [3]),
        .I3(\sect_len_buf_reg[9]_0 [3]),
        .I4(\sect_len_buf_reg[9]_0 [5]),
        .I5(\sect_len_buf_reg[9] [5]),
        .O(\sect_len_buf_reg[8] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[9]_i_4 
       (.I0(\sect_len_buf_reg[9] [1]),
        .I1(\sect_len_buf_reg[9]_0 [1]),
        .I2(\sect_len_buf_reg[9] [0]),
        .I3(\sect_len_buf_reg[9]_0 [0]),
        .I4(\sect_len_buf_reg[9]_0 [2]),
        .I5(\sect_len_buf_reg[9] [2]),
        .O(\sect_len_buf_reg[5] ));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_srl" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_srl__parameterized1_6
   (last_resp,
    \fifo_depth_gt1_gen.full_n_reg ,
    E,
    \fifo_depth_gt1_gen.empty_n_reg ,
    sel,
    Q,
    ap_clk,
    SR,
    if_write,
    \fifo_srl_gen.raddr_reg[0] ,
    \fifo_depth_gt1_gen.full_n_reg_0 ,
    \fifo_srl_gen.raddr1__6 ,
    dout_vld_reg,
    wrsp_type,
    ursp_ready,
    dout_vld_reg_0,
    dout_vld_reg_1,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    \fifo_depth_gt1_gen.dout_reg[0]_1 ,
    \fifo_depth_gt1_gen.dout_reg[0]_2 );
  output last_resp;
  output \fifo_depth_gt1_gen.full_n_reg ;
  output [0:0]E;
  output \fifo_depth_gt1_gen.empty_n_reg ;
  input sel;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input if_write;
  input \fifo_srl_gen.raddr_reg[0] ;
  input \fifo_depth_gt1_gen.full_n_reg_0 ;
  input \fifo_srl_gen.raddr1__6 ;
  input dout_vld_reg;
  input wrsp_type;
  input ursp_ready;
  input [0:0]dout_vld_reg_0;
  input dout_vld_reg_1;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_2 ;

  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_2 ;
  wire \fifo_depth_gt1_gen.empty_n_reg ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire \fifo_srl_gen.raddr1__6 ;
  wire \fifo_srl_gen.raddr_reg[0] ;
  wire if_write;
  wire last_resp;
  wire re;
  wire sel;
  wire ursp_ready;
  wire wrsp_type;

  LUT6 #(
    .INIT(64'hAEAEEEAEEEAEEEAE)) 
    dout_vld_i_1__10
       (.I0(dout_vld_reg),
        .I1(dout_vld_reg_1),
        .I2(dout_vld_reg_0),
        .I3(last_resp),
        .I4(ursp_ready),
        .I5(wrsp_type),
        .O(\fifo_depth_gt1_gen.empty_n_reg ));
  LUT6 #(
    .INIT(64'h8F00FFFF00000000)) 
    \fifo_depth_gt1_gen.dout[0]_i_1__1 
       (.I0(wrsp_type),
        .I1(ursp_ready),
        .I2(last_resp),
        .I3(dout_vld_reg_0),
        .I4(dout_vld_reg_1),
        .I5(dout_vld_reg),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .Q(last_resp),
        .R(SR));
  LUT4 #(
    .INIT(16'h7800)) 
    \fifo_depth_gt1_gen.full_n_i_1__8 
       (.I0(if_write),
        .I1(\fifo_srl_gen.raddr_reg[0] ),
        .I2(re),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(\fifo_depth_gt1_gen.full_n_reg ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/fifo_resp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/fifo_resp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__3_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__3 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_2 ),
        .O(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \fifo_srl_gen.raddr[3]_i_1__2 
       (.I0(\fifo_srl_gen.raddr1__6 ),
        .I1(dout_vld_reg),
        .I2(if_write),
        .I3(\fifo_srl_gen.raddr_reg[0] ),
        .I4(re),
        .O(E));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_srl" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_srl__parameterized5
   (E,
    full_n0,
    empty_n,
    D,
    \fifo_srl_gen.raddr_reg[1] ,
    \fifo_depth_gt1_gen.empty_n_reg ,
    \sect_len_buf_reg[5] ,
    \sect_len_buf_reg[8] ,
    \fifo_depth_gt1_gen.empty_n_reg_0 ,
    WVALID_Dummy_reg,
    ap_rst_n_0,
    in,
    \fifo_srl_gen.raddr_reg[0] ,
    fifo_resp_ready,
    \fifo_depth_gt1_gen.mOutPtr_reg[0] ,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ,
    AWREADY_Dummy_0,
    sel,
    Q,
    \fifo_depth_gt1_gen.full_n_reg ,
    \fifo_srl_gen.raddr_reg[0]_0 ,
    dout_vld_reg,
    \fifo_depth_gt1_gen.dout_reg[3]_0 ,
    \fifo_srl_gen.raddr1__3 ,
    \fifo_depth_gt1_gen.dout_reg[3]_1 ,
    \fifo_depth_gt1_gen.dout[3]_i_2_0 ,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    out_TOP_WREADY,
    \could_multi_bursts.awlen_buf_reg[0] ,
    \could_multi_bursts.awlen_buf_reg[0]_0 ,
    WLAST_Dummy_reg_0,
    ap_rst_n,
    ap_clk,
    SR);
  output [0:0]E;
  output full_n0;
  output empty_n;
  output [3:0]D;
  output [2:0]\fifo_srl_gen.raddr_reg[1] ;
  output [0:0]\fifo_depth_gt1_gen.empty_n_reg ;
  output \sect_len_buf_reg[5] ;
  output \sect_len_buf_reg[8] ;
  output \fifo_depth_gt1_gen.empty_n_reg_0 ;
  output WVALID_Dummy_reg;
  output [0:0]ap_rst_n_0;
  output [3:0]in;
  input \fifo_srl_gen.raddr_reg[0] ;
  input fifo_resp_ready;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  input AWREADY_Dummy_0;
  input sel;
  input [4:0]Q;
  input \fifo_depth_gt1_gen.full_n_reg ;
  input \fifo_srl_gen.raddr_reg[0]_0 ;
  input dout_vld_reg;
  input [3:0]\fifo_depth_gt1_gen.dout_reg[3]_0 ;
  input \fifo_srl_gen.raddr1__3 ;
  input \fifo_depth_gt1_gen.dout_reg[3]_1 ;
  input [7:0]\fifo_depth_gt1_gen.dout[3]_i_2_0 ;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input out_TOP_WREADY;
  input [9:0]\could_multi_bursts.awlen_buf_reg[0] ;
  input [5:0]\could_multi_bursts.awlen_buf_reg[0]_0 ;
  input WLAST_Dummy_reg_0;
  input ap_rst_n;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy_0;
  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [9:0]\could_multi_bursts.awlen_buf_reg[0] ;
  wire [5:0]\could_multi_bursts.awlen_buf_reg[0]_0 ;
  wire dout_vld_reg;
  wire empty_n;
  wire [7:0]\fifo_depth_gt1_gen.dout[3]_i_2_0 ;
  wire \fifo_depth_gt1_gen.dout[3]_i_3_n_0 ;
  wire \fifo_depth_gt1_gen.dout[3]_i_4_n_0 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[3]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[3]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.dout_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.dout_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.dout_reg_n_0_[3] ;
  wire [0:0]\fifo_depth_gt1_gen.empty_n_reg ;
  wire \fifo_depth_gt1_gen.empty_n_reg_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ;
  wire fifo_resp_ready;
  wire \fifo_srl_gen.raddr1__3 ;
  wire \fifo_srl_gen.raddr_reg[0] ;
  wire \fifo_srl_gen.raddr_reg[0]_0 ;
  wire [2:0]\fifo_srl_gen.raddr_reg[1] ;
  wire full_n0;
  wire if_read22_out;
  wire [3:0]in;
  wire out_TOP_WREADY;
  wire pop__1;
  wire re_1;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[8] ;
  wire sel;

  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    WLAST_Dummy_i_1
       (.I0(if_read22_out),
        .I1(WLAST_Dummy_reg),
        .I2(out_TOP_WREADY),
        .I3(WLAST_Dummy_reg_0),
        .O(WVALID_Dummy_reg));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__7
       (.I0(dout_vld_reg),
        .I1(\fifo_depth_gt1_gen.dout_reg[3]_1 ),
        .I2(if_read22_out),
        .O(\fifo_depth_gt1_gen.empty_n_reg_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \fifo_depth_gt1_gen.dout[3]_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[3]_1 ),
        .I1(if_read22_out),
        .I2(dout_vld_reg),
        .O(re_1));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \fifo_depth_gt1_gen.dout[3]_i_2 
       (.I0(\fifo_depth_gt1_gen.dout[3]_i_3_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout[3]_i_2_0 [2]),
        .I2(\fifo_depth_gt1_gen.dout_reg_n_0_[2] ),
        .I3(\fifo_depth_gt1_gen.dout[3]_i_2_0 [1]),
        .I4(\fifo_depth_gt1_gen.dout_reg_n_0_[1] ),
        .I5(\fifo_depth_gt1_gen.dout[3]_i_4_n_0 ),
        .O(if_read22_out));
  LUT6 #(
    .INIT(64'h1000100000001000)) 
    \fifo_depth_gt1_gen.dout[3]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout[3]_i_2_0 [7]),
        .I1(\fifo_depth_gt1_gen.dout[3]_i_2_0 [6]),
        .I2(WVALID_Dummy),
        .I3(\fifo_depth_gt1_gen.dout_reg[3]_1 ),
        .I4(WLAST_Dummy_reg),
        .I5(out_TOP_WREADY),
        .O(\fifo_depth_gt1_gen.dout[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \fifo_depth_gt1_gen.dout[3]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.dout[3]_i_2_0 [3]),
        .I2(\fifo_depth_gt1_gen.dout_reg_n_0_[0] ),
        .I3(\fifo_depth_gt1_gen.dout[3]_i_2_0 [0]),
        .I4(\fifo_depth_gt1_gen.dout[3]_i_2_0 [4]),
        .I5(\fifo_depth_gt1_gen.dout[3]_i_2_0 [5]),
        .O(\fifo_depth_gt1_gen.dout[3]_i_4_n_0 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re_1),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg_n_0_[0] ),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[1] 
       (.C(ap_clk),
        .CE(re_1),
        .D(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg_n_0_[1] ),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[2] 
       (.C(ap_clk),
        .CE(re_1),
        .D(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg_n_0_[2] ),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[3] 
       (.C(ap_clk),
        .CE(re_1),
        .D(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg_n_0_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \fifo_depth_gt1_gen.empty_n_i_1__4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(pop__1),
        .I5(Q[4]),
        .O(empty_n));
  LUT6 #(
    .INIT(64'h6666666646666666)) 
    \fifo_depth_gt1_gen.full_n_i_1__4 
       (.I0(sel),
        .I1(re_1),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\fifo_depth_gt1_gen.full_n_reg ),
        .O(full_n0));
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__2 
       (.I0(re_1),
        .I1(\fifo_srl_gen.raddr_reg[0] ),
        .I2(\fifo_srl_gen.raddr_reg[0]_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(re_1),
        .I3(\fifo_srl_gen.raddr_reg[0] ),
        .I4(\fifo_srl_gen.raddr_reg[0]_0 ),
        .I5(Q[2]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(pop__1),
        .I4(Q[3]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h6AAA6AAAAAAA6AAA)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__2 
       (.I0(re_1),
        .I1(\fifo_srl_gen.raddr_reg[0] ),
        .I2(fifo_resp_ready),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg[0] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I5(AWREADY_Dummy_0),
        .O(E));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(pop__1),
        .I5(Q[4]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h08880808)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_3 
       (.I0(\fifo_srl_gen.raddr_reg[0]_0 ),
        .I1(\fifo_srl_gen.raddr_reg[0] ),
        .I2(dout_vld_reg),
        .I3(if_read22_out),
        .I4(\fifo_depth_gt1_gen.dout_reg[3]_1 ),
        .O(pop__1));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[3]_0 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[3]_0 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[3]_0 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[3]_0 [3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.awlen_buf_reg[0] [0]),
        .O(in[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0 
       (.I0(\could_multi_bursts.awlen_buf_reg[0] [8]),
        .I1(\could_multi_bursts.awlen_buf_reg[0]_0 [4]),
        .I2(\could_multi_bursts.awlen_buf_reg[0] [7]),
        .I3(\could_multi_bursts.awlen_buf_reg[0]_0 [3]),
        .I4(\could_multi_bursts.awlen_buf_reg[0]_0 [5]),
        .I5(\could_multi_bursts.awlen_buf_reg[0] [9]),
        .O(\sect_len_buf_reg[8] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_4__0 
       (.I0(\could_multi_bursts.awlen_buf_reg[0] [5]),
        .I1(\could_multi_bursts.awlen_buf_reg[0]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[0] [4]),
        .I3(\could_multi_bursts.awlen_buf_reg[0]_0 [0]),
        .I4(\could_multi_bursts.awlen_buf_reg[0]_0 [2]),
        .I5(\could_multi_bursts.awlen_buf_reg[0] [6]),
        .O(\sect_len_buf_reg[5] ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][1]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[3]_0 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[3]_0 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[3]_0 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[3]_0 [3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.awlen_buf_reg[0] [1]),
        .O(in[1]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[3]_0 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[3]_0 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[3]_0 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[3]_0 [3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1__0 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.awlen_buf_reg[0] [2]),
        .O(in[2]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][3]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[3]_0 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[3]_0 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[3]_0 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[3]_0 [3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.awlen_buf_reg[0] [3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \fifo_srl_gen.raddr[1]_i_1__1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[3]_0 [0]),
        .I1(dout_vld_reg),
        .I2(\fifo_srl_gen.raddr_reg[0]_0 ),
        .I3(\fifo_srl_gen.raddr_reg[0] ),
        .I4(re_1),
        .I5(\fifo_depth_gt1_gen.dout_reg[3]_0 [1]),
        .O(\fifo_srl_gen.raddr_reg[1] [0]));
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \fifo_srl_gen.raddr[2]_i_1__1 
       (.I0(pop__1),
        .I1(dout_vld_reg),
        .I2(\fifo_depth_gt1_gen.dout_reg[3]_0 [0]),
        .I3(\fifo_depth_gt1_gen.dout_reg[3]_0 [2]),
        .I4(\fifo_depth_gt1_gen.dout_reg[3]_0 [1]),
        .O(\fifo_srl_gen.raddr_reg[1] [1]));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \fifo_srl_gen.raddr[3]_i_1__1 
       (.I0(\fifo_srl_gen.raddr1__3 ),
        .I1(dout_vld_reg),
        .I2(\fifo_srl_gen.raddr_reg[0]_0 ),
        .I3(\fifo_srl_gen.raddr_reg[0] ),
        .I4(re_1),
        .O(\fifo_depth_gt1_gen.empty_n_reg ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \fifo_srl_gen.raddr[3]_i_2__1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[3]_0 [1]),
        .I1(pop__1),
        .I2(dout_vld_reg),
        .I3(\fifo_depth_gt1_gen.dout_reg[3]_0 [0]),
        .I4(\fifo_depth_gt1_gen.dout_reg[3]_0 [3]),
        .I5(\fifo_depth_gt1_gen.dout_reg[3]_0 [2]),
        .O(\fifo_srl_gen.raddr_reg[1] [2]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \len_cnt[7]_i_1 
       (.I0(if_read22_out),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_srl" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_srl__parameterized7
   (sel,
    re,
    we,
    SR,
    \fifo_depth_gt1_gen.dout_reg[67]_0 ,
    \fifo_depth_gt1_gen.dout_reg[0] ,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    \fifo_depth_gt1_gen.dout_reg[0]_1 ,
    fifo_resp_ready,
    if_full_n,
    \aggressive_gen.req_en ,
    \aggressive_gen.rs_req_ready ,
    \fifo_depth_gt1_gen.dout_reg[2]_0 ,
    \fifo_depth_gt1_gen.dout_reg[2]_1 ,
    ap_rst_n,
    in,
    Q,
    ap_clk);
  output sel;
  output re;
  output we;
  output [0:0]SR;
  output [65:0]\fifo_depth_gt1_gen.dout_reg[67]_0 ;
  input \fifo_depth_gt1_gen.dout_reg[0] ;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  input fifo_resp_ready;
  input if_full_n;
  input \aggressive_gen.req_en ;
  input \aggressive_gen.rs_req_ready ;
  input \fifo_depth_gt1_gen.dout_reg[2]_0 ;
  input \fifo_depth_gt1_gen.dout_reg[2]_1 ;
  input ap_rst_n;
  input [65:0]in;
  input [3:0]Q;
  input ap_clk;

  wire [3:0]Q;
  wire [0:0]SR;
  wire \aggressive_gen.req_en ;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire ap_rst_n;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg[2]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[2]_1 ;
  wire [65:0]\fifo_depth_gt1_gen.dout_reg[67]_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][37]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][38]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][39]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][40]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][41]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][42]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][43]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][44]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][45]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][46]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][47]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][48]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][49]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][50]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][51]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][52]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][53]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][54]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][55]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][56]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][57]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][58]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][59]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][60]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][61]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][62]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][63]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][64]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][65]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][66]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][67]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ;
  wire fifo_resp_ready;
  wire if_full_n;
  wire [65:0]in;
  wire re;
  wire sel;
  wire we;

  LUT4 #(
    .INIT(16'h8F00)) 
    \fifo_depth_gt1_gen.dout[67]_i_1 
       (.I0(\aggressive_gen.req_en ),
        .I1(\aggressive_gen.rs_req_ready ),
        .I2(\fifo_depth_gt1_gen.dout_reg[2]_0 ),
        .I3(\fifo_depth_gt1_gen.dout_reg[2]_1 ),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[10] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [8]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[11] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [9]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[12] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [10]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[13] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [11]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[14] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [12]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[15] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [13]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[16] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [14]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[17] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [15]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[18] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [16]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[19] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [17]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[20] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [18]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[21] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [19]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[22] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [20]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[23] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [21]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[24] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [22]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[25] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [23]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[26] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [24]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[27] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [25]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[28] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [26]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[29] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [27]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[2] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [0]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[30] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [28]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[31] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [29]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[32] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [30]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[33] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [31]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[34] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [32]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[35] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [33]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[36] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [34]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[37] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][37]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [35]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[38] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][38]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [36]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[39] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][39]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [37]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[3] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [1]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[40] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][40]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [38]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[41] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][41]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [39]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[42] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][42]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [40]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[43] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][43]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [41]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[44] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][44]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [42]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[45] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][45]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [43]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[46] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][46]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [44]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[47] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][47]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [45]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[48] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][48]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [46]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[49] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][49]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [47]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[4] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [2]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[50] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][50]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [48]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[51] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][51]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [49]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[52] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][52]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [50]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[53] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][53]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [51]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[54] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][54]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [52]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[55] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][55]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [53]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[56] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][56]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [54]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[57] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][57]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [55]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[58] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][58]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [56]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[59] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][59]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [57]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[5] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [3]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[60] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][60]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [58]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[61] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][61]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [59]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[62] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][62]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [60]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[63] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][63]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [61]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[64] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][64]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [62]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[65] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][65]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [63]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[66] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][66]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [64]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[67] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][67]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [65]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[6] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [4]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[7] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [5]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[8] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [6]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[9] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [7]),
        .R(SR));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0] ),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .I3(fifo_resp_ready),
        .I4(if_full_n),
        .O(sel));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][10]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][11]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][12]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][13]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][14]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][15]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][16]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][17]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][18]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][19]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][20]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][21]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][22]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][23]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][24]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][25]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][26]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][27]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][28]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][29]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0] ),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .O(we));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][30]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][31]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][32]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][33]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][34]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][35]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][36]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][37]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][37]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][37]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][38]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][38]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][38]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][39]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][39]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][39]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][40]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][40]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][40]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][41]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][41]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][41]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][42]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][42]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][42]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][43]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][43]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][43]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][44]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][44]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][44]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][45]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][45]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][45]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][46]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][46]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][46]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][47]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][47]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][47]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][48]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][48]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][48]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][49]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][49]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][49]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][4]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][50]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][50]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][50]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][51]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][51]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][51]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][52]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][52]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][52]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][53]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][53]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][53]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][54]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][54]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][54]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][55]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][55]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][55]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][56]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][56]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][56]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][57]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][57]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][57]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][58]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][58]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][58]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][59]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][59]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][59]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][5]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][60]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][60]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][60]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][61]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][61]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][61]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][62]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][62]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][62]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][63]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][63]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][63]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][64]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][64]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][64]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][65]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][65]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][65]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][66]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][66]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][66]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][67]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][67]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][67]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][6]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][7]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][8]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][9]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \state[0]_i_1__3 
       (.I0(ap_rst_n),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_srl" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_srl__parameterized9
   (D,
    \aggressive_gen.req_en ,
    \fifo_depth_gt1_gen.dout_reg[36]_0 ,
    \aggressive_gen.data_en ,
    re,
    WVALID_Dummy_reg,
    we,
    dout_vld_reg,
    dout_vld_reg_0,
    Q,
    \aggressive_gen.fifo_valid ,
    m_axi_gmem_WREADY,
    \aggressive_gen.flying_req_reg ,
    \aggressive_gen.flying_req_reg_0 ,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    \aggressive_gen.last_cnt_reg[0] ,
    \aggressive_gen.last_cnt_reg[0]_0 ,
    in,
    if_empty_n_0,
    \aggressive_gen.rs_req_ready ,
    \fifo_depth_gt1_gen.dout_reg[36]_1 ,
    ap_clk,
    SR);
  output [3:0]D;
  output \aggressive_gen.req_en ;
  output [36:0]\fifo_depth_gt1_gen.dout_reg[36]_0 ;
  output \aggressive_gen.data_en ;
  output re;
  output [0:0]WVALID_Dummy_reg;
  output we;
  output [0:0]dout_vld_reg;
  output dout_vld_reg_0;
  input [4:0]Q;
  input \aggressive_gen.fifo_valid ;
  input m_axi_gmem_WREADY;
  input \aggressive_gen.flying_req_reg ;
  input \aggressive_gen.flying_req_reg_0 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input \aggressive_gen.last_cnt_reg[0] ;
  input \aggressive_gen.last_cnt_reg[0]_0 ;
  input [36:0]in;
  input if_empty_n_0;
  input \aggressive_gen.rs_req_ready ;
  input [3:0]\fifo_depth_gt1_gen.dout_reg[36]_1 ;
  input ap_clk;
  input [0:0]SR;

  wire [3:0]D;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [0:0]WVALID_Dummy_reg;
  wire \aggressive_gen.data_en ;
  wire \aggressive_gen.fifo_valid ;
  wire \aggressive_gen.flying_req_reg ;
  wire \aggressive_gen.flying_req_reg_0 ;
  wire \aggressive_gen.last_cnt[4]_i_4_n_0 ;
  wire \aggressive_gen.last_cnt_reg[0] ;
  wire \aggressive_gen.last_cnt_reg[0]_0 ;
  wire \aggressive_gen.req_en ;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire [0:0]dout_vld_reg;
  wire dout_vld_reg_0;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire [36:0]\fifo_depth_gt1_gen.dout_reg[36]_0 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[36]_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ;
  wire if_empty_n_0;
  wire [36:0]in;
  wire m_axi_gmem_WREADY;
  wire p_8_in;
  wire re;
  wire we;

  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \aggressive_gen.flying_req_i_1 
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(\aggressive_gen.rs_req_ready ),
        .I3(p_8_in),
        .I4(\aggressive_gen.flying_req_reg_0 ),
        .O(dout_vld_reg_0));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \aggressive_gen.last_cnt[1]_i_1 
       (.I0(Q[0]),
        .I1(p_8_in),
        .I2(\aggressive_gen.last_cnt_reg[0] ),
        .I3(\aggressive_gen.last_cnt_reg[0]_0 ),
        .I4(in[36]),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \aggressive_gen.last_cnt[2]_i_1 
       (.I0(in[36]),
        .I1(we),
        .I2(p_8_in),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \aggressive_gen.last_cnt[3]_i_1 
       (.I0(Q[1]),
        .I1(\aggressive_gen.last_cnt[4]_i_4_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \aggressive_gen.last_cnt[4]_i_1 
       (.I0(p_8_in),
        .I1(\aggressive_gen.last_cnt_reg[0] ),
        .I2(\aggressive_gen.last_cnt_reg[0]_0 ),
        .I3(in[36]),
        .O(WVALID_Dummy_reg));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \aggressive_gen.last_cnt[4]_i_2 
       (.I0(Q[1]),
        .I1(\aggressive_gen.last_cnt[4]_i_4_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \aggressive_gen.last_cnt[4]_i_3 
       (.I0(\aggressive_gen.fifo_valid ),
        .I1(\fifo_depth_gt1_gen.dout_reg[36]_0 [36]),
        .I2(\aggressive_gen.data_en ),
        .I3(\aggressive_gen.flying_req_reg_0 ),
        .I4(m_axi_gmem_WREADY),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h20000000BAAAAAAA)) 
    \aggressive_gen.last_cnt[4]_i_4 
       (.I0(Q[0]),
        .I1(p_8_in),
        .I2(\aggressive_gen.last_cnt_reg[0] ),
        .I3(\aggressive_gen.last_cnt_reg[0]_0 ),
        .I4(in[36]),
        .I5(Q[1]),
        .O(\aggressive_gen.last_cnt[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[67]_i_1__0 
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(\aggressive_gen.rs_req_ready ),
        .O(dout_vld_reg));
  LUT5 #(
    .INIT(32'hD5550000)) 
    \fifo_depth_gt1_gen.dout[31]_i_1 
       (.I0(\aggressive_gen.fifo_valid ),
        .I1(m_axi_gmem_WREADY),
        .I2(\aggressive_gen.flying_req_reg_0 ),
        .I3(\aggressive_gen.data_en ),
        .I4(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [0]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[10] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [10]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[11] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [11]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[12] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [12]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[13] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [13]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[14] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [14]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[15] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [15]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[16] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [16]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[17] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [17]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[18] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [18]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[19] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [19]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[1] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [1]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[20] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [20]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[21] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [21]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[22] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [22]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[23] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [23]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[24] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [24]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[25] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [25]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[26] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [26]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[27] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [27]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[28] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [28]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[29] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [29]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[2] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [2]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[30] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [30]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[31] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [31]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[32] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [32]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[33] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [33]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[34] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [34]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[35] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [35]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[36] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [36]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[3] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [3]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[4] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [4]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[5] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [5]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[6] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [6]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[7] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [7]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[8] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [8]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[9] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [9]),
        .R(SR));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__2 
       (.I0(\aggressive_gen.last_cnt_reg[0]_0 ),
        .I1(\aggressive_gen.last_cnt_reg[0] ),
        .O(we));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][10]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][11]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][12]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][13]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][14]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][15]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][16]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][17]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][18]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][19]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][1]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][20]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][21]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][22]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][23]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][24]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][25]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][26]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][27]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][28]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][29]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][30]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][31]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][32]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][33]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][34]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][35]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][36]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][3]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][4]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][5]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][6]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][7]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][8]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][9]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_gmem_WVALID_INST_0_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\aggressive_gen.data_en ));
  LUT6 #(
    .INIT(64'h8000FFFF00000000)) 
    \state[0]_i_3 
       (.I0(\aggressive_gen.fifo_valid ),
        .I1(\fifo_depth_gt1_gen.dout_reg[36]_0 [36]),
        .I2(m_axi_gmem_WREADY),
        .I3(\aggressive_gen.flying_req_reg ),
        .I4(\aggressive_gen.flying_req_reg_0 ),
        .I5(\aggressive_gen.data_en ),
        .O(\aggressive_gen.req_en ));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_store" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_store
   (\fifo_depth_gt1_gen.empty_n_reg ,
    \fifo_depth_gt1_gen.full_n_reg ,
    wrsp_type,
    ursp_ready,
    WVALID_Dummy,
    AWVALID_Dummy,
    WEBWE,
    tmp_valid_reg_0,
    p_17_in,
    \ap_CS_fsm_reg[18] ,
    dout_vld_reg,
    \ap_CS_fsm_reg[18]_0 ,
    D,
    dout,
    ap_clk,
    SR,
    E,
    dout_vld_reg_0,
    Q,
    AWREADY_Dummy,
    re,
    last_resp,
    dout_vld_reg_1,
    need_wrsp,
    grp_fu_443_p_ce,
    \fifo_depth_gt1_gen.dout_reg[95] ,
    mem_reg,
    mem_reg_0,
    din);
  output \fifo_depth_gt1_gen.empty_n_reg ;
  output \fifo_depth_gt1_gen.full_n_reg ;
  output wrsp_type;
  output ursp_ready;
  output WVALID_Dummy;
  output AWVALID_Dummy;
  output [0:0]WEBWE;
  output [0:0]tmp_valid_reg_0;
  output p_17_in;
  output [0:0]\ap_CS_fsm_reg[18] ;
  output [3:0]dout_vld_reg;
  output [0:0]\ap_CS_fsm_reg[18]_0 ;
  output [91:0]D;
  output [35:0]dout;
  input ap_clk;
  input [0:0]SR;
  input [0:0]E;
  input dout_vld_reg_0;
  input [6:0]Q;
  input AWREADY_Dummy;
  input re;
  input last_resp;
  input [0:0]dout_vld_reg_1;
  input need_wrsp;
  input grp_fu_443_p_ce;
  input [93:0]\fifo_depth_gt1_gen.dout_reg[95] ;
  input mem_reg;
  input [0:0]mem_reg_0;
  input [31:0]din;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [91:0]D;
  wire [0:0]E;
  wire I_AWREADY;
  wire [6:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire WVALID_Dummy;
  wire [0:0]\ap_CS_fsm_reg[18] ;
  wire [0:0]\ap_CS_fsm_reg[18]_0 ;
  wire ap_clk;
  wire [31:0]din;
  wire [35:0]dout;
  wire [3:0]dout_vld_reg;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire [93:0]\fifo_depth_gt1_gen.dout_reg[95] ;
  wire \fifo_depth_gt1_gen.empty_n_reg ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire fifo_wreq_n_100;
  wire fifo_wreq_n_101;
  wire fifo_wreq_n_102;
  wire fifo_wreq_n_103;
  wire fifo_wreq_n_104;
  wire fifo_wreq_n_105;
  wire fifo_wreq_n_106;
  wire fifo_wreq_n_107;
  wire fifo_wreq_n_108;
  wire fifo_wreq_n_109;
  wire fifo_wreq_n_110;
  wire fifo_wreq_n_111;
  wire fifo_wreq_n_112;
  wire fifo_wreq_n_113;
  wire fifo_wreq_n_114;
  wire fifo_wreq_n_115;
  wire fifo_wreq_n_116;
  wire fifo_wreq_n_117;
  wire fifo_wreq_n_118;
  wire fifo_wreq_n_119;
  wire fifo_wreq_n_120;
  wire fifo_wreq_n_121;
  wire fifo_wreq_n_122;
  wire fifo_wreq_n_123;
  wire fifo_wreq_n_124;
  wire fifo_wreq_n_125;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_74;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_76;
  wire fifo_wreq_n_77;
  wire fifo_wreq_n_78;
  wire fifo_wreq_n_79;
  wire fifo_wreq_n_80;
  wire fifo_wreq_n_81;
  wire fifo_wreq_n_82;
  wire fifo_wreq_n_83;
  wire fifo_wreq_n_84;
  wire fifo_wreq_n_85;
  wire fifo_wreq_n_86;
  wire fifo_wreq_n_87;
  wire fifo_wreq_n_88;
  wire fifo_wreq_n_89;
  wire fifo_wreq_n_90;
  wire fifo_wreq_n_91;
  wire fifo_wreq_n_92;
  wire fifo_wreq_n_93;
  wire fifo_wreq_n_94;
  wire fifo_wreq_n_95;
  wire fifo_wreq_n_96;
  wire fifo_wreq_n_97;
  wire fifo_wreq_n_98;
  wire fifo_wreq_n_99;
  wire grp_fu_443_p_ce;
  wire if_din;
  wire if_empty_n;
  wire if_full_n;
  wire if_read5_out;
  wire last_resp;
  wire mem_reg;
  wire [0:0]mem_reg_0;
  wire minusOp_carry__0_n_0;
  wire minusOp_carry__0_n_1;
  wire minusOp_carry__0_n_2;
  wire minusOp_carry__0_n_3;
  wire minusOp_carry__0_n_4;
  wire minusOp_carry__0_n_5;
  wire minusOp_carry__0_n_6;
  wire minusOp_carry__0_n_7;
  wire minusOp_carry__1_n_0;
  wire minusOp_carry__1_n_1;
  wire minusOp_carry__1_n_2;
  wire minusOp_carry__1_n_3;
  wire minusOp_carry__1_n_4;
  wire minusOp_carry__1_n_5;
  wire minusOp_carry__1_n_6;
  wire minusOp_carry__1_n_7;
  wire minusOp_carry__2_n_0;
  wire minusOp_carry__2_n_1;
  wire minusOp_carry__2_n_2;
  wire minusOp_carry__2_n_3;
  wire minusOp_carry__2_n_4;
  wire minusOp_carry__2_n_5;
  wire minusOp_carry__2_n_6;
  wire minusOp_carry__2_n_7;
  wire minusOp_carry__3_n_0;
  wire minusOp_carry__3_n_1;
  wire minusOp_carry__3_n_2;
  wire minusOp_carry__3_n_3;
  wire minusOp_carry__3_n_4;
  wire minusOp_carry__3_n_5;
  wire minusOp_carry__3_n_6;
  wire minusOp_carry__3_n_7;
  wire minusOp_carry__4_n_0;
  wire minusOp_carry__4_n_1;
  wire minusOp_carry__4_n_2;
  wire minusOp_carry__4_n_3;
  wire minusOp_carry__4_n_4;
  wire minusOp_carry__4_n_5;
  wire minusOp_carry__4_n_6;
  wire minusOp_carry__4_n_7;
  wire minusOp_carry__5_n_0;
  wire minusOp_carry__5_n_1;
  wire minusOp_carry__5_n_2;
  wire minusOp_carry__5_n_3;
  wire minusOp_carry__5_n_4;
  wire minusOp_carry__5_n_5;
  wire minusOp_carry__5_n_6;
  wire minusOp_carry__5_n_7;
  wire minusOp_carry__6_n_2;
  wire minusOp_carry__6_n_3;
  wire minusOp_carry__6_n_5;
  wire minusOp_carry__6_n_6;
  wire minusOp_carry__6_n_7;
  wire minusOp_carry_n_0;
  wire minusOp_carry_n_1;
  wire minusOp_carry_n_2;
  wire minusOp_carry_n_3;
  wire minusOp_carry_n_4;
  wire minusOp_carry_n_5;
  wire minusOp_carry_n_6;
  wire need_wrsp;
  wire p_17_in;
  wire re;
  wire [0:0]tmp_valid_reg_0;
  wire ursp_ready;
  wire we;
  wire we_0;
  wire [28:0]wreq_len;
  wire wrsp_type;
  wire [0:0]NLW_minusOp_carry_O_UNCONNECTED;
  wire [3:2]NLW_minusOp_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_minusOp_carry__6_O_UNCONNECTED;

  design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_fifo__parameterized4 buff_wdata
       (.E(E),
        .I_AWREADY(I_AWREADY),
        .Q({Q[4],Q[2]}),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .\ap_CS_fsm_reg[21] (WEBWE),
        .ap_clk(ap_clk),
        .din(din),
        .dout(dout),
        .dout_vld_reg_0(dout_vld_reg_0),
        .\fifo_depth_gt1_gen.empty_n_reg_0 (\fifo_depth_gt1_gen.empty_n_reg ),
        .\fifo_depth_gt1_gen.full_n_reg_0 (\fifo_depth_gt1_gen.full_n_reg ),
        .\fifo_depth_gt1_gen.full_n_reg_1 (dout_vld_reg[2]),
        .mem_reg(mem_reg),
        .mem_reg_0(mem_reg_0),
        .re(re));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[95]_i_1 
       (.I0(AWVALID_Dummy),
        .I1(AWREADY_Dummy),
        .O(tmp_valid_reg_0));
  design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_fifo fifo_wreq
       (.AWREADY_Dummy(AWREADY_Dummy),
        .I_AWREADY(I_AWREADY),
        .Q(Q[4:1]),
        .S({fifo_wreq_n_95,fifo_wreq_n_96,fifo_wreq_n_97,fifo_wreq_n_98}),
        .SR(SR),
        .\ap_CS_fsm_reg[18] (\ap_CS_fsm_reg[18] ),
        .\ap_CS_fsm_reg[18]_0 (\ap_CS_fsm_reg[18]_0 ),
        .ap_clk(ap_clk),
        .\fifo_depth_gt1_gen.dout_reg[66] ({fifo_wreq_n_103,fifo_wreq_n_104,fifo_wreq_n_105}),
        .\fifo_depth_gt1_gen.dout_reg[70] ({fifo_wreq_n_99,fifo_wreq_n_100,fifo_wreq_n_101,fifo_wreq_n_102}),
        .\fifo_depth_gt1_gen.dout_reg[78] ({fifo_wreq_n_106,fifo_wreq_n_107,fifo_wreq_n_108,fifo_wreq_n_109}),
        .\fifo_depth_gt1_gen.dout_reg[82] ({fifo_wreq_n_110,fifo_wreq_n_111,fifo_wreq_n_112,fifo_wreq_n_113}),
        .\fifo_depth_gt1_gen.dout_reg[86] ({fifo_wreq_n_114,fifo_wreq_n_115,fifo_wreq_n_116,fifo_wreq_n_117}),
        .\fifo_depth_gt1_gen.dout_reg[90] ({fifo_wreq_n_118,fifo_wreq_n_119,fifo_wreq_n_120,fifo_wreq_n_121}),
        .\fifo_depth_gt1_gen.dout_reg[92] ({wreq_len,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70,fifo_wreq_n_71,fifo_wreq_n_72,fifo_wreq_n_73,fifo_wreq_n_74,fifo_wreq_n_75,fifo_wreq_n_76,fifo_wreq_n_77,fifo_wreq_n_78,fifo_wreq_n_79,fifo_wreq_n_80,fifo_wreq_n_81,fifo_wreq_n_82,fifo_wreq_n_83,fifo_wreq_n_84,fifo_wreq_n_85,fifo_wreq_n_86,fifo_wreq_n_87,fifo_wreq_n_88,fifo_wreq_n_89,fifo_wreq_n_90,fifo_wreq_n_91,fifo_wreq_n_92,fifo_wreq_n_93,fifo_wreq_n_94}),
        .\fifo_depth_gt1_gen.dout_reg[93] ({fifo_wreq_n_122,fifo_wreq_n_123,fifo_wreq_n_124}),
        .\fifo_depth_gt1_gen.dout_reg[95] (\fifo_depth_gt1_gen.dout_reg[95] ),
        .\fifo_depth_gt1_gen.full_n_reg_0 (dout_vld_reg[1]),
        .grp_fu_443_p_ce(grp_fu_443_p_ce),
        .if_din(if_din),
        .if_empty_n(if_empty_n),
        .if_full_n(if_full_n),
        .tmp_valid_reg(fifo_wreq_n_125),
        .tmp_valid_reg_0(AWVALID_Dummy),
        .we(we),
        .\x_V_reg_203_reg[0] (\fifo_depth_gt1_gen.full_n_reg ));
  design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_fifo__parameterized6 fifo_wrsp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .E(if_read5_out),
        .SR(SR),
        .ap_clk(ap_clk),
        .dout_vld_reg_0(ursp_ready),
        .dout_vld_reg_1(dout_vld_reg_1),
        .\fifo_depth_gt1_gen.dout_reg[0] (wrsp_type),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 (AWVALID_Dummy),
        .if_din(if_din),
        .if_empty_n(if_empty_n),
        .if_full_n(if_full_n),
        .last_resp(last_resp),
        .need_wrsp(need_wrsp),
        .p_17_in(p_17_in),
        .we(we_0),
        .we_0(we));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry
       (.CI(1'b0),
        .CO({minusOp_carry_n_0,minusOp_carry_n_1,minusOp_carry_n_2,minusOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({wreq_len[2:0],1'b0}),
        .O({minusOp_carry_n_4,minusOp_carry_n_5,minusOp_carry_n_6,NLW_minusOp_carry_O_UNCONNECTED[0]}),
        .S({fifo_wreq_n_103,fifo_wreq_n_104,fifo_wreq_n_105,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__0
       (.CI(minusOp_carry_n_0),
        .CO({minusOp_carry__0_n_0,minusOp_carry__0_n_1,minusOp_carry__0_n_2,minusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[6:3]),
        .O({minusOp_carry__0_n_4,minusOp_carry__0_n_5,minusOp_carry__0_n_6,minusOp_carry__0_n_7}),
        .S({fifo_wreq_n_99,fifo_wreq_n_100,fifo_wreq_n_101,fifo_wreq_n_102}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__1
       (.CI(minusOp_carry__0_n_0),
        .CO({minusOp_carry__1_n_0,minusOp_carry__1_n_1,minusOp_carry__1_n_2,minusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[10:7]),
        .O({minusOp_carry__1_n_4,minusOp_carry__1_n_5,minusOp_carry__1_n_6,minusOp_carry__1_n_7}),
        .S({fifo_wreq_n_95,fifo_wreq_n_96,fifo_wreq_n_97,fifo_wreq_n_98}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__2
       (.CI(minusOp_carry__1_n_0),
        .CO({minusOp_carry__2_n_0,minusOp_carry__2_n_1,minusOp_carry__2_n_2,minusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[14:11]),
        .O({minusOp_carry__2_n_4,minusOp_carry__2_n_5,minusOp_carry__2_n_6,minusOp_carry__2_n_7}),
        .S({fifo_wreq_n_106,fifo_wreq_n_107,fifo_wreq_n_108,fifo_wreq_n_109}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__3
       (.CI(minusOp_carry__2_n_0),
        .CO({minusOp_carry__3_n_0,minusOp_carry__3_n_1,minusOp_carry__3_n_2,minusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[18:15]),
        .O({minusOp_carry__3_n_4,minusOp_carry__3_n_5,minusOp_carry__3_n_6,minusOp_carry__3_n_7}),
        .S({fifo_wreq_n_110,fifo_wreq_n_111,fifo_wreq_n_112,fifo_wreq_n_113}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__4
       (.CI(minusOp_carry__3_n_0),
        .CO({minusOp_carry__4_n_0,minusOp_carry__4_n_1,minusOp_carry__4_n_2,minusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[22:19]),
        .O({minusOp_carry__4_n_4,minusOp_carry__4_n_5,minusOp_carry__4_n_6,minusOp_carry__4_n_7}),
        .S({fifo_wreq_n_114,fifo_wreq_n_115,fifo_wreq_n_116,fifo_wreq_n_117}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__5
       (.CI(minusOp_carry__4_n_0),
        .CO({minusOp_carry__5_n_0,minusOp_carry__5_n_1,minusOp_carry__5_n_2,minusOp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[26:23]),
        .O({minusOp_carry__5_n_4,minusOp_carry__5_n_5,minusOp_carry__5_n_6,minusOp_carry__5_n_7}),
        .S({fifo_wreq_n_118,fifo_wreq_n_119,fifo_wreq_n_120,fifo_wreq_n_121}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__6
       (.CI(minusOp_carry__5_n_0),
        .CO({NLW_minusOp_carry__6_CO_UNCONNECTED[3:2],minusOp_carry__6_n_2,minusOp_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,wreq_len[28:27]}),
        .O({NLW_minusOp_carry__6_O_UNCONNECTED[3],minusOp_carry__6_n_5,minusOp_carry__6_n_6,minusOp_carry__6_n_7}),
        .S({1'b0,fifo_wreq_n_122,fifo_wreq_n_123,fifo_wreq_n_124}));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_86),
        .Q(D[8]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_85),
        .Q(D[9]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_84),
        .Q(D[10]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_83),
        .Q(D[11]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_82),
        .Q(D[12]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_81),
        .Q(D[13]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_80),
        .Q(D[14]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_79),
        .Q(D[15]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_78),
        .Q(D[16]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_77),
        .Q(D[17]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_76),
        .Q(D[18]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_75),
        .Q(D[19]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_74),
        .Q(D[20]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_73),
        .Q(D[21]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_72),
        .Q(D[22]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_71),
        .Q(D[23]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_70),
        .Q(D[24]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_69),
        .Q(D[25]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_68),
        .Q(D[26]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_67),
        .Q(D[27]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_94),
        .Q(D[0]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_66),
        .Q(D[28]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_65),
        .Q(D[29]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_64),
        .Q(D[30]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_63),
        .Q(D[31]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_62),
        .Q(D[32]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_61),
        .Q(D[33]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_60),
        .Q(D[34]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_59),
        .Q(D[35]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_58),
        .Q(D[36]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_57),
        .Q(D[37]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_93),
        .Q(D[1]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_56),
        .Q(D[38]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_55),
        .Q(D[39]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_54),
        .Q(D[40]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_53),
        .Q(D[41]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_52),
        .Q(D[42]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_51),
        .Q(D[43]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_50),
        .Q(D[44]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_49),
        .Q(D[45]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_48),
        .Q(D[46]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_47),
        .Q(D[47]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_92),
        .Q(D[2]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_46),
        .Q(D[48]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_45),
        .Q(D[49]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_44),
        .Q(D[50]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_43),
        .Q(D[51]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_42),
        .Q(D[52]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_41),
        .Q(D[53]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_40),
        .Q(D[54]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_39),
        .Q(D[55]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_38),
        .Q(D[56]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_37),
        .Q(D[57]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_91),
        .Q(D[3]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_36),
        .Q(D[58]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_35),
        .Q(D[59]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_34),
        .Q(D[60]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_33),
        .Q(D[61]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_90),
        .Q(D[4]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_89),
        .Q(D[5]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_88),
        .Q(D[6]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_87),
        .Q(D[7]),
        .R(SR));
  FDRE \tmp_len_reg[10] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__1_n_6),
        .Q(D[70]),
        .R(SR));
  FDRE \tmp_len_reg[11] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__1_n_5),
        .Q(D[71]),
        .R(SR));
  FDRE \tmp_len_reg[12] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__1_n_4),
        .Q(D[72]),
        .R(SR));
  FDRE \tmp_len_reg[13] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__2_n_7),
        .Q(D[73]),
        .R(SR));
  FDRE \tmp_len_reg[14] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__2_n_6),
        .Q(D[74]),
        .R(SR));
  FDRE \tmp_len_reg[15] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__2_n_5),
        .Q(D[75]),
        .R(SR));
  FDRE \tmp_len_reg[16] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__2_n_4),
        .Q(D[76]),
        .R(SR));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__3_n_7),
        .Q(D[77]),
        .R(SR));
  FDRE \tmp_len_reg[18] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__3_n_6),
        .Q(D[78]),
        .R(SR));
  FDRE \tmp_len_reg[19] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__3_n_5),
        .Q(D[79]),
        .R(SR));
  FDRE \tmp_len_reg[20] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__3_n_4),
        .Q(D[80]),
        .R(SR));
  FDRE \tmp_len_reg[21] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__4_n_7),
        .Q(D[81]),
        .R(SR));
  FDRE \tmp_len_reg[22] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__4_n_6),
        .Q(D[82]),
        .R(SR));
  FDRE \tmp_len_reg[23] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__4_n_5),
        .Q(D[83]),
        .R(SR));
  FDRE \tmp_len_reg[24] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__4_n_4),
        .Q(D[84]),
        .R(SR));
  FDRE \tmp_len_reg[25] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__5_n_7),
        .Q(D[85]),
        .R(SR));
  FDRE \tmp_len_reg[26] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__5_n_6),
        .Q(D[86]),
        .R(SR));
  FDRE \tmp_len_reg[27] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__5_n_5),
        .Q(D[87]),
        .R(SR));
  FDRE \tmp_len_reg[28] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__5_n_4),
        .Q(D[88]),
        .R(SR));
  FDRE \tmp_len_reg[29] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__6_n_7),
        .Q(D[89]),
        .R(SR));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry_n_6),
        .Q(D[62]),
        .R(SR));
  FDRE \tmp_len_reg[30] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__6_n_6),
        .Q(D[90]),
        .R(SR));
  FDRE \tmp_len_reg[31] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__6_n_5),
        .Q(D[91]),
        .R(SR));
  FDRE \tmp_len_reg[3] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry_n_5),
        .Q(D[63]),
        .R(SR));
  FDRE \tmp_len_reg[4] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry_n_4),
        .Q(D[64]),
        .R(SR));
  FDRE \tmp_len_reg[5] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__0_n_7),
        .Q(D[65]),
        .R(SR));
  FDRE \tmp_len_reg[6] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__0_n_6),
        .Q(D[66]),
        .R(SR));
  FDRE \tmp_len_reg[7] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__0_n_5),
        .Q(D[67]),
        .R(SR));
  FDRE \tmp_len_reg[8] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__0_n_4),
        .Q(D[68]),
        .R(SR));
  FDRE \tmp_len_reg[9] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__1_n_7),
        .Q(D[69]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_125),
        .Q(AWVALID_Dummy),
        .R(SR));
  design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_fifo__parameterized8 user_resp
       (.Q({Q[6:5],Q[0]}),
        .SR(SR),
        .ap_clk(ap_clk),
        .dout_vld_reg_0({dout_vld_reg[3],dout_vld_reg[0]}),
        .ursp_ready(ursp_ready),
        .we(we_0));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_throttl" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_throttl
   (SR,
    AWREADY_Dummy_0,
    out_TOP_WREADY,
    E,
    sel,
    \fifo_depth_gt1_gen.dout_reg[36] ,
    m_axi_gmem_WVALID,
    \fifo_depth_gt1_gen.empty_n_reg ,
    \fifo_depth_gt1_gen.empty_n_reg_0 ,
    m_axi_gmem_AWVALID,
    \data_p1_reg[67] ,
    ap_clk,
    \aggressive_gen.last_cnt_reg[0]_0 ,
    if_empty_n,
    WVALID_Dummy,
    \fifo_srl_gen.raddr_reg[0] ,
    \fifo_depth_gt1_gen.dout_reg[0] ,
    fifo_resp_ready,
    if_full_n,
    m_axi_gmem_WREADY,
    \fifo_depth_gt1_gen.dout_reg[36]_0 ,
    dout_vld_reg,
    ap_rst_n,
    m_axi_gmem_AWREADY,
    in,
    dout);
  output [0:0]SR;
  output AWREADY_Dummy_0;
  output out_TOP_WREADY;
  output [0:0]E;
  output sel;
  output [36:0]\fifo_depth_gt1_gen.dout_reg[36] ;
  output m_axi_gmem_WVALID;
  output \fifo_depth_gt1_gen.empty_n_reg ;
  output \fifo_depth_gt1_gen.empty_n_reg_0 ;
  output m_axi_gmem_AWVALID;
  output [65:0]\data_p1_reg[67] ;
  input ap_clk;
  input \aggressive_gen.last_cnt_reg[0]_0 ;
  input if_empty_n;
  input WVALID_Dummy;
  input \fifo_srl_gen.raddr_reg[0] ;
  input \fifo_depth_gt1_gen.dout_reg[0] ;
  input fifo_resp_ready;
  input if_full_n;
  input m_axi_gmem_WREADY;
  input \fifo_depth_gt1_gen.dout_reg[36]_0 ;
  input dout_vld_reg;
  input ap_rst_n;
  input m_axi_gmem_AWREADY;
  input [65:0]in;
  input [35:0]dout;

  wire AWREADY_Dummy_0;
  wire [0:0]E;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire \aggressive_gen.data_fifo_n_2 ;
  wire \aggressive_gen.data_fifo_n_3 ;
  wire \aggressive_gen.data_fifo_n_4 ;
  wire \aggressive_gen.data_fifo_n_45 ;
  wire \aggressive_gen.data_fifo_n_49 ;
  wire \aggressive_gen.data_fifo_n_5 ;
  wire \aggressive_gen.flying_req_reg_n_0 ;
  wire \aggressive_gen.last_cnt[0]_i_1_n_0 ;
  wire [4:1]\aggressive_gen.last_cnt_reg ;
  wire \aggressive_gen.last_cnt_reg[0]_0 ;
  wire [0:0]\aggressive_gen.last_cnt_reg__0 ;
  wire \aggressive_gen.req_en ;
  wire \aggressive_gen.req_fifo_n_10 ;
  wire \aggressive_gen.req_fifo_n_11 ;
  wire \aggressive_gen.req_fifo_n_12 ;
  wire \aggressive_gen.req_fifo_n_13 ;
  wire \aggressive_gen.req_fifo_n_14 ;
  wire \aggressive_gen.req_fifo_n_15 ;
  wire \aggressive_gen.req_fifo_n_16 ;
  wire \aggressive_gen.req_fifo_n_17 ;
  wire \aggressive_gen.req_fifo_n_18 ;
  wire \aggressive_gen.req_fifo_n_19 ;
  wire \aggressive_gen.req_fifo_n_20 ;
  wire \aggressive_gen.req_fifo_n_21 ;
  wire \aggressive_gen.req_fifo_n_22 ;
  wire \aggressive_gen.req_fifo_n_23 ;
  wire \aggressive_gen.req_fifo_n_24 ;
  wire \aggressive_gen.req_fifo_n_25 ;
  wire \aggressive_gen.req_fifo_n_26 ;
  wire \aggressive_gen.req_fifo_n_27 ;
  wire \aggressive_gen.req_fifo_n_28 ;
  wire \aggressive_gen.req_fifo_n_29 ;
  wire \aggressive_gen.req_fifo_n_30 ;
  wire \aggressive_gen.req_fifo_n_31 ;
  wire \aggressive_gen.req_fifo_n_32 ;
  wire \aggressive_gen.req_fifo_n_33 ;
  wire \aggressive_gen.req_fifo_n_34 ;
  wire \aggressive_gen.req_fifo_n_35 ;
  wire \aggressive_gen.req_fifo_n_36 ;
  wire \aggressive_gen.req_fifo_n_37 ;
  wire \aggressive_gen.req_fifo_n_38 ;
  wire \aggressive_gen.req_fifo_n_39 ;
  wire \aggressive_gen.req_fifo_n_4 ;
  wire \aggressive_gen.req_fifo_n_40 ;
  wire \aggressive_gen.req_fifo_n_41 ;
  wire \aggressive_gen.req_fifo_n_42 ;
  wire \aggressive_gen.req_fifo_n_43 ;
  wire \aggressive_gen.req_fifo_n_44 ;
  wire \aggressive_gen.req_fifo_n_45 ;
  wire \aggressive_gen.req_fifo_n_46 ;
  wire \aggressive_gen.req_fifo_n_47 ;
  wire \aggressive_gen.req_fifo_n_48 ;
  wire \aggressive_gen.req_fifo_n_49 ;
  wire \aggressive_gen.req_fifo_n_5 ;
  wire \aggressive_gen.req_fifo_n_50 ;
  wire \aggressive_gen.req_fifo_n_51 ;
  wire \aggressive_gen.req_fifo_n_52 ;
  wire \aggressive_gen.req_fifo_n_53 ;
  wire \aggressive_gen.req_fifo_n_54 ;
  wire \aggressive_gen.req_fifo_n_55 ;
  wire \aggressive_gen.req_fifo_n_56 ;
  wire \aggressive_gen.req_fifo_n_57 ;
  wire \aggressive_gen.req_fifo_n_58 ;
  wire \aggressive_gen.req_fifo_n_59 ;
  wire \aggressive_gen.req_fifo_n_6 ;
  wire \aggressive_gen.req_fifo_n_60 ;
  wire \aggressive_gen.req_fifo_n_61 ;
  wire \aggressive_gen.req_fifo_n_62 ;
  wire \aggressive_gen.req_fifo_n_63 ;
  wire \aggressive_gen.req_fifo_n_64 ;
  wire \aggressive_gen.req_fifo_n_65 ;
  wire \aggressive_gen.req_fifo_n_66 ;
  wire \aggressive_gen.req_fifo_n_67 ;
  wire \aggressive_gen.req_fifo_n_68 ;
  wire \aggressive_gen.req_fifo_n_69 ;
  wire \aggressive_gen.req_fifo_n_7 ;
  wire \aggressive_gen.req_fifo_n_8 ;
  wire \aggressive_gen.req_fifo_n_9 ;
  wire \aggressive_gen.rs_req_n_1 ;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire ap_rst_n;
  wire [65:0]\data_p1_reg[67] ;
  wire [35:0]dout;
  wire dout_vld_reg;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire [36:0]\fifo_depth_gt1_gen.dout_reg[36] ;
  wire \fifo_depth_gt1_gen.dout_reg[36]_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg ;
  wire \fifo_depth_gt1_gen.empty_n_reg_0 ;
  wire fifo_resp_ready;
  wire \fifo_srl_gen.raddr_reg[0] ;
  wire if_empty_n;
  wire if_empty_n_0;
  wire if_full_n;
  wire [65:0]in;
  wire load_p2;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire out_TOP_WREADY;
  wire sel;

  design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_fifo__parameterized14 \aggressive_gen.data_fifo 
       (.D({\aggressive_gen.data_fifo_n_2 ,\aggressive_gen.data_fifo_n_3 ,\aggressive_gen.data_fifo_n_4 ,\aggressive_gen.data_fifo_n_5 }),
        .E(E),
        .Q({\aggressive_gen.last_cnt_reg ,\aggressive_gen.last_cnt_reg__0 }),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(\aggressive_gen.data_fifo_n_45 ),
        .\aggressive_gen.flying_req_reg (\aggressive_gen.rs_req_n_1 ),
        .\aggressive_gen.flying_req_reg_0 (\aggressive_gen.flying_req_reg_n_0 ),
        .\aggressive_gen.last_cnt_reg[0] (\aggressive_gen.last_cnt_reg[0]_0 ),
        .\aggressive_gen.req_en (\aggressive_gen.req_en ),
        .\aggressive_gen.rs_req_ready (\aggressive_gen.rs_req_ready ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout_vld_reg_0(load_p2),
        .dout_vld_reg_1(\aggressive_gen.data_fifo_n_49 ),
        .dout_vld_reg_2(dout_vld_reg),
        .\fifo_depth_gt1_gen.dout_reg[36] (\fifo_depth_gt1_gen.dout_reg[36] ),
        .\fifo_depth_gt1_gen.empty_n_reg_0 (\fifo_depth_gt1_gen.empty_n_reg ),
        .\fifo_depth_gt1_gen.empty_n_reg_1 (\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .\fifo_depth_gt1_gen.full_n_reg_0 (out_TOP_WREADY),
        .if_empty_n(if_empty_n),
        .if_empty_n_0(if_empty_n_0),
        .in({\fifo_depth_gt1_gen.dout_reg[36]_0 ,dout}),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID));
  FDRE \aggressive_gen.flying_req_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\aggressive_gen.data_fifo_n_49 ),
        .Q(\aggressive_gen.flying_req_reg_n_0 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \aggressive_gen.last_cnt[0]_i_1 
       (.I0(\aggressive_gen.last_cnt_reg__0 ),
        .O(\aggressive_gen.last_cnt[0]_i_1_n_0 ));
  FDRE \aggressive_gen.last_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\aggressive_gen.data_fifo_n_45 ),
        .D(\aggressive_gen.last_cnt[0]_i_1_n_0 ),
        .Q(\aggressive_gen.last_cnt_reg__0 ),
        .R(SR));
  FDRE \aggressive_gen.last_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\aggressive_gen.data_fifo_n_45 ),
        .D(\aggressive_gen.data_fifo_n_5 ),
        .Q(\aggressive_gen.last_cnt_reg [1]),
        .R(SR));
  FDRE \aggressive_gen.last_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\aggressive_gen.data_fifo_n_45 ),
        .D(\aggressive_gen.data_fifo_n_4 ),
        .Q(\aggressive_gen.last_cnt_reg [2]),
        .R(SR));
  FDRE \aggressive_gen.last_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\aggressive_gen.data_fifo_n_45 ),
        .D(\aggressive_gen.data_fifo_n_3 ),
        .Q(\aggressive_gen.last_cnt_reg [3]),
        .R(SR));
  FDRE \aggressive_gen.last_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\aggressive_gen.data_fifo_n_45 ),
        .D(\aggressive_gen.data_fifo_n_2 ),
        .Q(\aggressive_gen.last_cnt_reg [4]),
        .R(SR));
  design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_fifo__parameterized12 \aggressive_gen.req_fifo 
       (.Q({\aggressive_gen.req_fifo_n_4 ,\aggressive_gen.req_fifo_n_5 ,\aggressive_gen.req_fifo_n_6 ,\aggressive_gen.req_fifo_n_7 ,\aggressive_gen.req_fifo_n_8 ,\aggressive_gen.req_fifo_n_9 ,\aggressive_gen.req_fifo_n_10 ,\aggressive_gen.req_fifo_n_11 ,\aggressive_gen.req_fifo_n_12 ,\aggressive_gen.req_fifo_n_13 ,\aggressive_gen.req_fifo_n_14 ,\aggressive_gen.req_fifo_n_15 ,\aggressive_gen.req_fifo_n_16 ,\aggressive_gen.req_fifo_n_17 ,\aggressive_gen.req_fifo_n_18 ,\aggressive_gen.req_fifo_n_19 ,\aggressive_gen.req_fifo_n_20 ,\aggressive_gen.req_fifo_n_21 ,\aggressive_gen.req_fifo_n_22 ,\aggressive_gen.req_fifo_n_23 ,\aggressive_gen.req_fifo_n_24 ,\aggressive_gen.req_fifo_n_25 ,\aggressive_gen.req_fifo_n_26 ,\aggressive_gen.req_fifo_n_27 ,\aggressive_gen.req_fifo_n_28 ,\aggressive_gen.req_fifo_n_29 ,\aggressive_gen.req_fifo_n_30 ,\aggressive_gen.req_fifo_n_31 ,\aggressive_gen.req_fifo_n_32 ,\aggressive_gen.req_fifo_n_33 ,\aggressive_gen.req_fifo_n_34 ,\aggressive_gen.req_fifo_n_35 ,\aggressive_gen.req_fifo_n_36 ,\aggressive_gen.req_fifo_n_37 ,\aggressive_gen.req_fifo_n_38 ,\aggressive_gen.req_fifo_n_39 ,\aggressive_gen.req_fifo_n_40 ,\aggressive_gen.req_fifo_n_41 ,\aggressive_gen.req_fifo_n_42 ,\aggressive_gen.req_fifo_n_43 ,\aggressive_gen.req_fifo_n_44 ,\aggressive_gen.req_fifo_n_45 ,\aggressive_gen.req_fifo_n_46 ,\aggressive_gen.req_fifo_n_47 ,\aggressive_gen.req_fifo_n_48 ,\aggressive_gen.req_fifo_n_49 ,\aggressive_gen.req_fifo_n_50 ,\aggressive_gen.req_fifo_n_51 ,\aggressive_gen.req_fifo_n_52 ,\aggressive_gen.req_fifo_n_53 ,\aggressive_gen.req_fifo_n_54 ,\aggressive_gen.req_fifo_n_55 ,\aggressive_gen.req_fifo_n_56 ,\aggressive_gen.req_fifo_n_57 ,\aggressive_gen.req_fifo_n_58 ,\aggressive_gen.req_fifo_n_59 ,\aggressive_gen.req_fifo_n_60 ,\aggressive_gen.req_fifo_n_61 ,\aggressive_gen.req_fifo_n_62 ,\aggressive_gen.req_fifo_n_63 ,\aggressive_gen.req_fifo_n_64 ,\aggressive_gen.req_fifo_n_65 ,\aggressive_gen.req_fifo_n_66 ,\aggressive_gen.req_fifo_n_67 ,\aggressive_gen.req_fifo_n_68 ,\aggressive_gen.req_fifo_n_69 }),
        .SR(SR),
        .\aggressive_gen.req_en (\aggressive_gen.req_en ),
        .\aggressive_gen.rs_req_ready (\aggressive_gen.rs_req_ready ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\fifo_depth_gt1_gen.dout_reg[0] (\fifo_depth_gt1_gen.dout_reg[0] ),
        .\fifo_depth_gt1_gen.full_n_reg_0 (AWREADY_Dummy_0),
        .fifo_resp_ready(fifo_resp_ready),
        .\fifo_srl_gen.raddr_reg[0]_0 (\fifo_srl_gen.raddr_reg[0] ),
        .if_empty_n_0(if_empty_n_0),
        .if_full_n(if_full_n),
        .in(in),
        .sel(sel));
  design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_reg_slice__parameterized4 \aggressive_gen.rs_req 
       (.D({\aggressive_gen.req_fifo_n_4 ,\aggressive_gen.req_fifo_n_5 ,\aggressive_gen.req_fifo_n_6 ,\aggressive_gen.req_fifo_n_7 ,\aggressive_gen.req_fifo_n_8 ,\aggressive_gen.req_fifo_n_9 ,\aggressive_gen.req_fifo_n_10 ,\aggressive_gen.req_fifo_n_11 ,\aggressive_gen.req_fifo_n_12 ,\aggressive_gen.req_fifo_n_13 ,\aggressive_gen.req_fifo_n_14 ,\aggressive_gen.req_fifo_n_15 ,\aggressive_gen.req_fifo_n_16 ,\aggressive_gen.req_fifo_n_17 ,\aggressive_gen.req_fifo_n_18 ,\aggressive_gen.req_fifo_n_19 ,\aggressive_gen.req_fifo_n_20 ,\aggressive_gen.req_fifo_n_21 ,\aggressive_gen.req_fifo_n_22 ,\aggressive_gen.req_fifo_n_23 ,\aggressive_gen.req_fifo_n_24 ,\aggressive_gen.req_fifo_n_25 ,\aggressive_gen.req_fifo_n_26 ,\aggressive_gen.req_fifo_n_27 ,\aggressive_gen.req_fifo_n_28 ,\aggressive_gen.req_fifo_n_29 ,\aggressive_gen.req_fifo_n_30 ,\aggressive_gen.req_fifo_n_31 ,\aggressive_gen.req_fifo_n_32 ,\aggressive_gen.req_fifo_n_33 ,\aggressive_gen.req_fifo_n_34 ,\aggressive_gen.req_fifo_n_35 ,\aggressive_gen.req_fifo_n_36 ,\aggressive_gen.req_fifo_n_37 ,\aggressive_gen.req_fifo_n_38 ,\aggressive_gen.req_fifo_n_39 ,\aggressive_gen.req_fifo_n_40 ,\aggressive_gen.req_fifo_n_41 ,\aggressive_gen.req_fifo_n_42 ,\aggressive_gen.req_fifo_n_43 ,\aggressive_gen.req_fifo_n_44 ,\aggressive_gen.req_fifo_n_45 ,\aggressive_gen.req_fifo_n_46 ,\aggressive_gen.req_fifo_n_47 ,\aggressive_gen.req_fifo_n_48 ,\aggressive_gen.req_fifo_n_49 ,\aggressive_gen.req_fifo_n_50 ,\aggressive_gen.req_fifo_n_51 ,\aggressive_gen.req_fifo_n_52 ,\aggressive_gen.req_fifo_n_53 ,\aggressive_gen.req_fifo_n_54 ,\aggressive_gen.req_fifo_n_55 ,\aggressive_gen.req_fifo_n_56 ,\aggressive_gen.req_fifo_n_57 ,\aggressive_gen.req_fifo_n_58 ,\aggressive_gen.req_fifo_n_59 ,\aggressive_gen.req_fifo_n_60 ,\aggressive_gen.req_fifo_n_61 ,\aggressive_gen.req_fifo_n_62 ,\aggressive_gen.req_fifo_n_63 ,\aggressive_gen.req_fifo_n_64 ,\aggressive_gen.req_fifo_n_65 ,\aggressive_gen.req_fifo_n_66 ,\aggressive_gen.req_fifo_n_67 ,\aggressive_gen.req_fifo_n_68 ,\aggressive_gen.req_fifo_n_69 }),
        .E(load_p2),
        .Q(\aggressive_gen.last_cnt_reg ),
        .SR(SR),
        .\aggressive_gen.last_cnt_reg[2] (\aggressive_gen.rs_req_n_1 ),
        .\aggressive_gen.req_en (\aggressive_gen.req_en ),
        .\aggressive_gen.rs_req_ready (\aggressive_gen.rs_req_ready ),
        .ap_clk(ap_clk),
        .\data_p1_reg[67]_0 (\data_p1_reg[67] ),
        .if_empty_n_0(if_empty_n_0),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .\state[0]_i_3 (\aggressive_gen.flying_req_reg_n_0 ));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_write" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_write
   (SR,
    last_resp,
    AWREADY_Dummy,
    s_ready_t_reg,
    need_wrsp,
    E,
    \ap_CS_fsm_reg[21] ,
    re,
    \state_reg[0] ,
    \fifo_depth_gt1_gen.dout_reg[36] ,
    m_axi_gmem_WVALID,
    \fifo_depth_gt1_gen.empty_n_reg ,
    \fifo_depth_gt1_gen.empty_n_reg_0 ,
    m_axi_gmem_AWVALID,
    \data_p1_reg[67] ,
    ap_clk,
    WVALID_Dummy,
    Q,
    \fifo_depth_gt1_gen.mOutPtr_reg[0] ,
    dout_vld_reg,
    AWVALID_Dummy,
    p_17_in,
    m_axi_gmem_WREADY,
    wrsp_type,
    ursp_ready,
    m_axi_gmem_BVALID,
    D,
    ap_rst_n,
    m_axi_gmem_AWREADY,
    dout,
    \data_p2_reg[2] );
  output [0:0]SR;
  output last_resp;
  output AWREADY_Dummy;
  output s_ready_t_reg;
  output need_wrsp;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[21] ;
  output re;
  output [0:0]\state_reg[0] ;
  output [36:0]\fifo_depth_gt1_gen.dout_reg[36] ;
  output m_axi_gmem_WVALID;
  output \fifo_depth_gt1_gen.empty_n_reg ;
  output \fifo_depth_gt1_gen.empty_n_reg_0 ;
  output m_axi_gmem_AWVALID;
  output [65:0]\data_p1_reg[67] ;
  input ap_clk;
  input WVALID_Dummy;
  input [0:0]Q;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  input dout_vld_reg;
  input AWVALID_Dummy;
  input p_17_in;
  input m_axi_gmem_WREADY;
  input wrsp_type;
  input ursp_ready;
  input m_axi_gmem_BVALID;
  input [91:0]D;
  input ap_rst_n;
  input m_axi_gmem_AWREADY;
  input [35:0]dout;
  input [0:0]\data_p2_reg[2] ;

  wire AWREADY_Dummy;
  wire AWREADY_Dummy_0;
  wire AWVALID_Dummy;
  wire [91:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg_n_0;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg_n_0;
  wire [0:0]\ap_CS_fsm_reg[21] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:2]awaddr_tmp;
  wire [9:0]beat_len;
  wire \could_multi_bursts.AWVALID_Dummy_reg_n_0 ;
  wire [63:2]\could_multi_bursts.awaddr_buf ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[63]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire [3:0]\could_multi_bursts.awlen_buf ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [63:2]data1;
  wire [65:0]\data_p1_reg[67] ;
  wire [0:0]\data_p2_reg[2] ;
  wire [35:0]dout;
  wire dout_vld_reg;
  wire \end_addr[13]_i_2_n_0 ;
  wire \end_addr[13]_i_3_n_0 ;
  wire \end_addr[13]_i_4_n_0 ;
  wire \end_addr[13]_i_5_n_0 ;
  wire \end_addr[17]_i_2_n_0 ;
  wire \end_addr[17]_i_3_n_0 ;
  wire \end_addr[17]_i_4_n_0 ;
  wire \end_addr[17]_i_5_n_0 ;
  wire \end_addr[21]_i_2_n_0 ;
  wire \end_addr[21]_i_3_n_0 ;
  wire \end_addr[21]_i_4_n_0 ;
  wire \end_addr[21]_i_5_n_0 ;
  wire \end_addr[25]_i_2_n_0 ;
  wire \end_addr[25]_i_3_n_0 ;
  wire \end_addr[25]_i_4_n_0 ;
  wire \end_addr[25]_i_5_n_0 ;
  wire \end_addr[29]_i_2_n_0 ;
  wire \end_addr[29]_i_3_n_0 ;
  wire \end_addr[29]_i_4_n_0 ;
  wire \end_addr[29]_i_5_n_0 ;
  wire \end_addr[33]_i_2_n_0 ;
  wire \end_addr[33]_i_3_n_0 ;
  wire \end_addr[5]_i_2_n_0 ;
  wire \end_addr[5]_i_3_n_0 ;
  wire \end_addr[5]_i_4_n_0 ;
  wire \end_addr[5]_i_5_n_0 ;
  wire \end_addr[9]_i_2_n_0 ;
  wire \end_addr[9]_i_3_n_0 ;
  wire \end_addr[9]_i_4_n_0 ;
  wire \end_addr[9]_i_5_n_0 ;
  wire \end_addr_reg_n_0_[10] ;
  wire \end_addr_reg_n_0_[11] ;
  wire \end_addr_reg_n_0_[2] ;
  wire \end_addr_reg_n_0_[3] ;
  wire \end_addr_reg_n_0_[4] ;
  wire \end_addr_reg_n_0_[5] ;
  wire \end_addr_reg_n_0_[6] ;
  wire \end_addr_reg_n_0_[7] ;
  wire \end_addr_reg_n_0_[8] ;
  wire \end_addr_reg_n_0_[9] ;
  wire fifo_burst_n_10;
  wire fifo_burst_n_11;
  wire fifo_burst_n_12;
  wire fifo_burst_n_13;
  wire fifo_burst_n_14;
  wire fifo_burst_n_15;
  wire fifo_burst_n_20;
  wire fifo_burst_n_5;
  wire fifo_burst_n_8;
  wire fifo_burst_n_9;
  wire [36:0]\fifo_depth_gt1_gen.dout_reg[36] ;
  wire \fifo_depth_gt1_gen.empty_n_reg ;
  wire \fifo_depth_gt1_gen.empty_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  wire fifo_resp_n_3;
  wire fifo_resp_ready;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_0;
  wire first_sect_carry__0_i_2__0_n_0;
  wire first_sect_carry__0_i_3__0_n_0;
  wire first_sect_carry__0_i_4__0_n_0;
  wire first_sect_carry__0_n_0;
  wire first_sect_carry__0_n_1;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__1_i_1__0_n_0;
  wire first_sect_carry__1_i_2__0_n_0;
  wire first_sect_carry__1_i_3__0_n_0;
  wire first_sect_carry__1_i_4__0_n_0;
  wire first_sect_carry__1_n_0;
  wire first_sect_carry__1_n_1;
  wire first_sect_carry__1_n_2;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__2_i_1__0_n_0;
  wire first_sect_carry__2_i_2__0_n_0;
  wire first_sect_carry__2_i_3__0_n_0;
  wire first_sect_carry__2_i_4__0_n_0;
  wire first_sect_carry__2_n_0;
  wire first_sect_carry__2_n_1;
  wire first_sect_carry__2_n_2;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__3_i_1__0_n_0;
  wire first_sect_carry__3_i_2__0_n_0;
  wire first_sect_carry__3_n_3;
  wire first_sect_carry_i_1__0_n_0;
  wire first_sect_carry_i_2__0_n_0;
  wire first_sect_carry_i_3__0_n_0;
  wire first_sect_carry_i_4__0_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire [3:0]if_din;
  wire if_empty_n;
  wire if_full_n;
  wire if_write;
  wire last_resp;
  wire last_sect;
  wire last_sect_buf_reg_n_0;
  wire last_sect_carry__0_i_1__0_n_0;
  wire last_sect_carry__0_i_2__0_n_0;
  wire last_sect_carry__0_i_3__0_n_0;
  wire last_sect_carry__0_i_4__0_n_0;
  wire last_sect_carry__0_n_0;
  wire last_sect_carry__0_n_1;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__1_i_1__0_n_0;
  wire last_sect_carry__1_i_2__0_n_0;
  wire last_sect_carry__1_i_3__0_n_0;
  wire last_sect_carry__1_i_4__0_n_0;
  wire last_sect_carry__1_n_0;
  wire last_sect_carry__1_n_1;
  wire last_sect_carry__1_n_2;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__2_i_1__0_n_0;
  wire last_sect_carry__2_i_2__0_n_0;
  wire last_sect_carry__2_i_3__0_n_0;
  wire last_sect_carry__2_i_4__0_n_0;
  wire last_sect_carry__2_n_0;
  wire last_sect_carry__2_n_1;
  wire last_sect_carry__2_n_2;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__3_n_3;
  wire last_sect_carry_i_1__0_n_0;
  wire last_sect_carry_i_2__0_n_0;
  wire last_sect_carry_i_3__0_n_0;
  wire last_sect_carry_i_4__0_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire \len_cnt[7]_i_3_n_0 ;
  wire [7:0]len_cnt_reg;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire m_ready;
  wire need_wrsp;
  wire out_TOP_WREADY;
  wire [51:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire p_16_in;
  wire p_17_in;
  wire [11:2]p_1_in;
  wire [51:1]plusOp;
  wire [5:0]plusOp__0;
  wire [7:0]plusOp__1;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__10_n_0;
  wire plusOp_carry__10_n_1;
  wire plusOp_carry__10_n_2;
  wire plusOp_carry__10_n_3;
  wire plusOp_carry__11_n_2;
  wire plusOp_carry__11_n_3;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__2_n_1;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__3_n_0;
  wire plusOp_carry__3_n_1;
  wire plusOp_carry__3_n_2;
  wire plusOp_carry__3_n_3;
  wire plusOp_carry__4_n_0;
  wire plusOp_carry__4_n_1;
  wire plusOp_carry__4_n_2;
  wire plusOp_carry__4_n_3;
  wire plusOp_carry__5_n_0;
  wire plusOp_carry__5_n_1;
  wire plusOp_carry__5_n_2;
  wire plusOp_carry__5_n_3;
  wire plusOp_carry__6_n_0;
  wire plusOp_carry__6_n_1;
  wire plusOp_carry__6_n_2;
  wire plusOp_carry__6_n_3;
  wire plusOp_carry__7_n_0;
  wire plusOp_carry__7_n_1;
  wire plusOp_carry__7_n_2;
  wire plusOp_carry__7_n_3;
  wire plusOp_carry__8_n_0;
  wire plusOp_carry__8_n_1;
  wire plusOp_carry__8_n_2;
  wire plusOp_carry__8_n_3;
  wire plusOp_carry__9_n_0;
  wire plusOp_carry__9_n_1;
  wire plusOp_carry__9_n_2;
  wire plusOp_carry__9_n_3;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire re;
  wire rs_wreq_n_10;
  wire rs_wreq_n_100;
  wire rs_wreq_n_101;
  wire rs_wreq_n_102;
  wire rs_wreq_n_103;
  wire rs_wreq_n_104;
  wire rs_wreq_n_105;
  wire rs_wreq_n_106;
  wire rs_wreq_n_107;
  wire rs_wreq_n_108;
  wire rs_wreq_n_109;
  wire rs_wreq_n_11;
  wire rs_wreq_n_110;
  wire rs_wreq_n_111;
  wire rs_wreq_n_112;
  wire rs_wreq_n_113;
  wire rs_wreq_n_114;
  wire rs_wreq_n_115;
  wire rs_wreq_n_116;
  wire rs_wreq_n_117;
  wire rs_wreq_n_118;
  wire rs_wreq_n_119;
  wire rs_wreq_n_12;
  wire rs_wreq_n_120;
  wire rs_wreq_n_121;
  wire rs_wreq_n_122;
  wire rs_wreq_n_123;
  wire rs_wreq_n_124;
  wire rs_wreq_n_125;
  wire rs_wreq_n_126;
  wire rs_wreq_n_127;
  wire rs_wreq_n_128;
  wire rs_wreq_n_129;
  wire rs_wreq_n_13;
  wire rs_wreq_n_130;
  wire rs_wreq_n_131;
  wire rs_wreq_n_132;
  wire rs_wreq_n_133;
  wire rs_wreq_n_134;
  wire rs_wreq_n_135;
  wire rs_wreq_n_136;
  wire rs_wreq_n_137;
  wire rs_wreq_n_138;
  wire rs_wreq_n_139;
  wire rs_wreq_n_14;
  wire rs_wreq_n_140;
  wire rs_wreq_n_141;
  wire rs_wreq_n_142;
  wire rs_wreq_n_143;
  wire rs_wreq_n_144;
  wire rs_wreq_n_145;
  wire rs_wreq_n_146;
  wire rs_wreq_n_147;
  wire rs_wreq_n_148;
  wire rs_wreq_n_149;
  wire rs_wreq_n_15;
  wire rs_wreq_n_150;
  wire rs_wreq_n_151;
  wire rs_wreq_n_152;
  wire rs_wreq_n_153;
  wire rs_wreq_n_154;
  wire rs_wreq_n_155;
  wire rs_wreq_n_156;
  wire rs_wreq_n_157;
  wire rs_wreq_n_158;
  wire rs_wreq_n_159;
  wire rs_wreq_n_16;
  wire rs_wreq_n_160;
  wire rs_wreq_n_161;
  wire rs_wreq_n_162;
  wire rs_wreq_n_163;
  wire rs_wreq_n_164;
  wire rs_wreq_n_165;
  wire rs_wreq_n_166;
  wire rs_wreq_n_167;
  wire rs_wreq_n_168;
  wire rs_wreq_n_169;
  wire rs_wreq_n_17;
  wire rs_wreq_n_170;
  wire rs_wreq_n_171;
  wire rs_wreq_n_172;
  wire rs_wreq_n_173;
  wire rs_wreq_n_174;
  wire rs_wreq_n_175;
  wire rs_wreq_n_176;
  wire rs_wreq_n_177;
  wire rs_wreq_n_178;
  wire rs_wreq_n_179;
  wire rs_wreq_n_18;
  wire rs_wreq_n_180;
  wire rs_wreq_n_181;
  wire rs_wreq_n_182;
  wire rs_wreq_n_183;
  wire rs_wreq_n_184;
  wire rs_wreq_n_185;
  wire rs_wreq_n_186;
  wire rs_wreq_n_187;
  wire rs_wreq_n_188;
  wire rs_wreq_n_189;
  wire rs_wreq_n_19;
  wire rs_wreq_n_190;
  wire rs_wreq_n_191;
  wire rs_wreq_n_192;
  wire rs_wreq_n_193;
  wire rs_wreq_n_194;
  wire rs_wreq_n_195;
  wire rs_wreq_n_196;
  wire rs_wreq_n_197;
  wire rs_wreq_n_198;
  wire rs_wreq_n_199;
  wire rs_wreq_n_2;
  wire rs_wreq_n_20;
  wire rs_wreq_n_200;
  wire rs_wreq_n_201;
  wire rs_wreq_n_202;
  wire rs_wreq_n_203;
  wire rs_wreq_n_204;
  wire rs_wreq_n_205;
  wire rs_wreq_n_206;
  wire rs_wreq_n_207;
  wire rs_wreq_n_208;
  wire rs_wreq_n_209;
  wire rs_wreq_n_21;
  wire rs_wreq_n_22;
  wire rs_wreq_n_23;
  wire rs_wreq_n_24;
  wire rs_wreq_n_25;
  wire rs_wreq_n_26;
  wire rs_wreq_n_27;
  wire rs_wreq_n_28;
  wire rs_wreq_n_29;
  wire rs_wreq_n_3;
  wire rs_wreq_n_30;
  wire rs_wreq_n_31;
  wire rs_wreq_n_32;
  wire rs_wreq_n_33;
  wire rs_wreq_n_34;
  wire rs_wreq_n_35;
  wire rs_wreq_n_36;
  wire rs_wreq_n_37;
  wire rs_wreq_n_38;
  wire rs_wreq_n_39;
  wire rs_wreq_n_4;
  wire rs_wreq_n_40;
  wire rs_wreq_n_41;
  wire rs_wreq_n_42;
  wire rs_wreq_n_43;
  wire rs_wreq_n_44;
  wire rs_wreq_n_45;
  wire rs_wreq_n_46;
  wire rs_wreq_n_47;
  wire rs_wreq_n_48;
  wire rs_wreq_n_49;
  wire rs_wreq_n_5;
  wire rs_wreq_n_50;
  wire rs_wreq_n_51;
  wire rs_wreq_n_52;
  wire rs_wreq_n_53;
  wire rs_wreq_n_54;
  wire rs_wreq_n_55;
  wire rs_wreq_n_56;
  wire rs_wreq_n_57;
  wire rs_wreq_n_58;
  wire rs_wreq_n_59;
  wire rs_wreq_n_6;
  wire rs_wreq_n_60;
  wire rs_wreq_n_61;
  wire rs_wreq_n_62;
  wire rs_wreq_n_63;
  wire rs_wreq_n_64;
  wire rs_wreq_n_65;
  wire rs_wreq_n_66;
  wire rs_wreq_n_67;
  wire rs_wreq_n_68;
  wire rs_wreq_n_69;
  wire rs_wreq_n_7;
  wire rs_wreq_n_70;
  wire rs_wreq_n_71;
  wire rs_wreq_n_72;
  wire rs_wreq_n_73;
  wire rs_wreq_n_8;
  wire rs_wreq_n_84;
  wire rs_wreq_n_85;
  wire rs_wreq_n_86;
  wire rs_wreq_n_87;
  wire rs_wreq_n_88;
  wire rs_wreq_n_89;
  wire rs_wreq_n_9;
  wire rs_wreq_n_90;
  wire rs_wreq_n_91;
  wire rs_wreq_n_92;
  wire rs_wreq_n_93;
  wire rs_wreq_n_94;
  wire rs_wreq_n_95;
  wire rs_wreq_n_96;
  wire rs_wreq_n_97;
  wire rs_wreq_n_98;
  wire rs_wreq_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[32] ;
  wire \sect_addr_buf_reg_n_0_[33] ;
  wire \sect_addr_buf_reg_n_0_[34] ;
  wire \sect_addr_buf_reg_n_0_[35] ;
  wire \sect_addr_buf_reg_n_0_[36] ;
  wire \sect_addr_buf_reg_n_0_[37] ;
  wire \sect_addr_buf_reg_n_0_[38] ;
  wire \sect_addr_buf_reg_n_0_[39] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[40] ;
  wire \sect_addr_buf_reg_n_0_[41] ;
  wire \sect_addr_buf_reg_n_0_[42] ;
  wire \sect_addr_buf_reg_n_0_[43] ;
  wire \sect_addr_buf_reg_n_0_[44] ;
  wire \sect_addr_buf_reg_n_0_[45] ;
  wire \sect_addr_buf_reg_n_0_[46] ;
  wire \sect_addr_buf_reg_n_0_[47] ;
  wire \sect_addr_buf_reg_n_0_[48] ;
  wire \sect_addr_buf_reg_n_0_[49] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[50] ;
  wire \sect_addr_buf_reg_n_0_[51] ;
  wire \sect_addr_buf_reg_n_0_[52] ;
  wire \sect_addr_buf_reg_n_0_[53] ;
  wire \sect_addr_buf_reg_n_0_[54] ;
  wire \sect_addr_buf_reg_n_0_[55] ;
  wire \sect_addr_buf_reg_n_0_[56] ;
  wire \sect_addr_buf_reg_n_0_[57] ;
  wire \sect_addr_buf_reg_n_0_[58] ;
  wire \sect_addr_buf_reg_n_0_[59] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[60] ;
  wire \sect_addr_buf_reg_n_0_[61] ;
  wire \sect_addr_buf_reg_n_0_[62] ;
  wire \sect_addr_buf_reg_n_0_[63] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[20] ;
  wire \sect_cnt_reg_n_0_[21] ;
  wire \sect_cnt_reg_n_0_[22] ;
  wire \sect_cnt_reg_n_0_[23] ;
  wire \sect_cnt_reg_n_0_[24] ;
  wire \sect_cnt_reg_n_0_[25] ;
  wire \sect_cnt_reg_n_0_[26] ;
  wire \sect_cnt_reg_n_0_[27] ;
  wire \sect_cnt_reg_n_0_[28] ;
  wire \sect_cnt_reg_n_0_[29] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[30] ;
  wire \sect_cnt_reg_n_0_[31] ;
  wire \sect_cnt_reg_n_0_[32] ;
  wire \sect_cnt_reg_n_0_[33] ;
  wire \sect_cnt_reg_n_0_[34] ;
  wire \sect_cnt_reg_n_0_[35] ;
  wire \sect_cnt_reg_n_0_[36] ;
  wire \sect_cnt_reg_n_0_[37] ;
  wire \sect_cnt_reg_n_0_[38] ;
  wire \sect_cnt_reg_n_0_[39] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[40] ;
  wire \sect_cnt_reg_n_0_[41] ;
  wire \sect_cnt_reg_n_0_[42] ;
  wire \sect_cnt_reg_n_0_[43] ;
  wire \sect_cnt_reg_n_0_[44] ;
  wire \sect_cnt_reg_n_0_[45] ;
  wire \sect_cnt_reg_n_0_[46] ;
  wire \sect_cnt_reg_n_0_[47] ;
  wire \sect_cnt_reg_n_0_[48] ;
  wire \sect_cnt_reg_n_0_[49] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[50] ;
  wire \sect_cnt_reg_n_0_[51] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_len_buf[0]_i_1__0_n_0 ;
  wire \sect_len_buf[1]_i_1__0_n_0 ;
  wire \sect_len_buf[2]_i_1__0_n_0 ;
  wire \sect_len_buf[3]_i_1__0_n_0 ;
  wire \sect_len_buf[4]_i_1__0_n_0 ;
  wire \sect_len_buf[5]_i_1__0_n_0 ;
  wire \sect_len_buf[6]_i_1__0_n_0 ;
  wire \sect_len_buf[7]_i_1__0_n_0 ;
  wire \sect_len_buf[8]_i_1__0_n_0 ;
  wire \sect_len_buf[9]_i_2__0_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [0:0]\state_reg[0] ;
  wire ursp_ready;
  wire we;
  wire wreq_handling_reg_n_0;
  wire wreq_valid;
  wire wrsp_type;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_plusOp_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__11_O_UNCONNECTED;

  FDRE WLAST_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_12),
        .Q(WLAST_Dummy_reg_n_0),
        .R(SR));
  FDRE WVALID_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_10),
        .Q(WVALID_Dummy_reg_n_0),
        .R(SR));
  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(p_1_in[2]),
        .Q(beat_len[0]),
        .R(SR));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(p_1_in[3]),
        .Q(beat_len[1]),
        .R(SR));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(p_1_in[4]),
        .Q(beat_len[2]),
        .R(SR));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(p_1_in[5]),
        .Q(beat_len[3]),
        .R(SR));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(p_1_in[6]),
        .Q(beat_len[4]),
        .R(SR));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(p_1_in[7]),
        .Q(beat_len[5]),
        .R(SR));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(p_1_in[8]),
        .Q(beat_len[6]),
        .R(SR));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(p_1_in[9]),
        .Q(beat_len[7]),
        .R(SR));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(p_1_in[10]),
        .Q(beat_len[8]),
        .R(SR));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(p_1_in[11]),
        .Q(beat_len[9]),
        .R(SR));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_3),
        .Q(\could_multi_bursts.AWVALID_Dummy_reg_n_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[32] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[32]),
        .O(awaddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[33] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[33]),
        .O(awaddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[34] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[34]),
        .O(awaddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[35] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[35]),
        .O(awaddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[36] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[36]),
        .O(awaddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[37] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[37]),
        .O(awaddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[38] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[38]),
        .O(awaddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[39] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[39]),
        .O(awaddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[40] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[40]),
        .O(awaddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[41] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[41]),
        .O(awaddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[42] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[42]),
        .O(awaddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[43] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[43]),
        .O(awaddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[44] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[44]),
        .O(awaddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[45] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[45]),
        .O(awaddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[46] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[46]),
        .O(awaddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[47] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[47]),
        .O(awaddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[48] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[48]),
        .O(awaddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[49] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[49]),
        .O(awaddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(\could_multi_bursts.awaddr_buf [4]),
        .I1(\could_multi_bursts.awlen_buf [2]),
        .I2(\could_multi_bursts.awlen_buf [1]),
        .I3(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(\could_multi_bursts.awaddr_buf [3]),
        .I1(\could_multi_bursts.awlen_buf [1]),
        .I2(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(\could_multi_bursts.awaddr_buf [2]),
        .I1(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[50] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[50]),
        .O(awaddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[51] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[51]),
        .O(awaddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[52] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[52]),
        .O(awaddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[53] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[53]),
        .O(awaddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[54] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[54]),
        .O(awaddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[55] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[55]),
        .O(awaddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[56] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[56]),
        .O(awaddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[57] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[57]),
        .O(awaddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[58] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[58]),
        .O(awaddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[59] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[59]),
        .O(awaddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[60] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[60]),
        .O(awaddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[61] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[61]),
        .O(awaddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[62] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[62]),
        .O(awaddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[63]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[63] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[63]),
        .O(awaddr_tmp[63]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[63]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [5]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(\could_multi_bursts.awaddr_buf [6]),
        .I1(\could_multi_bursts.awlen_buf [2]),
        .I2(\could_multi_bursts.awlen_buf [0]),
        .I3(\could_multi_bursts.awlen_buf [1]),
        .I4(\could_multi_bursts.awlen_buf [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(\could_multi_bursts.awaddr_buf [5]),
        .I1(\could_multi_bursts.awlen_buf [3]),
        .I2(\could_multi_bursts.awlen_buf [2]),
        .I3(\could_multi_bursts.awlen_buf [0]),
        .I4(\could_multi_bursts.awlen_buf [1]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[10]),
        .Q(\could_multi_bursts.awaddr_buf [10]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[11]),
        .Q(\could_multi_bursts.awaddr_buf [11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[12]),
        .Q(\could_multi_bursts.awaddr_buf [12]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[12:9]),
        .S(\could_multi_bursts.awaddr_buf [12:9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[13]),
        .Q(\could_multi_bursts.awaddr_buf [13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[14]),
        .Q(\could_multi_bursts.awaddr_buf [14]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[15]),
        .Q(\could_multi_bursts.awaddr_buf [15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[16]),
        .Q(\could_multi_bursts.awaddr_buf [16]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(\could_multi_bursts.awaddr_buf [16:13]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[17]),
        .Q(\could_multi_bursts.awaddr_buf [17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[18]),
        .Q(\could_multi_bursts.awaddr_buf [18]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[19]),
        .Q(\could_multi_bursts.awaddr_buf [19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[20]),
        .Q(\could_multi_bursts.awaddr_buf [20]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(\could_multi_bursts.awaddr_buf [20:17]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[21]),
        .Q(\could_multi_bursts.awaddr_buf [21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[22]),
        .Q(\could_multi_bursts.awaddr_buf [22]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[23]),
        .Q(\could_multi_bursts.awaddr_buf [23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[24]),
        .Q(\could_multi_bursts.awaddr_buf [24]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(\could_multi_bursts.awaddr_buf [24:21]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[25]),
        .Q(\could_multi_bursts.awaddr_buf [25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[26]),
        .Q(\could_multi_bursts.awaddr_buf [26]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[27]),
        .Q(\could_multi_bursts.awaddr_buf [27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[28]),
        .Q(\could_multi_bursts.awaddr_buf [28]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(\could_multi_bursts.awaddr_buf [28:25]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[29]),
        .Q(\could_multi_bursts.awaddr_buf [29]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[2]),
        .Q(\could_multi_bursts.awaddr_buf [2]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[30]),
        .Q(\could_multi_bursts.awaddr_buf [30]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[31]),
        .Q(\could_multi_bursts.awaddr_buf [31]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[32]),
        .Q(\could_multi_bursts.awaddr_buf [32]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:29]),
        .S(\could_multi_bursts.awaddr_buf [32:29]));
  FDRE \could_multi_bursts.awaddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[33]),
        .Q(\could_multi_bursts.awaddr_buf [33]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[34]),
        .Q(\could_multi_bursts.awaddr_buf [34]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[35]),
        .Q(\could_multi_bursts.awaddr_buf [35]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[36]),
        .Q(\could_multi_bursts.awaddr_buf [36]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[36]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[36:33]),
        .S(\could_multi_bursts.awaddr_buf [36:33]));
  FDRE \could_multi_bursts.awaddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[37]),
        .Q(\could_multi_bursts.awaddr_buf [37]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[38]),
        .Q(\could_multi_bursts.awaddr_buf [38]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[39]),
        .Q(\could_multi_bursts.awaddr_buf [39]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[3]),
        .Q(\could_multi_bursts.awaddr_buf [3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[40]),
        .Q(\could_multi_bursts.awaddr_buf [40]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:37]),
        .S(\could_multi_bursts.awaddr_buf [40:37]));
  FDRE \could_multi_bursts.awaddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[41]),
        .Q(\could_multi_bursts.awaddr_buf [41]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[42]),
        .Q(\could_multi_bursts.awaddr_buf [42]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[43]),
        .Q(\could_multi_bursts.awaddr_buf [43]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[44]),
        .Q(\could_multi_bursts.awaddr_buf [44]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[44]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[44:41]),
        .S(\could_multi_bursts.awaddr_buf [44:41]));
  FDRE \could_multi_bursts.awaddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[45]),
        .Q(\could_multi_bursts.awaddr_buf [45]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[46]),
        .Q(\could_multi_bursts.awaddr_buf [46]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[47]),
        .Q(\could_multi_bursts.awaddr_buf [47]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[48]),
        .Q(\could_multi_bursts.awaddr_buf [48]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:45]),
        .S(\could_multi_bursts.awaddr_buf [48:45]));
  FDRE \could_multi_bursts.awaddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[49]),
        .Q(\could_multi_bursts.awaddr_buf [49]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[4]),
        .Q(\could_multi_bursts.awaddr_buf [4]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.awaddr_buf [4:2],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[50]),
        .Q(\could_multi_bursts.awaddr_buf [50]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[51]),
        .Q(\could_multi_bursts.awaddr_buf [51]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[52]),
        .Q(\could_multi_bursts.awaddr_buf [52]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[52]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[52:49]),
        .S(\could_multi_bursts.awaddr_buf [52:49]));
  FDRE \could_multi_bursts.awaddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[53]),
        .Q(\could_multi_bursts.awaddr_buf [53]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[54]),
        .Q(\could_multi_bursts.awaddr_buf [54]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[55]),
        .Q(\could_multi_bursts.awaddr_buf [55]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[56]),
        .Q(\could_multi_bursts.awaddr_buf [56]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:53]),
        .S(\could_multi_bursts.awaddr_buf [56:53]));
  FDRE \could_multi_bursts.awaddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[57]),
        .Q(\could_multi_bursts.awaddr_buf [57]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[58]),
        .Q(\could_multi_bursts.awaddr_buf [58]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[59]),
        .Q(\could_multi_bursts.awaddr_buf [59]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[5]),
        .Q(\could_multi_bursts.awaddr_buf [5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[60]),
        .Q(\could_multi_bursts.awaddr_buf [60]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[60]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[60:57]),
        .S(\could_multi_bursts.awaddr_buf [60:57]));
  FDRE \could_multi_bursts.awaddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[61]),
        .Q(\could_multi_bursts.awaddr_buf [61]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[62]),
        .Q(\could_multi_bursts.awaddr_buf [62]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[63]),
        .Q(\could_multi_bursts.awaddr_buf [63]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[63]_i_3 
       (.CI(\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[63]_i_3_n_2 ,\could_multi_bursts.awaddr_buf_reg[63]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_O_UNCONNECTED [3],data1[63:61]}),
        .S({1'b0,\could_multi_bursts.awaddr_buf [63:61]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[6]),
        .Q(\could_multi_bursts.awaddr_buf [6]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[7]),
        .Q(\could_multi_bursts.awaddr_buf [7]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[8]),
        .Q(\could_multi_bursts.awaddr_buf [8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\could_multi_bursts.awaddr_buf [6:5]}),
        .O(data1[8:5]),
        .S({\could_multi_bursts.awaddr_buf [8:7],\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[9]),
        .Q(\could_multi_bursts.awaddr_buf [9]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(if_write),
        .D(if_din[0]),
        .Q(\could_multi_bursts.awlen_buf [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(if_write),
        .D(if_din[1]),
        .Q(\could_multi_bursts.awlen_buf [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(if_write),
        .D(if_din[2]),
        .Q(\could_multi_bursts.awlen_buf [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(if_write),
        .D(if_din[3]),
        .Q(\could_multi_bursts.awlen_buf [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(plusOp__0[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(if_write),
        .D(plusOp__0[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_burst_n_14));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(if_write),
        .D(plusOp__0[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_burst_n_14));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(if_write),
        .D(plusOp__0[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_burst_n_14));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(if_write),
        .D(plusOp__0[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_burst_n_14));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(if_write),
        .D(plusOp__0[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_burst_n_14));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(if_write),
        .D(plusOp__0[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_burst_n_14));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_20),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_2 
       (.I0(rs_wreq_n_134),
        .I1(rs_wreq_n_72),
        .O(\end_addr[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_3 
       (.I0(rs_wreq_n_135),
        .I1(rs_wreq_n_73),
        .O(\end_addr[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_4 
       (.I0(rs_wreq_n_136),
        .I1(p_1_in[11]),
        .O(\end_addr[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_5 
       (.I0(rs_wreq_n_137),
        .I1(p_1_in[10]),
        .O(\end_addr[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_2 
       (.I0(rs_wreq_n_130),
        .I1(rs_wreq_n_68),
        .O(\end_addr[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_3 
       (.I0(rs_wreq_n_131),
        .I1(rs_wreq_n_69),
        .O(\end_addr[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_4 
       (.I0(rs_wreq_n_132),
        .I1(rs_wreq_n_70),
        .O(\end_addr[17]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_5 
       (.I0(rs_wreq_n_133),
        .I1(rs_wreq_n_71),
        .O(\end_addr[17]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_2 
       (.I0(rs_wreq_n_126),
        .I1(rs_wreq_n_64),
        .O(\end_addr[21]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_3 
       (.I0(rs_wreq_n_127),
        .I1(rs_wreq_n_65),
        .O(\end_addr[21]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_4 
       (.I0(rs_wreq_n_128),
        .I1(rs_wreq_n_66),
        .O(\end_addr[21]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_5 
       (.I0(rs_wreq_n_129),
        .I1(rs_wreq_n_67),
        .O(\end_addr[21]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_2 
       (.I0(rs_wreq_n_122),
        .I1(rs_wreq_n_60),
        .O(\end_addr[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_3 
       (.I0(rs_wreq_n_123),
        .I1(rs_wreq_n_61),
        .O(\end_addr[25]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_4 
       (.I0(rs_wreq_n_124),
        .I1(rs_wreq_n_62),
        .O(\end_addr[25]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_5 
       (.I0(rs_wreq_n_125),
        .I1(rs_wreq_n_63),
        .O(\end_addr[25]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_2 
       (.I0(rs_wreq_n_118),
        .I1(rs_wreq_n_56),
        .O(\end_addr[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_3 
       (.I0(rs_wreq_n_119),
        .I1(rs_wreq_n_57),
        .O(\end_addr[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_4 
       (.I0(rs_wreq_n_120),
        .I1(rs_wreq_n_58),
        .O(\end_addr[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_5 
       (.I0(rs_wreq_n_121),
        .I1(rs_wreq_n_59),
        .O(\end_addr[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_2 
       (.I0(rs_wreq_n_116),
        .I1(rs_wreq_n_54),
        .O(\end_addr[33]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_3 
       (.I0(rs_wreq_n_117),
        .I1(rs_wreq_n_55),
        .O(\end_addr[33]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_2 
       (.I0(rs_wreq_n_142),
        .I1(p_1_in[5]),
        .O(\end_addr[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_3 
       (.I0(rs_wreq_n_143),
        .I1(p_1_in[4]),
        .O(\end_addr[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_4 
       (.I0(rs_wreq_n_144),
        .I1(p_1_in[3]),
        .O(\end_addr[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_5 
       (.I0(rs_wreq_n_145),
        .I1(p_1_in[2]),
        .O(\end_addr[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_2 
       (.I0(rs_wreq_n_138),
        .I1(p_1_in[9]),
        .O(\end_addr[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_3 
       (.I0(rs_wreq_n_139),
        .I1(p_1_in[8]),
        .O(\end_addr[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_4 
       (.I0(rs_wreq_n_140),
        .I1(p_1_in[7]),
        .O(\end_addr[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_5 
       (.I0(rs_wreq_n_141),
        .I1(p_1_in[6]),
        .O(\end_addr[9]_i_5_n_0 ));
  FDRE \end_addr_reg[10] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_201),
        .Q(\end_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_reg[11] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_200),
        .Q(\end_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_reg[12] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_199),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_reg[13] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_198),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_reg[14] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_197),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_reg[15] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_196),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_reg[16] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_195),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_reg[17] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_194),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_reg[18] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_193),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_reg[19] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_192),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_reg[20] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_191),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_reg[21] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_190),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_reg[22] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_189),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_reg[23] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_188),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_reg[24] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_187),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_reg[25] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_186),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_reg[26] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_185),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_reg[27] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_184),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_reg[28] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_183),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_reg[29] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_182),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_reg[2] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_209),
        .Q(\end_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_reg[30] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_181),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_reg[31] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_180),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_reg[32] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_179),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_reg[33] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_178),
        .Q(p_0_in0_in[21]),
        .R(SR));
  FDRE \end_addr_reg[34] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_177),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_reg[35] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_176),
        .Q(p_0_in0_in[23]),
        .R(SR));
  FDRE \end_addr_reg[36] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_175),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_reg[37] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_174),
        .Q(p_0_in0_in[25]),
        .R(SR));
  FDRE \end_addr_reg[38] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_173),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_reg[39] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_172),
        .Q(p_0_in0_in[27]),
        .R(SR));
  FDRE \end_addr_reg[3] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_208),
        .Q(\end_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_reg[40] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_171),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_reg[41] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_170),
        .Q(p_0_in0_in[29]),
        .R(SR));
  FDRE \end_addr_reg[42] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_169),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_reg[43] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_168),
        .Q(p_0_in0_in[31]),
        .R(SR));
  FDRE \end_addr_reg[44] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_167),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_reg[45] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_166),
        .Q(p_0_in0_in[33]),
        .R(SR));
  FDRE \end_addr_reg[46] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_165),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_reg[47] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_164),
        .Q(p_0_in0_in[35]),
        .R(SR));
  FDRE \end_addr_reg[48] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_163),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_reg[49] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_162),
        .Q(p_0_in0_in[37]),
        .R(SR));
  FDRE \end_addr_reg[4] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_207),
        .Q(\end_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_reg[50] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_161),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_reg[51] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_160),
        .Q(p_0_in0_in[39]),
        .R(SR));
  FDRE \end_addr_reg[52] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_159),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_reg[53] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_158),
        .Q(p_0_in0_in[41]),
        .R(SR));
  FDRE \end_addr_reg[54] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_157),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_reg[55] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_156),
        .Q(p_0_in0_in[43]),
        .R(SR));
  FDRE \end_addr_reg[56] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_155),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_reg[57] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_154),
        .Q(p_0_in0_in[45]),
        .R(SR));
  FDRE \end_addr_reg[58] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_153),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_reg[59] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_152),
        .Q(p_0_in0_in[47]),
        .R(SR));
  FDRE \end_addr_reg[5] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_206),
        .Q(\end_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_reg[60] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_151),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_reg[61] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_150),
        .Q(p_0_in0_in[49]),
        .R(SR));
  FDRE \end_addr_reg[62] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_149),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_reg[63] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_148),
        .Q(p_0_in0_in[51]),
        .R(SR));
  FDRE \end_addr_reg[6] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_205),
        .Q(\end_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_reg[7] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_204),
        .Q(\end_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_reg[8] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_203),
        .Q(\end_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_reg[9] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_202),
        .Q(\end_addr_reg_n_0_[9] ),
        .R(SR));
  design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_fifo__parameterized10 fifo_burst
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .CO(last_sect),
        .E(fifo_burst_n_5),
        .Q(len_cnt_reg),
        .SR(SR),
        .WLAST_Dummy_reg(WVALID_Dummy_reg_n_0),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_n_0),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(fifo_burst_n_12),
        .\ap_CS_fsm_reg[21] (\ap_CS_fsm_reg[21] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_burst_n_13),
        .ap_rst_n_1(fifo_burst_n_14),
        .ap_rst_n_2(fifo_burst_n_15),
        .\could_multi_bursts.awlen_buf_reg[0] ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] ,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\could_multi_bursts.awlen_buf_reg[0]_0 (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.sect_handling_reg (fifo_burst_n_20),
        .dout_vld_reg_0(fifo_burst_n_10),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_1 (\could_multi_bursts.AWVALID_Dummy_reg_n_0 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_2 (Q),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_3 (\fifo_depth_gt1_gen.mOutPtr_reg[0] ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_4 (dout_vld_reg),
        .fifo_resp_ready(fifo_resp_ready),
        .if_empty_n(if_empty_n),
        .if_full_n(if_full_n),
        .if_write(if_write),
        .in(if_din),
        .m_ready(m_ready),
        .out_TOP_WREADY(out_TOP_WREADY),
        .p_16_in(p_16_in),
        .re(re),
        .\sect_addr_buf_reg[2] (first_sect),
        .\sect_len_buf_reg[5] (fifo_burst_n_9),
        .\sect_len_buf_reg[8] (fifo_burst_n_8),
        .sel(we),
        .wreq_handling_reg(fifo_burst_n_11),
        .wreq_handling_reg_0(wreq_handling_reg_n_0),
        .wreq_handling_reg_1(wreq_valid));
  design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_fifo__parameterized6_5 fifo_resp
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .Q(\state_reg[0] ),
        .SR(SR),
        .ap_clk(ap_clk),
        .\could_multi_bursts.AWVALID_Dummy_reg (fifo_resp_n_3),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (\could_multi_bursts.AWVALID_Dummy_reg_n_0 ),
        .\could_multi_bursts.AWVALID_Dummy_reg_1 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .dout_vld_reg_0(need_wrsp),
        .\fifo_depth_gt1_gen.dout_reg[0] (fifo_burst_n_8),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (fifo_burst_n_9),
        .\fifo_depth_gt1_gen.dout_reg[0]_1 (last_sect_buf_reg_n_0),
        .fifo_resp_ready(fifo_resp_ready),
        .if_full_n(if_full_n),
        .if_write(if_write),
        .last_resp(last_resp),
        .p_17_in(p_17_in),
        .sel(we),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_0,first_sect_carry_i_2__0_n_0,first_sect_carry_i_3__0_n_0,first_sect_carry_i_4__0_n_0}));
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({first_sect_carry__0_n_0,first_sect_carry__0_n_1,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1__0_n_0,first_sect_carry__0_i_2__0_n_0,first_sect_carry__0_i_3__0_n_0,first_sect_carry__0_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg_n_0_[22] ),
        .I1(p_0_in[22]),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in[21]),
        .I4(p_0_in[23]),
        .I5(\sect_cnt_reg_n_0_[23] ),
        .O(first_sect_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg_n_0_[19] ),
        .I1(p_0_in[19]),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in[18]),
        .I4(p_0_in[20]),
        .I5(\sect_cnt_reg_n_0_[20] ),
        .O(first_sect_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_0_[16] ),
        .I1(p_0_in[16]),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in[15]),
        .I4(p_0_in[17]),
        .I5(\sect_cnt_reg_n_0_[17] ),
        .O(first_sect_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4__0
       (.I0(\sect_cnt_reg_n_0_[13] ),
        .I1(p_0_in[13]),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in[12]),
        .I4(p_0_in[14]),
        .I5(\sect_cnt_reg_n_0_[14] ),
        .O(first_sect_carry__0_i_4__0_n_0));
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_0),
        .CO({first_sect_carry__1_n_0,first_sect_carry__1_n_1,first_sect_carry__1_n_2,first_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1__0_n_0,first_sect_carry__1_i_2__0_n_0,first_sect_carry__1_i_3__0_n_0,first_sect_carry__1_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1__0
       (.I0(\sect_cnt_reg_n_0_[34] ),
        .I1(p_0_in[34]),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in[33]),
        .I4(p_0_in[35]),
        .I5(\sect_cnt_reg_n_0_[35] ),
        .O(first_sect_carry__1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2__0
       (.I0(\sect_cnt_reg_n_0_[31] ),
        .I1(p_0_in[31]),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in[30]),
        .I4(p_0_in[32]),
        .I5(\sect_cnt_reg_n_0_[32] ),
        .O(first_sect_carry__1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3__0
       (.I0(\sect_cnt_reg_n_0_[28] ),
        .I1(p_0_in[28]),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in[27]),
        .I4(p_0_in[29]),
        .I5(\sect_cnt_reg_n_0_[29] ),
        .O(first_sect_carry__1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4__0
       (.I0(\sect_cnt_reg_n_0_[25] ),
        .I1(p_0_in[25]),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in[24]),
        .I4(p_0_in[26]),
        .I5(\sect_cnt_reg_n_0_[26] ),
        .O(first_sect_carry__1_i_4__0_n_0));
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_0),
        .CO({first_sect_carry__2_n_0,first_sect_carry__2_n_1,first_sect_carry__2_n_2,first_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1__0_n_0,first_sect_carry__2_i_2__0_n_0,first_sect_carry__2_i_3__0_n_0,first_sect_carry__2_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1__0
       (.I0(\sect_cnt_reg_n_0_[46] ),
        .I1(p_0_in[46]),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in[45]),
        .I4(p_0_in[47]),
        .I5(\sect_cnt_reg_n_0_[47] ),
        .O(first_sect_carry__2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2__0
       (.I0(\sect_cnt_reg_n_0_[43] ),
        .I1(p_0_in[43]),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in[42]),
        .I4(p_0_in[44]),
        .I5(\sect_cnt_reg_n_0_[44] ),
        .O(first_sect_carry__2_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3__0
       (.I0(\sect_cnt_reg_n_0_[40] ),
        .I1(p_0_in[40]),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in[39]),
        .I4(p_0_in[41]),
        .I5(\sect_cnt_reg_n_0_[41] ),
        .O(first_sect_carry__2_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4__0
       (.I0(\sect_cnt_reg_n_0_[37] ),
        .I1(p_0_in[37]),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .I3(p_0_in[36]),
        .I4(p_0_in[38]),
        .I5(\sect_cnt_reg_n_0_[38] ),
        .O(first_sect_carry__2_i_4__0_n_0));
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_0),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1__0_n_0,first_sect_carry__3_i_2__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1__0
       (.I0(p_0_in[51]),
        .I1(\sect_cnt_reg_n_0_[51] ),
        .O(first_sect_carry__3_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2__0
       (.I0(\sect_cnt_reg_n_0_[49] ),
        .I1(p_0_in[49]),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .I3(p_0_in[48]),
        .I4(p_0_in[50]),
        .I5(\sect_cnt_reg_n_0_[50] ),
        .O(first_sect_carry__3_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_0_[10] ),
        .I1(p_0_in[10]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in[9]),
        .I4(p_0_in[11]),
        .I5(\sect_cnt_reg_n_0_[11] ),
        .O(first_sect_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_0_[7] ),
        .I1(p_0_in[7]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in[6]),
        .I4(p_0_in[8]),
        .I5(\sect_cnt_reg_n_0_[8] ),
        .O(first_sect_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_0_[4] ),
        .I1(p_0_in[4]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in[3]),
        .I4(p_0_in[5]),
        .I5(\sect_cnt_reg_n_0_[5] ),
        .O(first_sect_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(\sect_cnt_reg_n_0_[1] ),
        .I1(p_0_in[1]),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(\sect_cnt_reg_n_0_[2] ),
        .O(first_sect_carry_i_4__0_n_0));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_16_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_0),
        .R(SR));
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1__0_n_0,last_sect_carry_i_2__0_n_0,last_sect_carry_i_3__0_n_0,last_sect_carry_i_4__0_n_0}));
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({last_sect_carry__0_n_0,last_sect_carry__0_n_1,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1__0_n_0,last_sect_carry__0_i_2__0_n_0,last_sect_carry__0_i_3__0_n_0,last_sect_carry__0_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg_n_0_[22] ),
        .I1(p_0_in0_in[22]),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(\sect_cnt_reg_n_0_[23] ),
        .I5(p_0_in0_in[23]),
        .O(last_sect_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg_n_0_[19] ),
        .I1(p_0_in0_in[19]),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in0_in[18]),
        .I4(\sect_cnt_reg_n_0_[20] ),
        .I5(p_0_in0_in[20]),
        .O(last_sect_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_0_[16] ),
        .I1(p_0_in0_in[16]),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in0_in[15]),
        .I4(\sect_cnt_reg_n_0_[17] ),
        .I5(p_0_in0_in[17]),
        .O(last_sect_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4__0
       (.I0(\sect_cnt_reg_n_0_[13] ),
        .I1(p_0_in0_in[13]),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(\sect_cnt_reg_n_0_[14] ),
        .I5(p_0_in0_in[14]),
        .O(last_sect_carry__0_i_4__0_n_0));
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_0),
        .CO({last_sect_carry__1_n_0,last_sect_carry__1_n_1,last_sect_carry__1_n_2,last_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1__0_n_0,last_sect_carry__1_i_2__0_n_0,last_sect_carry__1_i_3__0_n_0,last_sect_carry__1_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1__0
       (.I0(\sect_cnt_reg_n_0_[34] ),
        .I1(p_0_in0_in[34]),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in0_in[33]),
        .I4(\sect_cnt_reg_n_0_[35] ),
        .I5(p_0_in0_in[35]),
        .O(last_sect_carry__1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2__0
       (.I0(\sect_cnt_reg_n_0_[31] ),
        .I1(p_0_in0_in[31]),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(\sect_cnt_reg_n_0_[32] ),
        .I5(p_0_in0_in[32]),
        .O(last_sect_carry__1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3__0
       (.I0(\sect_cnt_reg_n_0_[28] ),
        .I1(p_0_in0_in[28]),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(\sect_cnt_reg_n_0_[29] ),
        .I5(p_0_in0_in[29]),
        .O(last_sect_carry__1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4__0
       (.I0(\sect_cnt_reg_n_0_[25] ),
        .I1(p_0_in0_in[25]),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in0_in[24]),
        .I4(\sect_cnt_reg_n_0_[26] ),
        .I5(p_0_in0_in[26]),
        .O(last_sect_carry__1_i_4__0_n_0));
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_0),
        .CO({last_sect_carry__2_n_0,last_sect_carry__2_n_1,last_sect_carry__2_n_2,last_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1__0_n_0,last_sect_carry__2_i_2__0_n_0,last_sect_carry__2_i_3__0_n_0,last_sect_carry__2_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1__0
       (.I0(\sect_cnt_reg_n_0_[46] ),
        .I1(p_0_in0_in[46]),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(\sect_cnt_reg_n_0_[47] ),
        .I5(p_0_in0_in[47]),
        .O(last_sect_carry__2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2__0
       (.I0(\sect_cnt_reg_n_0_[43] ),
        .I1(p_0_in0_in[43]),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(\sect_cnt_reg_n_0_[44] ),
        .I5(p_0_in0_in[44]),
        .O(last_sect_carry__2_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3__0
       (.I0(\sect_cnt_reg_n_0_[40] ),
        .I1(p_0_in0_in[40]),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in0_in[39]),
        .I4(\sect_cnt_reg_n_0_[41] ),
        .I5(p_0_in0_in[41]),
        .O(last_sect_carry__2_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4__0
       (.I0(\sect_cnt_reg_n_0_[37] ),
        .I1(p_0_in0_in[37]),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .I3(p_0_in0_in[36]),
        .I4(\sect_cnt_reg_n_0_[38] ),
        .I5(p_0_in0_in[38]),
        .O(last_sect_carry__2_i_4__0_n_0));
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_0),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,rs_wreq_n_146,rs_wreq_n_147}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_0_[10] ),
        .I1(p_0_in0_in[10]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(\sect_cnt_reg_n_0_[11] ),
        .I5(p_0_in0_in[11]),
        .O(last_sect_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_0_[7] ),
        .I1(p_0_in0_in[7]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(\sect_cnt_reg_n_0_[8] ),
        .I5(p_0_in0_in[8]),
        .O(last_sect_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_0_[4] ),
        .I1(p_0_in0_in[4]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(\sect_cnt_reg_n_0_[5] ),
        .I5(p_0_in0_in[5]),
        .O(last_sect_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(\sect_cnt_reg_n_0_[1] ),
        .I1(p_0_in0_in[1]),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(\sect_cnt_reg_n_0_[2] ),
        .I5(p_0_in0_in[2]),
        .O(last_sect_carry_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \len_cnt[0]_i_1 
       (.I0(len_cnt_reg[0]),
        .O(plusOp__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[1]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[2]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[2]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \len_cnt[3]_i_1 
       (.I0(len_cnt_reg[1]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[2]),
        .I3(len_cnt_reg[3]),
        .O(plusOp__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \len_cnt[4]_i_1 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[3]),
        .I4(len_cnt_reg[4]),
        .O(plusOp__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \len_cnt[5]_i_1 
       (.I0(len_cnt_reg[3]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[2]),
        .I4(len_cnt_reg[4]),
        .I5(len_cnt_reg[5]),
        .O(plusOp__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[6]_i_1 
       (.I0(\len_cnt[7]_i_3_n_0 ),
        .I1(len_cnt_reg[6]),
        .O(plusOp__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[7]_i_2 
       (.I0(\len_cnt[7]_i_3_n_0 ),
        .I1(len_cnt_reg[6]),
        .I2(len_cnt_reg[7]),
        .O(plusOp__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \len_cnt[7]_i_3 
       (.I0(len_cnt_reg[5]),
        .I1(len_cnt_reg[3]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[0]),
        .I4(len_cnt_reg[2]),
        .I5(len_cnt_reg[4]),
        .O(\len_cnt[7]_i_3_n_0 ));
  FDRE \len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(plusOp__1[0]),
        .Q(len_cnt_reg[0]),
        .R(fifo_burst_n_13));
  FDRE \len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(plusOp__1[1]),
        .Q(len_cnt_reg[1]),
        .R(fifo_burst_n_13));
  FDRE \len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(plusOp__1[2]),
        .Q(len_cnt_reg[2]),
        .R(fifo_burst_n_13));
  FDRE \len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(plusOp__1[3]),
        .Q(len_cnt_reg[3]),
        .R(fifo_burst_n_13));
  FDRE \len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(plusOp__1[4]),
        .Q(len_cnt_reg[4]),
        .R(fifo_burst_n_13));
  FDRE \len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(plusOp__1[5]),
        .Q(len_cnt_reg[5]),
        .R(fifo_burst_n_13));
  FDRE \len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(plusOp__1[6]),
        .Q(len_cnt_reg[6]),
        .R(fifo_burst_n_13));
  FDRE \len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(plusOp__1[7]),
        .Q(len_cnt_reg[7]),
        .R(fifo_burst_n_13));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__10
       (.CI(plusOp_carry__9_n_0),
        .CO({plusOp_carry__10_n_0,plusOp_carry__10_n_1,plusOp_carry__10_n_2,plusOp_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[48:45]),
        .S({\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[47] ,\sect_cnt_reg_n_0_[46] ,\sect_cnt_reg_n_0_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__11
       (.CI(plusOp_carry__10_n_0),
        .CO({NLW_plusOp_carry__11_CO_UNCONNECTED[3:2],plusOp_carry__11_n_2,plusOp_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__11_O_UNCONNECTED[3],plusOp[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,plusOp_carry__2_n_1,plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__3
       (.CI(plusOp_carry__2_n_0),
        .CO({plusOp_carry__3_n_0,plusOp_carry__3_n_1,plusOp_carry__3_n_2,plusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[20:17]),
        .S({\sect_cnt_reg_n_0_[20] ,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__4
       (.CI(plusOp_carry__3_n_0),
        .CO({plusOp_carry__4_n_0,plusOp_carry__4_n_1,plusOp_carry__4_n_2,plusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[24:21]),
        .S({\sect_cnt_reg_n_0_[24] ,\sect_cnt_reg_n_0_[23] ,\sect_cnt_reg_n_0_[22] ,\sect_cnt_reg_n_0_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__5
       (.CI(plusOp_carry__4_n_0),
        .CO({plusOp_carry__5_n_0,plusOp_carry__5_n_1,plusOp_carry__5_n_2,plusOp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[28:25]),
        .S({\sect_cnt_reg_n_0_[28] ,\sect_cnt_reg_n_0_[27] ,\sect_cnt_reg_n_0_[26] ,\sect_cnt_reg_n_0_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__6
       (.CI(plusOp_carry__5_n_0),
        .CO({plusOp_carry__6_n_0,plusOp_carry__6_n_1,plusOp_carry__6_n_2,plusOp_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[32:29]),
        .S({\sect_cnt_reg_n_0_[32] ,\sect_cnt_reg_n_0_[31] ,\sect_cnt_reg_n_0_[30] ,\sect_cnt_reg_n_0_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__7
       (.CI(plusOp_carry__6_n_0),
        .CO({plusOp_carry__7_n_0,plusOp_carry__7_n_1,plusOp_carry__7_n_2,plusOp_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[36:33]),
        .S({\sect_cnt_reg_n_0_[36] ,\sect_cnt_reg_n_0_[35] ,\sect_cnt_reg_n_0_[34] ,\sect_cnt_reg_n_0_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__8
       (.CI(plusOp_carry__7_n_0),
        .CO({plusOp_carry__8_n_0,plusOp_carry__8_n_1,plusOp_carry__8_n_2,plusOp_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[40:37]),
        .S({\sect_cnt_reg_n_0_[40] ,\sect_cnt_reg_n_0_[39] ,\sect_cnt_reg_n_0_[38] ,\sect_cnt_reg_n_0_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__9
       (.CI(plusOp_carry__8_n_0),
        .CO({plusOp_carry__9_n_0,plusOp_carry__9_n_1,plusOp_carry__9_n_2,plusOp_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[44:41]),
        .S({\sect_cnt_reg_n_0_[44] ,\sect_cnt_reg_n_0_[43] ,\sect_cnt_reg_n_0_[42] ,\sect_cnt_reg_n_0_[41] }));
  design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_reg_slice__parameterized6 rs_resp
       (.Q(\state_reg[0] ),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .p_17_in(p_17_in),
        .s_ready_t_reg_0(s_ready_t_reg));
  design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_reg_slice rs_wreq
       (.AWVALID_Dummy(AWVALID_Dummy),
        .D({rs_wreq_n_2,rs_wreq_n_3,rs_wreq_n_4,rs_wreq_n_5,rs_wreq_n_6,rs_wreq_n_7,rs_wreq_n_8,rs_wreq_n_9,rs_wreq_n_10,rs_wreq_n_11,rs_wreq_n_12,rs_wreq_n_13,rs_wreq_n_14,rs_wreq_n_15,rs_wreq_n_16,rs_wreq_n_17,rs_wreq_n_18,rs_wreq_n_19,rs_wreq_n_20,rs_wreq_n_21,rs_wreq_n_22,rs_wreq_n_23,rs_wreq_n_24,rs_wreq_n_25,rs_wreq_n_26,rs_wreq_n_27,rs_wreq_n_28,rs_wreq_n_29,rs_wreq_n_30,rs_wreq_n_31,rs_wreq_n_32,rs_wreq_n_33,rs_wreq_n_34,rs_wreq_n_35,rs_wreq_n_36,rs_wreq_n_37,rs_wreq_n_38,rs_wreq_n_39,rs_wreq_n_40,rs_wreq_n_41,rs_wreq_n_42,rs_wreq_n_43,rs_wreq_n_44,rs_wreq_n_45,rs_wreq_n_46,rs_wreq_n_47,rs_wreq_n_48,rs_wreq_n_49,rs_wreq_n_50,rs_wreq_n_51,rs_wreq_n_52,rs_wreq_n_53}),
        .Q(wreq_valid),
        .S({rs_wreq_n_146,rs_wreq_n_147}),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[63]_0 ({rs_wreq_n_148,rs_wreq_n_149,rs_wreq_n_150,rs_wreq_n_151,rs_wreq_n_152,rs_wreq_n_153,rs_wreq_n_154,rs_wreq_n_155,rs_wreq_n_156,rs_wreq_n_157,rs_wreq_n_158,rs_wreq_n_159,rs_wreq_n_160,rs_wreq_n_161,rs_wreq_n_162,rs_wreq_n_163,rs_wreq_n_164,rs_wreq_n_165,rs_wreq_n_166,rs_wreq_n_167,rs_wreq_n_168,rs_wreq_n_169,rs_wreq_n_170,rs_wreq_n_171,rs_wreq_n_172,rs_wreq_n_173,rs_wreq_n_174,rs_wreq_n_175,rs_wreq_n_176,rs_wreq_n_177,rs_wreq_n_178,rs_wreq_n_179,rs_wreq_n_180,rs_wreq_n_181,rs_wreq_n_182,rs_wreq_n_183,rs_wreq_n_184,rs_wreq_n_185,rs_wreq_n_186,rs_wreq_n_187,rs_wreq_n_188,rs_wreq_n_189,rs_wreq_n_190,rs_wreq_n_191,rs_wreq_n_192,rs_wreq_n_193,rs_wreq_n_194,rs_wreq_n_195,rs_wreq_n_196,rs_wreq_n_197,rs_wreq_n_198,rs_wreq_n_199,rs_wreq_n_200,rs_wreq_n_201,rs_wreq_n_202,rs_wreq_n_203,rs_wreq_n_204,rs_wreq_n_205,rs_wreq_n_206,rs_wreq_n_207,rs_wreq_n_208,rs_wreq_n_209}),
        .\data_p1_reg[95]_0 ({rs_wreq_n_54,rs_wreq_n_55,rs_wreq_n_56,rs_wreq_n_57,rs_wreq_n_58,rs_wreq_n_59,rs_wreq_n_60,rs_wreq_n_61,rs_wreq_n_62,rs_wreq_n_63,rs_wreq_n_64,rs_wreq_n_65,rs_wreq_n_66,rs_wreq_n_67,rs_wreq_n_68,rs_wreq_n_69,rs_wreq_n_70,rs_wreq_n_71,rs_wreq_n_72,rs_wreq_n_73,p_1_in,rs_wreq_n_84,rs_wreq_n_85,rs_wreq_n_86,rs_wreq_n_87,rs_wreq_n_88,rs_wreq_n_89,rs_wreq_n_90,rs_wreq_n_91,rs_wreq_n_92,rs_wreq_n_93,rs_wreq_n_94,rs_wreq_n_95,rs_wreq_n_96,rs_wreq_n_97,rs_wreq_n_98,rs_wreq_n_99,rs_wreq_n_100,rs_wreq_n_101,rs_wreq_n_102,rs_wreq_n_103,rs_wreq_n_104,rs_wreq_n_105,rs_wreq_n_106,rs_wreq_n_107,rs_wreq_n_108,rs_wreq_n_109,rs_wreq_n_110,rs_wreq_n_111,rs_wreq_n_112,rs_wreq_n_113,rs_wreq_n_114,rs_wreq_n_115,rs_wreq_n_116,rs_wreq_n_117,rs_wreq_n_118,rs_wreq_n_119,rs_wreq_n_120,rs_wreq_n_121,rs_wreq_n_122,rs_wreq_n_123,rs_wreq_n_124,rs_wreq_n_125,rs_wreq_n_126,rs_wreq_n_127,rs_wreq_n_128,rs_wreq_n_129,rs_wreq_n_130,rs_wreq_n_131,rs_wreq_n_132,rs_wreq_n_133,rs_wreq_n_134,rs_wreq_n_135,rs_wreq_n_136,rs_wreq_n_137,rs_wreq_n_138,rs_wreq_n_139,rs_wreq_n_140,rs_wreq_n_141,rs_wreq_n_142,rs_wreq_n_143,rs_wreq_n_144,rs_wreq_n_145}),
        .\data_p2_reg[2]_0 (\data_p2_reg[2] ),
        .\data_p2_reg[95]_0 (D),
        .\end_addr_reg[13] ({\end_addr[13]_i_2_n_0 ,\end_addr[13]_i_3_n_0 ,\end_addr[13]_i_4_n_0 ,\end_addr[13]_i_5_n_0 }),
        .\end_addr_reg[17] ({\end_addr[17]_i_2_n_0 ,\end_addr[17]_i_3_n_0 ,\end_addr[17]_i_4_n_0 ,\end_addr[17]_i_5_n_0 }),
        .\end_addr_reg[21] ({\end_addr[21]_i_2_n_0 ,\end_addr[21]_i_3_n_0 ,\end_addr[21]_i_4_n_0 ,\end_addr[21]_i_5_n_0 }),
        .\end_addr_reg[25] ({\end_addr[25]_i_2_n_0 ,\end_addr[25]_i_3_n_0 ,\end_addr[25]_i_4_n_0 ,\end_addr[25]_i_5_n_0 }),
        .\end_addr_reg[29] ({\end_addr[29]_i_2_n_0 ,\end_addr[29]_i_3_n_0 ,\end_addr[29]_i_4_n_0 ,\end_addr[29]_i_5_n_0 }),
        .\end_addr_reg[33] ({\end_addr[33]_i_2_n_0 ,\end_addr[33]_i_3_n_0 }),
        .\end_addr_reg[5] ({\end_addr[5]_i_2_n_0 ,\end_addr[5]_i_3_n_0 ,\end_addr[5]_i_4_n_0 ,\end_addr[5]_i_5_n_0 }),
        .\end_addr_reg[9] ({\end_addr[9]_i_2_n_0 ,\end_addr[9]_i_3_n_0 ,\end_addr[9]_i_4_n_0 ,\end_addr[9]_i_5_n_0 }),
        .last_sect_buf_reg({\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] ,\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[0] }),
        .last_sect_buf_reg_0(p_0_in0_in[51:48]),
        .m_ready(m_ready),
        .plusOp(plusOp),
        .s_ready_t_reg_0(AWREADY_Dummy));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(p_0_in[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(p_0_in[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(p_0_in[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(p_0_in[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(p_0_in[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(p_0_in[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(p_0_in[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(p_0_in[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(p_0_in[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(p_0_in[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(p_0_in[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(p_0_in[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(p_0_in[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(p_0_in[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(p_0_in[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(p_0_in[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(p_0_in[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(p_0_in[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(p_0_in[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__0 
       (.I0(p_0_in[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__0 
       (.I0(p_0_in[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__0 
       (.I0(p_0_in[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__0 
       (.I0(p_0_in[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__0 
       (.I0(p_0_in[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__0 
       (.I0(p_0_in[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__0 
       (.I0(p_0_in[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__0 
       (.I0(p_0_in[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__0 
       (.I0(p_0_in[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__0 
       (.I0(p_0_in[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__0 
       (.I0(p_0_in[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__0 
       (.I0(p_0_in[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__0 
       (.I0(p_0_in[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__0 
       (.I0(p_0_in[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__0 
       (.I0(p_0_in[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__0 
       (.I0(p_0_in[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__0 
       (.I0(p_0_in[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__0 
       (.I0(p_0_in[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__0 
       (.I0(p_0_in[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__0 
       (.I0(p_0_in[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__0 
       (.I0(p_0_in[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__0 
       (.I0(p_0_in[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__0 
       (.I0(p_0_in[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__0 
       (.I0(p_0_in[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__0 
       (.I0(p_0_in[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__0 
       (.I0(p_0_in[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__0 
       (.I0(p_0_in[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__0 
       (.I0(p_0_in[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__0 
       (.I0(p_0_in[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__0 
       (.I0(p_0_in[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__0 
       (.I0(p_0_in[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1__0 
       (.I0(p_0_in[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(fifo_burst_n_15));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(fifo_burst_n_15));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(fifo_burst_n_15));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(fifo_burst_n_15));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(fifo_burst_n_15));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_0_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_0_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_0_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_0_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_0_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_0_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_0_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_0_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(fifo_burst_n_15));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_0_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_0_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_0_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_0_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(fifo_burst_n_15));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(fifo_burst_n_15));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(fifo_burst_n_15));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(fifo_burst_n_15));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_53),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_43),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_42),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_41),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_40),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_39),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_38),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_37),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_36),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_35),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_34),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_52),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_33),
        .Q(\sect_cnt_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_32),
        .Q(\sect_cnt_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_31),
        .Q(\sect_cnt_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_30),
        .Q(\sect_cnt_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_29),
        .Q(\sect_cnt_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_28),
        .Q(\sect_cnt_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_27),
        .Q(\sect_cnt_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_26),
        .Q(\sect_cnt_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_25),
        .Q(\sect_cnt_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_24),
        .Q(\sect_cnt_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_51),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_23),
        .Q(\sect_cnt_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_22),
        .Q(\sect_cnt_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_21),
        .Q(\sect_cnt_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_20),
        .Q(\sect_cnt_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_19),
        .Q(\sect_cnt_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_18),
        .Q(\sect_cnt_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_17),
        .Q(\sect_cnt_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_16),
        .Q(\sect_cnt_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_15),
        .Q(\sect_cnt_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_14),
        .Q(\sect_cnt_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_50),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_13),
        .Q(\sect_cnt_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_12),
        .Q(\sect_cnt_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_11),
        .Q(\sect_cnt_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_10),
        .Q(\sect_cnt_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_9),
        .Q(\sect_cnt_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_8),
        .Q(\sect_cnt_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_7),
        .Q(\sect_cnt_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_6),
        .Q(\sect_cnt_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_5),
        .Q(\sect_cnt_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_4),
        .Q(\sect_cnt_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_49),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_3),
        .Q(\sect_cnt_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_2),
        .Q(\sect_cnt_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_48),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_47),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_46),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_45),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(rs_wreq_n_44),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(beat_len[0]),
        .I1(\start_addr_reg_n_0_[2] ),
        .I2(\end_addr_reg_n_0_[2] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(beat_len[1]),
        .I1(\start_addr_reg_n_0_[3] ),
        .I2(\end_addr_reg_n_0_[3] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(beat_len[2]),
        .I1(\start_addr_reg_n_0_[4] ),
        .I2(\end_addr_reg_n_0_[4] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(beat_len[3]),
        .I1(\start_addr_reg_n_0_[5] ),
        .I2(\end_addr_reg_n_0_[5] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[4]_i_1__0 
       (.I0(beat_len[4]),
        .I1(\start_addr_reg_n_0_[6] ),
        .I2(\end_addr_reg_n_0_[6] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[5]_i_1__0 
       (.I0(beat_len[5]),
        .I1(\start_addr_reg_n_0_[7] ),
        .I2(\end_addr_reg_n_0_[7] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[6]_i_1__0 
       (.I0(beat_len[6]),
        .I1(\start_addr_reg_n_0_[8] ),
        .I2(\end_addr_reg_n_0_[8] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[7]_i_1__0 
       (.I0(beat_len[7]),
        .I1(\start_addr_reg_n_0_[9] ),
        .I2(\end_addr_reg_n_0_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[8]_i_1__0 
       (.I0(beat_len[8]),
        .I1(\start_addr_reg_n_0_[10] ),
        .I2(\end_addr_reg_n_0_[10] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[9]_i_2__0 
       (.I0(beat_len[9]),
        .I1(\start_addr_reg_n_0_[11] ),
        .I2(\end_addr_reg_n_0_[11] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2__0_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[0]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[1]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[2]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[3]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[4]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[5]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[6]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[7]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[8]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[9]_i_2__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_137),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_136),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_135),
        .Q(p_0_in[0]),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_134),
        .Q(p_0_in[1]),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_133),
        .Q(p_0_in[2]),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_132),
        .Q(p_0_in[3]),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_131),
        .Q(p_0_in[4]),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_130),
        .Q(p_0_in[5]),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_129),
        .Q(p_0_in[6]),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_128),
        .Q(p_0_in[7]),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_127),
        .Q(p_0_in[8]),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_126),
        .Q(p_0_in[9]),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_125),
        .Q(p_0_in[10]),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_124),
        .Q(p_0_in[11]),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_123),
        .Q(p_0_in[12]),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_122),
        .Q(p_0_in[13]),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_121),
        .Q(p_0_in[14]),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_120),
        .Q(p_0_in[15]),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_119),
        .Q(p_0_in[16]),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_118),
        .Q(p_0_in[17]),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_145),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_117),
        .Q(p_0_in[18]),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_116),
        .Q(p_0_in[19]),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_115),
        .Q(p_0_in[20]),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_114),
        .Q(p_0_in[21]),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_113),
        .Q(p_0_in[22]),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_112),
        .Q(p_0_in[23]),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_111),
        .Q(p_0_in[24]),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_110),
        .Q(p_0_in[25]),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_109),
        .Q(p_0_in[26]),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_108),
        .Q(p_0_in[27]),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_144),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_107),
        .Q(p_0_in[28]),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_106),
        .Q(p_0_in[29]),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_105),
        .Q(p_0_in[30]),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_104),
        .Q(p_0_in[31]),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_103),
        .Q(p_0_in[32]),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_102),
        .Q(p_0_in[33]),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_101),
        .Q(p_0_in[34]),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_100),
        .Q(p_0_in[35]),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_99),
        .Q(p_0_in[36]),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_98),
        .Q(p_0_in[37]),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_143),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_97),
        .Q(p_0_in[38]),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_96),
        .Q(p_0_in[39]),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_95),
        .Q(p_0_in[40]),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_94),
        .Q(p_0_in[41]),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_93),
        .Q(p_0_in[42]),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_92),
        .Q(p_0_in[43]),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_91),
        .Q(p_0_in[44]),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_90),
        .Q(p_0_in[45]),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_89),
        .Q(p_0_in[46]),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_88),
        .Q(p_0_in[47]),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_142),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_87),
        .Q(p_0_in[48]),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_86),
        .Q(p_0_in[49]),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_85),
        .Q(p_0_in[50]),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_84),
        .Q(p_0_in[51]),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_141),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_140),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_139),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_138),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_11),
        .Q(wreq_handling_reg_n_0),
        .R(SR));
  design_1_Conv2D_HW_0_0_Conv2D_HW_gmem_m_axi_throttl wreq_throttl
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .E(E),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .\aggressive_gen.last_cnt_reg[0]_0 (WVALID_Dummy_reg_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .dout(dout),
        .dout_vld_reg(dout_vld_reg),
        .\fifo_depth_gt1_gen.dout_reg[0] (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[36] (\fifo_depth_gt1_gen.dout_reg[36] ),
        .\fifo_depth_gt1_gen.dout_reg[36]_0 (WLAST_Dummy_reg_n_0),
        .\fifo_depth_gt1_gen.empty_n_reg (\fifo_depth_gt1_gen.empty_n_reg ),
        .\fifo_depth_gt1_gen.empty_n_reg_0 (\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .fifo_resp_ready(fifo_resp_ready),
        .\fifo_srl_gen.raddr_reg[0] (\could_multi_bursts.AWVALID_Dummy_reg_n_0 ),
        .if_empty_n(if_empty_n),
        .if_full_n(if_full_n),
        .in({\could_multi_bursts.awlen_buf ,\could_multi_bursts.awaddr_buf }),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .out_TOP_WREADY(out_TOP_WREADY),
        .sel(we));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_mul_32ns_32ns_62_2_1" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_mul_32ns_32ns_62_2_1
   (Q,
    p_tmp_reg__0_0,
    A,
    tmp_product_0,
    E,
    ap_clk,
    B,
    tmp_product__0_0);
  output [15:0]Q;
  output [45:0]p_tmp_reg__0_0;
  input [14:0]A;
  input [16:0]tmp_product_0;
  input [0:0]E;
  input ap_clk;
  input [14:0]B;
  input [16:0]tmp_product__0_0;

  wire [14:0]A;
  wire [14:0]B;
  wire [0:0]E;
  wire [15:0]Q;
  wire ap_clk;
  wire \empty_reg_876[19]_i_2_n_0 ;
  wire \empty_reg_876[19]_i_3_n_0 ;
  wire \empty_reg_876[19]_i_4_n_0 ;
  wire \empty_reg_876[23]_i_2_n_0 ;
  wire \empty_reg_876[23]_i_3_n_0 ;
  wire \empty_reg_876[23]_i_4_n_0 ;
  wire \empty_reg_876[23]_i_5_n_0 ;
  wire \empty_reg_876[27]_i_2_n_0 ;
  wire \empty_reg_876[27]_i_3_n_0 ;
  wire \empty_reg_876[27]_i_4_n_0 ;
  wire \empty_reg_876[27]_i_5_n_0 ;
  wire \empty_reg_876[31]_i_2_n_0 ;
  wire \empty_reg_876[31]_i_3_n_0 ;
  wire \empty_reg_876[31]_i_4_n_0 ;
  wire \empty_reg_876[31]_i_5_n_0 ;
  wire \empty_reg_876[35]_i_2_n_0 ;
  wire \empty_reg_876[35]_i_3_n_0 ;
  wire \empty_reg_876[35]_i_4_n_0 ;
  wire \empty_reg_876[35]_i_5_n_0 ;
  wire \empty_reg_876[39]_i_2_n_0 ;
  wire \empty_reg_876[39]_i_3_n_0 ;
  wire \empty_reg_876[39]_i_4_n_0 ;
  wire \empty_reg_876[39]_i_5_n_0 ;
  wire \empty_reg_876[43]_i_2_n_0 ;
  wire \empty_reg_876[43]_i_3_n_0 ;
  wire \empty_reg_876[43]_i_4_n_0 ;
  wire \empty_reg_876[43]_i_5_n_0 ;
  wire \empty_reg_876[47]_i_2_n_0 ;
  wire \empty_reg_876[47]_i_3_n_0 ;
  wire \empty_reg_876[47]_i_4_n_0 ;
  wire \empty_reg_876[47]_i_5_n_0 ;
  wire \empty_reg_876[51]_i_2_n_0 ;
  wire \empty_reg_876[51]_i_3_n_0 ;
  wire \empty_reg_876[51]_i_4_n_0 ;
  wire \empty_reg_876[51]_i_5_n_0 ;
  wire \empty_reg_876[55]_i_2_n_0 ;
  wire \empty_reg_876[55]_i_3_n_0 ;
  wire \empty_reg_876[55]_i_4_n_0 ;
  wire \empty_reg_876[55]_i_5_n_0 ;
  wire \empty_reg_876[59]_i_2_n_0 ;
  wire \empty_reg_876[59]_i_3_n_0 ;
  wire \empty_reg_876[59]_i_4_n_0 ;
  wire \empty_reg_876[59]_i_5_n_0 ;
  wire \empty_reg_876[61]_i_2_n_0 ;
  wire \empty_reg_876[61]_i_3_n_0 ;
  wire \empty_reg_876_reg[19]_i_1_n_0 ;
  wire \empty_reg_876_reg[19]_i_1_n_1 ;
  wire \empty_reg_876_reg[19]_i_1_n_2 ;
  wire \empty_reg_876_reg[19]_i_1_n_3 ;
  wire \empty_reg_876_reg[23]_i_1_n_0 ;
  wire \empty_reg_876_reg[23]_i_1_n_1 ;
  wire \empty_reg_876_reg[23]_i_1_n_2 ;
  wire \empty_reg_876_reg[23]_i_1_n_3 ;
  wire \empty_reg_876_reg[27]_i_1_n_0 ;
  wire \empty_reg_876_reg[27]_i_1_n_1 ;
  wire \empty_reg_876_reg[27]_i_1_n_2 ;
  wire \empty_reg_876_reg[27]_i_1_n_3 ;
  wire \empty_reg_876_reg[31]_i_1_n_0 ;
  wire \empty_reg_876_reg[31]_i_1_n_1 ;
  wire \empty_reg_876_reg[31]_i_1_n_2 ;
  wire \empty_reg_876_reg[31]_i_1_n_3 ;
  wire \empty_reg_876_reg[35]_i_1_n_0 ;
  wire \empty_reg_876_reg[35]_i_1_n_1 ;
  wire \empty_reg_876_reg[35]_i_1_n_2 ;
  wire \empty_reg_876_reg[35]_i_1_n_3 ;
  wire \empty_reg_876_reg[39]_i_1_n_0 ;
  wire \empty_reg_876_reg[39]_i_1_n_1 ;
  wire \empty_reg_876_reg[39]_i_1_n_2 ;
  wire \empty_reg_876_reg[39]_i_1_n_3 ;
  wire \empty_reg_876_reg[43]_i_1_n_0 ;
  wire \empty_reg_876_reg[43]_i_1_n_1 ;
  wire \empty_reg_876_reg[43]_i_1_n_2 ;
  wire \empty_reg_876_reg[43]_i_1_n_3 ;
  wire \empty_reg_876_reg[47]_i_1_n_0 ;
  wire \empty_reg_876_reg[47]_i_1_n_1 ;
  wire \empty_reg_876_reg[47]_i_1_n_2 ;
  wire \empty_reg_876_reg[47]_i_1_n_3 ;
  wire \empty_reg_876_reg[51]_i_1_n_0 ;
  wire \empty_reg_876_reg[51]_i_1_n_1 ;
  wire \empty_reg_876_reg[51]_i_1_n_2 ;
  wire \empty_reg_876_reg[51]_i_1_n_3 ;
  wire \empty_reg_876_reg[55]_i_1_n_0 ;
  wire \empty_reg_876_reg[55]_i_1_n_1 ;
  wire \empty_reg_876_reg[55]_i_1_n_2 ;
  wire \empty_reg_876_reg[55]_i_1_n_3 ;
  wire \empty_reg_876_reg[59]_i_1_n_0 ;
  wire \empty_reg_876_reg[59]_i_1_n_1 ;
  wire \empty_reg_876_reg[59]_i_1_n_2 ;
  wire \empty_reg_876_reg[59]_i_1_n_3 ;
  wire \empty_reg_876_reg[61]_i_1_n_3 ;
  wire \p_tmp_reg[16]__0_n_0 ;
  wire [45:0]p_tmp_reg__0_0;
  wire p_tmp_reg__0_n_100;
  wire p_tmp_reg__0_n_101;
  wire p_tmp_reg__0_n_102;
  wire p_tmp_reg__0_n_103;
  wire p_tmp_reg__0_n_104;
  wire p_tmp_reg__0_n_105;
  wire p_tmp_reg__0_n_58;
  wire p_tmp_reg__0_n_59;
  wire p_tmp_reg__0_n_60;
  wire p_tmp_reg__0_n_61;
  wire p_tmp_reg__0_n_62;
  wire p_tmp_reg__0_n_63;
  wire p_tmp_reg__0_n_64;
  wire p_tmp_reg__0_n_65;
  wire p_tmp_reg__0_n_66;
  wire p_tmp_reg__0_n_67;
  wire p_tmp_reg__0_n_68;
  wire p_tmp_reg__0_n_69;
  wire p_tmp_reg__0_n_70;
  wire p_tmp_reg__0_n_71;
  wire p_tmp_reg__0_n_72;
  wire p_tmp_reg__0_n_73;
  wire p_tmp_reg__0_n_74;
  wire p_tmp_reg__0_n_75;
  wire p_tmp_reg__0_n_76;
  wire p_tmp_reg__0_n_77;
  wire p_tmp_reg__0_n_78;
  wire p_tmp_reg__0_n_79;
  wire p_tmp_reg__0_n_80;
  wire p_tmp_reg__0_n_81;
  wire p_tmp_reg__0_n_82;
  wire p_tmp_reg__0_n_83;
  wire p_tmp_reg__0_n_84;
  wire p_tmp_reg__0_n_85;
  wire p_tmp_reg__0_n_86;
  wire p_tmp_reg__0_n_87;
  wire p_tmp_reg__0_n_88;
  wire p_tmp_reg__0_n_89;
  wire p_tmp_reg__0_n_90;
  wire p_tmp_reg__0_n_91;
  wire p_tmp_reg__0_n_92;
  wire p_tmp_reg__0_n_93;
  wire p_tmp_reg__0_n_94;
  wire p_tmp_reg__0_n_95;
  wire p_tmp_reg__0_n_96;
  wire p_tmp_reg__0_n_97;
  wire p_tmp_reg__0_n_98;
  wire p_tmp_reg__0_n_99;
  wire \p_tmp_reg_n_0_[0] ;
  wire \p_tmp_reg_n_0_[10] ;
  wire \p_tmp_reg_n_0_[11] ;
  wire \p_tmp_reg_n_0_[12] ;
  wire \p_tmp_reg_n_0_[13] ;
  wire \p_tmp_reg_n_0_[14] ;
  wire \p_tmp_reg_n_0_[15] ;
  wire \p_tmp_reg_n_0_[16] ;
  wire \p_tmp_reg_n_0_[1] ;
  wire \p_tmp_reg_n_0_[2] ;
  wire \p_tmp_reg_n_0_[3] ;
  wire \p_tmp_reg_n_0_[4] ;
  wire \p_tmp_reg_n_0_[5] ;
  wire \p_tmp_reg_n_0_[6] ;
  wire \p_tmp_reg_n_0_[7] ;
  wire \p_tmp_reg_n_0_[8] ;
  wire \p_tmp_reg_n_0_[9] ;
  wire p_tmp_reg_n_100;
  wire p_tmp_reg_n_101;
  wire p_tmp_reg_n_102;
  wire p_tmp_reg_n_103;
  wire p_tmp_reg_n_104;
  wire p_tmp_reg_n_105;
  wire p_tmp_reg_n_58;
  wire p_tmp_reg_n_59;
  wire p_tmp_reg_n_60;
  wire p_tmp_reg_n_61;
  wire p_tmp_reg_n_62;
  wire p_tmp_reg_n_63;
  wire p_tmp_reg_n_64;
  wire p_tmp_reg_n_65;
  wire p_tmp_reg_n_66;
  wire p_tmp_reg_n_67;
  wire p_tmp_reg_n_68;
  wire p_tmp_reg_n_69;
  wire p_tmp_reg_n_70;
  wire p_tmp_reg_n_71;
  wire p_tmp_reg_n_72;
  wire p_tmp_reg_n_73;
  wire p_tmp_reg_n_74;
  wire p_tmp_reg_n_75;
  wire p_tmp_reg_n_76;
  wire p_tmp_reg_n_77;
  wire p_tmp_reg_n_78;
  wire p_tmp_reg_n_79;
  wire p_tmp_reg_n_80;
  wire p_tmp_reg_n_81;
  wire p_tmp_reg_n_82;
  wire p_tmp_reg_n_83;
  wire p_tmp_reg_n_84;
  wire p_tmp_reg_n_85;
  wire p_tmp_reg_n_86;
  wire p_tmp_reg_n_87;
  wire p_tmp_reg_n_88;
  wire p_tmp_reg_n_89;
  wire p_tmp_reg_n_90;
  wire p_tmp_reg_n_91;
  wire p_tmp_reg_n_92;
  wire p_tmp_reg_n_93;
  wire p_tmp_reg_n_94;
  wire p_tmp_reg_n_95;
  wire p_tmp_reg_n_96;
  wire p_tmp_reg_n_97;
  wire p_tmp_reg_n_98;
  wire p_tmp_reg_n_99;
  wire [16:0]tmp_product_0;
  wire [16:0]tmp_product__0_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:1]\NLW_empty_reg_876_reg[61]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_empty_reg_876_reg[61]_i_1_O_UNCONNECTED ;
  wire NLW_p_tmp_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_tmp_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_tmp_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_tmp_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_tmp_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_tmp_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_tmp_reg_PCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_p_tmp_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_tmp_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_tmp_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_tmp_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_tmp_reg__0_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[19]_i_2 
       (.I0(p_tmp_reg__0_n_103),
        .I1(\p_tmp_reg_n_0_[2] ),
        .O(\empty_reg_876[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[19]_i_3 
       (.I0(p_tmp_reg__0_n_104),
        .I1(\p_tmp_reg_n_0_[1] ),
        .O(\empty_reg_876[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[19]_i_4 
       (.I0(p_tmp_reg__0_n_105),
        .I1(\p_tmp_reg_n_0_[0] ),
        .O(\empty_reg_876[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[23]_i_2 
       (.I0(p_tmp_reg__0_n_99),
        .I1(\p_tmp_reg_n_0_[6] ),
        .O(\empty_reg_876[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[23]_i_3 
       (.I0(p_tmp_reg__0_n_100),
        .I1(\p_tmp_reg_n_0_[5] ),
        .O(\empty_reg_876[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[23]_i_4 
       (.I0(p_tmp_reg__0_n_101),
        .I1(\p_tmp_reg_n_0_[4] ),
        .O(\empty_reg_876[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[23]_i_5 
       (.I0(p_tmp_reg__0_n_102),
        .I1(\p_tmp_reg_n_0_[3] ),
        .O(\empty_reg_876[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[27]_i_2 
       (.I0(p_tmp_reg__0_n_95),
        .I1(\p_tmp_reg_n_0_[10] ),
        .O(\empty_reg_876[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[27]_i_3 
       (.I0(p_tmp_reg__0_n_96),
        .I1(\p_tmp_reg_n_0_[9] ),
        .O(\empty_reg_876[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[27]_i_4 
       (.I0(p_tmp_reg__0_n_97),
        .I1(\p_tmp_reg_n_0_[8] ),
        .O(\empty_reg_876[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[27]_i_5 
       (.I0(p_tmp_reg__0_n_98),
        .I1(\p_tmp_reg_n_0_[7] ),
        .O(\empty_reg_876[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[31]_i_2 
       (.I0(p_tmp_reg__0_n_91),
        .I1(\p_tmp_reg_n_0_[14] ),
        .O(\empty_reg_876[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[31]_i_3 
       (.I0(p_tmp_reg__0_n_92),
        .I1(\p_tmp_reg_n_0_[13] ),
        .O(\empty_reg_876[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[31]_i_4 
       (.I0(p_tmp_reg__0_n_93),
        .I1(\p_tmp_reg_n_0_[12] ),
        .O(\empty_reg_876[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[31]_i_5 
       (.I0(p_tmp_reg__0_n_94),
        .I1(\p_tmp_reg_n_0_[11] ),
        .O(\empty_reg_876[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[35]_i_2 
       (.I0(p_tmp_reg__0_n_87),
        .I1(p_tmp_reg_n_104),
        .O(\empty_reg_876[35]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[35]_i_3 
       (.I0(p_tmp_reg__0_n_88),
        .I1(p_tmp_reg_n_105),
        .O(\empty_reg_876[35]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[35]_i_4 
       (.I0(p_tmp_reg__0_n_89),
        .I1(\p_tmp_reg_n_0_[16] ),
        .O(\empty_reg_876[35]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[35]_i_5 
       (.I0(p_tmp_reg__0_n_90),
        .I1(\p_tmp_reg_n_0_[15] ),
        .O(\empty_reg_876[35]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[39]_i_2 
       (.I0(p_tmp_reg__0_n_83),
        .I1(p_tmp_reg_n_100),
        .O(\empty_reg_876[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[39]_i_3 
       (.I0(p_tmp_reg__0_n_84),
        .I1(p_tmp_reg_n_101),
        .O(\empty_reg_876[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[39]_i_4 
       (.I0(p_tmp_reg__0_n_85),
        .I1(p_tmp_reg_n_102),
        .O(\empty_reg_876[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[39]_i_5 
       (.I0(p_tmp_reg__0_n_86),
        .I1(p_tmp_reg_n_103),
        .O(\empty_reg_876[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[43]_i_2 
       (.I0(p_tmp_reg__0_n_79),
        .I1(p_tmp_reg_n_96),
        .O(\empty_reg_876[43]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[43]_i_3 
       (.I0(p_tmp_reg__0_n_80),
        .I1(p_tmp_reg_n_97),
        .O(\empty_reg_876[43]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[43]_i_4 
       (.I0(p_tmp_reg__0_n_81),
        .I1(p_tmp_reg_n_98),
        .O(\empty_reg_876[43]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[43]_i_5 
       (.I0(p_tmp_reg__0_n_82),
        .I1(p_tmp_reg_n_99),
        .O(\empty_reg_876[43]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[47]_i_2 
       (.I0(p_tmp_reg__0_n_75),
        .I1(p_tmp_reg_n_92),
        .O(\empty_reg_876[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[47]_i_3 
       (.I0(p_tmp_reg__0_n_76),
        .I1(p_tmp_reg_n_93),
        .O(\empty_reg_876[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[47]_i_4 
       (.I0(p_tmp_reg__0_n_77),
        .I1(p_tmp_reg_n_94),
        .O(\empty_reg_876[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[47]_i_5 
       (.I0(p_tmp_reg__0_n_78),
        .I1(p_tmp_reg_n_95),
        .O(\empty_reg_876[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[51]_i_2 
       (.I0(p_tmp_reg__0_n_71),
        .I1(p_tmp_reg_n_88),
        .O(\empty_reg_876[51]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[51]_i_3 
       (.I0(p_tmp_reg__0_n_72),
        .I1(p_tmp_reg_n_89),
        .O(\empty_reg_876[51]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[51]_i_4 
       (.I0(p_tmp_reg__0_n_73),
        .I1(p_tmp_reg_n_90),
        .O(\empty_reg_876[51]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[51]_i_5 
       (.I0(p_tmp_reg__0_n_74),
        .I1(p_tmp_reg_n_91),
        .O(\empty_reg_876[51]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[55]_i_2 
       (.I0(p_tmp_reg__0_n_67),
        .I1(p_tmp_reg_n_84),
        .O(\empty_reg_876[55]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[55]_i_3 
       (.I0(p_tmp_reg__0_n_68),
        .I1(p_tmp_reg_n_85),
        .O(\empty_reg_876[55]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[55]_i_4 
       (.I0(p_tmp_reg__0_n_69),
        .I1(p_tmp_reg_n_86),
        .O(\empty_reg_876[55]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[55]_i_5 
       (.I0(p_tmp_reg__0_n_70),
        .I1(p_tmp_reg_n_87),
        .O(\empty_reg_876[55]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[59]_i_2 
       (.I0(p_tmp_reg__0_n_63),
        .I1(p_tmp_reg_n_80),
        .O(\empty_reg_876[59]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[59]_i_3 
       (.I0(p_tmp_reg__0_n_64),
        .I1(p_tmp_reg_n_81),
        .O(\empty_reg_876[59]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[59]_i_4 
       (.I0(p_tmp_reg__0_n_65),
        .I1(p_tmp_reg_n_82),
        .O(\empty_reg_876[59]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[59]_i_5 
       (.I0(p_tmp_reg__0_n_66),
        .I1(p_tmp_reg_n_83),
        .O(\empty_reg_876[59]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[61]_i_2 
       (.I0(p_tmp_reg__0_n_61),
        .I1(p_tmp_reg_n_78),
        .O(\empty_reg_876[61]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_876[61]_i_3 
       (.I0(p_tmp_reg__0_n_62),
        .I1(p_tmp_reg_n_79),
        .O(\empty_reg_876[61]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_reg_876_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\empty_reg_876_reg[19]_i_1_n_0 ,\empty_reg_876_reg[19]_i_1_n_1 ,\empty_reg_876_reg[19]_i_1_n_2 ,\empty_reg_876_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_103,p_tmp_reg__0_n_104,p_tmp_reg__0_n_105,1'b0}),
        .O(p_tmp_reg__0_0[3:0]),
        .S({\empty_reg_876[19]_i_2_n_0 ,\empty_reg_876[19]_i_3_n_0 ,\empty_reg_876[19]_i_4_n_0 ,\p_tmp_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_reg_876_reg[23]_i_1 
       (.CI(\empty_reg_876_reg[19]_i_1_n_0 ),
        .CO({\empty_reg_876_reg[23]_i_1_n_0 ,\empty_reg_876_reg[23]_i_1_n_1 ,\empty_reg_876_reg[23]_i_1_n_2 ,\empty_reg_876_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_99,p_tmp_reg__0_n_100,p_tmp_reg__0_n_101,p_tmp_reg__0_n_102}),
        .O(p_tmp_reg__0_0[7:4]),
        .S({\empty_reg_876[23]_i_2_n_0 ,\empty_reg_876[23]_i_3_n_0 ,\empty_reg_876[23]_i_4_n_0 ,\empty_reg_876[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_reg_876_reg[27]_i_1 
       (.CI(\empty_reg_876_reg[23]_i_1_n_0 ),
        .CO({\empty_reg_876_reg[27]_i_1_n_0 ,\empty_reg_876_reg[27]_i_1_n_1 ,\empty_reg_876_reg[27]_i_1_n_2 ,\empty_reg_876_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_95,p_tmp_reg__0_n_96,p_tmp_reg__0_n_97,p_tmp_reg__0_n_98}),
        .O(p_tmp_reg__0_0[11:8]),
        .S({\empty_reg_876[27]_i_2_n_0 ,\empty_reg_876[27]_i_3_n_0 ,\empty_reg_876[27]_i_4_n_0 ,\empty_reg_876[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_reg_876_reg[31]_i_1 
       (.CI(\empty_reg_876_reg[27]_i_1_n_0 ),
        .CO({\empty_reg_876_reg[31]_i_1_n_0 ,\empty_reg_876_reg[31]_i_1_n_1 ,\empty_reg_876_reg[31]_i_1_n_2 ,\empty_reg_876_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_91,p_tmp_reg__0_n_92,p_tmp_reg__0_n_93,p_tmp_reg__0_n_94}),
        .O(p_tmp_reg__0_0[15:12]),
        .S({\empty_reg_876[31]_i_2_n_0 ,\empty_reg_876[31]_i_3_n_0 ,\empty_reg_876[31]_i_4_n_0 ,\empty_reg_876[31]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_reg_876_reg[35]_i_1 
       (.CI(\empty_reg_876_reg[31]_i_1_n_0 ),
        .CO({\empty_reg_876_reg[35]_i_1_n_0 ,\empty_reg_876_reg[35]_i_1_n_1 ,\empty_reg_876_reg[35]_i_1_n_2 ,\empty_reg_876_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_87,p_tmp_reg__0_n_88,p_tmp_reg__0_n_89,p_tmp_reg__0_n_90}),
        .O(p_tmp_reg__0_0[19:16]),
        .S({\empty_reg_876[35]_i_2_n_0 ,\empty_reg_876[35]_i_3_n_0 ,\empty_reg_876[35]_i_4_n_0 ,\empty_reg_876[35]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_reg_876_reg[39]_i_1 
       (.CI(\empty_reg_876_reg[35]_i_1_n_0 ),
        .CO({\empty_reg_876_reg[39]_i_1_n_0 ,\empty_reg_876_reg[39]_i_1_n_1 ,\empty_reg_876_reg[39]_i_1_n_2 ,\empty_reg_876_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_83,p_tmp_reg__0_n_84,p_tmp_reg__0_n_85,p_tmp_reg__0_n_86}),
        .O(p_tmp_reg__0_0[23:20]),
        .S({\empty_reg_876[39]_i_2_n_0 ,\empty_reg_876[39]_i_3_n_0 ,\empty_reg_876[39]_i_4_n_0 ,\empty_reg_876[39]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_reg_876_reg[43]_i_1 
       (.CI(\empty_reg_876_reg[39]_i_1_n_0 ),
        .CO({\empty_reg_876_reg[43]_i_1_n_0 ,\empty_reg_876_reg[43]_i_1_n_1 ,\empty_reg_876_reg[43]_i_1_n_2 ,\empty_reg_876_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_79,p_tmp_reg__0_n_80,p_tmp_reg__0_n_81,p_tmp_reg__0_n_82}),
        .O(p_tmp_reg__0_0[27:24]),
        .S({\empty_reg_876[43]_i_2_n_0 ,\empty_reg_876[43]_i_3_n_0 ,\empty_reg_876[43]_i_4_n_0 ,\empty_reg_876[43]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_reg_876_reg[47]_i_1 
       (.CI(\empty_reg_876_reg[43]_i_1_n_0 ),
        .CO({\empty_reg_876_reg[47]_i_1_n_0 ,\empty_reg_876_reg[47]_i_1_n_1 ,\empty_reg_876_reg[47]_i_1_n_2 ,\empty_reg_876_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_75,p_tmp_reg__0_n_76,p_tmp_reg__0_n_77,p_tmp_reg__0_n_78}),
        .O(p_tmp_reg__0_0[31:28]),
        .S({\empty_reg_876[47]_i_2_n_0 ,\empty_reg_876[47]_i_3_n_0 ,\empty_reg_876[47]_i_4_n_0 ,\empty_reg_876[47]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_reg_876_reg[51]_i_1 
       (.CI(\empty_reg_876_reg[47]_i_1_n_0 ),
        .CO({\empty_reg_876_reg[51]_i_1_n_0 ,\empty_reg_876_reg[51]_i_1_n_1 ,\empty_reg_876_reg[51]_i_1_n_2 ,\empty_reg_876_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_71,p_tmp_reg__0_n_72,p_tmp_reg__0_n_73,p_tmp_reg__0_n_74}),
        .O(p_tmp_reg__0_0[35:32]),
        .S({\empty_reg_876[51]_i_2_n_0 ,\empty_reg_876[51]_i_3_n_0 ,\empty_reg_876[51]_i_4_n_0 ,\empty_reg_876[51]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_reg_876_reg[55]_i_1 
       (.CI(\empty_reg_876_reg[51]_i_1_n_0 ),
        .CO({\empty_reg_876_reg[55]_i_1_n_0 ,\empty_reg_876_reg[55]_i_1_n_1 ,\empty_reg_876_reg[55]_i_1_n_2 ,\empty_reg_876_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_67,p_tmp_reg__0_n_68,p_tmp_reg__0_n_69,p_tmp_reg__0_n_70}),
        .O(p_tmp_reg__0_0[39:36]),
        .S({\empty_reg_876[55]_i_2_n_0 ,\empty_reg_876[55]_i_3_n_0 ,\empty_reg_876[55]_i_4_n_0 ,\empty_reg_876[55]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_reg_876_reg[59]_i_1 
       (.CI(\empty_reg_876_reg[55]_i_1_n_0 ),
        .CO({\empty_reg_876_reg[59]_i_1_n_0 ,\empty_reg_876_reg[59]_i_1_n_1 ,\empty_reg_876_reg[59]_i_1_n_2 ,\empty_reg_876_reg[59]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_63,p_tmp_reg__0_n_64,p_tmp_reg__0_n_65,p_tmp_reg__0_n_66}),
        .O(p_tmp_reg__0_0[43:40]),
        .S({\empty_reg_876[59]_i_2_n_0 ,\empty_reg_876[59]_i_3_n_0 ,\empty_reg_876[59]_i_4_n_0 ,\empty_reg_876[59]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_reg_876_reg[61]_i_1 
       (.CI(\empty_reg_876_reg[59]_i_1_n_0 ),
        .CO({\NLW_empty_reg_876_reg[61]_i_1_CO_UNCONNECTED [3:1],\empty_reg_876_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_tmp_reg__0_n_62}),
        .O({\NLW_empty_reg_876_reg[61]_i_1_O_UNCONNECTED [3:2],p_tmp_reg__0_0[45:44]}),
        .S({1'b0,1'b0,\empty_reg_876[61]_i_2_n_0 ,\empty_reg_876[61]_i_3_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_tmp_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_tmp_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_tmp_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_tmp_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_tmp_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_tmp_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_tmp_reg_OVERFLOW_UNCONNECTED),
        .P({p_tmp_reg_n_58,p_tmp_reg_n_59,p_tmp_reg_n_60,p_tmp_reg_n_61,p_tmp_reg_n_62,p_tmp_reg_n_63,p_tmp_reg_n_64,p_tmp_reg_n_65,p_tmp_reg_n_66,p_tmp_reg_n_67,p_tmp_reg_n_68,p_tmp_reg_n_69,p_tmp_reg_n_70,p_tmp_reg_n_71,p_tmp_reg_n_72,p_tmp_reg_n_73,p_tmp_reg_n_74,p_tmp_reg_n_75,p_tmp_reg_n_76,p_tmp_reg_n_77,p_tmp_reg_n_78,p_tmp_reg_n_79,p_tmp_reg_n_80,p_tmp_reg_n_81,p_tmp_reg_n_82,p_tmp_reg_n_83,p_tmp_reg_n_84,p_tmp_reg_n_85,p_tmp_reg_n_86,p_tmp_reg_n_87,p_tmp_reg_n_88,p_tmp_reg_n_89,p_tmp_reg_n_90,p_tmp_reg_n_91,p_tmp_reg_n_92,p_tmp_reg_n_93,p_tmp_reg_n_94,p_tmp_reg_n_95,p_tmp_reg_n_96,p_tmp_reg_n_97,p_tmp_reg_n_98,p_tmp_reg_n_99,p_tmp_reg_n_100,p_tmp_reg_n_101,p_tmp_reg_n_102,p_tmp_reg_n_103,p_tmp_reg_n_104,p_tmp_reg_n_105}),
        .PATTERNBDETECT(NLW_p_tmp_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_tmp_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_p_tmp_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_tmp_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_tmp_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_105),
        .Q(\p_tmp_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \p_tmp_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_105),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \p_tmp_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_95),
        .Q(\p_tmp_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \p_tmp_reg[10]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_95),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \p_tmp_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_94),
        .Q(\p_tmp_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \p_tmp_reg[11]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_94),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \p_tmp_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_93),
        .Q(\p_tmp_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \p_tmp_reg[12]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_93),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \p_tmp_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_92),
        .Q(\p_tmp_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \p_tmp_reg[13]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_92),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \p_tmp_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_91),
        .Q(\p_tmp_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \p_tmp_reg[14]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_91),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \p_tmp_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_90),
        .Q(\p_tmp_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \p_tmp_reg[15]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_90),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \p_tmp_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_89),
        .Q(\p_tmp_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \p_tmp_reg[16]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_89),
        .Q(\p_tmp_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_tmp_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_104),
        .Q(\p_tmp_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \p_tmp_reg[1]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_104),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \p_tmp_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_103),
        .Q(\p_tmp_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \p_tmp_reg[2]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_103),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \p_tmp_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_102),
        .Q(\p_tmp_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \p_tmp_reg[3]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_102),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \p_tmp_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_101),
        .Q(\p_tmp_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \p_tmp_reg[4]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_101),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \p_tmp_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_100),
        .Q(\p_tmp_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \p_tmp_reg[5]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_100),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \p_tmp_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_99),
        .Q(\p_tmp_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \p_tmp_reg[6]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_99),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \p_tmp_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_98),
        .Q(\p_tmp_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \p_tmp_reg[7]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_98),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \p_tmp_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_97),
        .Q(\p_tmp_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \p_tmp_reg[8]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_97),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \p_tmp_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_96),
        .Q(\p_tmp_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \p_tmp_reg[9]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_96),
        .Q(Q[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_tmp_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_p_tmp_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_tmp_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_tmp_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_tmp_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_tmp_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_tmp_reg__0_OVERFLOW_UNCONNECTED),
        .P({p_tmp_reg__0_n_58,p_tmp_reg__0_n_59,p_tmp_reg__0_n_60,p_tmp_reg__0_n_61,p_tmp_reg__0_n_62,p_tmp_reg__0_n_63,p_tmp_reg__0_n_64,p_tmp_reg__0_n_65,p_tmp_reg__0_n_66,p_tmp_reg__0_n_67,p_tmp_reg__0_n_68,p_tmp_reg__0_n_69,p_tmp_reg__0_n_70,p_tmp_reg__0_n_71,p_tmp_reg__0_n_72,p_tmp_reg__0_n_73,p_tmp_reg__0_n_74,p_tmp_reg__0_n_75,p_tmp_reg__0_n_76,p_tmp_reg__0_n_77,p_tmp_reg__0_n_78,p_tmp_reg__0_n_79,p_tmp_reg__0_n_80,p_tmp_reg__0_n_81,p_tmp_reg__0_n_82,p_tmp_reg__0_n_83,p_tmp_reg__0_n_84,p_tmp_reg__0_n_85,p_tmp_reg__0_n_86,p_tmp_reg__0_n_87,p_tmp_reg__0_n_88,p_tmp_reg__0_n_89,p_tmp_reg__0_n_90,p_tmp_reg__0_n_91,p_tmp_reg__0_n_92,p_tmp_reg__0_n_93,p_tmp_reg__0_n_94,p_tmp_reg__0_n_95,p_tmp_reg__0_n_96,p_tmp_reg__0_n_97,p_tmp_reg__0_n_98,p_tmp_reg__0_n_99,p_tmp_reg__0_n_100,p_tmp_reg__0_n_101,p_tmp_reg__0_n_102,p_tmp_reg__0_n_103,p_tmp_reg__0_n_104,p_tmp_reg__0_n_105}),
        .PATTERNBDETECT(NLW_p_tmp_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_tmp_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_tmp_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_tmp_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,A}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product__0_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,tmp_product_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_mul_32ns_32ns_62_2_1" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_mul_32ns_32ns_62_2_1_0
   (D,
    din0,
    din1,
    E,
    ap_clk);
  output [61:0]D;
  input [31:0]din0;
  input [31:0]din1;
  input [0:0]E;
  input ap_clk;

  wire [61:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire [31:0]din0;
  wire [31:0]din1;
  wire \empty_36_reg_882[19]_i_2_n_0 ;
  wire \empty_36_reg_882[19]_i_3_n_0 ;
  wire \empty_36_reg_882[19]_i_4_n_0 ;
  wire \empty_36_reg_882[23]_i_2_n_0 ;
  wire \empty_36_reg_882[23]_i_3_n_0 ;
  wire \empty_36_reg_882[23]_i_4_n_0 ;
  wire \empty_36_reg_882[23]_i_5_n_0 ;
  wire \empty_36_reg_882[27]_i_2_n_0 ;
  wire \empty_36_reg_882[27]_i_3_n_0 ;
  wire \empty_36_reg_882[27]_i_4_n_0 ;
  wire \empty_36_reg_882[27]_i_5_n_0 ;
  wire \empty_36_reg_882[31]_i_2_n_0 ;
  wire \empty_36_reg_882[31]_i_3_n_0 ;
  wire \empty_36_reg_882[31]_i_4_n_0 ;
  wire \empty_36_reg_882[31]_i_5_n_0 ;
  wire \empty_36_reg_882[35]_i_2_n_0 ;
  wire \empty_36_reg_882[35]_i_3_n_0 ;
  wire \empty_36_reg_882[35]_i_4_n_0 ;
  wire \empty_36_reg_882[35]_i_5_n_0 ;
  wire \empty_36_reg_882[39]_i_2_n_0 ;
  wire \empty_36_reg_882[39]_i_3_n_0 ;
  wire \empty_36_reg_882[39]_i_4_n_0 ;
  wire \empty_36_reg_882[39]_i_5_n_0 ;
  wire \empty_36_reg_882[43]_i_2_n_0 ;
  wire \empty_36_reg_882[43]_i_3_n_0 ;
  wire \empty_36_reg_882[43]_i_4_n_0 ;
  wire \empty_36_reg_882[43]_i_5_n_0 ;
  wire \empty_36_reg_882[47]_i_2_n_0 ;
  wire \empty_36_reg_882[47]_i_3_n_0 ;
  wire \empty_36_reg_882[47]_i_4_n_0 ;
  wire \empty_36_reg_882[47]_i_5_n_0 ;
  wire \empty_36_reg_882[51]_i_2_n_0 ;
  wire \empty_36_reg_882[51]_i_3_n_0 ;
  wire \empty_36_reg_882[51]_i_4_n_0 ;
  wire \empty_36_reg_882[51]_i_5_n_0 ;
  wire \empty_36_reg_882[55]_i_2_n_0 ;
  wire \empty_36_reg_882[55]_i_3_n_0 ;
  wire \empty_36_reg_882[55]_i_4_n_0 ;
  wire \empty_36_reg_882[55]_i_5_n_0 ;
  wire \empty_36_reg_882[59]_i_2_n_0 ;
  wire \empty_36_reg_882[59]_i_3_n_0 ;
  wire \empty_36_reg_882[59]_i_4_n_0 ;
  wire \empty_36_reg_882[59]_i_5_n_0 ;
  wire \empty_36_reg_882[61]_i_2_n_0 ;
  wire \empty_36_reg_882[61]_i_3_n_0 ;
  wire \empty_36_reg_882_reg[19]_i_1_n_0 ;
  wire \empty_36_reg_882_reg[19]_i_1_n_1 ;
  wire \empty_36_reg_882_reg[19]_i_1_n_2 ;
  wire \empty_36_reg_882_reg[19]_i_1_n_3 ;
  wire \empty_36_reg_882_reg[23]_i_1_n_0 ;
  wire \empty_36_reg_882_reg[23]_i_1_n_1 ;
  wire \empty_36_reg_882_reg[23]_i_1_n_2 ;
  wire \empty_36_reg_882_reg[23]_i_1_n_3 ;
  wire \empty_36_reg_882_reg[27]_i_1_n_0 ;
  wire \empty_36_reg_882_reg[27]_i_1_n_1 ;
  wire \empty_36_reg_882_reg[27]_i_1_n_2 ;
  wire \empty_36_reg_882_reg[27]_i_1_n_3 ;
  wire \empty_36_reg_882_reg[31]_i_1_n_0 ;
  wire \empty_36_reg_882_reg[31]_i_1_n_1 ;
  wire \empty_36_reg_882_reg[31]_i_1_n_2 ;
  wire \empty_36_reg_882_reg[31]_i_1_n_3 ;
  wire \empty_36_reg_882_reg[35]_i_1_n_0 ;
  wire \empty_36_reg_882_reg[35]_i_1_n_1 ;
  wire \empty_36_reg_882_reg[35]_i_1_n_2 ;
  wire \empty_36_reg_882_reg[35]_i_1_n_3 ;
  wire \empty_36_reg_882_reg[39]_i_1_n_0 ;
  wire \empty_36_reg_882_reg[39]_i_1_n_1 ;
  wire \empty_36_reg_882_reg[39]_i_1_n_2 ;
  wire \empty_36_reg_882_reg[39]_i_1_n_3 ;
  wire \empty_36_reg_882_reg[43]_i_1_n_0 ;
  wire \empty_36_reg_882_reg[43]_i_1_n_1 ;
  wire \empty_36_reg_882_reg[43]_i_1_n_2 ;
  wire \empty_36_reg_882_reg[43]_i_1_n_3 ;
  wire \empty_36_reg_882_reg[47]_i_1_n_0 ;
  wire \empty_36_reg_882_reg[47]_i_1_n_1 ;
  wire \empty_36_reg_882_reg[47]_i_1_n_2 ;
  wire \empty_36_reg_882_reg[47]_i_1_n_3 ;
  wire \empty_36_reg_882_reg[51]_i_1_n_0 ;
  wire \empty_36_reg_882_reg[51]_i_1_n_1 ;
  wire \empty_36_reg_882_reg[51]_i_1_n_2 ;
  wire \empty_36_reg_882_reg[51]_i_1_n_3 ;
  wire \empty_36_reg_882_reg[55]_i_1_n_0 ;
  wire \empty_36_reg_882_reg[55]_i_1_n_1 ;
  wire \empty_36_reg_882_reg[55]_i_1_n_2 ;
  wire \empty_36_reg_882_reg[55]_i_1_n_3 ;
  wire \empty_36_reg_882_reg[59]_i_1_n_0 ;
  wire \empty_36_reg_882_reg[59]_i_1_n_1 ;
  wire \empty_36_reg_882_reg[59]_i_1_n_2 ;
  wire \empty_36_reg_882_reg[59]_i_1_n_3 ;
  wire \empty_36_reg_882_reg[61]_i_1_n_3 ;
  wire \p_tmp_reg[16]__0_n_0 ;
  wire p_tmp_reg__0_n_100;
  wire p_tmp_reg__0_n_101;
  wire p_tmp_reg__0_n_102;
  wire p_tmp_reg__0_n_103;
  wire p_tmp_reg__0_n_104;
  wire p_tmp_reg__0_n_105;
  wire p_tmp_reg__0_n_58;
  wire p_tmp_reg__0_n_59;
  wire p_tmp_reg__0_n_60;
  wire p_tmp_reg__0_n_61;
  wire p_tmp_reg__0_n_62;
  wire p_tmp_reg__0_n_63;
  wire p_tmp_reg__0_n_64;
  wire p_tmp_reg__0_n_65;
  wire p_tmp_reg__0_n_66;
  wire p_tmp_reg__0_n_67;
  wire p_tmp_reg__0_n_68;
  wire p_tmp_reg__0_n_69;
  wire p_tmp_reg__0_n_70;
  wire p_tmp_reg__0_n_71;
  wire p_tmp_reg__0_n_72;
  wire p_tmp_reg__0_n_73;
  wire p_tmp_reg__0_n_74;
  wire p_tmp_reg__0_n_75;
  wire p_tmp_reg__0_n_76;
  wire p_tmp_reg__0_n_77;
  wire p_tmp_reg__0_n_78;
  wire p_tmp_reg__0_n_79;
  wire p_tmp_reg__0_n_80;
  wire p_tmp_reg__0_n_81;
  wire p_tmp_reg__0_n_82;
  wire p_tmp_reg__0_n_83;
  wire p_tmp_reg__0_n_84;
  wire p_tmp_reg__0_n_85;
  wire p_tmp_reg__0_n_86;
  wire p_tmp_reg__0_n_87;
  wire p_tmp_reg__0_n_88;
  wire p_tmp_reg__0_n_89;
  wire p_tmp_reg__0_n_90;
  wire p_tmp_reg__0_n_91;
  wire p_tmp_reg__0_n_92;
  wire p_tmp_reg__0_n_93;
  wire p_tmp_reg__0_n_94;
  wire p_tmp_reg__0_n_95;
  wire p_tmp_reg__0_n_96;
  wire p_tmp_reg__0_n_97;
  wire p_tmp_reg__0_n_98;
  wire p_tmp_reg__0_n_99;
  wire \p_tmp_reg_n_0_[0] ;
  wire \p_tmp_reg_n_0_[10] ;
  wire \p_tmp_reg_n_0_[11] ;
  wire \p_tmp_reg_n_0_[12] ;
  wire \p_tmp_reg_n_0_[13] ;
  wire \p_tmp_reg_n_0_[14] ;
  wire \p_tmp_reg_n_0_[15] ;
  wire \p_tmp_reg_n_0_[16] ;
  wire \p_tmp_reg_n_0_[1] ;
  wire \p_tmp_reg_n_0_[2] ;
  wire \p_tmp_reg_n_0_[3] ;
  wire \p_tmp_reg_n_0_[4] ;
  wire \p_tmp_reg_n_0_[5] ;
  wire \p_tmp_reg_n_0_[6] ;
  wire \p_tmp_reg_n_0_[7] ;
  wire \p_tmp_reg_n_0_[8] ;
  wire \p_tmp_reg_n_0_[9] ;
  wire p_tmp_reg_n_100;
  wire p_tmp_reg_n_101;
  wire p_tmp_reg_n_102;
  wire p_tmp_reg_n_103;
  wire p_tmp_reg_n_104;
  wire p_tmp_reg_n_105;
  wire p_tmp_reg_n_58;
  wire p_tmp_reg_n_59;
  wire p_tmp_reg_n_60;
  wire p_tmp_reg_n_61;
  wire p_tmp_reg_n_62;
  wire p_tmp_reg_n_63;
  wire p_tmp_reg_n_64;
  wire p_tmp_reg_n_65;
  wire p_tmp_reg_n_66;
  wire p_tmp_reg_n_67;
  wire p_tmp_reg_n_68;
  wire p_tmp_reg_n_69;
  wire p_tmp_reg_n_70;
  wire p_tmp_reg_n_71;
  wire p_tmp_reg_n_72;
  wire p_tmp_reg_n_73;
  wire p_tmp_reg_n_74;
  wire p_tmp_reg_n_75;
  wire p_tmp_reg_n_76;
  wire p_tmp_reg_n_77;
  wire p_tmp_reg_n_78;
  wire p_tmp_reg_n_79;
  wire p_tmp_reg_n_80;
  wire p_tmp_reg_n_81;
  wire p_tmp_reg_n_82;
  wire p_tmp_reg_n_83;
  wire p_tmp_reg_n_84;
  wire p_tmp_reg_n_85;
  wire p_tmp_reg_n_86;
  wire p_tmp_reg_n_87;
  wire p_tmp_reg_n_88;
  wire p_tmp_reg_n_89;
  wire p_tmp_reg_n_90;
  wire p_tmp_reg_n_91;
  wire p_tmp_reg_n_92;
  wire p_tmp_reg_n_93;
  wire p_tmp_reg_n_94;
  wire p_tmp_reg_n_95;
  wire p_tmp_reg_n_96;
  wire p_tmp_reg_n_97;
  wire p_tmp_reg_n_98;
  wire p_tmp_reg_n_99;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:1]\NLW_empty_36_reg_882_reg[61]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_empty_36_reg_882_reg[61]_i_1_O_UNCONNECTED ;
  wire NLW_p_tmp_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_tmp_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_tmp_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_tmp_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_tmp_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_tmp_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_tmp_reg_PCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_p_tmp_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_tmp_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_tmp_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_tmp_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_tmp_reg__0_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[19]_i_2 
       (.I0(p_tmp_reg__0_n_103),
        .I1(\p_tmp_reg_n_0_[2] ),
        .O(\empty_36_reg_882[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[19]_i_3 
       (.I0(p_tmp_reg__0_n_104),
        .I1(\p_tmp_reg_n_0_[1] ),
        .O(\empty_36_reg_882[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[19]_i_4 
       (.I0(p_tmp_reg__0_n_105),
        .I1(\p_tmp_reg_n_0_[0] ),
        .O(\empty_36_reg_882[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[23]_i_2 
       (.I0(p_tmp_reg__0_n_99),
        .I1(\p_tmp_reg_n_0_[6] ),
        .O(\empty_36_reg_882[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[23]_i_3 
       (.I0(p_tmp_reg__0_n_100),
        .I1(\p_tmp_reg_n_0_[5] ),
        .O(\empty_36_reg_882[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[23]_i_4 
       (.I0(p_tmp_reg__0_n_101),
        .I1(\p_tmp_reg_n_0_[4] ),
        .O(\empty_36_reg_882[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[23]_i_5 
       (.I0(p_tmp_reg__0_n_102),
        .I1(\p_tmp_reg_n_0_[3] ),
        .O(\empty_36_reg_882[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[27]_i_2 
       (.I0(p_tmp_reg__0_n_95),
        .I1(\p_tmp_reg_n_0_[10] ),
        .O(\empty_36_reg_882[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[27]_i_3 
       (.I0(p_tmp_reg__0_n_96),
        .I1(\p_tmp_reg_n_0_[9] ),
        .O(\empty_36_reg_882[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[27]_i_4 
       (.I0(p_tmp_reg__0_n_97),
        .I1(\p_tmp_reg_n_0_[8] ),
        .O(\empty_36_reg_882[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[27]_i_5 
       (.I0(p_tmp_reg__0_n_98),
        .I1(\p_tmp_reg_n_0_[7] ),
        .O(\empty_36_reg_882[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[31]_i_2 
       (.I0(p_tmp_reg__0_n_91),
        .I1(\p_tmp_reg_n_0_[14] ),
        .O(\empty_36_reg_882[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[31]_i_3 
       (.I0(p_tmp_reg__0_n_92),
        .I1(\p_tmp_reg_n_0_[13] ),
        .O(\empty_36_reg_882[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[31]_i_4 
       (.I0(p_tmp_reg__0_n_93),
        .I1(\p_tmp_reg_n_0_[12] ),
        .O(\empty_36_reg_882[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[31]_i_5 
       (.I0(p_tmp_reg__0_n_94),
        .I1(\p_tmp_reg_n_0_[11] ),
        .O(\empty_36_reg_882[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[35]_i_2 
       (.I0(p_tmp_reg__0_n_87),
        .I1(p_tmp_reg_n_104),
        .O(\empty_36_reg_882[35]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[35]_i_3 
       (.I0(p_tmp_reg__0_n_88),
        .I1(p_tmp_reg_n_105),
        .O(\empty_36_reg_882[35]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[35]_i_4 
       (.I0(p_tmp_reg__0_n_89),
        .I1(\p_tmp_reg_n_0_[16] ),
        .O(\empty_36_reg_882[35]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[35]_i_5 
       (.I0(p_tmp_reg__0_n_90),
        .I1(\p_tmp_reg_n_0_[15] ),
        .O(\empty_36_reg_882[35]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[39]_i_2 
       (.I0(p_tmp_reg__0_n_83),
        .I1(p_tmp_reg_n_100),
        .O(\empty_36_reg_882[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[39]_i_3 
       (.I0(p_tmp_reg__0_n_84),
        .I1(p_tmp_reg_n_101),
        .O(\empty_36_reg_882[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[39]_i_4 
       (.I0(p_tmp_reg__0_n_85),
        .I1(p_tmp_reg_n_102),
        .O(\empty_36_reg_882[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[39]_i_5 
       (.I0(p_tmp_reg__0_n_86),
        .I1(p_tmp_reg_n_103),
        .O(\empty_36_reg_882[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[43]_i_2 
       (.I0(p_tmp_reg__0_n_79),
        .I1(p_tmp_reg_n_96),
        .O(\empty_36_reg_882[43]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[43]_i_3 
       (.I0(p_tmp_reg__0_n_80),
        .I1(p_tmp_reg_n_97),
        .O(\empty_36_reg_882[43]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[43]_i_4 
       (.I0(p_tmp_reg__0_n_81),
        .I1(p_tmp_reg_n_98),
        .O(\empty_36_reg_882[43]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[43]_i_5 
       (.I0(p_tmp_reg__0_n_82),
        .I1(p_tmp_reg_n_99),
        .O(\empty_36_reg_882[43]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[47]_i_2 
       (.I0(p_tmp_reg__0_n_75),
        .I1(p_tmp_reg_n_92),
        .O(\empty_36_reg_882[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[47]_i_3 
       (.I0(p_tmp_reg__0_n_76),
        .I1(p_tmp_reg_n_93),
        .O(\empty_36_reg_882[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[47]_i_4 
       (.I0(p_tmp_reg__0_n_77),
        .I1(p_tmp_reg_n_94),
        .O(\empty_36_reg_882[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[47]_i_5 
       (.I0(p_tmp_reg__0_n_78),
        .I1(p_tmp_reg_n_95),
        .O(\empty_36_reg_882[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[51]_i_2 
       (.I0(p_tmp_reg__0_n_71),
        .I1(p_tmp_reg_n_88),
        .O(\empty_36_reg_882[51]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[51]_i_3 
       (.I0(p_tmp_reg__0_n_72),
        .I1(p_tmp_reg_n_89),
        .O(\empty_36_reg_882[51]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[51]_i_4 
       (.I0(p_tmp_reg__0_n_73),
        .I1(p_tmp_reg_n_90),
        .O(\empty_36_reg_882[51]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[51]_i_5 
       (.I0(p_tmp_reg__0_n_74),
        .I1(p_tmp_reg_n_91),
        .O(\empty_36_reg_882[51]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[55]_i_2 
       (.I0(p_tmp_reg__0_n_67),
        .I1(p_tmp_reg_n_84),
        .O(\empty_36_reg_882[55]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[55]_i_3 
       (.I0(p_tmp_reg__0_n_68),
        .I1(p_tmp_reg_n_85),
        .O(\empty_36_reg_882[55]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[55]_i_4 
       (.I0(p_tmp_reg__0_n_69),
        .I1(p_tmp_reg_n_86),
        .O(\empty_36_reg_882[55]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[55]_i_5 
       (.I0(p_tmp_reg__0_n_70),
        .I1(p_tmp_reg_n_87),
        .O(\empty_36_reg_882[55]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[59]_i_2 
       (.I0(p_tmp_reg__0_n_63),
        .I1(p_tmp_reg_n_80),
        .O(\empty_36_reg_882[59]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[59]_i_3 
       (.I0(p_tmp_reg__0_n_64),
        .I1(p_tmp_reg_n_81),
        .O(\empty_36_reg_882[59]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[59]_i_4 
       (.I0(p_tmp_reg__0_n_65),
        .I1(p_tmp_reg_n_82),
        .O(\empty_36_reg_882[59]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[59]_i_5 
       (.I0(p_tmp_reg__0_n_66),
        .I1(p_tmp_reg_n_83),
        .O(\empty_36_reg_882[59]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[61]_i_2 
       (.I0(p_tmp_reg__0_n_61),
        .I1(p_tmp_reg_n_78),
        .O(\empty_36_reg_882[61]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_882[61]_i_3 
       (.I0(p_tmp_reg__0_n_62),
        .I1(p_tmp_reg_n_79),
        .O(\empty_36_reg_882[61]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_36_reg_882_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\empty_36_reg_882_reg[19]_i_1_n_0 ,\empty_36_reg_882_reg[19]_i_1_n_1 ,\empty_36_reg_882_reg[19]_i_1_n_2 ,\empty_36_reg_882_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_103,p_tmp_reg__0_n_104,p_tmp_reg__0_n_105,1'b0}),
        .O(D[19:16]),
        .S({\empty_36_reg_882[19]_i_2_n_0 ,\empty_36_reg_882[19]_i_3_n_0 ,\empty_36_reg_882[19]_i_4_n_0 ,\p_tmp_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_36_reg_882_reg[23]_i_1 
       (.CI(\empty_36_reg_882_reg[19]_i_1_n_0 ),
        .CO({\empty_36_reg_882_reg[23]_i_1_n_0 ,\empty_36_reg_882_reg[23]_i_1_n_1 ,\empty_36_reg_882_reg[23]_i_1_n_2 ,\empty_36_reg_882_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_99,p_tmp_reg__0_n_100,p_tmp_reg__0_n_101,p_tmp_reg__0_n_102}),
        .O(D[23:20]),
        .S({\empty_36_reg_882[23]_i_2_n_0 ,\empty_36_reg_882[23]_i_3_n_0 ,\empty_36_reg_882[23]_i_4_n_0 ,\empty_36_reg_882[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_36_reg_882_reg[27]_i_1 
       (.CI(\empty_36_reg_882_reg[23]_i_1_n_0 ),
        .CO({\empty_36_reg_882_reg[27]_i_1_n_0 ,\empty_36_reg_882_reg[27]_i_1_n_1 ,\empty_36_reg_882_reg[27]_i_1_n_2 ,\empty_36_reg_882_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_95,p_tmp_reg__0_n_96,p_tmp_reg__0_n_97,p_tmp_reg__0_n_98}),
        .O(D[27:24]),
        .S({\empty_36_reg_882[27]_i_2_n_0 ,\empty_36_reg_882[27]_i_3_n_0 ,\empty_36_reg_882[27]_i_4_n_0 ,\empty_36_reg_882[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_36_reg_882_reg[31]_i_1 
       (.CI(\empty_36_reg_882_reg[27]_i_1_n_0 ),
        .CO({\empty_36_reg_882_reg[31]_i_1_n_0 ,\empty_36_reg_882_reg[31]_i_1_n_1 ,\empty_36_reg_882_reg[31]_i_1_n_2 ,\empty_36_reg_882_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_91,p_tmp_reg__0_n_92,p_tmp_reg__0_n_93,p_tmp_reg__0_n_94}),
        .O(D[31:28]),
        .S({\empty_36_reg_882[31]_i_2_n_0 ,\empty_36_reg_882[31]_i_3_n_0 ,\empty_36_reg_882[31]_i_4_n_0 ,\empty_36_reg_882[31]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_36_reg_882_reg[35]_i_1 
       (.CI(\empty_36_reg_882_reg[31]_i_1_n_0 ),
        .CO({\empty_36_reg_882_reg[35]_i_1_n_0 ,\empty_36_reg_882_reg[35]_i_1_n_1 ,\empty_36_reg_882_reg[35]_i_1_n_2 ,\empty_36_reg_882_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_87,p_tmp_reg__0_n_88,p_tmp_reg__0_n_89,p_tmp_reg__0_n_90}),
        .O(D[35:32]),
        .S({\empty_36_reg_882[35]_i_2_n_0 ,\empty_36_reg_882[35]_i_3_n_0 ,\empty_36_reg_882[35]_i_4_n_0 ,\empty_36_reg_882[35]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_36_reg_882_reg[39]_i_1 
       (.CI(\empty_36_reg_882_reg[35]_i_1_n_0 ),
        .CO({\empty_36_reg_882_reg[39]_i_1_n_0 ,\empty_36_reg_882_reg[39]_i_1_n_1 ,\empty_36_reg_882_reg[39]_i_1_n_2 ,\empty_36_reg_882_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_83,p_tmp_reg__0_n_84,p_tmp_reg__0_n_85,p_tmp_reg__0_n_86}),
        .O(D[39:36]),
        .S({\empty_36_reg_882[39]_i_2_n_0 ,\empty_36_reg_882[39]_i_3_n_0 ,\empty_36_reg_882[39]_i_4_n_0 ,\empty_36_reg_882[39]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_36_reg_882_reg[43]_i_1 
       (.CI(\empty_36_reg_882_reg[39]_i_1_n_0 ),
        .CO({\empty_36_reg_882_reg[43]_i_1_n_0 ,\empty_36_reg_882_reg[43]_i_1_n_1 ,\empty_36_reg_882_reg[43]_i_1_n_2 ,\empty_36_reg_882_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_79,p_tmp_reg__0_n_80,p_tmp_reg__0_n_81,p_tmp_reg__0_n_82}),
        .O(D[43:40]),
        .S({\empty_36_reg_882[43]_i_2_n_0 ,\empty_36_reg_882[43]_i_3_n_0 ,\empty_36_reg_882[43]_i_4_n_0 ,\empty_36_reg_882[43]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_36_reg_882_reg[47]_i_1 
       (.CI(\empty_36_reg_882_reg[43]_i_1_n_0 ),
        .CO({\empty_36_reg_882_reg[47]_i_1_n_0 ,\empty_36_reg_882_reg[47]_i_1_n_1 ,\empty_36_reg_882_reg[47]_i_1_n_2 ,\empty_36_reg_882_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_75,p_tmp_reg__0_n_76,p_tmp_reg__0_n_77,p_tmp_reg__0_n_78}),
        .O(D[47:44]),
        .S({\empty_36_reg_882[47]_i_2_n_0 ,\empty_36_reg_882[47]_i_3_n_0 ,\empty_36_reg_882[47]_i_4_n_0 ,\empty_36_reg_882[47]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_36_reg_882_reg[51]_i_1 
       (.CI(\empty_36_reg_882_reg[47]_i_1_n_0 ),
        .CO({\empty_36_reg_882_reg[51]_i_1_n_0 ,\empty_36_reg_882_reg[51]_i_1_n_1 ,\empty_36_reg_882_reg[51]_i_1_n_2 ,\empty_36_reg_882_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_71,p_tmp_reg__0_n_72,p_tmp_reg__0_n_73,p_tmp_reg__0_n_74}),
        .O(D[51:48]),
        .S({\empty_36_reg_882[51]_i_2_n_0 ,\empty_36_reg_882[51]_i_3_n_0 ,\empty_36_reg_882[51]_i_4_n_0 ,\empty_36_reg_882[51]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_36_reg_882_reg[55]_i_1 
       (.CI(\empty_36_reg_882_reg[51]_i_1_n_0 ),
        .CO({\empty_36_reg_882_reg[55]_i_1_n_0 ,\empty_36_reg_882_reg[55]_i_1_n_1 ,\empty_36_reg_882_reg[55]_i_1_n_2 ,\empty_36_reg_882_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_67,p_tmp_reg__0_n_68,p_tmp_reg__0_n_69,p_tmp_reg__0_n_70}),
        .O(D[55:52]),
        .S({\empty_36_reg_882[55]_i_2_n_0 ,\empty_36_reg_882[55]_i_3_n_0 ,\empty_36_reg_882[55]_i_4_n_0 ,\empty_36_reg_882[55]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_36_reg_882_reg[59]_i_1 
       (.CI(\empty_36_reg_882_reg[55]_i_1_n_0 ),
        .CO({\empty_36_reg_882_reg[59]_i_1_n_0 ,\empty_36_reg_882_reg[59]_i_1_n_1 ,\empty_36_reg_882_reg[59]_i_1_n_2 ,\empty_36_reg_882_reg[59]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_63,p_tmp_reg__0_n_64,p_tmp_reg__0_n_65,p_tmp_reg__0_n_66}),
        .O(D[59:56]),
        .S({\empty_36_reg_882[59]_i_2_n_0 ,\empty_36_reg_882[59]_i_3_n_0 ,\empty_36_reg_882[59]_i_4_n_0 ,\empty_36_reg_882[59]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_36_reg_882_reg[61]_i_1 
       (.CI(\empty_36_reg_882_reg[59]_i_1_n_0 ),
        .CO({\NLW_empty_36_reg_882_reg[61]_i_1_CO_UNCONNECTED [3:1],\empty_36_reg_882_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_tmp_reg__0_n_62}),
        .O({\NLW_empty_36_reg_882_reg[61]_i_1_O_UNCONNECTED [3:2],D[61:60]}),
        .S({1'b0,1'b0,\empty_36_reg_882[61]_i_2_n_0 ,\empty_36_reg_882[61]_i_3_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_tmp_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din0[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_tmp_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,din1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_tmp_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_tmp_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_tmp_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_tmp_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_tmp_reg_OVERFLOW_UNCONNECTED),
        .P({p_tmp_reg_n_58,p_tmp_reg_n_59,p_tmp_reg_n_60,p_tmp_reg_n_61,p_tmp_reg_n_62,p_tmp_reg_n_63,p_tmp_reg_n_64,p_tmp_reg_n_65,p_tmp_reg_n_66,p_tmp_reg_n_67,p_tmp_reg_n_68,p_tmp_reg_n_69,p_tmp_reg_n_70,p_tmp_reg_n_71,p_tmp_reg_n_72,p_tmp_reg_n_73,p_tmp_reg_n_74,p_tmp_reg_n_75,p_tmp_reg_n_76,p_tmp_reg_n_77,p_tmp_reg_n_78,p_tmp_reg_n_79,p_tmp_reg_n_80,p_tmp_reg_n_81,p_tmp_reg_n_82,p_tmp_reg_n_83,p_tmp_reg_n_84,p_tmp_reg_n_85,p_tmp_reg_n_86,p_tmp_reg_n_87,p_tmp_reg_n_88,p_tmp_reg_n_89,p_tmp_reg_n_90,p_tmp_reg_n_91,p_tmp_reg_n_92,p_tmp_reg_n_93,p_tmp_reg_n_94,p_tmp_reg_n_95,p_tmp_reg_n_96,p_tmp_reg_n_97,p_tmp_reg_n_98,p_tmp_reg_n_99,p_tmp_reg_n_100,p_tmp_reg_n_101,p_tmp_reg_n_102,p_tmp_reg_n_103,p_tmp_reg_n_104,p_tmp_reg_n_105}),
        .PATTERNBDETECT(NLW_p_tmp_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_tmp_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_p_tmp_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_tmp_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_tmp_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_105),
        .Q(\p_tmp_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \p_tmp_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_tmp_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_95),
        .Q(\p_tmp_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \p_tmp_reg[10]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_tmp_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_94),
        .Q(\p_tmp_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \p_tmp_reg[11]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_tmp_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_93),
        .Q(\p_tmp_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \p_tmp_reg[12]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_tmp_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_92),
        .Q(\p_tmp_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \p_tmp_reg[13]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_tmp_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_91),
        .Q(\p_tmp_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \p_tmp_reg[14]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_tmp_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_90),
        .Q(\p_tmp_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \p_tmp_reg[15]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_tmp_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_89),
        .Q(\p_tmp_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \p_tmp_reg[16]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_89),
        .Q(\p_tmp_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_tmp_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_104),
        .Q(\p_tmp_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \p_tmp_reg[1]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_tmp_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_103),
        .Q(\p_tmp_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \p_tmp_reg[2]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_tmp_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_102),
        .Q(\p_tmp_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \p_tmp_reg[3]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_tmp_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_101),
        .Q(\p_tmp_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \p_tmp_reg[4]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_tmp_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_100),
        .Q(\p_tmp_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \p_tmp_reg[5]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_tmp_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_99),
        .Q(\p_tmp_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \p_tmp_reg[6]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_tmp_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_98),
        .Q(\p_tmp_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \p_tmp_reg[7]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_tmp_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_97),
        .Q(\p_tmp_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \p_tmp_reg[8]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_tmp_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_96),
        .Q(\p_tmp_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \p_tmp_reg[9]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_tmp_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_p_tmp_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,din1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_tmp_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_tmp_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_tmp_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_tmp_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_tmp_reg__0_OVERFLOW_UNCONNECTED),
        .P({p_tmp_reg__0_n_58,p_tmp_reg__0_n_59,p_tmp_reg__0_n_60,p_tmp_reg__0_n_61,p_tmp_reg__0_n_62,p_tmp_reg__0_n_63,p_tmp_reg__0_n_64,p_tmp_reg__0_n_65,p_tmp_reg__0_n_66,p_tmp_reg__0_n_67,p_tmp_reg__0_n_68,p_tmp_reg__0_n_69,p_tmp_reg__0_n_70,p_tmp_reg__0_n_71,p_tmp_reg__0_n_72,p_tmp_reg__0_n_73,p_tmp_reg__0_n_74,p_tmp_reg__0_n_75,p_tmp_reg__0_n_76,p_tmp_reg__0_n_77,p_tmp_reg__0_n_78,p_tmp_reg__0_n_79,p_tmp_reg__0_n_80,p_tmp_reg__0_n_81,p_tmp_reg__0_n_82,p_tmp_reg__0_n_83,p_tmp_reg__0_n_84,p_tmp_reg__0_n_85,p_tmp_reg__0_n_86,p_tmp_reg__0_n_87,p_tmp_reg__0_n_88,p_tmp_reg__0_n_89,p_tmp_reg__0_n_90,p_tmp_reg__0_n_91,p_tmp_reg__0_n_92,p_tmp_reg__0_n_93,p_tmp_reg__0_n_94,p_tmp_reg__0_n_95,p_tmp_reg__0_n_96,p_tmp_reg__0_n_97,p_tmp_reg__0_n_98,p_tmp_reg__0_n_99,p_tmp_reg__0_n_100,p_tmp_reg__0_n_101,p_tmp_reg__0_n_102,p_tmp_reg__0_n_103,p_tmp_reg__0_n_104,p_tmp_reg__0_n_105}),
        .PATTERNBDETECT(NLW_p_tmp_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_tmp_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_tmp_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_tmp_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,din0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,din1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_mul_32ns_32ns_62_2_1" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_mul_32ns_32ns_62_2_1_1
   (\iChannel_V_fu_124_reg[31] ,
    p_tmp_reg__0_0,
    Q,
    cy_V_fu_1161,
    p_tmp_reg__0_1,
    ap_clk,
    D,
    p_tmp_reg_0,
    out);
  output [30:0]\iChannel_V_fu_124_reg[31] ;
  output [61:0]p_tmp_reg__0_0;
  input [0:0]Q;
  input cy_V_fu_1161;
  input p_tmp_reg__0_1;
  input ap_clk;
  input [31:0]D;
  input p_tmp_reg_0;
  input [31:0]out;

  wire [31:0]D;
  wire [0:0]Q;
  wire [0:0]add_ln840_fu_352_p2;
  wire ap_clk;
  wire cy_V_fu_1161;
  wire [30:0]\iChannel_V_fu_124_reg[31] ;
  wire [31:0]out;
  wire \p_mid136_reg_908[19]_i_2_n_0 ;
  wire \p_mid136_reg_908[19]_i_3_n_0 ;
  wire \p_mid136_reg_908[19]_i_4_n_0 ;
  wire \p_mid136_reg_908[23]_i_2_n_0 ;
  wire \p_mid136_reg_908[23]_i_3_n_0 ;
  wire \p_mid136_reg_908[23]_i_4_n_0 ;
  wire \p_mid136_reg_908[23]_i_5_n_0 ;
  wire \p_mid136_reg_908[27]_i_2_n_0 ;
  wire \p_mid136_reg_908[27]_i_3_n_0 ;
  wire \p_mid136_reg_908[27]_i_4_n_0 ;
  wire \p_mid136_reg_908[27]_i_5_n_0 ;
  wire \p_mid136_reg_908[31]_i_2_n_0 ;
  wire \p_mid136_reg_908[31]_i_3_n_0 ;
  wire \p_mid136_reg_908[31]_i_4_n_0 ;
  wire \p_mid136_reg_908[31]_i_5_n_0 ;
  wire \p_mid136_reg_908[35]_i_2_n_0 ;
  wire \p_mid136_reg_908[35]_i_3_n_0 ;
  wire \p_mid136_reg_908[35]_i_4_n_0 ;
  wire \p_mid136_reg_908[35]_i_5_n_0 ;
  wire \p_mid136_reg_908[39]_i_2_n_0 ;
  wire \p_mid136_reg_908[39]_i_3_n_0 ;
  wire \p_mid136_reg_908[39]_i_4_n_0 ;
  wire \p_mid136_reg_908[39]_i_5_n_0 ;
  wire \p_mid136_reg_908[43]_i_2_n_0 ;
  wire \p_mid136_reg_908[43]_i_3_n_0 ;
  wire \p_mid136_reg_908[43]_i_4_n_0 ;
  wire \p_mid136_reg_908[43]_i_5_n_0 ;
  wire \p_mid136_reg_908[47]_i_2_n_0 ;
  wire \p_mid136_reg_908[47]_i_3_n_0 ;
  wire \p_mid136_reg_908[47]_i_4_n_0 ;
  wire \p_mid136_reg_908[47]_i_5_n_0 ;
  wire \p_mid136_reg_908[51]_i_2_n_0 ;
  wire \p_mid136_reg_908[51]_i_3_n_0 ;
  wire \p_mid136_reg_908[51]_i_4_n_0 ;
  wire \p_mid136_reg_908[51]_i_5_n_0 ;
  wire \p_mid136_reg_908[55]_i_2_n_0 ;
  wire \p_mid136_reg_908[55]_i_3_n_0 ;
  wire \p_mid136_reg_908[55]_i_4_n_0 ;
  wire \p_mid136_reg_908[55]_i_5_n_0 ;
  wire \p_mid136_reg_908[59]_i_2_n_0 ;
  wire \p_mid136_reg_908[59]_i_3_n_0 ;
  wire \p_mid136_reg_908[59]_i_4_n_0 ;
  wire \p_mid136_reg_908[59]_i_5_n_0 ;
  wire \p_mid136_reg_908[61]_i_3_n_0 ;
  wire \p_mid136_reg_908[61]_i_4_n_0 ;
  wire \p_mid136_reg_908_reg[19]_i_1_n_0 ;
  wire \p_mid136_reg_908_reg[19]_i_1_n_1 ;
  wire \p_mid136_reg_908_reg[19]_i_1_n_2 ;
  wire \p_mid136_reg_908_reg[19]_i_1_n_3 ;
  wire \p_mid136_reg_908_reg[23]_i_1_n_0 ;
  wire \p_mid136_reg_908_reg[23]_i_1_n_1 ;
  wire \p_mid136_reg_908_reg[23]_i_1_n_2 ;
  wire \p_mid136_reg_908_reg[23]_i_1_n_3 ;
  wire \p_mid136_reg_908_reg[27]_i_1_n_0 ;
  wire \p_mid136_reg_908_reg[27]_i_1_n_1 ;
  wire \p_mid136_reg_908_reg[27]_i_1_n_2 ;
  wire \p_mid136_reg_908_reg[27]_i_1_n_3 ;
  wire \p_mid136_reg_908_reg[31]_i_1_n_0 ;
  wire \p_mid136_reg_908_reg[31]_i_1_n_1 ;
  wire \p_mid136_reg_908_reg[31]_i_1_n_2 ;
  wire \p_mid136_reg_908_reg[31]_i_1_n_3 ;
  wire \p_mid136_reg_908_reg[35]_i_1_n_0 ;
  wire \p_mid136_reg_908_reg[35]_i_1_n_1 ;
  wire \p_mid136_reg_908_reg[35]_i_1_n_2 ;
  wire \p_mid136_reg_908_reg[35]_i_1_n_3 ;
  wire \p_mid136_reg_908_reg[39]_i_1_n_0 ;
  wire \p_mid136_reg_908_reg[39]_i_1_n_1 ;
  wire \p_mid136_reg_908_reg[39]_i_1_n_2 ;
  wire \p_mid136_reg_908_reg[39]_i_1_n_3 ;
  wire \p_mid136_reg_908_reg[43]_i_1_n_0 ;
  wire \p_mid136_reg_908_reg[43]_i_1_n_1 ;
  wire \p_mid136_reg_908_reg[43]_i_1_n_2 ;
  wire \p_mid136_reg_908_reg[43]_i_1_n_3 ;
  wire \p_mid136_reg_908_reg[47]_i_1_n_0 ;
  wire \p_mid136_reg_908_reg[47]_i_1_n_1 ;
  wire \p_mid136_reg_908_reg[47]_i_1_n_2 ;
  wire \p_mid136_reg_908_reg[47]_i_1_n_3 ;
  wire \p_mid136_reg_908_reg[51]_i_1_n_0 ;
  wire \p_mid136_reg_908_reg[51]_i_1_n_1 ;
  wire \p_mid136_reg_908_reg[51]_i_1_n_2 ;
  wire \p_mid136_reg_908_reg[51]_i_1_n_3 ;
  wire \p_mid136_reg_908_reg[55]_i_1_n_0 ;
  wire \p_mid136_reg_908_reg[55]_i_1_n_1 ;
  wire \p_mid136_reg_908_reg[55]_i_1_n_2 ;
  wire \p_mid136_reg_908_reg[55]_i_1_n_3 ;
  wire \p_mid136_reg_908_reg[59]_i_1_n_0 ;
  wire \p_mid136_reg_908_reg[59]_i_1_n_1 ;
  wire \p_mid136_reg_908_reg[59]_i_1_n_2 ;
  wire \p_mid136_reg_908_reg[59]_i_1_n_3 ;
  wire \p_mid136_reg_908_reg[61]_i_2_n_3 ;
  wire \p_tmp_reg[16]__0_n_0 ;
  wire p_tmp_reg_0;
  wire [61:0]p_tmp_reg__0_0;
  wire p_tmp_reg__0_1;
  wire p_tmp_reg__0_n_100;
  wire p_tmp_reg__0_n_101;
  wire p_tmp_reg__0_n_102;
  wire p_tmp_reg__0_n_103;
  wire p_tmp_reg__0_n_104;
  wire p_tmp_reg__0_n_105;
  wire p_tmp_reg__0_n_58;
  wire p_tmp_reg__0_n_59;
  wire p_tmp_reg__0_n_60;
  wire p_tmp_reg__0_n_61;
  wire p_tmp_reg__0_n_62;
  wire p_tmp_reg__0_n_63;
  wire p_tmp_reg__0_n_64;
  wire p_tmp_reg__0_n_65;
  wire p_tmp_reg__0_n_66;
  wire p_tmp_reg__0_n_67;
  wire p_tmp_reg__0_n_68;
  wire p_tmp_reg__0_n_69;
  wire p_tmp_reg__0_n_70;
  wire p_tmp_reg__0_n_71;
  wire p_tmp_reg__0_n_72;
  wire p_tmp_reg__0_n_73;
  wire p_tmp_reg__0_n_74;
  wire p_tmp_reg__0_n_75;
  wire p_tmp_reg__0_n_76;
  wire p_tmp_reg__0_n_77;
  wire p_tmp_reg__0_n_78;
  wire p_tmp_reg__0_n_79;
  wire p_tmp_reg__0_n_80;
  wire p_tmp_reg__0_n_81;
  wire p_tmp_reg__0_n_82;
  wire p_tmp_reg__0_n_83;
  wire p_tmp_reg__0_n_84;
  wire p_tmp_reg__0_n_85;
  wire p_tmp_reg__0_n_86;
  wire p_tmp_reg__0_n_87;
  wire p_tmp_reg__0_n_88;
  wire p_tmp_reg__0_n_89;
  wire p_tmp_reg__0_n_90;
  wire p_tmp_reg__0_n_91;
  wire p_tmp_reg__0_n_92;
  wire p_tmp_reg__0_n_93;
  wire p_tmp_reg__0_n_94;
  wire p_tmp_reg__0_n_95;
  wire p_tmp_reg__0_n_96;
  wire p_tmp_reg__0_n_97;
  wire p_tmp_reg__0_n_98;
  wire p_tmp_reg__0_n_99;
  wire \p_tmp_reg_n_0_[0] ;
  wire \p_tmp_reg_n_0_[10] ;
  wire \p_tmp_reg_n_0_[11] ;
  wire \p_tmp_reg_n_0_[12] ;
  wire \p_tmp_reg_n_0_[13] ;
  wire \p_tmp_reg_n_0_[14] ;
  wire \p_tmp_reg_n_0_[15] ;
  wire \p_tmp_reg_n_0_[16] ;
  wire \p_tmp_reg_n_0_[1] ;
  wire \p_tmp_reg_n_0_[2] ;
  wire \p_tmp_reg_n_0_[3] ;
  wire \p_tmp_reg_n_0_[4] ;
  wire \p_tmp_reg_n_0_[5] ;
  wire \p_tmp_reg_n_0_[6] ;
  wire \p_tmp_reg_n_0_[7] ;
  wire \p_tmp_reg_n_0_[8] ;
  wire \p_tmp_reg_n_0_[9] ;
  wire p_tmp_reg_n_100;
  wire p_tmp_reg_n_101;
  wire p_tmp_reg_n_102;
  wire p_tmp_reg_n_103;
  wire p_tmp_reg_n_104;
  wire p_tmp_reg_n_105;
  wire p_tmp_reg_n_58;
  wire p_tmp_reg_n_59;
  wire p_tmp_reg_n_60;
  wire p_tmp_reg_n_61;
  wire p_tmp_reg_n_62;
  wire p_tmp_reg_n_63;
  wire p_tmp_reg_n_64;
  wire p_tmp_reg_n_65;
  wire p_tmp_reg_n_66;
  wire p_tmp_reg_n_67;
  wire p_tmp_reg_n_68;
  wire p_tmp_reg_n_69;
  wire p_tmp_reg_n_70;
  wire p_tmp_reg_n_71;
  wire p_tmp_reg_n_72;
  wire p_tmp_reg_n_73;
  wire p_tmp_reg_n_74;
  wire p_tmp_reg_n_75;
  wire p_tmp_reg_n_76;
  wire p_tmp_reg_n_77;
  wire p_tmp_reg_n_78;
  wire p_tmp_reg_n_79;
  wire p_tmp_reg_n_80;
  wire p_tmp_reg_n_81;
  wire p_tmp_reg_n_82;
  wire p_tmp_reg_n_83;
  wire p_tmp_reg_n_84;
  wire p_tmp_reg_n_85;
  wire p_tmp_reg_n_86;
  wire p_tmp_reg_n_87;
  wire p_tmp_reg_n_88;
  wire p_tmp_reg_n_89;
  wire p_tmp_reg_n_90;
  wire p_tmp_reg_n_91;
  wire p_tmp_reg_n_92;
  wire p_tmp_reg_n_93;
  wire p_tmp_reg_n_94;
  wire p_tmp_reg_n_95;
  wire p_tmp_reg_n_96;
  wire p_tmp_reg_n_97;
  wire p_tmp_reg_n_98;
  wire p_tmp_reg_n_99;
  wire tmp_product__0_i_1_n_0;
  wire tmp_product__0_i_1_n_1;
  wire tmp_product__0_i_1_n_2;
  wire tmp_product__0_i_1_n_3;
  wire tmp_product__0_i_2_n_0;
  wire tmp_product__0_i_2_n_1;
  wire tmp_product__0_i_2_n_2;
  wire tmp_product__0_i_2_n_3;
  wire tmp_product__0_i_3_n_0;
  wire tmp_product__0_i_3_n_1;
  wire tmp_product__0_i_3_n_2;
  wire tmp_product__0_i_3_n_3;
  wire tmp_product__0_i_4_n_0;
  wire tmp_product__0_i_4_n_1;
  wire tmp_product__0_i_4_n_2;
  wire tmp_product__0_i_4_n_3;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_i_1_n_2;
  wire tmp_product_i_1_n_3;
  wire tmp_product_i_2_n_0;
  wire tmp_product_i_2_n_1;
  wire tmp_product_i_2_n_2;
  wire tmp_product_i_2_n_3;
  wire tmp_product_i_3_n_0;
  wire tmp_product_i_3_n_1;
  wire tmp_product_i_3_n_2;
  wire tmp_product_i_3_n_3;
  wire tmp_product_i_4_n_0;
  wire tmp_product_i_4_n_1;
  wire tmp_product_i_4_n_2;
  wire tmp_product_i_4_n_3;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:1]\NLW_p_mid136_reg_908_reg[61]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_mid136_reg_908_reg[61]_i_2_O_UNCONNECTED ;
  wire NLW_p_tmp_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_tmp_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_tmp_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_tmp_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_tmp_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_tmp_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_tmp_reg_PCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_p_tmp_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_tmp_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_tmp_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_tmp_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_tmp_reg__0_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [3:2]NLW_tmp_product_i_1_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_product_i_1_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[19]_i_2 
       (.I0(p_tmp_reg__0_n_103),
        .I1(\p_tmp_reg_n_0_[2] ),
        .O(\p_mid136_reg_908[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[19]_i_3 
       (.I0(p_tmp_reg__0_n_104),
        .I1(\p_tmp_reg_n_0_[1] ),
        .O(\p_mid136_reg_908[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[19]_i_4 
       (.I0(p_tmp_reg__0_n_105),
        .I1(\p_tmp_reg_n_0_[0] ),
        .O(\p_mid136_reg_908[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[23]_i_2 
       (.I0(p_tmp_reg__0_n_99),
        .I1(\p_tmp_reg_n_0_[6] ),
        .O(\p_mid136_reg_908[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[23]_i_3 
       (.I0(p_tmp_reg__0_n_100),
        .I1(\p_tmp_reg_n_0_[5] ),
        .O(\p_mid136_reg_908[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[23]_i_4 
       (.I0(p_tmp_reg__0_n_101),
        .I1(\p_tmp_reg_n_0_[4] ),
        .O(\p_mid136_reg_908[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[23]_i_5 
       (.I0(p_tmp_reg__0_n_102),
        .I1(\p_tmp_reg_n_0_[3] ),
        .O(\p_mid136_reg_908[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[27]_i_2 
       (.I0(p_tmp_reg__0_n_95),
        .I1(\p_tmp_reg_n_0_[10] ),
        .O(\p_mid136_reg_908[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[27]_i_3 
       (.I0(p_tmp_reg__0_n_96),
        .I1(\p_tmp_reg_n_0_[9] ),
        .O(\p_mid136_reg_908[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[27]_i_4 
       (.I0(p_tmp_reg__0_n_97),
        .I1(\p_tmp_reg_n_0_[8] ),
        .O(\p_mid136_reg_908[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[27]_i_5 
       (.I0(p_tmp_reg__0_n_98),
        .I1(\p_tmp_reg_n_0_[7] ),
        .O(\p_mid136_reg_908[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[31]_i_2 
       (.I0(p_tmp_reg__0_n_91),
        .I1(\p_tmp_reg_n_0_[14] ),
        .O(\p_mid136_reg_908[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[31]_i_3 
       (.I0(p_tmp_reg__0_n_92),
        .I1(\p_tmp_reg_n_0_[13] ),
        .O(\p_mid136_reg_908[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[31]_i_4 
       (.I0(p_tmp_reg__0_n_93),
        .I1(\p_tmp_reg_n_0_[12] ),
        .O(\p_mid136_reg_908[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[31]_i_5 
       (.I0(p_tmp_reg__0_n_94),
        .I1(\p_tmp_reg_n_0_[11] ),
        .O(\p_mid136_reg_908[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[35]_i_2 
       (.I0(p_tmp_reg__0_n_87),
        .I1(p_tmp_reg_n_104),
        .O(\p_mid136_reg_908[35]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[35]_i_3 
       (.I0(p_tmp_reg__0_n_88),
        .I1(p_tmp_reg_n_105),
        .O(\p_mid136_reg_908[35]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[35]_i_4 
       (.I0(p_tmp_reg__0_n_89),
        .I1(\p_tmp_reg_n_0_[16] ),
        .O(\p_mid136_reg_908[35]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[35]_i_5 
       (.I0(p_tmp_reg__0_n_90),
        .I1(\p_tmp_reg_n_0_[15] ),
        .O(\p_mid136_reg_908[35]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[39]_i_2 
       (.I0(p_tmp_reg__0_n_83),
        .I1(p_tmp_reg_n_100),
        .O(\p_mid136_reg_908[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[39]_i_3 
       (.I0(p_tmp_reg__0_n_84),
        .I1(p_tmp_reg_n_101),
        .O(\p_mid136_reg_908[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[39]_i_4 
       (.I0(p_tmp_reg__0_n_85),
        .I1(p_tmp_reg_n_102),
        .O(\p_mid136_reg_908[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[39]_i_5 
       (.I0(p_tmp_reg__0_n_86),
        .I1(p_tmp_reg_n_103),
        .O(\p_mid136_reg_908[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[43]_i_2 
       (.I0(p_tmp_reg__0_n_79),
        .I1(p_tmp_reg_n_96),
        .O(\p_mid136_reg_908[43]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[43]_i_3 
       (.I0(p_tmp_reg__0_n_80),
        .I1(p_tmp_reg_n_97),
        .O(\p_mid136_reg_908[43]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[43]_i_4 
       (.I0(p_tmp_reg__0_n_81),
        .I1(p_tmp_reg_n_98),
        .O(\p_mid136_reg_908[43]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[43]_i_5 
       (.I0(p_tmp_reg__0_n_82),
        .I1(p_tmp_reg_n_99),
        .O(\p_mid136_reg_908[43]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[47]_i_2 
       (.I0(p_tmp_reg__0_n_75),
        .I1(p_tmp_reg_n_92),
        .O(\p_mid136_reg_908[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[47]_i_3 
       (.I0(p_tmp_reg__0_n_76),
        .I1(p_tmp_reg_n_93),
        .O(\p_mid136_reg_908[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[47]_i_4 
       (.I0(p_tmp_reg__0_n_77),
        .I1(p_tmp_reg_n_94),
        .O(\p_mid136_reg_908[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[47]_i_5 
       (.I0(p_tmp_reg__0_n_78),
        .I1(p_tmp_reg_n_95),
        .O(\p_mid136_reg_908[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[51]_i_2 
       (.I0(p_tmp_reg__0_n_71),
        .I1(p_tmp_reg_n_88),
        .O(\p_mid136_reg_908[51]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[51]_i_3 
       (.I0(p_tmp_reg__0_n_72),
        .I1(p_tmp_reg_n_89),
        .O(\p_mid136_reg_908[51]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[51]_i_4 
       (.I0(p_tmp_reg__0_n_73),
        .I1(p_tmp_reg_n_90),
        .O(\p_mid136_reg_908[51]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[51]_i_5 
       (.I0(p_tmp_reg__0_n_74),
        .I1(p_tmp_reg_n_91),
        .O(\p_mid136_reg_908[51]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[55]_i_2 
       (.I0(p_tmp_reg__0_n_67),
        .I1(p_tmp_reg_n_84),
        .O(\p_mid136_reg_908[55]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[55]_i_3 
       (.I0(p_tmp_reg__0_n_68),
        .I1(p_tmp_reg_n_85),
        .O(\p_mid136_reg_908[55]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[55]_i_4 
       (.I0(p_tmp_reg__0_n_69),
        .I1(p_tmp_reg_n_86),
        .O(\p_mid136_reg_908[55]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[55]_i_5 
       (.I0(p_tmp_reg__0_n_70),
        .I1(p_tmp_reg_n_87),
        .O(\p_mid136_reg_908[55]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[59]_i_2 
       (.I0(p_tmp_reg__0_n_63),
        .I1(p_tmp_reg_n_80),
        .O(\p_mid136_reg_908[59]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[59]_i_3 
       (.I0(p_tmp_reg__0_n_64),
        .I1(p_tmp_reg_n_81),
        .O(\p_mid136_reg_908[59]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[59]_i_4 
       (.I0(p_tmp_reg__0_n_65),
        .I1(p_tmp_reg_n_82),
        .O(\p_mid136_reg_908[59]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[59]_i_5 
       (.I0(p_tmp_reg__0_n_66),
        .I1(p_tmp_reg_n_83),
        .O(\p_mid136_reg_908[59]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[61]_i_3 
       (.I0(p_tmp_reg__0_n_61),
        .I1(p_tmp_reg_n_78),
        .O(\p_mid136_reg_908[61]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid136_reg_908[61]_i_4 
       (.I0(p_tmp_reg__0_n_62),
        .I1(p_tmp_reg_n_79),
        .O(\p_mid136_reg_908[61]_i_4_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid136_reg_908_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\p_mid136_reg_908_reg[19]_i_1_n_0 ,\p_mid136_reg_908_reg[19]_i_1_n_1 ,\p_mid136_reg_908_reg[19]_i_1_n_2 ,\p_mid136_reg_908_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_103,p_tmp_reg__0_n_104,p_tmp_reg__0_n_105,1'b0}),
        .O(p_tmp_reg__0_0[19:16]),
        .S({\p_mid136_reg_908[19]_i_2_n_0 ,\p_mid136_reg_908[19]_i_3_n_0 ,\p_mid136_reg_908[19]_i_4_n_0 ,\p_tmp_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid136_reg_908_reg[23]_i_1 
       (.CI(\p_mid136_reg_908_reg[19]_i_1_n_0 ),
        .CO({\p_mid136_reg_908_reg[23]_i_1_n_0 ,\p_mid136_reg_908_reg[23]_i_1_n_1 ,\p_mid136_reg_908_reg[23]_i_1_n_2 ,\p_mid136_reg_908_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_99,p_tmp_reg__0_n_100,p_tmp_reg__0_n_101,p_tmp_reg__0_n_102}),
        .O(p_tmp_reg__0_0[23:20]),
        .S({\p_mid136_reg_908[23]_i_2_n_0 ,\p_mid136_reg_908[23]_i_3_n_0 ,\p_mid136_reg_908[23]_i_4_n_0 ,\p_mid136_reg_908[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid136_reg_908_reg[27]_i_1 
       (.CI(\p_mid136_reg_908_reg[23]_i_1_n_0 ),
        .CO({\p_mid136_reg_908_reg[27]_i_1_n_0 ,\p_mid136_reg_908_reg[27]_i_1_n_1 ,\p_mid136_reg_908_reg[27]_i_1_n_2 ,\p_mid136_reg_908_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_95,p_tmp_reg__0_n_96,p_tmp_reg__0_n_97,p_tmp_reg__0_n_98}),
        .O(p_tmp_reg__0_0[27:24]),
        .S({\p_mid136_reg_908[27]_i_2_n_0 ,\p_mid136_reg_908[27]_i_3_n_0 ,\p_mid136_reg_908[27]_i_4_n_0 ,\p_mid136_reg_908[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid136_reg_908_reg[31]_i_1 
       (.CI(\p_mid136_reg_908_reg[27]_i_1_n_0 ),
        .CO({\p_mid136_reg_908_reg[31]_i_1_n_0 ,\p_mid136_reg_908_reg[31]_i_1_n_1 ,\p_mid136_reg_908_reg[31]_i_1_n_2 ,\p_mid136_reg_908_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_91,p_tmp_reg__0_n_92,p_tmp_reg__0_n_93,p_tmp_reg__0_n_94}),
        .O(p_tmp_reg__0_0[31:28]),
        .S({\p_mid136_reg_908[31]_i_2_n_0 ,\p_mid136_reg_908[31]_i_3_n_0 ,\p_mid136_reg_908[31]_i_4_n_0 ,\p_mid136_reg_908[31]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid136_reg_908_reg[35]_i_1 
       (.CI(\p_mid136_reg_908_reg[31]_i_1_n_0 ),
        .CO({\p_mid136_reg_908_reg[35]_i_1_n_0 ,\p_mid136_reg_908_reg[35]_i_1_n_1 ,\p_mid136_reg_908_reg[35]_i_1_n_2 ,\p_mid136_reg_908_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_87,p_tmp_reg__0_n_88,p_tmp_reg__0_n_89,p_tmp_reg__0_n_90}),
        .O(p_tmp_reg__0_0[35:32]),
        .S({\p_mid136_reg_908[35]_i_2_n_0 ,\p_mid136_reg_908[35]_i_3_n_0 ,\p_mid136_reg_908[35]_i_4_n_0 ,\p_mid136_reg_908[35]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid136_reg_908_reg[39]_i_1 
       (.CI(\p_mid136_reg_908_reg[35]_i_1_n_0 ),
        .CO({\p_mid136_reg_908_reg[39]_i_1_n_0 ,\p_mid136_reg_908_reg[39]_i_1_n_1 ,\p_mid136_reg_908_reg[39]_i_1_n_2 ,\p_mid136_reg_908_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_83,p_tmp_reg__0_n_84,p_tmp_reg__0_n_85,p_tmp_reg__0_n_86}),
        .O(p_tmp_reg__0_0[39:36]),
        .S({\p_mid136_reg_908[39]_i_2_n_0 ,\p_mid136_reg_908[39]_i_3_n_0 ,\p_mid136_reg_908[39]_i_4_n_0 ,\p_mid136_reg_908[39]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid136_reg_908_reg[43]_i_1 
       (.CI(\p_mid136_reg_908_reg[39]_i_1_n_0 ),
        .CO({\p_mid136_reg_908_reg[43]_i_1_n_0 ,\p_mid136_reg_908_reg[43]_i_1_n_1 ,\p_mid136_reg_908_reg[43]_i_1_n_2 ,\p_mid136_reg_908_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_79,p_tmp_reg__0_n_80,p_tmp_reg__0_n_81,p_tmp_reg__0_n_82}),
        .O(p_tmp_reg__0_0[43:40]),
        .S({\p_mid136_reg_908[43]_i_2_n_0 ,\p_mid136_reg_908[43]_i_3_n_0 ,\p_mid136_reg_908[43]_i_4_n_0 ,\p_mid136_reg_908[43]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid136_reg_908_reg[47]_i_1 
       (.CI(\p_mid136_reg_908_reg[43]_i_1_n_0 ),
        .CO({\p_mid136_reg_908_reg[47]_i_1_n_0 ,\p_mid136_reg_908_reg[47]_i_1_n_1 ,\p_mid136_reg_908_reg[47]_i_1_n_2 ,\p_mid136_reg_908_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_75,p_tmp_reg__0_n_76,p_tmp_reg__0_n_77,p_tmp_reg__0_n_78}),
        .O(p_tmp_reg__0_0[47:44]),
        .S({\p_mid136_reg_908[47]_i_2_n_0 ,\p_mid136_reg_908[47]_i_3_n_0 ,\p_mid136_reg_908[47]_i_4_n_0 ,\p_mid136_reg_908[47]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid136_reg_908_reg[51]_i_1 
       (.CI(\p_mid136_reg_908_reg[47]_i_1_n_0 ),
        .CO({\p_mid136_reg_908_reg[51]_i_1_n_0 ,\p_mid136_reg_908_reg[51]_i_1_n_1 ,\p_mid136_reg_908_reg[51]_i_1_n_2 ,\p_mid136_reg_908_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_71,p_tmp_reg__0_n_72,p_tmp_reg__0_n_73,p_tmp_reg__0_n_74}),
        .O(p_tmp_reg__0_0[51:48]),
        .S({\p_mid136_reg_908[51]_i_2_n_0 ,\p_mid136_reg_908[51]_i_3_n_0 ,\p_mid136_reg_908[51]_i_4_n_0 ,\p_mid136_reg_908[51]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid136_reg_908_reg[55]_i_1 
       (.CI(\p_mid136_reg_908_reg[51]_i_1_n_0 ),
        .CO({\p_mid136_reg_908_reg[55]_i_1_n_0 ,\p_mid136_reg_908_reg[55]_i_1_n_1 ,\p_mid136_reg_908_reg[55]_i_1_n_2 ,\p_mid136_reg_908_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_67,p_tmp_reg__0_n_68,p_tmp_reg__0_n_69,p_tmp_reg__0_n_70}),
        .O(p_tmp_reg__0_0[55:52]),
        .S({\p_mid136_reg_908[55]_i_2_n_0 ,\p_mid136_reg_908[55]_i_3_n_0 ,\p_mid136_reg_908[55]_i_4_n_0 ,\p_mid136_reg_908[55]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid136_reg_908_reg[59]_i_1 
       (.CI(\p_mid136_reg_908_reg[55]_i_1_n_0 ),
        .CO({\p_mid136_reg_908_reg[59]_i_1_n_0 ,\p_mid136_reg_908_reg[59]_i_1_n_1 ,\p_mid136_reg_908_reg[59]_i_1_n_2 ,\p_mid136_reg_908_reg[59]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_63,p_tmp_reg__0_n_64,p_tmp_reg__0_n_65,p_tmp_reg__0_n_66}),
        .O(p_tmp_reg__0_0[59:56]),
        .S({\p_mid136_reg_908[59]_i_2_n_0 ,\p_mid136_reg_908[59]_i_3_n_0 ,\p_mid136_reg_908[59]_i_4_n_0 ,\p_mid136_reg_908[59]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid136_reg_908_reg[61]_i_2 
       (.CI(\p_mid136_reg_908_reg[59]_i_1_n_0 ),
        .CO({\NLW_p_mid136_reg_908_reg[61]_i_2_CO_UNCONNECTED [3:1],\p_mid136_reg_908_reg[61]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_tmp_reg__0_n_62}),
        .O({\NLW_p_mid136_reg_908_reg[61]_i_2_O_UNCONNECTED [3:2],p_tmp_reg__0_0[61:60]}),
        .S({1'b0,1'b0,\p_mid136_reg_908[61]_i_3_n_0 ,\p_mid136_reg_908[61]_i_4_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_tmp_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\iChannel_V_fu_124_reg[31] [30:16]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_tmp_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,D[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_tmp_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_tmp_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_tmp_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_tmp_reg__0_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(cy_V_fu_1161),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_tmp_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_tmp_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_tmp_reg_OVERFLOW_UNCONNECTED),
        .P({p_tmp_reg_n_58,p_tmp_reg_n_59,p_tmp_reg_n_60,p_tmp_reg_n_61,p_tmp_reg_n_62,p_tmp_reg_n_63,p_tmp_reg_n_64,p_tmp_reg_n_65,p_tmp_reg_n_66,p_tmp_reg_n_67,p_tmp_reg_n_68,p_tmp_reg_n_69,p_tmp_reg_n_70,p_tmp_reg_n_71,p_tmp_reg_n_72,p_tmp_reg_n_73,p_tmp_reg_n_74,p_tmp_reg_n_75,p_tmp_reg_n_76,p_tmp_reg_n_77,p_tmp_reg_n_78,p_tmp_reg_n_79,p_tmp_reg_n_80,p_tmp_reg_n_81,p_tmp_reg_n_82,p_tmp_reg_n_83,p_tmp_reg_n_84,p_tmp_reg_n_85,p_tmp_reg_n_86,p_tmp_reg_n_87,p_tmp_reg_n_88,p_tmp_reg_n_89,p_tmp_reg_n_90,p_tmp_reg_n_91,p_tmp_reg_n_92,p_tmp_reg_n_93,p_tmp_reg_n_94,p_tmp_reg_n_95,p_tmp_reg_n_96,p_tmp_reg_n_97,p_tmp_reg_n_98,p_tmp_reg_n_99,p_tmp_reg_n_100,p_tmp_reg_n_101,p_tmp_reg_n_102,p_tmp_reg_n_103,p_tmp_reg_n_104,p_tmp_reg_n_105}),
        .PATTERNBDETECT(NLW_p_tmp_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_tmp_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_p_tmp_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_tmp_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_tmp_reg[0] 
       (.C(ap_clk),
        .CE(p_tmp_reg_0),
        .D(tmp_product_n_105),
        .Q(\p_tmp_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \p_tmp_reg[0]__0 
       (.C(ap_clk),
        .CE(p_tmp_reg_0),
        .D(tmp_product__0_n_105),
        .Q(p_tmp_reg__0_0[0]),
        .R(1'b0));
  FDRE \p_tmp_reg[10] 
       (.C(ap_clk),
        .CE(p_tmp_reg_0),
        .D(tmp_product_n_95),
        .Q(\p_tmp_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \p_tmp_reg[10]__0 
       (.C(ap_clk),
        .CE(p_tmp_reg_0),
        .D(tmp_product__0_n_95),
        .Q(p_tmp_reg__0_0[10]),
        .R(1'b0));
  FDRE \p_tmp_reg[11] 
       (.C(ap_clk),
        .CE(p_tmp_reg_0),
        .D(tmp_product_n_94),
        .Q(\p_tmp_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \p_tmp_reg[11]__0 
       (.C(ap_clk),
        .CE(p_tmp_reg_0),
        .D(tmp_product__0_n_94),
        .Q(p_tmp_reg__0_0[11]),
        .R(1'b0));
  FDRE \p_tmp_reg[12] 
       (.C(ap_clk),
        .CE(p_tmp_reg_0),
        .D(tmp_product_n_93),
        .Q(\p_tmp_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \p_tmp_reg[12]__0 
       (.C(ap_clk),
        .CE(p_tmp_reg_0),
        .D(tmp_product__0_n_93),
        .Q(p_tmp_reg__0_0[12]),
        .R(1'b0));
  FDRE \p_tmp_reg[13] 
       (.C(ap_clk),
        .CE(p_tmp_reg_0),
        .D(tmp_product_n_92),
        .Q(\p_tmp_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \p_tmp_reg[13]__0 
       (.C(ap_clk),
        .CE(p_tmp_reg_0),
        .D(tmp_product__0_n_92),
        .Q(p_tmp_reg__0_0[13]),
        .R(1'b0));
  FDRE \p_tmp_reg[14] 
       (.C(ap_clk),
        .CE(p_tmp_reg_0),
        .D(tmp_product_n_91),
        .Q(\p_tmp_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \p_tmp_reg[14]__0 
       (.C(ap_clk),
        .CE(p_tmp_reg_0),
        .D(tmp_product__0_n_91),
        .Q(p_tmp_reg__0_0[14]),
        .R(1'b0));
  FDRE \p_tmp_reg[15] 
       (.C(ap_clk),
        .CE(p_tmp_reg_0),
        .D(tmp_product_n_90),
        .Q(\p_tmp_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \p_tmp_reg[15]__0 
       (.C(ap_clk),
        .CE(p_tmp_reg_0),
        .D(tmp_product__0_n_90),
        .Q(p_tmp_reg__0_0[15]),
        .R(1'b0));
  FDRE \p_tmp_reg[16] 
       (.C(ap_clk),
        .CE(p_tmp_reg_0),
        .D(tmp_product_n_89),
        .Q(\p_tmp_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \p_tmp_reg[16]__0 
       (.C(ap_clk),
        .CE(p_tmp_reg_0),
        .D(tmp_product__0_n_89),
        .Q(\p_tmp_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_tmp_reg[1] 
       (.C(ap_clk),
        .CE(p_tmp_reg_0),
        .D(tmp_product_n_104),
        .Q(\p_tmp_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \p_tmp_reg[1]__0 
       (.C(ap_clk),
        .CE(p_tmp_reg_0),
        .D(tmp_product__0_n_104),
        .Q(p_tmp_reg__0_0[1]),
        .R(1'b0));
  FDRE \p_tmp_reg[2] 
       (.C(ap_clk),
        .CE(p_tmp_reg_0),
        .D(tmp_product_n_103),
        .Q(\p_tmp_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \p_tmp_reg[2]__0 
       (.C(ap_clk),
        .CE(p_tmp_reg_0),
        .D(tmp_product__0_n_103),
        .Q(p_tmp_reg__0_0[2]),
        .R(1'b0));
  FDRE \p_tmp_reg[3] 
       (.C(ap_clk),
        .CE(p_tmp_reg_0),
        .D(tmp_product_n_102),
        .Q(\p_tmp_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \p_tmp_reg[3]__0 
       (.C(ap_clk),
        .CE(p_tmp_reg_0),
        .D(tmp_product__0_n_102),
        .Q(p_tmp_reg__0_0[3]),
        .R(1'b0));
  FDRE \p_tmp_reg[4] 
       (.C(ap_clk),
        .CE(p_tmp_reg_0),
        .D(tmp_product_n_101),
        .Q(\p_tmp_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \p_tmp_reg[4]__0 
       (.C(ap_clk),
        .CE(p_tmp_reg_0),
        .D(tmp_product__0_n_101),
        .Q(p_tmp_reg__0_0[4]),
        .R(1'b0));
  FDRE \p_tmp_reg[5] 
       (.C(ap_clk),
        .CE(p_tmp_reg_0),
        .D(tmp_product_n_100),
        .Q(\p_tmp_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \p_tmp_reg[5]__0 
       (.C(ap_clk),
        .CE(p_tmp_reg_0),
        .D(tmp_product__0_n_100),
        .Q(p_tmp_reg__0_0[5]),
        .R(1'b0));
  FDRE \p_tmp_reg[6] 
       (.C(ap_clk),
        .CE(p_tmp_reg_0),
        .D(tmp_product_n_99),
        .Q(\p_tmp_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \p_tmp_reg[6]__0 
       (.C(ap_clk),
        .CE(p_tmp_reg_0),
        .D(tmp_product__0_n_99),
        .Q(p_tmp_reg__0_0[6]),
        .R(1'b0));
  FDRE \p_tmp_reg[7] 
       (.C(ap_clk),
        .CE(p_tmp_reg_0),
        .D(tmp_product_n_98),
        .Q(\p_tmp_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \p_tmp_reg[7]__0 
       (.C(ap_clk),
        .CE(p_tmp_reg_0),
        .D(tmp_product__0_n_98),
        .Q(p_tmp_reg__0_0[7]),
        .R(1'b0));
  FDRE \p_tmp_reg[8] 
       (.C(ap_clk),
        .CE(p_tmp_reg_0),
        .D(tmp_product_n_97),
        .Q(\p_tmp_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \p_tmp_reg[8]__0 
       (.C(ap_clk),
        .CE(p_tmp_reg_0),
        .D(tmp_product__0_n_97),
        .Q(p_tmp_reg__0_0[8]),
        .R(1'b0));
  FDRE \p_tmp_reg[9] 
       (.C(ap_clk),
        .CE(p_tmp_reg_0),
        .D(tmp_product_n_96),
        .Q(\p_tmp_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \p_tmp_reg[9]__0 
       (.C(ap_clk),
        .CE(p_tmp_reg_0),
        .D(tmp_product__0_n_96),
        .Q(p_tmp_reg__0_0[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_tmp_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\iChannel_V_fu_124_reg[31] [15:0],add_ln840_fu_352_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_tmp_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,D[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_tmp_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_tmp_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_tmp_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_tmp_reg__0_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(cy_V_fu_1161),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_tmp_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_tmp_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_tmp_reg__0_OVERFLOW_UNCONNECTED),
        .P({p_tmp_reg__0_n_58,p_tmp_reg__0_n_59,p_tmp_reg__0_n_60,p_tmp_reg__0_n_61,p_tmp_reg__0_n_62,p_tmp_reg__0_n_63,p_tmp_reg__0_n_64,p_tmp_reg__0_n_65,p_tmp_reg__0_n_66,p_tmp_reg__0_n_67,p_tmp_reg__0_n_68,p_tmp_reg__0_n_69,p_tmp_reg__0_n_70,p_tmp_reg__0_n_71,p_tmp_reg__0_n_72,p_tmp_reg__0_n_73,p_tmp_reg__0_n_74,p_tmp_reg__0_n_75,p_tmp_reg__0_n_76,p_tmp_reg__0_n_77,p_tmp_reg__0_n_78,p_tmp_reg__0_n_79,p_tmp_reg__0_n_80,p_tmp_reg__0_n_81,p_tmp_reg__0_n_82,p_tmp_reg__0_n_83,p_tmp_reg__0_n_84,p_tmp_reg__0_n_85,p_tmp_reg__0_n_86,p_tmp_reg__0_n_87,p_tmp_reg__0_n_88,p_tmp_reg__0_n_89,p_tmp_reg__0_n_90,p_tmp_reg__0_n_91,p_tmp_reg__0_n_92,p_tmp_reg__0_n_93,p_tmp_reg__0_n_94,p_tmp_reg__0_n_95,p_tmp_reg__0_n_96,p_tmp_reg__0_n_97,p_tmp_reg__0_n_98,p_tmp_reg__0_n_99,p_tmp_reg__0_n_100,p_tmp_reg__0_n_101,p_tmp_reg__0_n_102,p_tmp_reg__0_n_103,p_tmp_reg__0_n_104,p_tmp_reg__0_n_105}),
        .PATTERNBDETECT(NLW_p_tmp_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_tmp_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_tmp_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_tmp_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\iChannel_V_fu_124_reg[31] [30:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(cy_V_fu_1161),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_tmp_reg__0_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\iChannel_V_fu_124_reg[31] [15:0],add_ln840_fu_352_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,D[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_tmp_reg__0_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(cy_V_fu_1161),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__0_i_1
       (.CI(tmp_product__0_i_2_n_0),
        .CO({tmp_product__0_i_1_n_0,tmp_product__0_i_1_n_1,tmp_product__0_i_1_n_2,tmp_product__0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\iChannel_V_fu_124_reg[31] [15:12]),
        .S(out[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__0_i_2
       (.CI(tmp_product__0_i_3_n_0),
        .CO({tmp_product__0_i_2_n_0,tmp_product__0_i_2_n_1,tmp_product__0_i_2_n_2,tmp_product__0_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\iChannel_V_fu_124_reg[31] [11:8]),
        .S(out[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__0_i_3
       (.CI(tmp_product__0_i_4_n_0),
        .CO({tmp_product__0_i_3_n_0,tmp_product__0_i_3_n_1,tmp_product__0_i_3_n_2,tmp_product__0_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\iChannel_V_fu_124_reg[31] [7:4]),
        .S(out[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__0_i_4
       (.CI(1'b0),
        .CO({tmp_product__0_i_4_n_0,tmp_product__0_i_4_n_1,tmp_product__0_i_4_n_2,tmp_product__0_i_4_n_3}),
        .CYINIT(out[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\iChannel_V_fu_124_reg[31] [3:0]),
        .S(out[4:1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__0_i_5
       (.I0(out[0]),
        .O(add_ln840_fu_352_p2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_1
       (.CI(tmp_product_i_2_n_0),
        .CO({NLW_tmp_product_i_1_CO_UNCONNECTED[3:2],tmp_product_i_1_n_2,tmp_product_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product_i_1_O_UNCONNECTED[3],\iChannel_V_fu_124_reg[31] [30:28]}),
        .S({1'b0,out[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_2
       (.CI(tmp_product_i_3_n_0),
        .CO({tmp_product_i_2_n_0,tmp_product_i_2_n_1,tmp_product_i_2_n_2,tmp_product_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\iChannel_V_fu_124_reg[31] [27:24]),
        .S(out[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_3
       (.CI(tmp_product_i_4_n_0),
        .CO({tmp_product_i_3_n_0,tmp_product_i_3_n_1,tmp_product_i_3_n_2,tmp_product_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\iChannel_V_fu_124_reg[31] [23:20]),
        .S(out[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_4
       (.CI(tmp_product__0_i_1_n_0),
        .CO({tmp_product_i_4_n_0,tmp_product_i_4_n_1,tmp_product_i_4_n_2,tmp_product_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\iChannel_V_fu_124_reg[31] [19:16]),
        .S(out[20:17]));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_mul_32ns_32ns_62_2_1" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_mul_32ns_32ns_62_2_1_2
   (D,
    \cy_V_fu_116_reg[0] ,
    p_tmp_reg__0_0,
    Q,
    cy_V_fu_1161,
    p_tmp_reg__0_1,
    ap_clk,
    p_tmp_reg__0_2,
    p_tmp_reg__0_3,
    CO,
    tmp_product_0);
  output [31:0]D;
  output [0:0]\cy_V_fu_116_reg[0] ;
  output [61:0]p_tmp_reg__0_0;
  input [0:0]Q;
  input cy_V_fu_1161;
  input p_tmp_reg__0_1;
  input ap_clk;
  input [31:0]p_tmp_reg__0_2;
  input p_tmp_reg__0_3;
  input [0:0]CO;
  input [31:0]tmp_product_0;

  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]Q;
  wire \add_ln840_1_reg_869_reg[12]_i_1_n_0 ;
  wire \add_ln840_1_reg_869_reg[12]_i_1_n_1 ;
  wire \add_ln840_1_reg_869_reg[12]_i_1_n_2 ;
  wire \add_ln840_1_reg_869_reg[12]_i_1_n_3 ;
  wire \add_ln840_1_reg_869_reg[16]_i_1_n_0 ;
  wire \add_ln840_1_reg_869_reg[16]_i_1_n_1 ;
  wire \add_ln840_1_reg_869_reg[16]_i_1_n_2 ;
  wire \add_ln840_1_reg_869_reg[16]_i_1_n_3 ;
  wire \add_ln840_1_reg_869_reg[20]_i_1_n_0 ;
  wire \add_ln840_1_reg_869_reg[20]_i_1_n_1 ;
  wire \add_ln840_1_reg_869_reg[20]_i_1_n_2 ;
  wire \add_ln840_1_reg_869_reg[20]_i_1_n_3 ;
  wire \add_ln840_1_reg_869_reg[24]_i_1_n_0 ;
  wire \add_ln840_1_reg_869_reg[24]_i_1_n_1 ;
  wire \add_ln840_1_reg_869_reg[24]_i_1_n_2 ;
  wire \add_ln840_1_reg_869_reg[24]_i_1_n_3 ;
  wire \add_ln840_1_reg_869_reg[28]_i_1_n_0 ;
  wire \add_ln840_1_reg_869_reg[28]_i_1_n_1 ;
  wire \add_ln840_1_reg_869_reg[28]_i_1_n_2 ;
  wire \add_ln840_1_reg_869_reg[28]_i_1_n_3 ;
  wire \add_ln840_1_reg_869_reg[31]_i_1_n_2 ;
  wire \add_ln840_1_reg_869_reg[31]_i_1_n_3 ;
  wire \add_ln840_1_reg_869_reg[4]_i_1_n_0 ;
  wire \add_ln840_1_reg_869_reg[4]_i_1_n_1 ;
  wire \add_ln840_1_reg_869_reg[4]_i_1_n_2 ;
  wire \add_ln840_1_reg_869_reg[4]_i_1_n_3 ;
  wire \add_ln840_1_reg_869_reg[8]_i_1_n_0 ;
  wire \add_ln840_1_reg_869_reg[8]_i_1_n_1 ;
  wire \add_ln840_1_reg_869_reg[8]_i_1_n_2 ;
  wire \add_ln840_1_reg_869_reg[8]_i_1_n_3 ;
  wire ap_clk;
  wire cy_V_fu_1161;
  wire [0:0]\cy_V_fu_116_reg[0] ;
  wire \p_mid115_reg_919[19]_i_2_n_0 ;
  wire \p_mid115_reg_919[19]_i_3_n_0 ;
  wire \p_mid115_reg_919[19]_i_4_n_0 ;
  wire \p_mid115_reg_919[23]_i_2_n_0 ;
  wire \p_mid115_reg_919[23]_i_3_n_0 ;
  wire \p_mid115_reg_919[23]_i_4_n_0 ;
  wire \p_mid115_reg_919[23]_i_5_n_0 ;
  wire \p_mid115_reg_919[27]_i_2_n_0 ;
  wire \p_mid115_reg_919[27]_i_3_n_0 ;
  wire \p_mid115_reg_919[27]_i_4_n_0 ;
  wire \p_mid115_reg_919[27]_i_5_n_0 ;
  wire \p_mid115_reg_919[31]_i_2_n_0 ;
  wire \p_mid115_reg_919[31]_i_3_n_0 ;
  wire \p_mid115_reg_919[31]_i_4_n_0 ;
  wire \p_mid115_reg_919[31]_i_5_n_0 ;
  wire \p_mid115_reg_919[35]_i_2_n_0 ;
  wire \p_mid115_reg_919[35]_i_3_n_0 ;
  wire \p_mid115_reg_919[35]_i_4_n_0 ;
  wire \p_mid115_reg_919[35]_i_5_n_0 ;
  wire \p_mid115_reg_919[39]_i_2_n_0 ;
  wire \p_mid115_reg_919[39]_i_3_n_0 ;
  wire \p_mid115_reg_919[39]_i_4_n_0 ;
  wire \p_mid115_reg_919[39]_i_5_n_0 ;
  wire \p_mid115_reg_919[43]_i_2_n_0 ;
  wire \p_mid115_reg_919[43]_i_3_n_0 ;
  wire \p_mid115_reg_919[43]_i_4_n_0 ;
  wire \p_mid115_reg_919[43]_i_5_n_0 ;
  wire \p_mid115_reg_919[47]_i_2_n_0 ;
  wire \p_mid115_reg_919[47]_i_3_n_0 ;
  wire \p_mid115_reg_919[47]_i_4_n_0 ;
  wire \p_mid115_reg_919[47]_i_5_n_0 ;
  wire \p_mid115_reg_919[51]_i_2_n_0 ;
  wire \p_mid115_reg_919[51]_i_3_n_0 ;
  wire \p_mid115_reg_919[51]_i_4_n_0 ;
  wire \p_mid115_reg_919[51]_i_5_n_0 ;
  wire \p_mid115_reg_919[55]_i_2_n_0 ;
  wire \p_mid115_reg_919[55]_i_3_n_0 ;
  wire \p_mid115_reg_919[55]_i_4_n_0 ;
  wire \p_mid115_reg_919[55]_i_5_n_0 ;
  wire \p_mid115_reg_919[59]_i_2_n_0 ;
  wire \p_mid115_reg_919[59]_i_3_n_0 ;
  wire \p_mid115_reg_919[59]_i_4_n_0 ;
  wire \p_mid115_reg_919[59]_i_5_n_0 ;
  wire \p_mid115_reg_919[61]_i_2_n_0 ;
  wire \p_mid115_reg_919[61]_i_3_n_0 ;
  wire \p_mid115_reg_919_reg[19]_i_1_n_0 ;
  wire \p_mid115_reg_919_reg[19]_i_1_n_1 ;
  wire \p_mid115_reg_919_reg[19]_i_1_n_2 ;
  wire \p_mid115_reg_919_reg[19]_i_1_n_3 ;
  wire \p_mid115_reg_919_reg[23]_i_1_n_0 ;
  wire \p_mid115_reg_919_reg[23]_i_1_n_1 ;
  wire \p_mid115_reg_919_reg[23]_i_1_n_2 ;
  wire \p_mid115_reg_919_reg[23]_i_1_n_3 ;
  wire \p_mid115_reg_919_reg[27]_i_1_n_0 ;
  wire \p_mid115_reg_919_reg[27]_i_1_n_1 ;
  wire \p_mid115_reg_919_reg[27]_i_1_n_2 ;
  wire \p_mid115_reg_919_reg[27]_i_1_n_3 ;
  wire \p_mid115_reg_919_reg[31]_i_1_n_0 ;
  wire \p_mid115_reg_919_reg[31]_i_1_n_1 ;
  wire \p_mid115_reg_919_reg[31]_i_1_n_2 ;
  wire \p_mid115_reg_919_reg[31]_i_1_n_3 ;
  wire \p_mid115_reg_919_reg[35]_i_1_n_0 ;
  wire \p_mid115_reg_919_reg[35]_i_1_n_1 ;
  wire \p_mid115_reg_919_reg[35]_i_1_n_2 ;
  wire \p_mid115_reg_919_reg[35]_i_1_n_3 ;
  wire \p_mid115_reg_919_reg[39]_i_1_n_0 ;
  wire \p_mid115_reg_919_reg[39]_i_1_n_1 ;
  wire \p_mid115_reg_919_reg[39]_i_1_n_2 ;
  wire \p_mid115_reg_919_reg[39]_i_1_n_3 ;
  wire \p_mid115_reg_919_reg[43]_i_1_n_0 ;
  wire \p_mid115_reg_919_reg[43]_i_1_n_1 ;
  wire \p_mid115_reg_919_reg[43]_i_1_n_2 ;
  wire \p_mid115_reg_919_reg[43]_i_1_n_3 ;
  wire \p_mid115_reg_919_reg[47]_i_1_n_0 ;
  wire \p_mid115_reg_919_reg[47]_i_1_n_1 ;
  wire \p_mid115_reg_919_reg[47]_i_1_n_2 ;
  wire \p_mid115_reg_919_reg[47]_i_1_n_3 ;
  wire \p_mid115_reg_919_reg[51]_i_1_n_0 ;
  wire \p_mid115_reg_919_reg[51]_i_1_n_1 ;
  wire \p_mid115_reg_919_reg[51]_i_1_n_2 ;
  wire \p_mid115_reg_919_reg[51]_i_1_n_3 ;
  wire \p_mid115_reg_919_reg[55]_i_1_n_0 ;
  wire \p_mid115_reg_919_reg[55]_i_1_n_1 ;
  wire \p_mid115_reg_919_reg[55]_i_1_n_2 ;
  wire \p_mid115_reg_919_reg[55]_i_1_n_3 ;
  wire \p_mid115_reg_919_reg[59]_i_1_n_0 ;
  wire \p_mid115_reg_919_reg[59]_i_1_n_1 ;
  wire \p_mid115_reg_919_reg[59]_i_1_n_2 ;
  wire \p_mid115_reg_919_reg[59]_i_1_n_3 ;
  wire \p_mid115_reg_919_reg[61]_i_1_n_3 ;
  wire \p_tmp_reg[16]__0_n_0 ;
  wire [61:0]p_tmp_reg__0_0;
  wire p_tmp_reg__0_1;
  wire [31:0]p_tmp_reg__0_2;
  wire p_tmp_reg__0_3;
  wire p_tmp_reg__0_n_100;
  wire p_tmp_reg__0_n_101;
  wire p_tmp_reg__0_n_102;
  wire p_tmp_reg__0_n_103;
  wire p_tmp_reg__0_n_104;
  wire p_tmp_reg__0_n_105;
  wire p_tmp_reg__0_n_58;
  wire p_tmp_reg__0_n_59;
  wire p_tmp_reg__0_n_60;
  wire p_tmp_reg__0_n_61;
  wire p_tmp_reg__0_n_62;
  wire p_tmp_reg__0_n_63;
  wire p_tmp_reg__0_n_64;
  wire p_tmp_reg__0_n_65;
  wire p_tmp_reg__0_n_66;
  wire p_tmp_reg__0_n_67;
  wire p_tmp_reg__0_n_68;
  wire p_tmp_reg__0_n_69;
  wire p_tmp_reg__0_n_70;
  wire p_tmp_reg__0_n_71;
  wire p_tmp_reg__0_n_72;
  wire p_tmp_reg__0_n_73;
  wire p_tmp_reg__0_n_74;
  wire p_tmp_reg__0_n_75;
  wire p_tmp_reg__0_n_76;
  wire p_tmp_reg__0_n_77;
  wire p_tmp_reg__0_n_78;
  wire p_tmp_reg__0_n_79;
  wire p_tmp_reg__0_n_80;
  wire p_tmp_reg__0_n_81;
  wire p_tmp_reg__0_n_82;
  wire p_tmp_reg__0_n_83;
  wire p_tmp_reg__0_n_84;
  wire p_tmp_reg__0_n_85;
  wire p_tmp_reg__0_n_86;
  wire p_tmp_reg__0_n_87;
  wire p_tmp_reg__0_n_88;
  wire p_tmp_reg__0_n_89;
  wire p_tmp_reg__0_n_90;
  wire p_tmp_reg__0_n_91;
  wire p_tmp_reg__0_n_92;
  wire p_tmp_reg__0_n_93;
  wire p_tmp_reg__0_n_94;
  wire p_tmp_reg__0_n_95;
  wire p_tmp_reg__0_n_96;
  wire p_tmp_reg__0_n_97;
  wire p_tmp_reg__0_n_98;
  wire p_tmp_reg__0_n_99;
  wire \p_tmp_reg_n_0_[0] ;
  wire \p_tmp_reg_n_0_[10] ;
  wire \p_tmp_reg_n_0_[11] ;
  wire \p_tmp_reg_n_0_[12] ;
  wire \p_tmp_reg_n_0_[13] ;
  wire \p_tmp_reg_n_0_[14] ;
  wire \p_tmp_reg_n_0_[15] ;
  wire \p_tmp_reg_n_0_[16] ;
  wire \p_tmp_reg_n_0_[1] ;
  wire \p_tmp_reg_n_0_[2] ;
  wire \p_tmp_reg_n_0_[3] ;
  wire \p_tmp_reg_n_0_[4] ;
  wire \p_tmp_reg_n_0_[5] ;
  wire \p_tmp_reg_n_0_[6] ;
  wire \p_tmp_reg_n_0_[7] ;
  wire \p_tmp_reg_n_0_[8] ;
  wire \p_tmp_reg_n_0_[9] ;
  wire p_tmp_reg_n_100;
  wire p_tmp_reg_n_101;
  wire p_tmp_reg_n_102;
  wire p_tmp_reg_n_103;
  wire p_tmp_reg_n_104;
  wire p_tmp_reg_n_105;
  wire p_tmp_reg_n_58;
  wire p_tmp_reg_n_59;
  wire p_tmp_reg_n_60;
  wire p_tmp_reg_n_61;
  wire p_tmp_reg_n_62;
  wire p_tmp_reg_n_63;
  wire p_tmp_reg_n_64;
  wire p_tmp_reg_n_65;
  wire p_tmp_reg_n_66;
  wire p_tmp_reg_n_67;
  wire p_tmp_reg_n_68;
  wire p_tmp_reg_n_69;
  wire p_tmp_reg_n_70;
  wire p_tmp_reg_n_71;
  wire p_tmp_reg_n_72;
  wire p_tmp_reg_n_73;
  wire p_tmp_reg_n_74;
  wire p_tmp_reg_n_75;
  wire p_tmp_reg_n_76;
  wire p_tmp_reg_n_77;
  wire p_tmp_reg_n_78;
  wire p_tmp_reg_n_79;
  wire p_tmp_reg_n_80;
  wire p_tmp_reg_n_81;
  wire p_tmp_reg_n_82;
  wire p_tmp_reg_n_83;
  wire p_tmp_reg_n_84;
  wire p_tmp_reg_n_85;
  wire p_tmp_reg_n_86;
  wire p_tmp_reg_n_87;
  wire p_tmp_reg_n_88;
  wire p_tmp_reg_n_89;
  wire p_tmp_reg_n_90;
  wire p_tmp_reg_n_91;
  wire p_tmp_reg_n_92;
  wire p_tmp_reg_n_93;
  wire p_tmp_reg_n_94;
  wire p_tmp_reg_n_95;
  wire p_tmp_reg_n_96;
  wire p_tmp_reg_n_97;
  wire p_tmp_reg_n_98;
  wire p_tmp_reg_n_99;
  wire [31:1]select_ln1027_fu_344_p3;
  wire [31:0]tmp_product_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:2]\NLW_add_ln840_1_reg_869_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln840_1_reg_869_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_p_mid115_reg_919_reg[61]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_mid115_reg_919_reg[61]_i_1_O_UNCONNECTED ;
  wire NLW_p_tmp_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_tmp_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_tmp_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_tmp_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_tmp_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_tmp_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_tmp_reg_PCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_p_tmp_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_tmp_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_tmp_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_tmp_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_tmp_reg__0_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'hB)) 
    \add_ln840_1_reg_869[0]_i_1 
       (.I0(CO),
        .I1(tmp_product_0[0]),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln840_1_reg_869[12]_i_2 
       (.I0(tmp_product_0[12]),
        .I1(CO),
        .O(select_ln1027_fu_344_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln840_1_reg_869[12]_i_3 
       (.I0(tmp_product_0[11]),
        .I1(CO),
        .O(select_ln1027_fu_344_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln840_1_reg_869[12]_i_4 
       (.I0(tmp_product_0[10]),
        .I1(CO),
        .O(select_ln1027_fu_344_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln840_1_reg_869[12]_i_5 
       (.I0(tmp_product_0[9]),
        .I1(CO),
        .O(select_ln1027_fu_344_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln840_1_reg_869[16]_i_2 
       (.I0(tmp_product_0[16]),
        .I1(CO),
        .O(select_ln1027_fu_344_p3[16]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln840_1_reg_869[16]_i_3 
       (.I0(tmp_product_0[15]),
        .I1(CO),
        .O(select_ln1027_fu_344_p3[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln840_1_reg_869[16]_i_4 
       (.I0(tmp_product_0[14]),
        .I1(CO),
        .O(select_ln1027_fu_344_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln840_1_reg_869[16]_i_5 
       (.I0(tmp_product_0[13]),
        .I1(CO),
        .O(select_ln1027_fu_344_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln840_1_reg_869[20]_i_2 
       (.I0(tmp_product_0[20]),
        .I1(CO),
        .O(select_ln1027_fu_344_p3[20]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln840_1_reg_869[20]_i_3 
       (.I0(tmp_product_0[19]),
        .I1(CO),
        .O(select_ln1027_fu_344_p3[19]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln840_1_reg_869[20]_i_4 
       (.I0(tmp_product_0[18]),
        .I1(CO),
        .O(select_ln1027_fu_344_p3[18]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln840_1_reg_869[20]_i_5 
       (.I0(tmp_product_0[17]),
        .I1(CO),
        .O(select_ln1027_fu_344_p3[17]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln840_1_reg_869[24]_i_2 
       (.I0(tmp_product_0[24]),
        .I1(CO),
        .O(select_ln1027_fu_344_p3[24]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln840_1_reg_869[24]_i_3 
       (.I0(tmp_product_0[23]),
        .I1(CO),
        .O(select_ln1027_fu_344_p3[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln840_1_reg_869[24]_i_4 
       (.I0(tmp_product_0[22]),
        .I1(CO),
        .O(select_ln1027_fu_344_p3[22]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln840_1_reg_869[24]_i_5 
       (.I0(tmp_product_0[21]),
        .I1(CO),
        .O(select_ln1027_fu_344_p3[21]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln840_1_reg_869[28]_i_2 
       (.I0(tmp_product_0[28]),
        .I1(CO),
        .O(select_ln1027_fu_344_p3[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln840_1_reg_869[28]_i_3 
       (.I0(tmp_product_0[27]),
        .I1(CO),
        .O(select_ln1027_fu_344_p3[27]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln840_1_reg_869[28]_i_4 
       (.I0(tmp_product_0[26]),
        .I1(CO),
        .O(select_ln1027_fu_344_p3[26]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln840_1_reg_869[28]_i_5 
       (.I0(tmp_product_0[25]),
        .I1(CO),
        .O(select_ln1027_fu_344_p3[25]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln840_1_reg_869[31]_i_2 
       (.I0(tmp_product_0[31]),
        .I1(CO),
        .O(select_ln1027_fu_344_p3[31]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln840_1_reg_869[31]_i_3 
       (.I0(tmp_product_0[30]),
        .I1(CO),
        .O(select_ln1027_fu_344_p3[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln840_1_reg_869[31]_i_4 
       (.I0(tmp_product_0[29]),
        .I1(CO),
        .O(select_ln1027_fu_344_p3[29]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln840_1_reg_869[4]_i_2 
       (.I0(tmp_product_0[4]),
        .I1(CO),
        .O(select_ln1027_fu_344_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln840_1_reg_869[4]_i_3 
       (.I0(tmp_product_0[3]),
        .I1(CO),
        .O(select_ln1027_fu_344_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln840_1_reg_869[4]_i_4 
       (.I0(tmp_product_0[2]),
        .I1(CO),
        .O(select_ln1027_fu_344_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln840_1_reg_869[4]_i_5 
       (.I0(tmp_product_0[1]),
        .I1(CO),
        .O(select_ln1027_fu_344_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln840_1_reg_869[8]_i_2 
       (.I0(tmp_product_0[8]),
        .I1(CO),
        .O(select_ln1027_fu_344_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln840_1_reg_869[8]_i_3 
       (.I0(tmp_product_0[7]),
        .I1(CO),
        .O(select_ln1027_fu_344_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln840_1_reg_869[8]_i_4 
       (.I0(tmp_product_0[6]),
        .I1(CO),
        .O(select_ln1027_fu_344_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln840_1_reg_869[8]_i_5 
       (.I0(tmp_product_0[5]),
        .I1(CO),
        .O(select_ln1027_fu_344_p3[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln840_1_reg_869_reg[12]_i_1 
       (.CI(\add_ln840_1_reg_869_reg[8]_i_1_n_0 ),
        .CO({\add_ln840_1_reg_869_reg[12]_i_1_n_0 ,\add_ln840_1_reg_869_reg[12]_i_1_n_1 ,\add_ln840_1_reg_869_reg[12]_i_1_n_2 ,\add_ln840_1_reg_869_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[12:9]),
        .S(select_ln1027_fu_344_p3[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln840_1_reg_869_reg[16]_i_1 
       (.CI(\add_ln840_1_reg_869_reg[12]_i_1_n_0 ),
        .CO({\add_ln840_1_reg_869_reg[16]_i_1_n_0 ,\add_ln840_1_reg_869_reg[16]_i_1_n_1 ,\add_ln840_1_reg_869_reg[16]_i_1_n_2 ,\add_ln840_1_reg_869_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[16:13]),
        .S(select_ln1027_fu_344_p3[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln840_1_reg_869_reg[20]_i_1 
       (.CI(\add_ln840_1_reg_869_reg[16]_i_1_n_0 ),
        .CO({\add_ln840_1_reg_869_reg[20]_i_1_n_0 ,\add_ln840_1_reg_869_reg[20]_i_1_n_1 ,\add_ln840_1_reg_869_reg[20]_i_1_n_2 ,\add_ln840_1_reg_869_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[20:17]),
        .S(select_ln1027_fu_344_p3[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln840_1_reg_869_reg[24]_i_1 
       (.CI(\add_ln840_1_reg_869_reg[20]_i_1_n_0 ),
        .CO({\add_ln840_1_reg_869_reg[24]_i_1_n_0 ,\add_ln840_1_reg_869_reg[24]_i_1_n_1 ,\add_ln840_1_reg_869_reg[24]_i_1_n_2 ,\add_ln840_1_reg_869_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[24:21]),
        .S(select_ln1027_fu_344_p3[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln840_1_reg_869_reg[28]_i_1 
       (.CI(\add_ln840_1_reg_869_reg[24]_i_1_n_0 ),
        .CO({\add_ln840_1_reg_869_reg[28]_i_1_n_0 ,\add_ln840_1_reg_869_reg[28]_i_1_n_1 ,\add_ln840_1_reg_869_reg[28]_i_1_n_2 ,\add_ln840_1_reg_869_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[28:25]),
        .S(select_ln1027_fu_344_p3[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln840_1_reg_869_reg[31]_i_1 
       (.CI(\add_ln840_1_reg_869_reg[28]_i_1_n_0 ),
        .CO({\NLW_add_ln840_1_reg_869_reg[31]_i_1_CO_UNCONNECTED [3:2],\add_ln840_1_reg_869_reg[31]_i_1_n_2 ,\add_ln840_1_reg_869_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln840_1_reg_869_reg[31]_i_1_O_UNCONNECTED [3],D[31:29]}),
        .S({1'b0,select_ln1027_fu_344_p3[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln840_1_reg_869_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln840_1_reg_869_reg[4]_i_1_n_0 ,\add_ln840_1_reg_869_reg[4]_i_1_n_1 ,\add_ln840_1_reg_869_reg[4]_i_1_n_2 ,\add_ln840_1_reg_869_reg[4]_i_1_n_3 }),
        .CYINIT(\cy_V_fu_116_reg[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[4:1]),
        .S(select_ln1027_fu_344_p3[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln840_1_reg_869_reg[8]_i_1 
       (.CI(\add_ln840_1_reg_869_reg[4]_i_1_n_0 ),
        .CO({\add_ln840_1_reg_869_reg[8]_i_1_n_0 ,\add_ln840_1_reg_869_reg[8]_i_1_n_1 ,\add_ln840_1_reg_869_reg[8]_i_1_n_2 ,\add_ln840_1_reg_869_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[8:5]),
        .S(select_ln1027_fu_344_p3[8:5]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[19]_i_2 
       (.I0(p_tmp_reg__0_n_103),
        .I1(\p_tmp_reg_n_0_[2] ),
        .O(\p_mid115_reg_919[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[19]_i_3 
       (.I0(p_tmp_reg__0_n_104),
        .I1(\p_tmp_reg_n_0_[1] ),
        .O(\p_mid115_reg_919[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[19]_i_4 
       (.I0(p_tmp_reg__0_n_105),
        .I1(\p_tmp_reg_n_0_[0] ),
        .O(\p_mid115_reg_919[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[23]_i_2 
       (.I0(p_tmp_reg__0_n_99),
        .I1(\p_tmp_reg_n_0_[6] ),
        .O(\p_mid115_reg_919[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[23]_i_3 
       (.I0(p_tmp_reg__0_n_100),
        .I1(\p_tmp_reg_n_0_[5] ),
        .O(\p_mid115_reg_919[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[23]_i_4 
       (.I0(p_tmp_reg__0_n_101),
        .I1(\p_tmp_reg_n_0_[4] ),
        .O(\p_mid115_reg_919[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[23]_i_5 
       (.I0(p_tmp_reg__0_n_102),
        .I1(\p_tmp_reg_n_0_[3] ),
        .O(\p_mid115_reg_919[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[27]_i_2 
       (.I0(p_tmp_reg__0_n_95),
        .I1(\p_tmp_reg_n_0_[10] ),
        .O(\p_mid115_reg_919[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[27]_i_3 
       (.I0(p_tmp_reg__0_n_96),
        .I1(\p_tmp_reg_n_0_[9] ),
        .O(\p_mid115_reg_919[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[27]_i_4 
       (.I0(p_tmp_reg__0_n_97),
        .I1(\p_tmp_reg_n_0_[8] ),
        .O(\p_mid115_reg_919[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[27]_i_5 
       (.I0(p_tmp_reg__0_n_98),
        .I1(\p_tmp_reg_n_0_[7] ),
        .O(\p_mid115_reg_919[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[31]_i_2 
       (.I0(p_tmp_reg__0_n_91),
        .I1(\p_tmp_reg_n_0_[14] ),
        .O(\p_mid115_reg_919[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[31]_i_3 
       (.I0(p_tmp_reg__0_n_92),
        .I1(\p_tmp_reg_n_0_[13] ),
        .O(\p_mid115_reg_919[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[31]_i_4 
       (.I0(p_tmp_reg__0_n_93),
        .I1(\p_tmp_reg_n_0_[12] ),
        .O(\p_mid115_reg_919[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[31]_i_5 
       (.I0(p_tmp_reg__0_n_94),
        .I1(\p_tmp_reg_n_0_[11] ),
        .O(\p_mid115_reg_919[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[35]_i_2 
       (.I0(p_tmp_reg__0_n_87),
        .I1(p_tmp_reg_n_104),
        .O(\p_mid115_reg_919[35]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[35]_i_3 
       (.I0(p_tmp_reg__0_n_88),
        .I1(p_tmp_reg_n_105),
        .O(\p_mid115_reg_919[35]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[35]_i_4 
       (.I0(p_tmp_reg__0_n_89),
        .I1(\p_tmp_reg_n_0_[16] ),
        .O(\p_mid115_reg_919[35]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[35]_i_5 
       (.I0(p_tmp_reg__0_n_90),
        .I1(\p_tmp_reg_n_0_[15] ),
        .O(\p_mid115_reg_919[35]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[39]_i_2 
       (.I0(p_tmp_reg__0_n_83),
        .I1(p_tmp_reg_n_100),
        .O(\p_mid115_reg_919[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[39]_i_3 
       (.I0(p_tmp_reg__0_n_84),
        .I1(p_tmp_reg_n_101),
        .O(\p_mid115_reg_919[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[39]_i_4 
       (.I0(p_tmp_reg__0_n_85),
        .I1(p_tmp_reg_n_102),
        .O(\p_mid115_reg_919[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[39]_i_5 
       (.I0(p_tmp_reg__0_n_86),
        .I1(p_tmp_reg_n_103),
        .O(\p_mid115_reg_919[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[43]_i_2 
       (.I0(p_tmp_reg__0_n_79),
        .I1(p_tmp_reg_n_96),
        .O(\p_mid115_reg_919[43]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[43]_i_3 
       (.I0(p_tmp_reg__0_n_80),
        .I1(p_tmp_reg_n_97),
        .O(\p_mid115_reg_919[43]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[43]_i_4 
       (.I0(p_tmp_reg__0_n_81),
        .I1(p_tmp_reg_n_98),
        .O(\p_mid115_reg_919[43]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[43]_i_5 
       (.I0(p_tmp_reg__0_n_82),
        .I1(p_tmp_reg_n_99),
        .O(\p_mid115_reg_919[43]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[47]_i_2 
       (.I0(p_tmp_reg__0_n_75),
        .I1(p_tmp_reg_n_92),
        .O(\p_mid115_reg_919[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[47]_i_3 
       (.I0(p_tmp_reg__0_n_76),
        .I1(p_tmp_reg_n_93),
        .O(\p_mid115_reg_919[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[47]_i_4 
       (.I0(p_tmp_reg__0_n_77),
        .I1(p_tmp_reg_n_94),
        .O(\p_mid115_reg_919[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[47]_i_5 
       (.I0(p_tmp_reg__0_n_78),
        .I1(p_tmp_reg_n_95),
        .O(\p_mid115_reg_919[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[51]_i_2 
       (.I0(p_tmp_reg__0_n_71),
        .I1(p_tmp_reg_n_88),
        .O(\p_mid115_reg_919[51]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[51]_i_3 
       (.I0(p_tmp_reg__0_n_72),
        .I1(p_tmp_reg_n_89),
        .O(\p_mid115_reg_919[51]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[51]_i_4 
       (.I0(p_tmp_reg__0_n_73),
        .I1(p_tmp_reg_n_90),
        .O(\p_mid115_reg_919[51]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[51]_i_5 
       (.I0(p_tmp_reg__0_n_74),
        .I1(p_tmp_reg_n_91),
        .O(\p_mid115_reg_919[51]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[55]_i_2 
       (.I0(p_tmp_reg__0_n_67),
        .I1(p_tmp_reg_n_84),
        .O(\p_mid115_reg_919[55]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[55]_i_3 
       (.I0(p_tmp_reg__0_n_68),
        .I1(p_tmp_reg_n_85),
        .O(\p_mid115_reg_919[55]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[55]_i_4 
       (.I0(p_tmp_reg__0_n_69),
        .I1(p_tmp_reg_n_86),
        .O(\p_mid115_reg_919[55]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[55]_i_5 
       (.I0(p_tmp_reg__0_n_70),
        .I1(p_tmp_reg_n_87),
        .O(\p_mid115_reg_919[55]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[59]_i_2 
       (.I0(p_tmp_reg__0_n_63),
        .I1(p_tmp_reg_n_80),
        .O(\p_mid115_reg_919[59]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[59]_i_3 
       (.I0(p_tmp_reg__0_n_64),
        .I1(p_tmp_reg_n_81),
        .O(\p_mid115_reg_919[59]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[59]_i_4 
       (.I0(p_tmp_reg__0_n_65),
        .I1(p_tmp_reg_n_82),
        .O(\p_mid115_reg_919[59]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[59]_i_5 
       (.I0(p_tmp_reg__0_n_66),
        .I1(p_tmp_reg_n_83),
        .O(\p_mid115_reg_919[59]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[61]_i_2 
       (.I0(p_tmp_reg__0_n_61),
        .I1(p_tmp_reg_n_78),
        .O(\p_mid115_reg_919[61]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid115_reg_919[61]_i_3 
       (.I0(p_tmp_reg__0_n_62),
        .I1(p_tmp_reg_n_79),
        .O(\p_mid115_reg_919[61]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid115_reg_919_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\p_mid115_reg_919_reg[19]_i_1_n_0 ,\p_mid115_reg_919_reg[19]_i_1_n_1 ,\p_mid115_reg_919_reg[19]_i_1_n_2 ,\p_mid115_reg_919_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_103,p_tmp_reg__0_n_104,p_tmp_reg__0_n_105,1'b0}),
        .O(p_tmp_reg__0_0[19:16]),
        .S({\p_mid115_reg_919[19]_i_2_n_0 ,\p_mid115_reg_919[19]_i_3_n_0 ,\p_mid115_reg_919[19]_i_4_n_0 ,\p_tmp_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid115_reg_919_reg[23]_i_1 
       (.CI(\p_mid115_reg_919_reg[19]_i_1_n_0 ),
        .CO({\p_mid115_reg_919_reg[23]_i_1_n_0 ,\p_mid115_reg_919_reg[23]_i_1_n_1 ,\p_mid115_reg_919_reg[23]_i_1_n_2 ,\p_mid115_reg_919_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_99,p_tmp_reg__0_n_100,p_tmp_reg__0_n_101,p_tmp_reg__0_n_102}),
        .O(p_tmp_reg__0_0[23:20]),
        .S({\p_mid115_reg_919[23]_i_2_n_0 ,\p_mid115_reg_919[23]_i_3_n_0 ,\p_mid115_reg_919[23]_i_4_n_0 ,\p_mid115_reg_919[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid115_reg_919_reg[27]_i_1 
       (.CI(\p_mid115_reg_919_reg[23]_i_1_n_0 ),
        .CO({\p_mid115_reg_919_reg[27]_i_1_n_0 ,\p_mid115_reg_919_reg[27]_i_1_n_1 ,\p_mid115_reg_919_reg[27]_i_1_n_2 ,\p_mid115_reg_919_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_95,p_tmp_reg__0_n_96,p_tmp_reg__0_n_97,p_tmp_reg__0_n_98}),
        .O(p_tmp_reg__0_0[27:24]),
        .S({\p_mid115_reg_919[27]_i_2_n_0 ,\p_mid115_reg_919[27]_i_3_n_0 ,\p_mid115_reg_919[27]_i_4_n_0 ,\p_mid115_reg_919[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid115_reg_919_reg[31]_i_1 
       (.CI(\p_mid115_reg_919_reg[27]_i_1_n_0 ),
        .CO({\p_mid115_reg_919_reg[31]_i_1_n_0 ,\p_mid115_reg_919_reg[31]_i_1_n_1 ,\p_mid115_reg_919_reg[31]_i_1_n_2 ,\p_mid115_reg_919_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_91,p_tmp_reg__0_n_92,p_tmp_reg__0_n_93,p_tmp_reg__0_n_94}),
        .O(p_tmp_reg__0_0[31:28]),
        .S({\p_mid115_reg_919[31]_i_2_n_0 ,\p_mid115_reg_919[31]_i_3_n_0 ,\p_mid115_reg_919[31]_i_4_n_0 ,\p_mid115_reg_919[31]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid115_reg_919_reg[35]_i_1 
       (.CI(\p_mid115_reg_919_reg[31]_i_1_n_0 ),
        .CO({\p_mid115_reg_919_reg[35]_i_1_n_0 ,\p_mid115_reg_919_reg[35]_i_1_n_1 ,\p_mid115_reg_919_reg[35]_i_1_n_2 ,\p_mid115_reg_919_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_87,p_tmp_reg__0_n_88,p_tmp_reg__0_n_89,p_tmp_reg__0_n_90}),
        .O(p_tmp_reg__0_0[35:32]),
        .S({\p_mid115_reg_919[35]_i_2_n_0 ,\p_mid115_reg_919[35]_i_3_n_0 ,\p_mid115_reg_919[35]_i_4_n_0 ,\p_mid115_reg_919[35]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid115_reg_919_reg[39]_i_1 
       (.CI(\p_mid115_reg_919_reg[35]_i_1_n_0 ),
        .CO({\p_mid115_reg_919_reg[39]_i_1_n_0 ,\p_mid115_reg_919_reg[39]_i_1_n_1 ,\p_mid115_reg_919_reg[39]_i_1_n_2 ,\p_mid115_reg_919_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_83,p_tmp_reg__0_n_84,p_tmp_reg__0_n_85,p_tmp_reg__0_n_86}),
        .O(p_tmp_reg__0_0[39:36]),
        .S({\p_mid115_reg_919[39]_i_2_n_0 ,\p_mid115_reg_919[39]_i_3_n_0 ,\p_mid115_reg_919[39]_i_4_n_0 ,\p_mid115_reg_919[39]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid115_reg_919_reg[43]_i_1 
       (.CI(\p_mid115_reg_919_reg[39]_i_1_n_0 ),
        .CO({\p_mid115_reg_919_reg[43]_i_1_n_0 ,\p_mid115_reg_919_reg[43]_i_1_n_1 ,\p_mid115_reg_919_reg[43]_i_1_n_2 ,\p_mid115_reg_919_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_79,p_tmp_reg__0_n_80,p_tmp_reg__0_n_81,p_tmp_reg__0_n_82}),
        .O(p_tmp_reg__0_0[43:40]),
        .S({\p_mid115_reg_919[43]_i_2_n_0 ,\p_mid115_reg_919[43]_i_3_n_0 ,\p_mid115_reg_919[43]_i_4_n_0 ,\p_mid115_reg_919[43]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid115_reg_919_reg[47]_i_1 
       (.CI(\p_mid115_reg_919_reg[43]_i_1_n_0 ),
        .CO({\p_mid115_reg_919_reg[47]_i_1_n_0 ,\p_mid115_reg_919_reg[47]_i_1_n_1 ,\p_mid115_reg_919_reg[47]_i_1_n_2 ,\p_mid115_reg_919_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_75,p_tmp_reg__0_n_76,p_tmp_reg__0_n_77,p_tmp_reg__0_n_78}),
        .O(p_tmp_reg__0_0[47:44]),
        .S({\p_mid115_reg_919[47]_i_2_n_0 ,\p_mid115_reg_919[47]_i_3_n_0 ,\p_mid115_reg_919[47]_i_4_n_0 ,\p_mid115_reg_919[47]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid115_reg_919_reg[51]_i_1 
       (.CI(\p_mid115_reg_919_reg[47]_i_1_n_0 ),
        .CO({\p_mid115_reg_919_reg[51]_i_1_n_0 ,\p_mid115_reg_919_reg[51]_i_1_n_1 ,\p_mid115_reg_919_reg[51]_i_1_n_2 ,\p_mid115_reg_919_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_71,p_tmp_reg__0_n_72,p_tmp_reg__0_n_73,p_tmp_reg__0_n_74}),
        .O(p_tmp_reg__0_0[51:48]),
        .S({\p_mid115_reg_919[51]_i_2_n_0 ,\p_mid115_reg_919[51]_i_3_n_0 ,\p_mid115_reg_919[51]_i_4_n_0 ,\p_mid115_reg_919[51]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid115_reg_919_reg[55]_i_1 
       (.CI(\p_mid115_reg_919_reg[51]_i_1_n_0 ),
        .CO({\p_mid115_reg_919_reg[55]_i_1_n_0 ,\p_mid115_reg_919_reg[55]_i_1_n_1 ,\p_mid115_reg_919_reg[55]_i_1_n_2 ,\p_mid115_reg_919_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_67,p_tmp_reg__0_n_68,p_tmp_reg__0_n_69,p_tmp_reg__0_n_70}),
        .O(p_tmp_reg__0_0[55:52]),
        .S({\p_mid115_reg_919[55]_i_2_n_0 ,\p_mid115_reg_919[55]_i_3_n_0 ,\p_mid115_reg_919[55]_i_4_n_0 ,\p_mid115_reg_919[55]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid115_reg_919_reg[59]_i_1 
       (.CI(\p_mid115_reg_919_reg[55]_i_1_n_0 ),
        .CO({\p_mid115_reg_919_reg[59]_i_1_n_0 ,\p_mid115_reg_919_reg[59]_i_1_n_1 ,\p_mid115_reg_919_reg[59]_i_1_n_2 ,\p_mid115_reg_919_reg[59]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_63,p_tmp_reg__0_n_64,p_tmp_reg__0_n_65,p_tmp_reg__0_n_66}),
        .O(p_tmp_reg__0_0[59:56]),
        .S({\p_mid115_reg_919[59]_i_2_n_0 ,\p_mid115_reg_919[59]_i_3_n_0 ,\p_mid115_reg_919[59]_i_4_n_0 ,\p_mid115_reg_919[59]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid115_reg_919_reg[61]_i_1 
       (.CI(\p_mid115_reg_919_reg[59]_i_1_n_0 ),
        .CO({\NLW_p_mid115_reg_919_reg[61]_i_1_CO_UNCONNECTED [3:1],\p_mid115_reg_919_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_tmp_reg__0_n_62}),
        .O({\NLW_p_mid115_reg_919_reg[61]_i_1_O_UNCONNECTED [3:2],p_tmp_reg__0_0[61:60]}),
        .S({1'b0,1'b0,\p_mid115_reg_919[61]_i_2_n_0 ,\p_mid115_reg_919[61]_i_3_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_tmp_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_tmp_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,p_tmp_reg__0_2[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_tmp_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_tmp_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_tmp_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_tmp_reg__0_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(cy_V_fu_1161),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_tmp_reg__0_3),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_tmp_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_tmp_reg_OVERFLOW_UNCONNECTED),
        .P({p_tmp_reg_n_58,p_tmp_reg_n_59,p_tmp_reg_n_60,p_tmp_reg_n_61,p_tmp_reg_n_62,p_tmp_reg_n_63,p_tmp_reg_n_64,p_tmp_reg_n_65,p_tmp_reg_n_66,p_tmp_reg_n_67,p_tmp_reg_n_68,p_tmp_reg_n_69,p_tmp_reg_n_70,p_tmp_reg_n_71,p_tmp_reg_n_72,p_tmp_reg_n_73,p_tmp_reg_n_74,p_tmp_reg_n_75,p_tmp_reg_n_76,p_tmp_reg_n_77,p_tmp_reg_n_78,p_tmp_reg_n_79,p_tmp_reg_n_80,p_tmp_reg_n_81,p_tmp_reg_n_82,p_tmp_reg_n_83,p_tmp_reg_n_84,p_tmp_reg_n_85,p_tmp_reg_n_86,p_tmp_reg_n_87,p_tmp_reg_n_88,p_tmp_reg_n_89,p_tmp_reg_n_90,p_tmp_reg_n_91,p_tmp_reg_n_92,p_tmp_reg_n_93,p_tmp_reg_n_94,p_tmp_reg_n_95,p_tmp_reg_n_96,p_tmp_reg_n_97,p_tmp_reg_n_98,p_tmp_reg_n_99,p_tmp_reg_n_100,p_tmp_reg_n_101,p_tmp_reg_n_102,p_tmp_reg_n_103,p_tmp_reg_n_104,p_tmp_reg_n_105}),
        .PATTERNBDETECT(NLW_p_tmp_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_tmp_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_p_tmp_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_tmp_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_tmp_reg[0] 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_3),
        .D(tmp_product_n_105),
        .Q(\p_tmp_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \p_tmp_reg[0]__0 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_3),
        .D(tmp_product__0_n_105),
        .Q(p_tmp_reg__0_0[0]),
        .R(1'b0));
  FDRE \p_tmp_reg[10] 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_3),
        .D(tmp_product_n_95),
        .Q(\p_tmp_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \p_tmp_reg[10]__0 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_3),
        .D(tmp_product__0_n_95),
        .Q(p_tmp_reg__0_0[10]),
        .R(1'b0));
  FDRE \p_tmp_reg[11] 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_3),
        .D(tmp_product_n_94),
        .Q(\p_tmp_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \p_tmp_reg[11]__0 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_3),
        .D(tmp_product__0_n_94),
        .Q(p_tmp_reg__0_0[11]),
        .R(1'b0));
  FDRE \p_tmp_reg[12] 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_3),
        .D(tmp_product_n_93),
        .Q(\p_tmp_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \p_tmp_reg[12]__0 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_3),
        .D(tmp_product__0_n_93),
        .Q(p_tmp_reg__0_0[12]),
        .R(1'b0));
  FDRE \p_tmp_reg[13] 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_3),
        .D(tmp_product_n_92),
        .Q(\p_tmp_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \p_tmp_reg[13]__0 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_3),
        .D(tmp_product__0_n_92),
        .Q(p_tmp_reg__0_0[13]),
        .R(1'b0));
  FDRE \p_tmp_reg[14] 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_3),
        .D(tmp_product_n_91),
        .Q(\p_tmp_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \p_tmp_reg[14]__0 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_3),
        .D(tmp_product__0_n_91),
        .Q(p_tmp_reg__0_0[14]),
        .R(1'b0));
  FDRE \p_tmp_reg[15] 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_3),
        .D(tmp_product_n_90),
        .Q(\p_tmp_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \p_tmp_reg[15]__0 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_3),
        .D(tmp_product__0_n_90),
        .Q(p_tmp_reg__0_0[15]),
        .R(1'b0));
  FDRE \p_tmp_reg[16] 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_3),
        .D(tmp_product_n_89),
        .Q(\p_tmp_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \p_tmp_reg[16]__0 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_3),
        .D(tmp_product__0_n_89),
        .Q(\p_tmp_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_tmp_reg[1] 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_3),
        .D(tmp_product_n_104),
        .Q(\p_tmp_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \p_tmp_reg[1]__0 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_3),
        .D(tmp_product__0_n_104),
        .Q(p_tmp_reg__0_0[1]),
        .R(1'b0));
  FDRE \p_tmp_reg[2] 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_3),
        .D(tmp_product_n_103),
        .Q(\p_tmp_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \p_tmp_reg[2]__0 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_3),
        .D(tmp_product__0_n_103),
        .Q(p_tmp_reg__0_0[2]),
        .R(1'b0));
  FDRE \p_tmp_reg[3] 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_3),
        .D(tmp_product_n_102),
        .Q(\p_tmp_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \p_tmp_reg[3]__0 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_3),
        .D(tmp_product__0_n_102),
        .Q(p_tmp_reg__0_0[3]),
        .R(1'b0));
  FDRE \p_tmp_reg[4] 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_3),
        .D(tmp_product_n_101),
        .Q(\p_tmp_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \p_tmp_reg[4]__0 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_3),
        .D(tmp_product__0_n_101),
        .Q(p_tmp_reg__0_0[4]),
        .R(1'b0));
  FDRE \p_tmp_reg[5] 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_3),
        .D(tmp_product_n_100),
        .Q(\p_tmp_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \p_tmp_reg[5]__0 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_3),
        .D(tmp_product__0_n_100),
        .Q(p_tmp_reg__0_0[5]),
        .R(1'b0));
  FDRE \p_tmp_reg[6] 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_3),
        .D(tmp_product_n_99),
        .Q(\p_tmp_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \p_tmp_reg[6]__0 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_3),
        .D(tmp_product__0_n_99),
        .Q(p_tmp_reg__0_0[6]),
        .R(1'b0));
  FDRE \p_tmp_reg[7] 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_3),
        .D(tmp_product_n_98),
        .Q(\p_tmp_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \p_tmp_reg[7]__0 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_3),
        .D(tmp_product__0_n_98),
        .Q(p_tmp_reg__0_0[7]),
        .R(1'b0));
  FDRE \p_tmp_reg[8] 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_3),
        .D(tmp_product_n_97),
        .Q(\p_tmp_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \p_tmp_reg[8]__0 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_3),
        .D(tmp_product__0_n_97),
        .Q(p_tmp_reg__0_0[8]),
        .R(1'b0));
  FDRE \p_tmp_reg[9] 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_3),
        .D(tmp_product_n_96),
        .Q(\p_tmp_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \p_tmp_reg[9]__0 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_3),
        .D(tmp_product__0_n_96),
        .Q(p_tmp_reg__0_0[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_tmp_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_tmp_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,p_tmp_reg__0_2[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_tmp_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_tmp_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_tmp_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_tmp_reg__0_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(cy_V_fu_1161),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_tmp_reg__0_3),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_tmp_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_tmp_reg__0_OVERFLOW_UNCONNECTED),
        .P({p_tmp_reg__0_n_58,p_tmp_reg__0_n_59,p_tmp_reg__0_n_60,p_tmp_reg__0_n_61,p_tmp_reg__0_n_62,p_tmp_reg__0_n_63,p_tmp_reg__0_n_64,p_tmp_reg__0_n_65,p_tmp_reg__0_n_66,p_tmp_reg__0_n_67,p_tmp_reg__0_n_68,p_tmp_reg__0_n_69,p_tmp_reg__0_n_70,p_tmp_reg__0_n_71,p_tmp_reg__0_n_72,p_tmp_reg__0_n_73,p_tmp_reg__0_n_74,p_tmp_reg__0_n_75,p_tmp_reg__0_n_76,p_tmp_reg__0_n_77,p_tmp_reg__0_n_78,p_tmp_reg__0_n_79,p_tmp_reg__0_n_80,p_tmp_reg__0_n_81,p_tmp_reg__0_n_82,p_tmp_reg__0_n_83,p_tmp_reg__0_n_84,p_tmp_reg__0_n_85,p_tmp_reg__0_n_86,p_tmp_reg__0_n_87,p_tmp_reg__0_n_88,p_tmp_reg__0_n_89,p_tmp_reg__0_n_90,p_tmp_reg__0_n_91,p_tmp_reg__0_n_92,p_tmp_reg__0_n_93,p_tmp_reg__0_n_94,p_tmp_reg__0_n_95,p_tmp_reg__0_n_96,p_tmp_reg__0_n_97,p_tmp_reg__0_n_98,p_tmp_reg__0_n_99,p_tmp_reg__0_n_100,p_tmp_reg__0_n_101,p_tmp_reg__0_n_102,p_tmp_reg__0_n_103,p_tmp_reg__0_n_104,p_tmp_reg__0_n_105}),
        .PATTERNBDETECT(NLW_p_tmp_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_tmp_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_tmp_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_tmp_reg__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln1027_reg_846[0]_i_1 
       (.I0(tmp_product_0[0]),
        .I1(CO),
        .O(\cy_V_fu_116_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_tmp_reg__0_2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,D[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(cy_V_fu_1161),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_tmp_reg__0_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,p_tmp_reg__0_2[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_tmp_reg__0_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(cy_V_fu_1161),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_mul_32ns_32ns_64_2_1" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_mul_32ns_32ns_64_2_1
   (D,
    int_convWidth,
    Q,
    int_convHeight,
    ap_clk,
    tmp_product_0,
    p_tmp_reg_0);
  output [63:0]D;
  input int_convWidth;
  input [0:0]Q;
  input int_convHeight;
  input ap_clk;
  input [31:0]tmp_product_0;
  input [31:0]p_tmp_reg_0;

  wire [63:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire buff0_reg_i_10_n_0;
  wire buff0_reg_i_11_n_0;
  wire buff0_reg_i_12_n_0;
  wire buff0_reg_i_13_n_0;
  wire buff0_reg_i_14_n_0;
  wire buff0_reg_i_15_n_0;
  wire buff0_reg_i_16_n_0;
  wire buff0_reg_i_17_n_0;
  wire buff0_reg_i_18_n_0;
  wire buff0_reg_i_19_n_0;
  wire buff0_reg_i_1_n_0;
  wire buff0_reg_i_1_n_1;
  wire buff0_reg_i_1_n_2;
  wire buff0_reg_i_1_n_3;
  wire buff0_reg_i_20_n_0;
  wire buff0_reg_i_21_n_0;
  wire buff0_reg_i_22_n_0;
  wire buff0_reg_i_23_n_0;
  wire buff0_reg_i_24_n_0;
  wire buff0_reg_i_25_n_0;
  wire buff0_reg_i_2_n_0;
  wire buff0_reg_i_2_n_1;
  wire buff0_reg_i_2_n_2;
  wire buff0_reg_i_2_n_3;
  wire buff0_reg_i_3_n_0;
  wire buff0_reg_i_3_n_1;
  wire buff0_reg_i_3_n_2;
  wire buff0_reg_i_3_n_3;
  wire buff0_reg_i_4_n_0;
  wire buff0_reg_i_4_n_1;
  wire buff0_reg_i_4_n_2;
  wire buff0_reg_i_4_n_3;
  wire buff0_reg_i_5_n_0;
  wire buff0_reg_i_5_n_1;
  wire buff0_reg_i_5_n_2;
  wire buff0_reg_i_5_n_3;
  wire buff0_reg_i_6_n_0;
  wire buff0_reg_i_7_n_0;
  wire buff0_reg_i_8_n_0;
  wire buff0_reg_i_9_n_0;
  wire buff1_reg_i_10_n_0;
  wire buff1_reg_i_11_n_0;
  wire buff1_reg_i_12_n_0;
  wire buff1_reg_i_13_n_0;
  wire buff1_reg_i_14_n_0;
  wire buff1_reg_i_15_n_0;
  wire buff1_reg_i_1_n_1;
  wire buff1_reg_i_1_n_2;
  wire buff1_reg_i_1_n_3;
  wire buff1_reg_i_2_n_0;
  wire buff1_reg_i_2_n_1;
  wire buff1_reg_i_2_n_2;
  wire buff1_reg_i_2_n_3;
  wire buff1_reg_i_3_n_0;
  wire buff1_reg_i_3_n_1;
  wire buff1_reg_i_3_n_2;
  wire buff1_reg_i_3_n_3;
  wire buff1_reg_i_4_n_0;
  wire buff1_reg_i_5_n_0;
  wire buff1_reg_i_6_n_0;
  wire buff1_reg_i_7_n_0;
  wire buff1_reg_i_8_n_0;
  wire buff1_reg_i_9_n_0;
  wire int_convHeight;
  wire int_convWidth;
  wire \p_tmp_reg[16]__0_n_0 ;
  wire [31:0]p_tmp_reg_0;
  wire p_tmp_reg__0_n_100;
  wire p_tmp_reg__0_n_101;
  wire p_tmp_reg__0_n_102;
  wire p_tmp_reg__0_n_103;
  wire p_tmp_reg__0_n_104;
  wire p_tmp_reg__0_n_105;
  wire p_tmp_reg__0_n_58;
  wire p_tmp_reg__0_n_59;
  wire p_tmp_reg__0_n_60;
  wire p_tmp_reg__0_n_61;
  wire p_tmp_reg__0_n_62;
  wire p_tmp_reg__0_n_63;
  wire p_tmp_reg__0_n_64;
  wire p_tmp_reg__0_n_65;
  wire p_tmp_reg__0_n_66;
  wire p_tmp_reg__0_n_67;
  wire p_tmp_reg__0_n_68;
  wire p_tmp_reg__0_n_69;
  wire p_tmp_reg__0_n_70;
  wire p_tmp_reg__0_n_71;
  wire p_tmp_reg__0_n_72;
  wire p_tmp_reg__0_n_73;
  wire p_tmp_reg__0_n_74;
  wire p_tmp_reg__0_n_75;
  wire p_tmp_reg__0_n_76;
  wire p_tmp_reg__0_n_77;
  wire p_tmp_reg__0_n_78;
  wire p_tmp_reg__0_n_79;
  wire p_tmp_reg__0_n_80;
  wire p_tmp_reg__0_n_81;
  wire p_tmp_reg__0_n_82;
  wire p_tmp_reg__0_n_83;
  wire p_tmp_reg__0_n_84;
  wire p_tmp_reg__0_n_85;
  wire p_tmp_reg__0_n_86;
  wire p_tmp_reg__0_n_87;
  wire p_tmp_reg__0_n_88;
  wire p_tmp_reg__0_n_89;
  wire p_tmp_reg__0_n_90;
  wire p_tmp_reg__0_n_91;
  wire p_tmp_reg__0_n_92;
  wire p_tmp_reg__0_n_93;
  wire p_tmp_reg__0_n_94;
  wire p_tmp_reg__0_n_95;
  wire p_tmp_reg__0_n_96;
  wire p_tmp_reg__0_n_97;
  wire p_tmp_reg__0_n_98;
  wire p_tmp_reg__0_n_99;
  wire \p_tmp_reg_n_0_[0] ;
  wire \p_tmp_reg_n_0_[10] ;
  wire \p_tmp_reg_n_0_[11] ;
  wire \p_tmp_reg_n_0_[12] ;
  wire \p_tmp_reg_n_0_[13] ;
  wire \p_tmp_reg_n_0_[14] ;
  wire \p_tmp_reg_n_0_[15] ;
  wire \p_tmp_reg_n_0_[16] ;
  wire \p_tmp_reg_n_0_[1] ;
  wire \p_tmp_reg_n_0_[2] ;
  wire \p_tmp_reg_n_0_[3] ;
  wire \p_tmp_reg_n_0_[4] ;
  wire \p_tmp_reg_n_0_[5] ;
  wire \p_tmp_reg_n_0_[6] ;
  wire \p_tmp_reg_n_0_[7] ;
  wire \p_tmp_reg_n_0_[8] ;
  wire \p_tmp_reg_n_0_[9] ;
  wire p_tmp_reg_n_100;
  wire p_tmp_reg_n_101;
  wire p_tmp_reg_n_102;
  wire p_tmp_reg_n_103;
  wire p_tmp_reg_n_104;
  wire p_tmp_reg_n_105;
  wire p_tmp_reg_n_58;
  wire p_tmp_reg_n_59;
  wire p_tmp_reg_n_60;
  wire p_tmp_reg_n_61;
  wire p_tmp_reg_n_62;
  wire p_tmp_reg_n_63;
  wire p_tmp_reg_n_64;
  wire p_tmp_reg_n_65;
  wire p_tmp_reg_n_66;
  wire p_tmp_reg_n_67;
  wire p_tmp_reg_n_68;
  wire p_tmp_reg_n_69;
  wire p_tmp_reg_n_70;
  wire p_tmp_reg_n_71;
  wire p_tmp_reg_n_72;
  wire p_tmp_reg_n_73;
  wire p_tmp_reg_n_74;
  wire p_tmp_reg_n_75;
  wire p_tmp_reg_n_76;
  wire p_tmp_reg_n_77;
  wire p_tmp_reg_n_78;
  wire p_tmp_reg_n_79;
  wire p_tmp_reg_n_80;
  wire p_tmp_reg_n_81;
  wire p_tmp_reg_n_82;
  wire p_tmp_reg_n_83;
  wire p_tmp_reg_n_84;
  wire p_tmp_reg_n_85;
  wire p_tmp_reg_n_86;
  wire p_tmp_reg_n_87;
  wire p_tmp_reg_n_88;
  wire p_tmp_reg_n_89;
  wire p_tmp_reg_n_90;
  wire p_tmp_reg_n_91;
  wire p_tmp_reg_n_92;
  wire p_tmp_reg_n_93;
  wire p_tmp_reg_n_94;
  wire p_tmp_reg_n_95;
  wire p_tmp_reg_n_96;
  wire p_tmp_reg_n_97;
  wire p_tmp_reg_n_98;
  wire p_tmp_reg_n_99;
  wire [31:0]tmp_product_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_i_10_n_0;
  wire tmp_product_i_11_n_0;
  wire tmp_product_i_12_n_0;
  wire tmp_product_i_13_n_0;
  wire tmp_product_i_14_n_0;
  wire tmp_product_i_15_n_0;
  wire tmp_product_i_16_n_0;
  wire tmp_product_i_17_n_0;
  wire tmp_product_i_18_n_0;
  wire tmp_product_i_19_n_0;
  wire tmp_product_i_1_n_0;
  wire tmp_product_i_1_n_1;
  wire tmp_product_i_1_n_2;
  wire tmp_product_i_1_n_3;
  wire tmp_product_i_2_n_0;
  wire tmp_product_i_2_n_1;
  wire tmp_product_i_2_n_2;
  wire tmp_product_i_2_n_3;
  wire tmp_product_i_3_n_0;
  wire tmp_product_i_3_n_1;
  wire tmp_product_i_3_n_2;
  wire tmp_product_i_3_n_3;
  wire tmp_product_i_4_n_0;
  wire tmp_product_i_4_n_1;
  wire tmp_product_i_4_n_2;
  wire tmp_product_i_4_n_3;
  wire tmp_product_i_5_n_0;
  wire tmp_product_i_6_n_0;
  wire tmp_product_i_7_n_0;
  wire tmp_product_i_8_n_0;
  wire tmp_product_i_9_n_0;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]NLW_buff1_reg_i_1_CO_UNCONNECTED;
  wire NLW_p_tmp_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_tmp_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_tmp_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_tmp_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_tmp_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_tmp_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_tmp_reg_PCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_p_tmp_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_tmp_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_tmp_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_tmp_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_tmp_reg__0_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_1
       (.CI(buff0_reg_i_2_n_0),
        .CO({buff0_reg_i_1_n_0,buff0_reg_i_1_n_1,buff0_reg_i_1_n_2,buff0_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_71,p_tmp_reg__0_n_72,p_tmp_reg__0_n_73,p_tmp_reg__0_n_74}),
        .O(D[51:48]),
        .S({buff0_reg_i_6_n_0,buff0_reg_i_7_n_0,buff0_reg_i_8_n_0,buff0_reg_i_9_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_10
       (.I0(p_tmp_reg__0_n_75),
        .I1(p_tmp_reg_n_92),
        .O(buff0_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_11
       (.I0(p_tmp_reg__0_n_76),
        .I1(p_tmp_reg_n_93),
        .O(buff0_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_12
       (.I0(p_tmp_reg__0_n_77),
        .I1(p_tmp_reg_n_94),
        .O(buff0_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_13
       (.I0(p_tmp_reg__0_n_78),
        .I1(p_tmp_reg_n_95),
        .O(buff0_reg_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_14
       (.I0(p_tmp_reg__0_n_79),
        .I1(p_tmp_reg_n_96),
        .O(buff0_reg_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_15
       (.I0(p_tmp_reg__0_n_80),
        .I1(p_tmp_reg_n_97),
        .O(buff0_reg_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_16
       (.I0(p_tmp_reg__0_n_81),
        .I1(p_tmp_reg_n_98),
        .O(buff0_reg_i_16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_17
       (.I0(p_tmp_reg__0_n_82),
        .I1(p_tmp_reg_n_99),
        .O(buff0_reg_i_17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_18
       (.I0(p_tmp_reg__0_n_83),
        .I1(p_tmp_reg_n_100),
        .O(buff0_reg_i_18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_19
       (.I0(p_tmp_reg__0_n_84),
        .I1(p_tmp_reg_n_101),
        .O(buff0_reg_i_19_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_2
       (.CI(buff0_reg_i_3_n_0),
        .CO({buff0_reg_i_2_n_0,buff0_reg_i_2_n_1,buff0_reg_i_2_n_2,buff0_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_75,p_tmp_reg__0_n_76,p_tmp_reg__0_n_77,p_tmp_reg__0_n_78}),
        .O(D[47:44]),
        .S({buff0_reg_i_10_n_0,buff0_reg_i_11_n_0,buff0_reg_i_12_n_0,buff0_reg_i_13_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_20
       (.I0(p_tmp_reg__0_n_85),
        .I1(p_tmp_reg_n_102),
        .O(buff0_reg_i_20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_21
       (.I0(p_tmp_reg__0_n_86),
        .I1(p_tmp_reg_n_103),
        .O(buff0_reg_i_21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_22
       (.I0(p_tmp_reg__0_n_87),
        .I1(p_tmp_reg_n_104),
        .O(buff0_reg_i_22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_23
       (.I0(p_tmp_reg__0_n_88),
        .I1(p_tmp_reg_n_105),
        .O(buff0_reg_i_23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_24
       (.I0(p_tmp_reg__0_n_89),
        .I1(\p_tmp_reg_n_0_[16] ),
        .O(buff0_reg_i_24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_25
       (.I0(p_tmp_reg__0_n_90),
        .I1(\p_tmp_reg_n_0_[15] ),
        .O(buff0_reg_i_25_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_3
       (.CI(buff0_reg_i_4_n_0),
        .CO({buff0_reg_i_3_n_0,buff0_reg_i_3_n_1,buff0_reg_i_3_n_2,buff0_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_79,p_tmp_reg__0_n_80,p_tmp_reg__0_n_81,p_tmp_reg__0_n_82}),
        .O(D[43:40]),
        .S({buff0_reg_i_14_n_0,buff0_reg_i_15_n_0,buff0_reg_i_16_n_0,buff0_reg_i_17_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_4
       (.CI(buff0_reg_i_5_n_0),
        .CO({buff0_reg_i_4_n_0,buff0_reg_i_4_n_1,buff0_reg_i_4_n_2,buff0_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_83,p_tmp_reg__0_n_84,p_tmp_reg__0_n_85,p_tmp_reg__0_n_86}),
        .O(D[39:36]),
        .S({buff0_reg_i_18_n_0,buff0_reg_i_19_n_0,buff0_reg_i_20_n_0,buff0_reg_i_21_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_5
       (.CI(tmp_product_i_1_n_0),
        .CO({buff0_reg_i_5_n_0,buff0_reg_i_5_n_1,buff0_reg_i_5_n_2,buff0_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_87,p_tmp_reg__0_n_88,p_tmp_reg__0_n_89,p_tmp_reg__0_n_90}),
        .O(D[35:32]),
        .S({buff0_reg_i_22_n_0,buff0_reg_i_23_n_0,buff0_reg_i_24_n_0,buff0_reg_i_25_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_6
       (.I0(p_tmp_reg__0_n_71),
        .I1(p_tmp_reg_n_88),
        .O(buff0_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_7
       (.I0(p_tmp_reg__0_n_72),
        .I1(p_tmp_reg_n_89),
        .O(buff0_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_8
       (.I0(p_tmp_reg__0_n_73),
        .I1(p_tmp_reg_n_90),
        .O(buff0_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_9
       (.I0(p_tmp_reg__0_n_74),
        .I1(p_tmp_reg_n_91),
        .O(buff0_reg_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff1_reg_i_1
       (.CI(buff1_reg_i_2_n_0),
        .CO({NLW_buff1_reg_i_1_CO_UNCONNECTED[3],buff1_reg_i_1_n_1,buff1_reg_i_1_n_2,buff1_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_tmp_reg__0_n_60,p_tmp_reg__0_n_61,p_tmp_reg__0_n_62}),
        .O(D[63:60]),
        .S({buff1_reg_i_4_n_0,buff1_reg_i_5_n_0,buff1_reg_i_6_n_0,buff1_reg_i_7_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_10
       (.I0(p_tmp_reg__0_n_65),
        .I1(p_tmp_reg_n_82),
        .O(buff1_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_11
       (.I0(p_tmp_reg__0_n_66),
        .I1(p_tmp_reg_n_83),
        .O(buff1_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_12
       (.I0(p_tmp_reg__0_n_67),
        .I1(p_tmp_reg_n_84),
        .O(buff1_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_13
       (.I0(p_tmp_reg__0_n_68),
        .I1(p_tmp_reg_n_85),
        .O(buff1_reg_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_14
       (.I0(p_tmp_reg__0_n_69),
        .I1(p_tmp_reg_n_86),
        .O(buff1_reg_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_15
       (.I0(p_tmp_reg__0_n_70),
        .I1(p_tmp_reg_n_87),
        .O(buff1_reg_i_15_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff1_reg_i_2
       (.CI(buff1_reg_i_3_n_0),
        .CO({buff1_reg_i_2_n_0,buff1_reg_i_2_n_1,buff1_reg_i_2_n_2,buff1_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_63,p_tmp_reg__0_n_64,p_tmp_reg__0_n_65,p_tmp_reg__0_n_66}),
        .O(D[59:56]),
        .S({buff1_reg_i_8_n_0,buff1_reg_i_9_n_0,buff1_reg_i_10_n_0,buff1_reg_i_11_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff1_reg_i_3
       (.CI(buff0_reg_i_1_n_0),
        .CO({buff1_reg_i_3_n_0,buff1_reg_i_3_n_1,buff1_reg_i_3_n_2,buff1_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_67,p_tmp_reg__0_n_68,p_tmp_reg__0_n_69,p_tmp_reg__0_n_70}),
        .O(D[55:52]),
        .S({buff1_reg_i_12_n_0,buff1_reg_i_13_n_0,buff1_reg_i_14_n_0,buff1_reg_i_15_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_4
       (.I0(p_tmp_reg__0_n_59),
        .I1(p_tmp_reg_n_76),
        .O(buff1_reg_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_5
       (.I0(p_tmp_reg__0_n_60),
        .I1(p_tmp_reg_n_77),
        .O(buff1_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_6
       (.I0(p_tmp_reg__0_n_61),
        .I1(p_tmp_reg_n_78),
        .O(buff1_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_7
       (.I0(p_tmp_reg__0_n_62),
        .I1(p_tmp_reg_n_79),
        .O(buff1_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_8
       (.I0(p_tmp_reg__0_n_63),
        .I1(p_tmp_reg_n_80),
        .O(buff1_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_9
       (.I0(p_tmp_reg__0_n_64),
        .I1(p_tmp_reg_n_81),
        .O(buff1_reg_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_tmp_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_tmp_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,p_tmp_reg_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_tmp_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_tmp_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_tmp_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(int_convHeight),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(int_convWidth),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_tmp_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_tmp_reg_OVERFLOW_UNCONNECTED),
        .P({p_tmp_reg_n_58,p_tmp_reg_n_59,p_tmp_reg_n_60,p_tmp_reg_n_61,p_tmp_reg_n_62,p_tmp_reg_n_63,p_tmp_reg_n_64,p_tmp_reg_n_65,p_tmp_reg_n_66,p_tmp_reg_n_67,p_tmp_reg_n_68,p_tmp_reg_n_69,p_tmp_reg_n_70,p_tmp_reg_n_71,p_tmp_reg_n_72,p_tmp_reg_n_73,p_tmp_reg_n_74,p_tmp_reg_n_75,p_tmp_reg_n_76,p_tmp_reg_n_77,p_tmp_reg_n_78,p_tmp_reg_n_79,p_tmp_reg_n_80,p_tmp_reg_n_81,p_tmp_reg_n_82,p_tmp_reg_n_83,p_tmp_reg_n_84,p_tmp_reg_n_85,p_tmp_reg_n_86,p_tmp_reg_n_87,p_tmp_reg_n_88,p_tmp_reg_n_89,p_tmp_reg_n_90,p_tmp_reg_n_91,p_tmp_reg_n_92,p_tmp_reg_n_93,p_tmp_reg_n_94,p_tmp_reg_n_95,p_tmp_reg_n_96,p_tmp_reg_n_97,p_tmp_reg_n_98,p_tmp_reg_n_99,p_tmp_reg_n_100,p_tmp_reg_n_101,p_tmp_reg_n_102,p_tmp_reg_n_103,p_tmp_reg_n_104,p_tmp_reg_n_105}),
        .PATTERNBDETECT(NLW_p_tmp_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_tmp_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_p_tmp_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_tmp_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(\p_tmp_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \p_tmp_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(\p_tmp_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \p_tmp_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(\p_tmp_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \p_tmp_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(\p_tmp_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \p_tmp_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_92),
        .Q(\p_tmp_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \p_tmp_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_91),
        .Q(\p_tmp_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \p_tmp_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_90),
        .Q(\p_tmp_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \p_tmp_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_89),
        .Q(\p_tmp_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \p_tmp_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_tmp_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(\p_tmp_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \p_tmp_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(\p_tmp_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \p_tmp_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(\p_tmp_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \p_tmp_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(\p_tmp_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \p_tmp_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(\p_tmp_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \p_tmp_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(\p_tmp_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \p_tmp_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(\p_tmp_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \p_tmp_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(\p_tmp_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \p_tmp_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(\p_tmp_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \p_tmp_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_tmp_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_tmp_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,p_tmp_reg_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_tmp_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_tmp_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_tmp_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(int_convHeight),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(int_convWidth),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_tmp_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_tmp_reg__0_OVERFLOW_UNCONNECTED),
        .P({p_tmp_reg__0_n_58,p_tmp_reg__0_n_59,p_tmp_reg__0_n_60,p_tmp_reg__0_n_61,p_tmp_reg__0_n_62,p_tmp_reg__0_n_63,p_tmp_reg__0_n_64,p_tmp_reg__0_n_65,p_tmp_reg__0_n_66,p_tmp_reg__0_n_67,p_tmp_reg__0_n_68,p_tmp_reg__0_n_69,p_tmp_reg__0_n_70,p_tmp_reg__0_n_71,p_tmp_reg__0_n_72,p_tmp_reg__0_n_73,p_tmp_reg__0_n_74,p_tmp_reg__0_n_75,p_tmp_reg__0_n_76,p_tmp_reg__0_n_77,p_tmp_reg__0_n_78,p_tmp_reg__0_n_79,p_tmp_reg__0_n_80,p_tmp_reg__0_n_81,p_tmp_reg__0_n_82,p_tmp_reg__0_n_83,p_tmp_reg__0_n_84,p_tmp_reg__0_n_85,p_tmp_reg__0_n_86,p_tmp_reg__0_n_87,p_tmp_reg__0_n_88,p_tmp_reg__0_n_89,p_tmp_reg__0_n_90,p_tmp_reg__0_n_91,p_tmp_reg__0_n_92,p_tmp_reg__0_n_93,p_tmp_reg__0_n_94,p_tmp_reg__0_n_95,p_tmp_reg__0_n_96,p_tmp_reg__0_n_97,p_tmp_reg__0_n_98,p_tmp_reg__0_n_99,p_tmp_reg__0_n_100,p_tmp_reg__0_n_101,p_tmp_reg__0_n_102,p_tmp_reg__0_n_103,p_tmp_reg__0_n_104,p_tmp_reg__0_n_105}),
        .PATTERNBDETECT(NLW_p_tmp_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_tmp_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_tmp_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_tmp_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_tmp_reg_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,tmp_product_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(int_convWidth),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(int_convHeight),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,p_tmp_reg_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(int_convHeight),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(int_convWidth),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_1
       (.CI(tmp_product_i_2_n_0),
        .CO({tmp_product_i_1_n_0,tmp_product_i_1_n_1,tmp_product_i_1_n_2,tmp_product_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_91,p_tmp_reg__0_n_92,p_tmp_reg__0_n_93,p_tmp_reg__0_n_94}),
        .O(D[31:28]),
        .S({tmp_product_i_5_n_0,tmp_product_i_6_n_0,tmp_product_i_7_n_0,tmp_product_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_10
       (.I0(p_tmp_reg__0_n_96),
        .I1(\p_tmp_reg_n_0_[9] ),
        .O(tmp_product_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_11
       (.I0(p_tmp_reg__0_n_97),
        .I1(\p_tmp_reg_n_0_[8] ),
        .O(tmp_product_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_12
       (.I0(p_tmp_reg__0_n_98),
        .I1(\p_tmp_reg_n_0_[7] ),
        .O(tmp_product_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_13
       (.I0(p_tmp_reg__0_n_99),
        .I1(\p_tmp_reg_n_0_[6] ),
        .O(tmp_product_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_14
       (.I0(p_tmp_reg__0_n_100),
        .I1(\p_tmp_reg_n_0_[5] ),
        .O(tmp_product_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_15
       (.I0(p_tmp_reg__0_n_101),
        .I1(\p_tmp_reg_n_0_[4] ),
        .O(tmp_product_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_16
       (.I0(p_tmp_reg__0_n_102),
        .I1(\p_tmp_reg_n_0_[3] ),
        .O(tmp_product_i_16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_17
       (.I0(p_tmp_reg__0_n_103),
        .I1(\p_tmp_reg_n_0_[2] ),
        .O(tmp_product_i_17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_18
       (.I0(p_tmp_reg__0_n_104),
        .I1(\p_tmp_reg_n_0_[1] ),
        .O(tmp_product_i_18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_19
       (.I0(p_tmp_reg__0_n_105),
        .I1(\p_tmp_reg_n_0_[0] ),
        .O(tmp_product_i_19_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_2
       (.CI(tmp_product_i_3_n_0),
        .CO({tmp_product_i_2_n_0,tmp_product_i_2_n_1,tmp_product_i_2_n_2,tmp_product_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_95,p_tmp_reg__0_n_96,p_tmp_reg__0_n_97,p_tmp_reg__0_n_98}),
        .O(D[27:24]),
        .S({tmp_product_i_9_n_0,tmp_product_i_10_n_0,tmp_product_i_11_n_0,tmp_product_i_12_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_3
       (.CI(tmp_product_i_4_n_0),
        .CO({tmp_product_i_3_n_0,tmp_product_i_3_n_1,tmp_product_i_3_n_2,tmp_product_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_99,p_tmp_reg__0_n_100,p_tmp_reg__0_n_101,p_tmp_reg__0_n_102}),
        .O(D[23:20]),
        .S({tmp_product_i_13_n_0,tmp_product_i_14_n_0,tmp_product_i_15_n_0,tmp_product_i_16_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_4
       (.CI(1'b0),
        .CO({tmp_product_i_4_n_0,tmp_product_i_4_n_1,tmp_product_i_4_n_2,tmp_product_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_103,p_tmp_reg__0_n_104,p_tmp_reg__0_n_105,1'b0}),
        .O(D[19:16]),
        .S({tmp_product_i_17_n_0,tmp_product_i_18_n_0,tmp_product_i_19_n_0,\p_tmp_reg[16]__0_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_5
       (.I0(p_tmp_reg__0_n_91),
        .I1(\p_tmp_reg_n_0_[14] ),
        .O(tmp_product_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_6
       (.I0(p_tmp_reg__0_n_92),
        .I1(\p_tmp_reg_n_0_[13] ),
        .O(tmp_product_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_7
       (.I0(p_tmp_reg__0_n_93),
        .I1(\p_tmp_reg_n_0_[12] ),
        .O(tmp_product_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_8
       (.I0(p_tmp_reg__0_n_94),
        .I1(\p_tmp_reg_n_0_[11] ),
        .O(tmp_product_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_9
       (.I0(p_tmp_reg__0_n_95),
        .I1(\p_tmp_reg_n_0_[10] ),
        .O(tmp_product_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_mul_32ns_33ns_65_2_1" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_mul_32ns_33ns_65_2_1
   (D,
    Q,
    int_numFilters,
    ap_clk,
    tmp_product_0,
    sub_i_i464_fu_279_p2);
  output [64:0]D;
  input [1:0]Q;
  input int_numFilters;
  input ap_clk;
  input [31:0]tmp_product_0;
  input [32:0]sub_i_i464_fu_279_p2;

  wire [64:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire int_numFilters;
  wire \mul_ln15_2_reg_679[19]_i_2_n_0 ;
  wire \mul_ln15_2_reg_679[19]_i_3_n_0 ;
  wire \mul_ln15_2_reg_679[19]_i_4_n_0 ;
  wire \mul_ln15_2_reg_679[23]_i_2_n_0 ;
  wire \mul_ln15_2_reg_679[23]_i_3_n_0 ;
  wire \mul_ln15_2_reg_679[23]_i_4_n_0 ;
  wire \mul_ln15_2_reg_679[23]_i_5_n_0 ;
  wire \mul_ln15_2_reg_679[27]_i_2_n_0 ;
  wire \mul_ln15_2_reg_679[27]_i_3_n_0 ;
  wire \mul_ln15_2_reg_679[27]_i_4_n_0 ;
  wire \mul_ln15_2_reg_679[27]_i_5_n_0 ;
  wire \mul_ln15_2_reg_679[31]_i_2_n_0 ;
  wire \mul_ln15_2_reg_679[31]_i_3_n_0 ;
  wire \mul_ln15_2_reg_679[31]_i_4_n_0 ;
  wire \mul_ln15_2_reg_679[31]_i_5_n_0 ;
  wire \mul_ln15_2_reg_679[35]_i_2_n_0 ;
  wire \mul_ln15_2_reg_679[35]_i_3_n_0 ;
  wire \mul_ln15_2_reg_679[35]_i_4_n_0 ;
  wire \mul_ln15_2_reg_679[35]_i_5_n_0 ;
  wire \mul_ln15_2_reg_679[39]_i_2_n_0 ;
  wire \mul_ln15_2_reg_679[39]_i_3_n_0 ;
  wire \mul_ln15_2_reg_679[39]_i_4_n_0 ;
  wire \mul_ln15_2_reg_679[39]_i_5_n_0 ;
  wire \mul_ln15_2_reg_679[43]_i_2_n_0 ;
  wire \mul_ln15_2_reg_679[43]_i_3_n_0 ;
  wire \mul_ln15_2_reg_679[43]_i_4_n_0 ;
  wire \mul_ln15_2_reg_679[43]_i_5_n_0 ;
  wire \mul_ln15_2_reg_679[47]_i_2_n_0 ;
  wire \mul_ln15_2_reg_679[47]_i_3_n_0 ;
  wire \mul_ln15_2_reg_679[47]_i_4_n_0 ;
  wire \mul_ln15_2_reg_679[47]_i_5_n_0 ;
  wire \mul_ln15_2_reg_679[51]_i_2_n_0 ;
  wire \mul_ln15_2_reg_679[51]_i_3_n_0 ;
  wire \mul_ln15_2_reg_679[51]_i_4_n_0 ;
  wire \mul_ln15_2_reg_679[51]_i_5_n_0 ;
  wire \mul_ln15_2_reg_679[55]_i_2_n_0 ;
  wire \mul_ln15_2_reg_679[55]_i_3_n_0 ;
  wire \mul_ln15_2_reg_679[55]_i_4_n_0 ;
  wire \mul_ln15_2_reg_679[55]_i_5_n_0 ;
  wire \mul_ln15_2_reg_679[59]_i_2_n_0 ;
  wire \mul_ln15_2_reg_679[59]_i_3_n_0 ;
  wire \mul_ln15_2_reg_679[59]_i_4_n_0 ;
  wire \mul_ln15_2_reg_679[59]_i_5_n_0 ;
  wire \mul_ln15_2_reg_679[63]_i_2_n_0 ;
  wire \mul_ln15_2_reg_679[63]_i_3_n_0 ;
  wire \mul_ln15_2_reg_679[63]_i_4_n_0 ;
  wire \mul_ln15_2_reg_679[63]_i_5_n_0 ;
  wire \mul_ln15_2_reg_679[64]_i_2_n_0 ;
  wire \mul_ln15_2_reg_679_reg[19]_i_1_n_0 ;
  wire \mul_ln15_2_reg_679_reg[19]_i_1_n_1 ;
  wire \mul_ln15_2_reg_679_reg[19]_i_1_n_2 ;
  wire \mul_ln15_2_reg_679_reg[19]_i_1_n_3 ;
  wire \mul_ln15_2_reg_679_reg[23]_i_1_n_0 ;
  wire \mul_ln15_2_reg_679_reg[23]_i_1_n_1 ;
  wire \mul_ln15_2_reg_679_reg[23]_i_1_n_2 ;
  wire \mul_ln15_2_reg_679_reg[23]_i_1_n_3 ;
  wire \mul_ln15_2_reg_679_reg[27]_i_1_n_0 ;
  wire \mul_ln15_2_reg_679_reg[27]_i_1_n_1 ;
  wire \mul_ln15_2_reg_679_reg[27]_i_1_n_2 ;
  wire \mul_ln15_2_reg_679_reg[27]_i_1_n_3 ;
  wire \mul_ln15_2_reg_679_reg[31]_i_1_n_0 ;
  wire \mul_ln15_2_reg_679_reg[31]_i_1_n_1 ;
  wire \mul_ln15_2_reg_679_reg[31]_i_1_n_2 ;
  wire \mul_ln15_2_reg_679_reg[31]_i_1_n_3 ;
  wire \mul_ln15_2_reg_679_reg[35]_i_1_n_0 ;
  wire \mul_ln15_2_reg_679_reg[35]_i_1_n_1 ;
  wire \mul_ln15_2_reg_679_reg[35]_i_1_n_2 ;
  wire \mul_ln15_2_reg_679_reg[35]_i_1_n_3 ;
  wire \mul_ln15_2_reg_679_reg[39]_i_1_n_0 ;
  wire \mul_ln15_2_reg_679_reg[39]_i_1_n_1 ;
  wire \mul_ln15_2_reg_679_reg[39]_i_1_n_2 ;
  wire \mul_ln15_2_reg_679_reg[39]_i_1_n_3 ;
  wire \mul_ln15_2_reg_679_reg[43]_i_1_n_0 ;
  wire \mul_ln15_2_reg_679_reg[43]_i_1_n_1 ;
  wire \mul_ln15_2_reg_679_reg[43]_i_1_n_2 ;
  wire \mul_ln15_2_reg_679_reg[43]_i_1_n_3 ;
  wire \mul_ln15_2_reg_679_reg[47]_i_1_n_0 ;
  wire \mul_ln15_2_reg_679_reg[47]_i_1_n_1 ;
  wire \mul_ln15_2_reg_679_reg[47]_i_1_n_2 ;
  wire \mul_ln15_2_reg_679_reg[47]_i_1_n_3 ;
  wire \mul_ln15_2_reg_679_reg[51]_i_1_n_0 ;
  wire \mul_ln15_2_reg_679_reg[51]_i_1_n_1 ;
  wire \mul_ln15_2_reg_679_reg[51]_i_1_n_2 ;
  wire \mul_ln15_2_reg_679_reg[51]_i_1_n_3 ;
  wire \mul_ln15_2_reg_679_reg[55]_i_1_n_0 ;
  wire \mul_ln15_2_reg_679_reg[55]_i_1_n_1 ;
  wire \mul_ln15_2_reg_679_reg[55]_i_1_n_2 ;
  wire \mul_ln15_2_reg_679_reg[55]_i_1_n_3 ;
  wire \mul_ln15_2_reg_679_reg[59]_i_1_n_0 ;
  wire \mul_ln15_2_reg_679_reg[59]_i_1_n_1 ;
  wire \mul_ln15_2_reg_679_reg[59]_i_1_n_2 ;
  wire \mul_ln15_2_reg_679_reg[59]_i_1_n_3 ;
  wire \mul_ln15_2_reg_679_reg[63]_i_1_n_0 ;
  wire \mul_ln15_2_reg_679_reg[63]_i_1_n_1 ;
  wire \mul_ln15_2_reg_679_reg[63]_i_1_n_2 ;
  wire \mul_ln15_2_reg_679_reg[63]_i_1_n_3 ;
  wire \p_tmp_reg[16]__0_n_0 ;
  wire p_tmp_reg__0_n_100;
  wire p_tmp_reg__0_n_101;
  wire p_tmp_reg__0_n_102;
  wire p_tmp_reg__0_n_103;
  wire p_tmp_reg__0_n_104;
  wire p_tmp_reg__0_n_105;
  wire p_tmp_reg__0_n_58;
  wire p_tmp_reg__0_n_59;
  wire p_tmp_reg__0_n_60;
  wire p_tmp_reg__0_n_61;
  wire p_tmp_reg__0_n_62;
  wire p_tmp_reg__0_n_63;
  wire p_tmp_reg__0_n_64;
  wire p_tmp_reg__0_n_65;
  wire p_tmp_reg__0_n_66;
  wire p_tmp_reg__0_n_67;
  wire p_tmp_reg__0_n_68;
  wire p_tmp_reg__0_n_69;
  wire p_tmp_reg__0_n_70;
  wire p_tmp_reg__0_n_71;
  wire p_tmp_reg__0_n_72;
  wire p_tmp_reg__0_n_73;
  wire p_tmp_reg__0_n_74;
  wire p_tmp_reg__0_n_75;
  wire p_tmp_reg__0_n_76;
  wire p_tmp_reg__0_n_77;
  wire p_tmp_reg__0_n_78;
  wire p_tmp_reg__0_n_79;
  wire p_tmp_reg__0_n_80;
  wire p_tmp_reg__0_n_81;
  wire p_tmp_reg__0_n_82;
  wire p_tmp_reg__0_n_83;
  wire p_tmp_reg__0_n_84;
  wire p_tmp_reg__0_n_85;
  wire p_tmp_reg__0_n_86;
  wire p_tmp_reg__0_n_87;
  wire p_tmp_reg__0_n_88;
  wire p_tmp_reg__0_n_89;
  wire p_tmp_reg__0_n_90;
  wire p_tmp_reg__0_n_91;
  wire p_tmp_reg__0_n_92;
  wire p_tmp_reg__0_n_93;
  wire p_tmp_reg__0_n_94;
  wire p_tmp_reg__0_n_95;
  wire p_tmp_reg__0_n_96;
  wire p_tmp_reg__0_n_97;
  wire p_tmp_reg__0_n_98;
  wire p_tmp_reg__0_n_99;
  wire \p_tmp_reg_n_0_[0] ;
  wire \p_tmp_reg_n_0_[10] ;
  wire \p_tmp_reg_n_0_[11] ;
  wire \p_tmp_reg_n_0_[12] ;
  wire \p_tmp_reg_n_0_[13] ;
  wire \p_tmp_reg_n_0_[14] ;
  wire \p_tmp_reg_n_0_[15] ;
  wire \p_tmp_reg_n_0_[16] ;
  wire \p_tmp_reg_n_0_[1] ;
  wire \p_tmp_reg_n_0_[2] ;
  wire \p_tmp_reg_n_0_[3] ;
  wire \p_tmp_reg_n_0_[4] ;
  wire \p_tmp_reg_n_0_[5] ;
  wire \p_tmp_reg_n_0_[6] ;
  wire \p_tmp_reg_n_0_[7] ;
  wire \p_tmp_reg_n_0_[8] ;
  wire \p_tmp_reg_n_0_[9] ;
  wire p_tmp_reg_n_100;
  wire p_tmp_reg_n_101;
  wire p_tmp_reg_n_102;
  wire p_tmp_reg_n_103;
  wire p_tmp_reg_n_104;
  wire p_tmp_reg_n_105;
  wire p_tmp_reg_n_58;
  wire p_tmp_reg_n_59;
  wire p_tmp_reg_n_60;
  wire p_tmp_reg_n_61;
  wire p_tmp_reg_n_62;
  wire p_tmp_reg_n_63;
  wire p_tmp_reg_n_64;
  wire p_tmp_reg_n_65;
  wire p_tmp_reg_n_66;
  wire p_tmp_reg_n_67;
  wire p_tmp_reg_n_68;
  wire p_tmp_reg_n_69;
  wire p_tmp_reg_n_70;
  wire p_tmp_reg_n_71;
  wire p_tmp_reg_n_72;
  wire p_tmp_reg_n_73;
  wire p_tmp_reg_n_74;
  wire p_tmp_reg_n_75;
  wire p_tmp_reg_n_76;
  wire p_tmp_reg_n_77;
  wire p_tmp_reg_n_78;
  wire p_tmp_reg_n_79;
  wire p_tmp_reg_n_80;
  wire p_tmp_reg_n_81;
  wire p_tmp_reg_n_82;
  wire p_tmp_reg_n_83;
  wire p_tmp_reg_n_84;
  wire p_tmp_reg_n_85;
  wire p_tmp_reg_n_86;
  wire p_tmp_reg_n_87;
  wire p_tmp_reg_n_88;
  wire p_tmp_reg_n_89;
  wire p_tmp_reg_n_90;
  wire p_tmp_reg_n_91;
  wire p_tmp_reg_n_92;
  wire p_tmp_reg_n_93;
  wire p_tmp_reg_n_94;
  wire p_tmp_reg_n_95;
  wire p_tmp_reg_n_96;
  wire p_tmp_reg_n_97;
  wire p_tmp_reg_n_98;
  wire p_tmp_reg_n_99;
  wire [32:0]sub_i_i464_fu_279_p2;
  wire [31:0]tmp_product_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:0]\NLW_mul_ln15_2_reg_679_reg[64]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln15_2_reg_679_reg[64]_i_1_O_UNCONNECTED ;
  wire NLW_p_tmp_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_tmp_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_tmp_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_tmp_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_tmp_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_tmp_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_tmp_reg_PCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_p_tmp_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_tmp_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_tmp_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_tmp_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_tmp_reg__0_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[19]_i_2 
       (.I0(p_tmp_reg__0_n_103),
        .I1(\p_tmp_reg_n_0_[2] ),
        .O(\mul_ln15_2_reg_679[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[19]_i_3 
       (.I0(p_tmp_reg__0_n_104),
        .I1(\p_tmp_reg_n_0_[1] ),
        .O(\mul_ln15_2_reg_679[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[19]_i_4 
       (.I0(p_tmp_reg__0_n_105),
        .I1(\p_tmp_reg_n_0_[0] ),
        .O(\mul_ln15_2_reg_679[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[23]_i_2 
       (.I0(p_tmp_reg__0_n_99),
        .I1(\p_tmp_reg_n_0_[6] ),
        .O(\mul_ln15_2_reg_679[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[23]_i_3 
       (.I0(p_tmp_reg__0_n_100),
        .I1(\p_tmp_reg_n_0_[5] ),
        .O(\mul_ln15_2_reg_679[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[23]_i_4 
       (.I0(p_tmp_reg__0_n_101),
        .I1(\p_tmp_reg_n_0_[4] ),
        .O(\mul_ln15_2_reg_679[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[23]_i_5 
       (.I0(p_tmp_reg__0_n_102),
        .I1(\p_tmp_reg_n_0_[3] ),
        .O(\mul_ln15_2_reg_679[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[27]_i_2 
       (.I0(p_tmp_reg__0_n_95),
        .I1(\p_tmp_reg_n_0_[10] ),
        .O(\mul_ln15_2_reg_679[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[27]_i_3 
       (.I0(p_tmp_reg__0_n_96),
        .I1(\p_tmp_reg_n_0_[9] ),
        .O(\mul_ln15_2_reg_679[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[27]_i_4 
       (.I0(p_tmp_reg__0_n_97),
        .I1(\p_tmp_reg_n_0_[8] ),
        .O(\mul_ln15_2_reg_679[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[27]_i_5 
       (.I0(p_tmp_reg__0_n_98),
        .I1(\p_tmp_reg_n_0_[7] ),
        .O(\mul_ln15_2_reg_679[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[31]_i_2 
       (.I0(p_tmp_reg__0_n_91),
        .I1(\p_tmp_reg_n_0_[14] ),
        .O(\mul_ln15_2_reg_679[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[31]_i_3 
       (.I0(p_tmp_reg__0_n_92),
        .I1(\p_tmp_reg_n_0_[13] ),
        .O(\mul_ln15_2_reg_679[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[31]_i_4 
       (.I0(p_tmp_reg__0_n_93),
        .I1(\p_tmp_reg_n_0_[12] ),
        .O(\mul_ln15_2_reg_679[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[31]_i_5 
       (.I0(p_tmp_reg__0_n_94),
        .I1(\p_tmp_reg_n_0_[11] ),
        .O(\mul_ln15_2_reg_679[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[35]_i_2 
       (.I0(p_tmp_reg__0_n_87),
        .I1(p_tmp_reg_n_104),
        .O(\mul_ln15_2_reg_679[35]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[35]_i_3 
       (.I0(p_tmp_reg__0_n_88),
        .I1(p_tmp_reg_n_105),
        .O(\mul_ln15_2_reg_679[35]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[35]_i_4 
       (.I0(p_tmp_reg__0_n_89),
        .I1(\p_tmp_reg_n_0_[16] ),
        .O(\mul_ln15_2_reg_679[35]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[35]_i_5 
       (.I0(p_tmp_reg__0_n_90),
        .I1(\p_tmp_reg_n_0_[15] ),
        .O(\mul_ln15_2_reg_679[35]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[39]_i_2 
       (.I0(p_tmp_reg__0_n_83),
        .I1(p_tmp_reg_n_100),
        .O(\mul_ln15_2_reg_679[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[39]_i_3 
       (.I0(p_tmp_reg__0_n_84),
        .I1(p_tmp_reg_n_101),
        .O(\mul_ln15_2_reg_679[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[39]_i_4 
       (.I0(p_tmp_reg__0_n_85),
        .I1(p_tmp_reg_n_102),
        .O(\mul_ln15_2_reg_679[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[39]_i_5 
       (.I0(p_tmp_reg__0_n_86),
        .I1(p_tmp_reg_n_103),
        .O(\mul_ln15_2_reg_679[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[43]_i_2 
       (.I0(p_tmp_reg__0_n_79),
        .I1(p_tmp_reg_n_96),
        .O(\mul_ln15_2_reg_679[43]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[43]_i_3 
       (.I0(p_tmp_reg__0_n_80),
        .I1(p_tmp_reg_n_97),
        .O(\mul_ln15_2_reg_679[43]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[43]_i_4 
       (.I0(p_tmp_reg__0_n_81),
        .I1(p_tmp_reg_n_98),
        .O(\mul_ln15_2_reg_679[43]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[43]_i_5 
       (.I0(p_tmp_reg__0_n_82),
        .I1(p_tmp_reg_n_99),
        .O(\mul_ln15_2_reg_679[43]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[47]_i_2 
       (.I0(p_tmp_reg__0_n_75),
        .I1(p_tmp_reg_n_92),
        .O(\mul_ln15_2_reg_679[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[47]_i_3 
       (.I0(p_tmp_reg__0_n_76),
        .I1(p_tmp_reg_n_93),
        .O(\mul_ln15_2_reg_679[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[47]_i_4 
       (.I0(p_tmp_reg__0_n_77),
        .I1(p_tmp_reg_n_94),
        .O(\mul_ln15_2_reg_679[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[47]_i_5 
       (.I0(p_tmp_reg__0_n_78),
        .I1(p_tmp_reg_n_95),
        .O(\mul_ln15_2_reg_679[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[51]_i_2 
       (.I0(p_tmp_reg__0_n_71),
        .I1(p_tmp_reg_n_88),
        .O(\mul_ln15_2_reg_679[51]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[51]_i_3 
       (.I0(p_tmp_reg__0_n_72),
        .I1(p_tmp_reg_n_89),
        .O(\mul_ln15_2_reg_679[51]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[51]_i_4 
       (.I0(p_tmp_reg__0_n_73),
        .I1(p_tmp_reg_n_90),
        .O(\mul_ln15_2_reg_679[51]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[51]_i_5 
       (.I0(p_tmp_reg__0_n_74),
        .I1(p_tmp_reg_n_91),
        .O(\mul_ln15_2_reg_679[51]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[55]_i_2 
       (.I0(p_tmp_reg__0_n_67),
        .I1(p_tmp_reg_n_84),
        .O(\mul_ln15_2_reg_679[55]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[55]_i_3 
       (.I0(p_tmp_reg__0_n_68),
        .I1(p_tmp_reg_n_85),
        .O(\mul_ln15_2_reg_679[55]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[55]_i_4 
       (.I0(p_tmp_reg__0_n_69),
        .I1(p_tmp_reg_n_86),
        .O(\mul_ln15_2_reg_679[55]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[55]_i_5 
       (.I0(p_tmp_reg__0_n_70),
        .I1(p_tmp_reg_n_87),
        .O(\mul_ln15_2_reg_679[55]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[59]_i_2 
       (.I0(p_tmp_reg__0_n_63),
        .I1(p_tmp_reg_n_80),
        .O(\mul_ln15_2_reg_679[59]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[59]_i_3 
       (.I0(p_tmp_reg__0_n_64),
        .I1(p_tmp_reg_n_81),
        .O(\mul_ln15_2_reg_679[59]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[59]_i_4 
       (.I0(p_tmp_reg__0_n_65),
        .I1(p_tmp_reg_n_82),
        .O(\mul_ln15_2_reg_679[59]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[59]_i_5 
       (.I0(p_tmp_reg__0_n_66),
        .I1(p_tmp_reg_n_83),
        .O(\mul_ln15_2_reg_679[59]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[63]_i_2 
       (.I0(p_tmp_reg__0_n_59),
        .I1(p_tmp_reg_n_76),
        .O(\mul_ln15_2_reg_679[63]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[63]_i_3 
       (.I0(p_tmp_reg__0_n_60),
        .I1(p_tmp_reg_n_77),
        .O(\mul_ln15_2_reg_679[63]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[63]_i_4 
       (.I0(p_tmp_reg__0_n_61),
        .I1(p_tmp_reg_n_78),
        .O(\mul_ln15_2_reg_679[63]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[63]_i_5 
       (.I0(p_tmp_reg__0_n_62),
        .I1(p_tmp_reg_n_79),
        .O(\mul_ln15_2_reg_679[63]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln15_2_reg_679[64]_i_2 
       (.I0(p_tmp_reg__0_n_58),
        .I1(p_tmp_reg_n_75),
        .O(\mul_ln15_2_reg_679[64]_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln15_2_reg_679_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln15_2_reg_679_reg[19]_i_1_n_0 ,\mul_ln15_2_reg_679_reg[19]_i_1_n_1 ,\mul_ln15_2_reg_679_reg[19]_i_1_n_2 ,\mul_ln15_2_reg_679_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_103,p_tmp_reg__0_n_104,p_tmp_reg__0_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln15_2_reg_679[19]_i_2_n_0 ,\mul_ln15_2_reg_679[19]_i_3_n_0 ,\mul_ln15_2_reg_679[19]_i_4_n_0 ,\p_tmp_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln15_2_reg_679_reg[23]_i_1 
       (.CI(\mul_ln15_2_reg_679_reg[19]_i_1_n_0 ),
        .CO({\mul_ln15_2_reg_679_reg[23]_i_1_n_0 ,\mul_ln15_2_reg_679_reg[23]_i_1_n_1 ,\mul_ln15_2_reg_679_reg[23]_i_1_n_2 ,\mul_ln15_2_reg_679_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_99,p_tmp_reg__0_n_100,p_tmp_reg__0_n_101,p_tmp_reg__0_n_102}),
        .O(D[23:20]),
        .S({\mul_ln15_2_reg_679[23]_i_2_n_0 ,\mul_ln15_2_reg_679[23]_i_3_n_0 ,\mul_ln15_2_reg_679[23]_i_4_n_0 ,\mul_ln15_2_reg_679[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln15_2_reg_679_reg[27]_i_1 
       (.CI(\mul_ln15_2_reg_679_reg[23]_i_1_n_0 ),
        .CO({\mul_ln15_2_reg_679_reg[27]_i_1_n_0 ,\mul_ln15_2_reg_679_reg[27]_i_1_n_1 ,\mul_ln15_2_reg_679_reg[27]_i_1_n_2 ,\mul_ln15_2_reg_679_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_95,p_tmp_reg__0_n_96,p_tmp_reg__0_n_97,p_tmp_reg__0_n_98}),
        .O(D[27:24]),
        .S({\mul_ln15_2_reg_679[27]_i_2_n_0 ,\mul_ln15_2_reg_679[27]_i_3_n_0 ,\mul_ln15_2_reg_679[27]_i_4_n_0 ,\mul_ln15_2_reg_679[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln15_2_reg_679_reg[31]_i_1 
       (.CI(\mul_ln15_2_reg_679_reg[27]_i_1_n_0 ),
        .CO({\mul_ln15_2_reg_679_reg[31]_i_1_n_0 ,\mul_ln15_2_reg_679_reg[31]_i_1_n_1 ,\mul_ln15_2_reg_679_reg[31]_i_1_n_2 ,\mul_ln15_2_reg_679_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_91,p_tmp_reg__0_n_92,p_tmp_reg__0_n_93,p_tmp_reg__0_n_94}),
        .O(D[31:28]),
        .S({\mul_ln15_2_reg_679[31]_i_2_n_0 ,\mul_ln15_2_reg_679[31]_i_3_n_0 ,\mul_ln15_2_reg_679[31]_i_4_n_0 ,\mul_ln15_2_reg_679[31]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln15_2_reg_679_reg[35]_i_1 
       (.CI(\mul_ln15_2_reg_679_reg[31]_i_1_n_0 ),
        .CO({\mul_ln15_2_reg_679_reg[35]_i_1_n_0 ,\mul_ln15_2_reg_679_reg[35]_i_1_n_1 ,\mul_ln15_2_reg_679_reg[35]_i_1_n_2 ,\mul_ln15_2_reg_679_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_87,p_tmp_reg__0_n_88,p_tmp_reg__0_n_89,p_tmp_reg__0_n_90}),
        .O(D[35:32]),
        .S({\mul_ln15_2_reg_679[35]_i_2_n_0 ,\mul_ln15_2_reg_679[35]_i_3_n_0 ,\mul_ln15_2_reg_679[35]_i_4_n_0 ,\mul_ln15_2_reg_679[35]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln15_2_reg_679_reg[39]_i_1 
       (.CI(\mul_ln15_2_reg_679_reg[35]_i_1_n_0 ),
        .CO({\mul_ln15_2_reg_679_reg[39]_i_1_n_0 ,\mul_ln15_2_reg_679_reg[39]_i_1_n_1 ,\mul_ln15_2_reg_679_reg[39]_i_1_n_2 ,\mul_ln15_2_reg_679_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_83,p_tmp_reg__0_n_84,p_tmp_reg__0_n_85,p_tmp_reg__0_n_86}),
        .O(D[39:36]),
        .S({\mul_ln15_2_reg_679[39]_i_2_n_0 ,\mul_ln15_2_reg_679[39]_i_3_n_0 ,\mul_ln15_2_reg_679[39]_i_4_n_0 ,\mul_ln15_2_reg_679[39]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln15_2_reg_679_reg[43]_i_1 
       (.CI(\mul_ln15_2_reg_679_reg[39]_i_1_n_0 ),
        .CO({\mul_ln15_2_reg_679_reg[43]_i_1_n_0 ,\mul_ln15_2_reg_679_reg[43]_i_1_n_1 ,\mul_ln15_2_reg_679_reg[43]_i_1_n_2 ,\mul_ln15_2_reg_679_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_79,p_tmp_reg__0_n_80,p_tmp_reg__0_n_81,p_tmp_reg__0_n_82}),
        .O(D[43:40]),
        .S({\mul_ln15_2_reg_679[43]_i_2_n_0 ,\mul_ln15_2_reg_679[43]_i_3_n_0 ,\mul_ln15_2_reg_679[43]_i_4_n_0 ,\mul_ln15_2_reg_679[43]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln15_2_reg_679_reg[47]_i_1 
       (.CI(\mul_ln15_2_reg_679_reg[43]_i_1_n_0 ),
        .CO({\mul_ln15_2_reg_679_reg[47]_i_1_n_0 ,\mul_ln15_2_reg_679_reg[47]_i_1_n_1 ,\mul_ln15_2_reg_679_reg[47]_i_1_n_2 ,\mul_ln15_2_reg_679_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_75,p_tmp_reg__0_n_76,p_tmp_reg__0_n_77,p_tmp_reg__0_n_78}),
        .O(D[47:44]),
        .S({\mul_ln15_2_reg_679[47]_i_2_n_0 ,\mul_ln15_2_reg_679[47]_i_3_n_0 ,\mul_ln15_2_reg_679[47]_i_4_n_0 ,\mul_ln15_2_reg_679[47]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln15_2_reg_679_reg[51]_i_1 
       (.CI(\mul_ln15_2_reg_679_reg[47]_i_1_n_0 ),
        .CO({\mul_ln15_2_reg_679_reg[51]_i_1_n_0 ,\mul_ln15_2_reg_679_reg[51]_i_1_n_1 ,\mul_ln15_2_reg_679_reg[51]_i_1_n_2 ,\mul_ln15_2_reg_679_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_71,p_tmp_reg__0_n_72,p_tmp_reg__0_n_73,p_tmp_reg__0_n_74}),
        .O(D[51:48]),
        .S({\mul_ln15_2_reg_679[51]_i_2_n_0 ,\mul_ln15_2_reg_679[51]_i_3_n_0 ,\mul_ln15_2_reg_679[51]_i_4_n_0 ,\mul_ln15_2_reg_679[51]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln15_2_reg_679_reg[55]_i_1 
       (.CI(\mul_ln15_2_reg_679_reg[51]_i_1_n_0 ),
        .CO({\mul_ln15_2_reg_679_reg[55]_i_1_n_0 ,\mul_ln15_2_reg_679_reg[55]_i_1_n_1 ,\mul_ln15_2_reg_679_reg[55]_i_1_n_2 ,\mul_ln15_2_reg_679_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_67,p_tmp_reg__0_n_68,p_tmp_reg__0_n_69,p_tmp_reg__0_n_70}),
        .O(D[55:52]),
        .S({\mul_ln15_2_reg_679[55]_i_2_n_0 ,\mul_ln15_2_reg_679[55]_i_3_n_0 ,\mul_ln15_2_reg_679[55]_i_4_n_0 ,\mul_ln15_2_reg_679[55]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln15_2_reg_679_reg[59]_i_1 
       (.CI(\mul_ln15_2_reg_679_reg[55]_i_1_n_0 ),
        .CO({\mul_ln15_2_reg_679_reg[59]_i_1_n_0 ,\mul_ln15_2_reg_679_reg[59]_i_1_n_1 ,\mul_ln15_2_reg_679_reg[59]_i_1_n_2 ,\mul_ln15_2_reg_679_reg[59]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_63,p_tmp_reg__0_n_64,p_tmp_reg__0_n_65,p_tmp_reg__0_n_66}),
        .O(D[59:56]),
        .S({\mul_ln15_2_reg_679[59]_i_2_n_0 ,\mul_ln15_2_reg_679[59]_i_3_n_0 ,\mul_ln15_2_reg_679[59]_i_4_n_0 ,\mul_ln15_2_reg_679[59]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln15_2_reg_679_reg[63]_i_1 
       (.CI(\mul_ln15_2_reg_679_reg[59]_i_1_n_0 ),
        .CO({\mul_ln15_2_reg_679_reg[63]_i_1_n_0 ,\mul_ln15_2_reg_679_reg[63]_i_1_n_1 ,\mul_ln15_2_reg_679_reg[63]_i_1_n_2 ,\mul_ln15_2_reg_679_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_59,p_tmp_reg__0_n_60,p_tmp_reg__0_n_61,p_tmp_reg__0_n_62}),
        .O(D[63:60]),
        .S({\mul_ln15_2_reg_679[63]_i_2_n_0 ,\mul_ln15_2_reg_679[63]_i_3_n_0 ,\mul_ln15_2_reg_679[63]_i_4_n_0 ,\mul_ln15_2_reg_679[63]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln15_2_reg_679_reg[64]_i_1 
       (.CI(\mul_ln15_2_reg_679_reg[63]_i_1_n_0 ),
        .CO(\NLW_mul_ln15_2_reg_679_reg[64]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mul_ln15_2_reg_679_reg[64]_i_1_O_UNCONNECTED [3:1],D[64]}),
        .S({1'b0,1'b0,1'b0,\mul_ln15_2_reg_679[64]_i_2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x17 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_tmp_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_i_i464_fu_279_p2[32:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_tmp_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,tmp_product_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_tmp_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_tmp_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_tmp_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(int_numFilters),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_tmp_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_tmp_reg_OVERFLOW_UNCONNECTED),
        .P({p_tmp_reg_n_58,p_tmp_reg_n_59,p_tmp_reg_n_60,p_tmp_reg_n_61,p_tmp_reg_n_62,p_tmp_reg_n_63,p_tmp_reg_n_64,p_tmp_reg_n_65,p_tmp_reg_n_66,p_tmp_reg_n_67,p_tmp_reg_n_68,p_tmp_reg_n_69,p_tmp_reg_n_70,p_tmp_reg_n_71,p_tmp_reg_n_72,p_tmp_reg_n_73,p_tmp_reg_n_74,p_tmp_reg_n_75,p_tmp_reg_n_76,p_tmp_reg_n_77,p_tmp_reg_n_78,p_tmp_reg_n_79,p_tmp_reg_n_80,p_tmp_reg_n_81,p_tmp_reg_n_82,p_tmp_reg_n_83,p_tmp_reg_n_84,p_tmp_reg_n_85,p_tmp_reg_n_86,p_tmp_reg_n_87,p_tmp_reg_n_88,p_tmp_reg_n_89,p_tmp_reg_n_90,p_tmp_reg_n_91,p_tmp_reg_n_92,p_tmp_reg_n_93,p_tmp_reg_n_94,p_tmp_reg_n_95,p_tmp_reg_n_96,p_tmp_reg_n_97,p_tmp_reg_n_98,p_tmp_reg_n_99,p_tmp_reg_n_100,p_tmp_reg_n_101,p_tmp_reg_n_102,p_tmp_reg_n_103,p_tmp_reg_n_104,p_tmp_reg_n_105}),
        .PATTERNBDETECT(NLW_p_tmp_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_tmp_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_p_tmp_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_tmp_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(\p_tmp_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \p_tmp_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(\p_tmp_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \p_tmp_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(\p_tmp_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \p_tmp_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(\p_tmp_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \p_tmp_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_92),
        .Q(\p_tmp_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \p_tmp_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_91),
        .Q(\p_tmp_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \p_tmp_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_90),
        .Q(\p_tmp_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \p_tmp_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_89),
        .Q(\p_tmp_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \p_tmp_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_tmp_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(\p_tmp_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \p_tmp_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(\p_tmp_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \p_tmp_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(\p_tmp_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \p_tmp_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(\p_tmp_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \p_tmp_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(\p_tmp_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \p_tmp_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(\p_tmp_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \p_tmp_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(\p_tmp_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \p_tmp_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(\p_tmp_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \p_tmp_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(\p_tmp_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \p_tmp_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x17 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_tmp_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_tmp_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,sub_i_i464_fu_279_p2[32:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_tmp_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_tmp_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_tmp_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(int_numFilters),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_tmp_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_tmp_reg__0_OVERFLOW_UNCONNECTED),
        .P({p_tmp_reg__0_n_58,p_tmp_reg__0_n_59,p_tmp_reg__0_n_60,p_tmp_reg__0_n_61,p_tmp_reg__0_n_62,p_tmp_reg__0_n_63,p_tmp_reg__0_n_64,p_tmp_reg__0_n_65,p_tmp_reg__0_n_66,p_tmp_reg__0_n_67,p_tmp_reg__0_n_68,p_tmp_reg__0_n_69,p_tmp_reg__0_n_70,p_tmp_reg__0_n_71,p_tmp_reg__0_n_72,p_tmp_reg__0_n_73,p_tmp_reg__0_n_74,p_tmp_reg__0_n_75,p_tmp_reg__0_n_76,p_tmp_reg__0_n_77,p_tmp_reg__0_n_78,p_tmp_reg__0_n_79,p_tmp_reg__0_n_80,p_tmp_reg__0_n_81,p_tmp_reg__0_n_82,p_tmp_reg__0_n_83,p_tmp_reg__0_n_84,p_tmp_reg__0_n_85,p_tmp_reg__0_n_86,p_tmp_reg__0_n_87,p_tmp_reg__0_n_88,p_tmp_reg__0_n_89,p_tmp_reg__0_n_90,p_tmp_reg__0_n_91,p_tmp_reg__0_n_92,p_tmp_reg__0_n_93,p_tmp_reg__0_n_94,p_tmp_reg__0_n_95,p_tmp_reg__0_n_96,p_tmp_reg__0_n_97,p_tmp_reg__0_n_98,p_tmp_reg__0_n_99,p_tmp_reg__0_n_100,p_tmp_reg__0_n_101,p_tmp_reg__0_n_102,p_tmp_reg__0_n_103,p_tmp_reg__0_n_104,p_tmp_reg__0_n_105}),
        .PATTERNBDETECT(NLW_p_tmp_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_tmp_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_tmp_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_tmp_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_i_i464_fu_279_p2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,tmp_product_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(int_numFilters),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,sub_i_i464_fu_279_p2[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(int_numFilters),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_mul_32ns_33s_64_2_1" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_mul_32ns_33s_64_2_1
   (E,
    D,
    sub_i_i464_fu_279_p2,
    p_tmp_reg__0_0,
    Q,
    ap_clk,
    tmp_product_0,
    CO,
    tmp_product__0_0,
    p_tmp_reg_0);
  output [0:0]E;
  output [31:0]D;
  output [32:0]sub_i_i464_fu_279_p2;
  output [63:0]p_tmp_reg__0_0;
  input [2:0]Q;
  input ap_clk;
  input [31:0]tmp_product_0;
  input [0:0]CO;
  input [0:0]tmp_product__0_0;
  input [31:0]p_tmp_reg_0;

  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire ap_clk;
  wire \mul_ln1027_reg_717[19]_i_2_n_0 ;
  wire \mul_ln1027_reg_717[19]_i_3_n_0 ;
  wire \mul_ln1027_reg_717[19]_i_4_n_0 ;
  wire \mul_ln1027_reg_717[23]_i_2_n_0 ;
  wire \mul_ln1027_reg_717[23]_i_3_n_0 ;
  wire \mul_ln1027_reg_717[23]_i_4_n_0 ;
  wire \mul_ln1027_reg_717[23]_i_5_n_0 ;
  wire \mul_ln1027_reg_717[27]_i_2_n_0 ;
  wire \mul_ln1027_reg_717[27]_i_3_n_0 ;
  wire \mul_ln1027_reg_717[27]_i_4_n_0 ;
  wire \mul_ln1027_reg_717[27]_i_5_n_0 ;
  wire \mul_ln1027_reg_717[31]_i_2_n_0 ;
  wire \mul_ln1027_reg_717[31]_i_3_n_0 ;
  wire \mul_ln1027_reg_717[31]_i_4_n_0 ;
  wire \mul_ln1027_reg_717[31]_i_5_n_0 ;
  wire \mul_ln1027_reg_717[35]_i_2_n_0 ;
  wire \mul_ln1027_reg_717[35]_i_3_n_0 ;
  wire \mul_ln1027_reg_717[35]_i_4_n_0 ;
  wire \mul_ln1027_reg_717[35]_i_5_n_0 ;
  wire \mul_ln1027_reg_717[39]_i_2_n_0 ;
  wire \mul_ln1027_reg_717[39]_i_3_n_0 ;
  wire \mul_ln1027_reg_717[39]_i_4_n_0 ;
  wire \mul_ln1027_reg_717[39]_i_5_n_0 ;
  wire \mul_ln1027_reg_717[43]_i_2_n_0 ;
  wire \mul_ln1027_reg_717[43]_i_3_n_0 ;
  wire \mul_ln1027_reg_717[43]_i_4_n_0 ;
  wire \mul_ln1027_reg_717[43]_i_5_n_0 ;
  wire \mul_ln1027_reg_717[47]_i_2_n_0 ;
  wire \mul_ln1027_reg_717[47]_i_3_n_0 ;
  wire \mul_ln1027_reg_717[47]_i_4_n_0 ;
  wire \mul_ln1027_reg_717[47]_i_5_n_0 ;
  wire \mul_ln1027_reg_717[51]_i_2_n_0 ;
  wire \mul_ln1027_reg_717[51]_i_3_n_0 ;
  wire \mul_ln1027_reg_717[51]_i_4_n_0 ;
  wire \mul_ln1027_reg_717[51]_i_5_n_0 ;
  wire \mul_ln1027_reg_717[55]_i_2_n_0 ;
  wire \mul_ln1027_reg_717[55]_i_3_n_0 ;
  wire \mul_ln1027_reg_717[55]_i_4_n_0 ;
  wire \mul_ln1027_reg_717[55]_i_5_n_0 ;
  wire \mul_ln1027_reg_717[59]_i_2_n_0 ;
  wire \mul_ln1027_reg_717[59]_i_3_n_0 ;
  wire \mul_ln1027_reg_717[59]_i_4_n_0 ;
  wire \mul_ln1027_reg_717[59]_i_5_n_0 ;
  wire \mul_ln1027_reg_717[63]_i_2_n_0 ;
  wire \mul_ln1027_reg_717[63]_i_3_n_0 ;
  wire \mul_ln1027_reg_717[63]_i_4_n_0 ;
  wire \mul_ln1027_reg_717[63]_i_5_n_0 ;
  wire \mul_ln1027_reg_717_reg[19]_i_1_n_0 ;
  wire \mul_ln1027_reg_717_reg[19]_i_1_n_1 ;
  wire \mul_ln1027_reg_717_reg[19]_i_1_n_2 ;
  wire \mul_ln1027_reg_717_reg[19]_i_1_n_3 ;
  wire \mul_ln1027_reg_717_reg[23]_i_1_n_0 ;
  wire \mul_ln1027_reg_717_reg[23]_i_1_n_1 ;
  wire \mul_ln1027_reg_717_reg[23]_i_1_n_2 ;
  wire \mul_ln1027_reg_717_reg[23]_i_1_n_3 ;
  wire \mul_ln1027_reg_717_reg[27]_i_1_n_0 ;
  wire \mul_ln1027_reg_717_reg[27]_i_1_n_1 ;
  wire \mul_ln1027_reg_717_reg[27]_i_1_n_2 ;
  wire \mul_ln1027_reg_717_reg[27]_i_1_n_3 ;
  wire \mul_ln1027_reg_717_reg[31]_i_1_n_0 ;
  wire \mul_ln1027_reg_717_reg[31]_i_1_n_1 ;
  wire \mul_ln1027_reg_717_reg[31]_i_1_n_2 ;
  wire \mul_ln1027_reg_717_reg[31]_i_1_n_3 ;
  wire \mul_ln1027_reg_717_reg[35]_i_1_n_0 ;
  wire \mul_ln1027_reg_717_reg[35]_i_1_n_1 ;
  wire \mul_ln1027_reg_717_reg[35]_i_1_n_2 ;
  wire \mul_ln1027_reg_717_reg[35]_i_1_n_3 ;
  wire \mul_ln1027_reg_717_reg[39]_i_1_n_0 ;
  wire \mul_ln1027_reg_717_reg[39]_i_1_n_1 ;
  wire \mul_ln1027_reg_717_reg[39]_i_1_n_2 ;
  wire \mul_ln1027_reg_717_reg[39]_i_1_n_3 ;
  wire \mul_ln1027_reg_717_reg[43]_i_1_n_0 ;
  wire \mul_ln1027_reg_717_reg[43]_i_1_n_1 ;
  wire \mul_ln1027_reg_717_reg[43]_i_1_n_2 ;
  wire \mul_ln1027_reg_717_reg[43]_i_1_n_3 ;
  wire \mul_ln1027_reg_717_reg[47]_i_1_n_0 ;
  wire \mul_ln1027_reg_717_reg[47]_i_1_n_1 ;
  wire \mul_ln1027_reg_717_reg[47]_i_1_n_2 ;
  wire \mul_ln1027_reg_717_reg[47]_i_1_n_3 ;
  wire \mul_ln1027_reg_717_reg[51]_i_1_n_0 ;
  wire \mul_ln1027_reg_717_reg[51]_i_1_n_1 ;
  wire \mul_ln1027_reg_717_reg[51]_i_1_n_2 ;
  wire \mul_ln1027_reg_717_reg[51]_i_1_n_3 ;
  wire \mul_ln1027_reg_717_reg[55]_i_1_n_0 ;
  wire \mul_ln1027_reg_717_reg[55]_i_1_n_1 ;
  wire \mul_ln1027_reg_717_reg[55]_i_1_n_2 ;
  wire \mul_ln1027_reg_717_reg[55]_i_1_n_3 ;
  wire \mul_ln1027_reg_717_reg[59]_i_1_n_0 ;
  wire \mul_ln1027_reg_717_reg[59]_i_1_n_1 ;
  wire \mul_ln1027_reg_717_reg[59]_i_1_n_2 ;
  wire \mul_ln1027_reg_717_reg[59]_i_1_n_3 ;
  wire \mul_ln1027_reg_717_reg[63]_i_1_n_1 ;
  wire \mul_ln1027_reg_717_reg[63]_i_1_n_2 ;
  wire \mul_ln1027_reg_717_reg[63]_i_1_n_3 ;
  wire \p_tmp_reg[16]__0_n_0 ;
  wire [31:0]p_tmp_reg_0;
  wire [63:0]p_tmp_reg__0_0;
  wire p_tmp_reg__0_n_100;
  wire p_tmp_reg__0_n_101;
  wire p_tmp_reg__0_n_102;
  wire p_tmp_reg__0_n_103;
  wire p_tmp_reg__0_n_104;
  wire p_tmp_reg__0_n_105;
  wire p_tmp_reg__0_n_58;
  wire p_tmp_reg__0_n_59;
  wire p_tmp_reg__0_n_60;
  wire p_tmp_reg__0_n_61;
  wire p_tmp_reg__0_n_62;
  wire p_tmp_reg__0_n_63;
  wire p_tmp_reg__0_n_64;
  wire p_tmp_reg__0_n_65;
  wire p_tmp_reg__0_n_66;
  wire p_tmp_reg__0_n_67;
  wire p_tmp_reg__0_n_68;
  wire p_tmp_reg__0_n_69;
  wire p_tmp_reg__0_n_70;
  wire p_tmp_reg__0_n_71;
  wire p_tmp_reg__0_n_72;
  wire p_tmp_reg__0_n_73;
  wire p_tmp_reg__0_n_74;
  wire p_tmp_reg__0_n_75;
  wire p_tmp_reg__0_n_76;
  wire p_tmp_reg__0_n_77;
  wire p_tmp_reg__0_n_78;
  wire p_tmp_reg__0_n_79;
  wire p_tmp_reg__0_n_80;
  wire p_tmp_reg__0_n_81;
  wire p_tmp_reg__0_n_82;
  wire p_tmp_reg__0_n_83;
  wire p_tmp_reg__0_n_84;
  wire p_tmp_reg__0_n_85;
  wire p_tmp_reg__0_n_86;
  wire p_tmp_reg__0_n_87;
  wire p_tmp_reg__0_n_88;
  wire p_tmp_reg__0_n_89;
  wire p_tmp_reg__0_n_90;
  wire p_tmp_reg__0_n_91;
  wire p_tmp_reg__0_n_92;
  wire p_tmp_reg__0_n_93;
  wire p_tmp_reg__0_n_94;
  wire p_tmp_reg__0_n_95;
  wire p_tmp_reg__0_n_96;
  wire p_tmp_reg__0_n_97;
  wire p_tmp_reg__0_n_98;
  wire p_tmp_reg__0_n_99;
  wire p_tmp_reg_i_10_n_0;
  wire p_tmp_reg_i_11_n_0;
  wire p_tmp_reg_i_12_n_0;
  wire p_tmp_reg_i_13_n_0;
  wire p_tmp_reg_i_14_n_0;
  wire p_tmp_reg_i_15_n_0;
  wire p_tmp_reg_i_16_n_0;
  wire p_tmp_reg_i_2_n_0;
  wire p_tmp_reg_i_2_n_1;
  wire p_tmp_reg_i_2_n_2;
  wire p_tmp_reg_i_2_n_3;
  wire p_tmp_reg_i_3_n_0;
  wire p_tmp_reg_i_3_n_1;
  wire p_tmp_reg_i_3_n_2;
  wire p_tmp_reg_i_3_n_3;
  wire p_tmp_reg_i_4_n_0;
  wire p_tmp_reg_i_4_n_1;
  wire p_tmp_reg_i_4_n_2;
  wire p_tmp_reg_i_4_n_3;
  wire p_tmp_reg_i_5_n_0;
  wire p_tmp_reg_i_6_n_0;
  wire p_tmp_reg_i_7_n_0;
  wire p_tmp_reg_i_8_n_0;
  wire p_tmp_reg_i_9_n_0;
  wire \p_tmp_reg_n_0_[0] ;
  wire \p_tmp_reg_n_0_[10] ;
  wire \p_tmp_reg_n_0_[11] ;
  wire \p_tmp_reg_n_0_[12] ;
  wire \p_tmp_reg_n_0_[13] ;
  wire \p_tmp_reg_n_0_[14] ;
  wire \p_tmp_reg_n_0_[15] ;
  wire \p_tmp_reg_n_0_[16] ;
  wire \p_tmp_reg_n_0_[1] ;
  wire \p_tmp_reg_n_0_[2] ;
  wire \p_tmp_reg_n_0_[3] ;
  wire \p_tmp_reg_n_0_[4] ;
  wire \p_tmp_reg_n_0_[5] ;
  wire \p_tmp_reg_n_0_[6] ;
  wire \p_tmp_reg_n_0_[7] ;
  wire \p_tmp_reg_n_0_[8] ;
  wire \p_tmp_reg_n_0_[9] ;
  wire p_tmp_reg_n_100;
  wire p_tmp_reg_n_101;
  wire p_tmp_reg_n_102;
  wire p_tmp_reg_n_103;
  wire p_tmp_reg_n_104;
  wire p_tmp_reg_n_105;
  wire p_tmp_reg_n_58;
  wire p_tmp_reg_n_59;
  wire p_tmp_reg_n_60;
  wire p_tmp_reg_n_61;
  wire p_tmp_reg_n_62;
  wire p_tmp_reg_n_63;
  wire p_tmp_reg_n_64;
  wire p_tmp_reg_n_65;
  wire p_tmp_reg_n_66;
  wire p_tmp_reg_n_67;
  wire p_tmp_reg_n_68;
  wire p_tmp_reg_n_69;
  wire p_tmp_reg_n_70;
  wire p_tmp_reg_n_71;
  wire p_tmp_reg_n_72;
  wire p_tmp_reg_n_73;
  wire p_tmp_reg_n_74;
  wire p_tmp_reg_n_75;
  wire p_tmp_reg_n_76;
  wire p_tmp_reg_n_77;
  wire p_tmp_reg_n_78;
  wire p_tmp_reg_n_79;
  wire p_tmp_reg_n_80;
  wire p_tmp_reg_n_81;
  wire p_tmp_reg_n_82;
  wire p_tmp_reg_n_83;
  wire p_tmp_reg_n_84;
  wire p_tmp_reg_n_85;
  wire p_tmp_reg_n_86;
  wire p_tmp_reg_n_87;
  wire p_tmp_reg_n_88;
  wire p_tmp_reg_n_89;
  wire p_tmp_reg_n_90;
  wire p_tmp_reg_n_91;
  wire p_tmp_reg_n_92;
  wire p_tmp_reg_n_93;
  wire p_tmp_reg_n_94;
  wire p_tmp_reg_n_95;
  wire p_tmp_reg_n_96;
  wire p_tmp_reg_n_97;
  wire p_tmp_reg_n_98;
  wire p_tmp_reg_n_99;
  wire \select_ln1027_1_reg_705[3]_i_2_n_0 ;
  wire \select_ln1027_1_reg_705_reg[11]_i_1_n_0 ;
  wire \select_ln1027_1_reg_705_reg[11]_i_1_n_1 ;
  wire \select_ln1027_1_reg_705_reg[11]_i_1_n_2 ;
  wire \select_ln1027_1_reg_705_reg[11]_i_1_n_3 ;
  wire \select_ln1027_1_reg_705_reg[15]_i_1_n_0 ;
  wire \select_ln1027_1_reg_705_reg[15]_i_1_n_1 ;
  wire \select_ln1027_1_reg_705_reg[15]_i_1_n_2 ;
  wire \select_ln1027_1_reg_705_reg[15]_i_1_n_3 ;
  wire \select_ln1027_1_reg_705_reg[19]_i_1_n_0 ;
  wire \select_ln1027_1_reg_705_reg[19]_i_1_n_1 ;
  wire \select_ln1027_1_reg_705_reg[19]_i_1_n_2 ;
  wire \select_ln1027_1_reg_705_reg[19]_i_1_n_3 ;
  wire \select_ln1027_1_reg_705_reg[23]_i_1_n_0 ;
  wire \select_ln1027_1_reg_705_reg[23]_i_1_n_1 ;
  wire \select_ln1027_1_reg_705_reg[23]_i_1_n_2 ;
  wire \select_ln1027_1_reg_705_reg[23]_i_1_n_3 ;
  wire \select_ln1027_1_reg_705_reg[27]_i_1_n_0 ;
  wire \select_ln1027_1_reg_705_reg[27]_i_1_n_1 ;
  wire \select_ln1027_1_reg_705_reg[27]_i_1_n_2 ;
  wire \select_ln1027_1_reg_705_reg[27]_i_1_n_3 ;
  wire \select_ln1027_1_reg_705_reg[31]_i_1_n_1 ;
  wire \select_ln1027_1_reg_705_reg[31]_i_1_n_2 ;
  wire \select_ln1027_1_reg_705_reg[31]_i_1_n_3 ;
  wire \select_ln1027_1_reg_705_reg[3]_i_1_n_0 ;
  wire \select_ln1027_1_reg_705_reg[3]_i_1_n_1 ;
  wire \select_ln1027_1_reg_705_reg[3]_i_1_n_2 ;
  wire \select_ln1027_1_reg_705_reg[3]_i_1_n_3 ;
  wire \select_ln1027_1_reg_705_reg[7]_i_1_n_0 ;
  wire \select_ln1027_1_reg_705_reg[7]_i_1_n_1 ;
  wire \select_ln1027_1_reg_705_reg[7]_i_1_n_2 ;
  wire \select_ln1027_1_reg_705_reg[7]_i_1_n_3 ;
  wire [32:0]sub_i_i464_fu_279_p2;
  wire [31:0]tmp_product_0;
  wire [0:0]tmp_product__0_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_i_10__0_n_0;
  wire tmp_product_i_11__0_n_0;
  wire tmp_product_i_12_n_0;
  wire tmp_product_i_13_n_0;
  wire tmp_product_i_14_n_0;
  wire tmp_product_i_15_n_0;
  wire tmp_product_i_16__0_n_0;
  wire tmp_product_i_17__0_n_0;
  wire tmp_product_i_18__0_n_0;
  wire tmp_product_i_19__0_n_0;
  wire tmp_product_i_1__2_n_0;
  wire tmp_product_i_1__2_n_1;
  wire tmp_product_i_1__2_n_2;
  wire tmp_product_i_1__2_n_3;
  wire tmp_product_i_20_n_0;
  wire tmp_product_i_21_n_0;
  wire tmp_product_i_22_n_0;
  wire tmp_product_i_23_n_0;
  wire tmp_product_i_24__0_n_0;
  wire tmp_product_i_2__2_n_0;
  wire tmp_product_i_2__2_n_1;
  wire tmp_product_i_2__2_n_2;
  wire tmp_product_i_2__2_n_3;
  wire tmp_product_i_3__2_n_0;
  wire tmp_product_i_3__2_n_1;
  wire tmp_product_i_3__2_n_2;
  wire tmp_product_i_3__2_n_3;
  wire tmp_product_i_4__1_n_0;
  wire tmp_product_i_4__1_n_1;
  wire tmp_product_i_4__1_n_2;
  wire tmp_product_i_4__1_n_3;
  wire tmp_product_i_5_n_0;
  wire tmp_product_i_5_n_1;
  wire tmp_product_i_5_n_2;
  wire tmp_product_i_5_n_3;
  wire tmp_product_i_6_n_0;
  wire tmp_product_i_7_n_0;
  wire tmp_product_i_8__0_n_0;
  wire tmp_product_i_9__0_n_0;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_mul_ln1027_reg_717_reg[63]_i_1_CO_UNCONNECTED ;
  wire NLW_p_tmp_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_tmp_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_tmp_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_tmp_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_tmp_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_tmp_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_tmp_reg_PCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_p_tmp_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_tmp_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_tmp_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_tmp_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_tmp_reg__0_PCOUT_UNCONNECTED;
  wire [3:0]NLW_p_tmp_reg_i_1_CO_UNCONNECTED;
  wire [3:1]NLW_p_tmp_reg_i_1_O_UNCONNECTED;
  wire [3:3]\NLW_select_ln1027_1_reg_705_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(Q[2]),
        .I1(CO),
        .O(E));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[19]_i_2 
       (.I0(p_tmp_reg__0_n_103),
        .I1(\p_tmp_reg_n_0_[2] ),
        .O(\mul_ln1027_reg_717[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[19]_i_3 
       (.I0(p_tmp_reg__0_n_104),
        .I1(\p_tmp_reg_n_0_[1] ),
        .O(\mul_ln1027_reg_717[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[19]_i_4 
       (.I0(p_tmp_reg__0_n_105),
        .I1(\p_tmp_reg_n_0_[0] ),
        .O(\mul_ln1027_reg_717[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[23]_i_2 
       (.I0(p_tmp_reg__0_n_99),
        .I1(\p_tmp_reg_n_0_[6] ),
        .O(\mul_ln1027_reg_717[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[23]_i_3 
       (.I0(p_tmp_reg__0_n_100),
        .I1(\p_tmp_reg_n_0_[5] ),
        .O(\mul_ln1027_reg_717[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[23]_i_4 
       (.I0(p_tmp_reg__0_n_101),
        .I1(\p_tmp_reg_n_0_[4] ),
        .O(\mul_ln1027_reg_717[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[23]_i_5 
       (.I0(p_tmp_reg__0_n_102),
        .I1(\p_tmp_reg_n_0_[3] ),
        .O(\mul_ln1027_reg_717[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[27]_i_2 
       (.I0(p_tmp_reg__0_n_95),
        .I1(\p_tmp_reg_n_0_[10] ),
        .O(\mul_ln1027_reg_717[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[27]_i_3 
       (.I0(p_tmp_reg__0_n_96),
        .I1(\p_tmp_reg_n_0_[9] ),
        .O(\mul_ln1027_reg_717[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[27]_i_4 
       (.I0(p_tmp_reg__0_n_97),
        .I1(\p_tmp_reg_n_0_[8] ),
        .O(\mul_ln1027_reg_717[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[27]_i_5 
       (.I0(p_tmp_reg__0_n_98),
        .I1(\p_tmp_reg_n_0_[7] ),
        .O(\mul_ln1027_reg_717[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[31]_i_2 
       (.I0(p_tmp_reg__0_n_91),
        .I1(\p_tmp_reg_n_0_[14] ),
        .O(\mul_ln1027_reg_717[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[31]_i_3 
       (.I0(p_tmp_reg__0_n_92),
        .I1(\p_tmp_reg_n_0_[13] ),
        .O(\mul_ln1027_reg_717[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[31]_i_4 
       (.I0(p_tmp_reg__0_n_93),
        .I1(\p_tmp_reg_n_0_[12] ),
        .O(\mul_ln1027_reg_717[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[31]_i_5 
       (.I0(p_tmp_reg__0_n_94),
        .I1(\p_tmp_reg_n_0_[11] ),
        .O(\mul_ln1027_reg_717[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[35]_i_2 
       (.I0(p_tmp_reg__0_n_87),
        .I1(p_tmp_reg_n_104),
        .O(\mul_ln1027_reg_717[35]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[35]_i_3 
       (.I0(p_tmp_reg__0_n_88),
        .I1(p_tmp_reg_n_105),
        .O(\mul_ln1027_reg_717[35]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[35]_i_4 
       (.I0(p_tmp_reg__0_n_89),
        .I1(\p_tmp_reg_n_0_[16] ),
        .O(\mul_ln1027_reg_717[35]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[35]_i_5 
       (.I0(p_tmp_reg__0_n_90),
        .I1(\p_tmp_reg_n_0_[15] ),
        .O(\mul_ln1027_reg_717[35]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[39]_i_2 
       (.I0(p_tmp_reg__0_n_83),
        .I1(p_tmp_reg_n_100),
        .O(\mul_ln1027_reg_717[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[39]_i_3 
       (.I0(p_tmp_reg__0_n_84),
        .I1(p_tmp_reg_n_101),
        .O(\mul_ln1027_reg_717[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[39]_i_4 
       (.I0(p_tmp_reg__0_n_85),
        .I1(p_tmp_reg_n_102),
        .O(\mul_ln1027_reg_717[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[39]_i_5 
       (.I0(p_tmp_reg__0_n_86),
        .I1(p_tmp_reg_n_103),
        .O(\mul_ln1027_reg_717[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[43]_i_2 
       (.I0(p_tmp_reg__0_n_79),
        .I1(p_tmp_reg_n_96),
        .O(\mul_ln1027_reg_717[43]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[43]_i_3 
       (.I0(p_tmp_reg__0_n_80),
        .I1(p_tmp_reg_n_97),
        .O(\mul_ln1027_reg_717[43]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[43]_i_4 
       (.I0(p_tmp_reg__0_n_81),
        .I1(p_tmp_reg_n_98),
        .O(\mul_ln1027_reg_717[43]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[43]_i_5 
       (.I0(p_tmp_reg__0_n_82),
        .I1(p_tmp_reg_n_99),
        .O(\mul_ln1027_reg_717[43]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[47]_i_2 
       (.I0(p_tmp_reg__0_n_75),
        .I1(p_tmp_reg_n_92),
        .O(\mul_ln1027_reg_717[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[47]_i_3 
       (.I0(p_tmp_reg__0_n_76),
        .I1(p_tmp_reg_n_93),
        .O(\mul_ln1027_reg_717[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[47]_i_4 
       (.I0(p_tmp_reg__0_n_77),
        .I1(p_tmp_reg_n_94),
        .O(\mul_ln1027_reg_717[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[47]_i_5 
       (.I0(p_tmp_reg__0_n_78),
        .I1(p_tmp_reg_n_95),
        .O(\mul_ln1027_reg_717[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[51]_i_2 
       (.I0(p_tmp_reg__0_n_71),
        .I1(p_tmp_reg_n_88),
        .O(\mul_ln1027_reg_717[51]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[51]_i_3 
       (.I0(p_tmp_reg__0_n_72),
        .I1(p_tmp_reg_n_89),
        .O(\mul_ln1027_reg_717[51]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[51]_i_4 
       (.I0(p_tmp_reg__0_n_73),
        .I1(p_tmp_reg_n_90),
        .O(\mul_ln1027_reg_717[51]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[51]_i_5 
       (.I0(p_tmp_reg__0_n_74),
        .I1(p_tmp_reg_n_91),
        .O(\mul_ln1027_reg_717[51]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[55]_i_2 
       (.I0(p_tmp_reg__0_n_67),
        .I1(p_tmp_reg_n_84),
        .O(\mul_ln1027_reg_717[55]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[55]_i_3 
       (.I0(p_tmp_reg__0_n_68),
        .I1(p_tmp_reg_n_85),
        .O(\mul_ln1027_reg_717[55]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[55]_i_4 
       (.I0(p_tmp_reg__0_n_69),
        .I1(p_tmp_reg_n_86),
        .O(\mul_ln1027_reg_717[55]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[55]_i_5 
       (.I0(p_tmp_reg__0_n_70),
        .I1(p_tmp_reg_n_87),
        .O(\mul_ln1027_reg_717[55]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[59]_i_2 
       (.I0(p_tmp_reg__0_n_63),
        .I1(p_tmp_reg_n_80),
        .O(\mul_ln1027_reg_717[59]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[59]_i_3 
       (.I0(p_tmp_reg__0_n_64),
        .I1(p_tmp_reg_n_81),
        .O(\mul_ln1027_reg_717[59]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[59]_i_4 
       (.I0(p_tmp_reg__0_n_65),
        .I1(p_tmp_reg_n_82),
        .O(\mul_ln1027_reg_717[59]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[59]_i_5 
       (.I0(p_tmp_reg__0_n_66),
        .I1(p_tmp_reg_n_83),
        .O(\mul_ln1027_reg_717[59]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[63]_i_2 
       (.I0(p_tmp_reg__0_n_59),
        .I1(p_tmp_reg_n_76),
        .O(\mul_ln1027_reg_717[63]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[63]_i_3 
       (.I0(p_tmp_reg__0_n_60),
        .I1(p_tmp_reg_n_77),
        .O(\mul_ln1027_reg_717[63]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[63]_i_4 
       (.I0(p_tmp_reg__0_n_61),
        .I1(p_tmp_reg_n_78),
        .O(\mul_ln1027_reg_717[63]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1027_reg_717[63]_i_5 
       (.I0(p_tmp_reg__0_n_62),
        .I1(p_tmp_reg_n_79),
        .O(\mul_ln1027_reg_717[63]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1027_reg_717_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln1027_reg_717_reg[19]_i_1_n_0 ,\mul_ln1027_reg_717_reg[19]_i_1_n_1 ,\mul_ln1027_reg_717_reg[19]_i_1_n_2 ,\mul_ln1027_reg_717_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_103,p_tmp_reg__0_n_104,p_tmp_reg__0_n_105,1'b0}),
        .O(p_tmp_reg__0_0[19:16]),
        .S({\mul_ln1027_reg_717[19]_i_2_n_0 ,\mul_ln1027_reg_717[19]_i_3_n_0 ,\mul_ln1027_reg_717[19]_i_4_n_0 ,\p_tmp_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1027_reg_717_reg[23]_i_1 
       (.CI(\mul_ln1027_reg_717_reg[19]_i_1_n_0 ),
        .CO({\mul_ln1027_reg_717_reg[23]_i_1_n_0 ,\mul_ln1027_reg_717_reg[23]_i_1_n_1 ,\mul_ln1027_reg_717_reg[23]_i_1_n_2 ,\mul_ln1027_reg_717_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_99,p_tmp_reg__0_n_100,p_tmp_reg__0_n_101,p_tmp_reg__0_n_102}),
        .O(p_tmp_reg__0_0[23:20]),
        .S({\mul_ln1027_reg_717[23]_i_2_n_0 ,\mul_ln1027_reg_717[23]_i_3_n_0 ,\mul_ln1027_reg_717[23]_i_4_n_0 ,\mul_ln1027_reg_717[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1027_reg_717_reg[27]_i_1 
       (.CI(\mul_ln1027_reg_717_reg[23]_i_1_n_0 ),
        .CO({\mul_ln1027_reg_717_reg[27]_i_1_n_0 ,\mul_ln1027_reg_717_reg[27]_i_1_n_1 ,\mul_ln1027_reg_717_reg[27]_i_1_n_2 ,\mul_ln1027_reg_717_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_95,p_tmp_reg__0_n_96,p_tmp_reg__0_n_97,p_tmp_reg__0_n_98}),
        .O(p_tmp_reg__0_0[27:24]),
        .S({\mul_ln1027_reg_717[27]_i_2_n_0 ,\mul_ln1027_reg_717[27]_i_3_n_0 ,\mul_ln1027_reg_717[27]_i_4_n_0 ,\mul_ln1027_reg_717[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1027_reg_717_reg[31]_i_1 
       (.CI(\mul_ln1027_reg_717_reg[27]_i_1_n_0 ),
        .CO({\mul_ln1027_reg_717_reg[31]_i_1_n_0 ,\mul_ln1027_reg_717_reg[31]_i_1_n_1 ,\mul_ln1027_reg_717_reg[31]_i_1_n_2 ,\mul_ln1027_reg_717_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_91,p_tmp_reg__0_n_92,p_tmp_reg__0_n_93,p_tmp_reg__0_n_94}),
        .O(p_tmp_reg__0_0[31:28]),
        .S({\mul_ln1027_reg_717[31]_i_2_n_0 ,\mul_ln1027_reg_717[31]_i_3_n_0 ,\mul_ln1027_reg_717[31]_i_4_n_0 ,\mul_ln1027_reg_717[31]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1027_reg_717_reg[35]_i_1 
       (.CI(\mul_ln1027_reg_717_reg[31]_i_1_n_0 ),
        .CO({\mul_ln1027_reg_717_reg[35]_i_1_n_0 ,\mul_ln1027_reg_717_reg[35]_i_1_n_1 ,\mul_ln1027_reg_717_reg[35]_i_1_n_2 ,\mul_ln1027_reg_717_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_87,p_tmp_reg__0_n_88,p_tmp_reg__0_n_89,p_tmp_reg__0_n_90}),
        .O(p_tmp_reg__0_0[35:32]),
        .S({\mul_ln1027_reg_717[35]_i_2_n_0 ,\mul_ln1027_reg_717[35]_i_3_n_0 ,\mul_ln1027_reg_717[35]_i_4_n_0 ,\mul_ln1027_reg_717[35]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1027_reg_717_reg[39]_i_1 
       (.CI(\mul_ln1027_reg_717_reg[35]_i_1_n_0 ),
        .CO({\mul_ln1027_reg_717_reg[39]_i_1_n_0 ,\mul_ln1027_reg_717_reg[39]_i_1_n_1 ,\mul_ln1027_reg_717_reg[39]_i_1_n_2 ,\mul_ln1027_reg_717_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_83,p_tmp_reg__0_n_84,p_tmp_reg__0_n_85,p_tmp_reg__0_n_86}),
        .O(p_tmp_reg__0_0[39:36]),
        .S({\mul_ln1027_reg_717[39]_i_2_n_0 ,\mul_ln1027_reg_717[39]_i_3_n_0 ,\mul_ln1027_reg_717[39]_i_4_n_0 ,\mul_ln1027_reg_717[39]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1027_reg_717_reg[43]_i_1 
       (.CI(\mul_ln1027_reg_717_reg[39]_i_1_n_0 ),
        .CO({\mul_ln1027_reg_717_reg[43]_i_1_n_0 ,\mul_ln1027_reg_717_reg[43]_i_1_n_1 ,\mul_ln1027_reg_717_reg[43]_i_1_n_2 ,\mul_ln1027_reg_717_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_79,p_tmp_reg__0_n_80,p_tmp_reg__0_n_81,p_tmp_reg__0_n_82}),
        .O(p_tmp_reg__0_0[43:40]),
        .S({\mul_ln1027_reg_717[43]_i_2_n_0 ,\mul_ln1027_reg_717[43]_i_3_n_0 ,\mul_ln1027_reg_717[43]_i_4_n_0 ,\mul_ln1027_reg_717[43]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1027_reg_717_reg[47]_i_1 
       (.CI(\mul_ln1027_reg_717_reg[43]_i_1_n_0 ),
        .CO({\mul_ln1027_reg_717_reg[47]_i_1_n_0 ,\mul_ln1027_reg_717_reg[47]_i_1_n_1 ,\mul_ln1027_reg_717_reg[47]_i_1_n_2 ,\mul_ln1027_reg_717_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_75,p_tmp_reg__0_n_76,p_tmp_reg__0_n_77,p_tmp_reg__0_n_78}),
        .O(p_tmp_reg__0_0[47:44]),
        .S({\mul_ln1027_reg_717[47]_i_2_n_0 ,\mul_ln1027_reg_717[47]_i_3_n_0 ,\mul_ln1027_reg_717[47]_i_4_n_0 ,\mul_ln1027_reg_717[47]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1027_reg_717_reg[51]_i_1 
       (.CI(\mul_ln1027_reg_717_reg[47]_i_1_n_0 ),
        .CO({\mul_ln1027_reg_717_reg[51]_i_1_n_0 ,\mul_ln1027_reg_717_reg[51]_i_1_n_1 ,\mul_ln1027_reg_717_reg[51]_i_1_n_2 ,\mul_ln1027_reg_717_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_71,p_tmp_reg__0_n_72,p_tmp_reg__0_n_73,p_tmp_reg__0_n_74}),
        .O(p_tmp_reg__0_0[51:48]),
        .S({\mul_ln1027_reg_717[51]_i_2_n_0 ,\mul_ln1027_reg_717[51]_i_3_n_0 ,\mul_ln1027_reg_717[51]_i_4_n_0 ,\mul_ln1027_reg_717[51]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1027_reg_717_reg[55]_i_1 
       (.CI(\mul_ln1027_reg_717_reg[51]_i_1_n_0 ),
        .CO({\mul_ln1027_reg_717_reg[55]_i_1_n_0 ,\mul_ln1027_reg_717_reg[55]_i_1_n_1 ,\mul_ln1027_reg_717_reg[55]_i_1_n_2 ,\mul_ln1027_reg_717_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_67,p_tmp_reg__0_n_68,p_tmp_reg__0_n_69,p_tmp_reg__0_n_70}),
        .O(p_tmp_reg__0_0[55:52]),
        .S({\mul_ln1027_reg_717[55]_i_2_n_0 ,\mul_ln1027_reg_717[55]_i_3_n_0 ,\mul_ln1027_reg_717[55]_i_4_n_0 ,\mul_ln1027_reg_717[55]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1027_reg_717_reg[59]_i_1 
       (.CI(\mul_ln1027_reg_717_reg[55]_i_1_n_0 ),
        .CO({\mul_ln1027_reg_717_reg[59]_i_1_n_0 ,\mul_ln1027_reg_717_reg[59]_i_1_n_1 ,\mul_ln1027_reg_717_reg[59]_i_1_n_2 ,\mul_ln1027_reg_717_reg[59]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_63,p_tmp_reg__0_n_64,p_tmp_reg__0_n_65,p_tmp_reg__0_n_66}),
        .O(p_tmp_reg__0_0[59:56]),
        .S({\mul_ln1027_reg_717[59]_i_2_n_0 ,\mul_ln1027_reg_717[59]_i_3_n_0 ,\mul_ln1027_reg_717[59]_i_4_n_0 ,\mul_ln1027_reg_717[59]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1027_reg_717_reg[63]_i_1 
       (.CI(\mul_ln1027_reg_717_reg[59]_i_1_n_0 ),
        .CO({\NLW_mul_ln1027_reg_717_reg[63]_i_1_CO_UNCONNECTED [3],\mul_ln1027_reg_717_reg[63]_i_1_n_1 ,\mul_ln1027_reg_717_reg[63]_i_1_n_2 ,\mul_ln1027_reg_717_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_tmp_reg__0_n_60,p_tmp_reg__0_n_61,p_tmp_reg__0_n_62}),
        .O(p_tmp_reg__0_0[63:60]),
        .S({\mul_ln1027_reg_717[63]_i_2_n_0 ,\mul_ln1027_reg_717[63]_i_3_n_0 ,\mul_ln1027_reg_717[63]_i_4_n_0 ,\mul_ln1027_reg_717[63]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_tmp_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_tmp_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_i_i464_fu_279_p2[32],sub_i_i464_fu_279_p2[32],sub_i_i464_fu_279_p2[32:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_tmp_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_tmp_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_tmp_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_tmp_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_tmp_reg_OVERFLOW_UNCONNECTED),
        .P({p_tmp_reg_n_58,p_tmp_reg_n_59,p_tmp_reg_n_60,p_tmp_reg_n_61,p_tmp_reg_n_62,p_tmp_reg_n_63,p_tmp_reg_n_64,p_tmp_reg_n_65,p_tmp_reg_n_66,p_tmp_reg_n_67,p_tmp_reg_n_68,p_tmp_reg_n_69,p_tmp_reg_n_70,p_tmp_reg_n_71,p_tmp_reg_n_72,p_tmp_reg_n_73,p_tmp_reg_n_74,p_tmp_reg_n_75,p_tmp_reg_n_76,p_tmp_reg_n_77,p_tmp_reg_n_78,p_tmp_reg_n_79,p_tmp_reg_n_80,p_tmp_reg_n_81,p_tmp_reg_n_82,p_tmp_reg_n_83,p_tmp_reg_n_84,p_tmp_reg_n_85,p_tmp_reg_n_86,p_tmp_reg_n_87,p_tmp_reg_n_88,p_tmp_reg_n_89,p_tmp_reg_n_90,p_tmp_reg_n_91,p_tmp_reg_n_92,p_tmp_reg_n_93,p_tmp_reg_n_94,p_tmp_reg_n_95,p_tmp_reg_n_96,p_tmp_reg_n_97,p_tmp_reg_n_98,p_tmp_reg_n_99,p_tmp_reg_n_100,p_tmp_reg_n_101,p_tmp_reg_n_102,p_tmp_reg_n_103,p_tmp_reg_n_104,p_tmp_reg_n_105}),
        .PATTERNBDETECT(NLW_p_tmp_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_tmp_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_p_tmp_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_tmp_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(\p_tmp_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \p_tmp_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(p_tmp_reg__0_0[0]),
        .R(1'b0));
  FDRE \p_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(\p_tmp_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \p_tmp_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(p_tmp_reg__0_0[10]),
        .R(1'b0));
  FDRE \p_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(\p_tmp_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \p_tmp_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(p_tmp_reg__0_0[11]),
        .R(1'b0));
  FDRE \p_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(\p_tmp_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \p_tmp_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(p_tmp_reg__0_0[12]),
        .R(1'b0));
  FDRE \p_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_92),
        .Q(\p_tmp_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \p_tmp_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(p_tmp_reg__0_0[13]),
        .R(1'b0));
  FDRE \p_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_91),
        .Q(\p_tmp_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \p_tmp_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(p_tmp_reg__0_0[14]),
        .R(1'b0));
  FDRE \p_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_90),
        .Q(\p_tmp_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \p_tmp_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(p_tmp_reg__0_0[15]),
        .R(1'b0));
  FDRE \p_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_89),
        .Q(\p_tmp_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \p_tmp_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_tmp_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(\p_tmp_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \p_tmp_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(p_tmp_reg__0_0[1]),
        .R(1'b0));
  FDRE \p_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(\p_tmp_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \p_tmp_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(p_tmp_reg__0_0[2]),
        .R(1'b0));
  FDRE \p_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(\p_tmp_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \p_tmp_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(p_tmp_reg__0_0[3]),
        .R(1'b0));
  FDRE \p_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(\p_tmp_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \p_tmp_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(p_tmp_reg__0_0[4]),
        .R(1'b0));
  FDRE \p_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(\p_tmp_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \p_tmp_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(p_tmp_reg__0_0[5]),
        .R(1'b0));
  FDRE \p_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(\p_tmp_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \p_tmp_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(p_tmp_reg__0_0[6]),
        .R(1'b0));
  FDRE \p_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(\p_tmp_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \p_tmp_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(p_tmp_reg__0_0[7]),
        .R(1'b0));
  FDRE \p_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(\p_tmp_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \p_tmp_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(p_tmp_reg__0_0[8]),
        .R(1'b0));
  FDRE \p_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(\p_tmp_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \p_tmp_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(p_tmp_reg__0_0[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_tmp_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_tmp_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_i_i464_fu_279_p2[32],sub_i_i464_fu_279_p2[32],sub_i_i464_fu_279_p2[32:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_tmp_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_tmp_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_tmp_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_tmp_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_tmp_reg__0_OVERFLOW_UNCONNECTED),
        .P({p_tmp_reg__0_n_58,p_tmp_reg__0_n_59,p_tmp_reg__0_n_60,p_tmp_reg__0_n_61,p_tmp_reg__0_n_62,p_tmp_reg__0_n_63,p_tmp_reg__0_n_64,p_tmp_reg__0_n_65,p_tmp_reg__0_n_66,p_tmp_reg__0_n_67,p_tmp_reg__0_n_68,p_tmp_reg__0_n_69,p_tmp_reg__0_n_70,p_tmp_reg__0_n_71,p_tmp_reg__0_n_72,p_tmp_reg__0_n_73,p_tmp_reg__0_n_74,p_tmp_reg__0_n_75,p_tmp_reg__0_n_76,p_tmp_reg__0_n_77,p_tmp_reg__0_n_78,p_tmp_reg__0_n_79,p_tmp_reg__0_n_80,p_tmp_reg__0_n_81,p_tmp_reg__0_n_82,p_tmp_reg__0_n_83,p_tmp_reg__0_n_84,p_tmp_reg__0_n_85,p_tmp_reg__0_n_86,p_tmp_reg__0_n_87,p_tmp_reg__0_n_88,p_tmp_reg__0_n_89,p_tmp_reg__0_n_90,p_tmp_reg__0_n_91,p_tmp_reg__0_n_92,p_tmp_reg__0_n_93,p_tmp_reg__0_n_94,p_tmp_reg__0_n_95,p_tmp_reg__0_n_96,p_tmp_reg__0_n_97,p_tmp_reg__0_n_98,p_tmp_reg__0_n_99,p_tmp_reg__0_n_100,p_tmp_reg__0_n_101,p_tmp_reg__0_n_102,p_tmp_reg__0_n_103,p_tmp_reg__0_n_104,p_tmp_reg__0_n_105}),
        .PATTERNBDETECT(NLW_p_tmp_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_tmp_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_tmp_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_tmp_reg__0_UNDERFLOW_UNCONNECTED));
  CARRY4 p_tmp_reg_i_1
       (.CI(p_tmp_reg_i_2_n_0),
        .CO(NLW_p_tmp_reg_i_1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_tmp_reg_i_1_O_UNCONNECTED[3:1],sub_i_i464_fu_279_p2[32]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    p_tmp_reg_i_10
       (.I0(p_tmp_reg_0[26]),
        .O(p_tmp_reg_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_tmp_reg_i_11
       (.I0(p_tmp_reg_0[25]),
        .O(p_tmp_reg_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_tmp_reg_i_12
       (.I0(p_tmp_reg_0[24]),
        .O(p_tmp_reg_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_tmp_reg_i_13
       (.I0(p_tmp_reg_0[23]),
        .O(p_tmp_reg_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_tmp_reg_i_14
       (.I0(p_tmp_reg_0[22]),
        .O(p_tmp_reg_i_14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_tmp_reg_i_15
       (.I0(p_tmp_reg_0[21]),
        .O(p_tmp_reg_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_tmp_reg_i_16
       (.I0(p_tmp_reg_0[20]),
        .O(p_tmp_reg_i_16_n_0));
  CARRY4 p_tmp_reg_i_2
       (.CI(p_tmp_reg_i_3_n_0),
        .CO({p_tmp_reg_i_2_n_0,p_tmp_reg_i_2_n_1,p_tmp_reg_i_2_n_2,p_tmp_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(p_tmp_reg_0[31:28]),
        .O(sub_i_i464_fu_279_p2[31:28]),
        .S({p_tmp_reg_i_5_n_0,p_tmp_reg_i_6_n_0,p_tmp_reg_i_7_n_0,p_tmp_reg_i_8_n_0}));
  CARRY4 p_tmp_reg_i_3
       (.CI(p_tmp_reg_i_4_n_0),
        .CO({p_tmp_reg_i_3_n_0,p_tmp_reg_i_3_n_1,p_tmp_reg_i_3_n_2,p_tmp_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(p_tmp_reg_0[27:24]),
        .O(sub_i_i464_fu_279_p2[27:24]),
        .S({p_tmp_reg_i_9_n_0,p_tmp_reg_i_10_n_0,p_tmp_reg_i_11_n_0,p_tmp_reg_i_12_n_0}));
  CARRY4 p_tmp_reg_i_4
       (.CI(tmp_product_i_1__2_n_0),
        .CO({p_tmp_reg_i_4_n_0,p_tmp_reg_i_4_n_1,p_tmp_reg_i_4_n_2,p_tmp_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI(p_tmp_reg_0[23:20]),
        .O(sub_i_i464_fu_279_p2[23:20]),
        .S({p_tmp_reg_i_13_n_0,p_tmp_reg_i_14_n_0,p_tmp_reg_i_15_n_0,p_tmp_reg_i_16_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    p_tmp_reg_i_5
       (.I0(p_tmp_reg_0[31]),
        .O(p_tmp_reg_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_tmp_reg_i_6
       (.I0(p_tmp_reg_0[30]),
        .O(p_tmp_reg_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_tmp_reg_i_7
       (.I0(p_tmp_reg_0[29]),
        .O(p_tmp_reg_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_tmp_reg_i_8
       (.I0(p_tmp_reg_0[28]),
        .O(p_tmp_reg_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_tmp_reg_i_9
       (.I0(p_tmp_reg_0[27]),
        .O(p_tmp_reg_i_9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln1027_1_reg_705[3]_i_2 
       (.I0(tmp_product_0[0]),
        .I1(tmp_product__0_0),
        .O(\select_ln1027_1_reg_705[3]_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln1027_1_reg_705_reg[11]_i_1 
       (.CI(\select_ln1027_1_reg_705_reg[7]_i_1_n_0 ),
        .CO({\select_ln1027_1_reg_705_reg[11]_i_1_n_0 ,\select_ln1027_1_reg_705_reg[11]_i_1_n_1 ,\select_ln1027_1_reg_705_reg[11]_i_1_n_2 ,\select_ln1027_1_reg_705_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S(tmp_product_0[11:8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln1027_1_reg_705_reg[15]_i_1 
       (.CI(\select_ln1027_1_reg_705_reg[11]_i_1_n_0 ),
        .CO({\select_ln1027_1_reg_705_reg[15]_i_1_n_0 ,\select_ln1027_1_reg_705_reg[15]_i_1_n_1 ,\select_ln1027_1_reg_705_reg[15]_i_1_n_2 ,\select_ln1027_1_reg_705_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S(tmp_product_0[15:12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln1027_1_reg_705_reg[19]_i_1 
       (.CI(\select_ln1027_1_reg_705_reg[15]_i_1_n_0 ),
        .CO({\select_ln1027_1_reg_705_reg[19]_i_1_n_0 ,\select_ln1027_1_reg_705_reg[19]_i_1_n_1 ,\select_ln1027_1_reg_705_reg[19]_i_1_n_2 ,\select_ln1027_1_reg_705_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[19:16]),
        .S(tmp_product_0[19:16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln1027_1_reg_705_reg[23]_i_1 
       (.CI(\select_ln1027_1_reg_705_reg[19]_i_1_n_0 ),
        .CO({\select_ln1027_1_reg_705_reg[23]_i_1_n_0 ,\select_ln1027_1_reg_705_reg[23]_i_1_n_1 ,\select_ln1027_1_reg_705_reg[23]_i_1_n_2 ,\select_ln1027_1_reg_705_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[23:20]),
        .S(tmp_product_0[23:20]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln1027_1_reg_705_reg[27]_i_1 
       (.CI(\select_ln1027_1_reg_705_reg[23]_i_1_n_0 ),
        .CO({\select_ln1027_1_reg_705_reg[27]_i_1_n_0 ,\select_ln1027_1_reg_705_reg[27]_i_1_n_1 ,\select_ln1027_1_reg_705_reg[27]_i_1_n_2 ,\select_ln1027_1_reg_705_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[27:24]),
        .S(tmp_product_0[27:24]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln1027_1_reg_705_reg[31]_i_1 
       (.CI(\select_ln1027_1_reg_705_reg[27]_i_1_n_0 ),
        .CO({\NLW_select_ln1027_1_reg_705_reg[31]_i_1_CO_UNCONNECTED [3],\select_ln1027_1_reg_705_reg[31]_i_1_n_1 ,\select_ln1027_1_reg_705_reg[31]_i_1_n_2 ,\select_ln1027_1_reg_705_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[31:28]),
        .S(tmp_product_0[31:28]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln1027_1_reg_705_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\select_ln1027_1_reg_705_reg[3]_i_1_n_0 ,\select_ln1027_1_reg_705_reg[3]_i_1_n_1 ,\select_ln1027_1_reg_705_reg[3]_i_1_n_2 ,\select_ln1027_1_reg_705_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_product_0[0]}),
        .O(D[3:0]),
        .S({tmp_product_0[3:1],\select_ln1027_1_reg_705[3]_i_2_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln1027_1_reg_705_reg[7]_i_1 
       (.CI(\select_ln1027_1_reg_705_reg[3]_i_1_n_0 ),
        .CO({\select_ln1027_1_reg_705_reg[7]_i_1_n_0 ,\select_ln1027_1_reg_705_reg[7]_i_1_n_1 ,\select_ln1027_1_reg_705_reg[7]_i_1_n_2 ,\select_ln1027_1_reg_705_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S(tmp_product_0[7:4]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_i_i464_fu_279_p2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,D[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,sub_i_i464_fu_279_p2[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_10__0
       (.I0(p_tmp_reg_0[15]),
        .O(tmp_product_i_10__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_11__0
       (.I0(p_tmp_reg_0[14]),
        .O(tmp_product_i_11__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_12
       (.I0(p_tmp_reg_0[13]),
        .O(tmp_product_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_13
       (.I0(p_tmp_reg_0[12]),
        .O(tmp_product_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_14
       (.I0(p_tmp_reg_0[11]),
        .O(tmp_product_i_14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_15
       (.I0(p_tmp_reg_0[10]),
        .O(tmp_product_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_16__0
       (.I0(p_tmp_reg_0[9]),
        .O(tmp_product_i_16__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_17__0
       (.I0(p_tmp_reg_0[8]),
        .O(tmp_product_i_17__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_18__0
       (.I0(p_tmp_reg_0[7]),
        .O(tmp_product_i_18__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_19__0
       (.I0(p_tmp_reg_0[6]),
        .O(tmp_product_i_19__0_n_0));
  CARRY4 tmp_product_i_1__2
       (.CI(tmp_product_i_2__2_n_0),
        .CO({tmp_product_i_1__2_n_0,tmp_product_i_1__2_n_1,tmp_product_i_1__2_n_2,tmp_product_i_1__2_n_3}),
        .CYINIT(1'b0),
        .DI(p_tmp_reg_0[19:16]),
        .O(sub_i_i464_fu_279_p2[19:16]),
        .S({tmp_product_i_6_n_0,tmp_product_i_7_n_0,tmp_product_i_8__0_n_0,tmp_product_i_9__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_20
       (.I0(p_tmp_reg_0[5]),
        .O(tmp_product_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_21
       (.I0(p_tmp_reg_0[4]),
        .O(tmp_product_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_22
       (.I0(p_tmp_reg_0[3]),
        .O(tmp_product_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_23
       (.I0(p_tmp_reg_0[2]),
        .O(tmp_product_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_24__0
       (.I0(p_tmp_reg_0[1]),
        .O(tmp_product_i_24__0_n_0));
  CARRY4 tmp_product_i_2__2
       (.CI(tmp_product_i_3__2_n_0),
        .CO({tmp_product_i_2__2_n_0,tmp_product_i_2__2_n_1,tmp_product_i_2__2_n_2,tmp_product_i_2__2_n_3}),
        .CYINIT(1'b0),
        .DI(p_tmp_reg_0[15:12]),
        .O(sub_i_i464_fu_279_p2[15:12]),
        .S({tmp_product_i_10__0_n_0,tmp_product_i_11__0_n_0,tmp_product_i_12_n_0,tmp_product_i_13_n_0}));
  CARRY4 tmp_product_i_3__2
       (.CI(tmp_product_i_4__1_n_0),
        .CO({tmp_product_i_3__2_n_0,tmp_product_i_3__2_n_1,tmp_product_i_3__2_n_2,tmp_product_i_3__2_n_3}),
        .CYINIT(1'b0),
        .DI(p_tmp_reg_0[11:8]),
        .O(sub_i_i464_fu_279_p2[11:8]),
        .S({tmp_product_i_14_n_0,tmp_product_i_15_n_0,tmp_product_i_16__0_n_0,tmp_product_i_17__0_n_0}));
  CARRY4 tmp_product_i_4__1
       (.CI(tmp_product_i_5_n_0),
        .CO({tmp_product_i_4__1_n_0,tmp_product_i_4__1_n_1,tmp_product_i_4__1_n_2,tmp_product_i_4__1_n_3}),
        .CYINIT(1'b0),
        .DI(p_tmp_reg_0[7:4]),
        .O(sub_i_i464_fu_279_p2[7:4]),
        .S({tmp_product_i_18__0_n_0,tmp_product_i_19__0_n_0,tmp_product_i_20_n_0,tmp_product_i_21_n_0}));
  CARRY4 tmp_product_i_5
       (.CI(1'b0),
        .CO({tmp_product_i_5_n_0,tmp_product_i_5_n_1,tmp_product_i_5_n_2,tmp_product_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({p_tmp_reg_0[3:1],1'b0}),
        .O(sub_i_i464_fu_279_p2[3:0]),
        .S({tmp_product_i_22_n_0,tmp_product_i_23_n_0,tmp_product_i_24__0_n_0,p_tmp_reg_0[0]}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_6
       (.I0(p_tmp_reg_0[19]),
        .O(tmp_product_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_7
       (.I0(p_tmp_reg_0[18]),
        .O(tmp_product_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_8__0
       (.I0(p_tmp_reg_0[17]),
        .O(tmp_product_i_8__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_9__0
       (.I0(p_tmp_reg_0[16]),
        .O(tmp_product_i_9__0_n_0));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_mul_32ns_64ns_96_5_1" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_mul_32ns_64ns_96_5_1
   (\buff2_reg[95]_0 ,
    Q,
    ap_clk,
    numChannels,
    D);
  output [95:0]\buff2_reg[95]_0 ;
  input [1:0]Q;
  input ap_clk;
  input [31:0]numChannels;
  input [63:0]D;

  wire [63:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire buff0_reg__0_n_106;
  wire buff0_reg__0_n_107;
  wire buff0_reg__0_n_108;
  wire buff0_reg__0_n_109;
  wire buff0_reg__0_n_110;
  wire buff0_reg__0_n_111;
  wire buff0_reg__0_n_112;
  wire buff0_reg__0_n_113;
  wire buff0_reg__0_n_114;
  wire buff0_reg__0_n_115;
  wire buff0_reg__0_n_116;
  wire buff0_reg__0_n_117;
  wire buff0_reg__0_n_118;
  wire buff0_reg__0_n_119;
  wire buff0_reg__0_n_120;
  wire buff0_reg__0_n_121;
  wire buff0_reg__0_n_122;
  wire buff0_reg__0_n_123;
  wire buff0_reg__0_n_124;
  wire buff0_reg__0_n_125;
  wire buff0_reg__0_n_126;
  wire buff0_reg__0_n_127;
  wire buff0_reg__0_n_128;
  wire buff0_reg__0_n_129;
  wire buff0_reg__0_n_130;
  wire buff0_reg__0_n_131;
  wire buff0_reg__0_n_132;
  wire buff0_reg__0_n_133;
  wire buff0_reg__0_n_134;
  wire buff0_reg__0_n_135;
  wire buff0_reg__0_n_136;
  wire buff0_reg__0_n_137;
  wire buff0_reg__0_n_138;
  wire buff0_reg__0_n_139;
  wire buff0_reg__0_n_140;
  wire buff0_reg__0_n_141;
  wire buff0_reg__0_n_142;
  wire buff0_reg__0_n_143;
  wire buff0_reg__0_n_144;
  wire buff0_reg__0_n_145;
  wire buff0_reg__0_n_146;
  wire buff0_reg__0_n_147;
  wire buff0_reg__0_n_148;
  wire buff0_reg__0_n_149;
  wire buff0_reg__0_n_150;
  wire buff0_reg__0_n_151;
  wire buff0_reg__0_n_152;
  wire buff0_reg__0_n_153;
  wire buff0_reg__1_n_100;
  wire buff0_reg__1_n_101;
  wire buff0_reg__1_n_102;
  wire buff0_reg__1_n_103;
  wire buff0_reg__1_n_104;
  wire buff0_reg__1_n_105;
  wire buff0_reg__1_n_106;
  wire buff0_reg__1_n_107;
  wire buff0_reg__1_n_108;
  wire buff0_reg__1_n_109;
  wire buff0_reg__1_n_110;
  wire buff0_reg__1_n_111;
  wire buff0_reg__1_n_112;
  wire buff0_reg__1_n_113;
  wire buff0_reg__1_n_114;
  wire buff0_reg__1_n_115;
  wire buff0_reg__1_n_116;
  wire buff0_reg__1_n_117;
  wire buff0_reg__1_n_118;
  wire buff0_reg__1_n_119;
  wire buff0_reg__1_n_120;
  wire buff0_reg__1_n_121;
  wire buff0_reg__1_n_122;
  wire buff0_reg__1_n_123;
  wire buff0_reg__1_n_124;
  wire buff0_reg__1_n_125;
  wire buff0_reg__1_n_126;
  wire buff0_reg__1_n_127;
  wire buff0_reg__1_n_128;
  wire buff0_reg__1_n_129;
  wire buff0_reg__1_n_130;
  wire buff0_reg__1_n_131;
  wire buff0_reg__1_n_132;
  wire buff0_reg__1_n_133;
  wire buff0_reg__1_n_134;
  wire buff0_reg__1_n_135;
  wire buff0_reg__1_n_136;
  wire buff0_reg__1_n_137;
  wire buff0_reg__1_n_138;
  wire buff0_reg__1_n_139;
  wire buff0_reg__1_n_140;
  wire buff0_reg__1_n_141;
  wire buff0_reg__1_n_142;
  wire buff0_reg__1_n_143;
  wire buff0_reg__1_n_144;
  wire buff0_reg__1_n_145;
  wire buff0_reg__1_n_146;
  wire buff0_reg__1_n_147;
  wire buff0_reg__1_n_148;
  wire buff0_reg__1_n_149;
  wire buff0_reg__1_n_150;
  wire buff0_reg__1_n_151;
  wire buff0_reg__1_n_152;
  wire buff0_reg__1_n_153;
  wire buff0_reg__1_n_58;
  wire buff0_reg__1_n_59;
  wire buff0_reg__1_n_60;
  wire buff0_reg__1_n_61;
  wire buff0_reg__1_n_62;
  wire buff0_reg__1_n_63;
  wire buff0_reg__1_n_64;
  wire buff0_reg__1_n_65;
  wire buff0_reg__1_n_66;
  wire buff0_reg__1_n_67;
  wire buff0_reg__1_n_68;
  wire buff0_reg__1_n_69;
  wire buff0_reg__1_n_70;
  wire buff0_reg__1_n_71;
  wire buff0_reg__1_n_72;
  wire buff0_reg__1_n_73;
  wire buff0_reg__1_n_74;
  wire buff0_reg__1_n_75;
  wire buff0_reg__1_n_76;
  wire buff0_reg__1_n_77;
  wire buff0_reg__1_n_78;
  wire buff0_reg__1_n_79;
  wire buff0_reg__1_n_80;
  wire buff0_reg__1_n_81;
  wire buff0_reg__1_n_82;
  wire buff0_reg__1_n_83;
  wire buff0_reg__1_n_84;
  wire buff0_reg__1_n_85;
  wire buff0_reg__1_n_86;
  wire buff0_reg__1_n_87;
  wire buff0_reg__1_n_88;
  wire buff0_reg__1_n_89;
  wire buff0_reg__1_n_90;
  wire buff0_reg__1_n_91;
  wire buff0_reg__1_n_92;
  wire buff0_reg__1_n_93;
  wire buff0_reg__1_n_94;
  wire buff0_reg__1_n_95;
  wire buff0_reg__1_n_96;
  wire buff0_reg__1_n_97;
  wire buff0_reg__1_n_98;
  wire buff0_reg__1_n_99;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \buff1_reg[0]__0_n_0 ;
  wire \buff1_reg[0]__1_n_0 ;
  wire \buff1_reg[10]__0_n_0 ;
  wire \buff1_reg[10]__1_n_0 ;
  wire \buff1_reg[11]__0_n_0 ;
  wire \buff1_reg[11]__1_n_0 ;
  wire \buff1_reg[12]__0_n_0 ;
  wire \buff1_reg[12]__1_n_0 ;
  wire \buff1_reg[13]__0_n_0 ;
  wire \buff1_reg[13]__1_n_0 ;
  wire \buff1_reg[14]__0_n_0 ;
  wire \buff1_reg[14]__1_n_0 ;
  wire \buff1_reg[15]__0_n_0 ;
  wire \buff1_reg[15]__1_n_0 ;
  wire \buff1_reg[16]__0_n_0 ;
  wire \buff1_reg[16]__1_n_0 ;
  wire \buff1_reg[1]__0_n_0 ;
  wire \buff1_reg[1]__1_n_0 ;
  wire \buff1_reg[2]__0_n_0 ;
  wire \buff1_reg[2]__1_n_0 ;
  wire \buff1_reg[3]__0_n_0 ;
  wire \buff1_reg[3]__1_n_0 ;
  wire \buff1_reg[4]__0_n_0 ;
  wire \buff1_reg[4]__1_n_0 ;
  wire \buff1_reg[5]__0_n_0 ;
  wire \buff1_reg[5]__1_n_0 ;
  wire \buff1_reg[6]__0_n_0 ;
  wire \buff1_reg[6]__1_n_0 ;
  wire \buff1_reg[7]__0_n_0 ;
  wire \buff1_reg[7]__1_n_0 ;
  wire \buff1_reg[8]__0_n_0 ;
  wire \buff1_reg[8]__1_n_0 ;
  wire \buff1_reg[9]__0_n_0 ;
  wire \buff1_reg[9]__1_n_0 ;
  wire buff1_reg__0_n_100;
  wire buff1_reg__0_n_101;
  wire buff1_reg__0_n_102;
  wire buff1_reg__0_n_103;
  wire buff1_reg__0_n_104;
  wire buff1_reg__0_n_105;
  wire buff1_reg__0_n_58;
  wire buff1_reg__0_n_59;
  wire buff1_reg__0_n_60;
  wire buff1_reg__0_n_61;
  wire buff1_reg__0_n_62;
  wire buff1_reg__0_n_63;
  wire buff1_reg__0_n_64;
  wire buff1_reg__0_n_65;
  wire buff1_reg__0_n_66;
  wire buff1_reg__0_n_67;
  wire buff1_reg__0_n_68;
  wire buff1_reg__0_n_69;
  wire buff1_reg__0_n_70;
  wire buff1_reg__0_n_71;
  wire buff1_reg__0_n_72;
  wire buff1_reg__0_n_73;
  wire buff1_reg__0_n_74;
  wire buff1_reg__0_n_75;
  wire buff1_reg__0_n_76;
  wire buff1_reg__0_n_77;
  wire buff1_reg__0_n_78;
  wire buff1_reg__0_n_79;
  wire buff1_reg__0_n_80;
  wire buff1_reg__0_n_81;
  wire buff1_reg__0_n_82;
  wire buff1_reg__0_n_83;
  wire buff1_reg__0_n_84;
  wire buff1_reg__0_n_85;
  wire buff1_reg__0_n_86;
  wire buff1_reg__0_n_87;
  wire buff1_reg__0_n_88;
  wire buff1_reg__0_n_89;
  wire buff1_reg__0_n_90;
  wire buff1_reg__0_n_91;
  wire buff1_reg__0_n_92;
  wire buff1_reg__0_n_93;
  wire buff1_reg__0_n_94;
  wire buff1_reg__0_n_95;
  wire buff1_reg__0_n_96;
  wire buff1_reg__0_n_97;
  wire buff1_reg__0_n_98;
  wire buff1_reg__0_n_99;
  wire buff1_reg__1_n_100;
  wire buff1_reg__1_n_101;
  wire buff1_reg__1_n_102;
  wire buff1_reg__1_n_103;
  wire buff1_reg__1_n_104;
  wire buff1_reg__1_n_105;
  wire buff1_reg__1_n_58;
  wire buff1_reg__1_n_59;
  wire buff1_reg__1_n_60;
  wire buff1_reg__1_n_61;
  wire buff1_reg__1_n_62;
  wire buff1_reg__1_n_63;
  wire buff1_reg__1_n_64;
  wire buff1_reg__1_n_65;
  wire buff1_reg__1_n_66;
  wire buff1_reg__1_n_67;
  wire buff1_reg__1_n_68;
  wire buff1_reg__1_n_69;
  wire buff1_reg__1_n_70;
  wire buff1_reg__1_n_71;
  wire buff1_reg__1_n_72;
  wire buff1_reg__1_n_73;
  wire buff1_reg__1_n_74;
  wire buff1_reg__1_n_75;
  wire buff1_reg__1_n_76;
  wire buff1_reg__1_n_77;
  wire buff1_reg__1_n_78;
  wire buff1_reg__1_n_79;
  wire buff1_reg__1_n_80;
  wire buff1_reg__1_n_81;
  wire buff1_reg__1_n_82;
  wire buff1_reg__1_n_83;
  wire buff1_reg__1_n_84;
  wire buff1_reg__1_n_85;
  wire buff1_reg__1_n_86;
  wire buff1_reg__1_n_87;
  wire buff1_reg__1_n_88;
  wire buff1_reg__1_n_89;
  wire buff1_reg__1_n_90;
  wire buff1_reg__1_n_91;
  wire buff1_reg__1_n_92;
  wire buff1_reg__1_n_93;
  wire buff1_reg__1_n_94;
  wire buff1_reg__1_n_95;
  wire buff1_reg__1_n_96;
  wire buff1_reg__1_n_97;
  wire buff1_reg__1_n_98;
  wire buff1_reg__1_n_99;
  wire [95:33]buff1_reg__2;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire \buff2[36]_i_2_n_0 ;
  wire \buff2[36]_i_3_n_0 ;
  wire \buff2[36]_i_4_n_0 ;
  wire \buff2[40]_i_2_n_0 ;
  wire \buff2[40]_i_3_n_0 ;
  wire \buff2[40]_i_4_n_0 ;
  wire \buff2[40]_i_5_n_0 ;
  wire \buff2[44]_i_2_n_0 ;
  wire \buff2[44]_i_3_n_0 ;
  wire \buff2[44]_i_4_n_0 ;
  wire \buff2[44]_i_5_n_0 ;
  wire \buff2[48]_i_2_n_0 ;
  wire \buff2[48]_i_3_n_0 ;
  wire \buff2[48]_i_4_n_0 ;
  wire \buff2[48]_i_5_n_0 ;
  wire \buff2[52]_i_2_n_0 ;
  wire \buff2[52]_i_3_n_0 ;
  wire \buff2[52]_i_4_n_0 ;
  wire \buff2[52]_i_5_n_0 ;
  wire \buff2[52]_i_6_n_0 ;
  wire \buff2[56]_i_2_n_0 ;
  wire \buff2[56]_i_3_n_0 ;
  wire \buff2[56]_i_4_n_0 ;
  wire \buff2[56]_i_5_n_0 ;
  wire \buff2[56]_i_6_n_0 ;
  wire \buff2[56]_i_7_n_0 ;
  wire \buff2[56]_i_8_n_0 ;
  wire \buff2[56]_i_9_n_0 ;
  wire \buff2[60]_i_2_n_0 ;
  wire \buff2[60]_i_3_n_0 ;
  wire \buff2[60]_i_4_n_0 ;
  wire \buff2[60]_i_5_n_0 ;
  wire \buff2[60]_i_6_n_0 ;
  wire \buff2[60]_i_7_n_0 ;
  wire \buff2[60]_i_8_n_0 ;
  wire \buff2[60]_i_9_n_0 ;
  wire \buff2[64]_i_2_n_0 ;
  wire \buff2[64]_i_3_n_0 ;
  wire \buff2[64]_i_4_n_0 ;
  wire \buff2[64]_i_5_n_0 ;
  wire \buff2[64]_i_6_n_0 ;
  wire \buff2[64]_i_7_n_0 ;
  wire \buff2[64]_i_8_n_0 ;
  wire \buff2[64]_i_9_n_0 ;
  wire \buff2[68]_i_2_n_0 ;
  wire \buff2[68]_i_3_n_0 ;
  wire \buff2[68]_i_4_n_0 ;
  wire \buff2[68]_i_5_n_0 ;
  wire \buff2[68]_i_6_n_0 ;
  wire \buff2[68]_i_7_n_0 ;
  wire \buff2[68]_i_8_n_0 ;
  wire \buff2[68]_i_9_n_0 ;
  wire \buff2[72]_i_2_n_0 ;
  wire \buff2[72]_i_3_n_0 ;
  wire \buff2[72]_i_4_n_0 ;
  wire \buff2[72]_i_5_n_0 ;
  wire \buff2[72]_i_6_n_0 ;
  wire \buff2[72]_i_7_n_0 ;
  wire \buff2[72]_i_8_n_0 ;
  wire \buff2[72]_i_9_n_0 ;
  wire \buff2[76]_i_2_n_0 ;
  wire \buff2[76]_i_3_n_0 ;
  wire \buff2[76]_i_4_n_0 ;
  wire \buff2[76]_i_5_n_0 ;
  wire \buff2[76]_i_6_n_0 ;
  wire \buff2[76]_i_7_n_0 ;
  wire \buff2[76]_i_8_n_0 ;
  wire \buff2[76]_i_9_n_0 ;
  wire \buff2[80]_i_2_n_0 ;
  wire \buff2[80]_i_3_n_0 ;
  wire \buff2[80]_i_4_n_0 ;
  wire \buff2[80]_i_5_n_0 ;
  wire \buff2[80]_i_6_n_0 ;
  wire \buff2[80]_i_7_n_0 ;
  wire \buff2[80]_i_8_n_0 ;
  wire \buff2[80]_i_9_n_0 ;
  wire \buff2[84]_i_2_n_0 ;
  wire \buff2[84]_i_3_n_0 ;
  wire \buff2[84]_i_4_n_0 ;
  wire \buff2[84]_i_5_n_0 ;
  wire \buff2[84]_i_6_n_0 ;
  wire \buff2[84]_i_7_n_0 ;
  wire \buff2[84]_i_8_n_0 ;
  wire \buff2[84]_i_9_n_0 ;
  wire \buff2[88]_i_2_n_0 ;
  wire \buff2[88]_i_3_n_0 ;
  wire \buff2[88]_i_4_n_0 ;
  wire \buff2[88]_i_5_n_0 ;
  wire \buff2[88]_i_6_n_0 ;
  wire \buff2[88]_i_7_n_0 ;
  wire \buff2[88]_i_8_n_0 ;
  wire \buff2[88]_i_9_n_0 ;
  wire \buff2[92]_i_2_n_0 ;
  wire \buff2[92]_i_3_n_0 ;
  wire \buff2[92]_i_4_n_0 ;
  wire \buff2[92]_i_5_n_0 ;
  wire \buff2[92]_i_6_n_0 ;
  wire \buff2[92]_i_7_n_0 ;
  wire \buff2[92]_i_8_n_0 ;
  wire \buff2[92]_i_9_n_0 ;
  wire \buff2[95]_i_2_n_0 ;
  wire \buff2[95]_i_3_n_0 ;
  wire \buff2[95]_i_4_n_0 ;
  wire \buff2[95]_i_5_n_0 ;
  wire \buff2[95]_i_6_n_0 ;
  wire \buff2_reg[36]_i_1_n_0 ;
  wire \buff2_reg[36]_i_1_n_1 ;
  wire \buff2_reg[36]_i_1_n_2 ;
  wire \buff2_reg[36]_i_1_n_3 ;
  wire \buff2_reg[40]_i_1_n_0 ;
  wire \buff2_reg[40]_i_1_n_1 ;
  wire \buff2_reg[40]_i_1_n_2 ;
  wire \buff2_reg[40]_i_1_n_3 ;
  wire \buff2_reg[44]_i_1_n_0 ;
  wire \buff2_reg[44]_i_1_n_1 ;
  wire \buff2_reg[44]_i_1_n_2 ;
  wire \buff2_reg[44]_i_1_n_3 ;
  wire \buff2_reg[48]_i_1_n_0 ;
  wire \buff2_reg[48]_i_1_n_1 ;
  wire \buff2_reg[48]_i_1_n_2 ;
  wire \buff2_reg[48]_i_1_n_3 ;
  wire \buff2_reg[52]_i_1_n_0 ;
  wire \buff2_reg[52]_i_1_n_1 ;
  wire \buff2_reg[52]_i_1_n_2 ;
  wire \buff2_reg[52]_i_1_n_3 ;
  wire \buff2_reg[56]_i_1_n_0 ;
  wire \buff2_reg[56]_i_1_n_1 ;
  wire \buff2_reg[56]_i_1_n_2 ;
  wire \buff2_reg[56]_i_1_n_3 ;
  wire \buff2_reg[60]_i_1_n_0 ;
  wire \buff2_reg[60]_i_1_n_1 ;
  wire \buff2_reg[60]_i_1_n_2 ;
  wire \buff2_reg[60]_i_1_n_3 ;
  wire \buff2_reg[64]_i_1_n_0 ;
  wire \buff2_reg[64]_i_1_n_1 ;
  wire \buff2_reg[64]_i_1_n_2 ;
  wire \buff2_reg[64]_i_1_n_3 ;
  wire \buff2_reg[68]_i_1_n_0 ;
  wire \buff2_reg[68]_i_1_n_1 ;
  wire \buff2_reg[68]_i_1_n_2 ;
  wire \buff2_reg[68]_i_1_n_3 ;
  wire \buff2_reg[72]_i_1_n_0 ;
  wire \buff2_reg[72]_i_1_n_1 ;
  wire \buff2_reg[72]_i_1_n_2 ;
  wire \buff2_reg[72]_i_1_n_3 ;
  wire \buff2_reg[76]_i_1_n_0 ;
  wire \buff2_reg[76]_i_1_n_1 ;
  wire \buff2_reg[76]_i_1_n_2 ;
  wire \buff2_reg[76]_i_1_n_3 ;
  wire \buff2_reg[80]_i_1_n_0 ;
  wire \buff2_reg[80]_i_1_n_1 ;
  wire \buff2_reg[80]_i_1_n_2 ;
  wire \buff2_reg[80]_i_1_n_3 ;
  wire \buff2_reg[84]_i_1_n_0 ;
  wire \buff2_reg[84]_i_1_n_1 ;
  wire \buff2_reg[84]_i_1_n_2 ;
  wire \buff2_reg[84]_i_1_n_3 ;
  wire \buff2_reg[88]_i_1_n_0 ;
  wire \buff2_reg[88]_i_1_n_1 ;
  wire \buff2_reg[88]_i_1_n_2 ;
  wire \buff2_reg[88]_i_1_n_3 ;
  wire \buff2_reg[92]_i_1_n_0 ;
  wire \buff2_reg[92]_i_1_n_1 ;
  wire \buff2_reg[92]_i_1_n_2 ;
  wire \buff2_reg[92]_i_1_n_3 ;
  wire [95:0]\buff2_reg[95]_0 ;
  wire \buff2_reg[95]_i_1_n_2 ;
  wire \buff2_reg[95]_i_1_n_3 ;
  wire [31:0]numChannels;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__0_P_UNCONNECTED;
  wire NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__1_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_PCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_PCOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__1_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_buff2_reg[95]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_buff2_reg[95]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[50:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,numChannels[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,numChannels[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,D[50:34]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff0_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,numChannels[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,D[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__1_n_58,buff0_reg__1_n_59,buff0_reg__1_n_60,buff0_reg__1_n_61,buff0_reg__1_n_62,buff0_reg__1_n_63,buff0_reg__1_n_64,buff0_reg__1_n_65,buff0_reg__1_n_66,buff0_reg__1_n_67,buff0_reg__1_n_68,buff0_reg__1_n_69,buff0_reg__1_n_70,buff0_reg__1_n_71,buff0_reg__1_n_72,buff0_reg__1_n_73,buff0_reg__1_n_74,buff0_reg__1_n_75,buff0_reg__1_n_76,buff0_reg__1_n_77,buff0_reg__1_n_78,buff0_reg__1_n_79,buff0_reg__1_n_80,buff0_reg__1_n_81,buff0_reg__1_n_82,buff0_reg__1_n_83,buff0_reg__1_n_84,buff0_reg__1_n_85,buff0_reg__1_n_86,buff0_reg__1_n_87,buff0_reg__1_n_88,buff0_reg__1_n_89,buff0_reg__1_n_90,buff0_reg__1_n_91,buff0_reg__1_n_92,buff0_reg__1_n_93,buff0_reg__1_n_94,buff0_reg__1_n_95,buff0_reg__1_n_96,buff0_reg__1_n_97,buff0_reg__1_n_98,buff0_reg__1_n_99,buff0_reg__1_n_100,buff0_reg__1_n_101,buff0_reg__1_n_102,buff0_reg__1_n_103,buff0_reg__1_n_104,buff0_reg__1_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112,buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x14 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,numChannels[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,D[63:51]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT(NLW_buff1_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(\buff1_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[0]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_105),
        .Q(\buff1_reg[0]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(\buff1_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_95),
        .Q(\buff1_reg[10]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(\buff1_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_94),
        .Q(\buff1_reg[11]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(\buff1_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_93),
        .Q(\buff1_reg[12]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_92),
        .Q(\buff1_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_92),
        .Q(\buff1_reg[13]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_91),
        .Q(\buff1_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_91),
        .Q(\buff1_reg[14]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_90),
        .Q(\buff1_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_90),
        .Q(\buff1_reg[15]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_89),
        .Q(\buff1_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_89),
        .Q(\buff1_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(\buff1_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[1]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_104),
        .Q(\buff1_reg[1]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(\buff1_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[2]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_103),
        .Q(\buff1_reg[2]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(\buff1_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_102),
        .Q(\buff1_reg[3]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(\buff1_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_101),
        .Q(\buff1_reg[4]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(\buff1_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_100),
        .Q(\buff1_reg[5]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(\buff1_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_99),
        .Q(\buff1_reg[6]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(\buff1_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_98),
        .Q(\buff1_reg[7]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(\buff1_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_97),
        .Q(\buff1_reg[8]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff1_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(\buff1_reg[9]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_96),
        .Q(\buff1_reg[9]__1_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x14 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,numChannels[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,D[63:51]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff1_reg__0_n_58,buff1_reg__0_n_59,buff1_reg__0_n_60,buff1_reg__0_n_61,buff1_reg__0_n_62,buff1_reg__0_n_63,buff1_reg__0_n_64,buff1_reg__0_n_65,buff1_reg__0_n_66,buff1_reg__0_n_67,buff1_reg__0_n_68,buff1_reg__0_n_69,buff1_reg__0_n_70,buff1_reg__0_n_71,buff1_reg__0_n_72,buff1_reg__0_n_73,buff1_reg__0_n_74,buff1_reg__0_n_75,buff1_reg__0_n_76,buff1_reg__0_n_77,buff1_reg__0_n_78,buff1_reg__0_n_79,buff1_reg__0_n_80,buff1_reg__0_n_81,buff1_reg__0_n_82,buff1_reg__0_n_83,buff1_reg__0_n_84,buff1_reg__0_n_85,buff1_reg__0_n_86,buff1_reg__0_n_87,buff1_reg__0_n_88,buff1_reg__0_n_89,buff1_reg__0_n_90,buff1_reg__0_n_91,buff1_reg__0_n_92,buff1_reg__0_n_93,buff1_reg__0_n_94,buff1_reg__0_n_95,buff1_reg__0_n_96,buff1_reg__0_n_97,buff1_reg__0_n_98,buff1_reg__0_n_99,buff1_reg__0_n_100,buff1_reg__0_n_101,buff1_reg__0_n_102,buff1_reg__0_n_103,buff1_reg__0_n_104,buff1_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_buff1_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,numChannels[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff1_reg__1_n_58,buff1_reg__1_n_59,buff1_reg__1_n_60,buff1_reg__1_n_61,buff1_reg__1_n_62,buff1_reg__1_n_63,buff1_reg__1_n_64,buff1_reg__1_n_65,buff1_reg__1_n_66,buff1_reg__1_n_67,buff1_reg__1_n_68,buff1_reg__1_n_69,buff1_reg__1_n_70,buff1_reg__1_n_71,buff1_reg__1_n_72,buff1_reg__1_n_73,buff1_reg__1_n_74,buff1_reg__1_n_75,buff1_reg__1_n_76,buff1_reg__1_n_77,buff1_reg__1_n_78,buff1_reg__1_n_79,buff1_reg__1_n_80,buff1_reg__1_n_81,buff1_reg__1_n_82,buff1_reg__1_n_83,buff1_reg__1_n_84,buff1_reg__1_n_85,buff1_reg__1_n_86,buff1_reg__1_n_87,buff1_reg__1_n_88,buff1_reg__1_n_89,buff1_reg__1_n_90,buff1_reg__1_n_91,buff1_reg__1_n_92,buff1_reg__1_n_93,buff1_reg__1_n_94,buff1_reg__1_n_95,buff1_reg__1_n_96,buff1_reg__1_n_97,buff1_reg__1_n_98,buff1_reg__1_n_99,buff1_reg__1_n_100,buff1_reg__1_n_101,buff1_reg__1_n_102,buff1_reg__1_n_103,buff1_reg__1_n_104,buff1_reg__1_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff1_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__1_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_2 
       (.I0(buff1_reg__1_n_86),
        .I1(\buff1_reg[2]__0_n_0 ),
        .O(\buff2[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_3 
       (.I0(buff1_reg__1_n_87),
        .I1(\buff1_reg[1]__0_n_0 ),
        .O(\buff2[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_4 
       (.I0(buff1_reg__1_n_88),
        .I1(\buff1_reg[0]__0_n_0 ),
        .O(\buff2[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_2 
       (.I0(buff1_reg__1_n_82),
        .I1(\buff1_reg[6]__0_n_0 ),
        .O(\buff2[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_3 
       (.I0(buff1_reg__1_n_83),
        .I1(\buff1_reg[5]__0_n_0 ),
        .O(\buff2[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_4 
       (.I0(buff1_reg__1_n_84),
        .I1(\buff1_reg[4]__0_n_0 ),
        .O(\buff2[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_5 
       (.I0(buff1_reg__1_n_85),
        .I1(\buff1_reg[3]__0_n_0 ),
        .O(\buff2[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_2 
       (.I0(buff1_reg__1_n_78),
        .I1(\buff1_reg[10]__0_n_0 ),
        .O(\buff2[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_3 
       (.I0(buff1_reg__1_n_79),
        .I1(\buff1_reg[9]__0_n_0 ),
        .O(\buff2[44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_4 
       (.I0(buff1_reg__1_n_80),
        .I1(\buff1_reg[8]__0_n_0 ),
        .O(\buff2[44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_5 
       (.I0(buff1_reg__1_n_81),
        .I1(\buff1_reg[7]__0_n_0 ),
        .O(\buff2[44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_2 
       (.I0(buff1_reg__1_n_74),
        .I1(\buff1_reg[14]__0_n_0 ),
        .O(\buff2[48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_3 
       (.I0(buff1_reg__1_n_75),
        .I1(\buff1_reg[13]__0_n_0 ),
        .O(\buff2[48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_4 
       (.I0(buff1_reg__1_n_76),
        .I1(\buff1_reg[12]__0_n_0 ),
        .O(\buff2[48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_5 
       (.I0(buff1_reg__1_n_77),
        .I1(\buff1_reg[11]__0_n_0 ),
        .O(\buff2[48]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[52]_i_2 
       (.I0(buff1_reg__1_n_70),
        .I1(\buff1_reg_n_0_[1] ),
        .I2(buff1_reg__0_n_104),
        .O(\buff2[52]_i_2_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \buff2[52]_i_3 
       (.I0(\buff1_reg_n_0_[1] ),
        .I1(buff1_reg__0_n_104),
        .I2(buff1_reg__1_n_70),
        .I3(buff1_reg__0_n_105),
        .I4(\buff1_reg_n_0_[0] ),
        .O(\buff2[52]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[52]_i_4 
       (.I0(\buff1_reg_n_0_[0] ),
        .I1(buff1_reg__0_n_105),
        .I2(buff1_reg__1_n_71),
        .O(\buff2[52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_5 
       (.I0(buff1_reg__1_n_72),
        .I1(\buff1_reg[16]__0_n_0 ),
        .O(\buff2[52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_6 
       (.I0(buff1_reg__1_n_73),
        .I1(\buff1_reg[15]__0_n_0 ),
        .O(\buff2[52]_i_6_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_2 
       (.I0(\buff1_reg_n_0_[4] ),
        .I1(buff1_reg__0_n_101),
        .I2(buff1_reg__1_n_67),
        .O(\buff2[56]_i_2_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_3 
       (.I0(\buff1_reg_n_0_[3] ),
        .I1(buff1_reg__0_n_102),
        .I2(buff1_reg__1_n_68),
        .O(\buff2[56]_i_3_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_4 
       (.I0(\buff1_reg_n_0_[2] ),
        .I1(buff1_reg__0_n_103),
        .I2(buff1_reg__1_n_69),
        .O(\buff2[56]_i_4_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_5 
       (.I0(\buff1_reg_n_0_[1] ),
        .I1(buff1_reg__0_n_104),
        .I2(buff1_reg__1_n_70),
        .O(\buff2[56]_i_5_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_6 
       (.I0(\buff1_reg_n_0_[5] ),
        .I1(buff1_reg__0_n_100),
        .I2(buff1_reg__1_n_66),
        .I3(\buff2[56]_i_2_n_0 ),
        .O(\buff2[56]_i_6_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_7 
       (.I0(\buff1_reg_n_0_[4] ),
        .I1(buff1_reg__0_n_101),
        .I2(buff1_reg__1_n_67),
        .I3(\buff2[56]_i_3_n_0 ),
        .O(\buff2[56]_i_7_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_8 
       (.I0(\buff1_reg_n_0_[3] ),
        .I1(buff1_reg__0_n_102),
        .I2(buff1_reg__1_n_68),
        .I3(\buff2[56]_i_4_n_0 ),
        .O(\buff2[56]_i_8_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_9 
       (.I0(\buff1_reg_n_0_[2] ),
        .I1(buff1_reg__0_n_103),
        .I2(buff1_reg__1_n_69),
        .I3(\buff2[56]_i_5_n_0 ),
        .O(\buff2[56]_i_9_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_2 
       (.I0(\buff1_reg_n_0_[8] ),
        .I1(buff1_reg__0_n_97),
        .I2(buff1_reg__1_n_63),
        .O(\buff2[60]_i_2_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_3 
       (.I0(\buff1_reg_n_0_[7] ),
        .I1(buff1_reg__0_n_98),
        .I2(buff1_reg__1_n_64),
        .O(\buff2[60]_i_3_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_4 
       (.I0(\buff1_reg_n_0_[6] ),
        .I1(buff1_reg__0_n_99),
        .I2(buff1_reg__1_n_65),
        .O(\buff2[60]_i_4_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_5 
       (.I0(\buff1_reg_n_0_[5] ),
        .I1(buff1_reg__0_n_100),
        .I2(buff1_reg__1_n_66),
        .O(\buff2[60]_i_5_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_6 
       (.I0(\buff1_reg_n_0_[9] ),
        .I1(buff1_reg__0_n_96),
        .I2(buff1_reg__1_n_62),
        .I3(\buff2[60]_i_2_n_0 ),
        .O(\buff2[60]_i_6_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_7 
       (.I0(\buff1_reg_n_0_[8] ),
        .I1(buff1_reg__0_n_97),
        .I2(buff1_reg__1_n_63),
        .I3(\buff2[60]_i_3_n_0 ),
        .O(\buff2[60]_i_7_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_8 
       (.I0(\buff1_reg_n_0_[7] ),
        .I1(buff1_reg__0_n_98),
        .I2(buff1_reg__1_n_64),
        .I3(\buff2[60]_i_4_n_0 ),
        .O(\buff2[60]_i_8_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_9 
       (.I0(\buff1_reg_n_0_[6] ),
        .I1(buff1_reg__0_n_99),
        .I2(buff1_reg__1_n_65),
        .I3(\buff2[60]_i_5_n_0 ),
        .O(\buff2[60]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[64]_i_2 
       (.I0(buff1_reg__1_n_58),
        .I1(buff1_reg__0_n_92),
        .I2(\buff1_reg_n_0_[13] ),
        .O(\buff2[64]_i_2_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[64]_i_3 
       (.I0(\buff1_reg_n_0_[11] ),
        .I1(buff1_reg__0_n_94),
        .I2(buff1_reg__1_n_60),
        .O(\buff2[64]_i_3_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[64]_i_4 
       (.I0(\buff1_reg_n_0_[10] ),
        .I1(buff1_reg__0_n_95),
        .I2(buff1_reg__1_n_61),
        .O(\buff2[64]_i_4_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[64]_i_5 
       (.I0(\buff1_reg_n_0_[9] ),
        .I1(buff1_reg__0_n_96),
        .I2(buff1_reg__1_n_62),
        .O(\buff2[64]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \buff2[64]_i_6 
       (.I0(buff1_reg__1_n_58),
        .I1(buff1_reg__0_n_92),
        .I2(\buff1_reg_n_0_[13] ),
        .I3(buff1_reg__1_n_59),
        .I4(buff1_reg__0_n_93),
        .I5(\buff1_reg_n_0_[12] ),
        .O(\buff2[64]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[64]_i_7 
       (.I0(\buff2[64]_i_3_n_0 ),
        .I1(buff1_reg__0_n_93),
        .I2(\buff1_reg_n_0_[12] ),
        .I3(buff1_reg__1_n_59),
        .O(\buff2[64]_i_7_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[64]_i_8 
       (.I0(\buff1_reg_n_0_[11] ),
        .I1(buff1_reg__0_n_94),
        .I2(buff1_reg__1_n_60),
        .I3(\buff2[64]_i_4_n_0 ),
        .O(\buff2[64]_i_8_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[64]_i_9 
       (.I0(\buff1_reg_n_0_[10] ),
        .I1(buff1_reg__0_n_95),
        .I2(buff1_reg__1_n_61),
        .I3(\buff2[64]_i_5_n_0 ),
        .O(\buff2[64]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[68]_i_2 
       (.I0(\buff1_reg_n_0_[15] ),
        .I1(buff1_reg__0_n_90),
        .I2(\buff1_reg_n_0_[16] ),
        .I3(buff1_reg__0_n_89),
        .O(\buff2[68]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[68]_i_3 
       (.I0(\buff1_reg_n_0_[14] ),
        .I1(buff1_reg__0_n_91),
        .I2(\buff1_reg_n_0_[15] ),
        .I3(buff1_reg__0_n_90),
        .O(\buff2[68]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[68]_i_4 
       (.I0(\buff1_reg_n_0_[13] ),
        .I1(buff1_reg__0_n_92),
        .I2(\buff1_reg_n_0_[14] ),
        .I3(buff1_reg__0_n_91),
        .O(\buff2[68]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \buff2[68]_i_5 
       (.I0(\buff1_reg_n_0_[13] ),
        .I1(buff1_reg__0_n_92),
        .I2(buff1_reg__1_n_58),
        .O(\buff2[68]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[68]_i_6 
       (.I0(buff1_reg__0_n_90),
        .I1(\buff1_reg_n_0_[15] ),
        .I2(buff1_reg__0_n_88),
        .I3(buff1_reg_n_105),
        .I4(buff1_reg__0_n_89),
        .I5(\buff1_reg_n_0_[16] ),
        .O(\buff2[68]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[68]_i_7 
       (.I0(buff1_reg__0_n_91),
        .I1(\buff1_reg_n_0_[14] ),
        .I2(buff1_reg__0_n_89),
        .I3(\buff1_reg_n_0_[16] ),
        .I4(buff1_reg__0_n_90),
        .I5(\buff1_reg_n_0_[15] ),
        .O(\buff2[68]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[68]_i_8 
       (.I0(buff1_reg__0_n_92),
        .I1(\buff1_reg_n_0_[13] ),
        .I2(buff1_reg__0_n_90),
        .I3(\buff1_reg_n_0_[15] ),
        .I4(buff1_reg__0_n_91),
        .I5(\buff1_reg_n_0_[14] ),
        .O(\buff2[68]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h693C3C96)) 
    \buff2[68]_i_9 
       (.I0(buff1_reg__1_n_58),
        .I1(buff1_reg__0_n_91),
        .I2(\buff1_reg_n_0_[14] ),
        .I3(buff1_reg__0_n_92),
        .I4(\buff1_reg_n_0_[13] ),
        .O(\buff2[68]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[72]_i_2 
       (.I0(buff1_reg_n_103),
        .I1(buff1_reg__0_n_86),
        .I2(buff1_reg_n_102),
        .I3(buff1_reg__0_n_85),
        .O(\buff2[72]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[72]_i_3 
       (.I0(buff1_reg_n_104),
        .I1(buff1_reg__0_n_87),
        .I2(buff1_reg_n_103),
        .I3(buff1_reg__0_n_86),
        .O(\buff2[72]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[72]_i_4 
       (.I0(buff1_reg_n_105),
        .I1(buff1_reg__0_n_88),
        .I2(buff1_reg_n_104),
        .I3(buff1_reg__0_n_87),
        .O(\buff2[72]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[72]_i_5 
       (.I0(\buff1_reg_n_0_[16] ),
        .I1(buff1_reg__0_n_89),
        .I2(buff1_reg_n_105),
        .I3(buff1_reg__0_n_88),
        .O(\buff2[72]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[72]_i_6 
       (.I0(buff1_reg__0_n_86),
        .I1(buff1_reg_n_103),
        .I2(buff1_reg__0_n_84),
        .I3(buff1_reg_n_101),
        .I4(buff1_reg__0_n_85),
        .I5(buff1_reg_n_102),
        .O(\buff2[72]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[72]_i_7 
       (.I0(buff1_reg__0_n_87),
        .I1(buff1_reg_n_104),
        .I2(buff1_reg__0_n_85),
        .I3(buff1_reg_n_102),
        .I4(buff1_reg__0_n_86),
        .I5(buff1_reg_n_103),
        .O(\buff2[72]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[72]_i_8 
       (.I0(buff1_reg__0_n_88),
        .I1(buff1_reg_n_105),
        .I2(buff1_reg__0_n_86),
        .I3(buff1_reg_n_103),
        .I4(buff1_reg__0_n_87),
        .I5(buff1_reg_n_104),
        .O(\buff2[72]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[72]_i_9 
       (.I0(buff1_reg__0_n_89),
        .I1(\buff1_reg_n_0_[16] ),
        .I2(buff1_reg__0_n_87),
        .I3(buff1_reg_n_104),
        .I4(buff1_reg__0_n_88),
        .I5(buff1_reg_n_105),
        .O(\buff2[72]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[76]_i_2 
       (.I0(buff1_reg_n_99),
        .I1(buff1_reg__0_n_82),
        .I2(buff1_reg_n_98),
        .I3(buff1_reg__0_n_81),
        .O(\buff2[76]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[76]_i_3 
       (.I0(buff1_reg_n_100),
        .I1(buff1_reg__0_n_83),
        .I2(buff1_reg_n_99),
        .I3(buff1_reg__0_n_82),
        .O(\buff2[76]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[76]_i_4 
       (.I0(buff1_reg_n_101),
        .I1(buff1_reg__0_n_84),
        .I2(buff1_reg_n_100),
        .I3(buff1_reg__0_n_83),
        .O(\buff2[76]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[76]_i_5 
       (.I0(buff1_reg_n_102),
        .I1(buff1_reg__0_n_85),
        .I2(buff1_reg_n_101),
        .I3(buff1_reg__0_n_84),
        .O(\buff2[76]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[76]_i_6 
       (.I0(buff1_reg__0_n_82),
        .I1(buff1_reg_n_99),
        .I2(buff1_reg__0_n_80),
        .I3(buff1_reg_n_97),
        .I4(buff1_reg__0_n_81),
        .I5(buff1_reg_n_98),
        .O(\buff2[76]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[76]_i_7 
       (.I0(buff1_reg__0_n_83),
        .I1(buff1_reg_n_100),
        .I2(buff1_reg__0_n_81),
        .I3(buff1_reg_n_98),
        .I4(buff1_reg__0_n_82),
        .I5(buff1_reg_n_99),
        .O(\buff2[76]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[76]_i_8 
       (.I0(buff1_reg__0_n_84),
        .I1(buff1_reg_n_101),
        .I2(buff1_reg__0_n_82),
        .I3(buff1_reg_n_99),
        .I4(buff1_reg__0_n_83),
        .I5(buff1_reg_n_100),
        .O(\buff2[76]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[76]_i_9 
       (.I0(buff1_reg__0_n_85),
        .I1(buff1_reg_n_102),
        .I2(buff1_reg__0_n_83),
        .I3(buff1_reg_n_100),
        .I4(buff1_reg__0_n_84),
        .I5(buff1_reg_n_101),
        .O(\buff2[76]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[80]_i_2 
       (.I0(buff1_reg_n_95),
        .I1(buff1_reg__0_n_78),
        .I2(buff1_reg_n_94),
        .I3(buff1_reg__0_n_77),
        .O(\buff2[80]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[80]_i_3 
       (.I0(buff1_reg_n_96),
        .I1(buff1_reg__0_n_79),
        .I2(buff1_reg_n_95),
        .I3(buff1_reg__0_n_78),
        .O(\buff2[80]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[80]_i_4 
       (.I0(buff1_reg_n_97),
        .I1(buff1_reg__0_n_80),
        .I2(buff1_reg_n_96),
        .I3(buff1_reg__0_n_79),
        .O(\buff2[80]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[80]_i_5 
       (.I0(buff1_reg_n_98),
        .I1(buff1_reg__0_n_81),
        .I2(buff1_reg_n_97),
        .I3(buff1_reg__0_n_80),
        .O(\buff2[80]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[80]_i_6 
       (.I0(buff1_reg__0_n_78),
        .I1(buff1_reg_n_95),
        .I2(buff1_reg__0_n_76),
        .I3(buff1_reg_n_93),
        .I4(buff1_reg__0_n_77),
        .I5(buff1_reg_n_94),
        .O(\buff2[80]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[80]_i_7 
       (.I0(buff1_reg__0_n_79),
        .I1(buff1_reg_n_96),
        .I2(buff1_reg__0_n_77),
        .I3(buff1_reg_n_94),
        .I4(buff1_reg__0_n_78),
        .I5(buff1_reg_n_95),
        .O(\buff2[80]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[80]_i_8 
       (.I0(buff1_reg__0_n_80),
        .I1(buff1_reg_n_97),
        .I2(buff1_reg__0_n_78),
        .I3(buff1_reg_n_95),
        .I4(buff1_reg__0_n_79),
        .I5(buff1_reg_n_96),
        .O(\buff2[80]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[80]_i_9 
       (.I0(buff1_reg__0_n_81),
        .I1(buff1_reg_n_98),
        .I2(buff1_reg__0_n_79),
        .I3(buff1_reg_n_96),
        .I4(buff1_reg__0_n_80),
        .I5(buff1_reg_n_97),
        .O(\buff2[80]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[84]_i_2 
       (.I0(buff1_reg_n_91),
        .I1(buff1_reg__0_n_74),
        .I2(buff1_reg_n_90),
        .I3(buff1_reg__0_n_73),
        .O(\buff2[84]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[84]_i_3 
       (.I0(buff1_reg_n_92),
        .I1(buff1_reg__0_n_75),
        .I2(buff1_reg_n_91),
        .I3(buff1_reg__0_n_74),
        .O(\buff2[84]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[84]_i_4 
       (.I0(buff1_reg_n_93),
        .I1(buff1_reg__0_n_76),
        .I2(buff1_reg_n_92),
        .I3(buff1_reg__0_n_75),
        .O(\buff2[84]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[84]_i_5 
       (.I0(buff1_reg_n_94),
        .I1(buff1_reg__0_n_77),
        .I2(buff1_reg_n_93),
        .I3(buff1_reg__0_n_76),
        .O(\buff2[84]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[84]_i_6 
       (.I0(buff1_reg__0_n_74),
        .I1(buff1_reg_n_91),
        .I2(buff1_reg__0_n_72),
        .I3(buff1_reg_n_89),
        .I4(buff1_reg__0_n_73),
        .I5(buff1_reg_n_90),
        .O(\buff2[84]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[84]_i_7 
       (.I0(buff1_reg__0_n_75),
        .I1(buff1_reg_n_92),
        .I2(buff1_reg__0_n_73),
        .I3(buff1_reg_n_90),
        .I4(buff1_reg__0_n_74),
        .I5(buff1_reg_n_91),
        .O(\buff2[84]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[84]_i_8 
       (.I0(buff1_reg__0_n_76),
        .I1(buff1_reg_n_93),
        .I2(buff1_reg__0_n_74),
        .I3(buff1_reg_n_91),
        .I4(buff1_reg__0_n_75),
        .I5(buff1_reg_n_92),
        .O(\buff2[84]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[84]_i_9 
       (.I0(buff1_reg__0_n_77),
        .I1(buff1_reg_n_94),
        .I2(buff1_reg__0_n_75),
        .I3(buff1_reg_n_92),
        .I4(buff1_reg__0_n_76),
        .I5(buff1_reg_n_93),
        .O(\buff2[84]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[88]_i_2 
       (.I0(buff1_reg_n_87),
        .I1(buff1_reg__0_n_70),
        .I2(buff1_reg_n_86),
        .I3(buff1_reg__0_n_69),
        .O(\buff2[88]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[88]_i_3 
       (.I0(buff1_reg_n_88),
        .I1(buff1_reg__0_n_71),
        .I2(buff1_reg_n_87),
        .I3(buff1_reg__0_n_70),
        .O(\buff2[88]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[88]_i_4 
       (.I0(buff1_reg_n_89),
        .I1(buff1_reg__0_n_72),
        .I2(buff1_reg_n_88),
        .I3(buff1_reg__0_n_71),
        .O(\buff2[88]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[88]_i_5 
       (.I0(buff1_reg_n_90),
        .I1(buff1_reg__0_n_73),
        .I2(buff1_reg_n_89),
        .I3(buff1_reg__0_n_72),
        .O(\buff2[88]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[88]_i_6 
       (.I0(buff1_reg__0_n_70),
        .I1(buff1_reg_n_87),
        .I2(buff1_reg__0_n_68),
        .I3(buff1_reg_n_85),
        .I4(buff1_reg__0_n_69),
        .I5(buff1_reg_n_86),
        .O(\buff2[88]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[88]_i_7 
       (.I0(buff1_reg__0_n_71),
        .I1(buff1_reg_n_88),
        .I2(buff1_reg__0_n_69),
        .I3(buff1_reg_n_86),
        .I4(buff1_reg__0_n_70),
        .I5(buff1_reg_n_87),
        .O(\buff2[88]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[88]_i_8 
       (.I0(buff1_reg__0_n_72),
        .I1(buff1_reg_n_89),
        .I2(buff1_reg__0_n_70),
        .I3(buff1_reg_n_87),
        .I4(buff1_reg__0_n_71),
        .I5(buff1_reg_n_88),
        .O(\buff2[88]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[88]_i_9 
       (.I0(buff1_reg__0_n_73),
        .I1(buff1_reg_n_90),
        .I2(buff1_reg__0_n_71),
        .I3(buff1_reg_n_88),
        .I4(buff1_reg__0_n_72),
        .I5(buff1_reg_n_89),
        .O(\buff2[88]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[92]_i_2 
       (.I0(buff1_reg_n_83),
        .I1(buff1_reg__0_n_66),
        .I2(buff1_reg_n_82),
        .I3(buff1_reg__0_n_65),
        .O(\buff2[92]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[92]_i_3 
       (.I0(buff1_reg_n_84),
        .I1(buff1_reg__0_n_67),
        .I2(buff1_reg_n_83),
        .I3(buff1_reg__0_n_66),
        .O(\buff2[92]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[92]_i_4 
       (.I0(buff1_reg_n_85),
        .I1(buff1_reg__0_n_68),
        .I2(buff1_reg_n_84),
        .I3(buff1_reg__0_n_67),
        .O(\buff2[92]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[92]_i_5 
       (.I0(buff1_reg_n_86),
        .I1(buff1_reg__0_n_69),
        .I2(buff1_reg_n_85),
        .I3(buff1_reg__0_n_68),
        .O(\buff2[92]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[92]_i_6 
       (.I0(buff1_reg__0_n_66),
        .I1(buff1_reg_n_83),
        .I2(buff1_reg__0_n_64),
        .I3(buff1_reg_n_81),
        .I4(buff1_reg__0_n_65),
        .I5(buff1_reg_n_82),
        .O(\buff2[92]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[92]_i_7 
       (.I0(buff1_reg__0_n_67),
        .I1(buff1_reg_n_84),
        .I2(buff1_reg__0_n_65),
        .I3(buff1_reg_n_82),
        .I4(buff1_reg__0_n_66),
        .I5(buff1_reg_n_83),
        .O(\buff2[92]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[92]_i_8 
       (.I0(buff1_reg__0_n_68),
        .I1(buff1_reg_n_85),
        .I2(buff1_reg__0_n_66),
        .I3(buff1_reg_n_83),
        .I4(buff1_reg__0_n_67),
        .I5(buff1_reg_n_84),
        .O(\buff2[92]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[92]_i_9 
       (.I0(buff1_reg__0_n_69),
        .I1(buff1_reg_n_86),
        .I2(buff1_reg__0_n_67),
        .I3(buff1_reg_n_84),
        .I4(buff1_reg__0_n_68),
        .I5(buff1_reg_n_85),
        .O(\buff2[92]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[95]_i_2 
       (.I0(buff1_reg_n_81),
        .I1(buff1_reg__0_n_64),
        .I2(buff1_reg_n_80),
        .I3(buff1_reg__0_n_63),
        .O(\buff2[95]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[95]_i_3 
       (.I0(buff1_reg_n_82),
        .I1(buff1_reg__0_n_65),
        .I2(buff1_reg_n_81),
        .I3(buff1_reg__0_n_64),
        .O(\buff2[95]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[95]_i_4 
       (.I0(buff1_reg__0_n_63),
        .I1(buff1_reg_n_80),
        .I2(buff1_reg__0_n_61),
        .I3(buff1_reg_n_78),
        .I4(buff1_reg__0_n_62),
        .I5(buff1_reg_n_79),
        .O(\buff2[95]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[95]_i_5 
       (.I0(buff1_reg__0_n_64),
        .I1(buff1_reg_n_81),
        .I2(buff1_reg__0_n_62),
        .I3(buff1_reg_n_79),
        .I4(buff1_reg__0_n_63),
        .I5(buff1_reg_n_80),
        .O(\buff2[95]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[95]_i_6 
       (.I0(buff1_reg__0_n_65),
        .I1(buff1_reg_n_82),
        .I2(buff1_reg__0_n_63),
        .I3(buff1_reg_n_80),
        .I4(buff1_reg__0_n_64),
        .I5(buff1_reg_n_81),
        .O(\buff2[95]_i_6_n_0 ));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[0]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[10]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[11]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[12]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[13]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[14]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[15]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[16]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \buff2_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_105),
        .Q(\buff2_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \buff2_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_104),
        .Q(\buff2_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \buff2_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_103),
        .Q(\buff2_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[1]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \buff2_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_102),
        .Q(\buff2_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \buff2_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_101),
        .Q(\buff2_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \buff2_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_100),
        .Q(\buff2_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \buff2_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_99),
        .Q(\buff2_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \buff2_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_98),
        .Q(\buff2_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \buff2_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_97),
        .Q(\buff2_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \buff2_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_96),
        .Q(\buff2_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \buff2_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_95),
        .Q(\buff2_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \buff2_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_94),
        .Q(\buff2_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \buff2_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_93),
        .Q(\buff2_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[2]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \buff2_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_92),
        .Q(\buff2_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \buff2_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_91),
        .Q(\buff2_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \buff2_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_90),
        .Q(\buff2_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \buff2_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[33]),
        .Q(\buff2_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \buff2_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[34]),
        .Q(\buff2_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \buff2_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[35]),
        .Q(\buff2_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \buff2_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[36]),
        .Q(\buff2_reg[95]_0 [36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[36]_i_1 
       (.CI(1'b0),
        .CO({\buff2_reg[36]_i_1_n_0 ,\buff2_reg[36]_i_1_n_1 ,\buff2_reg[36]_i_1_n_2 ,\buff2_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_86,buff1_reg__1_n_87,buff1_reg__1_n_88,1'b0}),
        .O(buff1_reg__2[36:33]),
        .S({\buff2[36]_i_2_n_0 ,\buff2[36]_i_3_n_0 ,\buff2[36]_i_4_n_0 ,buff1_reg__1_n_89}));
  FDRE \buff2_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[37]),
        .Q(\buff2_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \buff2_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[38]),
        .Q(\buff2_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \buff2_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[39]),
        .Q(\buff2_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[3]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \buff2_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[40]),
        .Q(\buff2_reg[95]_0 [40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[40]_i_1 
       (.CI(\buff2_reg[36]_i_1_n_0 ),
        .CO({\buff2_reg[40]_i_1_n_0 ,\buff2_reg[40]_i_1_n_1 ,\buff2_reg[40]_i_1_n_2 ,\buff2_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_82,buff1_reg__1_n_83,buff1_reg__1_n_84,buff1_reg__1_n_85}),
        .O(buff1_reg__2[40:37]),
        .S({\buff2[40]_i_2_n_0 ,\buff2[40]_i_3_n_0 ,\buff2[40]_i_4_n_0 ,\buff2[40]_i_5_n_0 }));
  FDRE \buff2_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[41]),
        .Q(\buff2_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \buff2_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[42]),
        .Q(\buff2_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \buff2_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[43]),
        .Q(\buff2_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \buff2_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[44]),
        .Q(\buff2_reg[95]_0 [44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[44]_i_1 
       (.CI(\buff2_reg[40]_i_1_n_0 ),
        .CO({\buff2_reg[44]_i_1_n_0 ,\buff2_reg[44]_i_1_n_1 ,\buff2_reg[44]_i_1_n_2 ,\buff2_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_78,buff1_reg__1_n_79,buff1_reg__1_n_80,buff1_reg__1_n_81}),
        .O(buff1_reg__2[44:41]),
        .S({\buff2[44]_i_2_n_0 ,\buff2[44]_i_3_n_0 ,\buff2[44]_i_4_n_0 ,\buff2[44]_i_5_n_0 }));
  FDRE \buff2_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[45]),
        .Q(\buff2_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \buff2_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[46]),
        .Q(\buff2_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \buff2_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[47]),
        .Q(\buff2_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \buff2_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[48]),
        .Q(\buff2_reg[95]_0 [48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[48]_i_1 
       (.CI(\buff2_reg[44]_i_1_n_0 ),
        .CO({\buff2_reg[48]_i_1_n_0 ,\buff2_reg[48]_i_1_n_1 ,\buff2_reg[48]_i_1_n_2 ,\buff2_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_74,buff1_reg__1_n_75,buff1_reg__1_n_76,buff1_reg__1_n_77}),
        .O(buff1_reg__2[48:45]),
        .S({\buff2[48]_i_2_n_0 ,\buff2[48]_i_3_n_0 ,\buff2[48]_i_4_n_0 ,\buff2[48]_i_5_n_0 }));
  FDRE \buff2_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[49]),
        .Q(\buff2_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[4]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \buff2_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[50]),
        .Q(\buff2_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \buff2_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[51]),
        .Q(\buff2_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \buff2_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[52]),
        .Q(\buff2_reg[95]_0 [52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[52]_i_1 
       (.CI(\buff2_reg[48]_i_1_n_0 ),
        .CO({\buff2_reg[52]_i_1_n_0 ,\buff2_reg[52]_i_1_n_1 ,\buff2_reg[52]_i_1_n_2 ,\buff2_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[52]_i_2_n_0 ,buff1_reg__1_n_71,buff1_reg__1_n_72,buff1_reg__1_n_73}),
        .O(buff1_reg__2[52:49]),
        .S({\buff2[52]_i_3_n_0 ,\buff2[52]_i_4_n_0 ,\buff2[52]_i_5_n_0 ,\buff2[52]_i_6_n_0 }));
  FDRE \buff2_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[53]),
        .Q(\buff2_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \buff2_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[54]),
        .Q(\buff2_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \buff2_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[55]),
        .Q(\buff2_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \buff2_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[56]),
        .Q(\buff2_reg[95]_0 [56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[56]_i_1 
       (.CI(\buff2_reg[52]_i_1_n_0 ),
        .CO({\buff2_reg[56]_i_1_n_0 ,\buff2_reg[56]_i_1_n_1 ,\buff2_reg[56]_i_1_n_2 ,\buff2_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[56]_i_2_n_0 ,\buff2[56]_i_3_n_0 ,\buff2[56]_i_4_n_0 ,\buff2[56]_i_5_n_0 }),
        .O(buff1_reg__2[56:53]),
        .S({\buff2[56]_i_6_n_0 ,\buff2[56]_i_7_n_0 ,\buff2[56]_i_8_n_0 ,\buff2[56]_i_9_n_0 }));
  FDRE \buff2_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[57]),
        .Q(\buff2_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \buff2_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[58]),
        .Q(\buff2_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \buff2_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[59]),
        .Q(\buff2_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[5]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \buff2_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[60]),
        .Q(\buff2_reg[95]_0 [60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[60]_i_1 
       (.CI(\buff2_reg[56]_i_1_n_0 ),
        .CO({\buff2_reg[60]_i_1_n_0 ,\buff2_reg[60]_i_1_n_1 ,\buff2_reg[60]_i_1_n_2 ,\buff2_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[60]_i_2_n_0 ,\buff2[60]_i_3_n_0 ,\buff2[60]_i_4_n_0 ,\buff2[60]_i_5_n_0 }),
        .O(buff1_reg__2[60:57]),
        .S({\buff2[60]_i_6_n_0 ,\buff2[60]_i_7_n_0 ,\buff2[60]_i_8_n_0 ,\buff2[60]_i_9_n_0 }));
  FDRE \buff2_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[61]),
        .Q(\buff2_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \buff2_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[62]),
        .Q(\buff2_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \buff2_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[63]),
        .Q(\buff2_reg[95]_0 [63]),
        .R(1'b0));
  FDRE \buff2_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[64]),
        .Q(\buff2_reg[95]_0 [64]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[64]_i_1 
       (.CI(\buff2_reg[60]_i_1_n_0 ),
        .CO({\buff2_reg[64]_i_1_n_0 ,\buff2_reg[64]_i_1_n_1 ,\buff2_reg[64]_i_1_n_2 ,\buff2_reg[64]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[64]_i_2_n_0 ,\buff2[64]_i_3_n_0 ,\buff2[64]_i_4_n_0 ,\buff2[64]_i_5_n_0 }),
        .O(buff1_reg__2[64:61]),
        .S({\buff2[64]_i_6_n_0 ,\buff2[64]_i_7_n_0 ,\buff2[64]_i_8_n_0 ,\buff2[64]_i_9_n_0 }));
  FDRE \buff2_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[65]),
        .Q(\buff2_reg[95]_0 [65]),
        .R(1'b0));
  FDRE \buff2_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[66]),
        .Q(\buff2_reg[95]_0 [66]),
        .R(1'b0));
  FDRE \buff2_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[67]),
        .Q(\buff2_reg[95]_0 [67]),
        .R(1'b0));
  FDRE \buff2_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[68]),
        .Q(\buff2_reg[95]_0 [68]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[68]_i_1 
       (.CI(\buff2_reg[64]_i_1_n_0 ),
        .CO({\buff2_reg[68]_i_1_n_0 ,\buff2_reg[68]_i_1_n_1 ,\buff2_reg[68]_i_1_n_2 ,\buff2_reg[68]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[68]_i_2_n_0 ,\buff2[68]_i_3_n_0 ,\buff2[68]_i_4_n_0 ,\buff2[68]_i_5_n_0 }),
        .O(buff1_reg__2[68:65]),
        .S({\buff2[68]_i_6_n_0 ,\buff2[68]_i_7_n_0 ,\buff2[68]_i_8_n_0 ,\buff2[68]_i_9_n_0 }));
  FDRE \buff2_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[69]),
        .Q(\buff2_reg[95]_0 [69]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[6]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \buff2_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[70]),
        .Q(\buff2_reg[95]_0 [70]),
        .R(1'b0));
  FDRE \buff2_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[71]),
        .Q(\buff2_reg[95]_0 [71]),
        .R(1'b0));
  FDRE \buff2_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[72]),
        .Q(\buff2_reg[95]_0 [72]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[72]_i_1 
       (.CI(\buff2_reg[68]_i_1_n_0 ),
        .CO({\buff2_reg[72]_i_1_n_0 ,\buff2_reg[72]_i_1_n_1 ,\buff2_reg[72]_i_1_n_2 ,\buff2_reg[72]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[72]_i_2_n_0 ,\buff2[72]_i_3_n_0 ,\buff2[72]_i_4_n_0 ,\buff2[72]_i_5_n_0 }),
        .O(buff1_reg__2[72:69]),
        .S({\buff2[72]_i_6_n_0 ,\buff2[72]_i_7_n_0 ,\buff2[72]_i_8_n_0 ,\buff2[72]_i_9_n_0 }));
  FDRE \buff2_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[73]),
        .Q(\buff2_reg[95]_0 [73]),
        .R(1'b0));
  FDRE \buff2_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[74]),
        .Q(\buff2_reg[95]_0 [74]),
        .R(1'b0));
  FDRE \buff2_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[75]),
        .Q(\buff2_reg[95]_0 [75]),
        .R(1'b0));
  FDRE \buff2_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[76]),
        .Q(\buff2_reg[95]_0 [76]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[76]_i_1 
       (.CI(\buff2_reg[72]_i_1_n_0 ),
        .CO({\buff2_reg[76]_i_1_n_0 ,\buff2_reg[76]_i_1_n_1 ,\buff2_reg[76]_i_1_n_2 ,\buff2_reg[76]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[76]_i_2_n_0 ,\buff2[76]_i_3_n_0 ,\buff2[76]_i_4_n_0 ,\buff2[76]_i_5_n_0 }),
        .O(buff1_reg__2[76:73]),
        .S({\buff2[76]_i_6_n_0 ,\buff2[76]_i_7_n_0 ,\buff2[76]_i_8_n_0 ,\buff2[76]_i_9_n_0 }));
  FDRE \buff2_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[77]),
        .Q(\buff2_reg[95]_0 [77]),
        .R(1'b0));
  FDRE \buff2_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[78]),
        .Q(\buff2_reg[95]_0 [78]),
        .R(1'b0));
  FDRE \buff2_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[79]),
        .Q(\buff2_reg[95]_0 [79]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[7]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \buff2_reg[80] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[80]),
        .Q(\buff2_reg[95]_0 [80]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[80]_i_1 
       (.CI(\buff2_reg[76]_i_1_n_0 ),
        .CO({\buff2_reg[80]_i_1_n_0 ,\buff2_reg[80]_i_1_n_1 ,\buff2_reg[80]_i_1_n_2 ,\buff2_reg[80]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[80]_i_2_n_0 ,\buff2[80]_i_3_n_0 ,\buff2[80]_i_4_n_0 ,\buff2[80]_i_5_n_0 }),
        .O(buff1_reg__2[80:77]),
        .S({\buff2[80]_i_6_n_0 ,\buff2[80]_i_7_n_0 ,\buff2[80]_i_8_n_0 ,\buff2[80]_i_9_n_0 }));
  FDRE \buff2_reg[81] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[81]),
        .Q(\buff2_reg[95]_0 [81]),
        .R(1'b0));
  FDRE \buff2_reg[82] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[82]),
        .Q(\buff2_reg[95]_0 [82]),
        .R(1'b0));
  FDRE \buff2_reg[83] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[83]),
        .Q(\buff2_reg[95]_0 [83]),
        .R(1'b0));
  FDRE \buff2_reg[84] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[84]),
        .Q(\buff2_reg[95]_0 [84]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[84]_i_1 
       (.CI(\buff2_reg[80]_i_1_n_0 ),
        .CO({\buff2_reg[84]_i_1_n_0 ,\buff2_reg[84]_i_1_n_1 ,\buff2_reg[84]_i_1_n_2 ,\buff2_reg[84]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[84]_i_2_n_0 ,\buff2[84]_i_3_n_0 ,\buff2[84]_i_4_n_0 ,\buff2[84]_i_5_n_0 }),
        .O(buff1_reg__2[84:81]),
        .S({\buff2[84]_i_6_n_0 ,\buff2[84]_i_7_n_0 ,\buff2[84]_i_8_n_0 ,\buff2[84]_i_9_n_0 }));
  FDRE \buff2_reg[85] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[85]),
        .Q(\buff2_reg[95]_0 [85]),
        .R(1'b0));
  FDRE \buff2_reg[86] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[86]),
        .Q(\buff2_reg[95]_0 [86]),
        .R(1'b0));
  FDRE \buff2_reg[87] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[87]),
        .Q(\buff2_reg[95]_0 [87]),
        .R(1'b0));
  FDRE \buff2_reg[88] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[88]),
        .Q(\buff2_reg[95]_0 [88]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[88]_i_1 
       (.CI(\buff2_reg[84]_i_1_n_0 ),
        .CO({\buff2_reg[88]_i_1_n_0 ,\buff2_reg[88]_i_1_n_1 ,\buff2_reg[88]_i_1_n_2 ,\buff2_reg[88]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[88]_i_2_n_0 ,\buff2[88]_i_3_n_0 ,\buff2[88]_i_4_n_0 ,\buff2[88]_i_5_n_0 }),
        .O(buff1_reg__2[88:85]),
        .S({\buff2[88]_i_6_n_0 ,\buff2[88]_i_7_n_0 ,\buff2[88]_i_8_n_0 ,\buff2[88]_i_9_n_0 }));
  FDRE \buff2_reg[89] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[89]),
        .Q(\buff2_reg[95]_0 [89]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[8]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \buff2_reg[90] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[90]),
        .Q(\buff2_reg[95]_0 [90]),
        .R(1'b0));
  FDRE \buff2_reg[91] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[91]),
        .Q(\buff2_reg[95]_0 [91]),
        .R(1'b0));
  FDRE \buff2_reg[92] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[92]),
        .Q(\buff2_reg[95]_0 [92]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[92]_i_1 
       (.CI(\buff2_reg[88]_i_1_n_0 ),
        .CO({\buff2_reg[92]_i_1_n_0 ,\buff2_reg[92]_i_1_n_1 ,\buff2_reg[92]_i_1_n_2 ,\buff2_reg[92]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[92]_i_2_n_0 ,\buff2[92]_i_3_n_0 ,\buff2[92]_i_4_n_0 ,\buff2[92]_i_5_n_0 }),
        .O(buff1_reg__2[92:89]),
        .S({\buff2[92]_i_6_n_0 ,\buff2[92]_i_7_n_0 ,\buff2[92]_i_8_n_0 ,\buff2[92]_i_9_n_0 }));
  FDRE \buff2_reg[93] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[93]),
        .Q(\buff2_reg[95]_0 [93]),
        .R(1'b0));
  FDRE \buff2_reg[94] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[94]),
        .Q(\buff2_reg[95]_0 [94]),
        .R(1'b0));
  FDRE \buff2_reg[95] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[95]),
        .Q(\buff2_reg[95]_0 [95]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[95]_i_1 
       (.CI(\buff2_reg[92]_i_1_n_0 ),
        .CO({\NLW_buff2_reg[95]_i_1_CO_UNCONNECTED [3:2],\buff2_reg[95]_i_1_n_2 ,\buff2_reg[95]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\buff2[95]_i_2_n_0 ,\buff2[95]_i_3_n_0 }),
        .O({\NLW_buff2_reg[95]_i_1_O_UNCONNECTED [3],buff1_reg__2[95:93]}),
        .S({1'b0,\buff2[95]_i_4_n_0 ,\buff2[95]_i_5_n_0 ,\buff2[95]_i_6_n_0 }));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[9]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,numChannels[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,numChannels[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,D[33:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112,buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_mul_32s_32s_52_2_1" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_mul_32s_32s_52_2_1
   (ap_enable_reg_pp0_iter10,
    p_tmp_reg__0_0,
    cy_V_fu_1161,
    ap_clk,
    dout,
    Q,
    p_tmp_reg__0_1,
    tmp_product_0,
    gmem_ARREADY,
    tmp_product_1,
    gmem_RVALID,
    tmp_product_2);
  output ap_enable_reg_pp0_iter10;
  output [31:0]p_tmp_reg__0_0;
  input cy_V_fu_1161;
  input ap_clk;
  input [31:0]dout;
  input [31:0]Q;
  input p_tmp_reg__0_1;
  input [0:0]tmp_product_0;
  input gmem_ARREADY;
  input tmp_product_1;
  input gmem_RVALID;
  input tmp_product_2;

  wire [31:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter10;
  wire cy_V_fu_1161;
  wire [31:0]dout;
  wire gmem_ARREADY;
  wire gmem_RVALID;
  wire \p_tmp_reg[16]__0_n_0 ;
  wire [31:0]p_tmp_reg__0_0;
  wire p_tmp_reg__0_1;
  wire p_tmp_reg__0_n_100;
  wire p_tmp_reg__0_n_101;
  wire p_tmp_reg__0_n_102;
  wire p_tmp_reg__0_n_103;
  wire p_tmp_reg__0_n_104;
  wire p_tmp_reg__0_n_105;
  wire p_tmp_reg__0_n_58;
  wire p_tmp_reg__0_n_59;
  wire p_tmp_reg__0_n_60;
  wire p_tmp_reg__0_n_61;
  wire p_tmp_reg__0_n_62;
  wire p_tmp_reg__0_n_63;
  wire p_tmp_reg__0_n_64;
  wire p_tmp_reg__0_n_65;
  wire p_tmp_reg__0_n_66;
  wire p_tmp_reg__0_n_67;
  wire p_tmp_reg__0_n_68;
  wire p_tmp_reg__0_n_69;
  wire p_tmp_reg__0_n_70;
  wire p_tmp_reg__0_n_71;
  wire p_tmp_reg__0_n_72;
  wire p_tmp_reg__0_n_73;
  wire p_tmp_reg__0_n_74;
  wire p_tmp_reg__0_n_75;
  wire p_tmp_reg__0_n_76;
  wire p_tmp_reg__0_n_77;
  wire p_tmp_reg__0_n_78;
  wire p_tmp_reg__0_n_79;
  wire p_tmp_reg__0_n_80;
  wire p_tmp_reg__0_n_81;
  wire p_tmp_reg__0_n_82;
  wire p_tmp_reg__0_n_83;
  wire p_tmp_reg__0_n_84;
  wire p_tmp_reg__0_n_85;
  wire p_tmp_reg__0_n_86;
  wire p_tmp_reg__0_n_87;
  wire p_tmp_reg__0_n_88;
  wire p_tmp_reg__0_n_89;
  wire p_tmp_reg__0_n_90;
  wire p_tmp_reg__0_n_91;
  wire p_tmp_reg__0_n_92;
  wire p_tmp_reg__0_n_93;
  wire p_tmp_reg__0_n_94;
  wire p_tmp_reg__0_n_95;
  wire p_tmp_reg__0_n_96;
  wire p_tmp_reg__0_n_97;
  wire p_tmp_reg__0_n_98;
  wire p_tmp_reg__0_n_99;
  wire \p_tmp_reg_n_0_[0] ;
  wire \p_tmp_reg_n_0_[10] ;
  wire \p_tmp_reg_n_0_[11] ;
  wire \p_tmp_reg_n_0_[12] ;
  wire \p_tmp_reg_n_0_[13] ;
  wire \p_tmp_reg_n_0_[14] ;
  wire \p_tmp_reg_n_0_[15] ;
  wire \p_tmp_reg_n_0_[16] ;
  wire \p_tmp_reg_n_0_[1] ;
  wire \p_tmp_reg_n_0_[2] ;
  wire \p_tmp_reg_n_0_[3] ;
  wire \p_tmp_reg_n_0_[4] ;
  wire \p_tmp_reg_n_0_[5] ;
  wire \p_tmp_reg_n_0_[6] ;
  wire \p_tmp_reg_n_0_[7] ;
  wire \p_tmp_reg_n_0_[8] ;
  wire \p_tmp_reg_n_0_[9] ;
  wire p_tmp_reg_n_100;
  wire p_tmp_reg_n_101;
  wire p_tmp_reg_n_102;
  wire p_tmp_reg_n_103;
  wire p_tmp_reg_n_104;
  wire p_tmp_reg_n_105;
  wire p_tmp_reg_n_58;
  wire p_tmp_reg_n_59;
  wire p_tmp_reg_n_60;
  wire p_tmp_reg_n_61;
  wire p_tmp_reg_n_62;
  wire p_tmp_reg_n_63;
  wire p_tmp_reg_n_64;
  wire p_tmp_reg_n_65;
  wire p_tmp_reg_n_66;
  wire p_tmp_reg_n_67;
  wire p_tmp_reg_n_68;
  wire p_tmp_reg_n_69;
  wire p_tmp_reg_n_70;
  wire p_tmp_reg_n_71;
  wire p_tmp_reg_n_72;
  wire p_tmp_reg_n_73;
  wire p_tmp_reg_n_74;
  wire p_tmp_reg_n_75;
  wire p_tmp_reg_n_76;
  wire p_tmp_reg_n_77;
  wire p_tmp_reg_n_78;
  wire p_tmp_reg_n_79;
  wire p_tmp_reg_n_80;
  wire p_tmp_reg_n_81;
  wire p_tmp_reg_n_82;
  wire p_tmp_reg_n_83;
  wire p_tmp_reg_n_84;
  wire p_tmp_reg_n_85;
  wire p_tmp_reg_n_86;
  wire p_tmp_reg_n_87;
  wire p_tmp_reg_n_88;
  wire p_tmp_reg_n_89;
  wire p_tmp_reg_n_90;
  wire p_tmp_reg_n_91;
  wire p_tmp_reg_n_92;
  wire p_tmp_reg_n_93;
  wire p_tmp_reg_n_94;
  wire p_tmp_reg_n_95;
  wire p_tmp_reg_n_96;
  wire p_tmp_reg_n_97;
  wire p_tmp_reg_n_98;
  wire p_tmp_reg_n_99;
  wire [0:0]tmp_product_0;
  wire tmp_product_1;
  wire tmp_product_2;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire \trunc_ln1_reg_981[11]_i_2_n_0 ;
  wire \trunc_ln1_reg_981[11]_i_3_n_0 ;
  wire \trunc_ln1_reg_981[11]_i_4_n_0 ;
  wire \trunc_ln1_reg_981[11]_i_5_n_0 ;
  wire \trunc_ln1_reg_981[15]_i_2_n_0 ;
  wire \trunc_ln1_reg_981[15]_i_3_n_0 ;
  wire \trunc_ln1_reg_981[15]_i_4_n_0 ;
  wire \trunc_ln1_reg_981[15]_i_5_n_0 ;
  wire \trunc_ln1_reg_981[19]_i_2_n_0 ;
  wire \trunc_ln1_reg_981[19]_i_3_n_0 ;
  wire \trunc_ln1_reg_981[19]_i_4_n_0 ;
  wire \trunc_ln1_reg_981[19]_i_5_n_0 ;
  wire \trunc_ln1_reg_981[23]_i_2_n_0 ;
  wire \trunc_ln1_reg_981[23]_i_3_n_0 ;
  wire \trunc_ln1_reg_981[23]_i_4_n_0 ;
  wire \trunc_ln1_reg_981[23]_i_5_n_0 ;
  wire \trunc_ln1_reg_981[27]_i_2_n_0 ;
  wire \trunc_ln1_reg_981[27]_i_3_n_0 ;
  wire \trunc_ln1_reg_981[27]_i_4_n_0 ;
  wire \trunc_ln1_reg_981[27]_i_5_n_0 ;
  wire \trunc_ln1_reg_981[31]_i_2_n_0 ;
  wire \trunc_ln1_reg_981[31]_i_3_n_0 ;
  wire \trunc_ln1_reg_981[31]_i_4_n_0 ;
  wire \trunc_ln1_reg_981[31]_i_5_n_0 ;
  wire \trunc_ln1_reg_981[3]_i_3_n_0 ;
  wire \trunc_ln1_reg_981[3]_i_4_n_0 ;
  wire \trunc_ln1_reg_981[3]_i_5_n_0 ;
  wire \trunc_ln1_reg_981[3]_i_6_n_0 ;
  wire \trunc_ln1_reg_981[3]_i_7_n_0 ;
  wire \trunc_ln1_reg_981[3]_i_8_n_0 ;
  wire \trunc_ln1_reg_981[3]_i_9_n_0 ;
  wire \trunc_ln1_reg_981[7]_i_2_n_0 ;
  wire \trunc_ln1_reg_981[7]_i_3_n_0 ;
  wire \trunc_ln1_reg_981[7]_i_4_n_0 ;
  wire \trunc_ln1_reg_981[7]_i_5_n_0 ;
  wire \trunc_ln1_reg_981_reg[11]_i_1_n_0 ;
  wire \trunc_ln1_reg_981_reg[11]_i_1_n_1 ;
  wire \trunc_ln1_reg_981_reg[11]_i_1_n_2 ;
  wire \trunc_ln1_reg_981_reg[11]_i_1_n_3 ;
  wire \trunc_ln1_reg_981_reg[15]_i_1_n_0 ;
  wire \trunc_ln1_reg_981_reg[15]_i_1_n_1 ;
  wire \trunc_ln1_reg_981_reg[15]_i_1_n_2 ;
  wire \trunc_ln1_reg_981_reg[15]_i_1_n_3 ;
  wire \trunc_ln1_reg_981_reg[19]_i_1_n_0 ;
  wire \trunc_ln1_reg_981_reg[19]_i_1_n_1 ;
  wire \trunc_ln1_reg_981_reg[19]_i_1_n_2 ;
  wire \trunc_ln1_reg_981_reg[19]_i_1_n_3 ;
  wire \trunc_ln1_reg_981_reg[23]_i_1_n_0 ;
  wire \trunc_ln1_reg_981_reg[23]_i_1_n_1 ;
  wire \trunc_ln1_reg_981_reg[23]_i_1_n_2 ;
  wire \trunc_ln1_reg_981_reg[23]_i_1_n_3 ;
  wire \trunc_ln1_reg_981_reg[27]_i_1_n_0 ;
  wire \trunc_ln1_reg_981_reg[27]_i_1_n_1 ;
  wire \trunc_ln1_reg_981_reg[27]_i_1_n_2 ;
  wire \trunc_ln1_reg_981_reg[27]_i_1_n_3 ;
  wire \trunc_ln1_reg_981_reg[31]_i_1_n_1 ;
  wire \trunc_ln1_reg_981_reg[31]_i_1_n_2 ;
  wire \trunc_ln1_reg_981_reg[31]_i_1_n_3 ;
  wire \trunc_ln1_reg_981_reg[3]_i_1_n_0 ;
  wire \trunc_ln1_reg_981_reg[3]_i_1_n_1 ;
  wire \trunc_ln1_reg_981_reg[3]_i_1_n_2 ;
  wire \trunc_ln1_reg_981_reg[3]_i_1_n_3 ;
  wire \trunc_ln1_reg_981_reg[3]_i_2_n_0 ;
  wire \trunc_ln1_reg_981_reg[3]_i_2_n_1 ;
  wire \trunc_ln1_reg_981_reg[3]_i_2_n_2 ;
  wire \trunc_ln1_reg_981_reg[3]_i_2_n_3 ;
  wire \trunc_ln1_reg_981_reg[7]_i_1_n_0 ;
  wire \trunc_ln1_reg_981_reg[7]_i_1_n_1 ;
  wire \trunc_ln1_reg_981_reg[7]_i_1_n_2 ;
  wire \trunc_ln1_reg_981_reg[7]_i_1_n_3 ;
  wire NLW_p_tmp_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_tmp_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_tmp_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_tmp_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_tmp_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_tmp_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_tmp_reg_PCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_p_tmp_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_tmp_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_tmp_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_tmp_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_tmp_reg__0_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [3:3]\NLW_trunc_ln1_reg_981_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln1_reg_981_reg[3]_i_2_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h8A008A8A)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(tmp_product_0),
        .I1(gmem_ARREADY),
        .I2(tmp_product_1),
        .I3(gmem_RVALID),
        .I4(tmp_product_2),
        .O(ap_enable_reg_pp0_iter10));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_tmp_reg
       (.A({dout[31],dout[31],dout[31],dout[31],dout[31],dout[31],dout[31],dout[31],dout[31],dout[31],dout[31],dout[31],dout[31],dout[31],dout[31],dout[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_tmp_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_tmp_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_tmp_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_tmp_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(cy_V_fu_1161),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_enable_reg_pp0_iter10),
        .CEB2(ap_enable_reg_pp0_iter10),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_tmp_reg__0_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_tmp_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_tmp_reg_OVERFLOW_UNCONNECTED),
        .P({p_tmp_reg_n_58,p_tmp_reg_n_59,p_tmp_reg_n_60,p_tmp_reg_n_61,p_tmp_reg_n_62,p_tmp_reg_n_63,p_tmp_reg_n_64,p_tmp_reg_n_65,p_tmp_reg_n_66,p_tmp_reg_n_67,p_tmp_reg_n_68,p_tmp_reg_n_69,p_tmp_reg_n_70,p_tmp_reg_n_71,p_tmp_reg_n_72,p_tmp_reg_n_73,p_tmp_reg_n_74,p_tmp_reg_n_75,p_tmp_reg_n_76,p_tmp_reg_n_77,p_tmp_reg_n_78,p_tmp_reg_n_79,p_tmp_reg_n_80,p_tmp_reg_n_81,p_tmp_reg_n_82,p_tmp_reg_n_83,p_tmp_reg_n_84,p_tmp_reg_n_85,p_tmp_reg_n_86,p_tmp_reg_n_87,p_tmp_reg_n_88,p_tmp_reg_n_89,p_tmp_reg_n_90,p_tmp_reg_n_91,p_tmp_reg_n_92,p_tmp_reg_n_93,p_tmp_reg_n_94,p_tmp_reg_n_95,p_tmp_reg_n_96,p_tmp_reg_n_97,p_tmp_reg_n_98,p_tmp_reg_n_99,p_tmp_reg_n_100,p_tmp_reg_n_101,p_tmp_reg_n_102,p_tmp_reg_n_103,p_tmp_reg_n_104,p_tmp_reg_n_105}),
        .PATTERNBDETECT(NLW_p_tmp_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_tmp_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_p_tmp_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_tmp_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_tmp_reg[0] 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_1),
        .D(tmp_product_n_105),
        .Q(\p_tmp_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \p_tmp_reg[10] 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_1),
        .D(tmp_product_n_95),
        .Q(\p_tmp_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \p_tmp_reg[11] 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_1),
        .D(tmp_product_n_94),
        .Q(\p_tmp_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \p_tmp_reg[12] 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_1),
        .D(tmp_product_n_93),
        .Q(\p_tmp_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \p_tmp_reg[13] 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_1),
        .D(tmp_product_n_92),
        .Q(\p_tmp_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \p_tmp_reg[14] 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_1),
        .D(tmp_product_n_91),
        .Q(\p_tmp_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \p_tmp_reg[15] 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_1),
        .D(tmp_product_n_90),
        .Q(\p_tmp_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \p_tmp_reg[16] 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_1),
        .D(tmp_product_n_89),
        .Q(\p_tmp_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \p_tmp_reg[16]__0 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_1),
        .D(tmp_product__0_n_89),
        .Q(\p_tmp_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_tmp_reg[1] 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_1),
        .D(tmp_product_n_104),
        .Q(\p_tmp_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \p_tmp_reg[2] 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_1),
        .D(tmp_product_n_103),
        .Q(\p_tmp_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \p_tmp_reg[3] 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_1),
        .D(tmp_product_n_102),
        .Q(\p_tmp_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \p_tmp_reg[4] 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_1),
        .D(tmp_product_n_101),
        .Q(\p_tmp_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \p_tmp_reg[5] 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_1),
        .D(tmp_product_n_100),
        .Q(\p_tmp_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \p_tmp_reg[6] 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_1),
        .D(tmp_product_n_99),
        .Q(\p_tmp_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \p_tmp_reg[7] 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_1),
        .D(tmp_product_n_98),
        .Q(\p_tmp_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \p_tmp_reg[8] 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_1),
        .D(tmp_product_n_97),
        .Q(\p_tmp_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \p_tmp_reg[9] 
       (.C(ap_clk),
        .CE(p_tmp_reg__0_1),
        .D(tmp_product_n_96),
        .Q(\p_tmp_reg_n_0_[9] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_tmp_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_tmp_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_tmp_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_tmp_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_tmp_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(cy_V_fu_1161),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_enable_reg_pp0_iter10),
        .CEB2(ap_enable_reg_pp0_iter10),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_tmp_reg__0_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_tmp_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_tmp_reg__0_OVERFLOW_UNCONNECTED),
        .P({p_tmp_reg__0_n_58,p_tmp_reg__0_n_59,p_tmp_reg__0_n_60,p_tmp_reg__0_n_61,p_tmp_reg__0_n_62,p_tmp_reg__0_n_63,p_tmp_reg__0_n_64,p_tmp_reg__0_n_65,p_tmp_reg__0_n_66,p_tmp_reg__0_n_67,p_tmp_reg__0_n_68,p_tmp_reg__0_n_69,p_tmp_reg__0_n_70,p_tmp_reg__0_n_71,p_tmp_reg__0_n_72,p_tmp_reg__0_n_73,p_tmp_reg__0_n_74,p_tmp_reg__0_n_75,p_tmp_reg__0_n_76,p_tmp_reg__0_n_77,p_tmp_reg__0_n_78,p_tmp_reg__0_n_79,p_tmp_reg__0_n_80,p_tmp_reg__0_n_81,p_tmp_reg__0_n_82,p_tmp_reg__0_n_83,p_tmp_reg__0_n_84,p_tmp_reg__0_n_85,p_tmp_reg__0_n_86,p_tmp_reg__0_n_87,p_tmp_reg__0_n_88,p_tmp_reg__0_n_89,p_tmp_reg__0_n_90,p_tmp_reg__0_n_91,p_tmp_reg__0_n_92,p_tmp_reg__0_n_93,p_tmp_reg__0_n_94,p_tmp_reg__0_n_95,p_tmp_reg__0_n_96,p_tmp_reg__0_n_97,p_tmp_reg__0_n_98,p_tmp_reg__0_n_99,p_tmp_reg__0_n_100,p_tmp_reg__0_n_101,p_tmp_reg__0_n_102,p_tmp_reg__0_n_103,p_tmp_reg__0_n_104,p_tmp_reg__0_n_105}),
        .PATTERNBDETECT(NLW_p_tmp_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_tmp_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_tmp_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_tmp_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_enable_reg_pp0_iter10),
        .CEA2(ap_enable_reg_pp0_iter10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(cy_V_fu_1161),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(cy_V_fu_1161),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_enable_reg_pp0_iter10),
        .CEB2(ap_enable_reg_pp0_iter10),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_981[11]_i_2 
       (.I0(p_tmp_reg__0_n_91),
        .I1(\p_tmp_reg_n_0_[14] ),
        .O(\trunc_ln1_reg_981[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_981[11]_i_3 
       (.I0(p_tmp_reg__0_n_92),
        .I1(\p_tmp_reg_n_0_[13] ),
        .O(\trunc_ln1_reg_981[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_981[11]_i_4 
       (.I0(p_tmp_reg__0_n_93),
        .I1(\p_tmp_reg_n_0_[12] ),
        .O(\trunc_ln1_reg_981[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_981[11]_i_5 
       (.I0(p_tmp_reg__0_n_94),
        .I1(\p_tmp_reg_n_0_[11] ),
        .O(\trunc_ln1_reg_981[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_981[15]_i_2 
       (.I0(p_tmp_reg__0_n_87),
        .I1(p_tmp_reg_n_104),
        .O(\trunc_ln1_reg_981[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_981[15]_i_3 
       (.I0(p_tmp_reg__0_n_88),
        .I1(p_tmp_reg_n_105),
        .O(\trunc_ln1_reg_981[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_981[15]_i_4 
       (.I0(p_tmp_reg__0_n_89),
        .I1(\p_tmp_reg_n_0_[16] ),
        .O(\trunc_ln1_reg_981[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_981[15]_i_5 
       (.I0(p_tmp_reg__0_n_90),
        .I1(\p_tmp_reg_n_0_[15] ),
        .O(\trunc_ln1_reg_981[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_981[19]_i_2 
       (.I0(p_tmp_reg__0_n_83),
        .I1(p_tmp_reg_n_100),
        .O(\trunc_ln1_reg_981[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_981[19]_i_3 
       (.I0(p_tmp_reg__0_n_84),
        .I1(p_tmp_reg_n_101),
        .O(\trunc_ln1_reg_981[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_981[19]_i_4 
       (.I0(p_tmp_reg__0_n_85),
        .I1(p_tmp_reg_n_102),
        .O(\trunc_ln1_reg_981[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_981[19]_i_5 
       (.I0(p_tmp_reg__0_n_86),
        .I1(p_tmp_reg_n_103),
        .O(\trunc_ln1_reg_981[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_981[23]_i_2 
       (.I0(p_tmp_reg__0_n_79),
        .I1(p_tmp_reg_n_96),
        .O(\trunc_ln1_reg_981[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_981[23]_i_3 
       (.I0(p_tmp_reg__0_n_80),
        .I1(p_tmp_reg_n_97),
        .O(\trunc_ln1_reg_981[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_981[23]_i_4 
       (.I0(p_tmp_reg__0_n_81),
        .I1(p_tmp_reg_n_98),
        .O(\trunc_ln1_reg_981[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_981[23]_i_5 
       (.I0(p_tmp_reg__0_n_82),
        .I1(p_tmp_reg_n_99),
        .O(\trunc_ln1_reg_981[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_981[27]_i_2 
       (.I0(p_tmp_reg__0_n_75),
        .I1(p_tmp_reg_n_92),
        .O(\trunc_ln1_reg_981[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_981[27]_i_3 
       (.I0(p_tmp_reg__0_n_76),
        .I1(p_tmp_reg_n_93),
        .O(\trunc_ln1_reg_981[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_981[27]_i_4 
       (.I0(p_tmp_reg__0_n_77),
        .I1(p_tmp_reg_n_94),
        .O(\trunc_ln1_reg_981[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_981[27]_i_5 
       (.I0(p_tmp_reg__0_n_78),
        .I1(p_tmp_reg_n_95),
        .O(\trunc_ln1_reg_981[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_981[31]_i_2 
       (.I0(p_tmp_reg__0_n_71),
        .I1(p_tmp_reg_n_88),
        .O(\trunc_ln1_reg_981[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_981[31]_i_3 
       (.I0(p_tmp_reg__0_n_72),
        .I1(p_tmp_reg_n_89),
        .O(\trunc_ln1_reg_981[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_981[31]_i_4 
       (.I0(p_tmp_reg__0_n_73),
        .I1(p_tmp_reg_n_90),
        .O(\trunc_ln1_reg_981[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_981[31]_i_5 
       (.I0(p_tmp_reg__0_n_74),
        .I1(p_tmp_reg_n_91),
        .O(\trunc_ln1_reg_981[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_981[3]_i_3 
       (.I0(p_tmp_reg__0_n_99),
        .I1(\p_tmp_reg_n_0_[6] ),
        .O(\trunc_ln1_reg_981[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_981[3]_i_4 
       (.I0(p_tmp_reg__0_n_100),
        .I1(\p_tmp_reg_n_0_[5] ),
        .O(\trunc_ln1_reg_981[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_981[3]_i_5 
       (.I0(p_tmp_reg__0_n_101),
        .I1(\p_tmp_reg_n_0_[4] ),
        .O(\trunc_ln1_reg_981[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_981[3]_i_6 
       (.I0(p_tmp_reg__0_n_102),
        .I1(\p_tmp_reg_n_0_[3] ),
        .O(\trunc_ln1_reg_981[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_981[3]_i_7 
       (.I0(p_tmp_reg__0_n_103),
        .I1(\p_tmp_reg_n_0_[2] ),
        .O(\trunc_ln1_reg_981[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_981[3]_i_8 
       (.I0(p_tmp_reg__0_n_104),
        .I1(\p_tmp_reg_n_0_[1] ),
        .O(\trunc_ln1_reg_981[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_981[3]_i_9 
       (.I0(p_tmp_reg__0_n_105),
        .I1(\p_tmp_reg_n_0_[0] ),
        .O(\trunc_ln1_reg_981[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_981[7]_i_2 
       (.I0(p_tmp_reg__0_n_95),
        .I1(\p_tmp_reg_n_0_[10] ),
        .O(\trunc_ln1_reg_981[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_981[7]_i_3 
       (.I0(p_tmp_reg__0_n_96),
        .I1(\p_tmp_reg_n_0_[9] ),
        .O(\trunc_ln1_reg_981[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_981[7]_i_4 
       (.I0(p_tmp_reg__0_n_97),
        .I1(\p_tmp_reg_n_0_[8] ),
        .O(\trunc_ln1_reg_981[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_981[7]_i_5 
       (.I0(p_tmp_reg__0_n_98),
        .I1(\p_tmp_reg_n_0_[7] ),
        .O(\trunc_ln1_reg_981[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_981_reg[11]_i_1 
       (.CI(\trunc_ln1_reg_981_reg[7]_i_1_n_0 ),
        .CO({\trunc_ln1_reg_981_reg[11]_i_1_n_0 ,\trunc_ln1_reg_981_reg[11]_i_1_n_1 ,\trunc_ln1_reg_981_reg[11]_i_1_n_2 ,\trunc_ln1_reg_981_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_91,p_tmp_reg__0_n_92,p_tmp_reg__0_n_93,p_tmp_reg__0_n_94}),
        .O(p_tmp_reg__0_0[11:8]),
        .S({\trunc_ln1_reg_981[11]_i_2_n_0 ,\trunc_ln1_reg_981[11]_i_3_n_0 ,\trunc_ln1_reg_981[11]_i_4_n_0 ,\trunc_ln1_reg_981[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_981_reg[15]_i_1 
       (.CI(\trunc_ln1_reg_981_reg[11]_i_1_n_0 ),
        .CO({\trunc_ln1_reg_981_reg[15]_i_1_n_0 ,\trunc_ln1_reg_981_reg[15]_i_1_n_1 ,\trunc_ln1_reg_981_reg[15]_i_1_n_2 ,\trunc_ln1_reg_981_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_87,p_tmp_reg__0_n_88,p_tmp_reg__0_n_89,p_tmp_reg__0_n_90}),
        .O(p_tmp_reg__0_0[15:12]),
        .S({\trunc_ln1_reg_981[15]_i_2_n_0 ,\trunc_ln1_reg_981[15]_i_3_n_0 ,\trunc_ln1_reg_981[15]_i_4_n_0 ,\trunc_ln1_reg_981[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_981_reg[19]_i_1 
       (.CI(\trunc_ln1_reg_981_reg[15]_i_1_n_0 ),
        .CO({\trunc_ln1_reg_981_reg[19]_i_1_n_0 ,\trunc_ln1_reg_981_reg[19]_i_1_n_1 ,\trunc_ln1_reg_981_reg[19]_i_1_n_2 ,\trunc_ln1_reg_981_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_83,p_tmp_reg__0_n_84,p_tmp_reg__0_n_85,p_tmp_reg__0_n_86}),
        .O(p_tmp_reg__0_0[19:16]),
        .S({\trunc_ln1_reg_981[19]_i_2_n_0 ,\trunc_ln1_reg_981[19]_i_3_n_0 ,\trunc_ln1_reg_981[19]_i_4_n_0 ,\trunc_ln1_reg_981[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_981_reg[23]_i_1 
       (.CI(\trunc_ln1_reg_981_reg[19]_i_1_n_0 ),
        .CO({\trunc_ln1_reg_981_reg[23]_i_1_n_0 ,\trunc_ln1_reg_981_reg[23]_i_1_n_1 ,\trunc_ln1_reg_981_reg[23]_i_1_n_2 ,\trunc_ln1_reg_981_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_79,p_tmp_reg__0_n_80,p_tmp_reg__0_n_81,p_tmp_reg__0_n_82}),
        .O(p_tmp_reg__0_0[23:20]),
        .S({\trunc_ln1_reg_981[23]_i_2_n_0 ,\trunc_ln1_reg_981[23]_i_3_n_0 ,\trunc_ln1_reg_981[23]_i_4_n_0 ,\trunc_ln1_reg_981[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_981_reg[27]_i_1 
       (.CI(\trunc_ln1_reg_981_reg[23]_i_1_n_0 ),
        .CO({\trunc_ln1_reg_981_reg[27]_i_1_n_0 ,\trunc_ln1_reg_981_reg[27]_i_1_n_1 ,\trunc_ln1_reg_981_reg[27]_i_1_n_2 ,\trunc_ln1_reg_981_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_75,p_tmp_reg__0_n_76,p_tmp_reg__0_n_77,p_tmp_reg__0_n_78}),
        .O(p_tmp_reg__0_0[27:24]),
        .S({\trunc_ln1_reg_981[27]_i_2_n_0 ,\trunc_ln1_reg_981[27]_i_3_n_0 ,\trunc_ln1_reg_981[27]_i_4_n_0 ,\trunc_ln1_reg_981[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_981_reg[31]_i_1 
       (.CI(\trunc_ln1_reg_981_reg[27]_i_1_n_0 ),
        .CO({\NLW_trunc_ln1_reg_981_reg[31]_i_1_CO_UNCONNECTED [3],\trunc_ln1_reg_981_reg[31]_i_1_n_1 ,\trunc_ln1_reg_981_reg[31]_i_1_n_2 ,\trunc_ln1_reg_981_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_tmp_reg__0_n_72,p_tmp_reg__0_n_73,p_tmp_reg__0_n_74}),
        .O(p_tmp_reg__0_0[31:28]),
        .S({\trunc_ln1_reg_981[31]_i_2_n_0 ,\trunc_ln1_reg_981[31]_i_3_n_0 ,\trunc_ln1_reg_981[31]_i_4_n_0 ,\trunc_ln1_reg_981[31]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_981_reg[3]_i_1 
       (.CI(\trunc_ln1_reg_981_reg[3]_i_2_n_0 ),
        .CO({\trunc_ln1_reg_981_reg[3]_i_1_n_0 ,\trunc_ln1_reg_981_reg[3]_i_1_n_1 ,\trunc_ln1_reg_981_reg[3]_i_1_n_2 ,\trunc_ln1_reg_981_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_99,p_tmp_reg__0_n_100,p_tmp_reg__0_n_101,p_tmp_reg__0_n_102}),
        .O(p_tmp_reg__0_0[3:0]),
        .S({\trunc_ln1_reg_981[3]_i_3_n_0 ,\trunc_ln1_reg_981[3]_i_4_n_0 ,\trunc_ln1_reg_981[3]_i_5_n_0 ,\trunc_ln1_reg_981[3]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_981_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\trunc_ln1_reg_981_reg[3]_i_2_n_0 ,\trunc_ln1_reg_981_reg[3]_i_2_n_1 ,\trunc_ln1_reg_981_reg[3]_i_2_n_2 ,\trunc_ln1_reg_981_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_103,p_tmp_reg__0_n_104,p_tmp_reg__0_n_105,1'b0}),
        .O(\NLW_trunc_ln1_reg_981_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\trunc_ln1_reg_981[3]_i_7_n_0 ,\trunc_ln1_reg_981[3]_i_8_n_0 ,\trunc_ln1_reg_981[3]_i_9_n_0 ,\p_tmp_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_981_reg[7]_i_1 
       (.CI(\trunc_ln1_reg_981_reg[3]_i_1_n_0 ),
        .CO({\trunc_ln1_reg_981_reg[7]_i_1_n_0 ,\trunc_ln1_reg_981_reg[7]_i_1_n_1 ,\trunc_ln1_reg_981_reg[7]_i_1_n_2 ,\trunc_ln1_reg_981_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_95,p_tmp_reg__0_n_96,p_tmp_reg__0_n_97,p_tmp_reg__0_n_98}),
        .O(p_tmp_reg__0_0[7:4]),
        .S({\trunc_ln1_reg_981[7]_i_2_n_0 ,\trunc_ln1_reg_981[7]_i_3_n_0 ,\trunc_ln1_reg_981[7]_i_4_n_0 ,\trunc_ln1_reg_981[7]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_mul_62s_32ns_62_5_1" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_mul_62s_32ns_62_5_1
   (cy_V_fu_1161,
    \ap_CS_fsm_reg[1] ,
    select_ln1027_8_reg_9240,
    \buff2_reg[61]_0 ,
    ap_clk,
    tmp_product__0_0,
    Q,
    gmem_ARREADY,
    buff0_reg__1_0,
    gmem_RVALID,
    buff0_reg__1_1,
    icmp_ln1027_1_reg_823_pp0_iter1_reg,
    buff0_reg_0,
    ap_enable_reg_pp0_iter4,
    buff0_reg_1,
    buff0_reg_2,
    buff0_reg_3,
    select_ln1027_5_reg_861_pp0_iter1_reg,
    buff1_reg_0,
    icmp_ln1027_2_reg_837_pp0_iter1_reg,
    tmp3_cast_mid144_cast_reg_780,
    buff1_reg_1);
  output cy_V_fu_1161;
  output \ap_CS_fsm_reg[1] ;
  output select_ln1027_8_reg_9240;
  output [61:0]\buff2_reg[61]_0 ;
  input ap_clk;
  input [31:0]tmp_product__0_0;
  input [1:0]Q;
  input gmem_ARREADY;
  input buff0_reg__1_0;
  input gmem_RVALID;
  input buff0_reg__1_1;
  input icmp_ln1027_1_reg_823_pp0_iter1_reg;
  input buff0_reg_0;
  input ap_enable_reg_pp0_iter4;
  input [61:0]buff0_reg_1;
  input buff0_reg_2;
  input [61:0]buff0_reg_3;
  input select_ln1027_5_reg_861_pp0_iter1_reg;
  input [32:0]buff1_reg_0;
  input icmp_ln1027_2_reg_837_pp0_iter1_reg;
  input [31:0]tmp3_cast_mid144_cast_reg_780;
  input [32:0]buff1_reg_1;

  wire [1:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire buff0_reg_0;
  wire [61:0]buff0_reg_1;
  wire buff0_reg_2;
  wire [61:0]buff0_reg_3;
  wire buff0_reg__0_i_10_n_0;
  wire buff0_reg__0_i_11_n_0;
  wire buff0_reg__0_i_12_n_0;
  wire buff0_reg__0_i_13_n_0;
  wire buff0_reg__0_i_18_n_0;
  wire buff0_reg__0_i_19_n_0;
  wire buff0_reg__0_i_1_n_0;
  wire buff0_reg__0_i_1_n_1;
  wire buff0_reg__0_i_1_n_2;
  wire buff0_reg__0_i_1_n_3;
  wire buff0_reg__0_i_20_n_0;
  wire buff0_reg__0_i_21_n_0;
  wire buff0_reg__0_i_26_n_0;
  wire buff0_reg__0_i_27_n_0;
  wire buff0_reg__0_i_28_n_0;
  wire buff0_reg__0_i_29_n_0;
  wire buff0_reg__0_i_2_n_0;
  wire buff0_reg__0_i_2_n_1;
  wire buff0_reg__0_i_2_n_2;
  wire buff0_reg__0_i_2_n_3;
  wire buff0_reg__0_i_34_n_0;
  wire buff0_reg__0_i_35_n_0;
  wire buff0_reg__0_i_36_n_0;
  wire buff0_reg__0_i_37_n_0;
  wire buff0_reg__0_i_3_n_0;
  wire buff0_reg__0_i_3_n_1;
  wire buff0_reg__0_i_3_n_2;
  wire buff0_reg__0_i_3_n_3;
  wire buff0_reg__0_i_42_n_0;
  wire buff0_reg__0_i_43_n_0;
  wire buff0_reg__0_i_44_n_0;
  wire buff0_reg__0_i_45_n_0;
  wire buff0_reg__0_i_46_n_0;
  wire buff0_reg__0_i_47_n_0;
  wire buff0_reg__0_i_48_n_0;
  wire buff0_reg__0_i_49_n_0;
  wire buff0_reg__0_i_4_n_0;
  wire buff0_reg__0_i_4_n_1;
  wire buff0_reg__0_i_4_n_2;
  wire buff0_reg__0_i_4_n_3;
  wire buff0_reg__0_i_50_n_0;
  wire buff0_reg__0_i_51_n_0;
  wire buff0_reg__0_i_52_n_0;
  wire buff0_reg__0_i_53_n_0;
  wire buff0_reg__0_i_54_n_0;
  wire buff0_reg__0_i_55_n_0;
  wire buff0_reg__0_i_56_n_0;
  wire buff0_reg__0_i_57_n_0;
  wire buff0_reg__0_i_58_n_0;
  wire buff0_reg__0_i_59_n_0;
  wire buff0_reg__0_i_5_n_0;
  wire buff0_reg__0_i_5_n_1;
  wire buff0_reg__0_i_5_n_2;
  wire buff0_reg__0_i_5_n_3;
  wire buff0_reg__0_i_60_n_0;
  wire buff0_reg__0_i_61_n_0;
  wire buff0_reg__0_i_6__0_n_0;
  wire buff0_reg__0_i_7__0_n_0;
  wire buff0_reg__0_i_8__0_n_0;
  wire buff0_reg__0_n_106;
  wire buff0_reg__0_n_107;
  wire buff0_reg__0_n_108;
  wire buff0_reg__0_n_109;
  wire buff0_reg__0_n_110;
  wire buff0_reg__0_n_111;
  wire buff0_reg__0_n_112;
  wire buff0_reg__0_n_113;
  wire buff0_reg__0_n_114;
  wire buff0_reg__0_n_115;
  wire buff0_reg__0_n_116;
  wire buff0_reg__0_n_117;
  wire buff0_reg__0_n_118;
  wire buff0_reg__0_n_119;
  wire buff0_reg__0_n_120;
  wire buff0_reg__0_n_121;
  wire buff0_reg__0_n_122;
  wire buff0_reg__0_n_123;
  wire buff0_reg__0_n_124;
  wire buff0_reg__0_n_125;
  wire buff0_reg__0_n_126;
  wire buff0_reg__0_n_127;
  wire buff0_reg__0_n_128;
  wire buff0_reg__0_n_129;
  wire buff0_reg__0_n_130;
  wire buff0_reg__0_n_131;
  wire buff0_reg__0_n_132;
  wire buff0_reg__0_n_133;
  wire buff0_reg__0_n_134;
  wire buff0_reg__0_n_135;
  wire buff0_reg__0_n_136;
  wire buff0_reg__0_n_137;
  wire buff0_reg__0_n_138;
  wire buff0_reg__0_n_139;
  wire buff0_reg__0_n_140;
  wire buff0_reg__0_n_141;
  wire buff0_reg__0_n_142;
  wire buff0_reg__0_n_143;
  wire buff0_reg__0_n_144;
  wire buff0_reg__0_n_145;
  wire buff0_reg__0_n_146;
  wire buff0_reg__0_n_147;
  wire buff0_reg__0_n_148;
  wire buff0_reg__0_n_149;
  wire buff0_reg__0_n_150;
  wire buff0_reg__0_n_151;
  wire buff0_reg__0_n_152;
  wire buff0_reg__0_n_153;
  wire buff0_reg__1_0;
  wire buff0_reg__1_1;
  wire buff0_reg__1_i_10_n_0;
  wire buff0_reg__1_i_11_n_0;
  wire buff0_reg__1_i_12_n_0;
  wire buff0_reg__1_i_17_n_0;
  wire buff0_reg__1_i_18_n_0;
  wire buff0_reg__1_i_19_n_0;
  wire buff0_reg__1_i_1_n_0;
  wire buff0_reg__1_i_1_n_1;
  wire buff0_reg__1_i_1_n_2;
  wire buff0_reg__1_i_1_n_3;
  wire buff0_reg__1_i_20_n_0;
  wire buff0_reg__1_i_25_n_0;
  wire buff0_reg__1_i_26_n_0;
  wire buff0_reg__1_i_27_n_0;
  wire buff0_reg__1_i_28_n_0;
  wire buff0_reg__1_i_2_n_0;
  wire buff0_reg__1_i_2_n_1;
  wire buff0_reg__1_i_2_n_2;
  wire buff0_reg__1_i_2_n_3;
  wire buff0_reg__1_i_33_n_0;
  wire buff0_reg__1_i_34_n_0;
  wire buff0_reg__1_i_35_n_0;
  wire buff0_reg__1_i_36_n_0;
  wire buff0_reg__1_i_37_n_0;
  wire buff0_reg__1_i_38_n_0;
  wire buff0_reg__1_i_39_n_0;
  wire buff0_reg__1_i_3_n_0;
  wire buff0_reg__1_i_3_n_1;
  wire buff0_reg__1_i_3_n_2;
  wire buff0_reg__1_i_3_n_3;
  wire buff0_reg__1_i_40_n_0;
  wire buff0_reg__1_i_41_n_0;
  wire buff0_reg__1_i_42_n_0;
  wire buff0_reg__1_i_43_n_0;
  wire buff0_reg__1_i_44_n_0;
  wire buff0_reg__1_i_45_n_0;
  wire buff0_reg__1_i_46_n_0;
  wire buff0_reg__1_i_47_n_0;
  wire buff0_reg__1_i_48_n_0;
  wire buff0_reg__1_i_49_n_0;
  wire buff0_reg__1_i_4_n_0;
  wire buff0_reg__1_i_4_n_1;
  wire buff0_reg__1_i_4_n_2;
  wire buff0_reg__1_i_4_n_3;
  wire buff0_reg__1_i_50_n_0;
  wire buff0_reg__1_i_51_n_0;
  wire buff0_reg__1_i_52_n_0;
  wire buff0_reg__1_i_9_n_0;
  wire buff0_reg__1_n_100;
  wire buff0_reg__1_n_101;
  wire buff0_reg__1_n_102;
  wire buff0_reg__1_n_103;
  wire buff0_reg__1_n_104;
  wire buff0_reg__1_n_105;
  wire buff0_reg__1_n_106;
  wire buff0_reg__1_n_107;
  wire buff0_reg__1_n_108;
  wire buff0_reg__1_n_109;
  wire buff0_reg__1_n_110;
  wire buff0_reg__1_n_111;
  wire buff0_reg__1_n_112;
  wire buff0_reg__1_n_113;
  wire buff0_reg__1_n_114;
  wire buff0_reg__1_n_115;
  wire buff0_reg__1_n_116;
  wire buff0_reg__1_n_117;
  wire buff0_reg__1_n_118;
  wire buff0_reg__1_n_119;
  wire buff0_reg__1_n_120;
  wire buff0_reg__1_n_121;
  wire buff0_reg__1_n_122;
  wire buff0_reg__1_n_123;
  wire buff0_reg__1_n_124;
  wire buff0_reg__1_n_125;
  wire buff0_reg__1_n_126;
  wire buff0_reg__1_n_127;
  wire buff0_reg__1_n_128;
  wire buff0_reg__1_n_129;
  wire buff0_reg__1_n_130;
  wire buff0_reg__1_n_131;
  wire buff0_reg__1_n_132;
  wire buff0_reg__1_n_133;
  wire buff0_reg__1_n_134;
  wire buff0_reg__1_n_135;
  wire buff0_reg__1_n_136;
  wire buff0_reg__1_n_137;
  wire buff0_reg__1_n_138;
  wire buff0_reg__1_n_139;
  wire buff0_reg__1_n_140;
  wire buff0_reg__1_n_141;
  wire buff0_reg__1_n_142;
  wire buff0_reg__1_n_143;
  wire buff0_reg__1_n_144;
  wire buff0_reg__1_n_145;
  wire buff0_reg__1_n_146;
  wire buff0_reg__1_n_147;
  wire buff0_reg__1_n_148;
  wire buff0_reg__1_n_149;
  wire buff0_reg__1_n_150;
  wire buff0_reg__1_n_151;
  wire buff0_reg__1_n_152;
  wire buff0_reg__1_n_153;
  wire buff0_reg__1_n_58;
  wire buff0_reg__1_n_59;
  wire buff0_reg__1_n_60;
  wire buff0_reg__1_n_61;
  wire buff0_reg__1_n_62;
  wire buff0_reg__1_n_63;
  wire buff0_reg__1_n_64;
  wire buff0_reg__1_n_65;
  wire buff0_reg__1_n_66;
  wire buff0_reg__1_n_67;
  wire buff0_reg__1_n_68;
  wire buff0_reg__1_n_69;
  wire buff0_reg__1_n_70;
  wire buff0_reg__1_n_71;
  wire buff0_reg__1_n_72;
  wire buff0_reg__1_n_73;
  wire buff0_reg__1_n_74;
  wire buff0_reg__1_n_75;
  wire buff0_reg__1_n_76;
  wire buff0_reg__1_n_77;
  wire buff0_reg__1_n_78;
  wire buff0_reg__1_n_79;
  wire buff0_reg__1_n_80;
  wire buff0_reg__1_n_81;
  wire buff0_reg__1_n_82;
  wire buff0_reg__1_n_83;
  wire buff0_reg__1_n_84;
  wire buff0_reg__1_n_85;
  wire buff0_reg__1_n_86;
  wire buff0_reg__1_n_87;
  wire buff0_reg__1_n_88;
  wire buff0_reg__1_n_89;
  wire buff0_reg__1_n_90;
  wire buff0_reg__1_n_91;
  wire buff0_reg__1_n_92;
  wire buff0_reg__1_n_93;
  wire buff0_reg__1_n_94;
  wire buff0_reg__1_n_95;
  wire buff0_reg__1_n_96;
  wire buff0_reg__1_n_97;
  wire buff0_reg__1_n_98;
  wire buff0_reg__1_n_99;
  wire buff0_reg_i_10__1_n_0;
  wire buff0_reg_i_11__1_n_0;
  wire buff0_reg_i_12__1_n_0;
  wire buff0_reg_i_13__0_n_0;
  wire buff0_reg_i_14__0_n_0;
  wire buff0_reg_i_15__0_n_0;
  wire buff0_reg_i_16__0_n_0;
  wire buff0_reg_i_17__1_n_0;
  wire buff0_reg_i_18__1_n_0;
  wire buff0_reg_i_19__1_n_0;
  wire buff0_reg_i_20__1_n_0;
  wire buff0_reg_i_21__0_n_0;
  wire buff0_reg_i_22__0_n_0;
  wire buff0_reg_i_23__0_n_0;
  wire buff0_reg_i_24__0_n_0;
  wire buff0_reg_i_25__0_n_0;
  wire buff0_reg_i_26_n_0;
  wire buff0_reg_i_27_n_0;
  wire buff0_reg_i_28_n_0;
  wire buff0_reg_i_29_n_0;
  wire buff0_reg_i_2_n_3;
  wire buff0_reg_i_30_n_0;
  wire buff0_reg_i_31_n_0;
  wire buff0_reg_i_32_n_0;
  wire buff0_reg_i_3_n_0;
  wire buff0_reg_i_3_n_1;
  wire buff0_reg_i_3_n_2;
  wire buff0_reg_i_3_n_3;
  wire buff0_reg_i_4_n_0;
  wire buff0_reg_i_4_n_1;
  wire buff0_reg_i_4_n_2;
  wire buff0_reg_i_4_n_3;
  wire buff0_reg_i_5_n_0;
  wire buff0_reg_i_5_n_1;
  wire buff0_reg_i_5_n_2;
  wire buff0_reg_i_5_n_3;
  wire buff0_reg_i_6__1_n_0;
  wire buff0_reg_i_7__0_n_0;
  wire buff0_reg_i_8__0_n_0;
  wire buff0_reg_i_9__1_n_0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \buff1_reg[0]__0_n_0 ;
  wire \buff1_reg[0]__1_n_0 ;
  wire \buff1_reg[10]__0_n_0 ;
  wire \buff1_reg[10]__1_n_0 ;
  wire \buff1_reg[11]__0_n_0 ;
  wire \buff1_reg[11]__1_n_0 ;
  wire \buff1_reg[12]__0_n_0 ;
  wire \buff1_reg[12]__1_n_0 ;
  wire \buff1_reg[13]__0_n_0 ;
  wire \buff1_reg[13]__1_n_0 ;
  wire \buff1_reg[14]__0_n_0 ;
  wire \buff1_reg[14]__1_n_0 ;
  wire \buff1_reg[15]__0_n_0 ;
  wire \buff1_reg[15]__1_n_0 ;
  wire \buff1_reg[16]__0_n_0 ;
  wire \buff1_reg[16]__1_n_0 ;
  wire \buff1_reg[1]__0_n_0 ;
  wire \buff1_reg[1]__1_n_0 ;
  wire \buff1_reg[2]__0_n_0 ;
  wire \buff1_reg[2]__1_n_0 ;
  wire \buff1_reg[3]__0_n_0 ;
  wire \buff1_reg[3]__1_n_0 ;
  wire \buff1_reg[4]__0_n_0 ;
  wire \buff1_reg[4]__1_n_0 ;
  wire \buff1_reg[5]__0_n_0 ;
  wire \buff1_reg[5]__1_n_0 ;
  wire \buff1_reg[6]__0_n_0 ;
  wire \buff1_reg[6]__1_n_0 ;
  wire \buff1_reg[7]__0_n_0 ;
  wire \buff1_reg[7]__1_n_0 ;
  wire \buff1_reg[8]__0_n_0 ;
  wire \buff1_reg[8]__1_n_0 ;
  wire \buff1_reg[9]__0_n_0 ;
  wire \buff1_reg[9]__1_n_0 ;
  wire [32:0]buff1_reg_0;
  wire [32:0]buff1_reg_1;
  wire buff1_reg__0_n_100;
  wire buff1_reg__0_n_101;
  wire buff1_reg__0_n_102;
  wire buff1_reg__0_n_103;
  wire buff1_reg__0_n_104;
  wire buff1_reg__0_n_105;
  wire buff1_reg__0_n_58;
  wire buff1_reg__0_n_59;
  wire buff1_reg__0_n_60;
  wire buff1_reg__0_n_61;
  wire buff1_reg__0_n_62;
  wire buff1_reg__0_n_63;
  wire buff1_reg__0_n_64;
  wire buff1_reg__0_n_65;
  wire buff1_reg__0_n_66;
  wire buff1_reg__0_n_67;
  wire buff1_reg__0_n_68;
  wire buff1_reg__0_n_69;
  wire buff1_reg__0_n_70;
  wire buff1_reg__0_n_71;
  wire buff1_reg__0_n_72;
  wire buff1_reg__0_n_73;
  wire buff1_reg__0_n_74;
  wire buff1_reg__0_n_75;
  wire buff1_reg__0_n_76;
  wire buff1_reg__0_n_77;
  wire buff1_reg__0_n_78;
  wire buff1_reg__0_n_79;
  wire buff1_reg__0_n_80;
  wire buff1_reg__0_n_81;
  wire buff1_reg__0_n_82;
  wire buff1_reg__0_n_83;
  wire buff1_reg__0_n_84;
  wire buff1_reg__0_n_85;
  wire buff1_reg__0_n_86;
  wire buff1_reg__0_n_87;
  wire buff1_reg__0_n_88;
  wire buff1_reg__0_n_89;
  wire buff1_reg__0_n_90;
  wire buff1_reg__0_n_91;
  wire buff1_reg__0_n_92;
  wire buff1_reg__0_n_93;
  wire buff1_reg__0_n_94;
  wire buff1_reg__0_n_95;
  wire buff1_reg__0_n_96;
  wire buff1_reg__0_n_97;
  wire buff1_reg__0_n_98;
  wire buff1_reg__0_n_99;
  wire [61:33]buff1_reg__2;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire \buff2[36]_i_2_n_0 ;
  wire \buff2[36]_i_3_n_0 ;
  wire \buff2[36]_i_4_n_0 ;
  wire \buff2[40]_i_2_n_0 ;
  wire \buff2[40]_i_3_n_0 ;
  wire \buff2[40]_i_4_n_0 ;
  wire \buff2[40]_i_5_n_0 ;
  wire \buff2[44]_i_2_n_0 ;
  wire \buff2[44]_i_3_n_0 ;
  wire \buff2[44]_i_4_n_0 ;
  wire \buff2[44]_i_5_n_0 ;
  wire \buff2[48]_i_2_n_0 ;
  wire \buff2[48]_i_3_n_0 ;
  wire \buff2[48]_i_4_n_0 ;
  wire \buff2[48]_i_5_n_0 ;
  wire \buff2[52]_i_2_n_0 ;
  wire \buff2[52]_i_3_n_0 ;
  wire \buff2[52]_i_4_n_0 ;
  wire \buff2[52]_i_5_n_0 ;
  wire \buff2[52]_i_6_n_0 ;
  wire \buff2[56]_i_2_n_0 ;
  wire \buff2[56]_i_3_n_0 ;
  wire \buff2[56]_i_4_n_0 ;
  wire \buff2[56]_i_5_n_0 ;
  wire \buff2[56]_i_6_n_0 ;
  wire \buff2[56]_i_7_n_0 ;
  wire \buff2[56]_i_8_n_0 ;
  wire \buff2[56]_i_9_n_0 ;
  wire \buff2[60]_i_2_n_0 ;
  wire \buff2[60]_i_3_n_0 ;
  wire \buff2[60]_i_4_n_0 ;
  wire \buff2[60]_i_5_n_0 ;
  wire \buff2[60]_i_6_n_0 ;
  wire \buff2[60]_i_7_n_0 ;
  wire \buff2[60]_i_8_n_0 ;
  wire \buff2[60]_i_9_n_0 ;
  wire \buff2[61]_i_2_n_0 ;
  wire \buff2_reg[36]_i_1_n_0 ;
  wire \buff2_reg[36]_i_1_n_1 ;
  wire \buff2_reg[36]_i_1_n_2 ;
  wire \buff2_reg[36]_i_1_n_3 ;
  wire \buff2_reg[40]_i_1_n_0 ;
  wire \buff2_reg[40]_i_1_n_1 ;
  wire \buff2_reg[40]_i_1_n_2 ;
  wire \buff2_reg[40]_i_1_n_3 ;
  wire \buff2_reg[44]_i_1_n_0 ;
  wire \buff2_reg[44]_i_1_n_1 ;
  wire \buff2_reg[44]_i_1_n_2 ;
  wire \buff2_reg[44]_i_1_n_3 ;
  wire \buff2_reg[48]_i_1_n_0 ;
  wire \buff2_reg[48]_i_1_n_1 ;
  wire \buff2_reg[48]_i_1_n_2 ;
  wire \buff2_reg[48]_i_1_n_3 ;
  wire \buff2_reg[52]_i_1_n_0 ;
  wire \buff2_reg[52]_i_1_n_1 ;
  wire \buff2_reg[52]_i_1_n_2 ;
  wire \buff2_reg[52]_i_1_n_3 ;
  wire \buff2_reg[56]_i_1_n_0 ;
  wire \buff2_reg[56]_i_1_n_1 ;
  wire \buff2_reg[56]_i_1_n_2 ;
  wire \buff2_reg[56]_i_1_n_3 ;
  wire \buff2_reg[60]_i_1_n_0 ;
  wire \buff2_reg[60]_i_1_n_1 ;
  wire \buff2_reg[60]_i_1_n_2 ;
  wire \buff2_reg[60]_i_1_n_3 ;
  wire [61:0]\buff2_reg[61]_0 ;
  wire cy_V_fu_1161;
  wire gmem_ARREADY;
  wire gmem_RVALID;
  wire icmp_ln1027_1_reg_823_pp0_iter1_reg;
  wire icmp_ln1027_2_reg_837_pp0_iter1_reg;
  wire [32:0]p_1_in;
  wire select_ln1027_5_reg_861_pp0_iter1_reg;
  wire [61:0]select_ln1027_8_fu_538_p3;
  wire select_ln1027_8_reg_9240;
  wire [31:0]tmp3_cast_mid144_cast_reg_780;
  wire [31:0]tmp_product__0_0;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product_i_10_n_0;
  wire tmp_product_i_11_n_0;
  wire tmp_product_i_12__2_n_0;
  wire tmp_product_i_13__2_n_0;
  wire tmp_product_i_14__2_n_0;
  wire tmp_product_i_15__2_n_0;
  wire tmp_product_i_16_n_0;
  wire tmp_product_i_17_n_0;
  wire tmp_product_i_18_n_0;
  wire tmp_product_i_19_n_0;
  wire tmp_product_i_1__0_n_0;
  wire tmp_product_i_1__0_n_1;
  wire tmp_product_i_1__0_n_2;
  wire tmp_product_i_1__0_n_3;
  wire tmp_product_i_20__2_n_0;
  wire tmp_product_i_21__2_n_0;
  wire tmp_product_i_22__2_n_0;
  wire tmp_product_i_23__2_n_0;
  wire tmp_product_i_24_n_0;
  wire tmp_product_i_25_n_0;
  wire tmp_product_i_26_n_0;
  wire tmp_product_i_27_n_0;
  wire tmp_product_i_2__0_n_0;
  wire tmp_product_i_2__0_n_1;
  wire tmp_product_i_2__0_n_2;
  wire tmp_product_i_2__0_n_3;
  wire tmp_product_i_3__0_n_0;
  wire tmp_product_i_3__0_n_1;
  wire tmp_product_i_3__0_n_2;
  wire tmp_product_i_3__0_n_3;
  wire tmp_product_i_4__4_n_0;
  wire tmp_product_i_5__2_n_0;
  wire tmp_product_i_6__2_n_0;
  wire tmp_product_i_7__2_n_0;
  wire tmp_product_i_8_n_0;
  wire tmp_product_i_9_n_0;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__0_P_UNCONNECTED;
  wire NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__1_CARRYOUT_UNCONNECTED;
  wire [3:1]NLW_buff0_reg_i_2_CO_UNCONNECTED;
  wire [3:2]NLW_buff0_reg_i_2_O_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_PCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_buff2_reg[61]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_buff2_reg[61]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 11x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product__0_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({select_ln1027_8_fu_538_p3[61],select_ln1027_8_fu_538_p3[61],select_ln1027_8_fu_538_p3[61],select_ln1027_8_fu_538_p3[61],select_ln1027_8_fu_538_p3[61],select_ln1027_8_fu_538_p3[61],select_ln1027_8_fu_538_p3[61],select_ln1027_8_fu_538_p3[61:51]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(cy_V_fu_1161),
        .CEA2(\ap_CS_fsm_reg[1] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(select_ln1027_8_reg_9240),
        .CEB2(\ap_CS_fsm_reg[1] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\ap_CS_fsm_reg[1] ),
        .CEP(\ap_CS_fsm_reg[1] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln1027_8_fu_538_p3[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,tmp_product__0_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(select_ln1027_8_reg_9240),
        .CEA2(\ap_CS_fsm_reg[1] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(cy_V_fu_1161),
        .CEB2(\ap_CS_fsm_reg[1] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(\ap_CS_fsm_reg[1] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff0_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff0_reg__0_i_1
       (.CI(buff0_reg__0_i_2_n_0),
        .CO({buff0_reg__0_i_1_n_0,buff0_reg__0_i_1_n_1,buff0_reg__0_i_1_n_2,buff0_reg__0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_i_6__0_n_0,buff0_reg__0_i_7__0_n_0,buff0_reg__0_i_8__0_n_0,p_1_in[32]}),
        .O(select_ln1027_8_fu_538_p3[35:32]),
        .S({buff0_reg__0_i_10_n_0,buff0_reg__0_i_11_n_0,buff0_reg__0_i_12_n_0,buff0_reg__0_i_13_n_0}));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg__0_i_10
       (.I0(buff0_reg_1[35]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[35]),
        .O(buff0_reg__0_i_10_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg__0_i_11
       (.I0(buff0_reg_1[34]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[34]),
        .O(buff0_reg__0_i_11_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg__0_i_12
       (.I0(buff0_reg_1[33]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[33]),
        .O(buff0_reg__0_i_12_n_0));
  LUT6 #(
    .INIT(64'h03F3F606FC0CF606)) 
    buff0_reg__0_i_13
       (.I0(buff1_reg_0[32]),
        .I1(buff0_reg_3[32]),
        .I2(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I3(buff0_reg_1[32]),
        .I4(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I5(buff1_reg_1[32]),
        .O(buff0_reg__0_i_13_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg__0_i_14
       (.I0(buff0_reg_1[31]),
        .I1(buff0_reg_3[31]),
        .I2(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I3(tmp3_cast_mid144_cast_reg_780[31]),
        .I4(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I5(buff1_reg_0[31]),
        .O(p_1_in[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg__0_i_15
       (.I0(buff0_reg_1[30]),
        .I1(buff0_reg_3[30]),
        .I2(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I3(tmp3_cast_mid144_cast_reg_780[30]),
        .I4(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I5(buff1_reg_0[30]),
        .O(p_1_in[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg__0_i_16
       (.I0(buff0_reg_1[29]),
        .I1(buff0_reg_3[29]),
        .I2(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I3(tmp3_cast_mid144_cast_reg_780[29]),
        .I4(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I5(buff1_reg_0[29]),
        .O(p_1_in[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg__0_i_17
       (.I0(buff0_reg_1[28]),
        .I1(buff0_reg_3[28]),
        .I2(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I3(tmp3_cast_mid144_cast_reg_780[28]),
        .I4(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I5(buff1_reg_0[28]),
        .O(p_1_in[28]));
  LUT6 #(
    .INIT(64'h00FF1DE2FF001DE2)) 
    buff0_reg__0_i_18
       (.I0(buff1_reg_0[31]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(tmp3_cast_mid144_cast_reg_780[31]),
        .I3(buff0_reg__0_i_46_n_0),
        .I4(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I5(buff1_reg_1[31]),
        .O(buff0_reg__0_i_18_n_0));
  LUT6 #(
    .INIT(64'h00FF1DE2FF001DE2)) 
    buff0_reg__0_i_19
       (.I0(buff1_reg_0[30]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(tmp3_cast_mid144_cast_reg_780[30]),
        .I3(buff0_reg__0_i_47_n_0),
        .I4(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I5(buff1_reg_1[30]),
        .O(buff0_reg__0_i_19_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff0_reg__0_i_2
       (.CI(buff0_reg__0_i_3_n_0),
        .CO({buff0_reg__0_i_2_n_0,buff0_reg__0_i_2_n_1,buff0_reg__0_i_2_n_2,buff0_reg__0_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in[31:28]),
        .O(select_ln1027_8_fu_538_p3[31:28]),
        .S({buff0_reg__0_i_18_n_0,buff0_reg__0_i_19_n_0,buff0_reg__0_i_20_n_0,buff0_reg__0_i_21_n_0}));
  LUT6 #(
    .INIT(64'h00FF1DE2FF001DE2)) 
    buff0_reg__0_i_20
       (.I0(buff1_reg_0[29]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(tmp3_cast_mid144_cast_reg_780[29]),
        .I3(buff0_reg__0_i_48_n_0),
        .I4(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I5(buff1_reg_1[29]),
        .O(buff0_reg__0_i_20_n_0));
  LUT6 #(
    .INIT(64'h00FF1DE2FF001DE2)) 
    buff0_reg__0_i_21
       (.I0(buff1_reg_0[28]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(tmp3_cast_mid144_cast_reg_780[28]),
        .I3(buff0_reg__0_i_49_n_0),
        .I4(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I5(buff1_reg_1[28]),
        .O(buff0_reg__0_i_21_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg__0_i_22
       (.I0(buff0_reg_1[27]),
        .I1(buff0_reg_3[27]),
        .I2(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I3(tmp3_cast_mid144_cast_reg_780[27]),
        .I4(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I5(buff1_reg_0[27]),
        .O(p_1_in[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg__0_i_23
       (.I0(buff0_reg_1[26]),
        .I1(buff0_reg_3[26]),
        .I2(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I3(tmp3_cast_mid144_cast_reg_780[26]),
        .I4(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I5(buff1_reg_0[26]),
        .O(p_1_in[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg__0_i_24
       (.I0(buff0_reg_1[25]),
        .I1(buff0_reg_3[25]),
        .I2(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I3(tmp3_cast_mid144_cast_reg_780[25]),
        .I4(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I5(buff1_reg_0[25]),
        .O(p_1_in[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg__0_i_25
       (.I0(buff0_reg_1[24]),
        .I1(buff0_reg_3[24]),
        .I2(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I3(tmp3_cast_mid144_cast_reg_780[24]),
        .I4(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I5(buff1_reg_0[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h00FF1DE2FF001DE2)) 
    buff0_reg__0_i_26
       (.I0(buff1_reg_0[27]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(tmp3_cast_mid144_cast_reg_780[27]),
        .I3(buff0_reg__0_i_50_n_0),
        .I4(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I5(buff1_reg_1[27]),
        .O(buff0_reg__0_i_26_n_0));
  LUT6 #(
    .INIT(64'h00FF1DE2FF001DE2)) 
    buff0_reg__0_i_27
       (.I0(buff1_reg_0[26]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(tmp3_cast_mid144_cast_reg_780[26]),
        .I3(buff0_reg__0_i_51_n_0),
        .I4(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I5(buff1_reg_1[26]),
        .O(buff0_reg__0_i_27_n_0));
  LUT6 #(
    .INIT(64'h00FF1DE2FF001DE2)) 
    buff0_reg__0_i_28
       (.I0(buff1_reg_0[25]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(tmp3_cast_mid144_cast_reg_780[25]),
        .I3(buff0_reg__0_i_52_n_0),
        .I4(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I5(buff1_reg_1[25]),
        .O(buff0_reg__0_i_28_n_0));
  LUT6 #(
    .INIT(64'h00FF1DE2FF001DE2)) 
    buff0_reg__0_i_29
       (.I0(buff1_reg_0[24]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(tmp3_cast_mid144_cast_reg_780[24]),
        .I3(buff0_reg__0_i_53_n_0),
        .I4(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I5(buff1_reg_1[24]),
        .O(buff0_reg__0_i_29_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff0_reg__0_i_3
       (.CI(buff0_reg__0_i_4_n_0),
        .CO({buff0_reg__0_i_3_n_0,buff0_reg__0_i_3_n_1,buff0_reg__0_i_3_n_2,buff0_reg__0_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in[27:24]),
        .O(select_ln1027_8_fu_538_p3[27:24]),
        .S({buff0_reg__0_i_26_n_0,buff0_reg__0_i_27_n_0,buff0_reg__0_i_28_n_0,buff0_reg__0_i_29_n_0}));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg__0_i_30
       (.I0(buff0_reg_1[23]),
        .I1(buff0_reg_3[23]),
        .I2(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I3(tmp3_cast_mid144_cast_reg_780[23]),
        .I4(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I5(buff1_reg_0[23]),
        .O(p_1_in[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg__0_i_31
       (.I0(buff0_reg_1[22]),
        .I1(buff0_reg_3[22]),
        .I2(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I3(tmp3_cast_mid144_cast_reg_780[22]),
        .I4(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I5(buff1_reg_0[22]),
        .O(p_1_in[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg__0_i_32
       (.I0(buff0_reg_1[21]),
        .I1(buff0_reg_3[21]),
        .I2(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I3(tmp3_cast_mid144_cast_reg_780[21]),
        .I4(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I5(buff1_reg_0[21]),
        .O(p_1_in[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg__0_i_33
       (.I0(buff0_reg_1[20]),
        .I1(buff0_reg_3[20]),
        .I2(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I3(tmp3_cast_mid144_cast_reg_780[20]),
        .I4(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I5(buff1_reg_0[20]),
        .O(p_1_in[20]));
  LUT6 #(
    .INIT(64'h00FF1DE2FF001DE2)) 
    buff0_reg__0_i_34
       (.I0(buff1_reg_0[23]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(tmp3_cast_mid144_cast_reg_780[23]),
        .I3(buff0_reg__0_i_54_n_0),
        .I4(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I5(buff1_reg_1[23]),
        .O(buff0_reg__0_i_34_n_0));
  LUT6 #(
    .INIT(64'h00FF1DE2FF001DE2)) 
    buff0_reg__0_i_35
       (.I0(buff1_reg_0[22]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(tmp3_cast_mid144_cast_reg_780[22]),
        .I3(buff0_reg__0_i_55_n_0),
        .I4(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I5(buff1_reg_1[22]),
        .O(buff0_reg__0_i_35_n_0));
  LUT6 #(
    .INIT(64'h00FF1DE2FF001DE2)) 
    buff0_reg__0_i_36
       (.I0(buff1_reg_0[21]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(tmp3_cast_mid144_cast_reg_780[21]),
        .I3(buff0_reg__0_i_56_n_0),
        .I4(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I5(buff1_reg_1[21]),
        .O(buff0_reg__0_i_36_n_0));
  LUT6 #(
    .INIT(64'h00FF1DE2FF001DE2)) 
    buff0_reg__0_i_37
       (.I0(buff1_reg_0[20]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(tmp3_cast_mid144_cast_reg_780[20]),
        .I3(buff0_reg__0_i_57_n_0),
        .I4(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I5(buff1_reg_1[20]),
        .O(buff0_reg__0_i_37_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg__0_i_38
       (.I0(buff0_reg_1[19]),
        .I1(buff0_reg_3[19]),
        .I2(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I3(tmp3_cast_mid144_cast_reg_780[19]),
        .I4(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I5(buff1_reg_0[19]),
        .O(p_1_in[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg__0_i_39
       (.I0(buff0_reg_1[18]),
        .I1(buff0_reg_3[18]),
        .I2(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I3(tmp3_cast_mid144_cast_reg_780[18]),
        .I4(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I5(buff1_reg_0[18]),
        .O(p_1_in[18]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff0_reg__0_i_4
       (.CI(buff0_reg__0_i_5_n_0),
        .CO({buff0_reg__0_i_4_n_0,buff0_reg__0_i_4_n_1,buff0_reg__0_i_4_n_2,buff0_reg__0_i_4_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in[23:20]),
        .O(select_ln1027_8_fu_538_p3[23:20]),
        .S({buff0_reg__0_i_34_n_0,buff0_reg__0_i_35_n_0,buff0_reg__0_i_36_n_0,buff0_reg__0_i_37_n_0}));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg__0_i_40
       (.I0(buff0_reg_1[17]),
        .I1(buff0_reg_3[17]),
        .I2(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I3(tmp3_cast_mid144_cast_reg_780[17]),
        .I4(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I5(buff1_reg_0[17]),
        .O(p_1_in[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg__0_i_41
       (.I0(buff0_reg_1[16]),
        .I1(buff0_reg_3[16]),
        .I2(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I3(tmp3_cast_mid144_cast_reg_780[16]),
        .I4(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I5(buff1_reg_0[16]),
        .O(p_1_in[16]));
  LUT6 #(
    .INIT(64'h00FF1DE2FF001DE2)) 
    buff0_reg__0_i_42
       (.I0(buff1_reg_0[19]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(tmp3_cast_mid144_cast_reg_780[19]),
        .I3(buff0_reg__0_i_58_n_0),
        .I4(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I5(buff1_reg_1[19]),
        .O(buff0_reg__0_i_42_n_0));
  LUT6 #(
    .INIT(64'h00FF1DE2FF001DE2)) 
    buff0_reg__0_i_43
       (.I0(buff1_reg_0[18]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(tmp3_cast_mid144_cast_reg_780[18]),
        .I3(buff0_reg__0_i_59_n_0),
        .I4(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I5(buff1_reg_1[18]),
        .O(buff0_reg__0_i_43_n_0));
  LUT6 #(
    .INIT(64'h00FF1DE2FF001DE2)) 
    buff0_reg__0_i_44
       (.I0(buff1_reg_0[17]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(tmp3_cast_mid144_cast_reg_780[17]),
        .I3(buff0_reg__0_i_60_n_0),
        .I4(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I5(buff1_reg_1[17]),
        .O(buff0_reg__0_i_44_n_0));
  LUT6 #(
    .INIT(64'h00FF1DE2FF001DE2)) 
    buff0_reg__0_i_45
       (.I0(buff1_reg_0[16]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(tmp3_cast_mid144_cast_reg_780[16]),
        .I3(buff0_reg__0_i_61_n_0),
        .I4(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I5(buff1_reg_1[16]),
        .O(buff0_reg__0_i_45_n_0));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg__0_i_46
       (.I0(buff0_reg_1[31]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[31]),
        .O(buff0_reg__0_i_46_n_0));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg__0_i_47
       (.I0(buff0_reg_1[30]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[30]),
        .O(buff0_reg__0_i_47_n_0));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg__0_i_48
       (.I0(buff0_reg_1[29]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[29]),
        .O(buff0_reg__0_i_48_n_0));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg__0_i_49
       (.I0(buff0_reg_1[28]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[28]),
        .O(buff0_reg__0_i_49_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff0_reg__0_i_5
       (.CI(buff0_reg__1_i_1_n_0),
        .CO({buff0_reg__0_i_5_n_0,buff0_reg__0_i_5_n_1,buff0_reg__0_i_5_n_2,buff0_reg__0_i_5_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in[19:16]),
        .O(select_ln1027_8_fu_538_p3[19:16]),
        .S({buff0_reg__0_i_42_n_0,buff0_reg__0_i_43_n_0,buff0_reg__0_i_44_n_0,buff0_reg__0_i_45_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg__0_i_50
       (.I0(buff0_reg_1[27]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[27]),
        .O(buff0_reg__0_i_50_n_0));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg__0_i_51
       (.I0(buff0_reg_1[26]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[26]),
        .O(buff0_reg__0_i_51_n_0));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg__0_i_52
       (.I0(buff0_reg_1[25]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[25]),
        .O(buff0_reg__0_i_52_n_0));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg__0_i_53
       (.I0(buff0_reg_1[24]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[24]),
        .O(buff0_reg__0_i_53_n_0));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg__0_i_54
       (.I0(buff0_reg_1[23]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[23]),
        .O(buff0_reg__0_i_54_n_0));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg__0_i_55
       (.I0(buff0_reg_1[22]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[22]),
        .O(buff0_reg__0_i_55_n_0));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg__0_i_56
       (.I0(buff0_reg_1[21]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[21]),
        .O(buff0_reg__0_i_56_n_0));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg__0_i_57
       (.I0(buff0_reg_1[20]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[20]),
        .O(buff0_reg__0_i_57_n_0));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg__0_i_58
       (.I0(buff0_reg_1[19]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[19]),
        .O(buff0_reg__0_i_58_n_0));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg__0_i_59
       (.I0(buff0_reg_1[18]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[18]),
        .O(buff0_reg__0_i_59_n_0));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg__0_i_60
       (.I0(buff0_reg_1[17]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[17]),
        .O(buff0_reg__0_i_60_n_0));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg__0_i_61
       (.I0(buff0_reg_1[16]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[16]),
        .O(buff0_reg__0_i_61_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    buff0_reg__0_i_6__0
       (.I0(buff0_reg_3[35]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_1[35]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .O(buff0_reg__0_i_6__0_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    buff0_reg__0_i_7__0
       (.I0(buff0_reg_3[34]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_1[34]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .O(buff0_reg__0_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    buff0_reg__0_i_8__0
       (.I0(buff0_reg_3[33]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_1[33]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .O(buff0_reg__0_i_8__0_n_0));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    buff0_reg__0_i_9
       (.I0(buff0_reg_1[32]),
        .I1(buff0_reg_3[32]),
        .I2(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I3(buff1_reg_0[32]),
        .I4(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .O(p_1_in[32]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln1027_8_fu_538_p3[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,tmp_product__0_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(select_ln1027_8_reg_9240),
        .CEA2(\ap_CS_fsm_reg[1] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(cy_V_fu_1161),
        .CEB2(\ap_CS_fsm_reg[1] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(\ap_CS_fsm_reg[1] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__1_n_58,buff0_reg__1_n_59,buff0_reg__1_n_60,buff0_reg__1_n_61,buff0_reg__1_n_62,buff0_reg__1_n_63,buff0_reg__1_n_64,buff0_reg__1_n_65,buff0_reg__1_n_66,buff0_reg__1_n_67,buff0_reg__1_n_68,buff0_reg__1_n_69,buff0_reg__1_n_70,buff0_reg__1_n_71,buff0_reg__1_n_72,buff0_reg__1_n_73,buff0_reg__1_n_74,buff0_reg__1_n_75,buff0_reg__1_n_76,buff0_reg__1_n_77,buff0_reg__1_n_78,buff0_reg__1_n_79,buff0_reg__1_n_80,buff0_reg__1_n_81,buff0_reg__1_n_82,buff0_reg__1_n_83,buff0_reg__1_n_84,buff0_reg__1_n_85,buff0_reg__1_n_86,buff0_reg__1_n_87,buff0_reg__1_n_88,buff0_reg__1_n_89,buff0_reg__1_n_90,buff0_reg__1_n_91,buff0_reg__1_n_92,buff0_reg__1_n_93,buff0_reg__1_n_94,buff0_reg__1_n_95,buff0_reg__1_n_96,buff0_reg__1_n_97,buff0_reg__1_n_98,buff0_reg__1_n_99,buff0_reg__1_n_100,buff0_reg__1_n_101,buff0_reg__1_n_102,buff0_reg__1_n_103,buff0_reg__1_n_104,buff0_reg__1_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112,buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff0_reg__1_i_1
       (.CI(buff0_reg__1_i_2_n_0),
        .CO({buff0_reg__1_i_1_n_0,buff0_reg__1_i_1_n_1,buff0_reg__1_i_1_n_2,buff0_reg__1_i_1_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in[15:12]),
        .O(select_ln1027_8_fu_538_p3[15:12]),
        .S({buff0_reg__1_i_9_n_0,buff0_reg__1_i_10_n_0,buff0_reg__1_i_11_n_0,buff0_reg__1_i_12_n_0}));
  LUT6 #(
    .INIT(64'h00FF1DE2FF001DE2)) 
    buff0_reg__1_i_10
       (.I0(buff1_reg_0[14]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(tmp3_cast_mid144_cast_reg_780[14]),
        .I3(buff0_reg__1_i_38_n_0),
        .I4(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I5(buff1_reg_1[14]),
        .O(buff0_reg__1_i_10_n_0));
  LUT6 #(
    .INIT(64'h00FF1DE2FF001DE2)) 
    buff0_reg__1_i_11
       (.I0(buff1_reg_0[13]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(tmp3_cast_mid144_cast_reg_780[13]),
        .I3(buff0_reg__1_i_39_n_0),
        .I4(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I5(buff1_reg_1[13]),
        .O(buff0_reg__1_i_11_n_0));
  LUT6 #(
    .INIT(64'h00FF1DE2FF001DE2)) 
    buff0_reg__1_i_12
       (.I0(buff1_reg_0[12]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(tmp3_cast_mid144_cast_reg_780[12]),
        .I3(buff0_reg__1_i_40_n_0),
        .I4(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I5(buff1_reg_1[12]),
        .O(buff0_reg__1_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg__1_i_13
       (.I0(buff0_reg_1[11]),
        .I1(buff0_reg_3[11]),
        .I2(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I3(tmp3_cast_mid144_cast_reg_780[11]),
        .I4(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I5(buff1_reg_0[11]),
        .O(p_1_in[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg__1_i_14
       (.I0(buff0_reg_1[10]),
        .I1(buff0_reg_3[10]),
        .I2(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I3(tmp3_cast_mid144_cast_reg_780[10]),
        .I4(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I5(buff1_reg_0[10]),
        .O(p_1_in[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg__1_i_15
       (.I0(buff0_reg_1[9]),
        .I1(buff0_reg_3[9]),
        .I2(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I3(tmp3_cast_mid144_cast_reg_780[9]),
        .I4(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I5(buff1_reg_0[9]),
        .O(p_1_in[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg__1_i_16
       (.I0(buff0_reg_1[8]),
        .I1(buff0_reg_3[8]),
        .I2(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I3(tmp3_cast_mid144_cast_reg_780[8]),
        .I4(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I5(buff1_reg_0[8]),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'h00FF1DE2FF001DE2)) 
    buff0_reg__1_i_17
       (.I0(buff1_reg_0[11]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(tmp3_cast_mid144_cast_reg_780[11]),
        .I3(buff0_reg__1_i_41_n_0),
        .I4(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I5(buff1_reg_1[11]),
        .O(buff0_reg__1_i_17_n_0));
  LUT6 #(
    .INIT(64'h00FF1DE2FF001DE2)) 
    buff0_reg__1_i_18
       (.I0(buff1_reg_0[10]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(tmp3_cast_mid144_cast_reg_780[10]),
        .I3(buff0_reg__1_i_42_n_0),
        .I4(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I5(buff1_reg_1[10]),
        .O(buff0_reg__1_i_18_n_0));
  LUT6 #(
    .INIT(64'h00FF1DE2FF001DE2)) 
    buff0_reg__1_i_19
       (.I0(buff1_reg_0[9]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(tmp3_cast_mid144_cast_reg_780[9]),
        .I3(buff0_reg__1_i_43_n_0),
        .I4(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I5(buff1_reg_1[9]),
        .O(buff0_reg__1_i_19_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff0_reg__1_i_2
       (.CI(buff0_reg__1_i_3_n_0),
        .CO({buff0_reg__1_i_2_n_0,buff0_reg__1_i_2_n_1,buff0_reg__1_i_2_n_2,buff0_reg__1_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in[11:8]),
        .O(select_ln1027_8_fu_538_p3[11:8]),
        .S({buff0_reg__1_i_17_n_0,buff0_reg__1_i_18_n_0,buff0_reg__1_i_19_n_0,buff0_reg__1_i_20_n_0}));
  LUT6 #(
    .INIT(64'h00FF1DE2FF001DE2)) 
    buff0_reg__1_i_20
       (.I0(buff1_reg_0[8]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(tmp3_cast_mid144_cast_reg_780[8]),
        .I3(buff0_reg__1_i_44_n_0),
        .I4(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I5(buff1_reg_1[8]),
        .O(buff0_reg__1_i_20_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg__1_i_21
       (.I0(buff0_reg_1[7]),
        .I1(buff0_reg_3[7]),
        .I2(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I3(tmp3_cast_mid144_cast_reg_780[7]),
        .I4(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I5(buff1_reg_0[7]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg__1_i_22
       (.I0(buff0_reg_1[6]),
        .I1(buff0_reg_3[6]),
        .I2(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I3(tmp3_cast_mid144_cast_reg_780[6]),
        .I4(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I5(buff1_reg_0[6]),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg__1_i_23
       (.I0(buff0_reg_1[5]),
        .I1(buff0_reg_3[5]),
        .I2(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I3(tmp3_cast_mid144_cast_reg_780[5]),
        .I4(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I5(buff1_reg_0[5]),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg__1_i_24
       (.I0(buff0_reg_1[4]),
        .I1(buff0_reg_3[4]),
        .I2(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I3(tmp3_cast_mid144_cast_reg_780[4]),
        .I4(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I5(buff1_reg_0[4]),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'h00FF1DE2FF001DE2)) 
    buff0_reg__1_i_25
       (.I0(buff1_reg_0[7]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(tmp3_cast_mid144_cast_reg_780[7]),
        .I3(buff0_reg__1_i_45_n_0),
        .I4(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I5(buff1_reg_1[7]),
        .O(buff0_reg__1_i_25_n_0));
  LUT6 #(
    .INIT(64'h00FF1DE2FF001DE2)) 
    buff0_reg__1_i_26
       (.I0(buff1_reg_0[6]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(tmp3_cast_mid144_cast_reg_780[6]),
        .I3(buff0_reg__1_i_46_n_0),
        .I4(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I5(buff1_reg_1[6]),
        .O(buff0_reg__1_i_26_n_0));
  LUT6 #(
    .INIT(64'h00FF1DE2FF001DE2)) 
    buff0_reg__1_i_27
       (.I0(buff1_reg_0[5]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(tmp3_cast_mid144_cast_reg_780[5]),
        .I3(buff0_reg__1_i_47_n_0),
        .I4(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I5(buff1_reg_1[5]),
        .O(buff0_reg__1_i_27_n_0));
  LUT6 #(
    .INIT(64'h00FF1DE2FF001DE2)) 
    buff0_reg__1_i_28
       (.I0(buff1_reg_0[4]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(tmp3_cast_mid144_cast_reg_780[4]),
        .I3(buff0_reg__1_i_48_n_0),
        .I4(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I5(buff1_reg_1[4]),
        .O(buff0_reg__1_i_28_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg__1_i_29
       (.I0(buff0_reg_1[3]),
        .I1(buff0_reg_3[3]),
        .I2(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I3(tmp3_cast_mid144_cast_reg_780[3]),
        .I4(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I5(buff1_reg_0[3]),
        .O(p_1_in[3]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff0_reg__1_i_3
       (.CI(buff0_reg__1_i_4_n_0),
        .CO({buff0_reg__1_i_3_n_0,buff0_reg__1_i_3_n_1,buff0_reg__1_i_3_n_2,buff0_reg__1_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in[7:4]),
        .O(select_ln1027_8_fu_538_p3[7:4]),
        .S({buff0_reg__1_i_25_n_0,buff0_reg__1_i_26_n_0,buff0_reg__1_i_27_n_0,buff0_reg__1_i_28_n_0}));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg__1_i_30
       (.I0(buff0_reg_1[2]),
        .I1(buff0_reg_3[2]),
        .I2(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I3(tmp3_cast_mid144_cast_reg_780[2]),
        .I4(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I5(buff1_reg_0[2]),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg__1_i_31
       (.I0(buff0_reg_1[1]),
        .I1(buff0_reg_3[1]),
        .I2(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I3(tmp3_cast_mid144_cast_reg_780[1]),
        .I4(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I5(buff1_reg_0[1]),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg__1_i_32
       (.I0(buff0_reg_1[0]),
        .I1(buff0_reg_3[0]),
        .I2(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I3(tmp3_cast_mid144_cast_reg_780[0]),
        .I4(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I5(buff1_reg_0[0]),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'h00FF1DE2FF001DE2)) 
    buff0_reg__1_i_33
       (.I0(buff1_reg_0[3]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(tmp3_cast_mid144_cast_reg_780[3]),
        .I3(buff0_reg__1_i_49_n_0),
        .I4(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I5(buff1_reg_1[3]),
        .O(buff0_reg__1_i_33_n_0));
  LUT6 #(
    .INIT(64'h00FF1DE2FF001DE2)) 
    buff0_reg__1_i_34
       (.I0(buff1_reg_0[2]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(tmp3_cast_mid144_cast_reg_780[2]),
        .I3(buff0_reg__1_i_50_n_0),
        .I4(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I5(buff1_reg_1[2]),
        .O(buff0_reg__1_i_34_n_0));
  LUT6 #(
    .INIT(64'h00FF1DE2FF001DE2)) 
    buff0_reg__1_i_35
       (.I0(buff1_reg_0[1]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(tmp3_cast_mid144_cast_reg_780[1]),
        .I3(buff0_reg__1_i_51_n_0),
        .I4(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I5(buff1_reg_1[1]),
        .O(buff0_reg__1_i_35_n_0));
  LUT6 #(
    .INIT(64'h00FF1DE2FF001DE2)) 
    buff0_reg__1_i_36
       (.I0(buff1_reg_0[0]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(tmp3_cast_mid144_cast_reg_780[0]),
        .I3(buff0_reg__1_i_52_n_0),
        .I4(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I5(buff1_reg_1[0]),
        .O(buff0_reg__1_i_36_n_0));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg__1_i_37
       (.I0(buff0_reg_1[15]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[15]),
        .O(buff0_reg__1_i_37_n_0));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg__1_i_38
       (.I0(buff0_reg_1[14]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[14]),
        .O(buff0_reg__1_i_38_n_0));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg__1_i_39
       (.I0(buff0_reg_1[13]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[13]),
        .O(buff0_reg__1_i_39_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff0_reg__1_i_4
       (.CI(1'b0),
        .CO({buff0_reg__1_i_4_n_0,buff0_reg__1_i_4_n_1,buff0_reg__1_i_4_n_2,buff0_reg__1_i_4_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in[3:0]),
        .O(select_ln1027_8_fu_538_p3[3:0]),
        .S({buff0_reg__1_i_33_n_0,buff0_reg__1_i_34_n_0,buff0_reg__1_i_35_n_0,buff0_reg__1_i_36_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg__1_i_40
       (.I0(buff0_reg_1[12]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[12]),
        .O(buff0_reg__1_i_40_n_0));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg__1_i_41
       (.I0(buff0_reg_1[11]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[11]),
        .O(buff0_reg__1_i_41_n_0));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg__1_i_42
       (.I0(buff0_reg_1[10]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[10]),
        .O(buff0_reg__1_i_42_n_0));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg__1_i_43
       (.I0(buff0_reg_1[9]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[9]),
        .O(buff0_reg__1_i_43_n_0));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg__1_i_44
       (.I0(buff0_reg_1[8]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[8]),
        .O(buff0_reg__1_i_44_n_0));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg__1_i_45
       (.I0(buff0_reg_1[7]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[7]),
        .O(buff0_reg__1_i_45_n_0));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg__1_i_46
       (.I0(buff0_reg_1[6]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[6]),
        .O(buff0_reg__1_i_46_n_0));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg__1_i_47
       (.I0(buff0_reg_1[5]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[5]),
        .O(buff0_reg__1_i_47_n_0));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg__1_i_48
       (.I0(buff0_reg_1[4]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[4]),
        .O(buff0_reg__1_i_48_n_0));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg__1_i_49
       (.I0(buff0_reg_1[3]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[3]),
        .O(buff0_reg__1_i_49_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg__1_i_5
       (.I0(buff0_reg_1[15]),
        .I1(buff0_reg_3[15]),
        .I2(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I3(tmp3_cast_mid144_cast_reg_780[15]),
        .I4(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I5(buff1_reg_0[15]),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg__1_i_50
       (.I0(buff0_reg_1[2]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[2]),
        .O(buff0_reg__1_i_50_n_0));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg__1_i_51
       (.I0(buff0_reg_1[1]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[1]),
        .O(buff0_reg__1_i_51_n_0));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg__1_i_52
       (.I0(buff0_reg_1[0]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[0]),
        .O(buff0_reg__1_i_52_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg__1_i_6
       (.I0(buff0_reg_1[14]),
        .I1(buff0_reg_3[14]),
        .I2(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I3(tmp3_cast_mid144_cast_reg_780[14]),
        .I4(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I5(buff1_reg_0[14]),
        .O(p_1_in[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg__1_i_7
       (.I0(buff0_reg_1[13]),
        .I1(buff0_reg_3[13]),
        .I2(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I3(tmp3_cast_mid144_cast_reg_780[13]),
        .I4(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I5(buff1_reg_0[13]),
        .O(p_1_in[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg__1_i_8
       (.I0(buff0_reg_1[12]),
        .I1(buff0_reg_3[12]),
        .I2(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I3(tmp3_cast_mid144_cast_reg_780[12]),
        .I4(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I5(buff1_reg_0[12]),
        .O(p_1_in[12]));
  LUT6 #(
    .INIT(64'h00FF1DE2FF001DE2)) 
    buff0_reg__1_i_9
       (.I0(buff1_reg_0[15]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(tmp3_cast_mid144_cast_reg_780[15]),
        .I3(buff0_reg__1_i_37_n_0),
        .I4(select_ln1027_5_reg_861_pp0_iter1_reg),
        .I5(buff1_reg_1[15]),
        .O(buff0_reg__1_i_9_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    buff0_reg_i_1
       (.I0(cy_V_fu_1161),
        .I1(icmp_ln1027_1_reg_823_pp0_iter1_reg),
        .O(select_ln1027_8_reg_9240));
  LUT4 #(
    .INIT(16'hE200)) 
    buff0_reg_i_10__1
       (.I0(buff0_reg_3[58]),
        .I1(buff0_reg_2),
        .I2(buff0_reg_1[58]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .O(buff0_reg_i_10__1_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    buff0_reg_i_11__1
       (.I0(buff0_reg_3[57]),
        .I1(buff0_reg_2),
        .I2(buff0_reg_1[57]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .O(buff0_reg_i_11__1_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    buff0_reg_i_12__1
       (.I0(buff0_reg_3[56]),
        .I1(buff0_reg_2),
        .I2(buff0_reg_1[56]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .O(buff0_reg_i_12__1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_13__0
       (.I0(buff0_reg_1[59]),
        .I1(buff0_reg_2),
        .I2(buff0_reg_3[59]),
        .O(buff0_reg_i_13__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_14__0
       (.I0(buff0_reg_1[58]),
        .I1(buff0_reg_2),
        .I2(buff0_reg_3[58]),
        .O(buff0_reg_i_14__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_15__0
       (.I0(buff0_reg_1[57]),
        .I1(buff0_reg_2),
        .I2(buff0_reg_3[57]),
        .O(buff0_reg_i_15__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_16__0
       (.I0(buff0_reg_1[56]),
        .I1(buff0_reg_2),
        .I2(buff0_reg_3[56]),
        .O(buff0_reg_i_16__0_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    buff0_reg_i_17__1
       (.I0(buff0_reg_3[55]),
        .I1(buff0_reg_2),
        .I2(buff0_reg_1[55]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .O(buff0_reg_i_17__1_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    buff0_reg_i_18__1
       (.I0(buff0_reg_3[54]),
        .I1(buff0_reg_2),
        .I2(buff0_reg_1[54]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .O(buff0_reg_i_18__1_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    buff0_reg_i_19__1
       (.I0(buff0_reg_3[53]),
        .I1(buff0_reg_2),
        .I2(buff0_reg_1[53]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .O(buff0_reg_i_19__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff0_reg_i_2
       (.CI(buff0_reg_i_3_n_0),
        .CO({NLW_buff0_reg_i_2_CO_UNCONNECTED[3:1],buff0_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,buff0_reg_i_6__1_n_0}),
        .O({NLW_buff0_reg_i_2_O_UNCONNECTED[3:2],select_ln1027_8_fu_538_p3[61:60]}),
        .S({1'b0,1'b0,buff0_reg_i_7__0_n_0,buff0_reg_i_8__0_n_0}));
  LUT4 #(
    .INIT(16'hE200)) 
    buff0_reg_i_20__1
       (.I0(buff0_reg_3[52]),
        .I1(buff0_reg_2),
        .I2(buff0_reg_1[52]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .O(buff0_reg_i_20__1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_21__0
       (.I0(buff0_reg_1[55]),
        .I1(buff0_reg_2),
        .I2(buff0_reg_3[55]),
        .O(buff0_reg_i_21__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_22__0
       (.I0(buff0_reg_1[54]),
        .I1(buff0_reg_2),
        .I2(buff0_reg_3[54]),
        .O(buff0_reg_i_22__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_23__0
       (.I0(buff0_reg_1[53]),
        .I1(buff0_reg_2),
        .I2(buff0_reg_3[53]),
        .O(buff0_reg_i_23__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_24__0
       (.I0(buff0_reg_1[52]),
        .I1(buff0_reg_2),
        .I2(buff0_reg_3[52]),
        .O(buff0_reg_i_24__0_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    buff0_reg_i_25__0
       (.I0(buff0_reg_3[51]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_1[51]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .O(buff0_reg_i_25__0_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    buff0_reg_i_26
       (.I0(buff0_reg_3[50]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_1[50]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .O(buff0_reg_i_26_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    buff0_reg_i_27
       (.I0(buff0_reg_3[49]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_1[49]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .O(buff0_reg_i_27_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    buff0_reg_i_28
       (.I0(buff0_reg_3[48]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_1[48]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .O(buff0_reg_i_28_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_29
       (.I0(buff0_reg_1[51]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[51]),
        .O(buff0_reg_i_29_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff0_reg_i_3
       (.CI(buff0_reg_i_4_n_0),
        .CO({buff0_reg_i_3_n_0,buff0_reg_i_3_n_1,buff0_reg_i_3_n_2,buff0_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({buff0_reg_i_9__1_n_0,buff0_reg_i_10__1_n_0,buff0_reg_i_11__1_n_0,buff0_reg_i_12__1_n_0}),
        .O(select_ln1027_8_fu_538_p3[59:56]),
        .S({buff0_reg_i_13__0_n_0,buff0_reg_i_14__0_n_0,buff0_reg_i_15__0_n_0,buff0_reg_i_16__0_n_0}));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_30
       (.I0(buff0_reg_1[50]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[50]),
        .O(buff0_reg_i_30_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_31
       (.I0(buff0_reg_1[49]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[49]),
        .O(buff0_reg_i_31_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_32
       (.I0(buff0_reg_1[48]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[48]),
        .O(buff0_reg_i_32_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff0_reg_i_4
       (.CI(buff0_reg_i_5_n_0),
        .CO({buff0_reg_i_4_n_0,buff0_reg_i_4_n_1,buff0_reg_i_4_n_2,buff0_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({buff0_reg_i_17__1_n_0,buff0_reg_i_18__1_n_0,buff0_reg_i_19__1_n_0,buff0_reg_i_20__1_n_0}),
        .O(select_ln1027_8_fu_538_p3[55:52]),
        .S({buff0_reg_i_21__0_n_0,buff0_reg_i_22__0_n_0,buff0_reg_i_23__0_n_0,buff0_reg_i_24__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff0_reg_i_5
       (.CI(tmp_product_i_1__0_n_0),
        .CO({buff0_reg_i_5_n_0,buff0_reg_i_5_n_1,buff0_reg_i_5_n_2,buff0_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({buff0_reg_i_25__0_n_0,buff0_reg_i_26_n_0,buff0_reg_i_27_n_0,buff0_reg_i_28_n_0}),
        .O(select_ln1027_8_fu_538_p3[51:48]),
        .S({buff0_reg_i_29_n_0,buff0_reg_i_30_n_0,buff0_reg_i_31_n_0,buff0_reg_i_32_n_0}));
  LUT4 #(
    .INIT(16'hE200)) 
    buff0_reg_i_6__1
       (.I0(buff0_reg_3[60]),
        .I1(buff0_reg_2),
        .I2(buff0_reg_1[60]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .O(buff0_reg_i_6__1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_7__0
       (.I0(buff0_reg_1[61]),
        .I1(buff0_reg_2),
        .I2(buff0_reg_3[61]),
        .O(buff0_reg_i_7__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_8__0
       (.I0(buff0_reg_1[60]),
        .I1(buff0_reg_2),
        .I2(buff0_reg_3[60]),
        .O(buff0_reg_i_8__0_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    buff0_reg_i_9__1
       (.I0(buff0_reg_3[59]),
        .I1(buff0_reg_2),
        .I2(buff0_reg_1[59]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .O(buff0_reg_i_9__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln1027_8_fu_538_p3[50:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,tmp_product__0_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(select_ln1027_8_reg_9240),
        .CEA2(\ap_CS_fsm_reg[1] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(cy_V_fu_1161),
        .CEB2(\ap_CS_fsm_reg[1] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\ap_CS_fsm_reg[1] ),
        .CEP(\ap_CS_fsm_reg[1] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_buff1_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(tmp_product_n_105),
        .Q(\buff1_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[0]__1 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff0_reg__1_n_105),
        .Q(\buff1_reg[0]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(tmp_product_n_95),
        .Q(\buff1_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10]__1 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff0_reg__1_n_95),
        .Q(\buff1_reg[10]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(tmp_product_n_94),
        .Q(\buff1_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11]__1 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff0_reg__1_n_94),
        .Q(\buff1_reg[11]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(tmp_product_n_93),
        .Q(\buff1_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12]__1 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff0_reg__1_n_93),
        .Q(\buff1_reg[12]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(tmp_product_n_92),
        .Q(\buff1_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__1 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff0_reg__1_n_92),
        .Q(\buff1_reg[13]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(tmp_product_n_91),
        .Q(\buff1_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__1 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff0_reg__1_n_91),
        .Q(\buff1_reg[14]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(tmp_product_n_90),
        .Q(\buff1_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__1 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff0_reg__1_n_90),
        .Q(\buff1_reg[15]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(tmp_product_n_89),
        .Q(\buff1_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__1 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff0_reg__1_n_89),
        .Q(\buff1_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[1]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(tmp_product_n_104),
        .Q(\buff1_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[1]__1 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff0_reg__1_n_104),
        .Q(\buff1_reg[1]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[2]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(tmp_product_n_103),
        .Q(\buff1_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[2]__1 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff0_reg__1_n_103),
        .Q(\buff1_reg[2]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(tmp_product_n_102),
        .Q(\buff1_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3]__1 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff0_reg__1_n_102),
        .Q(\buff1_reg[3]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(tmp_product_n_101),
        .Q(\buff1_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4]__1 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff0_reg__1_n_101),
        .Q(\buff1_reg[4]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(tmp_product_n_100),
        .Q(\buff1_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5]__1 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff0_reg__1_n_100),
        .Q(\buff1_reg[5]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(tmp_product_n_99),
        .Q(\buff1_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6]__1 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff0_reg__1_n_99),
        .Q(\buff1_reg[6]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(tmp_product_n_98),
        .Q(\buff1_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7]__1 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff0_reg__1_n_98),
        .Q(\buff1_reg[7]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(tmp_product_n_97),
        .Q(\buff1_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8]__1 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff0_reg__1_n_97),
        .Q(\buff1_reg[8]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(tmp_product_n_96),
        .Q(\buff1_reg[9]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9]__1 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff0_reg__1_n_96),
        .Q(\buff1_reg[9]__1_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln1027_8_fu_538_p3[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,tmp_product__0_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(select_ln1027_8_reg_9240),
        .CEA2(\ap_CS_fsm_reg[1] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(cy_V_fu_1161),
        .CEB2(\ap_CS_fsm_reg[1] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\ap_CS_fsm_reg[1] ),
        .CEP(\ap_CS_fsm_reg[1] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff1_reg__0_n_58,buff1_reg__0_n_59,buff1_reg__0_n_60,buff1_reg__0_n_61,buff1_reg__0_n_62,buff1_reg__0_n_63,buff1_reg__0_n_64,buff1_reg__0_n_65,buff1_reg__0_n_66,buff1_reg__0_n_67,buff1_reg__0_n_68,buff1_reg__0_n_69,buff1_reg__0_n_70,buff1_reg__0_n_71,buff1_reg__0_n_72,buff1_reg__0_n_73,buff1_reg__0_n_74,buff1_reg__0_n_75,buff1_reg__0_n_76,buff1_reg__0_n_77,buff1_reg__0_n_78,buff1_reg__0_n_79,buff1_reg__0_n_80,buff1_reg__0_n_81,buff1_reg__0_n_82,buff1_reg__0_n_83,buff1_reg__0_n_84,buff1_reg__0_n_85,buff1_reg__0_n_86,buff1_reg__0_n_87,buff1_reg__0_n_88,buff1_reg__0_n_89,buff1_reg__0_n_90,buff1_reg__0_n_91,buff1_reg__0_n_92,buff1_reg__0_n_93,buff1_reg__0_n_94,buff1_reg__0_n_95,buff1_reg__0_n_96,buff1_reg__0_n_97,buff1_reg__0_n_98,buff1_reg__0_n_99,buff1_reg__0_n_100,buff1_reg__0_n_101,buff1_reg__0_n_102,buff1_reg__0_n_103,buff1_reg__0_n_104,buff1_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff1_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_2 
       (.I0(buff1_reg__0_n_86),
        .I1(\buff1_reg[2]__0_n_0 ),
        .O(\buff2[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_3 
       (.I0(buff1_reg__0_n_87),
        .I1(\buff1_reg[1]__0_n_0 ),
        .O(\buff2[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_4 
       (.I0(buff1_reg__0_n_88),
        .I1(\buff1_reg[0]__0_n_0 ),
        .O(\buff2[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_2 
       (.I0(buff1_reg__0_n_82),
        .I1(\buff1_reg[6]__0_n_0 ),
        .O(\buff2[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_3 
       (.I0(buff1_reg__0_n_83),
        .I1(\buff1_reg[5]__0_n_0 ),
        .O(\buff2[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_4 
       (.I0(buff1_reg__0_n_84),
        .I1(\buff1_reg[4]__0_n_0 ),
        .O(\buff2[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_5 
       (.I0(buff1_reg__0_n_85),
        .I1(\buff1_reg[3]__0_n_0 ),
        .O(\buff2[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_2 
       (.I0(buff1_reg__0_n_78),
        .I1(\buff1_reg[10]__0_n_0 ),
        .O(\buff2[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_3 
       (.I0(buff1_reg__0_n_79),
        .I1(\buff1_reg[9]__0_n_0 ),
        .O(\buff2[44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_4 
       (.I0(buff1_reg__0_n_80),
        .I1(\buff1_reg[8]__0_n_0 ),
        .O(\buff2[44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_5 
       (.I0(buff1_reg__0_n_81),
        .I1(\buff1_reg[7]__0_n_0 ),
        .O(\buff2[44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_2 
       (.I0(buff1_reg__0_n_74),
        .I1(\buff1_reg[14]__0_n_0 ),
        .O(\buff2[48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_3 
       (.I0(buff1_reg__0_n_75),
        .I1(\buff1_reg[13]__0_n_0 ),
        .O(\buff2[48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_4 
       (.I0(buff1_reg__0_n_76),
        .I1(\buff1_reg[12]__0_n_0 ),
        .O(\buff2[48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_5 
       (.I0(buff1_reg__0_n_77),
        .I1(\buff1_reg[11]__0_n_0 ),
        .O(\buff2[48]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[52]_i_2 
       (.I0(buff1_reg__0_n_70),
        .I1(buff0_reg_n_104),
        .I2(buff1_reg_n_104),
        .O(\buff2[52]_i_2_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \buff2[52]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(buff1_reg_n_104),
        .I2(buff1_reg__0_n_70),
        .I3(buff1_reg_n_105),
        .I4(buff0_reg_n_105),
        .O(\buff2[52]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[52]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(buff1_reg_n_105),
        .I2(buff1_reg__0_n_71),
        .O(\buff2[52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_5 
       (.I0(buff1_reg__0_n_72),
        .I1(\buff1_reg[16]__0_n_0 ),
        .O(\buff2[52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_6 
       (.I0(buff1_reg__0_n_73),
        .I1(\buff1_reg[15]__0_n_0 ),
        .O(\buff2[52]_i_6_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_2 
       (.I0(buff0_reg_n_101),
        .I1(buff1_reg_n_101),
        .I2(buff1_reg__0_n_67),
        .O(\buff2[56]_i_2_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_3 
       (.I0(buff0_reg_n_102),
        .I1(buff1_reg_n_102),
        .I2(buff1_reg__0_n_68),
        .O(\buff2[56]_i_3_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_4 
       (.I0(buff0_reg_n_103),
        .I1(buff1_reg_n_103),
        .I2(buff1_reg__0_n_69),
        .O(\buff2[56]_i_4_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_5 
       (.I0(buff0_reg_n_104),
        .I1(buff1_reg_n_104),
        .I2(buff1_reg__0_n_70),
        .O(\buff2[56]_i_5_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_6 
       (.I0(buff0_reg_n_100),
        .I1(buff1_reg_n_100),
        .I2(buff1_reg__0_n_66),
        .I3(\buff2[56]_i_2_n_0 ),
        .O(\buff2[56]_i_6_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_7 
       (.I0(buff0_reg_n_101),
        .I1(buff1_reg_n_101),
        .I2(buff1_reg__0_n_67),
        .I3(\buff2[56]_i_3_n_0 ),
        .O(\buff2[56]_i_7_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_8 
       (.I0(buff0_reg_n_102),
        .I1(buff1_reg_n_102),
        .I2(buff1_reg__0_n_68),
        .I3(\buff2[56]_i_4_n_0 ),
        .O(\buff2[56]_i_8_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_9 
       (.I0(buff0_reg_n_103),
        .I1(buff1_reg_n_103),
        .I2(buff1_reg__0_n_69),
        .I3(\buff2[56]_i_5_n_0 ),
        .O(\buff2[56]_i_9_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_2 
       (.I0(buff0_reg_n_97),
        .I1(buff1_reg_n_97),
        .I2(buff1_reg__0_n_63),
        .O(\buff2[60]_i_2_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_3 
       (.I0(buff0_reg_n_98),
        .I1(buff1_reg_n_98),
        .I2(buff1_reg__0_n_64),
        .O(\buff2[60]_i_3_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_4 
       (.I0(buff0_reg_n_99),
        .I1(buff1_reg_n_99),
        .I2(buff1_reg__0_n_65),
        .O(\buff2[60]_i_4_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_5 
       (.I0(buff0_reg_n_100),
        .I1(buff1_reg_n_100),
        .I2(buff1_reg__0_n_66),
        .O(\buff2[60]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_6 
       (.I0(\buff2[60]_i_2_n_0 ),
        .I1(buff1_reg_n_96),
        .I2(buff0_reg_n_96),
        .I3(buff1_reg__0_n_62),
        .O(\buff2[60]_i_6_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_7 
       (.I0(buff0_reg_n_97),
        .I1(buff1_reg_n_97),
        .I2(buff1_reg__0_n_63),
        .I3(\buff2[60]_i_3_n_0 ),
        .O(\buff2[60]_i_7_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_8 
       (.I0(buff0_reg_n_98),
        .I1(buff1_reg_n_98),
        .I2(buff1_reg__0_n_64),
        .I3(\buff2[60]_i_4_n_0 ),
        .O(\buff2[60]_i_8_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_9 
       (.I0(buff0_reg_n_99),
        .I1(buff1_reg_n_99),
        .I2(buff1_reg__0_n_65),
        .I3(\buff2[60]_i_5_n_0 ),
        .O(\buff2[60]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff2[61]_i_2 
       (.I0(buff1_reg__0_n_62),
        .I1(buff1_reg_n_96),
        .I2(buff0_reg_n_96),
        .I3(buff1_reg_n_95),
        .I4(buff0_reg_n_95),
        .I5(buff1_reg__0_n_61),
        .O(\buff2[61]_i_2_n_0 ));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\buff1_reg[0]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\buff1_reg[10]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\buff1_reg[11]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\buff1_reg[12]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\buff1_reg[13]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\buff1_reg[14]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\buff1_reg[15]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\buff1_reg[16]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [16]),
        .R(1'b0));
  FDRE \buff2_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__0_n_105),
        .Q(\buff2_reg[61]_0 [17]),
        .R(1'b0));
  FDRE \buff2_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__0_n_104),
        .Q(\buff2_reg[61]_0 [18]),
        .R(1'b0));
  FDRE \buff2_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__0_n_103),
        .Q(\buff2_reg[61]_0 [19]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\buff1_reg[1]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [1]),
        .R(1'b0));
  FDRE \buff2_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__0_n_102),
        .Q(\buff2_reg[61]_0 [20]),
        .R(1'b0));
  FDRE \buff2_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__0_n_101),
        .Q(\buff2_reg[61]_0 [21]),
        .R(1'b0));
  FDRE \buff2_reg[22] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__0_n_100),
        .Q(\buff2_reg[61]_0 [22]),
        .R(1'b0));
  FDRE \buff2_reg[23] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__0_n_99),
        .Q(\buff2_reg[61]_0 [23]),
        .R(1'b0));
  FDRE \buff2_reg[24] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__0_n_98),
        .Q(\buff2_reg[61]_0 [24]),
        .R(1'b0));
  FDRE \buff2_reg[25] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__0_n_97),
        .Q(\buff2_reg[61]_0 [25]),
        .R(1'b0));
  FDRE \buff2_reg[26] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__0_n_96),
        .Q(\buff2_reg[61]_0 [26]),
        .R(1'b0));
  FDRE \buff2_reg[27] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__0_n_95),
        .Q(\buff2_reg[61]_0 [27]),
        .R(1'b0));
  FDRE \buff2_reg[28] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__0_n_94),
        .Q(\buff2_reg[61]_0 [28]),
        .R(1'b0));
  FDRE \buff2_reg[29] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__0_n_93),
        .Q(\buff2_reg[61]_0 [29]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\buff1_reg[2]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [2]),
        .R(1'b0));
  FDRE \buff2_reg[30] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__0_n_92),
        .Q(\buff2_reg[61]_0 [30]),
        .R(1'b0));
  FDRE \buff2_reg[31] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__0_n_91),
        .Q(\buff2_reg[61]_0 [31]),
        .R(1'b0));
  FDRE \buff2_reg[32] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__0_n_90),
        .Q(\buff2_reg[61]_0 [32]),
        .R(1'b0));
  FDRE \buff2_reg[33] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__2[33]),
        .Q(\buff2_reg[61]_0 [33]),
        .R(1'b0));
  FDRE \buff2_reg[34] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__2[34]),
        .Q(\buff2_reg[61]_0 [34]),
        .R(1'b0));
  FDRE \buff2_reg[35] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__2[35]),
        .Q(\buff2_reg[61]_0 [35]),
        .R(1'b0));
  FDRE \buff2_reg[36] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__2[36]),
        .Q(\buff2_reg[61]_0 [36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[36]_i_1 
       (.CI(1'b0),
        .CO({\buff2_reg[36]_i_1_n_0 ,\buff2_reg[36]_i_1_n_1 ,\buff2_reg[36]_i_1_n_2 ,\buff2_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__0_n_86,buff1_reg__0_n_87,buff1_reg__0_n_88,1'b0}),
        .O(buff1_reg__2[36:33]),
        .S({\buff2[36]_i_2_n_0 ,\buff2[36]_i_3_n_0 ,\buff2[36]_i_4_n_0 ,buff1_reg__0_n_89}));
  FDRE \buff2_reg[37] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__2[37]),
        .Q(\buff2_reg[61]_0 [37]),
        .R(1'b0));
  FDRE \buff2_reg[38] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__2[38]),
        .Q(\buff2_reg[61]_0 [38]),
        .R(1'b0));
  FDRE \buff2_reg[39] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__2[39]),
        .Q(\buff2_reg[61]_0 [39]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\buff1_reg[3]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [3]),
        .R(1'b0));
  FDRE \buff2_reg[40] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__2[40]),
        .Q(\buff2_reg[61]_0 [40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[40]_i_1 
       (.CI(\buff2_reg[36]_i_1_n_0 ),
        .CO({\buff2_reg[40]_i_1_n_0 ,\buff2_reg[40]_i_1_n_1 ,\buff2_reg[40]_i_1_n_2 ,\buff2_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__0_n_82,buff1_reg__0_n_83,buff1_reg__0_n_84,buff1_reg__0_n_85}),
        .O(buff1_reg__2[40:37]),
        .S({\buff2[40]_i_2_n_0 ,\buff2[40]_i_3_n_0 ,\buff2[40]_i_4_n_0 ,\buff2[40]_i_5_n_0 }));
  FDRE \buff2_reg[41] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__2[41]),
        .Q(\buff2_reg[61]_0 [41]),
        .R(1'b0));
  FDRE \buff2_reg[42] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__2[42]),
        .Q(\buff2_reg[61]_0 [42]),
        .R(1'b0));
  FDRE \buff2_reg[43] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__2[43]),
        .Q(\buff2_reg[61]_0 [43]),
        .R(1'b0));
  FDRE \buff2_reg[44] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__2[44]),
        .Q(\buff2_reg[61]_0 [44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[44]_i_1 
       (.CI(\buff2_reg[40]_i_1_n_0 ),
        .CO({\buff2_reg[44]_i_1_n_0 ,\buff2_reg[44]_i_1_n_1 ,\buff2_reg[44]_i_1_n_2 ,\buff2_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__0_n_78,buff1_reg__0_n_79,buff1_reg__0_n_80,buff1_reg__0_n_81}),
        .O(buff1_reg__2[44:41]),
        .S({\buff2[44]_i_2_n_0 ,\buff2[44]_i_3_n_0 ,\buff2[44]_i_4_n_0 ,\buff2[44]_i_5_n_0 }));
  FDRE \buff2_reg[45] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__2[45]),
        .Q(\buff2_reg[61]_0 [45]),
        .R(1'b0));
  FDRE \buff2_reg[46] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__2[46]),
        .Q(\buff2_reg[61]_0 [46]),
        .R(1'b0));
  FDRE \buff2_reg[47] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__2[47]),
        .Q(\buff2_reg[61]_0 [47]),
        .R(1'b0));
  FDRE \buff2_reg[48] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__2[48]),
        .Q(\buff2_reg[61]_0 [48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[48]_i_1 
       (.CI(\buff2_reg[44]_i_1_n_0 ),
        .CO({\buff2_reg[48]_i_1_n_0 ,\buff2_reg[48]_i_1_n_1 ,\buff2_reg[48]_i_1_n_2 ,\buff2_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__0_n_74,buff1_reg__0_n_75,buff1_reg__0_n_76,buff1_reg__0_n_77}),
        .O(buff1_reg__2[48:45]),
        .S({\buff2[48]_i_2_n_0 ,\buff2[48]_i_3_n_0 ,\buff2[48]_i_4_n_0 ,\buff2[48]_i_5_n_0 }));
  FDRE \buff2_reg[49] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__2[49]),
        .Q(\buff2_reg[61]_0 [49]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\buff1_reg[4]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [4]),
        .R(1'b0));
  FDRE \buff2_reg[50] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__2[50]),
        .Q(\buff2_reg[61]_0 [50]),
        .R(1'b0));
  FDRE \buff2_reg[51] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__2[51]),
        .Q(\buff2_reg[61]_0 [51]),
        .R(1'b0));
  FDRE \buff2_reg[52] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__2[52]),
        .Q(\buff2_reg[61]_0 [52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[52]_i_1 
       (.CI(\buff2_reg[48]_i_1_n_0 ),
        .CO({\buff2_reg[52]_i_1_n_0 ,\buff2_reg[52]_i_1_n_1 ,\buff2_reg[52]_i_1_n_2 ,\buff2_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[52]_i_2_n_0 ,buff1_reg__0_n_71,buff1_reg__0_n_72,buff1_reg__0_n_73}),
        .O(buff1_reg__2[52:49]),
        .S({\buff2[52]_i_3_n_0 ,\buff2[52]_i_4_n_0 ,\buff2[52]_i_5_n_0 ,\buff2[52]_i_6_n_0 }));
  FDRE \buff2_reg[53] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__2[53]),
        .Q(\buff2_reg[61]_0 [53]),
        .R(1'b0));
  FDRE \buff2_reg[54] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__2[54]),
        .Q(\buff2_reg[61]_0 [54]),
        .R(1'b0));
  FDRE \buff2_reg[55] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__2[55]),
        .Q(\buff2_reg[61]_0 [55]),
        .R(1'b0));
  FDRE \buff2_reg[56] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__2[56]),
        .Q(\buff2_reg[61]_0 [56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[56]_i_1 
       (.CI(\buff2_reg[52]_i_1_n_0 ),
        .CO({\buff2_reg[56]_i_1_n_0 ,\buff2_reg[56]_i_1_n_1 ,\buff2_reg[56]_i_1_n_2 ,\buff2_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[56]_i_2_n_0 ,\buff2[56]_i_3_n_0 ,\buff2[56]_i_4_n_0 ,\buff2[56]_i_5_n_0 }),
        .O(buff1_reg__2[56:53]),
        .S({\buff2[56]_i_6_n_0 ,\buff2[56]_i_7_n_0 ,\buff2[56]_i_8_n_0 ,\buff2[56]_i_9_n_0 }));
  FDRE \buff2_reg[57] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__2[57]),
        .Q(\buff2_reg[61]_0 [57]),
        .R(1'b0));
  FDRE \buff2_reg[58] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__2[58]),
        .Q(\buff2_reg[61]_0 [58]),
        .R(1'b0));
  FDRE \buff2_reg[59] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__2[59]),
        .Q(\buff2_reg[61]_0 [59]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\buff1_reg[5]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [5]),
        .R(1'b0));
  FDRE \buff2_reg[60] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__2[60]),
        .Q(\buff2_reg[61]_0 [60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[60]_i_1 
       (.CI(\buff2_reg[56]_i_1_n_0 ),
        .CO({\buff2_reg[60]_i_1_n_0 ,\buff2_reg[60]_i_1_n_1 ,\buff2_reg[60]_i_1_n_2 ,\buff2_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[60]_i_2_n_0 ,\buff2[60]_i_3_n_0 ,\buff2[60]_i_4_n_0 ,\buff2[60]_i_5_n_0 }),
        .O(buff1_reg__2[60:57]),
        .S({\buff2[60]_i_6_n_0 ,\buff2[60]_i_7_n_0 ,\buff2[60]_i_8_n_0 ,\buff2[60]_i_9_n_0 }));
  FDRE \buff2_reg[61] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(buff1_reg__2[61]),
        .Q(\buff2_reg[61]_0 [61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[61]_i_1 
       (.CI(\buff2_reg[60]_i_1_n_0 ),
        .CO(\NLW_buff2_reg[61]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_buff2_reg[61]_i_1_O_UNCONNECTED [3:1],buff1_reg__2[61]}),
        .S({1'b0,1'b0,1'b0,\buff2[61]_i_2_n_0 }));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\buff1_reg[6]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\buff1_reg[7]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\buff1_reg[8]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\buff1_reg[9]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEAEEAAAAEAEEEAEE)) 
    \p_tmp[16]_i_1 
       (.I0(cy_V_fu_1161),
        .I1(Q[1]),
        .I2(gmem_ARREADY),
        .I3(buff0_reg__1_0),
        .I4(gmem_RVALID),
        .I5(buff0_reg__1_1),
        .O(\ap_CS_fsm_reg[1] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln1027_8_fu_538_p3[50:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,tmp_product__0_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(select_ln1027_8_reg_9240),
        .CEA2(\ap_CS_fsm_reg[1] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(cy_V_fu_1161),
        .CEB2(\ap_CS_fsm_reg[1] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\ap_CS_fsm_reg[1] ),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln1027_8_fu_538_p3[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,tmp_product__0_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(select_ln1027_8_reg_9240),
        .CEA2(\ap_CS_fsm_reg[1] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(cy_V_fu_1161),
        .CEB2(\ap_CS_fsm_reg[1] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\ap_CS_fsm_reg[1] ),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112,buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_10
       (.I0(buff0_reg_1[45]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[45]),
        .O(tmp_product_i_10_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_11
       (.I0(buff0_reg_1[44]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[44]),
        .O(tmp_product_i_11_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    tmp_product_i_12__2
       (.I0(buff0_reg_3[43]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_1[43]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .O(tmp_product_i_12__2_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    tmp_product_i_13__2
       (.I0(buff0_reg_3[42]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_1[42]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .O(tmp_product_i_13__2_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    tmp_product_i_14__2
       (.I0(buff0_reg_3[41]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_1[41]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .O(tmp_product_i_14__2_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    tmp_product_i_15__2
       (.I0(buff0_reg_3[40]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_1[40]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .O(tmp_product_i_15__2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_16
       (.I0(buff0_reg_1[43]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[43]),
        .O(tmp_product_i_16_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_17
       (.I0(buff0_reg_1[42]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[42]),
        .O(tmp_product_i_17_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_18
       (.I0(buff0_reg_1[41]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[41]),
        .O(tmp_product_i_18_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_19
       (.I0(buff0_reg_1[40]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[40]),
        .O(tmp_product_i_19_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_product_i_1__0
       (.CI(tmp_product_i_2__0_n_0),
        .CO({tmp_product_i_1__0_n_0,tmp_product_i_1__0_n_1,tmp_product_i_1__0_n_2,tmp_product_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product_i_4__4_n_0,tmp_product_i_5__2_n_0,tmp_product_i_6__2_n_0,tmp_product_i_7__2_n_0}),
        .O(select_ln1027_8_fu_538_p3[47:44]),
        .S({tmp_product_i_8_n_0,tmp_product_i_9_n_0,tmp_product_i_10_n_0,tmp_product_i_11_n_0}));
  LUT4 #(
    .INIT(16'hE200)) 
    tmp_product_i_20__2
       (.I0(buff0_reg_3[39]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_1[39]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .O(tmp_product_i_20__2_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    tmp_product_i_21__2
       (.I0(buff0_reg_3[38]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_1[38]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .O(tmp_product_i_21__2_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    tmp_product_i_22__2
       (.I0(buff0_reg_3[37]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_1[37]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .O(tmp_product_i_22__2_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    tmp_product_i_23__2
       (.I0(buff0_reg_3[36]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_1[36]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .O(tmp_product_i_23__2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_24
       (.I0(buff0_reg_1[39]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[39]),
        .O(tmp_product_i_24_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_25
       (.I0(buff0_reg_1[38]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[38]),
        .O(tmp_product_i_25_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_26
       (.I0(buff0_reg_1[37]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[37]),
        .O(tmp_product_i_26_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_27
       (.I0(buff0_reg_1[36]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[36]),
        .O(tmp_product_i_27_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_product_i_2__0
       (.CI(tmp_product_i_3__0_n_0),
        .CO({tmp_product_i_2__0_n_0,tmp_product_i_2__0_n_1,tmp_product_i_2__0_n_2,tmp_product_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product_i_12__2_n_0,tmp_product_i_13__2_n_0,tmp_product_i_14__2_n_0,tmp_product_i_15__2_n_0}),
        .O(select_ln1027_8_fu_538_p3[43:40]),
        .S({tmp_product_i_16_n_0,tmp_product_i_17_n_0,tmp_product_i_18_n_0,tmp_product_i_19_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_product_i_3__0
       (.CI(buff0_reg__0_i_1_n_0),
        .CO({tmp_product_i_3__0_n_0,tmp_product_i_3__0_n_1,tmp_product_i_3__0_n_2,tmp_product_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product_i_20__2_n_0,tmp_product_i_21__2_n_0,tmp_product_i_22__2_n_0,tmp_product_i_23__2_n_0}),
        .O(select_ln1027_8_fu_538_p3[39:36]),
        .S({tmp_product_i_24_n_0,tmp_product_i_25_n_0,tmp_product_i_26_n_0,tmp_product_i_27_n_0}));
  LUT4 #(
    .INIT(16'hE200)) 
    tmp_product_i_4__4
       (.I0(buff0_reg_3[47]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_1[47]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .O(tmp_product_i_4__4_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    tmp_product_i_5__2
       (.I0(buff0_reg_3[46]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_1[46]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .O(tmp_product_i_5__2_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    tmp_product_i_6__2
       (.I0(buff0_reg_3[45]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_1[45]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .O(tmp_product_i_6__2_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    tmp_product_i_7__2
       (.I0(buff0_reg_3[44]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_1[44]),
        .I3(select_ln1027_5_reg_861_pp0_iter1_reg),
        .O(tmp_product_i_7__2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_8
       (.I0(buff0_reg_1[47]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[47]),
        .O(tmp_product_i_8_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_9
       (.I0(buff0_reg_1[46]),
        .I1(icmp_ln1027_2_reg_837_pp0_iter1_reg),
        .I2(buff0_reg_3[46]),
        .O(tmp_product_i_9_n_0));
  LUT5 #(
    .INIT(32'hA2A200A2)) 
    \x_V_cast13_cast_reg_770[31]_i_1 
       (.I0(Q[0]),
        .I1(buff0_reg_0),
        .I2(gmem_RVALID),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(gmem_ARREADY),
        .O(cy_V_fu_1161));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_mul_62s_62s_62_5_1" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_mul_62s_62s_62_5_1
   (\ap_CS_fsm_reg[1] ,
    CO,
    \mul_ln15_reg_601_reg[63] ,
    \buff2_reg[61]_0 ,
    buff0_reg__2_0,
    Q,
    ap_clk,
    D,
    \icmp_ln1027_1_reg_823_reg[0] ,
    \icmp_ln1027_1_reg_823_reg[0]_0 ,
    \icmp_ln1027_2_reg_837_reg[0] ,
    \icmp_ln1027_2_reg_837_reg[0]_0 ,
    buff0_reg__0_0,
    buff0_reg_0,
    gmem_ARREADY,
    buff0_reg_1,
    gmem_RVALID,
    buff0_reg_2,
    out,
    tmp_product__1_0);
  output \ap_CS_fsm_reg[1] ;
  output [0:0]CO;
  output [0:0]\mul_ln15_reg_601_reg[63] ;
  output [61:0]\buff2_reg[61]_0 ;
  input buff0_reg__2_0;
  input [0:0]Q;
  input ap_clk;
  input [61:0]D;
  input [95:0]\icmp_ln1027_1_reg_823_reg[0] ;
  input [95:0]\icmp_ln1027_1_reg_823_reg[0]_0 ;
  input [63:0]\icmp_ln1027_2_reg_837_reg[0] ;
  input [63:0]\icmp_ln1027_2_reg_837_reg[0]_0 ;
  input [61:0]buff0_reg__0_0;
  input [0:0]buff0_reg_0;
  input gmem_ARREADY;
  input buff0_reg_1;
  input gmem_RVALID;
  input buff0_reg_2;
  input [31:0]out;
  input [30:0]tmp_product__1_0;

  wire [0:0]CO;
  wire [61:0]D;
  wire [0:0]Q;
  wire [61:0]add_ln1027_1_fu_370_p2;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire [0:0]buff0_reg_0;
  wire buff0_reg_1;
  wire buff0_reg_2;
  wire [61:0]buff0_reg__0_0;
  wire buff0_reg__0_i_1__0_n_3;
  wire buff0_reg__0_i_2__0_n_0;
  wire buff0_reg__0_i_2__0_n_1;
  wire buff0_reg__0_i_2__0_n_2;
  wire buff0_reg__0_i_2__0_n_3;
  wire buff0_reg__0_i_3__0_n_0;
  wire buff0_reg__0_i_3__0_n_1;
  wire buff0_reg__0_i_3__0_n_2;
  wire buff0_reg__0_i_3__0_n_3;
  wire buff0_reg__0_i_4__0_n_0;
  wire buff0_reg__0_i_4__0_n_1;
  wire buff0_reg__0_i_4__0_n_2;
  wire buff0_reg__0_i_4__0_n_3;
  wire buff0_reg__0_n_106;
  wire buff0_reg__0_n_107;
  wire buff0_reg__0_n_108;
  wire buff0_reg__0_n_109;
  wire buff0_reg__0_n_110;
  wire buff0_reg__0_n_111;
  wire buff0_reg__0_n_112;
  wire buff0_reg__0_n_113;
  wire buff0_reg__0_n_114;
  wire buff0_reg__0_n_115;
  wire buff0_reg__0_n_116;
  wire buff0_reg__0_n_117;
  wire buff0_reg__0_n_118;
  wire buff0_reg__0_n_119;
  wire buff0_reg__0_n_120;
  wire buff0_reg__0_n_121;
  wire buff0_reg__0_n_122;
  wire buff0_reg__0_n_123;
  wire buff0_reg__0_n_124;
  wire buff0_reg__0_n_125;
  wire buff0_reg__0_n_126;
  wire buff0_reg__0_n_127;
  wire buff0_reg__0_n_128;
  wire buff0_reg__0_n_129;
  wire buff0_reg__0_n_130;
  wire buff0_reg__0_n_131;
  wire buff0_reg__0_n_132;
  wire buff0_reg__0_n_133;
  wire buff0_reg__0_n_134;
  wire buff0_reg__0_n_135;
  wire buff0_reg__0_n_136;
  wire buff0_reg__0_n_137;
  wire buff0_reg__0_n_138;
  wire buff0_reg__0_n_139;
  wire buff0_reg__0_n_140;
  wire buff0_reg__0_n_141;
  wire buff0_reg__0_n_142;
  wire buff0_reg__0_n_143;
  wire buff0_reg__0_n_144;
  wire buff0_reg__0_n_145;
  wire buff0_reg__0_n_146;
  wire buff0_reg__0_n_147;
  wire buff0_reg__0_n_148;
  wire buff0_reg__0_n_149;
  wire buff0_reg__0_n_150;
  wire buff0_reg__0_n_151;
  wire buff0_reg__0_n_152;
  wire buff0_reg__0_n_153;
  wire buff0_reg__1_n_106;
  wire buff0_reg__1_n_107;
  wire buff0_reg__1_n_108;
  wire buff0_reg__1_n_109;
  wire buff0_reg__1_n_110;
  wire buff0_reg__1_n_111;
  wire buff0_reg__1_n_112;
  wire buff0_reg__1_n_113;
  wire buff0_reg__1_n_114;
  wire buff0_reg__1_n_115;
  wire buff0_reg__1_n_116;
  wire buff0_reg__1_n_117;
  wire buff0_reg__1_n_118;
  wire buff0_reg__1_n_119;
  wire buff0_reg__1_n_120;
  wire buff0_reg__1_n_121;
  wire buff0_reg__1_n_122;
  wire buff0_reg__1_n_123;
  wire buff0_reg__1_n_124;
  wire buff0_reg__1_n_125;
  wire buff0_reg__1_n_126;
  wire buff0_reg__1_n_127;
  wire buff0_reg__1_n_128;
  wire buff0_reg__1_n_129;
  wire buff0_reg__1_n_130;
  wire buff0_reg__1_n_131;
  wire buff0_reg__1_n_132;
  wire buff0_reg__1_n_133;
  wire buff0_reg__1_n_134;
  wire buff0_reg__1_n_135;
  wire buff0_reg__1_n_136;
  wire buff0_reg__1_n_137;
  wire buff0_reg__1_n_138;
  wire buff0_reg__1_n_139;
  wire buff0_reg__1_n_140;
  wire buff0_reg__1_n_141;
  wire buff0_reg__1_n_142;
  wire buff0_reg__1_n_143;
  wire buff0_reg__1_n_144;
  wire buff0_reg__1_n_145;
  wire buff0_reg__1_n_146;
  wire buff0_reg__1_n_147;
  wire buff0_reg__1_n_148;
  wire buff0_reg__1_n_149;
  wire buff0_reg__1_n_150;
  wire buff0_reg__1_n_151;
  wire buff0_reg__1_n_152;
  wire buff0_reg__1_n_153;
  wire buff0_reg__2_0;
  wire buff0_reg__2_n_100;
  wire buff0_reg__2_n_101;
  wire buff0_reg__2_n_102;
  wire buff0_reg__2_n_103;
  wire buff0_reg__2_n_104;
  wire buff0_reg__2_n_105;
  wire buff0_reg__2_n_106;
  wire buff0_reg__2_n_107;
  wire buff0_reg__2_n_108;
  wire buff0_reg__2_n_109;
  wire buff0_reg__2_n_110;
  wire buff0_reg__2_n_111;
  wire buff0_reg__2_n_112;
  wire buff0_reg__2_n_113;
  wire buff0_reg__2_n_114;
  wire buff0_reg__2_n_115;
  wire buff0_reg__2_n_116;
  wire buff0_reg__2_n_117;
  wire buff0_reg__2_n_118;
  wire buff0_reg__2_n_119;
  wire buff0_reg__2_n_120;
  wire buff0_reg__2_n_121;
  wire buff0_reg__2_n_122;
  wire buff0_reg__2_n_123;
  wire buff0_reg__2_n_124;
  wire buff0_reg__2_n_125;
  wire buff0_reg__2_n_126;
  wire buff0_reg__2_n_127;
  wire buff0_reg__2_n_128;
  wire buff0_reg__2_n_129;
  wire buff0_reg__2_n_130;
  wire buff0_reg__2_n_131;
  wire buff0_reg__2_n_132;
  wire buff0_reg__2_n_133;
  wire buff0_reg__2_n_134;
  wire buff0_reg__2_n_135;
  wire buff0_reg__2_n_136;
  wire buff0_reg__2_n_137;
  wire buff0_reg__2_n_138;
  wire buff0_reg__2_n_139;
  wire buff0_reg__2_n_140;
  wire buff0_reg__2_n_141;
  wire buff0_reg__2_n_142;
  wire buff0_reg__2_n_143;
  wire buff0_reg__2_n_144;
  wire buff0_reg__2_n_145;
  wire buff0_reg__2_n_146;
  wire buff0_reg__2_n_147;
  wire buff0_reg__2_n_148;
  wire buff0_reg__2_n_149;
  wire buff0_reg__2_n_150;
  wire buff0_reg__2_n_151;
  wire buff0_reg__2_n_152;
  wire buff0_reg__2_n_153;
  wire buff0_reg__2_n_58;
  wire buff0_reg__2_n_59;
  wire buff0_reg__2_n_60;
  wire buff0_reg__2_n_61;
  wire buff0_reg__2_n_62;
  wire buff0_reg__2_n_63;
  wire buff0_reg__2_n_64;
  wire buff0_reg__2_n_65;
  wire buff0_reg__2_n_66;
  wire buff0_reg__2_n_67;
  wire buff0_reg__2_n_68;
  wire buff0_reg__2_n_69;
  wire buff0_reg__2_n_70;
  wire buff0_reg__2_n_71;
  wire buff0_reg__2_n_72;
  wire buff0_reg__2_n_73;
  wire buff0_reg__2_n_74;
  wire buff0_reg__2_n_75;
  wire buff0_reg__2_n_76;
  wire buff0_reg__2_n_77;
  wire buff0_reg__2_n_78;
  wire buff0_reg__2_n_79;
  wire buff0_reg__2_n_80;
  wire buff0_reg__2_n_81;
  wire buff0_reg__2_n_82;
  wire buff0_reg__2_n_83;
  wire buff0_reg__2_n_84;
  wire buff0_reg__2_n_85;
  wire buff0_reg__2_n_86;
  wire buff0_reg__2_n_87;
  wire buff0_reg__2_n_88;
  wire buff0_reg__2_n_89;
  wire buff0_reg__2_n_90;
  wire buff0_reg__2_n_91;
  wire buff0_reg__2_n_92;
  wire buff0_reg__2_n_93;
  wire buff0_reg__2_n_94;
  wire buff0_reg__2_n_95;
  wire buff0_reg__2_n_96;
  wire buff0_reg__2_n_97;
  wire buff0_reg__2_n_98;
  wire buff0_reg__2_n_99;
  wire buff0_reg_i_10_n_0;
  wire buff0_reg_i_11_n_0;
  wire buff0_reg_i_12_n_0;
  wire buff0_reg_i_13_n_0;
  wire buff0_reg_i_14_n_0;
  wire buff0_reg_i_15_n_0;
  wire buff0_reg_i_16_n_0;
  wire buff0_reg_i_17_n_0;
  wire buff0_reg_i_18_n_0;
  wire buff0_reg_i_19_n_0;
  wire buff0_reg_i_1__0_n_0;
  wire buff0_reg_i_1__0_n_1;
  wire buff0_reg_i_1__0_n_2;
  wire buff0_reg_i_1__0_n_3;
  wire buff0_reg_i_20_n_0;
  wire buff0_reg_i_21_n_0;
  wire buff0_reg_i_22_n_0;
  wire buff0_reg_i_23_n_0;
  wire buff0_reg_i_24_n_0;
  wire buff0_reg_i_25_n_0;
  wire buff0_reg_i_2__0_n_0;
  wire buff0_reg_i_2__0_n_1;
  wire buff0_reg_i_2__0_n_2;
  wire buff0_reg_i_2__0_n_3;
  wire buff0_reg_i_3__0_n_0;
  wire buff0_reg_i_3__0_n_1;
  wire buff0_reg_i_3__0_n_2;
  wire buff0_reg_i_3__0_n_3;
  wire buff0_reg_i_4__0_n_0;
  wire buff0_reg_i_4__0_n_1;
  wire buff0_reg_i_4__0_n_2;
  wire buff0_reg_i_4__0_n_3;
  wire buff0_reg_i_5__0_n_0;
  wire buff0_reg_i_5__0_n_1;
  wire buff0_reg_i_5__0_n_2;
  wire buff0_reg_i_5__0_n_3;
  wire buff0_reg_i_6_n_0;
  wire buff0_reg_i_7_n_0;
  wire buff0_reg_i_8_n_0;
  wire buff0_reg_i_9_n_0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \buff1_reg[0]__1_n_0 ;
  wire \buff1_reg[10]__1_n_0 ;
  wire \buff1_reg[11]__1_n_0 ;
  wire \buff1_reg[12]__1_n_0 ;
  wire \buff1_reg[13]__1_n_0 ;
  wire \buff1_reg[14]__1_n_0 ;
  wire \buff1_reg[15]__1_n_0 ;
  wire \buff1_reg[16]__1_n_0 ;
  wire \buff1_reg[1]__1_n_0 ;
  wire \buff1_reg[2]__1_n_0 ;
  wire \buff1_reg[3]__1_n_0 ;
  wire \buff1_reg[4]__1_n_0 ;
  wire \buff1_reg[5]__1_n_0 ;
  wire \buff1_reg[6]__1_n_0 ;
  wire \buff1_reg[7]__1_n_0 ;
  wire \buff1_reg[8]__1_n_0 ;
  wire \buff1_reg[9]__1_n_0 ;
  wire buff1_reg__0_n_100;
  wire buff1_reg__0_n_101;
  wire buff1_reg__0_n_102;
  wire buff1_reg__0_n_103;
  wire buff1_reg__0_n_104;
  wire buff1_reg__0_n_105;
  wire buff1_reg__0_n_58;
  wire buff1_reg__0_n_59;
  wire buff1_reg__0_n_60;
  wire buff1_reg__0_n_61;
  wire buff1_reg__0_n_62;
  wire buff1_reg__0_n_63;
  wire buff1_reg__0_n_64;
  wire buff1_reg__0_n_65;
  wire buff1_reg__0_n_66;
  wire buff1_reg__0_n_67;
  wire buff1_reg__0_n_68;
  wire buff1_reg__0_n_69;
  wire buff1_reg__0_n_70;
  wire buff1_reg__0_n_71;
  wire buff1_reg__0_n_72;
  wire buff1_reg__0_n_73;
  wire buff1_reg__0_n_74;
  wire buff1_reg__0_n_75;
  wire buff1_reg__0_n_76;
  wire buff1_reg__0_n_77;
  wire buff1_reg__0_n_78;
  wire buff1_reg__0_n_79;
  wire buff1_reg__0_n_80;
  wire buff1_reg__0_n_81;
  wire buff1_reg__0_n_82;
  wire buff1_reg__0_n_83;
  wire buff1_reg__0_n_84;
  wire buff1_reg__0_n_85;
  wire buff1_reg__0_n_86;
  wire buff1_reg__0_n_87;
  wire buff1_reg__0_n_88;
  wire buff1_reg__0_n_89;
  wire buff1_reg__0_n_90;
  wire buff1_reg__0_n_91;
  wire buff1_reg__0_n_92;
  wire buff1_reg__0_n_93;
  wire buff1_reg__0_n_94;
  wire buff1_reg__0_n_95;
  wire buff1_reg__0_n_96;
  wire buff1_reg__0_n_97;
  wire buff1_reg__0_n_98;
  wire buff1_reg__0_n_99;
  wire buff1_reg__1_n_100;
  wire buff1_reg__1_n_101;
  wire buff1_reg__1_n_102;
  wire buff1_reg__1_n_103;
  wire buff1_reg__1_n_104;
  wire buff1_reg__1_n_105;
  wire buff1_reg__1_n_58;
  wire buff1_reg__1_n_59;
  wire buff1_reg__1_n_60;
  wire buff1_reg__1_n_61;
  wire buff1_reg__1_n_62;
  wire buff1_reg__1_n_63;
  wire buff1_reg__1_n_64;
  wire buff1_reg__1_n_65;
  wire buff1_reg__1_n_66;
  wire buff1_reg__1_n_67;
  wire buff1_reg__1_n_68;
  wire buff1_reg__1_n_69;
  wire buff1_reg__1_n_70;
  wire buff1_reg__1_n_71;
  wire buff1_reg__1_n_72;
  wire buff1_reg__1_n_73;
  wire buff1_reg__1_n_74;
  wire buff1_reg__1_n_75;
  wire buff1_reg__1_n_76;
  wire buff1_reg__1_n_77;
  wire buff1_reg__1_n_78;
  wire buff1_reg__1_n_79;
  wire buff1_reg__1_n_80;
  wire buff1_reg__1_n_81;
  wire buff1_reg__1_n_82;
  wire buff1_reg__1_n_83;
  wire buff1_reg__1_n_84;
  wire buff1_reg__1_n_85;
  wire buff1_reg__1_n_86;
  wire buff1_reg__1_n_87;
  wire buff1_reg__1_n_88;
  wire buff1_reg__1_n_89;
  wire buff1_reg__1_n_90;
  wire buff1_reg__1_n_91;
  wire buff1_reg__1_n_92;
  wire buff1_reg__1_n_93;
  wire buff1_reg__1_n_94;
  wire buff1_reg__1_n_95;
  wire buff1_reg__1_n_96;
  wire buff1_reg__1_n_97;
  wire buff1_reg__1_n_98;
  wire buff1_reg__1_n_99;
  wire [61:33]buff1_reg__5;
  wire buff1_reg_i_10_n_0;
  wire buff1_reg_i_11_n_0;
  wire buff1_reg_i_12_n_0;
  wire buff1_reg_i_13_n_0;
  wire buff1_reg_i_14_n_0;
  wire buff1_reg_i_15_n_0;
  wire buff1_reg_i_1_n_0;
  wire buff1_reg_i_1_n_1;
  wire buff1_reg_i_1_n_2;
  wire buff1_reg_i_1_n_3;
  wire buff1_reg_i_2_n_0;
  wire buff1_reg_i_2_n_1;
  wire buff1_reg_i_2_n_2;
  wire buff1_reg_i_2_n_3;
  wire buff1_reg_i_3_n_0;
  wire buff1_reg_i_3_n_1;
  wire buff1_reg_i_3_n_2;
  wire buff1_reg_i_3_n_3;
  wire buff1_reg_i_4_n_0;
  wire buff1_reg_i_5_n_0;
  wire buff1_reg_i_6_n_0;
  wire buff1_reg_i_7_n_0;
  wire buff1_reg_i_8_n_0;
  wire buff1_reg_i_9_n_0;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire \buff2[36]_i_2_n_0 ;
  wire \buff2[36]_i_3_n_0 ;
  wire \buff2[36]_i_4_n_0 ;
  wire \buff2[40]_i_2_n_0 ;
  wire \buff2[40]_i_3_n_0 ;
  wire \buff2[40]_i_4_n_0 ;
  wire \buff2[40]_i_5_n_0 ;
  wire \buff2[44]_i_2_n_0 ;
  wire \buff2[44]_i_3_n_0 ;
  wire \buff2[44]_i_4_n_0 ;
  wire \buff2[44]_i_5_n_0 ;
  wire \buff2[48]_i_2_n_0 ;
  wire \buff2[48]_i_3_n_0 ;
  wire \buff2[48]_i_4_n_0 ;
  wire \buff2[48]_i_5_n_0 ;
  wire \buff2[49]_i_2_n_0 ;
  wire \buff2[49]_i_3_n_0 ;
  wire \buff2[49]_i_4_n_0 ;
  wire \buff2[49]_i_5_n_0 ;
  wire \buff2[49]_i_6_n_0 ;
  wire \buff2[53]_i_2_n_0 ;
  wire \buff2[53]_i_3_n_0 ;
  wire \buff2[53]_i_4_n_0 ;
  wire \buff2[57]_i_10_n_0 ;
  wire \buff2[57]_i_11_n_0 ;
  wire \buff2[57]_i_12_n_0 ;
  wire \buff2[57]_i_13_n_0 ;
  wire \buff2[57]_i_14_n_0 ;
  wire \buff2[57]_i_2_n_0 ;
  wire \buff2[57]_i_3_n_0 ;
  wire \buff2[57]_i_4_n_0 ;
  wire \buff2[57]_i_5_n_0 ;
  wire \buff2[57]_i_7_n_0 ;
  wire \buff2[57]_i_8_n_0 ;
  wire \buff2[57]_i_9_n_0 ;
  wire \buff2[61]_i_10_n_0 ;
  wire \buff2[61]_i_11_n_0 ;
  wire \buff2[61]_i_12_n_0 ;
  wire \buff2[61]_i_13_n_0 ;
  wire \buff2[61]_i_14_n_0 ;
  wire \buff2[61]_i_15_n_0 ;
  wire \buff2[61]_i_16_n_0 ;
  wire \buff2[61]_i_2_n_0 ;
  wire \buff2[61]_i_3_n_0 ;
  wire \buff2[61]_i_4_n_0 ;
  wire \buff2[61]_i_5_n_0 ;
  wire \buff2[61]_i_8_n_0 ;
  wire \buff2[61]_i_9_n_0 ;
  wire \buff2_reg[36]_i_1_n_0 ;
  wire \buff2_reg[36]_i_1_n_1 ;
  wire \buff2_reg[36]_i_1_n_2 ;
  wire \buff2_reg[36]_i_1_n_3 ;
  wire \buff2_reg[40]_i_1_n_0 ;
  wire \buff2_reg[40]_i_1_n_1 ;
  wire \buff2_reg[40]_i_1_n_2 ;
  wire \buff2_reg[40]_i_1_n_3 ;
  wire \buff2_reg[44]_i_1_n_0 ;
  wire \buff2_reg[44]_i_1_n_1 ;
  wire \buff2_reg[44]_i_1_n_2 ;
  wire \buff2_reg[44]_i_1_n_3 ;
  wire \buff2_reg[48]_i_1_n_0 ;
  wire \buff2_reg[48]_i_1_n_1 ;
  wire \buff2_reg[48]_i_1_n_2 ;
  wire \buff2_reg[48]_i_1_n_3 ;
  wire \buff2_reg[49]_i_1_n_0 ;
  wire \buff2_reg[49]_i_1_n_1 ;
  wire \buff2_reg[49]_i_1_n_2 ;
  wire \buff2_reg[49]_i_1_n_3 ;
  wire \buff2_reg[49]_i_1_n_4 ;
  wire \buff2_reg[49]_i_1_n_5 ;
  wire \buff2_reg[49]_i_1_n_6 ;
  wire \buff2_reg[53]_i_1_n_0 ;
  wire \buff2_reg[53]_i_1_n_1 ;
  wire \buff2_reg[53]_i_1_n_2 ;
  wire \buff2_reg[53]_i_1_n_3 ;
  wire \buff2_reg[57]_i_1_n_0 ;
  wire \buff2_reg[57]_i_1_n_1 ;
  wire \buff2_reg[57]_i_1_n_2 ;
  wire \buff2_reg[57]_i_1_n_3 ;
  wire \buff2_reg[57]_i_6_n_0 ;
  wire \buff2_reg[57]_i_6_n_1 ;
  wire \buff2_reg[57]_i_6_n_2 ;
  wire \buff2_reg[57]_i_6_n_3 ;
  wire \buff2_reg[57]_i_6_n_4 ;
  wire \buff2_reg[57]_i_6_n_5 ;
  wire \buff2_reg[57]_i_6_n_6 ;
  wire \buff2_reg[57]_i_6_n_7 ;
  wire [61:0]\buff2_reg[61]_0 ;
  wire \buff2_reg[61]_i_1_n_1 ;
  wire \buff2_reg[61]_i_1_n_2 ;
  wire \buff2_reg[61]_i_1_n_3 ;
  wire \buff2_reg[61]_i_6_n_7 ;
  wire \buff2_reg[61]_i_7_n_0 ;
  wire \buff2_reg[61]_i_7_n_1 ;
  wire \buff2_reg[61]_i_7_n_2 ;
  wire \buff2_reg[61]_i_7_n_3 ;
  wire \buff2_reg[61]_i_7_n_4 ;
  wire \buff2_reg[61]_i_7_n_5 ;
  wire \buff2_reg[61]_i_7_n_6 ;
  wire \buff2_reg[61]_i_7_n_7 ;
  wire gmem_ARREADY;
  wire gmem_RVALID;
  wire \icmp_ln1027_1_reg_823[0]_i_10_n_0 ;
  wire \icmp_ln1027_1_reg_823[0]_i_11_n_0 ;
  wire \icmp_ln1027_1_reg_823[0]_i_13_n_0 ;
  wire \icmp_ln1027_1_reg_823[0]_i_14_n_0 ;
  wire \icmp_ln1027_1_reg_823[0]_i_15_n_0 ;
  wire \icmp_ln1027_1_reg_823[0]_i_16_n_0 ;
  wire \icmp_ln1027_1_reg_823[0]_i_18_n_0 ;
  wire \icmp_ln1027_1_reg_823[0]_i_19_n_0 ;
  wire \icmp_ln1027_1_reg_823[0]_i_20_n_0 ;
  wire \icmp_ln1027_1_reg_823[0]_i_21_n_0 ;
  wire \icmp_ln1027_1_reg_823[0]_i_23_n_0 ;
  wire \icmp_ln1027_1_reg_823[0]_i_24_n_0 ;
  wire \icmp_ln1027_1_reg_823[0]_i_25_n_0 ;
  wire \icmp_ln1027_1_reg_823[0]_i_26_n_0 ;
  wire \icmp_ln1027_1_reg_823[0]_i_28_n_0 ;
  wire \icmp_ln1027_1_reg_823[0]_i_29_n_0 ;
  wire \icmp_ln1027_1_reg_823[0]_i_30_n_0 ;
  wire \icmp_ln1027_1_reg_823[0]_i_31_n_0 ;
  wire \icmp_ln1027_1_reg_823[0]_i_33_n_0 ;
  wire \icmp_ln1027_1_reg_823[0]_i_34_n_0 ;
  wire \icmp_ln1027_1_reg_823[0]_i_35_n_0 ;
  wire \icmp_ln1027_1_reg_823[0]_i_36_n_0 ;
  wire \icmp_ln1027_1_reg_823[0]_i_37_n_0 ;
  wire \icmp_ln1027_1_reg_823[0]_i_38_n_0 ;
  wire \icmp_ln1027_1_reg_823[0]_i_39_n_0 ;
  wire \icmp_ln1027_1_reg_823[0]_i_3_n_0 ;
  wire \icmp_ln1027_1_reg_823[0]_i_40_n_0 ;
  wire \icmp_ln1027_1_reg_823[0]_i_4_n_0 ;
  wire \icmp_ln1027_1_reg_823[0]_i_5_n_0 ;
  wire \icmp_ln1027_1_reg_823[0]_i_6_n_0 ;
  wire \icmp_ln1027_1_reg_823[0]_i_8_n_0 ;
  wire \icmp_ln1027_1_reg_823[0]_i_9_n_0 ;
  wire [95:0]\icmp_ln1027_1_reg_823_reg[0] ;
  wire [95:0]\icmp_ln1027_1_reg_823_reg[0]_0 ;
  wire \icmp_ln1027_1_reg_823_reg[0]_i_12_n_0 ;
  wire \icmp_ln1027_1_reg_823_reg[0]_i_12_n_1 ;
  wire \icmp_ln1027_1_reg_823_reg[0]_i_12_n_2 ;
  wire \icmp_ln1027_1_reg_823_reg[0]_i_12_n_3 ;
  wire \icmp_ln1027_1_reg_823_reg[0]_i_17_n_0 ;
  wire \icmp_ln1027_1_reg_823_reg[0]_i_17_n_1 ;
  wire \icmp_ln1027_1_reg_823_reg[0]_i_17_n_2 ;
  wire \icmp_ln1027_1_reg_823_reg[0]_i_17_n_3 ;
  wire \icmp_ln1027_1_reg_823_reg[0]_i_1_n_1 ;
  wire \icmp_ln1027_1_reg_823_reg[0]_i_1_n_2 ;
  wire \icmp_ln1027_1_reg_823_reg[0]_i_1_n_3 ;
  wire \icmp_ln1027_1_reg_823_reg[0]_i_22_n_0 ;
  wire \icmp_ln1027_1_reg_823_reg[0]_i_22_n_1 ;
  wire \icmp_ln1027_1_reg_823_reg[0]_i_22_n_2 ;
  wire \icmp_ln1027_1_reg_823_reg[0]_i_22_n_3 ;
  wire \icmp_ln1027_1_reg_823_reg[0]_i_27_n_0 ;
  wire \icmp_ln1027_1_reg_823_reg[0]_i_27_n_1 ;
  wire \icmp_ln1027_1_reg_823_reg[0]_i_27_n_2 ;
  wire \icmp_ln1027_1_reg_823_reg[0]_i_27_n_3 ;
  wire \icmp_ln1027_1_reg_823_reg[0]_i_2_n_0 ;
  wire \icmp_ln1027_1_reg_823_reg[0]_i_2_n_1 ;
  wire \icmp_ln1027_1_reg_823_reg[0]_i_2_n_2 ;
  wire \icmp_ln1027_1_reg_823_reg[0]_i_2_n_3 ;
  wire \icmp_ln1027_1_reg_823_reg[0]_i_32_n_0 ;
  wire \icmp_ln1027_1_reg_823_reg[0]_i_32_n_1 ;
  wire \icmp_ln1027_1_reg_823_reg[0]_i_32_n_2 ;
  wire \icmp_ln1027_1_reg_823_reg[0]_i_32_n_3 ;
  wire \icmp_ln1027_1_reg_823_reg[0]_i_7_n_0 ;
  wire \icmp_ln1027_1_reg_823_reg[0]_i_7_n_1 ;
  wire \icmp_ln1027_1_reg_823_reg[0]_i_7_n_2 ;
  wire \icmp_ln1027_1_reg_823_reg[0]_i_7_n_3 ;
  wire \icmp_ln1027_2_reg_837[0]_i_11_n_0 ;
  wire \icmp_ln1027_2_reg_837[0]_i_12_n_0 ;
  wire \icmp_ln1027_2_reg_837[0]_i_13_n_0 ;
  wire \icmp_ln1027_2_reg_837[0]_i_14_n_0 ;
  wire \icmp_ln1027_2_reg_837[0]_i_16_n_0 ;
  wire \icmp_ln1027_2_reg_837[0]_i_17_n_0 ;
  wire \icmp_ln1027_2_reg_837[0]_i_18_n_0 ;
  wire \icmp_ln1027_2_reg_837[0]_i_19_n_0 ;
  wire \icmp_ln1027_2_reg_837[0]_i_21_n_0 ;
  wire \icmp_ln1027_2_reg_837[0]_i_22_n_0 ;
  wire \icmp_ln1027_2_reg_837[0]_i_23_n_0 ;
  wire \icmp_ln1027_2_reg_837[0]_i_24_n_0 ;
  wire \icmp_ln1027_2_reg_837[0]_i_25_n_0 ;
  wire \icmp_ln1027_2_reg_837[0]_i_26_n_0 ;
  wire \icmp_ln1027_2_reg_837[0]_i_27_n_0 ;
  wire \icmp_ln1027_2_reg_837[0]_i_28_n_0 ;
  wire \icmp_ln1027_2_reg_837[0]_i_3_n_0 ;
  wire \icmp_ln1027_2_reg_837[0]_i_4_n_0 ;
  wire \icmp_ln1027_2_reg_837[0]_i_6_n_0 ;
  wire \icmp_ln1027_2_reg_837[0]_i_7_n_0 ;
  wire \icmp_ln1027_2_reg_837[0]_i_8_n_0 ;
  wire \icmp_ln1027_2_reg_837[0]_i_9_n_0 ;
  wire [63:0]\icmp_ln1027_2_reg_837_reg[0] ;
  wire [63:0]\icmp_ln1027_2_reg_837_reg[0]_0 ;
  wire \icmp_ln1027_2_reg_837_reg[0]_i_10_n_0 ;
  wire \icmp_ln1027_2_reg_837_reg[0]_i_10_n_1 ;
  wire \icmp_ln1027_2_reg_837_reg[0]_i_10_n_2 ;
  wire \icmp_ln1027_2_reg_837_reg[0]_i_10_n_3 ;
  wire \icmp_ln1027_2_reg_837_reg[0]_i_15_n_0 ;
  wire \icmp_ln1027_2_reg_837_reg[0]_i_15_n_1 ;
  wire \icmp_ln1027_2_reg_837_reg[0]_i_15_n_2 ;
  wire \icmp_ln1027_2_reg_837_reg[0]_i_15_n_3 ;
  wire \icmp_ln1027_2_reg_837_reg[0]_i_1_n_3 ;
  wire \icmp_ln1027_2_reg_837_reg[0]_i_20_n_0 ;
  wire \icmp_ln1027_2_reg_837_reg[0]_i_20_n_1 ;
  wire \icmp_ln1027_2_reg_837_reg[0]_i_20_n_2 ;
  wire \icmp_ln1027_2_reg_837_reg[0]_i_20_n_3 ;
  wire \icmp_ln1027_2_reg_837_reg[0]_i_2_n_0 ;
  wire \icmp_ln1027_2_reg_837_reg[0]_i_2_n_1 ;
  wire \icmp_ln1027_2_reg_837_reg[0]_i_2_n_2 ;
  wire \icmp_ln1027_2_reg_837_reg[0]_i_2_n_3 ;
  wire \icmp_ln1027_2_reg_837_reg[0]_i_5_n_0 ;
  wire \icmp_ln1027_2_reg_837_reg[0]_i_5_n_1 ;
  wire \icmp_ln1027_2_reg_837_reg[0]_i_5_n_2 ;
  wire \icmp_ln1027_2_reg_837_reg[0]_i_5_n_3 ;
  wire [0:0]\mul_ln15_reg_601_reg[63] ;
  wire [31:0]out;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire [30:0]tmp_product__1_0;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product_i_1__1_n_0;
  wire tmp_product_i_1__1_n_1;
  wire tmp_product_i_1__1_n_2;
  wire tmp_product_i_1__1_n_3;
  wire tmp_product_i_2__1_n_0;
  wire tmp_product_i_2__1_n_1;
  wire tmp_product_i_2__1_n_2;
  wire tmp_product_i_2__1_n_3;
  wire tmp_product_i_3__1_n_0;
  wire tmp_product_i_3__1_n_1;
  wire tmp_product_i_3__1_n_2;
  wire tmp_product_i_3__1_n_3;
  wire tmp_product_i_4__0_n_0;
  wire tmp_product_i_4__0_n_1;
  wire tmp_product_i_4__0_n_2;
  wire tmp_product_i_4__0_n_3;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__0_P_UNCONNECTED;
  wire [3:1]NLW_buff0_reg__0_i_1__0_CO_UNCONNECTED;
  wire [3:2]NLW_buff0_reg__0_i_1__0_O_UNCONNECTED;
  wire NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__1_P_UNCONNECTED;
  wire NLW_buff0_reg__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__2_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__2_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_PCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_PCOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__1_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_buff2_reg[61]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_buff2_reg[61]_i_6_CO_UNCONNECTED ;
  wire [3:1]\NLW_buff2_reg[61]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_1_reg_823_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_1_reg_823_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_1_reg_823_reg[0]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_1_reg_823_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_1_reg_823_reg[0]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_1_reg_823_reg[0]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_1_reg_823_reg[0]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_1_reg_823_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_icmp_ln1027_2_reg_837_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_2_reg_837_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_2_reg_837_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_2_reg_837_reg[0]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_2_reg_837_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_2_reg_837_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_2_reg_837_reg[0]_i_5_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product_P_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_P_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__1_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 11x18 16}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1027_1_fu_370_p2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({D[61],D[61],D[61],D[61],D[61],D[61],D[61],D[61:51]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\ap_CS_fsm_reg[1] ),
        .CEA2(buff0_reg__2_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(buff0_reg__2_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(buff0_reg__2_0),
        .CEP(buff0_reg__2_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x11 16}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({add_ln1027_1_fu_370_p2[61],add_ln1027_1_fu_370_p2[61],add_ln1027_1_fu_370_p2[61],add_ln1027_1_fu_370_p2[61],add_ln1027_1_fu_370_p2[61],add_ln1027_1_fu_370_p2[61],add_ln1027_1_fu_370_p2[61],add_ln1027_1_fu_370_p2[61:51]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(buff0_reg__2_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\ap_CS_fsm_reg[1] ),
        .CEB2(buff0_reg__2_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(buff0_reg__2_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff0_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff0_reg__0_i_1__0
       (.CI(buff0_reg__0_i_2__0_n_0),
        .CO({NLW_buff0_reg__0_i_1__0_CO_UNCONNECTED[3:1],buff0_reg__0_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_buff0_reg__0_i_1__0_O_UNCONNECTED[3:2],add_ln1027_1_fu_370_p2[61:60]}),
        .S({1'b0,1'b0,buff0_reg__0_0[61:60]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff0_reg__0_i_2__0
       (.CI(buff0_reg__0_i_3__0_n_0),
        .CO({buff0_reg__0_i_2__0_n_0,buff0_reg__0_i_2__0_n_1,buff0_reg__0_i_2__0_n_2,buff0_reg__0_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_1_fu_370_p2[59:56]),
        .S(buff0_reg__0_0[59:56]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff0_reg__0_i_3__0
       (.CI(buff0_reg__0_i_4__0_n_0),
        .CO({buff0_reg__0_i_3__0_n_0,buff0_reg__0_i_3__0_n_1,buff0_reg__0_i_3__0_n_2,buff0_reg__0_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_1_fu_370_p2[55:52]),
        .S(buff0_reg__0_0[55:52]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff0_reg__0_i_4__0
       (.CI(tmp_product_i_1__1_n_0),
        .CO({buff0_reg__0_i_4__0_n_0,buff0_reg__0_i_4__0_n_1,buff0_reg__0_i_4__0_n_2,buff0_reg__0_i_4__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_1_fu_370_p2[51:48]),
        .S(buff0_reg__0_0[51:48]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 16}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,add_ln1027_1_fu_370_p2[50:34]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(buff0_reg__2_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\ap_CS_fsm_reg[1] ),
        .CEB2(buff0_reg__2_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(buff0_reg__2_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__1_OVERFLOW_UNCONNECTED),
        .P(NLW_buff0_reg__1_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112,buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 16}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,add_ln1027_1_fu_370_p2[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(buff0_reg__2_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\ap_CS_fsm_reg[1] ),
        .CEB2(buff0_reg__2_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(buff0_reg__2_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__2_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__2_n_58,buff0_reg__2_n_59,buff0_reg__2_n_60,buff0_reg__2_n_61,buff0_reg__2_n_62,buff0_reg__2_n_63,buff0_reg__2_n_64,buff0_reg__2_n_65,buff0_reg__2_n_66,buff0_reg__2_n_67,buff0_reg__2_n_68,buff0_reg__2_n_69,buff0_reg__2_n_70,buff0_reg__2_n_71,buff0_reg__2_n_72,buff0_reg__2_n_73,buff0_reg__2_n_74,buff0_reg__2_n_75,buff0_reg__2_n_76,buff0_reg__2_n_77,buff0_reg__2_n_78,buff0_reg__2_n_79,buff0_reg__2_n_80,buff0_reg__2_n_81,buff0_reg__2_n_82,buff0_reg__2_n_83,buff0_reg__2_n_84,buff0_reg__2_n_85,buff0_reg__2_n_86,buff0_reg__2_n_87,buff0_reg__2_n_88,buff0_reg__2_n_89,buff0_reg__2_n_90,buff0_reg__2_n_91,buff0_reg__2_n_92,buff0_reg__2_n_93,buff0_reg__2_n_94,buff0_reg__2_n_95,buff0_reg__2_n_96,buff0_reg__2_n_97,buff0_reg__2_n_98,buff0_reg__2_n_99,buff0_reg__2_n_100,buff0_reg__2_n_101,buff0_reg__2_n_102,buff0_reg__2_n_103,buff0_reg__2_n_104,buff0_reg__2_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__2_n_106,buff0_reg__2_n_107,buff0_reg__2_n_108,buff0_reg__2_n_109,buff0_reg__2_n_110,buff0_reg__2_n_111,buff0_reg__2_n_112,buff0_reg__2_n_113,buff0_reg__2_n_114,buff0_reg__2_n_115,buff0_reg__2_n_116,buff0_reg__2_n_117,buff0_reg__2_n_118,buff0_reg__2_n_119,buff0_reg__2_n_120,buff0_reg__2_n_121,buff0_reg__2_n_122,buff0_reg__2_n_123,buff0_reg__2_n_124,buff0_reg__2_n_125,buff0_reg__2_n_126,buff0_reg__2_n_127,buff0_reg__2_n_128,buff0_reg__2_n_129,buff0_reg__2_n_130,buff0_reg__2_n_131,buff0_reg__2_n_132,buff0_reg__2_n_133,buff0_reg__2_n_134,buff0_reg__2_n_135,buff0_reg__2_n_136,buff0_reg__2_n_137,buff0_reg__2_n_138,buff0_reg__2_n_139,buff0_reg__2_n_140,buff0_reg__2_n_141,buff0_reg__2_n_142,buff0_reg__2_n_143,buff0_reg__2_n_144,buff0_reg__2_n_145,buff0_reg__2_n_146,buff0_reg__2_n_147,buff0_reg__2_n_148,buff0_reg__2_n_149,buff0_reg__2_n_150,buff0_reg__2_n_151,buff0_reg__2_n_152,buff0_reg__2_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__2_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h1DE2)) 
    buff0_reg_i_10
       (.I0(out[15]),
        .I1(\mul_ln15_reg_601_reg[63] ),
        .I2(tmp_product__1_0[14]),
        .I3(buff0_reg__0_0[15]),
        .O(buff0_reg_i_10_n_0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    buff0_reg_i_11
       (.I0(out[14]),
        .I1(\mul_ln15_reg_601_reg[63] ),
        .I2(tmp_product__1_0[13]),
        .I3(buff0_reg__0_0[14]),
        .O(buff0_reg_i_11_n_0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    buff0_reg_i_12
       (.I0(out[13]),
        .I1(\mul_ln15_reg_601_reg[63] ),
        .I2(tmp_product__1_0[12]),
        .I3(buff0_reg__0_0[13]),
        .O(buff0_reg_i_12_n_0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    buff0_reg_i_13
       (.I0(out[12]),
        .I1(\mul_ln15_reg_601_reg[63] ),
        .I2(tmp_product__1_0[11]),
        .I3(buff0_reg__0_0[12]),
        .O(buff0_reg_i_13_n_0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    buff0_reg_i_14
       (.I0(out[11]),
        .I1(\mul_ln15_reg_601_reg[63] ),
        .I2(tmp_product__1_0[10]),
        .I3(buff0_reg__0_0[11]),
        .O(buff0_reg_i_14_n_0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    buff0_reg_i_15
       (.I0(out[10]),
        .I1(\mul_ln15_reg_601_reg[63] ),
        .I2(tmp_product__1_0[9]),
        .I3(buff0_reg__0_0[10]),
        .O(buff0_reg_i_15_n_0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    buff0_reg_i_16
       (.I0(out[9]),
        .I1(\mul_ln15_reg_601_reg[63] ),
        .I2(tmp_product__1_0[8]),
        .I3(buff0_reg__0_0[9]),
        .O(buff0_reg_i_16_n_0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    buff0_reg_i_17
       (.I0(out[8]),
        .I1(\mul_ln15_reg_601_reg[63] ),
        .I2(tmp_product__1_0[7]),
        .I3(buff0_reg__0_0[8]),
        .O(buff0_reg_i_17_n_0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    buff0_reg_i_18
       (.I0(out[7]),
        .I1(\mul_ln15_reg_601_reg[63] ),
        .I2(tmp_product__1_0[6]),
        .I3(buff0_reg__0_0[7]),
        .O(buff0_reg_i_18_n_0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    buff0_reg_i_19
       (.I0(out[6]),
        .I1(\mul_ln15_reg_601_reg[63] ),
        .I2(tmp_product__1_0[5]),
        .I3(buff0_reg__0_0[6]),
        .O(buff0_reg_i_19_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff0_reg_i_1__0
       (.CI(buff0_reg_i_2__0_n_0),
        .CO({buff0_reg_i_1__0_n_0,buff0_reg_i_1__0_n_1,buff0_reg_i_1__0_n_2,buff0_reg_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI(buff0_reg__0_0[19:16]),
        .O(add_ln1027_1_fu_370_p2[19:16]),
        .S({buff0_reg_i_6_n_0,buff0_reg_i_7_n_0,buff0_reg_i_8_n_0,buff0_reg_i_9_n_0}));
  LUT4 #(
    .INIT(16'h1DE2)) 
    buff0_reg_i_20
       (.I0(out[5]),
        .I1(\mul_ln15_reg_601_reg[63] ),
        .I2(tmp_product__1_0[4]),
        .I3(buff0_reg__0_0[5]),
        .O(buff0_reg_i_20_n_0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    buff0_reg_i_21
       (.I0(out[4]),
        .I1(\mul_ln15_reg_601_reg[63] ),
        .I2(tmp_product__1_0[3]),
        .I3(buff0_reg__0_0[4]),
        .O(buff0_reg_i_21_n_0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    buff0_reg_i_22
       (.I0(out[3]),
        .I1(\mul_ln15_reg_601_reg[63] ),
        .I2(tmp_product__1_0[2]),
        .I3(buff0_reg__0_0[3]),
        .O(buff0_reg_i_22_n_0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    buff0_reg_i_23
       (.I0(out[2]),
        .I1(\mul_ln15_reg_601_reg[63] ),
        .I2(tmp_product__1_0[1]),
        .I3(buff0_reg__0_0[2]),
        .O(buff0_reg_i_23_n_0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    buff0_reg_i_24
       (.I0(out[1]),
        .I1(\mul_ln15_reg_601_reg[63] ),
        .I2(tmp_product__1_0[0]),
        .I3(buff0_reg__0_0[1]),
        .O(buff0_reg_i_24_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    buff0_reg_i_25
       (.I0(out[0]),
        .I1(\mul_ln15_reg_601_reg[63] ),
        .I2(buff0_reg__0_0[0]),
        .O(buff0_reg_i_25_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff0_reg_i_2__0
       (.CI(buff0_reg_i_3__0_n_0),
        .CO({buff0_reg_i_2__0_n_0,buff0_reg_i_2__0_n_1,buff0_reg_i_2__0_n_2,buff0_reg_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI(buff0_reg__0_0[15:12]),
        .O(add_ln1027_1_fu_370_p2[15:12]),
        .S({buff0_reg_i_10_n_0,buff0_reg_i_11_n_0,buff0_reg_i_12_n_0,buff0_reg_i_13_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff0_reg_i_3__0
       (.CI(buff0_reg_i_4__0_n_0),
        .CO({buff0_reg_i_3__0_n_0,buff0_reg_i_3__0_n_1,buff0_reg_i_3__0_n_2,buff0_reg_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI(buff0_reg__0_0[11:8]),
        .O(add_ln1027_1_fu_370_p2[11:8]),
        .S({buff0_reg_i_14_n_0,buff0_reg_i_15_n_0,buff0_reg_i_16_n_0,buff0_reg_i_17_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff0_reg_i_4__0
       (.CI(buff0_reg_i_5__0_n_0),
        .CO({buff0_reg_i_4__0_n_0,buff0_reg_i_4__0_n_1,buff0_reg_i_4__0_n_2,buff0_reg_i_4__0_n_3}),
        .CYINIT(1'b0),
        .DI(buff0_reg__0_0[7:4]),
        .O(add_ln1027_1_fu_370_p2[7:4]),
        .S({buff0_reg_i_18_n_0,buff0_reg_i_19_n_0,buff0_reg_i_20_n_0,buff0_reg_i_21_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff0_reg_i_5__0
       (.CI(1'b0),
        .CO({buff0_reg_i_5__0_n_0,buff0_reg_i_5__0_n_1,buff0_reg_i_5__0_n_2,buff0_reg_i_5__0_n_3}),
        .CYINIT(1'b0),
        .DI(buff0_reg__0_0[3:0]),
        .O(add_ln1027_1_fu_370_p2[3:0]),
        .S({buff0_reg_i_22_n_0,buff0_reg_i_23_n_0,buff0_reg_i_24_n_0,buff0_reg_i_25_n_0}));
  LUT4 #(
    .INIT(16'h1DE2)) 
    buff0_reg_i_6
       (.I0(out[19]),
        .I1(\mul_ln15_reg_601_reg[63] ),
        .I2(tmp_product__1_0[18]),
        .I3(buff0_reg__0_0[19]),
        .O(buff0_reg_i_6_n_0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    buff0_reg_i_7
       (.I0(out[18]),
        .I1(\mul_ln15_reg_601_reg[63] ),
        .I2(tmp_product__1_0[17]),
        .I3(buff0_reg__0_0[18]),
        .O(buff0_reg_i_7_n_0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    buff0_reg_i_8
       (.I0(out[17]),
        .I1(\mul_ln15_reg_601_reg[63] ),
        .I2(tmp_product__1_0[16]),
        .I3(buff0_reg__0_0[17]),
        .O(buff0_reg_i_8_n_0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    buff0_reg_i_9
       (.I0(out[16]),
        .I1(\mul_ln15_reg_601_reg[63] ),
        .I2(tmp_product__1_0[15]),
        .I3(buff0_reg__0_0[16]),
        .O(buff0_reg_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 16}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[50:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,add_ln1027_1_fu_370_p2[33:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(buff0_reg__2_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\ap_CS_fsm_reg[1] ),
        .CEB2(buff0_reg__2_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(buff0_reg__2_0),
        .CEP(buff0_reg__2_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_buff1_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0]__1 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff0_reg__2_n_105),
        .Q(\buff1_reg[0]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10]__1 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff0_reg__2_n_95),
        .Q(\buff1_reg[10]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11]__1 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff0_reg__2_n_94),
        .Q(\buff1_reg[11]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12]__1 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff0_reg__2_n_93),
        .Q(\buff1_reg[12]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__1 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff0_reg__2_n_92),
        .Q(\buff1_reg[13]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__1 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff0_reg__2_n_91),
        .Q(\buff1_reg[14]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__1 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff0_reg__2_n_90),
        .Q(\buff1_reg[15]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__1 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff0_reg__2_n_89),
        .Q(\buff1_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[1]__1 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff0_reg__2_n_104),
        .Q(\buff1_reg[1]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[2]__1 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff0_reg__2_n_103),
        .Q(\buff1_reg[2]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3]__1 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff0_reg__2_n_102),
        .Q(\buff1_reg[3]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4]__1 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff0_reg__2_n_101),
        .Q(\buff1_reg[4]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5]__1 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff0_reg__2_n_100),
        .Q(\buff1_reg[5]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6]__1 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff0_reg__2_n_99),
        .Q(\buff1_reg[6]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7]__1 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff0_reg__2_n_98),
        .Q(\buff1_reg[7]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8]__1 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff0_reg__2_n_97),
        .Q(\buff1_reg[8]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9]__1 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff0_reg__2_n_96),
        .Q(\buff1_reg[9]__1_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 16}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[50:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,add_ln1027_1_fu_370_p2[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(buff0_reg__2_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\ap_CS_fsm_reg[1] ),
        .CEB2(buff0_reg__2_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(buff0_reg__2_0),
        .CEP(buff0_reg__2_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff1_reg__0_n_58,buff1_reg__0_n_59,buff1_reg__0_n_60,buff1_reg__0_n_61,buff1_reg__0_n_62,buff1_reg__0_n_63,buff1_reg__0_n_64,buff1_reg__0_n_65,buff1_reg__0_n_66,buff1_reg__0_n_67,buff1_reg__0_n_68,buff1_reg__0_n_69,buff1_reg__0_n_70,buff1_reg__0_n_71,buff1_reg__0_n_72,buff1_reg__0_n_73,buff1_reg__0_n_74,buff1_reg__0_n_75,buff1_reg__0_n_76,buff1_reg__0_n_77,buff1_reg__0_n_78,buff1_reg__0_n_79,buff1_reg__0_n_80,buff1_reg__0_n_81,buff1_reg__0_n_82,buff1_reg__0_n_83,buff1_reg__0_n_84,buff1_reg__0_n_85,buff1_reg__0_n_86,buff1_reg__0_n_87,buff1_reg__0_n_88,buff1_reg__0_n_89,buff1_reg__0_n_90,buff1_reg__0_n_91,buff1_reg__0_n_92,buff1_reg__0_n_93,buff1_reg__0_n_94,buff1_reg__0_n_95,buff1_reg__0_n_96,buff1_reg__0_n_97,buff1_reg__0_n_98,buff1_reg__0_n_99,buff1_reg__0_n_100,buff1_reg__0_n_101,buff1_reg__0_n_102,buff1_reg__0_n_103,buff1_reg__0_n_104,buff1_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff1_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 16}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,add_ln1027_1_fu_370_p2[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(buff0_reg__2_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\ap_CS_fsm_reg[1] ),
        .CEB2(buff0_reg__2_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(buff0_reg__2_0),
        .CEP(buff0_reg__2_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff1_reg__1_n_58,buff1_reg__1_n_59,buff1_reg__1_n_60,buff1_reg__1_n_61,buff1_reg__1_n_62,buff1_reg__1_n_63,buff1_reg__1_n_64,buff1_reg__1_n_65,buff1_reg__1_n_66,buff1_reg__1_n_67,buff1_reg__1_n_68,buff1_reg__1_n_69,buff1_reg__1_n_70,buff1_reg__1_n_71,buff1_reg__1_n_72,buff1_reg__1_n_73,buff1_reg__1_n_74,buff1_reg__1_n_75,buff1_reg__1_n_76,buff1_reg__1_n_77,buff1_reg__1_n_78,buff1_reg__1_n_79,buff1_reg__1_n_80,buff1_reg__1_n_81,buff1_reg__1_n_82,buff1_reg__1_n_83,buff1_reg__1_n_84,buff1_reg__1_n_85,buff1_reg__1_n_86,buff1_reg__1_n_87,buff1_reg__1_n_88,buff1_reg__1_n_89,buff1_reg__1_n_90,buff1_reg__1_n_91,buff1_reg__1_n_92,buff1_reg__1_n_93,buff1_reg__1_n_94,buff1_reg__1_n_95,buff1_reg__1_n_96,buff1_reg__1_n_97,buff1_reg__1_n_98,buff1_reg__1_n_99,buff1_reg__1_n_100,buff1_reg__1_n_101,buff1_reg__1_n_102,buff1_reg__1_n_103,buff1_reg__1_n_104,buff1_reg__1_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT(NLW_buff1_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__1_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff1_reg_i_1
       (.CI(buff1_reg_i_2_n_0),
        .CO({buff1_reg_i_1_n_0,buff1_reg_i_1_n_1,buff1_reg_i_1_n_2,buff1_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI(buff0_reg__0_0[31:28]),
        .O(add_ln1027_1_fu_370_p2[31:28]),
        .S({buff1_reg_i_4_n_0,buff1_reg_i_5_n_0,buff1_reg_i_6_n_0,buff1_reg_i_7_n_0}));
  LUT4 #(
    .INIT(16'h1DE2)) 
    buff1_reg_i_10
       (.I0(out[25]),
        .I1(\mul_ln15_reg_601_reg[63] ),
        .I2(tmp_product__1_0[24]),
        .I3(buff0_reg__0_0[25]),
        .O(buff1_reg_i_10_n_0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    buff1_reg_i_11
       (.I0(out[24]),
        .I1(\mul_ln15_reg_601_reg[63] ),
        .I2(tmp_product__1_0[23]),
        .I3(buff0_reg__0_0[24]),
        .O(buff1_reg_i_11_n_0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    buff1_reg_i_12
       (.I0(out[23]),
        .I1(\mul_ln15_reg_601_reg[63] ),
        .I2(tmp_product__1_0[22]),
        .I3(buff0_reg__0_0[23]),
        .O(buff1_reg_i_12_n_0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    buff1_reg_i_13
       (.I0(out[22]),
        .I1(\mul_ln15_reg_601_reg[63] ),
        .I2(tmp_product__1_0[21]),
        .I3(buff0_reg__0_0[22]),
        .O(buff1_reg_i_13_n_0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    buff1_reg_i_14
       (.I0(out[21]),
        .I1(\mul_ln15_reg_601_reg[63] ),
        .I2(tmp_product__1_0[20]),
        .I3(buff0_reg__0_0[21]),
        .O(buff1_reg_i_14_n_0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    buff1_reg_i_15
       (.I0(out[20]),
        .I1(\mul_ln15_reg_601_reg[63] ),
        .I2(tmp_product__1_0[19]),
        .I3(buff0_reg__0_0[20]),
        .O(buff1_reg_i_15_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff1_reg_i_2
       (.CI(buff1_reg_i_3_n_0),
        .CO({buff1_reg_i_2_n_0,buff1_reg_i_2_n_1,buff1_reg_i_2_n_2,buff1_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(buff0_reg__0_0[27:24]),
        .O(add_ln1027_1_fu_370_p2[27:24]),
        .S({buff1_reg_i_8_n_0,buff1_reg_i_9_n_0,buff1_reg_i_10_n_0,buff1_reg_i_11_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff1_reg_i_3
       (.CI(buff0_reg_i_1__0_n_0),
        .CO({buff1_reg_i_3_n_0,buff1_reg_i_3_n_1,buff1_reg_i_3_n_2,buff1_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(buff0_reg__0_0[23:20]),
        .O(add_ln1027_1_fu_370_p2[23:20]),
        .S({buff1_reg_i_12_n_0,buff1_reg_i_13_n_0,buff1_reg_i_14_n_0,buff1_reg_i_15_n_0}));
  LUT4 #(
    .INIT(16'h1DE2)) 
    buff1_reg_i_4
       (.I0(out[31]),
        .I1(\mul_ln15_reg_601_reg[63] ),
        .I2(tmp_product__1_0[30]),
        .I3(buff0_reg__0_0[31]),
        .O(buff1_reg_i_4_n_0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    buff1_reg_i_5
       (.I0(out[30]),
        .I1(\mul_ln15_reg_601_reg[63] ),
        .I2(tmp_product__1_0[29]),
        .I3(buff0_reg__0_0[30]),
        .O(buff1_reg_i_5_n_0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    buff1_reg_i_6
       (.I0(out[29]),
        .I1(\mul_ln15_reg_601_reg[63] ),
        .I2(tmp_product__1_0[28]),
        .I3(buff0_reg__0_0[29]),
        .O(buff1_reg_i_6_n_0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    buff1_reg_i_7
       (.I0(out[28]),
        .I1(\mul_ln15_reg_601_reg[63] ),
        .I2(tmp_product__1_0[27]),
        .I3(buff0_reg__0_0[28]),
        .O(buff1_reg_i_7_n_0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    buff1_reg_i_8
       (.I0(out[27]),
        .I1(\mul_ln15_reg_601_reg[63] ),
        .I2(tmp_product__1_0[26]),
        .I3(buff0_reg__0_0[27]),
        .O(buff1_reg_i_8_n_0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    buff1_reg_i_9
       (.I0(out[26]),
        .I1(\mul_ln15_reg_601_reg[63] ),
        .I2(tmp_product__1_0[25]),
        .I3(buff0_reg__0_0[26]),
        .O(buff1_reg_i_9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_2 
       (.I0(buff1_reg__1_n_86),
        .I1(buff1_reg__0_n_103),
        .O(\buff2[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_3 
       (.I0(buff1_reg__1_n_87),
        .I1(buff1_reg__0_n_104),
        .O(\buff2[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_4 
       (.I0(buff1_reg__1_n_88),
        .I1(buff1_reg__0_n_105),
        .O(\buff2[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_2 
       (.I0(buff1_reg__1_n_82),
        .I1(buff1_reg__0_n_99),
        .O(\buff2[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_3 
       (.I0(buff1_reg__1_n_83),
        .I1(buff1_reg__0_n_100),
        .O(\buff2[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_4 
       (.I0(buff1_reg__1_n_84),
        .I1(buff1_reg__0_n_101),
        .O(\buff2[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_5 
       (.I0(buff1_reg__1_n_85),
        .I1(buff1_reg__0_n_102),
        .O(\buff2[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_2 
       (.I0(buff1_reg__1_n_78),
        .I1(buff1_reg__0_n_95),
        .O(\buff2[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_3 
       (.I0(buff1_reg__1_n_79),
        .I1(buff1_reg__0_n_96),
        .O(\buff2[44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_4 
       (.I0(buff1_reg__1_n_80),
        .I1(buff1_reg__0_n_97),
        .O(\buff2[44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_5 
       (.I0(buff1_reg__1_n_81),
        .I1(buff1_reg__0_n_98),
        .O(\buff2[44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_2 
       (.I0(buff1_reg__1_n_74),
        .I1(buff1_reg__0_n_91),
        .O(\buff2[48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_3 
       (.I0(buff1_reg__1_n_75),
        .I1(buff1_reg__0_n_92),
        .O(\buff2[48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_4 
       (.I0(buff1_reg__1_n_76),
        .I1(buff1_reg__0_n_93),
        .O(\buff2[48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_5 
       (.I0(buff1_reg__1_n_77),
        .I1(buff1_reg__0_n_94),
        .O(\buff2[48]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[49]_i_2 
       (.I0(buff1_reg__1_n_70),
        .I1(buff1_reg_n_104),
        .I2(buff1_reg__0_n_87),
        .O(\buff2[49]_i_2_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \buff2[49]_i_3 
       (.I0(buff1_reg_n_104),
        .I1(buff1_reg__0_n_87),
        .I2(buff1_reg__1_n_70),
        .I3(buff1_reg__0_n_88),
        .I4(buff1_reg_n_105),
        .O(\buff2[49]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[49]_i_4 
       (.I0(buff1_reg_n_105),
        .I1(buff1_reg__0_n_88),
        .I2(buff1_reg__1_n_71),
        .O(\buff2[49]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[49]_i_5 
       (.I0(buff1_reg__1_n_72),
        .I1(buff1_reg__0_n_89),
        .O(\buff2[49]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[49]_i_6 
       (.I0(buff1_reg__1_n_73),
        .I1(buff1_reg__0_n_90),
        .O(\buff2[49]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[53]_i_2 
       (.I0(buff0_reg_n_103),
        .I1(\buff2_reg[57]_i_6_n_7 ),
        .O(\buff2[53]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[53]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(\buff2_reg[49]_i_1_n_4 ),
        .O(\buff2[53]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[53]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(\buff2_reg[49]_i_1_n_5 ),
        .O(\buff2[53]_i_4_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[57]_i_10 
       (.I0(buff1_reg_n_104),
        .I1(buff1_reg__0_n_87),
        .I2(buff1_reg__1_n_70),
        .O(\buff2[57]_i_10_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[57]_i_11 
       (.I0(buff1_reg_n_100),
        .I1(buff1_reg__0_n_83),
        .I2(buff1_reg__1_n_66),
        .I3(\buff2[57]_i_7_n_0 ),
        .O(\buff2[57]_i_11_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[57]_i_12 
       (.I0(buff1_reg_n_101),
        .I1(buff1_reg__0_n_84),
        .I2(buff1_reg__1_n_67),
        .I3(\buff2[57]_i_8_n_0 ),
        .O(\buff2[57]_i_12_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[57]_i_13 
       (.I0(buff1_reg_n_102),
        .I1(buff1_reg__0_n_85),
        .I2(buff1_reg__1_n_68),
        .I3(\buff2[57]_i_9_n_0 ),
        .O(\buff2[57]_i_13_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[57]_i_14 
       (.I0(buff1_reg_n_103),
        .I1(buff1_reg__0_n_86),
        .I2(buff1_reg__1_n_69),
        .I3(\buff2[57]_i_10_n_0 ),
        .O(\buff2[57]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[57]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(\buff2_reg[61]_i_7_n_7 ),
        .O(\buff2[57]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[57]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(\buff2_reg[57]_i_6_n_4 ),
        .O(\buff2[57]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[57]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(\buff2_reg[57]_i_6_n_5 ),
        .O(\buff2[57]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[57]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(\buff2_reg[57]_i_6_n_6 ),
        .O(\buff2[57]_i_5_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[57]_i_7 
       (.I0(buff1_reg_n_101),
        .I1(buff1_reg__0_n_84),
        .I2(buff1_reg__1_n_67),
        .O(\buff2[57]_i_7_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[57]_i_8 
       (.I0(buff1_reg_n_102),
        .I1(buff1_reg__0_n_85),
        .I2(buff1_reg__1_n_68),
        .O(\buff2[57]_i_8_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[57]_i_9 
       (.I0(buff1_reg_n_103),
        .I1(buff1_reg__0_n_86),
        .I2(buff1_reg__1_n_69),
        .O(\buff2[57]_i_9_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[61]_i_10 
       (.I0(buff1_reg_n_98),
        .I1(buff1_reg__0_n_81),
        .I2(buff1_reg__1_n_64),
        .O(\buff2[61]_i_10_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[61]_i_11 
       (.I0(buff1_reg_n_99),
        .I1(buff1_reg__0_n_82),
        .I2(buff1_reg__1_n_65),
        .O(\buff2[61]_i_11_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[61]_i_12 
       (.I0(buff1_reg_n_100),
        .I1(buff1_reg__0_n_83),
        .I2(buff1_reg__1_n_66),
        .O(\buff2[61]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[61]_i_13 
       (.I0(\buff2[61]_i_9_n_0 ),
        .I1(buff1_reg__0_n_79),
        .I2(buff1_reg_n_96),
        .I3(buff1_reg__1_n_62),
        .O(\buff2[61]_i_13_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[61]_i_14 
       (.I0(buff1_reg_n_97),
        .I1(buff1_reg__0_n_80),
        .I2(buff1_reg__1_n_63),
        .I3(\buff2[61]_i_10_n_0 ),
        .O(\buff2[61]_i_14_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[61]_i_15 
       (.I0(buff1_reg_n_98),
        .I1(buff1_reg__0_n_81),
        .I2(buff1_reg__1_n_64),
        .I3(\buff2[61]_i_11_n_0 ),
        .O(\buff2[61]_i_15_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[61]_i_16 
       (.I0(buff1_reg_n_99),
        .I1(buff1_reg__0_n_82),
        .I2(buff1_reg__1_n_65),
        .I3(\buff2[61]_i_12_n_0 ),
        .O(\buff2[61]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[61]_i_2 
       (.I0(buff0_reg_n_95),
        .I1(\buff2_reg[61]_i_6_n_7 ),
        .O(\buff2[61]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[61]_i_3 
       (.I0(buff0_reg_n_96),
        .I1(\buff2_reg[61]_i_7_n_4 ),
        .O(\buff2[61]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[61]_i_4 
       (.I0(buff0_reg_n_97),
        .I1(\buff2_reg[61]_i_7_n_5 ),
        .O(\buff2[61]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[61]_i_5 
       (.I0(buff0_reg_n_98),
        .I1(\buff2_reg[61]_i_7_n_6 ),
        .O(\buff2[61]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff2[61]_i_8 
       (.I0(buff1_reg__1_n_62),
        .I1(buff1_reg__0_n_79),
        .I2(buff1_reg_n_96),
        .I3(buff1_reg__0_n_78),
        .I4(buff1_reg_n_95),
        .I5(buff1_reg__1_n_61),
        .O(\buff2[61]_i_8_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[61]_i_9 
       (.I0(buff1_reg_n_97),
        .I1(buff1_reg__0_n_80),
        .I2(buff1_reg__1_n_63),
        .O(\buff2[61]_i_9_n_0 ));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(\buff1_reg[0]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(\buff1_reg[10]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(\buff1_reg[11]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(\buff1_reg[12]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(\buff1_reg[13]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(\buff1_reg[14]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(\buff1_reg[15]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(\buff1_reg[16]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [16]),
        .R(1'b0));
  FDRE \buff2_reg[17] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__1_n_105),
        .Q(\buff2_reg[61]_0 [17]),
        .R(1'b0));
  FDRE \buff2_reg[18] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__1_n_104),
        .Q(\buff2_reg[61]_0 [18]),
        .R(1'b0));
  FDRE \buff2_reg[19] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__1_n_103),
        .Q(\buff2_reg[61]_0 [19]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(\buff1_reg[1]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [1]),
        .R(1'b0));
  FDRE \buff2_reg[20] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__1_n_102),
        .Q(\buff2_reg[61]_0 [20]),
        .R(1'b0));
  FDRE \buff2_reg[21] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__1_n_101),
        .Q(\buff2_reg[61]_0 [21]),
        .R(1'b0));
  FDRE \buff2_reg[22] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__1_n_100),
        .Q(\buff2_reg[61]_0 [22]),
        .R(1'b0));
  FDRE \buff2_reg[23] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__1_n_99),
        .Q(\buff2_reg[61]_0 [23]),
        .R(1'b0));
  FDRE \buff2_reg[24] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__1_n_98),
        .Q(\buff2_reg[61]_0 [24]),
        .R(1'b0));
  FDRE \buff2_reg[25] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__1_n_97),
        .Q(\buff2_reg[61]_0 [25]),
        .R(1'b0));
  FDRE \buff2_reg[26] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__1_n_96),
        .Q(\buff2_reg[61]_0 [26]),
        .R(1'b0));
  FDRE \buff2_reg[27] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__1_n_95),
        .Q(\buff2_reg[61]_0 [27]),
        .R(1'b0));
  FDRE \buff2_reg[28] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__1_n_94),
        .Q(\buff2_reg[61]_0 [28]),
        .R(1'b0));
  FDRE \buff2_reg[29] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__1_n_93),
        .Q(\buff2_reg[61]_0 [29]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(\buff1_reg[2]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [2]),
        .R(1'b0));
  FDRE \buff2_reg[30] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__1_n_92),
        .Q(\buff2_reg[61]_0 [30]),
        .R(1'b0));
  FDRE \buff2_reg[31] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__1_n_91),
        .Q(\buff2_reg[61]_0 [31]),
        .R(1'b0));
  FDRE \buff2_reg[32] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__1_n_90),
        .Q(\buff2_reg[61]_0 [32]),
        .R(1'b0));
  FDRE \buff2_reg[33] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__5[33]),
        .Q(\buff2_reg[61]_0 [33]),
        .R(1'b0));
  FDRE \buff2_reg[34] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__5[34]),
        .Q(\buff2_reg[61]_0 [34]),
        .R(1'b0));
  FDRE \buff2_reg[35] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__5[35]),
        .Q(\buff2_reg[61]_0 [35]),
        .R(1'b0));
  FDRE \buff2_reg[36] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__5[36]),
        .Q(\buff2_reg[61]_0 [36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[36]_i_1 
       (.CI(1'b0),
        .CO({\buff2_reg[36]_i_1_n_0 ,\buff2_reg[36]_i_1_n_1 ,\buff2_reg[36]_i_1_n_2 ,\buff2_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_86,buff1_reg__1_n_87,buff1_reg__1_n_88,1'b0}),
        .O(buff1_reg__5[36:33]),
        .S({\buff2[36]_i_2_n_0 ,\buff2[36]_i_3_n_0 ,\buff2[36]_i_4_n_0 ,buff1_reg__1_n_89}));
  FDRE \buff2_reg[37] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__5[37]),
        .Q(\buff2_reg[61]_0 [37]),
        .R(1'b0));
  FDRE \buff2_reg[38] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__5[38]),
        .Q(\buff2_reg[61]_0 [38]),
        .R(1'b0));
  FDRE \buff2_reg[39] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__5[39]),
        .Q(\buff2_reg[61]_0 [39]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(\buff1_reg[3]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [3]),
        .R(1'b0));
  FDRE \buff2_reg[40] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__5[40]),
        .Q(\buff2_reg[61]_0 [40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[40]_i_1 
       (.CI(\buff2_reg[36]_i_1_n_0 ),
        .CO({\buff2_reg[40]_i_1_n_0 ,\buff2_reg[40]_i_1_n_1 ,\buff2_reg[40]_i_1_n_2 ,\buff2_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_82,buff1_reg__1_n_83,buff1_reg__1_n_84,buff1_reg__1_n_85}),
        .O(buff1_reg__5[40:37]),
        .S({\buff2[40]_i_2_n_0 ,\buff2[40]_i_3_n_0 ,\buff2[40]_i_4_n_0 ,\buff2[40]_i_5_n_0 }));
  FDRE \buff2_reg[41] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__5[41]),
        .Q(\buff2_reg[61]_0 [41]),
        .R(1'b0));
  FDRE \buff2_reg[42] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__5[42]),
        .Q(\buff2_reg[61]_0 [42]),
        .R(1'b0));
  FDRE \buff2_reg[43] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__5[43]),
        .Q(\buff2_reg[61]_0 [43]),
        .R(1'b0));
  FDRE \buff2_reg[44] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__5[44]),
        .Q(\buff2_reg[61]_0 [44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[44]_i_1 
       (.CI(\buff2_reg[40]_i_1_n_0 ),
        .CO({\buff2_reg[44]_i_1_n_0 ,\buff2_reg[44]_i_1_n_1 ,\buff2_reg[44]_i_1_n_2 ,\buff2_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_78,buff1_reg__1_n_79,buff1_reg__1_n_80,buff1_reg__1_n_81}),
        .O(buff1_reg__5[44:41]),
        .S({\buff2[44]_i_2_n_0 ,\buff2[44]_i_3_n_0 ,\buff2[44]_i_4_n_0 ,\buff2[44]_i_5_n_0 }));
  FDRE \buff2_reg[45] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__5[45]),
        .Q(\buff2_reg[61]_0 [45]),
        .R(1'b0));
  FDRE \buff2_reg[46] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__5[46]),
        .Q(\buff2_reg[61]_0 [46]),
        .R(1'b0));
  FDRE \buff2_reg[47] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__5[47]),
        .Q(\buff2_reg[61]_0 [47]),
        .R(1'b0));
  FDRE \buff2_reg[48] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__5[48]),
        .Q(\buff2_reg[61]_0 [48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[48]_i_1 
       (.CI(\buff2_reg[44]_i_1_n_0 ),
        .CO({\buff2_reg[48]_i_1_n_0 ,\buff2_reg[48]_i_1_n_1 ,\buff2_reg[48]_i_1_n_2 ,\buff2_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_74,buff1_reg__1_n_75,buff1_reg__1_n_76,buff1_reg__1_n_77}),
        .O(buff1_reg__5[48:45]),
        .S({\buff2[48]_i_2_n_0 ,\buff2[48]_i_3_n_0 ,\buff2[48]_i_4_n_0 ,\buff2[48]_i_5_n_0 }));
  FDRE \buff2_reg[49] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__5[49]),
        .Q(\buff2_reg[61]_0 [49]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[49]_i_1 
       (.CI(\buff2_reg[48]_i_1_n_0 ),
        .CO({\buff2_reg[49]_i_1_n_0 ,\buff2_reg[49]_i_1_n_1 ,\buff2_reg[49]_i_1_n_2 ,\buff2_reg[49]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[49]_i_2_n_0 ,buff1_reg__1_n_71,buff1_reg__1_n_72,buff1_reg__1_n_73}),
        .O({\buff2_reg[49]_i_1_n_4 ,\buff2_reg[49]_i_1_n_5 ,\buff2_reg[49]_i_1_n_6 ,buff1_reg__5[49]}),
        .S({\buff2[49]_i_3_n_0 ,\buff2[49]_i_4_n_0 ,\buff2[49]_i_5_n_0 ,\buff2[49]_i_6_n_0 }));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(\buff1_reg[4]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [4]),
        .R(1'b0));
  FDRE \buff2_reg[50] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__5[50]),
        .Q(\buff2_reg[61]_0 [50]),
        .R(1'b0));
  FDRE \buff2_reg[51] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__5[51]),
        .Q(\buff2_reg[61]_0 [51]),
        .R(1'b0));
  FDRE \buff2_reg[52] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__5[52]),
        .Q(\buff2_reg[61]_0 [52]),
        .R(1'b0));
  FDRE \buff2_reg[53] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__5[53]),
        .Q(\buff2_reg[61]_0 [53]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[53]_i_1 
       (.CI(1'b0),
        .CO({\buff2_reg[53]_i_1_n_0 ,\buff2_reg[53]_i_1_n_1 ,\buff2_reg[53]_i_1_n_2 ,\buff2_reg[53]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(buff1_reg__5[53:50]),
        .S({\buff2[53]_i_2_n_0 ,\buff2[53]_i_3_n_0 ,\buff2[53]_i_4_n_0 ,\buff2_reg[49]_i_1_n_6 }));
  FDRE \buff2_reg[54] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__5[54]),
        .Q(\buff2_reg[61]_0 [54]),
        .R(1'b0));
  FDRE \buff2_reg[55] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__5[55]),
        .Q(\buff2_reg[61]_0 [55]),
        .R(1'b0));
  FDRE \buff2_reg[56] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__5[56]),
        .Q(\buff2_reg[61]_0 [56]),
        .R(1'b0));
  FDRE \buff2_reg[57] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__5[57]),
        .Q(\buff2_reg[61]_0 [57]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[57]_i_1 
       (.CI(\buff2_reg[53]_i_1_n_0 ),
        .CO({\buff2_reg[57]_i_1_n_0 ,\buff2_reg[57]_i_1_n_1 ,\buff2_reg[57]_i_1_n_2 ,\buff2_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102}),
        .O(buff1_reg__5[57:54]),
        .S({\buff2[57]_i_2_n_0 ,\buff2[57]_i_3_n_0 ,\buff2[57]_i_4_n_0 ,\buff2[57]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[57]_i_6 
       (.CI(\buff2_reg[49]_i_1_n_0 ),
        .CO({\buff2_reg[57]_i_6_n_0 ,\buff2_reg[57]_i_6_n_1 ,\buff2_reg[57]_i_6_n_2 ,\buff2_reg[57]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[57]_i_7_n_0 ,\buff2[57]_i_8_n_0 ,\buff2[57]_i_9_n_0 ,\buff2[57]_i_10_n_0 }),
        .O({\buff2_reg[57]_i_6_n_4 ,\buff2_reg[57]_i_6_n_5 ,\buff2_reg[57]_i_6_n_6 ,\buff2_reg[57]_i_6_n_7 }),
        .S({\buff2[57]_i_11_n_0 ,\buff2[57]_i_12_n_0 ,\buff2[57]_i_13_n_0 ,\buff2[57]_i_14_n_0 }));
  FDRE \buff2_reg[58] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__5[58]),
        .Q(\buff2_reg[61]_0 [58]),
        .R(1'b0));
  FDRE \buff2_reg[59] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__5[59]),
        .Q(\buff2_reg[61]_0 [59]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(\buff1_reg[5]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [5]),
        .R(1'b0));
  FDRE \buff2_reg[60] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__5[60]),
        .Q(\buff2_reg[61]_0 [60]),
        .R(1'b0));
  FDRE \buff2_reg[61] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(buff1_reg__5[61]),
        .Q(\buff2_reg[61]_0 [61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[61]_i_1 
       (.CI(\buff2_reg[57]_i_1_n_0 ),
        .CO({\NLW_buff2_reg[61]_i_1_CO_UNCONNECTED [3],\buff2_reg[61]_i_1_n_1 ,\buff2_reg[61]_i_1_n_2 ,\buff2_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(buff1_reg__5[61:58]),
        .S({\buff2[61]_i_2_n_0 ,\buff2[61]_i_3_n_0 ,\buff2[61]_i_4_n_0 ,\buff2[61]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[61]_i_6 
       (.CI(\buff2_reg[61]_i_7_n_0 ),
        .CO(\NLW_buff2_reg[61]_i_6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_buff2_reg[61]_i_6_O_UNCONNECTED [3:1],\buff2_reg[61]_i_6_n_7 }),
        .S({1'b0,1'b0,1'b0,\buff2[61]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[61]_i_7 
       (.CI(\buff2_reg[57]_i_6_n_0 ),
        .CO({\buff2_reg[61]_i_7_n_0 ,\buff2_reg[61]_i_7_n_1 ,\buff2_reg[61]_i_7_n_2 ,\buff2_reg[61]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[61]_i_9_n_0 ,\buff2[61]_i_10_n_0 ,\buff2[61]_i_11_n_0 ,\buff2[61]_i_12_n_0 }),
        .O({\buff2_reg[61]_i_7_n_4 ,\buff2_reg[61]_i_7_n_5 ,\buff2_reg[61]_i_7_n_6 ,\buff2_reg[61]_i_7_n_7 }),
        .S({\buff2[61]_i_13_n_0 ,\buff2[61]_i_14_n_0 ,\buff2[61]_i_15_n_0 ,\buff2[61]_i_16_n_0 }));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(\buff1_reg[6]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(\buff1_reg[7]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(\buff1_reg[8]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(buff0_reg__2_0),
        .D(\buff1_reg[9]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_1_reg_823[0]_i_10 
       (.I0(\icmp_ln1027_1_reg_823_reg[0] [75]),
        .I1(\icmp_ln1027_1_reg_823_reg[0]_0 [75]),
        .I2(\icmp_ln1027_1_reg_823_reg[0] [76]),
        .I3(\icmp_ln1027_1_reg_823_reg[0]_0 [76]),
        .I4(\icmp_ln1027_1_reg_823_reg[0]_0 [77]),
        .I5(\icmp_ln1027_1_reg_823_reg[0] [77]),
        .O(\icmp_ln1027_1_reg_823[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_1_reg_823[0]_i_11 
       (.I0(\icmp_ln1027_1_reg_823_reg[0] [74]),
        .I1(\icmp_ln1027_1_reg_823_reg[0]_0 [74]),
        .I2(\icmp_ln1027_1_reg_823_reg[0] [72]),
        .I3(\icmp_ln1027_1_reg_823_reg[0]_0 [72]),
        .I4(\icmp_ln1027_1_reg_823_reg[0]_0 [73]),
        .I5(\icmp_ln1027_1_reg_823_reg[0] [73]),
        .O(\icmp_ln1027_1_reg_823[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_1_reg_823[0]_i_13 
       (.I0(\icmp_ln1027_1_reg_823_reg[0] [69]),
        .I1(\icmp_ln1027_1_reg_823_reg[0]_0 [69]),
        .I2(\icmp_ln1027_1_reg_823_reg[0] [70]),
        .I3(\icmp_ln1027_1_reg_823_reg[0]_0 [70]),
        .I4(\icmp_ln1027_1_reg_823_reg[0]_0 [71]),
        .I5(\icmp_ln1027_1_reg_823_reg[0] [71]),
        .O(\icmp_ln1027_1_reg_823[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_1_reg_823[0]_i_14 
       (.I0(\icmp_ln1027_1_reg_823_reg[0] [68]),
        .I1(\icmp_ln1027_1_reg_823_reg[0]_0 [68]),
        .I2(\icmp_ln1027_1_reg_823_reg[0] [66]),
        .I3(\icmp_ln1027_1_reg_823_reg[0]_0 [66]),
        .I4(\icmp_ln1027_1_reg_823_reg[0]_0 [67]),
        .I5(\icmp_ln1027_1_reg_823_reg[0] [67]),
        .O(\icmp_ln1027_1_reg_823[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_1_reg_823[0]_i_15 
       (.I0(\icmp_ln1027_1_reg_823_reg[0] [64]),
        .I1(\icmp_ln1027_1_reg_823_reg[0]_0 [64]),
        .I2(\icmp_ln1027_1_reg_823_reg[0] [63]),
        .I3(\icmp_ln1027_1_reg_823_reg[0]_0 [63]),
        .I4(\icmp_ln1027_1_reg_823_reg[0]_0 [65]),
        .I5(\icmp_ln1027_1_reg_823_reg[0] [65]),
        .O(\icmp_ln1027_1_reg_823[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_1_reg_823[0]_i_16 
       (.I0(\icmp_ln1027_1_reg_823_reg[0] [60]),
        .I1(\icmp_ln1027_1_reg_823_reg[0]_0 [60]),
        .I2(\icmp_ln1027_1_reg_823_reg[0] [61]),
        .I3(\icmp_ln1027_1_reg_823_reg[0]_0 [61]),
        .I4(\icmp_ln1027_1_reg_823_reg[0]_0 [62]),
        .I5(\icmp_ln1027_1_reg_823_reg[0] [62]),
        .O(\icmp_ln1027_1_reg_823[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_1_reg_823[0]_i_18 
       (.I0(\icmp_ln1027_1_reg_823_reg[0] [57]),
        .I1(\icmp_ln1027_1_reg_823_reg[0]_0 [57]),
        .I2(\icmp_ln1027_1_reg_823_reg[0] [58]),
        .I3(\icmp_ln1027_1_reg_823_reg[0]_0 [58]),
        .I4(\icmp_ln1027_1_reg_823_reg[0]_0 [59]),
        .I5(\icmp_ln1027_1_reg_823_reg[0] [59]),
        .O(\icmp_ln1027_1_reg_823[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_1_reg_823[0]_i_19 
       (.I0(\icmp_ln1027_1_reg_823_reg[0] [54]),
        .I1(\icmp_ln1027_1_reg_823_reg[0]_0 [54]),
        .I2(\icmp_ln1027_1_reg_823_reg[0] [55]),
        .I3(\icmp_ln1027_1_reg_823_reg[0]_0 [55]),
        .I4(\icmp_ln1027_1_reg_823_reg[0]_0 [56]),
        .I5(\icmp_ln1027_1_reg_823_reg[0] [56]),
        .O(\icmp_ln1027_1_reg_823[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_1_reg_823[0]_i_20 
       (.I0(\icmp_ln1027_1_reg_823_reg[0] [51]),
        .I1(\icmp_ln1027_1_reg_823_reg[0]_0 [51]),
        .I2(\icmp_ln1027_1_reg_823_reg[0] [52]),
        .I3(\icmp_ln1027_1_reg_823_reg[0]_0 [52]),
        .I4(\icmp_ln1027_1_reg_823_reg[0]_0 [53]),
        .I5(\icmp_ln1027_1_reg_823_reg[0] [53]),
        .O(\icmp_ln1027_1_reg_823[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_1_reg_823[0]_i_21 
       (.I0(\icmp_ln1027_1_reg_823_reg[0] [50]),
        .I1(\icmp_ln1027_1_reg_823_reg[0]_0 [50]),
        .I2(\icmp_ln1027_1_reg_823_reg[0] [48]),
        .I3(\icmp_ln1027_1_reg_823_reg[0]_0 [48]),
        .I4(\icmp_ln1027_1_reg_823_reg[0]_0 [49]),
        .I5(\icmp_ln1027_1_reg_823_reg[0] [49]),
        .O(\icmp_ln1027_1_reg_823[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_1_reg_823[0]_i_23 
       (.I0(\icmp_ln1027_1_reg_823_reg[0] [45]),
        .I1(\icmp_ln1027_1_reg_823_reg[0]_0 [45]),
        .I2(\icmp_ln1027_1_reg_823_reg[0] [46]),
        .I3(\icmp_ln1027_1_reg_823_reg[0]_0 [46]),
        .I4(\icmp_ln1027_1_reg_823_reg[0]_0 [47]),
        .I5(\icmp_ln1027_1_reg_823_reg[0] [47]),
        .O(\icmp_ln1027_1_reg_823[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_1_reg_823[0]_i_24 
       (.I0(\icmp_ln1027_1_reg_823_reg[0] [42]),
        .I1(\icmp_ln1027_1_reg_823_reg[0]_0 [42]),
        .I2(\icmp_ln1027_1_reg_823_reg[0] [43]),
        .I3(\icmp_ln1027_1_reg_823_reg[0]_0 [43]),
        .I4(\icmp_ln1027_1_reg_823_reg[0]_0 [44]),
        .I5(\icmp_ln1027_1_reg_823_reg[0] [44]),
        .O(\icmp_ln1027_1_reg_823[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_1_reg_823[0]_i_25 
       (.I0(\icmp_ln1027_1_reg_823_reg[0] [40]),
        .I1(\icmp_ln1027_1_reg_823_reg[0]_0 [40]),
        .I2(\icmp_ln1027_1_reg_823_reg[0] [39]),
        .I3(\icmp_ln1027_1_reg_823_reg[0]_0 [39]),
        .I4(\icmp_ln1027_1_reg_823_reg[0]_0 [41]),
        .I5(\icmp_ln1027_1_reg_823_reg[0] [41]),
        .O(\icmp_ln1027_1_reg_823[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_1_reg_823[0]_i_26 
       (.I0(\icmp_ln1027_1_reg_823_reg[0] [37]),
        .I1(\icmp_ln1027_1_reg_823_reg[0]_0 [37]),
        .I2(\icmp_ln1027_1_reg_823_reg[0] [36]),
        .I3(\icmp_ln1027_1_reg_823_reg[0]_0 [36]),
        .I4(\icmp_ln1027_1_reg_823_reg[0]_0 [38]),
        .I5(\icmp_ln1027_1_reg_823_reg[0] [38]),
        .O(\icmp_ln1027_1_reg_823[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_1_reg_823[0]_i_28 
       (.I0(\icmp_ln1027_1_reg_823_reg[0] [35]),
        .I1(\icmp_ln1027_1_reg_823_reg[0]_0 [35]),
        .I2(\icmp_ln1027_1_reg_823_reg[0] [33]),
        .I3(\icmp_ln1027_1_reg_823_reg[0]_0 [33]),
        .I4(\icmp_ln1027_1_reg_823_reg[0]_0 [34]),
        .I5(\icmp_ln1027_1_reg_823_reg[0] [34]),
        .O(\icmp_ln1027_1_reg_823[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_1_reg_823[0]_i_29 
       (.I0(\icmp_ln1027_1_reg_823_reg[0] [32]),
        .I1(\icmp_ln1027_1_reg_823_reg[0]_0 [32]),
        .I2(\icmp_ln1027_1_reg_823_reg[0] [30]),
        .I3(\icmp_ln1027_1_reg_823_reg[0]_0 [30]),
        .I4(\icmp_ln1027_1_reg_823_reg[0]_0 [31]),
        .I5(\icmp_ln1027_1_reg_823_reg[0] [31]),
        .O(\icmp_ln1027_1_reg_823[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_1_reg_823[0]_i_3 
       (.I0(\icmp_ln1027_1_reg_823_reg[0] [93]),
        .I1(\icmp_ln1027_1_reg_823_reg[0]_0 [93]),
        .I2(\icmp_ln1027_1_reg_823_reg[0] [94]),
        .I3(\icmp_ln1027_1_reg_823_reg[0]_0 [94]),
        .I4(\icmp_ln1027_1_reg_823_reg[0]_0 [95]),
        .I5(\icmp_ln1027_1_reg_823_reg[0] [95]),
        .O(\icmp_ln1027_1_reg_823[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_1_reg_823[0]_i_30 
       (.I0(\icmp_ln1027_1_reg_823_reg[0] [27]),
        .I1(\icmp_ln1027_1_reg_823_reg[0]_0 [27]),
        .I2(\icmp_ln1027_1_reg_823_reg[0] [28]),
        .I3(\icmp_ln1027_1_reg_823_reg[0]_0 [28]),
        .I4(\icmp_ln1027_1_reg_823_reg[0]_0 [29]),
        .I5(\icmp_ln1027_1_reg_823_reg[0] [29]),
        .O(\icmp_ln1027_1_reg_823[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_1_reg_823[0]_i_31 
       (.I0(\icmp_ln1027_1_reg_823_reg[0] [24]),
        .I1(\icmp_ln1027_1_reg_823_reg[0]_0 [24]),
        .I2(\icmp_ln1027_1_reg_823_reg[0] [25]),
        .I3(\icmp_ln1027_1_reg_823_reg[0]_0 [25]),
        .I4(\icmp_ln1027_1_reg_823_reg[0]_0 [26]),
        .I5(\icmp_ln1027_1_reg_823_reg[0] [26]),
        .O(\icmp_ln1027_1_reg_823[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_1_reg_823[0]_i_33 
       (.I0(\icmp_ln1027_1_reg_823_reg[0] [21]),
        .I1(\icmp_ln1027_1_reg_823_reg[0]_0 [21]),
        .I2(\icmp_ln1027_1_reg_823_reg[0] [22]),
        .I3(\icmp_ln1027_1_reg_823_reg[0]_0 [22]),
        .I4(\icmp_ln1027_1_reg_823_reg[0]_0 [23]),
        .I5(\icmp_ln1027_1_reg_823_reg[0] [23]),
        .O(\icmp_ln1027_1_reg_823[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_1_reg_823[0]_i_34 
       (.I0(\icmp_ln1027_1_reg_823_reg[0] [20]),
        .I1(\icmp_ln1027_1_reg_823_reg[0]_0 [20]),
        .I2(\icmp_ln1027_1_reg_823_reg[0] [18]),
        .I3(\icmp_ln1027_1_reg_823_reg[0]_0 [18]),
        .I4(\icmp_ln1027_1_reg_823_reg[0]_0 [19]),
        .I5(\icmp_ln1027_1_reg_823_reg[0] [19]),
        .O(\icmp_ln1027_1_reg_823[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_1_reg_823[0]_i_35 
       (.I0(\icmp_ln1027_1_reg_823_reg[0] [16]),
        .I1(\icmp_ln1027_1_reg_823_reg[0]_0 [16]),
        .I2(\icmp_ln1027_1_reg_823_reg[0] [15]),
        .I3(\icmp_ln1027_1_reg_823_reg[0]_0 [15]),
        .I4(\icmp_ln1027_1_reg_823_reg[0]_0 [17]),
        .I5(\icmp_ln1027_1_reg_823_reg[0] [17]),
        .O(\icmp_ln1027_1_reg_823[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_1_reg_823[0]_i_36 
       (.I0(\icmp_ln1027_1_reg_823_reg[0] [12]),
        .I1(\icmp_ln1027_1_reg_823_reg[0]_0 [12]),
        .I2(\icmp_ln1027_1_reg_823_reg[0] [13]),
        .I3(\icmp_ln1027_1_reg_823_reg[0]_0 [13]),
        .I4(\icmp_ln1027_1_reg_823_reg[0]_0 [14]),
        .I5(\icmp_ln1027_1_reg_823_reg[0] [14]),
        .O(\icmp_ln1027_1_reg_823[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_1_reg_823[0]_i_37 
       (.I0(\icmp_ln1027_1_reg_823_reg[0] [10]),
        .I1(\icmp_ln1027_1_reg_823_reg[0]_0 [10]),
        .I2(\icmp_ln1027_1_reg_823_reg[0] [9]),
        .I3(\icmp_ln1027_1_reg_823_reg[0]_0 [9]),
        .I4(\icmp_ln1027_1_reg_823_reg[0]_0 [11]),
        .I5(\icmp_ln1027_1_reg_823_reg[0] [11]),
        .O(\icmp_ln1027_1_reg_823[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_1_reg_823[0]_i_38 
       (.I0(\icmp_ln1027_1_reg_823_reg[0] [6]),
        .I1(\icmp_ln1027_1_reg_823_reg[0]_0 [6]),
        .I2(\icmp_ln1027_1_reg_823_reg[0] [7]),
        .I3(\icmp_ln1027_1_reg_823_reg[0]_0 [7]),
        .I4(\icmp_ln1027_1_reg_823_reg[0]_0 [8]),
        .I5(\icmp_ln1027_1_reg_823_reg[0] [8]),
        .O(\icmp_ln1027_1_reg_823[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_1_reg_823[0]_i_39 
       (.I0(\icmp_ln1027_1_reg_823_reg[0] [3]),
        .I1(\icmp_ln1027_1_reg_823_reg[0]_0 [3]),
        .I2(\icmp_ln1027_1_reg_823_reg[0] [4]),
        .I3(\icmp_ln1027_1_reg_823_reg[0]_0 [4]),
        .I4(\icmp_ln1027_1_reg_823_reg[0]_0 [5]),
        .I5(\icmp_ln1027_1_reg_823_reg[0] [5]),
        .O(\icmp_ln1027_1_reg_823[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_1_reg_823[0]_i_4 
       (.I0(\icmp_ln1027_1_reg_823_reg[0] [90]),
        .I1(\icmp_ln1027_1_reg_823_reg[0]_0 [90]),
        .I2(\icmp_ln1027_1_reg_823_reg[0] [91]),
        .I3(\icmp_ln1027_1_reg_823_reg[0]_0 [91]),
        .I4(\icmp_ln1027_1_reg_823_reg[0]_0 [92]),
        .I5(\icmp_ln1027_1_reg_823_reg[0] [92]),
        .O(\icmp_ln1027_1_reg_823[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_1_reg_823[0]_i_40 
       (.I0(\icmp_ln1027_1_reg_823_reg[0] [2]),
        .I1(\icmp_ln1027_1_reg_823_reg[0]_0 [2]),
        .I2(\icmp_ln1027_1_reg_823_reg[0] [0]),
        .I3(\icmp_ln1027_1_reg_823_reg[0]_0 [0]),
        .I4(\icmp_ln1027_1_reg_823_reg[0]_0 [1]),
        .I5(\icmp_ln1027_1_reg_823_reg[0] [1]),
        .O(\icmp_ln1027_1_reg_823[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_1_reg_823[0]_i_5 
       (.I0(\icmp_ln1027_1_reg_823_reg[0] [87]),
        .I1(\icmp_ln1027_1_reg_823_reg[0]_0 [87]),
        .I2(\icmp_ln1027_1_reg_823_reg[0] [88]),
        .I3(\icmp_ln1027_1_reg_823_reg[0]_0 [88]),
        .I4(\icmp_ln1027_1_reg_823_reg[0]_0 [89]),
        .I5(\icmp_ln1027_1_reg_823_reg[0] [89]),
        .O(\icmp_ln1027_1_reg_823[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_1_reg_823[0]_i_6 
       (.I0(\icmp_ln1027_1_reg_823_reg[0] [84]),
        .I1(\icmp_ln1027_1_reg_823_reg[0]_0 [84]),
        .I2(\icmp_ln1027_1_reg_823_reg[0] [85]),
        .I3(\icmp_ln1027_1_reg_823_reg[0]_0 [85]),
        .I4(\icmp_ln1027_1_reg_823_reg[0]_0 [86]),
        .I5(\icmp_ln1027_1_reg_823_reg[0] [86]),
        .O(\icmp_ln1027_1_reg_823[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_1_reg_823[0]_i_8 
       (.I0(\icmp_ln1027_1_reg_823_reg[0] [83]),
        .I1(\icmp_ln1027_1_reg_823_reg[0]_0 [83]),
        .I2(\icmp_ln1027_1_reg_823_reg[0] [81]),
        .I3(\icmp_ln1027_1_reg_823_reg[0]_0 [81]),
        .I4(\icmp_ln1027_1_reg_823_reg[0]_0 [82]),
        .I5(\icmp_ln1027_1_reg_823_reg[0] [82]),
        .O(\icmp_ln1027_1_reg_823[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_1_reg_823[0]_i_9 
       (.I0(\icmp_ln1027_1_reg_823_reg[0] [78]),
        .I1(\icmp_ln1027_1_reg_823_reg[0]_0 [78]),
        .I2(\icmp_ln1027_1_reg_823_reg[0] [79]),
        .I3(\icmp_ln1027_1_reg_823_reg[0]_0 [79]),
        .I4(\icmp_ln1027_1_reg_823_reg[0]_0 [80]),
        .I5(\icmp_ln1027_1_reg_823_reg[0] [80]),
        .O(\icmp_ln1027_1_reg_823[0]_i_9_n_0 ));
  CARRY4 \icmp_ln1027_1_reg_823_reg[0]_i_1 
       (.CI(\icmp_ln1027_1_reg_823_reg[0]_i_2_n_0 ),
        .CO({CO,\icmp_ln1027_1_reg_823_reg[0]_i_1_n_1 ,\icmp_ln1027_1_reg_823_reg[0]_i_1_n_2 ,\icmp_ln1027_1_reg_823_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_1_reg_823_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_1_reg_823[0]_i_3_n_0 ,\icmp_ln1027_1_reg_823[0]_i_4_n_0 ,\icmp_ln1027_1_reg_823[0]_i_5_n_0 ,\icmp_ln1027_1_reg_823[0]_i_6_n_0 }));
  CARRY4 \icmp_ln1027_1_reg_823_reg[0]_i_12 
       (.CI(\icmp_ln1027_1_reg_823_reg[0]_i_17_n_0 ),
        .CO({\icmp_ln1027_1_reg_823_reg[0]_i_12_n_0 ,\icmp_ln1027_1_reg_823_reg[0]_i_12_n_1 ,\icmp_ln1027_1_reg_823_reg[0]_i_12_n_2 ,\icmp_ln1027_1_reg_823_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_1_reg_823_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_1_reg_823[0]_i_18_n_0 ,\icmp_ln1027_1_reg_823[0]_i_19_n_0 ,\icmp_ln1027_1_reg_823[0]_i_20_n_0 ,\icmp_ln1027_1_reg_823[0]_i_21_n_0 }));
  CARRY4 \icmp_ln1027_1_reg_823_reg[0]_i_17 
       (.CI(\icmp_ln1027_1_reg_823_reg[0]_i_22_n_0 ),
        .CO({\icmp_ln1027_1_reg_823_reg[0]_i_17_n_0 ,\icmp_ln1027_1_reg_823_reg[0]_i_17_n_1 ,\icmp_ln1027_1_reg_823_reg[0]_i_17_n_2 ,\icmp_ln1027_1_reg_823_reg[0]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_1_reg_823_reg[0]_i_17_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_1_reg_823[0]_i_23_n_0 ,\icmp_ln1027_1_reg_823[0]_i_24_n_0 ,\icmp_ln1027_1_reg_823[0]_i_25_n_0 ,\icmp_ln1027_1_reg_823[0]_i_26_n_0 }));
  CARRY4 \icmp_ln1027_1_reg_823_reg[0]_i_2 
       (.CI(\icmp_ln1027_1_reg_823_reg[0]_i_7_n_0 ),
        .CO({\icmp_ln1027_1_reg_823_reg[0]_i_2_n_0 ,\icmp_ln1027_1_reg_823_reg[0]_i_2_n_1 ,\icmp_ln1027_1_reg_823_reg[0]_i_2_n_2 ,\icmp_ln1027_1_reg_823_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_1_reg_823_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_1_reg_823[0]_i_8_n_0 ,\icmp_ln1027_1_reg_823[0]_i_9_n_0 ,\icmp_ln1027_1_reg_823[0]_i_10_n_0 ,\icmp_ln1027_1_reg_823[0]_i_11_n_0 }));
  CARRY4 \icmp_ln1027_1_reg_823_reg[0]_i_22 
       (.CI(\icmp_ln1027_1_reg_823_reg[0]_i_27_n_0 ),
        .CO({\icmp_ln1027_1_reg_823_reg[0]_i_22_n_0 ,\icmp_ln1027_1_reg_823_reg[0]_i_22_n_1 ,\icmp_ln1027_1_reg_823_reg[0]_i_22_n_2 ,\icmp_ln1027_1_reg_823_reg[0]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_1_reg_823_reg[0]_i_22_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_1_reg_823[0]_i_28_n_0 ,\icmp_ln1027_1_reg_823[0]_i_29_n_0 ,\icmp_ln1027_1_reg_823[0]_i_30_n_0 ,\icmp_ln1027_1_reg_823[0]_i_31_n_0 }));
  CARRY4 \icmp_ln1027_1_reg_823_reg[0]_i_27 
       (.CI(\icmp_ln1027_1_reg_823_reg[0]_i_32_n_0 ),
        .CO({\icmp_ln1027_1_reg_823_reg[0]_i_27_n_0 ,\icmp_ln1027_1_reg_823_reg[0]_i_27_n_1 ,\icmp_ln1027_1_reg_823_reg[0]_i_27_n_2 ,\icmp_ln1027_1_reg_823_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_1_reg_823_reg[0]_i_27_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_1_reg_823[0]_i_33_n_0 ,\icmp_ln1027_1_reg_823[0]_i_34_n_0 ,\icmp_ln1027_1_reg_823[0]_i_35_n_0 ,\icmp_ln1027_1_reg_823[0]_i_36_n_0 }));
  CARRY4 \icmp_ln1027_1_reg_823_reg[0]_i_32 
       (.CI(1'b0),
        .CO({\icmp_ln1027_1_reg_823_reg[0]_i_32_n_0 ,\icmp_ln1027_1_reg_823_reg[0]_i_32_n_1 ,\icmp_ln1027_1_reg_823_reg[0]_i_32_n_2 ,\icmp_ln1027_1_reg_823_reg[0]_i_32_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_1_reg_823_reg[0]_i_32_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_1_reg_823[0]_i_37_n_0 ,\icmp_ln1027_1_reg_823[0]_i_38_n_0 ,\icmp_ln1027_1_reg_823[0]_i_39_n_0 ,\icmp_ln1027_1_reg_823[0]_i_40_n_0 }));
  CARRY4 \icmp_ln1027_1_reg_823_reg[0]_i_7 
       (.CI(\icmp_ln1027_1_reg_823_reg[0]_i_12_n_0 ),
        .CO({\icmp_ln1027_1_reg_823_reg[0]_i_7_n_0 ,\icmp_ln1027_1_reg_823_reg[0]_i_7_n_1 ,\icmp_ln1027_1_reg_823_reg[0]_i_7_n_2 ,\icmp_ln1027_1_reg_823_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_1_reg_823_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_1_reg_823[0]_i_13_n_0 ,\icmp_ln1027_1_reg_823[0]_i_14_n_0 ,\icmp_ln1027_1_reg_823[0]_i_15_n_0 ,\icmp_ln1027_1_reg_823[0]_i_16_n_0 }));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_837[0]_i_11 
       (.I0(\icmp_ln1027_2_reg_837_reg[0] [45]),
        .I1(\icmp_ln1027_2_reg_837_reg[0]_0 [45]),
        .I2(\icmp_ln1027_2_reg_837_reg[0] [46]),
        .I3(\icmp_ln1027_2_reg_837_reg[0]_0 [46]),
        .I4(\icmp_ln1027_2_reg_837_reg[0]_0 [47]),
        .I5(\icmp_ln1027_2_reg_837_reg[0] [47]),
        .O(\icmp_ln1027_2_reg_837[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_837[0]_i_12 
       (.I0(\icmp_ln1027_2_reg_837_reg[0] [42]),
        .I1(\icmp_ln1027_2_reg_837_reg[0]_0 [42]),
        .I2(\icmp_ln1027_2_reg_837_reg[0] [43]),
        .I3(\icmp_ln1027_2_reg_837_reg[0]_0 [43]),
        .I4(\icmp_ln1027_2_reg_837_reg[0]_0 [44]),
        .I5(\icmp_ln1027_2_reg_837_reg[0] [44]),
        .O(\icmp_ln1027_2_reg_837[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_837[0]_i_13 
       (.I0(\icmp_ln1027_2_reg_837_reg[0] [39]),
        .I1(\icmp_ln1027_2_reg_837_reg[0]_0 [39]),
        .I2(\icmp_ln1027_2_reg_837_reg[0] [40]),
        .I3(\icmp_ln1027_2_reg_837_reg[0]_0 [40]),
        .I4(\icmp_ln1027_2_reg_837_reg[0]_0 [41]),
        .I5(\icmp_ln1027_2_reg_837_reg[0] [41]),
        .O(\icmp_ln1027_2_reg_837[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_837[0]_i_14 
       (.I0(\icmp_ln1027_2_reg_837_reg[0] [37]),
        .I1(\icmp_ln1027_2_reg_837_reg[0]_0 [37]),
        .I2(\icmp_ln1027_2_reg_837_reg[0] [36]),
        .I3(\icmp_ln1027_2_reg_837_reg[0]_0 [36]),
        .I4(\icmp_ln1027_2_reg_837_reg[0]_0 [38]),
        .I5(\icmp_ln1027_2_reg_837_reg[0] [38]),
        .O(\icmp_ln1027_2_reg_837[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_837[0]_i_16 
       (.I0(\icmp_ln1027_2_reg_837_reg[0] [35]),
        .I1(\icmp_ln1027_2_reg_837_reg[0]_0 [35]),
        .I2(\icmp_ln1027_2_reg_837_reg[0] [33]),
        .I3(\icmp_ln1027_2_reg_837_reg[0]_0 [33]),
        .I4(\icmp_ln1027_2_reg_837_reg[0]_0 [34]),
        .I5(\icmp_ln1027_2_reg_837_reg[0] [34]),
        .O(\icmp_ln1027_2_reg_837[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_837[0]_i_17 
       (.I0(\icmp_ln1027_2_reg_837_reg[0] [30]),
        .I1(\icmp_ln1027_2_reg_837_reg[0]_0 [30]),
        .I2(\icmp_ln1027_2_reg_837_reg[0] [31]),
        .I3(\icmp_ln1027_2_reg_837_reg[0]_0 [31]),
        .I4(\icmp_ln1027_2_reg_837_reg[0]_0 [32]),
        .I5(\icmp_ln1027_2_reg_837_reg[0] [32]),
        .O(\icmp_ln1027_2_reg_837[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_837[0]_i_18 
       (.I0(\icmp_ln1027_2_reg_837_reg[0] [27]),
        .I1(\icmp_ln1027_2_reg_837_reg[0]_0 [27]),
        .I2(\icmp_ln1027_2_reg_837_reg[0] [28]),
        .I3(\icmp_ln1027_2_reg_837_reg[0]_0 [28]),
        .I4(\icmp_ln1027_2_reg_837_reg[0]_0 [29]),
        .I5(\icmp_ln1027_2_reg_837_reg[0] [29]),
        .O(\icmp_ln1027_2_reg_837[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_837[0]_i_19 
       (.I0(\icmp_ln1027_2_reg_837_reg[0] [24]),
        .I1(\icmp_ln1027_2_reg_837_reg[0]_0 [24]),
        .I2(\icmp_ln1027_2_reg_837_reg[0] [25]),
        .I3(\icmp_ln1027_2_reg_837_reg[0]_0 [25]),
        .I4(\icmp_ln1027_2_reg_837_reg[0]_0 [26]),
        .I5(\icmp_ln1027_2_reg_837_reg[0] [26]),
        .O(\icmp_ln1027_2_reg_837[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_837[0]_i_21 
       (.I0(\icmp_ln1027_2_reg_837_reg[0] [21]),
        .I1(\icmp_ln1027_2_reg_837_reg[0]_0 [21]),
        .I2(\icmp_ln1027_2_reg_837_reg[0] [22]),
        .I3(\icmp_ln1027_2_reg_837_reg[0]_0 [22]),
        .I4(\icmp_ln1027_2_reg_837_reg[0]_0 [23]),
        .I5(\icmp_ln1027_2_reg_837_reg[0] [23]),
        .O(\icmp_ln1027_2_reg_837[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_837[0]_i_22 
       (.I0(\icmp_ln1027_2_reg_837_reg[0] [20]),
        .I1(\icmp_ln1027_2_reg_837_reg[0]_0 [20]),
        .I2(\icmp_ln1027_2_reg_837_reg[0] [18]),
        .I3(\icmp_ln1027_2_reg_837_reg[0]_0 [18]),
        .I4(\icmp_ln1027_2_reg_837_reg[0]_0 [19]),
        .I5(\icmp_ln1027_2_reg_837_reg[0] [19]),
        .O(\icmp_ln1027_2_reg_837[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_837[0]_i_23 
       (.I0(\icmp_ln1027_2_reg_837_reg[0] [16]),
        .I1(\icmp_ln1027_2_reg_837_reg[0]_0 [16]),
        .I2(\icmp_ln1027_2_reg_837_reg[0] [15]),
        .I3(\icmp_ln1027_2_reg_837_reg[0]_0 [15]),
        .I4(\icmp_ln1027_2_reg_837_reg[0]_0 [17]),
        .I5(\icmp_ln1027_2_reg_837_reg[0] [17]),
        .O(\icmp_ln1027_2_reg_837[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_837[0]_i_24 
       (.I0(\icmp_ln1027_2_reg_837_reg[0] [14]),
        .I1(\icmp_ln1027_2_reg_837_reg[0]_0 [14]),
        .I2(\icmp_ln1027_2_reg_837_reg[0] [12]),
        .I3(\icmp_ln1027_2_reg_837_reg[0]_0 [12]),
        .I4(\icmp_ln1027_2_reg_837_reg[0]_0 [13]),
        .I5(\icmp_ln1027_2_reg_837_reg[0] [13]),
        .O(\icmp_ln1027_2_reg_837[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_837[0]_i_25 
       (.I0(\icmp_ln1027_2_reg_837_reg[0] [9]),
        .I1(\icmp_ln1027_2_reg_837_reg[0]_0 [9]),
        .I2(\icmp_ln1027_2_reg_837_reg[0] [10]),
        .I3(\icmp_ln1027_2_reg_837_reg[0]_0 [10]),
        .I4(\icmp_ln1027_2_reg_837_reg[0]_0 [11]),
        .I5(\icmp_ln1027_2_reg_837_reg[0] [11]),
        .O(\icmp_ln1027_2_reg_837[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_837[0]_i_26 
       (.I0(\icmp_ln1027_2_reg_837_reg[0] [6]),
        .I1(\icmp_ln1027_2_reg_837_reg[0]_0 [6]),
        .I2(\icmp_ln1027_2_reg_837_reg[0] [7]),
        .I3(\icmp_ln1027_2_reg_837_reg[0]_0 [7]),
        .I4(\icmp_ln1027_2_reg_837_reg[0]_0 [8]),
        .I5(\icmp_ln1027_2_reg_837_reg[0] [8]),
        .O(\icmp_ln1027_2_reg_837[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_837[0]_i_27 
       (.I0(\icmp_ln1027_2_reg_837_reg[0] [3]),
        .I1(\icmp_ln1027_2_reg_837_reg[0]_0 [3]),
        .I2(\icmp_ln1027_2_reg_837_reg[0] [4]),
        .I3(\icmp_ln1027_2_reg_837_reg[0]_0 [4]),
        .I4(\icmp_ln1027_2_reg_837_reg[0]_0 [5]),
        .I5(\icmp_ln1027_2_reg_837_reg[0] [5]),
        .O(\icmp_ln1027_2_reg_837[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_837[0]_i_28 
       (.I0(\icmp_ln1027_2_reg_837_reg[0] [2]),
        .I1(\icmp_ln1027_2_reg_837_reg[0]_0 [2]),
        .I2(\icmp_ln1027_2_reg_837_reg[0] [0]),
        .I3(\icmp_ln1027_2_reg_837_reg[0]_0 [0]),
        .I4(\icmp_ln1027_2_reg_837_reg[0]_0 [1]),
        .I5(\icmp_ln1027_2_reg_837_reg[0] [1]),
        .O(\icmp_ln1027_2_reg_837[0]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \icmp_ln1027_2_reg_837[0]_i_3 
       (.I0(\icmp_ln1027_2_reg_837_reg[0]_0 [63]),
        .I1(\icmp_ln1027_2_reg_837_reg[0] [63]),
        .O(\icmp_ln1027_2_reg_837[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_837[0]_i_4 
       (.I0(\icmp_ln1027_2_reg_837_reg[0] [60]),
        .I1(\icmp_ln1027_2_reg_837_reg[0]_0 [60]),
        .I2(\icmp_ln1027_2_reg_837_reg[0] [61]),
        .I3(\icmp_ln1027_2_reg_837_reg[0]_0 [61]),
        .I4(\icmp_ln1027_2_reg_837_reg[0]_0 [62]),
        .I5(\icmp_ln1027_2_reg_837_reg[0] [62]),
        .O(\icmp_ln1027_2_reg_837[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_837[0]_i_6 
       (.I0(\icmp_ln1027_2_reg_837_reg[0] [57]),
        .I1(\icmp_ln1027_2_reg_837_reg[0]_0 [57]),
        .I2(\icmp_ln1027_2_reg_837_reg[0] [58]),
        .I3(\icmp_ln1027_2_reg_837_reg[0]_0 [58]),
        .I4(\icmp_ln1027_2_reg_837_reg[0]_0 [59]),
        .I5(\icmp_ln1027_2_reg_837_reg[0] [59]),
        .O(\icmp_ln1027_2_reg_837[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_837[0]_i_7 
       (.I0(\icmp_ln1027_2_reg_837_reg[0] [54]),
        .I1(\icmp_ln1027_2_reg_837_reg[0]_0 [54]),
        .I2(\icmp_ln1027_2_reg_837_reg[0] [55]),
        .I3(\icmp_ln1027_2_reg_837_reg[0]_0 [55]),
        .I4(\icmp_ln1027_2_reg_837_reg[0]_0 [56]),
        .I5(\icmp_ln1027_2_reg_837_reg[0] [56]),
        .O(\icmp_ln1027_2_reg_837[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_837[0]_i_8 
       (.I0(\icmp_ln1027_2_reg_837_reg[0] [51]),
        .I1(\icmp_ln1027_2_reg_837_reg[0]_0 [51]),
        .I2(\icmp_ln1027_2_reg_837_reg[0] [52]),
        .I3(\icmp_ln1027_2_reg_837_reg[0]_0 [52]),
        .I4(\icmp_ln1027_2_reg_837_reg[0]_0 [53]),
        .I5(\icmp_ln1027_2_reg_837_reg[0] [53]),
        .O(\icmp_ln1027_2_reg_837[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_837[0]_i_9 
       (.I0(\icmp_ln1027_2_reg_837_reg[0] [50]),
        .I1(\icmp_ln1027_2_reg_837_reg[0]_0 [50]),
        .I2(\icmp_ln1027_2_reg_837_reg[0] [48]),
        .I3(\icmp_ln1027_2_reg_837_reg[0]_0 [48]),
        .I4(\icmp_ln1027_2_reg_837_reg[0]_0 [49]),
        .I5(\icmp_ln1027_2_reg_837_reg[0] [49]),
        .O(\icmp_ln1027_2_reg_837[0]_i_9_n_0 ));
  CARRY4 \icmp_ln1027_2_reg_837_reg[0]_i_1 
       (.CI(\icmp_ln1027_2_reg_837_reg[0]_i_2_n_0 ),
        .CO({\NLW_icmp_ln1027_2_reg_837_reg[0]_i_1_CO_UNCONNECTED [3:2],\mul_ln15_reg_601_reg[63] ,\icmp_ln1027_2_reg_837_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_2_reg_837_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\icmp_ln1027_2_reg_837[0]_i_3_n_0 ,\icmp_ln1027_2_reg_837[0]_i_4_n_0 }));
  CARRY4 \icmp_ln1027_2_reg_837_reg[0]_i_10 
       (.CI(\icmp_ln1027_2_reg_837_reg[0]_i_15_n_0 ),
        .CO({\icmp_ln1027_2_reg_837_reg[0]_i_10_n_0 ,\icmp_ln1027_2_reg_837_reg[0]_i_10_n_1 ,\icmp_ln1027_2_reg_837_reg[0]_i_10_n_2 ,\icmp_ln1027_2_reg_837_reg[0]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_2_reg_837_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_2_reg_837[0]_i_16_n_0 ,\icmp_ln1027_2_reg_837[0]_i_17_n_0 ,\icmp_ln1027_2_reg_837[0]_i_18_n_0 ,\icmp_ln1027_2_reg_837[0]_i_19_n_0 }));
  CARRY4 \icmp_ln1027_2_reg_837_reg[0]_i_15 
       (.CI(\icmp_ln1027_2_reg_837_reg[0]_i_20_n_0 ),
        .CO({\icmp_ln1027_2_reg_837_reg[0]_i_15_n_0 ,\icmp_ln1027_2_reg_837_reg[0]_i_15_n_1 ,\icmp_ln1027_2_reg_837_reg[0]_i_15_n_2 ,\icmp_ln1027_2_reg_837_reg[0]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_2_reg_837_reg[0]_i_15_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_2_reg_837[0]_i_21_n_0 ,\icmp_ln1027_2_reg_837[0]_i_22_n_0 ,\icmp_ln1027_2_reg_837[0]_i_23_n_0 ,\icmp_ln1027_2_reg_837[0]_i_24_n_0 }));
  CARRY4 \icmp_ln1027_2_reg_837_reg[0]_i_2 
       (.CI(\icmp_ln1027_2_reg_837_reg[0]_i_5_n_0 ),
        .CO({\icmp_ln1027_2_reg_837_reg[0]_i_2_n_0 ,\icmp_ln1027_2_reg_837_reg[0]_i_2_n_1 ,\icmp_ln1027_2_reg_837_reg[0]_i_2_n_2 ,\icmp_ln1027_2_reg_837_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_2_reg_837_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_2_reg_837[0]_i_6_n_0 ,\icmp_ln1027_2_reg_837[0]_i_7_n_0 ,\icmp_ln1027_2_reg_837[0]_i_8_n_0 ,\icmp_ln1027_2_reg_837[0]_i_9_n_0 }));
  CARRY4 \icmp_ln1027_2_reg_837_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\icmp_ln1027_2_reg_837_reg[0]_i_20_n_0 ,\icmp_ln1027_2_reg_837_reg[0]_i_20_n_1 ,\icmp_ln1027_2_reg_837_reg[0]_i_20_n_2 ,\icmp_ln1027_2_reg_837_reg[0]_i_20_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_2_reg_837_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_2_reg_837[0]_i_25_n_0 ,\icmp_ln1027_2_reg_837[0]_i_26_n_0 ,\icmp_ln1027_2_reg_837[0]_i_27_n_0 ,\icmp_ln1027_2_reg_837[0]_i_28_n_0 }));
  CARRY4 \icmp_ln1027_2_reg_837_reg[0]_i_5 
       (.CI(\icmp_ln1027_2_reg_837_reg[0]_i_10_n_0 ),
        .CO({\icmp_ln1027_2_reg_837_reg[0]_i_5_n_0 ,\icmp_ln1027_2_reg_837_reg[0]_i_5_n_1 ,\icmp_ln1027_2_reg_837_reg[0]_i_5_n_2 ,\icmp_ln1027_2_reg_837_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_2_reg_837_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_2_reg_837[0]_i_11_n_0 ,\icmp_ln1027_2_reg_837[0]_i_12_n_0 ,\icmp_ln1027_2_reg_837[0]_i_13_n_0 ,\icmp_ln1027_2_reg_837[0]_i_14_n_0 }));
  LUT6 #(
    .INIT(64'h4044000040444044)) 
    \indvar_flatten_load_reg_832[63]_i_1 
       (.I0(CO),
        .I1(buff0_reg_0),
        .I2(gmem_ARREADY),
        .I3(buff0_reg_1),
        .I4(gmem_RVALID),
        .I5(buff0_reg_2),
        .O(\ap_CS_fsm_reg[1] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 16}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,add_ln1027_1_fu_370_p2[50:34]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(buff0_reg__2_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\ap_CS_fsm_reg[1] ),
        .CEB2(buff0_reg__2_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(buff0_reg__2_0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 16}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,add_ln1027_1_fu_370_p2[33:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(buff0_reg__2_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\ap_CS_fsm_reg[1] ),
        .CEB2(buff0_reg__2_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(buff0_reg__2_0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112,buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 16}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,add_ln1027_1_fu_370_p2[33:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(buff0_reg__2_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\ap_CS_fsm_reg[1] ),
        .CEB2(buff0_reg__2_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(buff0_reg__2_0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__1_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__2_n_106,buff0_reg__2_n_107,buff0_reg__2_n_108,buff0_reg__2_n_109,buff0_reg__2_n_110,buff0_reg__2_n_111,buff0_reg__2_n_112,buff0_reg__2_n_113,buff0_reg__2_n_114,buff0_reg__2_n_115,buff0_reg__2_n_116,buff0_reg__2_n_117,buff0_reg__2_n_118,buff0_reg__2_n_119,buff0_reg__2_n_120,buff0_reg__2_n_121,buff0_reg__2_n_122,buff0_reg__2_n_123,buff0_reg__2_n_124,buff0_reg__2_n_125,buff0_reg__2_n_126,buff0_reg__2_n_127,buff0_reg__2_n_128,buff0_reg__2_n_129,buff0_reg__2_n_130,buff0_reg__2_n_131,buff0_reg__2_n_132,buff0_reg__2_n_133,buff0_reg__2_n_134,buff0_reg__2_n_135,buff0_reg__2_n_136,buff0_reg__2_n_137,buff0_reg__2_n_138,buff0_reg__2_n_139,buff0_reg__2_n_140,buff0_reg__2_n_141,buff0_reg__2_n_142,buff0_reg__2_n_143,buff0_reg__2_n_144,buff0_reg__2_n_145,buff0_reg__2_n_146,buff0_reg__2_n_147,buff0_reg__2_n_148,buff0_reg__2_n_149,buff0_reg__2_n_150,buff0_reg__2_n_151,buff0_reg__2_n_152,buff0_reg__2_n_153}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_product_i_1__1
       (.CI(tmp_product_i_2__1_n_0),
        .CO({tmp_product_i_1__1_n_0,tmp_product_i_1__1_n_1,tmp_product_i_1__1_n_2,tmp_product_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_1_fu_370_p2[47:44]),
        .S(buff0_reg__0_0[47:44]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_product_i_2__1
       (.CI(tmp_product_i_3__1_n_0),
        .CO({tmp_product_i_2__1_n_0,tmp_product_i_2__1_n_1,tmp_product_i_2__1_n_2,tmp_product_i_2__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_1_fu_370_p2[43:40]),
        .S(buff0_reg__0_0[43:40]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_product_i_3__1
       (.CI(tmp_product_i_4__0_n_0),
        .CO({tmp_product_i_3__1_n_0,tmp_product_i_3__1_n_1,tmp_product_i_3__1_n_2,tmp_product_i_3__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_1_fu_370_p2[39:36]),
        .S(buff0_reg__0_0[39:36]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_product_i_4__0
       (.CI(buff1_reg_i_1_n_0),
        .CO({tmp_product_i_4__0_n_0,tmp_product_i_4__0_n_1,tmp_product_i_4__0_n_2,tmp_product_i_4__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_1_fu_370_p2[35:32]),
        .S(buff0_reg__0_0[35:32]));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_mul_64s_35s_64_5_1" *) 
module design_1_Conv2D_HW_0_0_Conv2D_HW_mul_64s_35s_64_5_1
   (CO,
    D,
    \buff2_reg[63]_0 ,
    Q,
    ap_clk,
    tmp_product__0_0,
    buff0_reg_0,
    buff1_reg__0_0);
  output [0:0]CO;
  output [2:0]D;
  output [63:0]\buff2_reg[63]_0 ;
  input [1:0]Q;
  input ap_clk;
  input [31:0]tmp_product__0_0;
  input [63:0]buff0_reg_0;
  input [31:0]buff1_reg__0_0;

  wire [0:0]CO;
  wire [2:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire [63:0]buff0_reg_0;
  wire buff0_reg__0_i_10__0_n_0;
  wire buff0_reg__0_i_10__0_n_1;
  wire buff0_reg__0_i_10__0_n_2;
  wire buff0_reg__0_i_10__0_n_3;
  wire buff0_reg__0_i_11__0_n_0;
  wire buff0_reg__0_i_12__0_n_0;
  wire buff0_reg__0_i_13__0_n_0;
  wire buff0_reg__0_i_14__0_n_0;
  wire buff0_reg__0_i_15__0_n_0;
  wire buff0_reg__0_i_16__0_n_0;
  wire buff0_reg__0_i_17__0_n_0;
  wire buff0_reg__0_i_18__0_n_0;
  wire buff0_reg__0_i_19__0_n_0;
  wire buff0_reg__0_i_20__0_n_0;
  wire buff0_reg__0_i_21__0_n_0;
  wire buff0_reg__0_i_22__0_n_0;
  wire buff0_reg__0_i_23__0_n_0;
  wire buff0_reg__0_i_24__0_n_0;
  wire buff0_reg__0_i_25__0_n_0;
  wire buff0_reg__0_i_26__0_n_0;
  wire buff0_reg__0_i_27__0_n_0;
  wire buff0_reg__0_i_28__0_n_0;
  wire buff0_reg__0_i_29__0_n_0;
  wire buff0_reg__0_i_2__1_n_0;
  wire buff0_reg__0_i_2__1_n_1;
  wire buff0_reg__0_i_2__1_n_2;
  wire buff0_reg__0_i_2__1_n_3;
  wire buff0_reg__0_i_30__0_n_0;
  wire buff0_reg__0_i_31__0_n_0;
  wire buff0_reg__0_i_32__0_n_0;
  wire buff0_reg__0_i_33__0_n_0;
  wire buff0_reg__0_i_34__0_n_0;
  wire buff0_reg__0_i_35__0_n_0;
  wire buff0_reg__0_i_36__0_n_0;
  wire buff0_reg__0_i_37__0_n_0;
  wire buff0_reg__0_i_38__0_n_0;
  wire buff0_reg__0_i_39__0_n_0;
  wire buff0_reg__0_i_3__1_n_0;
  wire buff0_reg__0_i_3__1_n_1;
  wire buff0_reg__0_i_3__1_n_2;
  wire buff0_reg__0_i_3__1_n_3;
  wire buff0_reg__0_i_40__0_n_0;
  wire buff0_reg__0_i_41__0_n_0;
  wire buff0_reg__0_i_42__0_n_0;
  wire buff0_reg__0_i_4__1_n_0;
  wire buff0_reg__0_i_4__1_n_1;
  wire buff0_reg__0_i_4__1_n_2;
  wire buff0_reg__0_i_4__1_n_3;
  wire buff0_reg__0_i_5__0_n_0;
  wire buff0_reg__0_i_5__0_n_1;
  wire buff0_reg__0_i_5__0_n_2;
  wire buff0_reg__0_i_5__0_n_3;
  wire buff0_reg__0_i_6_n_0;
  wire buff0_reg__0_i_6_n_1;
  wire buff0_reg__0_i_6_n_2;
  wire buff0_reg__0_i_6_n_3;
  wire buff0_reg__0_i_7_n_0;
  wire buff0_reg__0_i_7_n_1;
  wire buff0_reg__0_i_7_n_2;
  wire buff0_reg__0_i_7_n_3;
  wire buff0_reg__0_i_8_n_0;
  wire buff0_reg__0_i_8_n_1;
  wire buff0_reg__0_i_8_n_2;
  wire buff0_reg__0_i_8_n_3;
  wire buff0_reg__0_i_9__0_n_0;
  wire buff0_reg__0_i_9__0_n_1;
  wire buff0_reg__0_i_9__0_n_2;
  wire buff0_reg__0_i_9__0_n_3;
  wire buff0_reg__0_n_106;
  wire buff0_reg__0_n_107;
  wire buff0_reg__0_n_108;
  wire buff0_reg__0_n_109;
  wire buff0_reg__0_n_110;
  wire buff0_reg__0_n_111;
  wire buff0_reg__0_n_112;
  wire buff0_reg__0_n_113;
  wire buff0_reg__0_n_114;
  wire buff0_reg__0_n_115;
  wire buff0_reg__0_n_116;
  wire buff0_reg__0_n_117;
  wire buff0_reg__0_n_118;
  wire buff0_reg__0_n_119;
  wire buff0_reg__0_n_120;
  wire buff0_reg__0_n_121;
  wire buff0_reg__0_n_122;
  wire buff0_reg__0_n_123;
  wire buff0_reg__0_n_124;
  wire buff0_reg__0_n_125;
  wire buff0_reg__0_n_126;
  wire buff0_reg__0_n_127;
  wire buff0_reg__0_n_128;
  wire buff0_reg__0_n_129;
  wire buff0_reg__0_n_130;
  wire buff0_reg__0_n_131;
  wire buff0_reg__0_n_132;
  wire buff0_reg__0_n_133;
  wire buff0_reg__0_n_134;
  wire buff0_reg__0_n_135;
  wire buff0_reg__0_n_136;
  wire buff0_reg__0_n_137;
  wire buff0_reg__0_n_138;
  wire buff0_reg__0_n_139;
  wire buff0_reg__0_n_140;
  wire buff0_reg__0_n_141;
  wire buff0_reg__0_n_142;
  wire buff0_reg__0_n_143;
  wire buff0_reg__0_n_144;
  wire buff0_reg__0_n_145;
  wire buff0_reg__0_n_146;
  wire buff0_reg__0_n_147;
  wire buff0_reg__0_n_148;
  wire buff0_reg__0_n_149;
  wire buff0_reg__0_n_150;
  wire buff0_reg__0_n_151;
  wire buff0_reg__0_n_152;
  wire buff0_reg__0_n_153;
  wire buff0_reg__1_i_10__0_n_0;
  wire buff0_reg__1_i_11__0_n_0;
  wire buff0_reg__1_i_12__0_n_0;
  wire buff0_reg__1_i_13__0_n_0;
  wire buff0_reg__1_i_14__0_n_0;
  wire buff0_reg__1_i_15__0_n_0;
  wire buff0_reg__1_i_16__0_n_0;
  wire buff0_reg__1_i_17__0_n_0;
  wire buff0_reg__1_i_18__0_n_0;
  wire buff0_reg__1_i_19__0_n_0;
  wire buff0_reg__1_i_1__0_n_0;
  wire buff0_reg__1_i_1__0_n_1;
  wire buff0_reg__1_i_1__0_n_2;
  wire buff0_reg__1_i_1__0_n_3;
  wire buff0_reg__1_i_20__0_n_0;
  wire buff0_reg__1_i_2__0_n_0;
  wire buff0_reg__1_i_2__0_n_1;
  wire buff0_reg__1_i_2__0_n_2;
  wire buff0_reg__1_i_2__0_n_3;
  wire buff0_reg__1_i_3__0_n_0;
  wire buff0_reg__1_i_3__0_n_1;
  wire buff0_reg__1_i_3__0_n_2;
  wire buff0_reg__1_i_3__0_n_3;
  wire buff0_reg__1_i_4__0_n_0;
  wire buff0_reg__1_i_4__0_n_1;
  wire buff0_reg__1_i_4__0_n_2;
  wire buff0_reg__1_i_4__0_n_3;
  wire buff0_reg__1_i_5__0_n_0;
  wire buff0_reg__1_i_6__0_n_0;
  wire buff0_reg__1_i_7__0_n_0;
  wire buff0_reg__1_i_8__0_n_0;
  wire buff0_reg__1_i_9__0_n_0;
  wire buff0_reg__1_n_100;
  wire buff0_reg__1_n_101;
  wire buff0_reg__1_n_102;
  wire buff0_reg__1_n_103;
  wire buff0_reg__1_n_104;
  wire buff0_reg__1_n_105;
  wire buff0_reg__1_n_106;
  wire buff0_reg__1_n_107;
  wire buff0_reg__1_n_108;
  wire buff0_reg__1_n_109;
  wire buff0_reg__1_n_110;
  wire buff0_reg__1_n_111;
  wire buff0_reg__1_n_112;
  wire buff0_reg__1_n_113;
  wire buff0_reg__1_n_114;
  wire buff0_reg__1_n_115;
  wire buff0_reg__1_n_116;
  wire buff0_reg__1_n_117;
  wire buff0_reg__1_n_118;
  wire buff0_reg__1_n_119;
  wire buff0_reg__1_n_120;
  wire buff0_reg__1_n_121;
  wire buff0_reg__1_n_122;
  wire buff0_reg__1_n_123;
  wire buff0_reg__1_n_124;
  wire buff0_reg__1_n_125;
  wire buff0_reg__1_n_126;
  wire buff0_reg__1_n_127;
  wire buff0_reg__1_n_128;
  wire buff0_reg__1_n_129;
  wire buff0_reg__1_n_130;
  wire buff0_reg__1_n_131;
  wire buff0_reg__1_n_132;
  wire buff0_reg__1_n_133;
  wire buff0_reg__1_n_134;
  wire buff0_reg__1_n_135;
  wire buff0_reg__1_n_136;
  wire buff0_reg__1_n_137;
  wire buff0_reg__1_n_138;
  wire buff0_reg__1_n_139;
  wire buff0_reg__1_n_140;
  wire buff0_reg__1_n_141;
  wire buff0_reg__1_n_142;
  wire buff0_reg__1_n_143;
  wire buff0_reg__1_n_144;
  wire buff0_reg__1_n_145;
  wire buff0_reg__1_n_146;
  wire buff0_reg__1_n_147;
  wire buff0_reg__1_n_148;
  wire buff0_reg__1_n_149;
  wire buff0_reg__1_n_150;
  wire buff0_reg__1_n_151;
  wire buff0_reg__1_n_152;
  wire buff0_reg__1_n_153;
  wire buff0_reg__1_n_58;
  wire buff0_reg__1_n_59;
  wire buff0_reg__1_n_60;
  wire buff0_reg__1_n_61;
  wire buff0_reg__1_n_62;
  wire buff0_reg__1_n_63;
  wire buff0_reg__1_n_64;
  wire buff0_reg__1_n_65;
  wire buff0_reg__1_n_66;
  wire buff0_reg__1_n_67;
  wire buff0_reg__1_n_68;
  wire buff0_reg__1_n_69;
  wire buff0_reg__1_n_70;
  wire buff0_reg__1_n_71;
  wire buff0_reg__1_n_72;
  wire buff0_reg__1_n_73;
  wire buff0_reg__1_n_74;
  wire buff0_reg__1_n_75;
  wire buff0_reg__1_n_76;
  wire buff0_reg__1_n_77;
  wire buff0_reg__1_n_78;
  wire buff0_reg__1_n_79;
  wire buff0_reg__1_n_80;
  wire buff0_reg__1_n_81;
  wire buff0_reg__1_n_82;
  wire buff0_reg__1_n_83;
  wire buff0_reg__1_n_84;
  wire buff0_reg__1_n_85;
  wire buff0_reg__1_n_86;
  wire buff0_reg__1_n_87;
  wire buff0_reg__1_n_88;
  wire buff0_reg__1_n_89;
  wire buff0_reg__1_n_90;
  wire buff0_reg__1_n_91;
  wire buff0_reg__1_n_92;
  wire buff0_reg__1_n_93;
  wire buff0_reg__1_n_94;
  wire buff0_reg__1_n_95;
  wire buff0_reg__1_n_96;
  wire buff0_reg__1_n_97;
  wire buff0_reg__1_n_98;
  wire buff0_reg__1_n_99;
  wire buff0_reg_i_10__0_n_0;
  wire buff0_reg_i_11__0_n_0;
  wire buff0_reg_i_12__0_n_0;
  wire buff0_reg_i_13__1_n_0;
  wire buff0_reg_i_14__1_n_0;
  wire buff0_reg_i_15__1_n_0;
  wire buff0_reg_i_16__1_n_0;
  wire buff0_reg_i_17__0_n_0;
  wire buff0_reg_i_18__0_n_0;
  wire buff0_reg_i_19__0_n_0;
  wire buff0_reg_i_1__1_n_1;
  wire buff0_reg_i_1__1_n_2;
  wire buff0_reg_i_1__1_n_3;
  wire buff0_reg_i_20__0_n_0;
  wire buff0_reg_i_21__1_n_0;
  wire buff0_reg_i_22__1_n_0;
  wire buff0_reg_i_23__1_n_0;
  wire buff0_reg_i_2__1_n_0;
  wire buff0_reg_i_2__1_n_1;
  wire buff0_reg_i_2__1_n_2;
  wire buff0_reg_i_2__1_n_3;
  wire buff0_reg_i_3__1_n_0;
  wire buff0_reg_i_3__1_n_1;
  wire buff0_reg_i_3__1_n_2;
  wire buff0_reg_i_3__1_n_3;
  wire buff0_reg_i_4__1_n_0;
  wire buff0_reg_i_4__1_n_1;
  wire buff0_reg_i_4__1_n_2;
  wire buff0_reg_i_4__1_n_3;
  wire buff0_reg_i_5__1_n_0;
  wire buff0_reg_i_5__1_n_1;
  wire buff0_reg_i_5__1_n_2;
  wire buff0_reg_i_5__1_n_3;
  wire buff0_reg_i_6__0_n_0;
  wire buff0_reg_i_6__0_n_1;
  wire buff0_reg_i_6__0_n_2;
  wire buff0_reg_i_6__0_n_3;
  wire buff0_reg_i_7__1_n_0;
  wire buff0_reg_i_7__1_n_1;
  wire buff0_reg_i_7__1_n_2;
  wire buff0_reg_i_7__1_n_3;
  wire buff0_reg_i_8__1_n_0;
  wire buff0_reg_i_8__1_n_1;
  wire buff0_reg_i_8__1_n_2;
  wire buff0_reg_i_8__1_n_3;
  wire buff0_reg_i_9__0_n_0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \buff1_reg[0]__0_n_0 ;
  wire \buff1_reg[0]__1_n_0 ;
  wire \buff1_reg[10]__0_n_0 ;
  wire \buff1_reg[10]__1_n_0 ;
  wire \buff1_reg[11]__0_n_0 ;
  wire \buff1_reg[11]__1_n_0 ;
  wire \buff1_reg[12]__0_n_0 ;
  wire \buff1_reg[12]__1_n_0 ;
  wire \buff1_reg[13]__0_n_0 ;
  wire \buff1_reg[13]__1_n_0 ;
  wire \buff1_reg[14]__0_n_0 ;
  wire \buff1_reg[14]__1_n_0 ;
  wire \buff1_reg[15]__0_n_0 ;
  wire \buff1_reg[15]__1_n_0 ;
  wire \buff1_reg[16]__0_n_0 ;
  wire \buff1_reg[16]__1_n_0 ;
  wire \buff1_reg[1]__0_n_0 ;
  wire \buff1_reg[1]__1_n_0 ;
  wire \buff1_reg[2]__0_n_0 ;
  wire \buff1_reg[2]__1_n_0 ;
  wire \buff1_reg[3]__0_n_0 ;
  wire \buff1_reg[3]__1_n_0 ;
  wire \buff1_reg[4]__0_n_0 ;
  wire \buff1_reg[4]__1_n_0 ;
  wire \buff1_reg[5]__0_n_0 ;
  wire \buff1_reg[5]__1_n_0 ;
  wire \buff1_reg[6]__0_n_0 ;
  wire \buff1_reg[6]__1_n_0 ;
  wire \buff1_reg[7]__0_n_0 ;
  wire \buff1_reg[7]__1_n_0 ;
  wire \buff1_reg[8]__0_n_0 ;
  wire \buff1_reg[8]__1_n_0 ;
  wire \buff1_reg[9]__0_n_0 ;
  wire \buff1_reg[9]__1_n_0 ;
  wire [31:0]buff1_reg__0_0;
  wire buff1_reg__0_n_100;
  wire buff1_reg__0_n_101;
  wire buff1_reg__0_n_102;
  wire buff1_reg__0_n_103;
  wire buff1_reg__0_n_104;
  wire buff1_reg__0_n_105;
  wire buff1_reg__0_n_58;
  wire buff1_reg__0_n_59;
  wire buff1_reg__0_n_60;
  wire buff1_reg__0_n_61;
  wire buff1_reg__0_n_62;
  wire buff1_reg__0_n_63;
  wire buff1_reg__0_n_64;
  wire buff1_reg__0_n_65;
  wire buff1_reg__0_n_66;
  wire buff1_reg__0_n_67;
  wire buff1_reg__0_n_68;
  wire buff1_reg__0_n_69;
  wire buff1_reg__0_n_70;
  wire buff1_reg__0_n_71;
  wire buff1_reg__0_n_72;
  wire buff1_reg__0_n_73;
  wire buff1_reg__0_n_74;
  wire buff1_reg__0_n_75;
  wire buff1_reg__0_n_76;
  wire buff1_reg__0_n_77;
  wire buff1_reg__0_n_78;
  wire buff1_reg__0_n_79;
  wire buff1_reg__0_n_80;
  wire buff1_reg__0_n_81;
  wire buff1_reg__0_n_82;
  wire buff1_reg__0_n_83;
  wire buff1_reg__0_n_84;
  wire buff1_reg__0_n_85;
  wire buff1_reg__0_n_86;
  wire buff1_reg__0_n_87;
  wire buff1_reg__0_n_88;
  wire buff1_reg__0_n_89;
  wire buff1_reg__0_n_90;
  wire buff1_reg__0_n_91;
  wire buff1_reg__0_n_92;
  wire buff1_reg__0_n_93;
  wire buff1_reg__0_n_94;
  wire buff1_reg__0_n_95;
  wire buff1_reg__0_n_96;
  wire buff1_reg__0_n_97;
  wire buff1_reg__0_n_98;
  wire buff1_reg__0_n_99;
  wire [63:33]buff1_reg__2;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire \buff2[36]_i_2_n_0 ;
  wire \buff2[36]_i_3_n_0 ;
  wire \buff2[36]_i_4_n_0 ;
  wire \buff2[40]_i_2_n_0 ;
  wire \buff2[40]_i_3_n_0 ;
  wire \buff2[40]_i_4_n_0 ;
  wire \buff2[40]_i_5_n_0 ;
  wire \buff2[44]_i_2_n_0 ;
  wire \buff2[44]_i_3_n_0 ;
  wire \buff2[44]_i_4_n_0 ;
  wire \buff2[44]_i_5_n_0 ;
  wire \buff2[48]_i_2_n_0 ;
  wire \buff2[48]_i_3_n_0 ;
  wire \buff2[48]_i_4_n_0 ;
  wire \buff2[48]_i_5_n_0 ;
  wire \buff2[52]_i_2_n_0 ;
  wire \buff2[52]_i_3_n_0 ;
  wire \buff2[52]_i_4_n_0 ;
  wire \buff2[52]_i_5_n_0 ;
  wire \buff2[52]_i_6_n_0 ;
  wire \buff2[56]_i_2_n_0 ;
  wire \buff2[56]_i_3_n_0 ;
  wire \buff2[56]_i_4_n_0 ;
  wire \buff2[56]_i_5_n_0 ;
  wire \buff2[56]_i_6_n_0 ;
  wire \buff2[56]_i_7_n_0 ;
  wire \buff2[56]_i_8_n_0 ;
  wire \buff2[56]_i_9_n_0 ;
  wire \buff2[60]_i_2_n_0 ;
  wire \buff2[60]_i_3_n_0 ;
  wire \buff2[60]_i_4_n_0 ;
  wire \buff2[60]_i_5_n_0 ;
  wire \buff2[60]_i_6_n_0 ;
  wire \buff2[60]_i_7_n_0 ;
  wire \buff2[60]_i_8_n_0 ;
  wire \buff2[60]_i_9_n_0 ;
  wire \buff2[63]_i_2_n_0 ;
  wire \buff2[63]_i_3_n_0 ;
  wire \buff2[63]_i_4_n_0 ;
  wire \buff2[63]_i_5_n_0 ;
  wire \buff2[63]_i_6_n_0 ;
  wire \buff2_reg[36]_i_1_n_0 ;
  wire \buff2_reg[36]_i_1_n_1 ;
  wire \buff2_reg[36]_i_1_n_2 ;
  wire \buff2_reg[36]_i_1_n_3 ;
  wire \buff2_reg[40]_i_1_n_0 ;
  wire \buff2_reg[40]_i_1_n_1 ;
  wire \buff2_reg[40]_i_1_n_2 ;
  wire \buff2_reg[40]_i_1_n_3 ;
  wire \buff2_reg[44]_i_1_n_0 ;
  wire \buff2_reg[44]_i_1_n_1 ;
  wire \buff2_reg[44]_i_1_n_2 ;
  wire \buff2_reg[44]_i_1_n_3 ;
  wire \buff2_reg[48]_i_1_n_0 ;
  wire \buff2_reg[48]_i_1_n_1 ;
  wire \buff2_reg[48]_i_1_n_2 ;
  wire \buff2_reg[48]_i_1_n_3 ;
  wire \buff2_reg[52]_i_1_n_0 ;
  wire \buff2_reg[52]_i_1_n_1 ;
  wire \buff2_reg[52]_i_1_n_2 ;
  wire \buff2_reg[52]_i_1_n_3 ;
  wire \buff2_reg[56]_i_1_n_0 ;
  wire \buff2_reg[56]_i_1_n_1 ;
  wire \buff2_reg[56]_i_1_n_2 ;
  wire \buff2_reg[56]_i_1_n_3 ;
  wire \buff2_reg[60]_i_1_n_0 ;
  wire \buff2_reg[60]_i_1_n_1 ;
  wire \buff2_reg[60]_i_1_n_2 ;
  wire \buff2_reg[60]_i_1_n_3 ;
  wire [63:0]\buff2_reg[63]_0 ;
  wire \buff2_reg[63]_i_1_n_2 ;
  wire \buff2_reg[63]_i_1_n_3 ;
  wire \sub_i_i434_reg_644[3]_i_2_n_0 ;
  wire \sub_i_i434_reg_644[3]_i_3_n_0 ;
  wire \sub_i_i434_reg_644[3]_i_4_n_0 ;
  wire \sub_i_i434_reg_644_reg[3]_i_1_n_1 ;
  wire \sub_i_i434_reg_644_reg[3]_i_1_n_2 ;
  wire \sub_i_i434_reg_644_reg[3]_i_1_n_3 ;
  wire [34:2]tmp2_fu_341_p2;
  wire [63:0]tmp_fu_431_p2;
  wire [31:0]tmp_product__0_0;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product_i_1__5_n_0;
  wire tmp_product_i_1__5_n_1;
  wire tmp_product_i_1__5_n_2;
  wire tmp_product_i_1__5_n_3;
  wire tmp_product_i_2__5_n_0;
  wire tmp_product_i_2__5_n_1;
  wire tmp_product_i_2__5_n_2;
  wire tmp_product_i_2__5_n_3;
  wire tmp_product_i_3__5_n_0;
  wire tmp_product_i_3__5_n_1;
  wire tmp_product_i_3__5_n_2;
  wire tmp_product_i_3__5_n_3;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__0_P_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_i_1__1_CO_UNCONNECTED;
  wire [3:1]NLW_buff0_reg__0_i_1__1_O_UNCONNECTED;
  wire NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__1_CARRYOUT_UNCONNECTED;
  wire [3:3]NLW_buff0_reg_i_1__1_CO_UNCONNECTED;
  wire [0:0]NLW_buff0_reg_i_8__1_O_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_PCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_buff2_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_buff2_reg[63]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 13x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp2_fu_341_p2[16:2],1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({tmp_fu_431_p2[63],tmp_fu_431_p2[63],tmp_fu_431_p2[63],tmp_fu_431_p2[63],tmp_fu_431_p2[63],tmp_fu_431_p2[63:51]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_fu_431_p2[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(tmp2_fu_341_p2[34:17]),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff0_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__0_i_10__0
       (.CI(buff0_reg__1_i_1__0_n_0),
        .CO({buff0_reg__0_i_10__0_n_0,buff0_reg__0_i_10__0_n_1,buff0_reg__0_i_10__0_n_2,buff0_reg__0_i_10__0_n_3}),
        .CYINIT(1'b0),
        .DI(buff0_reg_0[19:16]),
        .O(tmp_fu_431_p2[19:16]),
        .S({buff0_reg__0_i_39__0_n_0,buff0_reg__0_i_40__0_n_0,buff0_reg__0_i_41__0_n_0,buff0_reg__0_i_42__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg__0_i_11__0
       (.I0(tmp_product__0_0[31]),
        .O(buff0_reg__0_i_11__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg__0_i_12__0
       (.I0(tmp_product__0_0[30]),
        .O(buff0_reg__0_i_12__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg__0_i_13__0
       (.I0(tmp_product__0_0[29]),
        .O(buff0_reg__0_i_13__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg__0_i_14__0
       (.I0(tmp_product__0_0[28]),
        .O(buff0_reg__0_i_14__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg__0_i_15__0
       (.I0(tmp_product__0_0[27]),
        .O(buff0_reg__0_i_15__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg__0_i_16__0
       (.I0(tmp_product__0_0[26]),
        .O(buff0_reg__0_i_16__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg__0_i_17__0
       (.I0(tmp_product__0_0[25]),
        .O(buff0_reg__0_i_17__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg__0_i_18__0
       (.I0(tmp_product__0_0[24]),
        .O(buff0_reg__0_i_18__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg__0_i_19__0
       (.I0(tmp_product__0_0[23]),
        .O(buff0_reg__0_i_19__0_n_0));
  CARRY4 buff0_reg__0_i_1__1
       (.CI(buff0_reg__0_i_2__1_n_0),
        .CO(NLW_buff0_reg__0_i_1__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_buff0_reg__0_i_1__1_O_UNCONNECTED[3:1],tmp2_fu_341_p2[34]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg__0_i_20__0
       (.I0(tmp_product__0_0[22]),
        .O(buff0_reg__0_i_20__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg__0_i_21__0
       (.I0(tmp_product__0_0[21]),
        .O(buff0_reg__0_i_21__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg__0_i_22__0
       (.I0(tmp_product__0_0[20]),
        .O(buff0_reg__0_i_22__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg__0_i_23__0
       (.I0(tmp_product__0_0[19]),
        .O(buff0_reg__0_i_23__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg__0_i_24__0
       (.I0(tmp_product__0_0[18]),
        .O(buff0_reg__0_i_24__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg__0_i_25__0
       (.I0(tmp_product__0_0[17]),
        .O(buff0_reg__0_i_25__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg__0_i_26__0
       (.I0(tmp_product__0_0[16]),
        .O(buff0_reg__0_i_26__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_27__0
       (.I0(buff0_reg_0[31]),
        .I1(buff1_reg__0_0[31]),
        .O(buff0_reg__0_i_27__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_28__0
       (.I0(buff0_reg_0[30]),
        .I1(buff1_reg__0_0[30]),
        .O(buff0_reg__0_i_28__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_29__0
       (.I0(buff0_reg_0[29]),
        .I1(buff1_reg__0_0[29]),
        .O(buff0_reg__0_i_29__0_n_0));
  CARRY4 buff0_reg__0_i_2__1
       (.CI(buff0_reg__0_i_3__1_n_0),
        .CO({buff0_reg__0_i_2__1_n_0,buff0_reg__0_i_2__1_n_1,buff0_reg__0_i_2__1_n_2,buff0_reg__0_i_2__1_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_product__0_0[31:28]),
        .O(tmp2_fu_341_p2[33:30]),
        .S({buff0_reg__0_i_11__0_n_0,buff0_reg__0_i_12__0_n_0,buff0_reg__0_i_13__0_n_0,buff0_reg__0_i_14__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_30__0
       (.I0(buff0_reg_0[28]),
        .I1(buff1_reg__0_0[28]),
        .O(buff0_reg__0_i_30__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_31__0
       (.I0(buff0_reg_0[27]),
        .I1(buff1_reg__0_0[27]),
        .O(buff0_reg__0_i_31__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_32__0
       (.I0(buff0_reg_0[26]),
        .I1(buff1_reg__0_0[26]),
        .O(buff0_reg__0_i_32__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_33__0
       (.I0(buff0_reg_0[25]),
        .I1(buff1_reg__0_0[25]),
        .O(buff0_reg__0_i_33__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_34__0
       (.I0(buff0_reg_0[24]),
        .I1(buff1_reg__0_0[24]),
        .O(buff0_reg__0_i_34__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_35__0
       (.I0(buff0_reg_0[23]),
        .I1(buff1_reg__0_0[23]),
        .O(buff0_reg__0_i_35__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_36__0
       (.I0(buff0_reg_0[22]),
        .I1(buff1_reg__0_0[22]),
        .O(buff0_reg__0_i_36__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_37__0
       (.I0(buff0_reg_0[21]),
        .I1(buff1_reg__0_0[21]),
        .O(buff0_reg__0_i_37__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_38__0
       (.I0(buff0_reg_0[20]),
        .I1(buff1_reg__0_0[20]),
        .O(buff0_reg__0_i_38__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_39__0
       (.I0(buff0_reg_0[19]),
        .I1(buff1_reg__0_0[19]),
        .O(buff0_reg__0_i_39__0_n_0));
  CARRY4 buff0_reg__0_i_3__1
       (.CI(buff0_reg__0_i_4__1_n_0),
        .CO({buff0_reg__0_i_3__1_n_0,buff0_reg__0_i_3__1_n_1,buff0_reg__0_i_3__1_n_2,buff0_reg__0_i_3__1_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_product__0_0[27:24]),
        .O(tmp2_fu_341_p2[29:26]),
        .S({buff0_reg__0_i_15__0_n_0,buff0_reg__0_i_16__0_n_0,buff0_reg__0_i_17__0_n_0,buff0_reg__0_i_18__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_40__0
       (.I0(buff0_reg_0[18]),
        .I1(buff1_reg__0_0[18]),
        .O(buff0_reg__0_i_40__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_41__0
       (.I0(buff0_reg_0[17]),
        .I1(buff1_reg__0_0[17]),
        .O(buff0_reg__0_i_41__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_42__0
       (.I0(buff0_reg_0[16]),
        .I1(buff1_reg__0_0[16]),
        .O(buff0_reg__0_i_42__0_n_0));
  CARRY4 buff0_reg__0_i_4__1
       (.CI(buff0_reg__0_i_5__0_n_0),
        .CO({buff0_reg__0_i_4__1_n_0,buff0_reg__0_i_4__1_n_1,buff0_reg__0_i_4__1_n_2,buff0_reg__0_i_4__1_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_product__0_0[23:20]),
        .O(tmp2_fu_341_p2[25:22]),
        .S({buff0_reg__0_i_19__0_n_0,buff0_reg__0_i_20__0_n_0,buff0_reg__0_i_21__0_n_0,buff0_reg__0_i_22__0_n_0}));
  CARRY4 buff0_reg__0_i_5__0
       (.CI(buff0_reg_i_5__1_n_0),
        .CO({buff0_reg__0_i_5__0_n_0,buff0_reg__0_i_5__0_n_1,buff0_reg__0_i_5__0_n_2,buff0_reg__0_i_5__0_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_product__0_0[19:16]),
        .O(tmp2_fu_341_p2[21:18]),
        .S({buff0_reg__0_i_23__0_n_0,buff0_reg__0_i_24__0_n_0,buff0_reg__0_i_25__0_n_0,buff0_reg__0_i_26__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__0_i_6
       (.CI(buff0_reg__0_i_7_n_0),
        .CO({buff0_reg__0_i_6_n_0,buff0_reg__0_i_6_n_1,buff0_reg__0_i_6_n_2,buff0_reg__0_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_fu_431_p2[35:32]),
        .S(buff0_reg_0[35:32]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__0_i_7
       (.CI(buff0_reg__0_i_8_n_0),
        .CO({buff0_reg__0_i_7_n_0,buff0_reg__0_i_7_n_1,buff0_reg__0_i_7_n_2,buff0_reg__0_i_7_n_3}),
        .CYINIT(1'b0),
        .DI(buff0_reg_0[31:28]),
        .O(tmp_fu_431_p2[31:28]),
        .S({buff0_reg__0_i_27__0_n_0,buff0_reg__0_i_28__0_n_0,buff0_reg__0_i_29__0_n_0,buff0_reg__0_i_30__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__0_i_8
       (.CI(buff0_reg__0_i_9__0_n_0),
        .CO({buff0_reg__0_i_8_n_0,buff0_reg__0_i_8_n_1,buff0_reg__0_i_8_n_2,buff0_reg__0_i_8_n_3}),
        .CYINIT(1'b0),
        .DI(buff0_reg_0[27:24]),
        .O(tmp_fu_431_p2[27:24]),
        .S({buff0_reg__0_i_31__0_n_0,buff0_reg__0_i_32__0_n_0,buff0_reg__0_i_33__0_n_0,buff0_reg__0_i_34__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__0_i_9__0
       (.CI(buff0_reg__0_i_10__0_n_0),
        .CO({buff0_reg__0_i_9__0_n_0,buff0_reg__0_i_9__0_n_1,buff0_reg__0_i_9__0_n_2,buff0_reg__0_i_9__0_n_3}),
        .CYINIT(1'b0),
        .DI(buff0_reg_0[23:20]),
        .O(tmp_fu_431_p2[23:20]),
        .S({buff0_reg__0_i_35__0_n_0,buff0_reg__0_i_36__0_n_0,buff0_reg__0_i_37__0_n_0,buff0_reg__0_i_38__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_fu_431_p2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,tmp2_fu_341_p2[16:2],1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__1_n_58,buff0_reg__1_n_59,buff0_reg__1_n_60,buff0_reg__1_n_61,buff0_reg__1_n_62,buff0_reg__1_n_63,buff0_reg__1_n_64,buff0_reg__1_n_65,buff0_reg__1_n_66,buff0_reg__1_n_67,buff0_reg__1_n_68,buff0_reg__1_n_69,buff0_reg__1_n_70,buff0_reg__1_n_71,buff0_reg__1_n_72,buff0_reg__1_n_73,buff0_reg__1_n_74,buff0_reg__1_n_75,buff0_reg__1_n_76,buff0_reg__1_n_77,buff0_reg__1_n_78,buff0_reg__1_n_79,buff0_reg__1_n_80,buff0_reg__1_n_81,buff0_reg__1_n_82,buff0_reg__1_n_83,buff0_reg__1_n_84,buff0_reg__1_n_85,buff0_reg__1_n_86,buff0_reg__1_n_87,buff0_reg__1_n_88,buff0_reg__1_n_89,buff0_reg__1_n_90,buff0_reg__1_n_91,buff0_reg__1_n_92,buff0_reg__1_n_93,buff0_reg__1_n_94,buff0_reg__1_n_95,buff0_reg__1_n_96,buff0_reg__1_n_97,buff0_reg__1_n_98,buff0_reg__1_n_99,buff0_reg__1_n_100,buff0_reg__1_n_101,buff0_reg__1_n_102,buff0_reg__1_n_103,buff0_reg__1_n_104,buff0_reg__1_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112,buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_10__0
       (.I0(buff0_reg_0[10]),
        .I1(buff1_reg__0_0[10]),
        .O(buff0_reg__1_i_10__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_11__0
       (.I0(buff0_reg_0[9]),
        .I1(buff1_reg__0_0[9]),
        .O(buff0_reg__1_i_11__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_12__0
       (.I0(buff0_reg_0[8]),
        .I1(buff1_reg__0_0[8]),
        .O(buff0_reg__1_i_12__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_13__0
       (.I0(buff0_reg_0[7]),
        .I1(buff1_reg__0_0[7]),
        .O(buff0_reg__1_i_13__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_14__0
       (.I0(buff0_reg_0[6]),
        .I1(buff1_reg__0_0[6]),
        .O(buff0_reg__1_i_14__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_15__0
       (.I0(buff0_reg_0[5]),
        .I1(buff1_reg__0_0[5]),
        .O(buff0_reg__1_i_15__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_16__0
       (.I0(buff0_reg_0[4]),
        .I1(buff1_reg__0_0[4]),
        .O(buff0_reg__1_i_16__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_17__0
       (.I0(buff0_reg_0[3]),
        .I1(buff1_reg__0_0[3]),
        .O(buff0_reg__1_i_17__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_18__0
       (.I0(buff0_reg_0[2]),
        .I1(buff1_reg__0_0[2]),
        .O(buff0_reg__1_i_18__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_19__0
       (.I0(buff0_reg_0[1]),
        .I1(buff1_reg__0_0[1]),
        .O(buff0_reg__1_i_19__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__1_i_1__0
       (.CI(buff0_reg__1_i_2__0_n_0),
        .CO({buff0_reg__1_i_1__0_n_0,buff0_reg__1_i_1__0_n_1,buff0_reg__1_i_1__0_n_2,buff0_reg__1_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI(buff0_reg_0[15:12]),
        .O(tmp_fu_431_p2[15:12]),
        .S({buff0_reg__1_i_5__0_n_0,buff0_reg__1_i_6__0_n_0,buff0_reg__1_i_7__0_n_0,buff0_reg__1_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_20__0
       (.I0(buff0_reg_0[0]),
        .I1(buff1_reg__0_0[0]),
        .O(buff0_reg__1_i_20__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__1_i_2__0
       (.CI(buff0_reg__1_i_3__0_n_0),
        .CO({buff0_reg__1_i_2__0_n_0,buff0_reg__1_i_2__0_n_1,buff0_reg__1_i_2__0_n_2,buff0_reg__1_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI(buff0_reg_0[11:8]),
        .O(tmp_fu_431_p2[11:8]),
        .S({buff0_reg__1_i_9__0_n_0,buff0_reg__1_i_10__0_n_0,buff0_reg__1_i_11__0_n_0,buff0_reg__1_i_12__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__1_i_3__0
       (.CI(buff0_reg__1_i_4__0_n_0),
        .CO({buff0_reg__1_i_3__0_n_0,buff0_reg__1_i_3__0_n_1,buff0_reg__1_i_3__0_n_2,buff0_reg__1_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI(buff0_reg_0[7:4]),
        .O(tmp_fu_431_p2[7:4]),
        .S({buff0_reg__1_i_13__0_n_0,buff0_reg__1_i_14__0_n_0,buff0_reg__1_i_15__0_n_0,buff0_reg__1_i_16__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__1_i_4__0
       (.CI(1'b0),
        .CO({buff0_reg__1_i_4__0_n_0,buff0_reg__1_i_4__0_n_1,buff0_reg__1_i_4__0_n_2,buff0_reg__1_i_4__0_n_3}),
        .CYINIT(1'b0),
        .DI(buff0_reg_0[3:0]),
        .O(tmp_fu_431_p2[3:0]),
        .S({buff0_reg__1_i_17__0_n_0,buff0_reg__1_i_18__0_n_0,buff0_reg__1_i_19__0_n_0,buff0_reg__1_i_20__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_5__0
       (.I0(buff0_reg_0[15]),
        .I1(buff1_reg__0_0[15]),
        .O(buff0_reg__1_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_6__0
       (.I0(buff0_reg_0[14]),
        .I1(buff1_reg__0_0[14]),
        .O(buff0_reg__1_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_7__0
       (.I0(buff0_reg_0[13]),
        .I1(buff1_reg__0_0[13]),
        .O(buff0_reg__1_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_8__0
       (.I0(buff0_reg_0[12]),
        .I1(buff1_reg__0_0[12]),
        .O(buff0_reg__1_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_9__0
       (.I0(buff0_reg_0[11]),
        .I1(buff1_reg__0_0[11]),
        .O(buff0_reg__1_i_9__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg_i_10__0
       (.I0(tmp_product__0_0[14]),
        .O(buff0_reg_i_10__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg_i_11__0
       (.I0(tmp_product__0_0[13]),
        .O(buff0_reg_i_11__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg_i_12__0
       (.I0(tmp_product__0_0[12]),
        .O(buff0_reg_i_12__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg_i_13__1
       (.I0(tmp_product__0_0[11]),
        .O(buff0_reg_i_13__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg_i_14__1
       (.I0(tmp_product__0_0[10]),
        .O(buff0_reg_i_14__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg_i_15__1
       (.I0(tmp_product__0_0[9]),
        .O(buff0_reg_i_15__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg_i_16__1
       (.I0(tmp_product__0_0[8]),
        .O(buff0_reg_i_16__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg_i_17__0
       (.I0(tmp_product__0_0[7]),
        .O(buff0_reg_i_17__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg_i_18__0
       (.I0(tmp_product__0_0[6]),
        .O(buff0_reg_i_18__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg_i_19__0
       (.I0(tmp_product__0_0[5]),
        .O(buff0_reg_i_19__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_1__1
       (.CI(buff0_reg_i_2__1_n_0),
        .CO({NLW_buff0_reg_i_1__1_CO_UNCONNECTED[3],buff0_reg_i_1__1_n_1,buff0_reg_i_1__1_n_2,buff0_reg_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_fu_431_p2[63:60]),
        .S(buff0_reg_0[63:60]));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg_i_20__0
       (.I0(tmp_product__0_0[4]),
        .O(buff0_reg_i_20__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg_i_21__1
       (.I0(tmp_product__0_0[3]),
        .O(buff0_reg_i_21__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg_i_22__1
       (.I0(tmp_product__0_0[2]),
        .O(buff0_reg_i_22__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg_i_23__1
       (.I0(tmp_product__0_0[1]),
        .O(buff0_reg_i_23__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_2__1
       (.CI(buff0_reg_i_3__1_n_0),
        .CO({buff0_reg_i_2__1_n_0,buff0_reg_i_2__1_n_1,buff0_reg_i_2__1_n_2,buff0_reg_i_2__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_fu_431_p2[59:56]),
        .S(buff0_reg_0[59:56]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_3__1
       (.CI(buff0_reg_i_4__1_n_0),
        .CO({buff0_reg_i_3__1_n_0,buff0_reg_i_3__1_n_1,buff0_reg_i_3__1_n_2,buff0_reg_i_3__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_fu_431_p2[55:52]),
        .S(buff0_reg_0[55:52]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_4__1
       (.CI(tmp_product_i_1__5_n_0),
        .CO({buff0_reg_i_4__1_n_0,buff0_reg_i_4__1_n_1,buff0_reg_i_4__1_n_2,buff0_reg_i_4__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_fu_431_p2[51:48]),
        .S(buff0_reg_0[51:48]));
  CARRY4 buff0_reg_i_5__1
       (.CI(buff0_reg_i_6__0_n_0),
        .CO({buff0_reg_i_5__1_n_0,buff0_reg_i_5__1_n_1,buff0_reg_i_5__1_n_2,buff0_reg_i_5__1_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_product__0_0[15:12]),
        .O(tmp2_fu_341_p2[17:14]),
        .S({buff0_reg_i_9__0_n_0,buff0_reg_i_10__0_n_0,buff0_reg_i_11__0_n_0,buff0_reg_i_12__0_n_0}));
  CARRY4 buff0_reg_i_6__0
       (.CI(buff0_reg_i_7__1_n_0),
        .CO({buff0_reg_i_6__0_n_0,buff0_reg_i_6__0_n_1,buff0_reg_i_6__0_n_2,buff0_reg_i_6__0_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_product__0_0[11:8]),
        .O(tmp2_fu_341_p2[13:10]),
        .S({buff0_reg_i_13__1_n_0,buff0_reg_i_14__1_n_0,buff0_reg_i_15__1_n_0,buff0_reg_i_16__1_n_0}));
  CARRY4 buff0_reg_i_7__1
       (.CI(buff0_reg_i_8__1_n_0),
        .CO({buff0_reg_i_7__1_n_0,buff0_reg_i_7__1_n_1,buff0_reg_i_7__1_n_2,buff0_reg_i_7__1_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_product__0_0[7:4]),
        .O(tmp2_fu_341_p2[9:6]),
        .S({buff0_reg_i_17__0_n_0,buff0_reg_i_18__0_n_0,buff0_reg_i_19__0_n_0,buff0_reg_i_20__0_n_0}));
  CARRY4 buff0_reg_i_8__1
       (.CI(1'b0),
        .CO({buff0_reg_i_8__1_n_0,buff0_reg_i_8__1_n_1,buff0_reg_i_8__1_n_2,buff0_reg_i_8__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_0[3:1],1'b0}),
        .O({tmp2_fu_341_p2[5:3],NLW_buff0_reg_i_8__1_O_UNCONNECTED[0]}),
        .S({buff0_reg_i_21__1_n_0,buff0_reg_i_22__1_n_0,buff0_reg_i_23__1_n_0,tmp_product__0_0[0]}));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg_i_9__0
       (.I0(tmp_product__0_0[15]),
        .O(buff0_reg_i_9__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_fu_431_p2[50:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(tmp2_fu_341_p2[34:17]),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_buff1_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(\buff1_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[0]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_105),
        .Q(\buff1_reg[0]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(\buff1_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_95),
        .Q(\buff1_reg[10]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(\buff1_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_94),
        .Q(\buff1_reg[11]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(\buff1_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_93),
        .Q(\buff1_reg[12]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_92),
        .Q(\buff1_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_92),
        .Q(\buff1_reg[13]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_91),
        .Q(\buff1_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_91),
        .Q(\buff1_reg[14]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_90),
        .Q(\buff1_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_90),
        .Q(\buff1_reg[15]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_89),
        .Q(\buff1_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_89),
        .Q(\buff1_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(\buff1_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[1]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_104),
        .Q(\buff1_reg[1]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(\buff1_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[2]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_103),
        .Q(\buff1_reg[2]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(\buff1_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_102),
        .Q(\buff1_reg[3]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(\buff1_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_101),
        .Q(\buff1_reg[4]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(\buff1_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_100),
        .Q(\buff1_reg[5]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(\buff1_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_99),
        .Q(\buff1_reg[6]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(\buff1_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_98),
        .Q(\buff1_reg[7]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(\buff1_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_97),
        .Q(\buff1_reg[8]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(\buff1_reg[9]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_96),
        .Q(\buff1_reg[9]__1_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_fu_431_p2[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,tmp2_fu_341_p2[16:2],1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff1_reg__0_n_58,buff1_reg__0_n_59,buff1_reg__0_n_60,buff1_reg__0_n_61,buff1_reg__0_n_62,buff1_reg__0_n_63,buff1_reg__0_n_64,buff1_reg__0_n_65,buff1_reg__0_n_66,buff1_reg__0_n_67,buff1_reg__0_n_68,buff1_reg__0_n_69,buff1_reg__0_n_70,buff1_reg__0_n_71,buff1_reg__0_n_72,buff1_reg__0_n_73,buff1_reg__0_n_74,buff1_reg__0_n_75,buff1_reg__0_n_76,buff1_reg__0_n_77,buff1_reg__0_n_78,buff1_reg__0_n_79,buff1_reg__0_n_80,buff1_reg__0_n_81,buff1_reg__0_n_82,buff1_reg__0_n_83,buff1_reg__0_n_84,buff1_reg__0_n_85,buff1_reg__0_n_86,buff1_reg__0_n_87,buff1_reg__0_n_88,buff1_reg__0_n_89,buff1_reg__0_n_90,buff1_reg__0_n_91,buff1_reg__0_n_92,buff1_reg__0_n_93,buff1_reg__0_n_94,buff1_reg__0_n_95,buff1_reg__0_n_96,buff1_reg__0_n_97,buff1_reg__0_n_98,buff1_reg__0_n_99,buff1_reg__0_n_100,buff1_reg__0_n_101,buff1_reg__0_n_102,buff1_reg__0_n_103,buff1_reg__0_n_104,buff1_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff1_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_2 
       (.I0(buff1_reg__0_n_86),
        .I1(\buff1_reg[2]__0_n_0 ),
        .O(\buff2[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_3 
       (.I0(buff1_reg__0_n_87),
        .I1(\buff1_reg[1]__0_n_0 ),
        .O(\buff2[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_4 
       (.I0(buff1_reg__0_n_88),
        .I1(\buff1_reg[0]__0_n_0 ),
        .O(\buff2[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_2 
       (.I0(buff1_reg__0_n_82),
        .I1(\buff1_reg[6]__0_n_0 ),
        .O(\buff2[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_3 
       (.I0(buff1_reg__0_n_83),
        .I1(\buff1_reg[5]__0_n_0 ),
        .O(\buff2[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_4 
       (.I0(buff1_reg__0_n_84),
        .I1(\buff1_reg[4]__0_n_0 ),
        .O(\buff2[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_5 
       (.I0(buff1_reg__0_n_85),
        .I1(\buff1_reg[3]__0_n_0 ),
        .O(\buff2[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_2 
       (.I0(buff1_reg__0_n_78),
        .I1(\buff1_reg[10]__0_n_0 ),
        .O(\buff2[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_3 
       (.I0(buff1_reg__0_n_79),
        .I1(\buff1_reg[9]__0_n_0 ),
        .O(\buff2[44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_4 
       (.I0(buff1_reg__0_n_80),
        .I1(\buff1_reg[8]__0_n_0 ),
        .O(\buff2[44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_5 
       (.I0(buff1_reg__0_n_81),
        .I1(\buff1_reg[7]__0_n_0 ),
        .O(\buff2[44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_2 
       (.I0(buff1_reg__0_n_74),
        .I1(\buff1_reg[14]__0_n_0 ),
        .O(\buff2[48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_3 
       (.I0(buff1_reg__0_n_75),
        .I1(\buff1_reg[13]__0_n_0 ),
        .O(\buff2[48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_4 
       (.I0(buff1_reg__0_n_76),
        .I1(\buff1_reg[12]__0_n_0 ),
        .O(\buff2[48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_5 
       (.I0(buff1_reg__0_n_77),
        .I1(\buff1_reg[11]__0_n_0 ),
        .O(\buff2[48]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[52]_i_2 
       (.I0(buff1_reg__0_n_70),
        .I1(buff0_reg_n_104),
        .I2(buff1_reg_n_104),
        .O(\buff2[52]_i_2_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \buff2[52]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(buff1_reg_n_104),
        .I2(buff1_reg__0_n_70),
        .I3(buff1_reg_n_105),
        .I4(buff0_reg_n_105),
        .O(\buff2[52]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[52]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(buff1_reg_n_105),
        .I2(buff1_reg__0_n_71),
        .O(\buff2[52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_5 
       (.I0(buff1_reg__0_n_72),
        .I1(\buff1_reg[16]__0_n_0 ),
        .O(\buff2[52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_6 
       (.I0(buff1_reg__0_n_73),
        .I1(\buff1_reg[15]__0_n_0 ),
        .O(\buff2[52]_i_6_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_2 
       (.I0(buff0_reg_n_101),
        .I1(buff1_reg_n_101),
        .I2(buff1_reg__0_n_67),
        .O(\buff2[56]_i_2_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_3 
       (.I0(buff0_reg_n_102),
        .I1(buff1_reg_n_102),
        .I2(buff1_reg__0_n_68),
        .O(\buff2[56]_i_3_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_4 
       (.I0(buff0_reg_n_103),
        .I1(buff1_reg_n_103),
        .I2(buff1_reg__0_n_69),
        .O(\buff2[56]_i_4_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_5 
       (.I0(buff0_reg_n_104),
        .I1(buff1_reg_n_104),
        .I2(buff1_reg__0_n_70),
        .O(\buff2[56]_i_5_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_6 
       (.I0(buff0_reg_n_100),
        .I1(buff1_reg_n_100),
        .I2(buff1_reg__0_n_66),
        .I3(\buff2[56]_i_2_n_0 ),
        .O(\buff2[56]_i_6_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_7 
       (.I0(buff0_reg_n_101),
        .I1(buff1_reg_n_101),
        .I2(buff1_reg__0_n_67),
        .I3(\buff2[56]_i_3_n_0 ),
        .O(\buff2[56]_i_7_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_8 
       (.I0(buff0_reg_n_102),
        .I1(buff1_reg_n_102),
        .I2(buff1_reg__0_n_68),
        .I3(\buff2[56]_i_4_n_0 ),
        .O(\buff2[56]_i_8_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_9 
       (.I0(buff0_reg_n_103),
        .I1(buff1_reg_n_103),
        .I2(buff1_reg__0_n_69),
        .I3(\buff2[56]_i_5_n_0 ),
        .O(\buff2[56]_i_9_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_2 
       (.I0(buff0_reg_n_97),
        .I1(buff1_reg_n_97),
        .I2(buff1_reg__0_n_63),
        .O(\buff2[60]_i_2_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_3 
       (.I0(buff0_reg_n_98),
        .I1(buff1_reg_n_98),
        .I2(buff1_reg__0_n_64),
        .O(\buff2[60]_i_3_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_4 
       (.I0(buff0_reg_n_99),
        .I1(buff1_reg_n_99),
        .I2(buff1_reg__0_n_65),
        .O(\buff2[60]_i_4_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_5 
       (.I0(buff0_reg_n_100),
        .I1(buff1_reg_n_100),
        .I2(buff1_reg__0_n_66),
        .O(\buff2[60]_i_5_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_6 
       (.I0(buff0_reg_n_96),
        .I1(buff1_reg_n_96),
        .I2(buff1_reg__0_n_62),
        .I3(\buff2[60]_i_2_n_0 ),
        .O(\buff2[60]_i_6_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_7 
       (.I0(buff0_reg_n_97),
        .I1(buff1_reg_n_97),
        .I2(buff1_reg__0_n_63),
        .I3(\buff2[60]_i_3_n_0 ),
        .O(\buff2[60]_i_7_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_8 
       (.I0(buff0_reg_n_98),
        .I1(buff1_reg_n_98),
        .I2(buff1_reg__0_n_64),
        .I3(\buff2[60]_i_4_n_0 ),
        .O(\buff2[60]_i_8_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_9 
       (.I0(buff0_reg_n_99),
        .I1(buff1_reg_n_99),
        .I2(buff1_reg__0_n_65),
        .I3(\buff2[60]_i_5_n_0 ),
        .O(\buff2[60]_i_9_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[63]_i_2 
       (.I0(buff0_reg_n_95),
        .I1(buff1_reg_n_95),
        .I2(buff1_reg__0_n_61),
        .O(\buff2[63]_i_2_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[63]_i_3 
       (.I0(buff0_reg_n_96),
        .I1(buff1_reg_n_96),
        .I2(buff1_reg__0_n_62),
        .O(\buff2[63]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff2[63]_i_4 
       (.I0(buff1_reg__0_n_60),
        .I1(buff1_reg_n_94),
        .I2(buff0_reg_n_94),
        .I3(buff1_reg_n_93),
        .I4(buff0_reg_n_93),
        .I5(buff1_reg__0_n_59),
        .O(\buff2[63]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[63]_i_5 
       (.I0(\buff2[63]_i_2_n_0 ),
        .I1(buff1_reg_n_94),
        .I2(buff0_reg_n_94),
        .I3(buff1_reg__0_n_60),
        .O(\buff2[63]_i_5_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[63]_i_6 
       (.I0(buff0_reg_n_95),
        .I1(buff1_reg_n_95),
        .I2(buff1_reg__0_n_61),
        .I3(\buff2[63]_i_3_n_0 ),
        .O(\buff2[63]_i_6_n_0 ));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[0]__1_n_0 ),
        .Q(\buff2_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[10]__1_n_0 ),
        .Q(\buff2_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[11]__1_n_0 ),
        .Q(\buff2_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[12]__1_n_0 ),
        .Q(\buff2_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[13]__1_n_0 ),
        .Q(\buff2_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[14]__1_n_0 ),
        .Q(\buff2_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[15]__1_n_0 ),
        .Q(\buff2_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[16]__1_n_0 ),
        .Q(\buff2_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \buff2_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_105),
        .Q(\buff2_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \buff2_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_104),
        .Q(\buff2_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \buff2_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_103),
        .Q(\buff2_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[1]__1_n_0 ),
        .Q(\buff2_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \buff2_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_102),
        .Q(\buff2_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \buff2_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_101),
        .Q(\buff2_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \buff2_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_100),
        .Q(\buff2_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \buff2_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_99),
        .Q(\buff2_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \buff2_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_98),
        .Q(\buff2_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \buff2_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_97),
        .Q(\buff2_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \buff2_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_96),
        .Q(\buff2_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \buff2_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_95),
        .Q(\buff2_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \buff2_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_94),
        .Q(\buff2_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \buff2_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_93),
        .Q(\buff2_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[2]__1_n_0 ),
        .Q(\buff2_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \buff2_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_92),
        .Q(\buff2_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \buff2_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_91),
        .Q(\buff2_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \buff2_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_90),
        .Q(\buff2_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \buff2_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[33]),
        .Q(\buff2_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \buff2_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[34]),
        .Q(\buff2_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \buff2_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[35]),
        .Q(\buff2_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \buff2_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[36]),
        .Q(\buff2_reg[63]_0 [36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[36]_i_1 
       (.CI(1'b0),
        .CO({\buff2_reg[36]_i_1_n_0 ,\buff2_reg[36]_i_1_n_1 ,\buff2_reg[36]_i_1_n_2 ,\buff2_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__0_n_86,buff1_reg__0_n_87,buff1_reg__0_n_88,1'b0}),
        .O(buff1_reg__2[36:33]),
        .S({\buff2[36]_i_2_n_0 ,\buff2[36]_i_3_n_0 ,\buff2[36]_i_4_n_0 ,buff1_reg__0_n_89}));
  FDRE \buff2_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[37]),
        .Q(\buff2_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \buff2_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[38]),
        .Q(\buff2_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \buff2_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[39]),
        .Q(\buff2_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[3]__1_n_0 ),
        .Q(\buff2_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \buff2_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[40]),
        .Q(\buff2_reg[63]_0 [40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[40]_i_1 
       (.CI(\buff2_reg[36]_i_1_n_0 ),
        .CO({\buff2_reg[40]_i_1_n_0 ,\buff2_reg[40]_i_1_n_1 ,\buff2_reg[40]_i_1_n_2 ,\buff2_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__0_n_82,buff1_reg__0_n_83,buff1_reg__0_n_84,buff1_reg__0_n_85}),
        .O(buff1_reg__2[40:37]),
        .S({\buff2[40]_i_2_n_0 ,\buff2[40]_i_3_n_0 ,\buff2[40]_i_4_n_0 ,\buff2[40]_i_5_n_0 }));
  FDRE \buff2_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[41]),
        .Q(\buff2_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \buff2_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[42]),
        .Q(\buff2_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \buff2_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[43]),
        .Q(\buff2_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \buff2_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[44]),
        .Q(\buff2_reg[63]_0 [44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[44]_i_1 
       (.CI(\buff2_reg[40]_i_1_n_0 ),
        .CO({\buff2_reg[44]_i_1_n_0 ,\buff2_reg[44]_i_1_n_1 ,\buff2_reg[44]_i_1_n_2 ,\buff2_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__0_n_78,buff1_reg__0_n_79,buff1_reg__0_n_80,buff1_reg__0_n_81}),
        .O(buff1_reg__2[44:41]),
        .S({\buff2[44]_i_2_n_0 ,\buff2[44]_i_3_n_0 ,\buff2[44]_i_4_n_0 ,\buff2[44]_i_5_n_0 }));
  FDRE \buff2_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[45]),
        .Q(\buff2_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \buff2_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[46]),
        .Q(\buff2_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \buff2_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[47]),
        .Q(\buff2_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \buff2_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[48]),
        .Q(\buff2_reg[63]_0 [48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[48]_i_1 
       (.CI(\buff2_reg[44]_i_1_n_0 ),
        .CO({\buff2_reg[48]_i_1_n_0 ,\buff2_reg[48]_i_1_n_1 ,\buff2_reg[48]_i_1_n_2 ,\buff2_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__0_n_74,buff1_reg__0_n_75,buff1_reg__0_n_76,buff1_reg__0_n_77}),
        .O(buff1_reg__2[48:45]),
        .S({\buff2[48]_i_2_n_0 ,\buff2[48]_i_3_n_0 ,\buff2[48]_i_4_n_0 ,\buff2[48]_i_5_n_0 }));
  FDRE \buff2_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[49]),
        .Q(\buff2_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[4]__1_n_0 ),
        .Q(\buff2_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \buff2_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[50]),
        .Q(\buff2_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \buff2_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[51]),
        .Q(\buff2_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \buff2_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[52]),
        .Q(\buff2_reg[63]_0 [52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[52]_i_1 
       (.CI(\buff2_reg[48]_i_1_n_0 ),
        .CO({\buff2_reg[52]_i_1_n_0 ,\buff2_reg[52]_i_1_n_1 ,\buff2_reg[52]_i_1_n_2 ,\buff2_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[52]_i_2_n_0 ,buff1_reg__0_n_71,buff1_reg__0_n_72,buff1_reg__0_n_73}),
        .O(buff1_reg__2[52:49]),
        .S({\buff2[52]_i_3_n_0 ,\buff2[52]_i_4_n_0 ,\buff2[52]_i_5_n_0 ,\buff2[52]_i_6_n_0 }));
  FDRE \buff2_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[53]),
        .Q(\buff2_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \buff2_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[54]),
        .Q(\buff2_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \buff2_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[55]),
        .Q(\buff2_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \buff2_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[56]),
        .Q(\buff2_reg[63]_0 [56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[56]_i_1 
       (.CI(\buff2_reg[52]_i_1_n_0 ),
        .CO({\buff2_reg[56]_i_1_n_0 ,\buff2_reg[56]_i_1_n_1 ,\buff2_reg[56]_i_1_n_2 ,\buff2_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[56]_i_2_n_0 ,\buff2[56]_i_3_n_0 ,\buff2[56]_i_4_n_0 ,\buff2[56]_i_5_n_0 }),
        .O(buff1_reg__2[56:53]),
        .S({\buff2[56]_i_6_n_0 ,\buff2[56]_i_7_n_0 ,\buff2[56]_i_8_n_0 ,\buff2[56]_i_9_n_0 }));
  FDRE \buff2_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[57]),
        .Q(\buff2_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \buff2_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[58]),
        .Q(\buff2_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \buff2_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[59]),
        .Q(\buff2_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[5]__1_n_0 ),
        .Q(\buff2_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \buff2_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[60]),
        .Q(\buff2_reg[63]_0 [60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[60]_i_1 
       (.CI(\buff2_reg[56]_i_1_n_0 ),
        .CO({\buff2_reg[60]_i_1_n_0 ,\buff2_reg[60]_i_1_n_1 ,\buff2_reg[60]_i_1_n_2 ,\buff2_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[60]_i_2_n_0 ,\buff2[60]_i_3_n_0 ,\buff2[60]_i_4_n_0 ,\buff2[60]_i_5_n_0 }),
        .O(buff1_reg__2[60:57]),
        .S({\buff2[60]_i_6_n_0 ,\buff2[60]_i_7_n_0 ,\buff2[60]_i_8_n_0 ,\buff2[60]_i_9_n_0 }));
  FDRE \buff2_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[61]),
        .Q(\buff2_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \buff2_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[62]),
        .Q(\buff2_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \buff2_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[63]),
        .Q(\buff2_reg[63]_0 [63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[63]_i_1 
       (.CI(\buff2_reg[60]_i_1_n_0 ),
        .CO({\NLW_buff2_reg[63]_i_1_CO_UNCONNECTED [3:2],\buff2_reg[63]_i_1_n_2 ,\buff2_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\buff2[63]_i_2_n_0 ,\buff2[63]_i_3_n_0 }),
        .O({\NLW_buff2_reg[63]_i_1_O_UNCONNECTED [3],buff1_reg__2[63:61]}),
        .S({1'b0,\buff2[63]_i_4_n_0 ,\buff2[63]_i_5_n_0 ,\buff2[63]_i_6_n_0 }));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[6]__1_n_0 ),
        .Q(\buff2_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[7]__1_n_0 ),
        .Q(\buff2_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[8]__1_n_0 ),
        .Q(\buff2_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[9]__1_n_0 ),
        .Q(\buff2_reg[63]_0 [9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i434_reg_644[3]_i_2 
       (.I0(tmp_product__0_0[3]),
        .O(\sub_i_i434_reg_644[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i434_reg_644[3]_i_3 
       (.I0(tmp_product__0_0[2]),
        .O(\sub_i_i434_reg_644[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i434_reg_644[3]_i_4 
       (.I0(tmp_product__0_0[1]),
        .O(\sub_i_i434_reg_644[3]_i_4_n_0 ));
  CARRY4 \sub_i_i434_reg_644_reg[3]_i_1 
       (.CI(1'b0),
        .CO({CO,\sub_i_i434_reg_644_reg[3]_i_1_n_1 ,\sub_i_i434_reg_644_reg[3]_i_1_n_2 ,\sub_i_i434_reg_644_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_product__0_0[3:1],1'b0}),
        .O({D,tmp2_fu_341_p2[2]}),
        .S({\sub_i_i434_reg_644[3]_i_2_n_0 ,\sub_i_i434_reg_644[3]_i_3_n_0 ,\sub_i_i434_reg_644[3]_i_4_n_0 ,tmp_product__0_0[0]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_fu_431_p2[50:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,tmp2_fu_341_p2[16:2],1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_fu_431_p2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(tmp2_fu_341_p2[34:17]),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112,buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_1__5
       (.CI(tmp_product_i_2__5_n_0),
        .CO({tmp_product_i_1__5_n_0,tmp_product_i_1__5_n_1,tmp_product_i_1__5_n_2,tmp_product_i_1__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_fu_431_p2[47:44]),
        .S(buff0_reg_0[47:44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_2__5
       (.CI(tmp_product_i_3__5_n_0),
        .CO({tmp_product_i_2__5_n_0,tmp_product_i_2__5_n_1,tmp_product_i_2__5_n_2,tmp_product_i_2__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_fu_431_p2[43:40]),
        .S(buff0_reg_0[43:40]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_3__5
       (.CI(buff0_reg__0_i_6_n_0),
        .CO({tmp_product_i_3__5_n_0,tmp_product_i_3__5_n_1,tmp_product_i_3__5_n_2,tmp_product_i_3__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_fu_431_p2[39:36]),
        .S(buff0_reg_0[39:36]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
