--------------- Build Started: 01/15/2017 13:14:43 Project: grbl_lcd, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Bart\AppData\Local\Cypress Semiconductor\PSoC Creator\4.0" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\Bart\Documents\PSoC Creator\grbl_lcd_FRO\grbl_lcd.cydsn\grbl_lcd.cyprj" -d CY8C5888LTI-LP097 -s "C:\Users\Bart\Documents\PSoC Creator\grbl_lcd_FRO\grbl_lcd.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: fit.M0032: warning: Clock Warning: (Clock_LCD_Update's accuracy range '8  Hz -50% +100%, (4  Hz - 16  Hz)' is not within the specified tolerance range '8  Hz +/- 5%, (7.6  Hz - 8.4  Hz)'.).
 * C:\Users\Bart\Documents\PSoC Creator\grbl_lcd_FRO\grbl_lcd.cydsn\grbl_lcd.cydwr (Clock_LCD_Update)
 * C:\Users\Bart\Documents\PSoC Creator\grbl_lcd_FRO\grbl_lcd.cydsn\TopDesign\TopDesign.cysch (Instance:Clock_LCD_Update)
ADD: fit.M0032: warning: Clock Warning: (Clock_Sw_DB's accuracy range '10  Hz -50% +100%, (5  Hz - 20  Hz)' is not within the specified tolerance range '10  Hz +/- 5%, (9.5  Hz - 10.5  Hz)'.).
 * C:\Users\Bart\Documents\PSoC Creator\grbl_lcd_FRO\grbl_lcd.cydsn\grbl_lcd.cydwr (Clock_Sw_DB)
 * C:\Users\Bart\Documents\PSoC Creator\grbl_lcd_FRO\grbl_lcd.cydsn\TopDesign\TopDesign.cysch (Instance:Clock_Sw_DB)
ADD: fit.M0032: warning: Clock Warning: (Clock_Lim_DB's accuracy range '10  Hz -50% +100%, (5  Hz - 20  Hz)' is not within the specified tolerance range '10  Hz +/- 5%, (9.5  Hz - 10.5  Hz)'.).
 * C:\Users\Bart\Documents\PSoC Creator\grbl_lcd_FRO\grbl_lcd.cydsn\grbl_lcd.cydwr (Clock_Lim_DB)
 * C:\Users\Bart\Documents\PSoC Creator\grbl_lcd_FRO\grbl_lcd.cydsn\TopDesign\TopDesign.cysch (Instance:Clock_Lim_DB)
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 01/15/2017 13:14:52 ---------------
