From 920c47b5ac3f2c5440601d3d677e7eb2a5ce046f Mon Sep 17 00:00:00 2001
From: Hanna Hawa <hannah@marvell.com>
Date: Wed, 26 Aug 2015 14:04:49 +0300
Subject: [PATCH 0347/1240] comphy: fdt: ap806: added COMPHY node for AP-806
 into FDT blob

Change-Id: I15e6872682100c2c4c34bc7e03a9e09ea5d62ad5
Signed-off-by: Hanna Hawa <hannah@marvell.com>
Reviewed-on: http://vgitil04.il.marvell.com:8080/23165
Tested-by: Star_Automation <star@marvell.com>
Reviewed-by: Yehuda Yitschak <yehuday@marvell.com>
---
 arch/arm/dts/apn-806.dtsi | 14 ++++++++++++++
 1 file changed, 14 insertions(+)

diff --git a/arch/arm/dts/apn-806.dtsi b/arch/arm/dts/apn-806.dtsi
index 5ca02c4..4abf701 100644
--- a/arch/arm/dts/apn-806.dtsi
+++ b/arch/arm/dts/apn-806.dtsi
@@ -16,6 +16,7 @@
  * ***************************************************************************
  */
 
+#include <dt-bindings/comphy/comphy_data.h>
 / {
 
 	cpus {
@@ -94,6 +95,19 @@
 				windows = <0x0 0xfe000000 0x0 0x1f00000 0x05 /* PCIe window 31Mb for PCIe port*/
 					0x0 0xffe00000 0x0 0x100000 0x03 /* PCI-REG window 64Kb for PCIe-reg*/>;
 			};
+
+			comphy {
+				compatible = "marvell,mvebu-comphy", "marvell,comphy-ap806";
+				mux-bitcount = <1>;
+				max-lanes = <1>;
+				reg-comphy = <0x6F0120 0x8>;
+				reg-hpipe3 = <0x70000 0x8>;
+				phy0 {
+					phy-type = <PHY_TYPE_PEX0>;
+					phy-speed = <PHY_SPEED_5G>;
+				};
+			};
+
 		};
 		pcie-controller {
 			#address-cells = <1>;
-- 
1.9.1

