#! /home/iverilog/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-518-g94d9d1951)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 3;
:vpi_module "C:\altera\iverilog\home\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\altera\iverilog\home\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\altera\iverilog\home\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\altera\iverilog\home\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\altera\iverilog\home\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\altera\iverilog\home\iverilog\lib\ivl\v2009.vpi";
S_000001635eebc640 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001635eec6440 .scope module, "regWithBenefits_test" "regWithBenefits_test" 3 2;
 .timescale -3 -3;
P_000001635eeb9d20 .param/l "W" 0 3 3, +C4<00000000000000000000000000000111>;
v000001635eedf3b0_0 .var/2u "clk", 0 0;
v000001635eedfdb0_0 .var/2u "clr", 0 0;
v000001635eedf310_0 .var "d", 6 0;
v000001635eedf770_0 .var/2u "ld", 0 0;
v000001635eedf4f0_0 .net "q", 6 0, L_000001635eed46b0;  1 drivers
v000001635eedf810_0 .var/2u "rst_l", 0 0;
v000001635eedf130_0 .var/2u "shIn", 0 0;
v000001635eedf1d0_0 .var/2u "shl", 0 0;
S_000001635eed85e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 42, 3 42 0, S_000001635eec6440;
 .timescale -3 -3;
v000001635eedfbd0_0 .var/2s "i", 31 0;
S_000001635eed8770 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 58, 3 58 0, S_000001635eec6440;
 .timescale -3 -3;
v000001635eedfe50_0 .var/2s "i", 31 0;
S_000001635eed8900 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 74, 3 74 0, S_000001635eec6440;
 .timescale -3 -3;
v000001635eedfb30_0 .var/2s "i", 31 0;
S_000001635eec8140 .scope module, "dut" "regWithBenefits" 3 7, 4 2 0, S_000001635eec6440;
 .timescale -3 -3;
    .port_info 0 /INPUT 7 "d";
    .port_info 1 /INPUT 1 "rst_l";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /INPUT 1 "ld";
    .port_info 5 /INPUT 1 "shl";
    .port_info 6 /INPUT 1 "shIn";
    .port_info 7 /OUTPUT 7 "q";
P_000001635eebae20 .param/l "W" 0 4 3, +C4<00000000000000000000000000000111>;
L_000001635eed46b0 .functor BUFZ 7, v000001635eedf950_0, C4<0000000>, C4<0000000>, C4<0000000>;
v000001635eedfc70_0 .net "clk", 0 0, v000001635eedf3b0_0;  1 drivers
v000001635eedf630_0 .net "clr", 0 0, v000001635eedfdb0_0;  1 drivers
v000001635eedf8b0_0 .net "d", 6 0, v000001635eedf310_0;  1 drivers
v000001635eedfd10_0 .net "ld", 0 0, v000001635eedf770_0;  1 drivers
v000001635eedeff0_0 .var "next_state", 6 0;
v000001635eedf090_0 .net "q", 6 0, L_000001635eed46b0;  alias, 1 drivers
v000001635eedf590_0 .net "rst_l", 0 0, v000001635eedf810_0;  1 drivers
v000001635eedf6d0_0 .net "shIn", 0 0, v000001635eedf130_0;  1 drivers
v000001635eedfef0_0 .net "shl", 0 0, v000001635eedf1d0_0;  1 drivers
v000001635eedf950_0 .var "state", 6 0;
E_000001635eebafe0/0 .event anyedge, v000001635eedf630_0, v000001635eedfd10_0, v000001635eedf8b0_0, v000001635eedfef0_0;
E_000001635eebafe0/1 .event anyedge, v000001635eedf6d0_0, v000001635eedf950_0, v000001635eedf950_0;
E_000001635eebafe0 .event/or E_000001635eebafe0/0, E_000001635eebafe0/1;
E_000001635eebaa60/0 .event negedge, v000001635eedf590_0;
E_000001635eebaa60/1 .event posedge, v000001635eedfc70_0;
E_000001635eebaa60 .event/or E_000001635eebaa60/0, E_000001635eebaa60/1;
    .scope S_000001635eec8140;
T_0 ;
    %wait E_000001635eebaa60;
    %load/vec4 v000001635eedf590_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001635eedf950_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001635eedeff0_0;
    %assign/vec4 v000001635eedf950_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001635eec8140;
T_1 ;
Ewait_0 .event/or E_000001635eebafe0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001635eedf630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001635eedeff0_0, 0, 7;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001635eedfd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001635eedf8b0_0;
    %store/vec4 v000001635eedeff0_0, 0, 7;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001635eedfef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000001635eedf6d0_0;
    %load/vec4 v000001635eedf950_0;
    %parti/s 6, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001635eedeff0_0, 0, 7;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000001635eedf950_0;
    %store/vec4 v000001635eedeff0_0, 0, 7;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001635eec6440;
T_2 ;
    %vpi_call/w 3 11 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001635eec6440 {0 0 0};
    %vpi_call/w 3 14 "$monitor", "time:%0t\012d = %b\012clr = %b; ld = %b; shl = %b; shIn = %b\012", $time, v000001635eedf310_0, v000001635eedfdb0_0, v000001635eedf770_0, v000001635eedf1d0_0, v000001635eedf130_0, "clk = %b | rst_l = %b  : q = %b\012", v000001635eedf3b0_0, v000001635eedf810_0, v000001635eedf4f0_0 {0 0 0};
    %vpi_call/w 3 19 "$display", "\012\012" {0 0 0};
    %vpi_call/w 3 20 "$display", "\012Start\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001635eedf810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001635eedfdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001635eedf770_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001635eedf310_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001635eedf1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001635eedf130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001635eedf810_0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %vpi_call/w 3 29 "$display", "\012Shift data all the way left\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001635eedf130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001635eedf1d0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001635eedf130_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001635eedf130_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001635eedf130_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001635eedf130_0, 0, 1;
    %fork t_1, S_000001635eed85e0;
    %jmp t_0;
    .scope S_000001635eed85e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001635eedfbd0_0, 0, 32;
T_2.0 ; Top of for-loop
    %load/vec4 v000001635eedfbd0_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
T_2.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001635eedfbd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001635eedfbd0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ; for-loop exit label
    %end;
    .scope S_000001635eec6440;
t_0 %join;
    %vpi_call/w 3 45 "$display", "\012Shift data all the way left\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001635eedf130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001635eedf1d0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001635eedf130_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001635eedf130_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001635eedf130_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001635eedf130_0, 0, 1;
    %fork t_3, S_000001635eed8770;
    %jmp t_2;
    .scope S_000001635eed8770;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001635eedfe50_0, 0, 32;
T_2.3 ; Top of for-loop
    %load/vec4 v000001635eedfe50_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.4, 5;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
T_2.5 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001635eedfe50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001635eedfe50_0, 0, 32;
    %jmp T_2.3;
T_2.4 ; for-loop exit label
    %end;
    .scope S_000001635eec6440;
t_2 %join;
    %vpi_call/w 3 61 "$display", "\012Shift data all the way left\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001635eedf130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001635eedf1d0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001635eedf130_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001635eedf130_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001635eedf130_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001635eedf130_0, 0, 1;
    %fork t_5, S_000001635eed8900;
    %jmp t_4;
    .scope S_000001635eed8900;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001635eedfb30_0, 0, 32;
T_2.6 ; Top of for-loop
    %load/vec4 v000001635eedfb30_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.7, 5;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
T_2.8 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001635eedfb30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001635eedfb30_0, 0, 32;
    %jmp T_2.6;
T_2.7 ; for-loop exit label
    %end;
    .scope S_000001635eec6440;
t_4 %join;
    %vpi_call/w 3 78 "$display", "\012Load data bit while shift enable\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %pushi/vec4 42, 0, 7;
    %store/vec4 v000001635eedf310_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001635eedf770_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %vpi_call/w 3 83 "$display", "\012Sync clear data\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001635eedfdb0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %vpi_call/w 3 88 "$display", "\012Store data for several ticks\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001635eedfdb0_0, 0, 1;
    %pushi/vec4 85, 0, 7;
    %store/vec4 v000001635eedf310_0, 0, 7;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001635eedf310_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001635eedf770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001635eedf1d0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001635eedf3b0_0;
    %inv;
    %store/vec4 v000001635eedf3b0_0, 0, 1;
    %vpi_call/w 3 96 "$display", "\012async reset\012" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001635eedf810_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001635eedf810_0, 0, 1;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "..\Chapter_3\tests\regWithBenefits_test.sv";
    "..\Chapter_3\regWithBenefits.sv";
