OpenROAD v2.0-7988-g20b9074 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[WARNING STA-0357] virtual clock clk can not be propagated.
[INFO ORD-0030] Using 24 thread(s).
detailed_route arguments:  -bottom_routing_layer met1 -top_routing_layer met5 -save_guide_updates -verbose 1
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   s386
Die area:                 ( 0 0 ) ( 41340 41340 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     173
Number of terminals:      17
Number of snets:          2
Number of nets:           106

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 60.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 2307.
[INFO DRT-0033] mcon shape region query size = 1512.
[INFO DRT-0033] met1 shape region query size = 459.
[INFO DRT-0033] via shape region query size = 60.
[INFO DRT-0033] met2 shape region query size = 45.
[INFO DRT-0033] via2 shape region query size = 48.
[INFO DRT-0033] met3 shape region query size = 44.
[INFO DRT-0033] via3 shape region query size = 48.
[INFO DRT-0033] met4 shape region query size = 14.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0078]   Complete 183 pins.
[INFO DRT-0081]   Complete 50 unique inst patterns.
[INFO DRT-0084]   Complete 45 groups.
#scanned instances     = 173
#unique  instances     = 60
#stdCellGenAp          = 1497
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1192
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 332
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:02, memory = 90.86 (MB), peak = 90.86 (MB)

Number of guides:     691

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 5 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 5 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 234.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 164.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 88.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 9.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 322 vertical wires in 1 frboxes and 173 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 29 vertical wires in 1 frboxes and 52 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 92.57 (MB), peak = 92.57 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 92.59 (MB), peak = 92.59 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:04, memory = 107.61 (MB).
[INFO DRT-0199]   Number of violations = 22.
Viol/Layer        met1   met2
Metal Spacing        1      1
Short               19      1
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:04, memory = 97.53 (MB), peak = 456.39 (MB)
Total wire length = 1570 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 743 um.
Total wire length on LAYER met2 = 742 um.
Total wire length on LAYER met3 = 84 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 673.
Up-via summary (total 673):.

----------------------
 FR_MASTERSLICE      0
            li1    332
           met1    325
           met2     16
           met3      0
           met4      0
----------------------
                   673


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 22 violations.
    elapsed time = 00:00:03, memory = 127.81 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer        met1   met2
Metal Spacing        1      1
Short                5      0
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 98.19 (MB), peak = 457.19 (MB)
Total wire length = 1582 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 760 um.
Total wire length on LAYER met2 = 742 um.
Total wire length on LAYER met3 = 79 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 682.
Up-via summary (total 682):.

----------------------
 FR_MASTERSLICE      0
            li1    332
           met1    334
           met2     16
           met3      0
           met4      0
----------------------
                   682


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 100.32 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 100.49 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 100.49 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:02, memory = 118.25 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1   met2
Metal Spacing        4      0
Short               19      1
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 100.57 (MB), peak = 459.39 (MB)
Total wire length = 1586 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 761 um.
Total wire length on LAYER met2 = 744 um.
Total wire length on LAYER met3 = 80 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 671.
Up-via summary (total 671):.

----------------------
 FR_MASTERSLICE      0
            li1    332
           met1    323
           met2     16
           met3      0
           met4      0
----------------------
                   671


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:17, memory = 128.57 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer        met1   met2
Metal Spacing        5      1
Short                7      0
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:18, memory = 100.65 (MB), peak = 459.47 (MB)
Total wire length = 1599 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 709 um.
Total wire length on LAYER met2 = 761 um.
Total wire length on LAYER met3 = 128 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 694.
Up-via summary (total 694):.

----------------------
 FR_MASTERSLICE      0
            li1    332
           met1    326
           met2     36
           met3      0
           met4      0
----------------------
                   694


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:06, memory = 135.77 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:06, memory = 100.67 (MB), peak = 459.50 (MB)
Total wire length = 1585 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 690 um.
Total wire length on LAYER met2 = 770 um.
Total wire length on LAYER met3 = 123 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 687.
Up-via summary (total 687):.

----------------------
 FR_MASTERSLICE      0
            li1    332
           met1    323
           met2     32
           met3      0
           met4      0
----------------------
                   687


[INFO DRT-0198] Complete detail routing.
Total wire length = 1585 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 690 um.
Total wire length on LAYER met2 = 770 um.
Total wire length on LAYER met3 = 123 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 687.
Up-via summary (total 687):.

----------------------
 FR_MASTERSLICE      0
            li1    332
           met1    323
           met2     32
           met3      0
           met4      0
----------------------
                   687


[INFO DRT-0267] cpu time = 00:00:38, elapsed time = 00:00:37, memory = 100.67 (MB), peak = 459.50 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 0:40.54[h:]min:sec. CPU time: user 63.03 sys 2.12 (160%). Peak memory: 470524KB.
