library verilog;
use verilog.vl_types.all;
entity reg_file is
    port(
        outA            : out    vl_logic_vector(15 downto 0);
        outB            : out    vl_logic_vector(15 downto 0);
        outView         : out    vl_logic_vector(15 downto 0);
        \in\            : in     vl_logic_vector(15 downto 0);
        selA            : in     vl_logic_vector(2 downto 0);
        selB            : in     vl_logic_vector(2 downto 0);
        selView         : in     vl_logic_vector(2 downto 0);
        load_L          : in     vl_logic;
        reset_L         : in     vl_logic;
        clock           : in     vl_logic
    );
end reg_file;
