#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Nov 20 17:11:28 2018
# Process ID: 5372
# Current directory: C:/Users/zhang/Desktop/manage_ip/managed_ip_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18348 C:\Users\zhang\Desktop\manage_ip\managed_ip_project\managed_ip_project.xpr
# Log file: C:/Users/zhang/Desktop/manage_ip/managed_ip_project/vivado.log
# Journal file: C:/Users/zhang/Desktop/manage_ip/managed_ip_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 873.363 ; gain = 133.207
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_8_16384_1120 -dir c:/Users/zhang/Desktop/manage_ip
set_property -dict [list CONFIG.C_PROBE7_WIDTH {16} CONFIG.C_PROBE6_WIDTH {16} CONFIG.C_PROBE5_WIDTH {8} CONFIG.C_PROBE4_WIDTH {8} CONFIG.C_PROBE3_WIDTH {4} CONFIG.C_PROBE2_WIDTH {4} CONFIG.C_PROBE1_WIDTH {2} CONFIG.C_PROBE0_WIDTH {2} CONFIG.C_DATA_DEPTH {16384} CONFIG.C_NUM_OF_PROBES {8} CONFIG.Component_Name {ila_8_16384_1120}] [get_ips ila_8_16384_1120]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'ila_8_16384_1120' to 'ila_8_16384_1120' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/zhang/Desktop/manage_ip/ila_8_16384_1120/ila_8_16384_1120.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_8_16384_1120'...
generate_target all [get_files  c:/Users/zhang/Desktop/manage_ip/ila_8_16384_1120/ila_8_16384_1120.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_8_16384_1120'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/zhang/Desktop/manage_ip/ila_8_16384_1120/ila_8_16384_1120_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_8_16384_1120'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_8_16384_1120'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_8_16384_1120'...
catch { config_ip_cache -export [get_ips -all ila_8_16384_1120] }
export_ip_user_files -of_objects [get_files c:/Users/zhang/Desktop/manage_ip/ila_8_16384_1120/ila_8_16384_1120.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/zhang/Desktop/manage_ip/ila_8_16384_1120/ila_8_16384_1120.xci]
launch_runs -jobs 6 ila_8_16384_1120_synth_1
[Tue Nov 20 17:12:57 2018] Launched ila_8_16384_1120_synth_1...
Run output will be captured here: C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.runs/ila_8_16384_1120_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/zhang/Desktop/manage_ip/ila_8_16384_1120/ila_8_16384_1120.xci] -directory C:/Users/zhang/Desktop/manage_ip/ip_user_files/sim_scripts -ip_user_files_dir C:/Users/zhang/Desktop/manage_ip/ip_user_files -ipstatic_source_dir C:/Users/zhang/Desktop/manage_ip/ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.cache/compile_simlib/modelsim} {questa=C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.cache/compile_simlib/questa} {riviera=C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.cache/compile_simlib/riviera} {activehdl=C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.cache/cexit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 20 17:23:INFO: [Device 21-403] Loading part xc7vx690tffg1930-2
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name hdlc_rx_ram -dir c:/Users/zhang/Desktop/manage_ip
set_property -dict [list CONFIG.Component_Name {hdlc_rx_ram} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {512} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100} CONFIG.EN_SAFETY_CKT {false}] [get_ips hdlc_rx_ram]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'hdlc_rx_ram' to 'hdlc_rx_ram' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/zhang/Desktop/manage_ip/hdlc_rx_ram/hdlc_rx_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdlc_rx_ram'...
generate_target all [get_files  c:/Users/zhang/Desktop/manage_ip/hdlc_rx_ram/hdlc_rx_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdlc_rx_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdlc_rx_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'hdlc_rx_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdlc_rx_ram'...
catch { config_ip_cache -export [get_ips -all hdlc_rx_ram] }
export_ip_user_files -of_objects [get_files c:/Users/zhang/Desktop/manage_ip/hdlc_rx_ram/hdlc_rx_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/zhang/Desktop/manage_ip/hdlc_rx_ram/hdlc_rx_ram.xci]
launch_runs -jobs 6 hdlc_rx_ram_synth_1
[Tue Nov 20 17:55:16 2018] Launched hdlc_rx_ram_synth_1...
Run output will be captured here: C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.runs/hdlc_rx_ram_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/zhang/Desktop/manage_ip/hdlc_rx_ram/hdlc_rx_ram.xci] -directory C:/Users/zhang/Desktop/manage_ip/ip_user_files/sim_scripts -ip_user_files_dir C:/Users/zhang/Desktop/manage_ip/ip_user_files -ipstatic_source_dir C:/Users/zhang/Desktop/manage_ip/ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.cache/compile_simlib/modelsim} {questa=C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.cache/compile_simlib/questa} {riviera=C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.cache/compile_simlib/riviera} {activehdl=C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_project
create_project top C:/Users/zhang/Desktop/hdlc_v7_project/top -part xc7vx690tffg1930-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 20 18:58:04 2018...
