

================================================================
== Vivado HLS Report for 'max_pool_2'
================================================================
* Date:           Sun Jul 14 19:39:10 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       OPT4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.357|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1603|  1603|  1603|  1603|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                      |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Col_Loop_Pool_Row_Loop  |  1601|  1601|         4|          2|          1|   800|    yes   |
        +--------------------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %1" [cnn/max_pool_2.cpp:10]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 17.3>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten59 = phi i10 [ 0, %0 ], [ %add_ln10, %ifFalse ]" [cnn/max_pool_2.cpp:10]   --->   Operation 8 'phi' 'indvar_flatten59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %0 ], [ %select_ln29_3, %ifFalse ]" [cnn/max_pool_2.cpp:29]   --->   Operation 9 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten22 = phi i7 [ 0, %0 ], [ %select_ln13_5, %ifFalse ]" [cnn/max_pool_2.cpp:13]   --->   Operation 10 'phi' 'indvar_flatten22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%r_0 = phi i3 [ 0, %0 ], [ %select_ln13_2, %ifFalse ]" [cnn/max_pool_2.cpp:13]   --->   Operation 11 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i5 [ 0, %0 ], [ %select_ln16_5, %ifFalse ]" [cnn/max_pool_2.cpp:16]   --->   Operation 12 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%c_0 = phi i3 [ 0, %0 ], [ %select_ln16_4, %ifFalse ]" [cnn/max_pool_2.cpp:16]   --->   Operation 13 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%max_0 = phi float [ 0x3810000000000000, %0 ], [ %select_ln29_1, %ifFalse ]" [cnn/max_pool_2.cpp:29]   --->   Operation 14 'phi' 'max_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%mpr_0 = phi i2 [ 0, %0 ], [ %mpr, %ifFalse ]"   --->   Operation 15 'phi' 'mpr_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %c_0, i1 false)" [cnn/max_pool_2.cpp:27]   --->   Operation 16 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%or_ln27 = or i4 %shl_ln1, 1" [cnn/max_pool_2.cpp:27]   --->   Operation 17 'or' 'or_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.77ns)   --->   "%icmp_ln10 = icmp eq i10 %indvar_flatten59, -224" [cnn/max_pool_2.cpp:10]   --->   Operation 18 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.73ns)   --->   "%add_ln10 = add i10 %indvar_flatten59, 1" [cnn/max_pool_2.cpp:10]   --->   Operation 19 'add' 'add_ln10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Pool_Row_Loop" [cnn/max_pool_2.cpp:10]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.78ns)   --->   "%f = add i5 1, %f_0" [cnn/max_pool_2.cpp:10]   --->   Operation 21 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.48ns)   --->   "%icmp_ln13 = icmp eq i7 %indvar_flatten22, 50" [cnn/max_pool_2.cpp:13]   --->   Operation 22 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.98ns)   --->   "%select_ln29_2 = select i1 %icmp_ln13, i3 0, i3 %r_0" [cnn/max_pool_2.cpp:29]   --->   Operation 23 'select' 'select_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.21ns)   --->   "%select_ln29_3 = select i1 %icmp_ln13, i5 %f, i5 %f_0" [cnn/max_pool_2.cpp:29]   --->   Operation 24 'select' 'select_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i5 %select_ln29_3 to i12" [cnn/max_pool_2.cpp:26]   --->   Operation 25 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %r_0, i1 false)" [cnn/max_pool_2.cpp:26]   --->   Operation 26 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%select_ln29_4 = select i1 %icmp_ln13, i4 0, i4 %shl_ln" [cnn/max_pool_2.cpp:29]   --->   Operation 27 'select' 'select_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.97ns)   --->   "%xor_ln29 = xor i1 %icmp_ln13, true" [cnn/max_pool_2.cpp:29]   --->   Operation 28 'xor' 'xor_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.95ns)   --->   "%icmp_ln20 = icmp eq i2 %mpr_0, -2" [cnn/max_pool_2.cpp:20]   --->   Operation 29 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln10)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln13)   --->   "%and_ln29_4 = and i1 %icmp_ln20, %xor_ln29" [cnn/max_pool_2.cpp:29]   --->   Operation 30 'and' 'and_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.36ns)   --->   "%icmp_ln16 = icmp eq i5 %indvar_flatten, 10" [cnn/max_pool_2.cpp:16]   --->   Operation 31 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.97ns)   --->   "%and_ln29_5 = and i1 %icmp_ln16, %xor_ln29" [cnn/max_pool_2.cpp:29]   --->   Operation 32 'and' 'and_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.65ns)   --->   "%r = add i3 1, %select_ln29_2" [cnn/max_pool_2.cpp:13]   --->   Operation 33 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.97ns)   --->   "%or_ln13 = or i1 %and_ln29_5, %icmp_ln13" [cnn/max_pool_2.cpp:13]   --->   Operation 34 'or' 'or_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.98ns)   --->   "%select_ln13 = select i1 %or_ln13, i3 0, i3 %c_0" [cnn/max_pool_2.cpp:13]   --->   Operation 35 'select' 'select_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%shl_ln26_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %r, i1 false)" [cnn/max_pool_2.cpp:26]   --->   Operation 36 'bitconcatenate' 'shl_ln26_mid1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%select_ln13_1 = select i1 %and_ln29_5, i4 %shl_ln26_mid1, i4 %select_ln29_4" [cnn/max_pool_2.cpp:13]   --->   Operation 37 'select' 'select_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.98ns)   --->   "%select_ln13_2 = select i1 %and_ln29_5, i3 %r, i3 %select_ln29_2" [cnn/max_pool_2.cpp:13]   --->   Operation 38 'select' 'select_ln13_2' <Predicate = (!icmp_ln10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln29)   --->   "%select_ln13_3 = select i1 %or_ln13, i4 0, i4 %shl_ln1" [cnn/max_pool_2.cpp:13]   --->   Operation 39 'select' 'select_ln13_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_2)   --->   "%select_ln13_4 = select i1 %or_ln13, i4 1, i4 %or_ln27" [cnn/max_pool_2.cpp:13]   --->   Operation 40 'select' 'select_ln13_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln13)   --->   "%xor_ln13 = xor i1 %icmp_ln16, true" [cnn/max_pool_2.cpp:13]   --->   Operation 41 'xor' 'xor_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln13)   --->   "%or_ln13_1 = or i1 %icmp_ln13, %xor_ln13" [cnn/max_pool_2.cpp:13]   --->   Operation 42 'or' 'or_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln13 = and i1 %and_ln29_4, %or_ln13_1" [cnn/max_pool_2.cpp:13]   --->   Operation 43 'and' 'and_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.65ns)   --->   "%c = add i3 1, %select_ln13" [cnn/max_pool_2.cpp:16]   --->   Operation 44 'add' 'c' <Predicate = (!icmp_ln10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln16_1)   --->   "%or_ln16 = or i1 %and_ln13, %and_ln29_5" [cnn/max_pool_2.cpp:16]   --->   Operation 45 'or' 'or_ln16' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln16_1 = or i1 %or_ln16, %icmp_ln13" [cnn/max_pool_2.cpp:16]   --->   Operation 46 'or' 'or_ln16_1' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.99ns)   --->   "%select_ln16_1 = select i1 %or_ln16_1, i2 0, i2 %mpr_0" [cnn/max_pool_2.cpp:16]   --->   Operation 47 'select' 'select_ln16_1' <Predicate = (!icmp_ln10)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln27_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %c, i1 false)" [cnn/max_pool_2.cpp:27]   --->   Operation 48 'bitconcatenate' 'shl_ln27_mid1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln29)   --->   "%select_ln16_2 = select i1 %and_ln13, i4 %shl_ln27_mid1, i4 %select_ln13_3" [cnn/max_pool_2.cpp:16]   --->   Operation 49 'select' 'select_ln16_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln29)   --->   "%zext_ln16 = zext i4 %select_ln16_2 to i8" [cnn/max_pool_2.cpp:16]   --->   Operation 50 'zext' 'zext_ln16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_2)   --->   "%or_ln27_1 = or i4 %shl_ln27_mid1, 1" [cnn/max_pool_2.cpp:27]   --->   Operation 51 'or' 'or_ln27_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_2)   --->   "%select_ln16_3 = select i1 %and_ln13, i4 %or_ln27_1, i4 %select_ln13_4" [cnn/max_pool_2.cpp:16]   --->   Operation 52 'select' 'select_ln16_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_2)   --->   "%zext_ln16_1 = zext i4 %select_ln16_3 to i8" [cnn/max_pool_2.cpp:16]   --->   Operation 53 'zext' 'zext_ln16_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.98ns)   --->   "%select_ln16_4 = select i1 %and_ln13, i3 %c, i3 %select_ln13" [cnn/max_pool_2.cpp:16]   --->   Operation 54 'select' 'select_ln16_4' <Predicate = (!icmp_ln10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%zext_ln20 = zext i2 %select_ln16_1 to i4" [cnn/max_pool_2.cpp:20]   --->   Operation 55 'zext' 'zext_ln20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.73ns) (out node of the LUT)   --->   "%i = add i4 %zext_ln20, %select_ln13_1" [cnn/max_pool_2.cpp:26]   --->   Operation 56 'add' 'i' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i4 %i to i8" [cnn/max_pool_2.cpp:29]   --->   Operation 57 'zext' 'zext_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (3.49ns)   --->   "%mul_ln29 = mul i8 11, %zext_ln29" [cnn/max_pool_2.cpp:29]   --->   Operation 58 'mul' 'mul_ln29' <Predicate = (!icmp_ln10)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln29 = add i8 %mul_ln29, %zext_ln16" [cnn/max_pool_2.cpp:29]   --->   Operation 59 'add' 'add_ln29' <Predicate = (!icmp_ln10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_3_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln29, i4 0)" [cnn/max_pool_2.cpp:29]   --->   Operation 60 'bitconcatenate' 'tmp_3_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.54ns)   --->   "%add_ln29_1 = add i12 %tmp_3_cast, %zext_ln26_1" [cnn/max_pool_2.cpp:29]   --->   Operation 61 'add' 'add_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i12 %add_ln29_1 to i64" [cnn/max_pool_2.cpp:29]   --->   Operation 62 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%conv_2_out_addr = getelementptr [1936 x float]* @conv_2_out, i64 0, i64 %zext_ln29_1" [cnn/max_pool_2.cpp:29]   --->   Operation 63 'getelementptr' 'conv_2_out_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln29_2 = add i8 %mul_ln29, %zext_ln16_1" [cnn/max_pool_2.cpp:29]   --->   Operation 64 'add' 'add_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_11_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln29_2, i4 0)" [cnn/max_pool_2.cpp:29]   --->   Operation 65 'bitconcatenate' 'tmp_11_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.54ns)   --->   "%add_ln29_3 = add i12 %tmp_11_cast, %zext_ln26_1" [cnn/max_pool_2.cpp:29]   --->   Operation 66 'add' 'add_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i12 %add_ln29_3 to i64" [cnn/max_pool_2.cpp:29]   --->   Operation 67 'zext' 'zext_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%conv_2_out_addr_1 = getelementptr [1936 x float]* @conv_2_out, i64 0, i64 %zext_ln29_2" [cnn/max_pool_2.cpp:29]   --->   Operation 68 'getelementptr' 'conv_2_out_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (3.25ns)   --->   "%conv_2_out_load = load float* %conv_2_out_addr, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 69 'load' 'conv_2_out_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_2 : Operation 70 [2/2] (3.25ns)   --->   "%conv_2_out_load_1 = load float* %conv_2_out_addr_1, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 70 'load' 'conv_2_out_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_2 : Operation 71 [1/1] (1.78ns)   --->   "%add_ln16 = add i5 %indvar_flatten, 1" [cnn/max_pool_2.cpp:16]   --->   Operation 71 'add' 'add_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.68>
ST_3 : Operation 72 [1/1] (0.69ns)   --->   "%select_ln16 = select i1 %or_ln16_1, float 0x3810000000000000, float %max_0" [cnn/max_pool_2.cpp:16]   --->   Operation 72 'select' 'select_ln16' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/2] (3.25ns)   --->   "%conv_2_out_load = load float* %conv_2_out_addr, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 73 'load' 'conv_2_out_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 74 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %conv_2_out_load, %select_ln16" [cnn/max_pool_2.cpp:29]   --->   Operation 74 'fcmp' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/2] (3.25ns)   --->   "%conv_2_out_load_1 = load float* %conv_2_out_addr_1, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 75 'load' 'conv_2_out_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 76 [1/1] (1.56ns)   --->   "%mpr = add i2 1, %select_ln16_1" [cnn/max_pool_2.cpp:20]   --->   Operation 76 'add' 'mpr' <Predicate = (!icmp_ln10)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (1.21ns)   --->   "%select_ln16_5 = select i1 %or_ln13, i5 1, i5 %add_ln16" [cnn/max_pool_2.cpp:16]   --->   Operation 77 'select' 'select_ln16_5' <Predicate = (!icmp_ln10)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (1.87ns)   --->   "%add_ln13_1 = add i7 %indvar_flatten22, 1" [cnn/max_pool_2.cpp:13]   --->   Operation 78 'add' 'add_ln13_1' <Predicate = (!icmp_ln10 & !icmp_ln13)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.99ns)   --->   "%select_ln13_5 = select i1 %icmp_ln13, i7 1, i7 %add_ln13_1" [cnn/max_pool_2.cpp:13]   --->   Operation 79 'select' 'select_ln13_5' <Predicate = (!icmp_ln10)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 80 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 12.5>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %select_ln29_3 to i10" [cnn/max_pool_2.cpp:26]   --->   Operation 81 'zext' 'zext_ln26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i3 %select_ln13_2 to i6" [cnn/max_pool_2.cpp:36]   --->   Operation 82 'zext' 'zext_ln36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %select_ln13_2, i2 0)" [cnn/max_pool_2.cpp:36]   --->   Operation 83 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i5 %tmp to i6" [cnn/max_pool_2.cpp:36]   --->   Operation 84 'zext' 'zext_ln36_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (1.78ns)   --->   "%add_ln36 = add i6 %zext_ln36, %zext_ln36_2" [cnn/max_pool_2.cpp:36]   --->   Operation 85 'add' 'add_ln36' <Predicate = (!icmp_ln10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast float %conv_2_out_load to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 86 'bitcast' 'bitcast_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 87 'partselect' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %bitcast_ln29 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 88 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast float %select_ln16 to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 89 'bitcast' 'bitcast_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_1, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 90 'partselect' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = trunc i32 %bitcast_ln29_1 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 91 'trunc' 'trunc_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp ne i8 %tmp_1, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 92 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (2.44ns)   --->   "%icmp_ln29_1 = icmp eq i23 %trunc_ln29, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 93 'icmp' 'icmp_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%or_ln29 = or i1 %icmp_ln29_1, %icmp_ln29" [cnn/max_pool_2.cpp:29]   --->   Operation 94 'or' 'or_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (1.55ns)   --->   "%icmp_ln29_2 = icmp ne i8 %tmp_5, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 95 'icmp' 'icmp_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (2.44ns)   --->   "%icmp_ln29_3 = icmp eq i23 %trunc_ln29_1, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 96 'icmp' 'icmp_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%or_ln29_1 = or i1 %icmp_ln29_3, %icmp_ln29_2" [cnn/max_pool_2.cpp:29]   --->   Operation 97 'or' 'or_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%and_ln29 = and i1 %or_ln29, %or_ln29_1" [cnn/max_pool_2.cpp:29]   --->   Operation 98 'and' 'and_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %conv_2_out_load, %select_ln16" [cnn/max_pool_2.cpp:29]   --->   Operation 99 'fcmp' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_1 = and i1 %and_ln29, %tmp_6" [cnn/max_pool_2.cpp:29]   --->   Operation 100 'and' 'and_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29 = select i1 %and_ln29_1, float %conv_2_out_load, float %select_ln16" [cnn/max_pool_2.cpp:29]   --->   Operation 101 'select' 'select_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 102 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp ogt float %conv_2_out_load_1, %select_ln29" [cnn/max_pool_2.cpp:29]   --->   Operation 102 'fcmp' 'tmp_9' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.95ns)   --->   "%icmp_ln20_1 = icmp eq i2 %mpr, -2" [cnn/max_pool_2.cpp:20]   --->   Operation 103 'icmp' 'icmp_ln20_1' <Predicate = (!icmp_ln10)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_1, label %ifTrue, label %ifFalse" [cnn/max_pool_2.cpp:20]   --->   Operation 104 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i3 %select_ln16_4 to i6" [cnn/max_pool_2.cpp:36]   --->   Operation 105 'zext' 'zext_ln36_1' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (1.82ns)   --->   "%add_ln36_1 = add i6 %add_ln36, %zext_ln36_1" [cnn/max_pool_2.cpp:36]   --->   Operation 106 'add' 'add_ln36_1' <Predicate = (icmp_ln20_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_13_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %add_ln36_1, i4 0)" [cnn/max_pool_2.cpp:36]   --->   Operation 107 'bitconcatenate' 'tmp_13_cast' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (1.73ns)   --->   "%add_ln36_2 = add i10 %tmp_13_cast, %zext_ln26" [cnn/max_pool_2.cpp:36]   --->   Operation 108 'add' 'add_ln36_2' <Predicate = (icmp_ln20_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 13.2>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([35 x i8]* @Filter_Loop_Col_Loop)"   --->   Operation 109 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 800, i64 800, i64 800)"   --->   Operation 110 'speclooptripcount' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @Row_Loop_Col_Loop_Po)"   --->   Operation 111 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @Col_Loop_Pool_Row_Lo)"   --->   Operation 112 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str356) nounwind" [cnn/max_pool_2.cpp:21]   --->   Operation 113 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str356)" [cnn/max_pool_2.cpp:21]   --->   Operation 114 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str457) nounwind" [cnn/max_pool_2.cpp:22]   --->   Operation 115 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln29_2 = bitcast float %conv_2_out_load_1 to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 116 'bitcast' 'bitcast_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_2, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 117 'partselect' 'tmp_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln29_2 = trunc i32 %bitcast_ln29_2 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 118 'trunc' 'trunc_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%bitcast_ln29_3 = bitcast float %select_ln29 to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 119 'bitcast' 'bitcast_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_3, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 120 'partselect' 'tmp_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln29_3 = trunc i32 %bitcast_ln29_3 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 121 'trunc' 'trunc_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (1.55ns)   --->   "%icmp_ln29_4 = icmp ne i8 %tmp_7, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 122 'icmp' 'icmp_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (2.44ns)   --->   "%icmp_ln29_5 = icmp eq i23 %trunc_ln29_2, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 123 'icmp' 'icmp_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%or_ln29_2 = or i1 %icmp_ln29_5, %icmp_ln29_4" [cnn/max_pool_2.cpp:29]   --->   Operation 124 'or' 'or_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (1.55ns)   --->   "%icmp_ln29_6 = icmp ne i8 %tmp_8, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 125 'icmp' 'icmp_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (2.44ns)   --->   "%icmp_ln29_7 = icmp eq i23 %trunc_ln29_3, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 126 'icmp' 'icmp_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%or_ln29_3 = or i1 %icmp_ln29_7, %icmp_ln29_6" [cnn/max_pool_2.cpp:29]   --->   Operation 127 'or' 'or_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%and_ln29_2 = and i1 %or_ln29_2, %or_ln29_3" [cnn/max_pool_2.cpp:29]   --->   Operation 128 'and' 'and_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp ogt float %conv_2_out_load_1, %select_ln29" [cnn/max_pool_2.cpp:29]   --->   Operation 129 'fcmp' 'tmp_9' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_3 = and i1 %and_ln29_2, %tmp_9" [cnn/max_pool_2.cpp:29]   --->   Operation 130 'and' 'and_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_1 = select i1 %and_ln29_3, float %conv_2_out_load_1, float %select_ln29" [cnn/max_pool_2.cpp:29]   --->   Operation 131 'select' 'select_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str356, i32 %tmp_4)" [cnn/max_pool_2.cpp:34]   --->   Operation 132 'specregionend' 'empty_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i10 %add_ln36_2 to i64" [cnn/max_pool_2.cpp:36]   --->   Operation 133 'zext' 'zext_ln36_3' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%max_pool_out_addr = getelementptr [400 x float]* %max_pool_out, i64 0, i64 %zext_ln36_3" [cnn/max_pool_2.cpp:36]   --->   Operation 134 'getelementptr' 'max_pool_out_addr' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (3.25ns)   --->   "store float %select_ln29_1, float* %max_pool_out_addr, align 4" [cnn/max_pool_2.cpp:36]   --->   Operation 135 'store' <Predicate = (icmp_ln20_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 136 'br' <Predicate = (icmp_ln20_1)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "ret void" [cnn/max_pool_2.cpp:40]   --->   Operation 137 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ max_pool_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln10           (br               ) [ 0111110]
indvar_flatten59  (phi              ) [ 0011110]
f_0               (phi              ) [ 0011110]
indvar_flatten22  (phi              ) [ 0011110]
r_0               (phi              ) [ 0011110]
indvar_flatten    (phi              ) [ 0011110]
c_0               (phi              ) [ 0011110]
max_0             (phi              ) [ 0011000]
mpr_0             (phi              ) [ 0011110]
shl_ln1           (bitconcatenate   ) [ 0000000]
or_ln27           (or               ) [ 0000000]
icmp_ln10         (icmp             ) [ 0011110]
add_ln10          (add              ) [ 0111110]
br_ln10           (br               ) [ 0000000]
f                 (add              ) [ 0000000]
icmp_ln13         (icmp             ) [ 0001000]
select_ln29_2     (select           ) [ 0000000]
select_ln29_3     (select           ) [ 0111110]
zext_ln26_1       (zext             ) [ 0000000]
shl_ln            (bitconcatenate   ) [ 0000000]
select_ln29_4     (select           ) [ 0000000]
xor_ln29          (xor              ) [ 0000000]
icmp_ln20         (icmp             ) [ 0000000]
and_ln29_4        (and              ) [ 0000000]
icmp_ln16         (icmp             ) [ 0000000]
and_ln29_5        (and              ) [ 0000000]
r                 (add              ) [ 0000000]
or_ln13           (or               ) [ 0001000]
select_ln13       (select           ) [ 0000000]
shl_ln26_mid1     (bitconcatenate   ) [ 0000000]
select_ln13_1     (select           ) [ 0000000]
select_ln13_2     (select           ) [ 0111110]
select_ln13_3     (select           ) [ 0000000]
select_ln13_4     (select           ) [ 0000000]
xor_ln13          (xor              ) [ 0000000]
or_ln13_1         (or               ) [ 0000000]
and_ln13          (and              ) [ 0000000]
c                 (add              ) [ 0000000]
or_ln16           (or               ) [ 0000000]
or_ln16_1         (or               ) [ 0001000]
select_ln16_1     (select           ) [ 0001000]
shl_ln27_mid1     (bitconcatenate   ) [ 0000000]
select_ln16_2     (select           ) [ 0000000]
zext_ln16         (zext             ) [ 0000000]
or_ln27_1         (or               ) [ 0000000]
select_ln16_3     (select           ) [ 0000000]
zext_ln16_1       (zext             ) [ 0000000]
select_ln16_4     (select           ) [ 0111110]
zext_ln20         (zext             ) [ 0000000]
i                 (add              ) [ 0000000]
zext_ln29         (zext             ) [ 0000000]
mul_ln29          (mul              ) [ 0000000]
add_ln29          (add              ) [ 0000000]
tmp_3_cast        (bitconcatenate   ) [ 0000000]
add_ln29_1        (add              ) [ 0000000]
zext_ln29_1       (zext             ) [ 0000000]
conv_2_out_addr   (getelementptr    ) [ 0001000]
add_ln29_2        (add              ) [ 0000000]
tmp_11_cast       (bitconcatenate   ) [ 0000000]
add_ln29_3        (add              ) [ 0000000]
zext_ln29_2       (zext             ) [ 0000000]
conv_2_out_addr_1 (getelementptr    ) [ 0001000]
add_ln16          (add              ) [ 0001000]
select_ln16       (select           ) [ 0010100]
conv_2_out_load   (load             ) [ 0010100]
conv_2_out_load_1 (load             ) [ 0011110]
mpr               (add              ) [ 0111110]
select_ln16_5     (select           ) [ 0111110]
add_ln13_1        (add              ) [ 0000000]
select_ln13_5     (select           ) [ 0111110]
br_ln0            (br               ) [ 0111110]
zext_ln26         (zext             ) [ 0000000]
zext_ln36         (zext             ) [ 0000000]
tmp               (bitconcatenate   ) [ 0000000]
zext_ln36_2       (zext             ) [ 0000000]
add_ln36          (add              ) [ 0000000]
bitcast_ln29      (bitcast          ) [ 0000000]
tmp_1             (partselect       ) [ 0000000]
trunc_ln29        (trunc            ) [ 0000000]
bitcast_ln29_1    (bitcast          ) [ 0000000]
tmp_5             (partselect       ) [ 0000000]
trunc_ln29_1      (trunc            ) [ 0000000]
icmp_ln29         (icmp             ) [ 0000000]
icmp_ln29_1       (icmp             ) [ 0000000]
or_ln29           (or               ) [ 0000000]
icmp_ln29_2       (icmp             ) [ 0000000]
icmp_ln29_3       (icmp             ) [ 0000000]
or_ln29_1         (or               ) [ 0000000]
and_ln29          (and              ) [ 0000000]
tmp_6             (fcmp             ) [ 0000000]
and_ln29_1        (and              ) [ 0000000]
select_ln29       (select           ) [ 0001010]
icmp_ln20_1       (icmp             ) [ 0011110]
br_ln20           (br               ) [ 0000000]
zext_ln36_1       (zext             ) [ 0000000]
add_ln36_1        (add              ) [ 0000000]
tmp_13_cast       (bitconcatenate   ) [ 0000000]
add_ln36_2        (add              ) [ 0001010]
specloopname_ln0  (specloopname     ) [ 0000000]
empty             (speclooptripcount) [ 0000000]
specloopname_ln0  (specloopname     ) [ 0000000]
specloopname_ln0  (specloopname     ) [ 0000000]
specloopname_ln21 (specloopname     ) [ 0000000]
tmp_4             (specregionbegin  ) [ 0000000]
specpipeline_ln22 (specpipeline     ) [ 0000000]
bitcast_ln29_2    (bitcast          ) [ 0000000]
tmp_7             (partselect       ) [ 0000000]
trunc_ln29_2      (trunc            ) [ 0000000]
bitcast_ln29_3    (bitcast          ) [ 0000000]
tmp_8             (partselect       ) [ 0000000]
trunc_ln29_3      (trunc            ) [ 0000000]
icmp_ln29_4       (icmp             ) [ 0000000]
icmp_ln29_5       (icmp             ) [ 0000000]
or_ln29_2         (or               ) [ 0000000]
icmp_ln29_6       (icmp             ) [ 0000000]
icmp_ln29_7       (icmp             ) [ 0000000]
or_ln29_3         (or               ) [ 0000000]
and_ln29_2        (and              ) [ 0000000]
tmp_9             (fcmp             ) [ 0000000]
and_ln29_3        (and              ) [ 0000000]
select_ln29_1     (select           ) [ 0111000]
empty_6           (specregionend    ) [ 0000000]
zext_ln36_3       (zext             ) [ 0000000]
max_pool_out_addr (getelementptr    ) [ 0000000]
store_ln36        (store            ) [ 0000000]
br_ln0            (br               ) [ 0000000]
ret_ln40          (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="max_pool_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_2_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_out"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_Loop_Col_Loop"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_Po"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Pool_Row_Lo"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str356"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str457"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="conv_2_out_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="12" slack="0"/>
<pin id="96" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_out_addr/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="conv_2_out_addr_1_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="12" slack="0"/>
<pin id="103" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_out_addr_1/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="11" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="0"/>
<pin id="112" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="113" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="32" slack="0"/>
<pin id="115" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_2_out_load/2 conv_2_out_load_1/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="max_pool_out_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="10" slack="0"/>
<pin id="121" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_addr/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln36_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="9" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="130" class="1005" name="indvar_flatten59_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="10" slack="1"/>
<pin id="132" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten59 (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="indvar_flatten59_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="10" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten59/2 "/>
</bind>
</comp>

<comp id="141" class="1005" name="f_0_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="1"/>
<pin id="143" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="f_0_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="5" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="indvar_flatten22_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="7" slack="1"/>
<pin id="154" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten22 (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="indvar_flatten22_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="7" slack="1"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten22/2 "/>
</bind>
</comp>

<comp id="164" class="1005" name="r_0_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="1"/>
<pin id="166" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="r_0_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="3" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="175" class="1005" name="indvar_flatten_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="1"/>
<pin id="177" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="indvar_flatten_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="5" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="186" class="1005" name="c_0_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="1"/>
<pin id="188" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="c_0_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="3" slack="0"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="197" class="1005" name="max_0_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_0 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="max_0_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="32" slack="1"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_0/2 "/>
</bind>
</comp>

<comp id="209" class="1005" name="mpr_0_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="1"/>
<pin id="211" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="mpr_0_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="2" slack="1"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/3 tmp_9/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="shl_ln1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="0" index="1" bw="3" slack="0"/>
<pin id="228" dir="0" index="2" bw="1" slack="0"/>
<pin id="229" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="or_ln27_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_ln10_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="10" slack="0"/>
<pin id="241" dir="0" index="1" bw="9" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="add_ln10_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="10" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="f_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="5" slack="0"/>
<pin id="254" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln13_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="7" slack="0"/>
<pin id="259" dir="0" index="1" bw="7" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="select_ln29_2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="3" slack="0"/>
<pin id="267" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_2/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="select_ln29_3_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="5" slack="0"/>
<pin id="274" dir="0" index="2" bw="5" slack="0"/>
<pin id="275" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_3/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln26_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="shl_ln_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="0" index="1" bw="3" slack="0"/>
<pin id="286" dir="0" index="2" bw="1" slack="0"/>
<pin id="287" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="select_ln29_4_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="4" slack="0"/>
<pin id="295" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_4/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="xor_ln29_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln20_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="2" slack="0"/>
<pin id="307" dir="0" index="1" bw="2" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="and_ln29_4_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_4/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln16_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="0" index="1" bw="5" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="and_ln29_5_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_5/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="r_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="3" slack="0"/>
<pin id="332" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="or_ln13_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="select_ln13_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="3" slack="0"/>
<pin id="345" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="shl_ln26_mid1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="0" index="1" bw="3" slack="0"/>
<pin id="352" dir="0" index="2" bw="1" slack="0"/>
<pin id="353" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln26_mid1/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="select_ln13_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="4" slack="0"/>
<pin id="360" dir="0" index="2" bw="4" slack="0"/>
<pin id="361" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_1/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="select_ln13_2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="3" slack="0"/>
<pin id="368" dir="0" index="2" bw="3" slack="0"/>
<pin id="369" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_2/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="select_ln13_3_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="0" index="2" bw="4" slack="0"/>
<pin id="377" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_3/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="select_ln13_4_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="0" index="2" bw="4" slack="0"/>
<pin id="385" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_4/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="xor_ln13_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln13/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="or_ln13_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13_1/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="and_ln13_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln13/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="c_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="3" slack="0"/>
<pin id="410" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="or_ln16_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln16/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="or_ln16_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln16_1/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="select_ln16_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="0" index="2" bw="2" slack="0"/>
<pin id="429" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_1/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="shl_ln27_mid1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="4" slack="0"/>
<pin id="435" dir="0" index="1" bw="3" slack="0"/>
<pin id="436" dir="0" index="2" bw="1" slack="0"/>
<pin id="437" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln27_mid1/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="select_ln16_2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="4" slack="0"/>
<pin id="444" dir="0" index="2" bw="4" slack="0"/>
<pin id="445" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_2/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln16_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="4" slack="0"/>
<pin id="451" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="or_ln27_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="4" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_1/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="select_ln16_3_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="4" slack="0"/>
<pin id="462" dir="0" index="2" bw="4" slack="0"/>
<pin id="463" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_3/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln16_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="4" slack="0"/>
<pin id="469" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="select_ln16_4_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="3" slack="0"/>
<pin id="474" dir="0" index="2" bw="3" slack="0"/>
<pin id="475" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_4/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="zext_ln20_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="2" slack="0"/>
<pin id="481" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="i_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="2" slack="0"/>
<pin id="485" dir="0" index="1" bw="4" slack="0"/>
<pin id="486" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln29_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="4" slack="0"/>
<pin id="491" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="mul_ln29_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="5" slack="0"/>
<pin id="495" dir="0" index="1" bw="4" slack="0"/>
<pin id="496" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln29/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="add_ln29_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="0"/>
<pin id="501" dir="0" index="1" bw="4" slack="0"/>
<pin id="502" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_3_cast_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="12" slack="0"/>
<pin id="507" dir="0" index="1" bw="8" slack="0"/>
<pin id="508" dir="0" index="2" bw="1" slack="0"/>
<pin id="509" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_cast/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln29_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="12" slack="0"/>
<pin id="515" dir="0" index="1" bw="5" slack="0"/>
<pin id="516" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_1/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln29_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="12" slack="0"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="add_ln29_2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="0"/>
<pin id="526" dir="0" index="1" bw="4" slack="0"/>
<pin id="527" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_2/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_11_cast_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="12" slack="0"/>
<pin id="532" dir="0" index="1" bw="8" slack="0"/>
<pin id="533" dir="0" index="2" bw="1" slack="0"/>
<pin id="534" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11_cast/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add_ln29_3_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="12" slack="0"/>
<pin id="540" dir="0" index="1" bw="5" slack="0"/>
<pin id="541" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_3/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln29_2_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="12" slack="0"/>
<pin id="546" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_2/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="add_ln16_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="5" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="select_ln16_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="1"/>
<pin id="557" dir="0" index="1" bw="32" slack="0"/>
<pin id="558" dir="0" index="2" bw="32" slack="1"/>
<pin id="559" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="mpr_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="2" slack="1"/>
<pin id="566" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpr/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="select_ln16_5_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="1"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="0" index="2" bw="5" slack="1"/>
<pin id="572" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_5/3 "/>
</bind>
</comp>

<comp id="574" class="1004" name="add_ln13_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="7" slack="1"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="select_ln13_5_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="1"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="0" index="2" bw="7" slack="0"/>
<pin id="584" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_5/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="zext_ln26_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="5" slack="2"/>
<pin id="589" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/4 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln36_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="3" slack="2"/>
<pin id="592" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="5" slack="0"/>
<pin id="595" dir="0" index="1" bw="3" slack="2"/>
<pin id="596" dir="0" index="2" bw="1" slack="0"/>
<pin id="597" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="zext_ln36_2_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="5" slack="0"/>
<pin id="602" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_2/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="add_ln36_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="3" slack="0"/>
<pin id="606" dir="0" index="1" bw="5" slack="0"/>
<pin id="607" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="bitcast_ln29_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="1"/>
<pin id="612" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29/4 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_1_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="0"/>
<pin id="615" dir="0" index="1" bw="32" slack="0"/>
<pin id="616" dir="0" index="2" bw="6" slack="0"/>
<pin id="617" dir="0" index="3" bw="6" slack="0"/>
<pin id="618" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="623" class="1004" name="trunc_ln29_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="0"/>
<pin id="625" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/4 "/>
</bind>
</comp>

<comp id="627" class="1004" name="bitcast_ln29_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="1"/>
<pin id="629" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_1/4 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_5_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="0"/>
<pin id="632" dir="0" index="1" bw="32" slack="0"/>
<pin id="633" dir="0" index="2" bw="6" slack="0"/>
<pin id="634" dir="0" index="3" bw="6" slack="0"/>
<pin id="635" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="640" class="1004" name="trunc_ln29_1_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="0"/>
<pin id="642" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_1/4 "/>
</bind>
</comp>

<comp id="644" class="1004" name="icmp_ln29_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="8" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/4 "/>
</bind>
</comp>

<comp id="650" class="1004" name="icmp_ln29_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="23" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_1/4 "/>
</bind>
</comp>

<comp id="656" class="1004" name="or_ln29_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29/4 "/>
</bind>
</comp>

<comp id="662" class="1004" name="icmp_ln29_2_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_2/4 "/>
</bind>
</comp>

<comp id="668" class="1004" name="icmp_ln29_3_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="23" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_3/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="or_ln29_1_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_1/4 "/>
</bind>
</comp>

<comp id="680" class="1004" name="and_ln29_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/4 "/>
</bind>
</comp>

<comp id="686" class="1004" name="and_ln29_1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="1" slack="0"/>
<pin id="689" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_1/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="select_ln29_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="32" slack="1"/>
<pin id="695" dir="0" index="2" bw="32" slack="1"/>
<pin id="696" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="icmp_ln20_1_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="2" slack="1"/>
<pin id="701" dir="0" index="1" bw="2" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_1/4 "/>
</bind>
</comp>

<comp id="704" class="1004" name="zext_ln36_1_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="3" slack="2"/>
<pin id="706" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/4 "/>
</bind>
</comp>

<comp id="707" class="1004" name="add_ln36_1_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="6" slack="0"/>
<pin id="709" dir="0" index="1" bw="3" slack="0"/>
<pin id="710" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/4 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_13_cast_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="10" slack="0"/>
<pin id="715" dir="0" index="1" bw="6" slack="0"/>
<pin id="716" dir="0" index="2" bw="1" slack="0"/>
<pin id="717" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13_cast/4 "/>
</bind>
</comp>

<comp id="721" class="1004" name="add_ln36_2_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="10" slack="0"/>
<pin id="723" dir="0" index="1" bw="5" slack="0"/>
<pin id="724" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_2/4 "/>
</bind>
</comp>

<comp id="727" class="1004" name="bitcast_ln29_2_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="2"/>
<pin id="729" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_2/5 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_7_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="8" slack="0"/>
<pin id="732" dir="0" index="1" bw="32" slack="0"/>
<pin id="733" dir="0" index="2" bw="6" slack="0"/>
<pin id="734" dir="0" index="3" bw="6" slack="0"/>
<pin id="735" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="740" class="1004" name="trunc_ln29_2_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="0"/>
<pin id="742" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_2/5 "/>
</bind>
</comp>

<comp id="744" class="1004" name="bitcast_ln29_3_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="1"/>
<pin id="746" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_3/5 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp_8_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="8" slack="0"/>
<pin id="749" dir="0" index="1" bw="32" slack="0"/>
<pin id="750" dir="0" index="2" bw="6" slack="0"/>
<pin id="751" dir="0" index="3" bw="6" slack="0"/>
<pin id="752" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="757" class="1004" name="trunc_ln29_3_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="0"/>
<pin id="759" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_3/5 "/>
</bind>
</comp>

<comp id="761" class="1004" name="icmp_ln29_4_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="8" slack="0"/>
<pin id="763" dir="0" index="1" bw="1" slack="0"/>
<pin id="764" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_4/5 "/>
</bind>
</comp>

<comp id="767" class="1004" name="icmp_ln29_5_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="23" slack="0"/>
<pin id="769" dir="0" index="1" bw="1" slack="0"/>
<pin id="770" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_5/5 "/>
</bind>
</comp>

<comp id="773" class="1004" name="or_ln29_2_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_2/5 "/>
</bind>
</comp>

<comp id="779" class="1004" name="icmp_ln29_6_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="8" slack="0"/>
<pin id="781" dir="0" index="1" bw="1" slack="0"/>
<pin id="782" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_6/5 "/>
</bind>
</comp>

<comp id="785" class="1004" name="icmp_ln29_7_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="23" slack="0"/>
<pin id="787" dir="0" index="1" bw="1" slack="0"/>
<pin id="788" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_7/5 "/>
</bind>
</comp>

<comp id="791" class="1004" name="or_ln29_3_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="0"/>
<pin id="793" dir="0" index="1" bw="1" slack="0"/>
<pin id="794" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_3/5 "/>
</bind>
</comp>

<comp id="797" class="1004" name="and_ln29_2_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="1" slack="0"/>
<pin id="800" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_2/5 "/>
</bind>
</comp>

<comp id="803" class="1004" name="and_ln29_3_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="0" index="1" bw="1" slack="0"/>
<pin id="806" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_3/5 "/>
</bind>
</comp>

<comp id="809" class="1004" name="select_ln29_1_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="0"/>
<pin id="811" dir="0" index="1" bw="32" slack="2"/>
<pin id="812" dir="0" index="2" bw="32" slack="1"/>
<pin id="813" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_1/5 "/>
</bind>
</comp>

<comp id="816" class="1004" name="zext_ln36_3_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="10" slack="1"/>
<pin id="818" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_3/5 "/>
</bind>
</comp>

<comp id="820" class="1005" name="icmp_ln10_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="1"/>
<pin id="822" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="824" class="1005" name="add_ln10_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="10" slack="0"/>
<pin id="826" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="829" class="1005" name="icmp_ln13_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="1"/>
<pin id="831" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="834" class="1005" name="select_ln29_3_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="5" slack="0"/>
<pin id="836" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln29_3 "/>
</bind>
</comp>

<comp id="840" class="1005" name="or_ln13_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="1"/>
<pin id="842" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln13 "/>
</bind>
</comp>

<comp id="845" class="1005" name="select_ln13_2_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="3" slack="0"/>
<pin id="847" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln13_2 "/>
</bind>
</comp>

<comp id="852" class="1005" name="or_ln16_1_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="1"/>
<pin id="854" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln16_1 "/>
</bind>
</comp>

<comp id="857" class="1005" name="select_ln16_1_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="2" slack="1"/>
<pin id="859" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln16_1 "/>
</bind>
</comp>

<comp id="862" class="1005" name="select_ln16_4_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="3" slack="0"/>
<pin id="864" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln16_4 "/>
</bind>
</comp>

<comp id="868" class="1005" name="conv_2_out_addr_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="11" slack="1"/>
<pin id="870" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_out_addr "/>
</bind>
</comp>

<comp id="873" class="1005" name="conv_2_out_addr_1_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="11" slack="1"/>
<pin id="875" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_out_addr_1 "/>
</bind>
</comp>

<comp id="878" class="1005" name="add_ln16_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="5" slack="1"/>
<pin id="880" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln16 "/>
</bind>
</comp>

<comp id="883" class="1005" name="select_ln16_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="1"/>
<pin id="885" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln16 "/>
</bind>
</comp>

<comp id="890" class="1005" name="conv_2_out_load_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="1"/>
<pin id="892" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_out_load "/>
</bind>
</comp>

<comp id="897" class="1005" name="conv_2_out_load_1_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="1"/>
<pin id="899" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_out_load_1 "/>
</bind>
</comp>

<comp id="904" class="1005" name="mpr_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="2" slack="1"/>
<pin id="906" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr "/>
</bind>
</comp>

<comp id="910" class="1005" name="select_ln16_5_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="5" slack="1"/>
<pin id="912" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln16_5 "/>
</bind>
</comp>

<comp id="915" class="1005" name="select_ln13_5_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="7" slack="1"/>
<pin id="917" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13_5 "/>
</bind>
</comp>

<comp id="920" class="1005" name="select_ln29_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="32" slack="1"/>
<pin id="922" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29 "/>
</bind>
</comp>

<comp id="927" class="1005" name="icmp_ln20_1_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="1"/>
<pin id="929" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20_1 "/>
</bind>
</comp>

<comp id="931" class="1005" name="add_ln36_2_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="10" slack="1"/>
<pin id="933" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln36_2 "/>
</bind>
</comp>

<comp id="936" class="1005" name="select_ln29_1_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="1"/>
<pin id="938" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="44" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="44" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="92" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="99" pin="3"/><net_sink comp="106" pin=2"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="44" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="156" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="6" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="10" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="12" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="201" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="212"><net_src comp="14" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="106" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="16" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="190" pin="4"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="18" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="237"><net_src comp="225" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="20" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="134" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="22" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="134" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="24" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="26" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="145" pin="4"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="156" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="28" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="257" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="10" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="168" pin="4"/><net_sink comp="263" pin=2"/></net>

<net id="276"><net_src comp="257" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="251" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="145" pin="4"/><net_sink comp="271" pin=2"/></net>

<net id="282"><net_src comp="271" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="16" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="168" pin="4"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="18" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="296"><net_src comp="257" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="30" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="283" pin="3"/><net_sink comp="291" pin=2"/></net>

<net id="303"><net_src comp="257" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="32" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="213" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="34" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="299" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="179" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="36" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="299" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="38" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="263" pin="3"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="323" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="257" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="346"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="10" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="190" pin="4"/><net_sink comp="341" pin=2"/></net>

<net id="354"><net_src comp="16" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="329" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="18" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="362"><net_src comp="323" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="349" pin="3"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="291" pin="3"/><net_sink comp="357" pin=2"/></net>

<net id="370"><net_src comp="323" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="329" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="263" pin="3"/><net_sink comp="365" pin=2"/></net>

<net id="378"><net_src comp="335" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="30" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="225" pin="3"/><net_sink comp="373" pin=2"/></net>

<net id="386"><net_src comp="335" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="20" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="233" pin="2"/><net_sink comp="381" pin=2"/></net>

<net id="393"><net_src comp="317" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="32" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="257" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="389" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="311" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="395" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="38" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="341" pin="3"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="401" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="323" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="413" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="257" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="430"><net_src comp="419" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="14" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="213" pin="4"/><net_sink comp="425" pin=2"/></net>

<net id="438"><net_src comp="16" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="407" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="18" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="446"><net_src comp="401" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="433" pin="3"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="373" pin="3"/><net_sink comp="441" pin=2"/></net>

<net id="452"><net_src comp="441" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="433" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="20" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="464"><net_src comp="401" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="453" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="381" pin="3"/><net_sink comp="459" pin=2"/></net>

<net id="470"><net_src comp="459" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="476"><net_src comp="401" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="407" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="341" pin="3"/><net_sink comp="471" pin=2"/></net>

<net id="482"><net_src comp="425" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="479" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="357" pin="3"/><net_sink comp="483" pin=1"/></net>

<net id="492"><net_src comp="483" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="40" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="489" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="493" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="449" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="510"><net_src comp="42" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="499" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="30" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="517"><net_src comp="505" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="279" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="522"><net_src comp="513" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="528"><net_src comp="493" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="467" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="535"><net_src comp="42" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="524" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="30" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="542"><net_src comp="530" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="279" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="547"><net_src comp="538" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="553"><net_src comp="179" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="26" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="560"><net_src comp="12" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="561"><net_src comp="197" pin="1"/><net_sink comp="555" pin=2"/></net>

<net id="562"><net_src comp="555" pin="3"/><net_sink comp="220" pin=1"/></net>

<net id="567"><net_src comp="46" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="573"><net_src comp="26" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="152" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="48" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="585"><net_src comp="48" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="586"><net_src comp="574" pin="2"/><net_sink comp="580" pin=2"/></net>

<net id="598"><net_src comp="50" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="14" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="603"><net_src comp="593" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="608"><net_src comp="590" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="600" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="619"><net_src comp="52" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="610" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="621"><net_src comp="54" pin="0"/><net_sink comp="613" pin=2"/></net>

<net id="622"><net_src comp="56" pin="0"/><net_sink comp="613" pin=3"/></net>

<net id="626"><net_src comp="610" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="636"><net_src comp="52" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="627" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="638"><net_src comp="54" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="639"><net_src comp="56" pin="0"/><net_sink comp="630" pin=3"/></net>

<net id="643"><net_src comp="627" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="648"><net_src comp="613" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="58" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="623" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="60" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="650" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="644" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="630" pin="4"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="58" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="640" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="60" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="668" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="662" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="656" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="674" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="680" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="220" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="697"><net_src comp="686" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="692" pin="3"/><net_sink comp="220" pin=1"/></net>

<net id="703"><net_src comp="34" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="711"><net_src comp="604" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="704" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="718"><net_src comp="62" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="707" pin="2"/><net_sink comp="713" pin=1"/></net>

<net id="720"><net_src comp="30" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="725"><net_src comp="713" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="587" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="736"><net_src comp="52" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="737"><net_src comp="727" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="738"><net_src comp="54" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="739"><net_src comp="56" pin="0"/><net_sink comp="730" pin=3"/></net>

<net id="743"><net_src comp="727" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="753"><net_src comp="52" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="744" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="755"><net_src comp="54" pin="0"/><net_sink comp="747" pin=2"/></net>

<net id="756"><net_src comp="56" pin="0"/><net_sink comp="747" pin=3"/></net>

<net id="760"><net_src comp="744" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="765"><net_src comp="730" pin="4"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="58" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="771"><net_src comp="740" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="60" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="777"><net_src comp="767" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="761" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="783"><net_src comp="747" pin="4"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="58" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="789"><net_src comp="757" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="60" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="795"><net_src comp="785" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="779" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="801"><net_src comp="773" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="791" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="807"><net_src comp="797" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="220" pin="2"/><net_sink comp="803" pin=1"/></net>

<net id="814"><net_src comp="803" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="815"><net_src comp="809" pin="3"/><net_sink comp="124" pin=1"/></net>

<net id="819"><net_src comp="816" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="823"><net_src comp="239" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="827"><net_src comp="245" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="832"><net_src comp="257" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="837"><net_src comp="271" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="839"><net_src comp="834" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="843"><net_src comp="335" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="848"><net_src comp="365" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="850"><net_src comp="845" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="851"><net_src comp="845" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="855"><net_src comp="419" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="860"><net_src comp="425" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="865"><net_src comp="471" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="867"><net_src comp="862" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="871"><net_src comp="92" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="876"><net_src comp="99" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="881"><net_src comp="549" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="568" pin=2"/></net>

<net id="886"><net_src comp="555" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="888"><net_src comp="883" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="889"><net_src comp="883" pin="1"/><net_sink comp="692" pin=2"/></net>

<net id="893"><net_src comp="106" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="896"><net_src comp="890" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="900"><net_src comp="106" pin="7"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="902"><net_src comp="897" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="903"><net_src comp="897" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="907"><net_src comp="563" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="909"><net_src comp="904" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="913"><net_src comp="568" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="918"><net_src comp="580" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="923"><net_src comp="692" pin="3"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="925"><net_src comp="920" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="926"><net_src comp="920" pin="1"/><net_sink comp="809" pin=2"/></net>

<net id="930"><net_src comp="699" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="934"><net_src comp="721" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="939"><net_src comp="809" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="201" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_out | {5 }
 - Input state : 
	Port: max_pool_2 : conv_2_out | {2 3 }
  - Chain level:
	State 1
	State 2
		shl_ln1 : 1
		or_ln27 : 2
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		f : 1
		icmp_ln13 : 1
		select_ln29_2 : 2
		select_ln29_3 : 2
		zext_ln26_1 : 3
		shl_ln : 1
		select_ln29_4 : 2
		xor_ln29 : 2
		icmp_ln20 : 1
		and_ln29_4 : 2
		icmp_ln16 : 1
		and_ln29_5 : 2
		r : 3
		or_ln13 : 2
		select_ln13 : 2
		shl_ln26_mid1 : 4
		select_ln13_1 : 5
		select_ln13_2 : 2
		select_ln13_3 : 2
		select_ln13_4 : 2
		xor_ln13 : 2
		or_ln13_1 : 2
		and_ln13 : 2
		c : 3
		or_ln16 : 2
		or_ln16_1 : 2
		select_ln16_1 : 2
		shl_ln27_mid1 : 4
		select_ln16_2 : 5
		zext_ln16 : 6
		or_ln27_1 : 5
		select_ln16_3 : 5
		zext_ln16_1 : 6
		select_ln16_4 : 4
		zext_ln20 : 3
		i : 4
		zext_ln29 : 5
		mul_ln29 : 6
		add_ln29 : 7
		tmp_3_cast : 8
		add_ln29_1 : 9
		zext_ln29_1 : 10
		conv_2_out_addr : 11
		add_ln29_2 : 7
		tmp_11_cast : 8
		add_ln29_3 : 9
		zext_ln29_2 : 10
		conv_2_out_addr_1 : 11
		conv_2_out_load : 12
		conv_2_out_load_1 : 12
		add_ln16 : 1
	State 3
		tmp_6 : 1
		select_ln13_5 : 1
	State 4
		zext_ln36_2 : 1
		add_ln36 : 2
		tmp_1 : 1
		trunc_ln29 : 1
		tmp_5 : 1
		trunc_ln29_1 : 1
		icmp_ln29 : 2
		icmp_ln29_1 : 2
		or_ln29 : 3
		icmp_ln29_2 : 2
		icmp_ln29_3 : 2
		or_ln29_1 : 3
		and_ln29 : 3
		and_ln29_1 : 3
		select_ln29 : 3
		tmp_9 : 4
		br_ln20 : 1
		add_ln36_1 : 3
		tmp_13_cast : 4
		add_ln36_2 : 5
	State 5
		tmp_7 : 1
		trunc_ln29_2 : 1
		tmp_8 : 1
		trunc_ln29_3 : 1
		icmp_ln29_4 : 2
		icmp_ln29_5 : 2
		or_ln29_2 : 3
		icmp_ln29_6 : 2
		icmp_ln29_7 : 2
		or_ln29_3 : 3
		and_ln29_2 : 3
		and_ln29_3 : 3
		select_ln29_1 : 3
		empty_6 : 1
		max_pool_out_addr : 1
		store_ln36 : 4
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_220      |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln10_fu_245   |    0    |    0    |    14   |
|          |       f_fu_251       |    0    |    0    |    15   |
|          |       r_fu_329       |    0    |    0    |    12   |
|          |       c_fu_407       |    0    |    0    |    12   |
|          |       i_fu_483       |    0    |    0    |    13   |
|          |    add_ln29_fu_499   |    0    |    0    |    15   |
|          |   add_ln29_1_fu_513  |    0    |    0    |    12   |
|    add   |   add_ln29_2_fu_524  |    0    |    0    |    15   |
|          |   add_ln29_3_fu_538  |    0    |    0    |    12   |
|          |    add_ln16_fu_549   |    0    |    0    |    15   |
|          |      mpr_fu_563      |    0    |    0    |    10   |
|          |   add_ln13_1_fu_574  |    0    |    0    |    15   |
|          |    add_ln36_fu_604   |    0    |    0    |    15   |
|          |   add_ln36_1_fu_707  |    0    |    0    |    15   |
|          |   add_ln36_2_fu_721  |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_239   |    0    |    0    |    13   |
|          |   icmp_ln13_fu_257   |    0    |    0    |    11   |
|          |   icmp_ln20_fu_305   |    0    |    0    |    8    |
|          |   icmp_ln16_fu_317   |    0    |    0    |    11   |
|          |   icmp_ln29_fu_644   |    0    |    0    |    11   |
|          |  icmp_ln29_1_fu_650  |    0    |    0    |    18   |
|   icmp   |  icmp_ln29_2_fu_662  |    0    |    0    |    11   |
|          |  icmp_ln29_3_fu_668  |    0    |    0    |    18   |
|          |  icmp_ln20_1_fu_699  |    0    |    0    |    8    |
|          |  icmp_ln29_4_fu_761  |    0    |    0    |    11   |
|          |  icmp_ln29_5_fu_767  |    0    |    0    |    18   |
|          |  icmp_ln29_6_fu_779  |    0    |    0    |    11   |
|          |  icmp_ln29_7_fu_785  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          | select_ln29_2_fu_263 |    0    |    0    |    3    |
|          | select_ln29_3_fu_271 |    0    |    0    |    5    |
|          | select_ln29_4_fu_291 |    0    |    0    |    4    |
|          |  select_ln13_fu_341  |    0    |    0    |    3    |
|          | select_ln13_1_fu_357 |    0    |    0    |    4    |
|          | select_ln13_2_fu_365 |    0    |    0    |    3    |
|          | select_ln13_3_fu_373 |    0    |    0    |    4    |
|          | select_ln13_4_fu_381 |    0    |    0    |    4    |
|  select  | select_ln16_1_fu_425 |    0    |    0    |    2    |
|          | select_ln16_2_fu_441 |    0    |    0    |    4    |
|          | select_ln16_3_fu_459 |    0    |    0    |    4    |
|          | select_ln16_4_fu_471 |    0    |    0    |    3    |
|          |  select_ln16_fu_555  |    0    |    0    |    32   |
|          | select_ln16_5_fu_568 |    0    |    0    |    5    |
|          | select_ln13_5_fu_580 |    0    |    0    |    7    |
|          |  select_ln29_fu_692  |    0    |    0    |    32   |
|          | select_ln29_1_fu_809 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln29_fu_493   |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|          |    or_ln27_fu_233    |    0    |    0    |    0    |
|          |    or_ln13_fu_335    |    0    |    0    |    2    |
|          |   or_ln13_1_fu_395   |    0    |    0    |    2    |
|          |    or_ln16_fu_413    |    0    |    0    |    2    |
|    or    |   or_ln16_1_fu_419   |    0    |    0    |    2    |
|          |   or_ln27_1_fu_453   |    0    |    0    |    0    |
|          |    or_ln29_fu_656    |    0    |    0    |    2    |
|          |   or_ln29_1_fu_674   |    0    |    0    |    2    |
|          |   or_ln29_2_fu_773   |    0    |    0    |    2    |
|          |   or_ln29_3_fu_791   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   and_ln29_4_fu_311  |    0    |    0    |    2    |
|          |   and_ln29_5_fu_323  |    0    |    0    |    2    |
|          |    and_ln13_fu_401   |    0    |    0    |    2    |
|    and   |    and_ln29_fu_680   |    0    |    0    |    2    |
|          |   and_ln29_1_fu_686  |    0    |    0    |    2    |
|          |   and_ln29_2_fu_797  |    0    |    0    |    2    |
|          |   and_ln29_3_fu_803  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln29_fu_299   |    0    |    0    |    2    |
|          |    xor_ln13_fu_389   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    shl_ln1_fu_225    |    0    |    0    |    0    |
|          |     shl_ln_fu_283    |    0    |    0    |    0    |
|          | shl_ln26_mid1_fu_349 |    0    |    0    |    0    |
|bitconcatenate| shl_ln27_mid1_fu_433 |    0    |    0    |    0    |
|          |   tmp_3_cast_fu_505  |    0    |    0    |    0    |
|          |  tmp_11_cast_fu_530  |    0    |    0    |    0    |
|          |      tmp_fu_593      |    0    |    0    |    0    |
|          |  tmp_13_cast_fu_713  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  zext_ln26_1_fu_279  |    0    |    0    |    0    |
|          |   zext_ln16_fu_449   |    0    |    0    |    0    |
|          |  zext_ln16_1_fu_467  |    0    |    0    |    0    |
|          |   zext_ln20_fu_479   |    0    |    0    |    0    |
|          |   zext_ln29_fu_489   |    0    |    0    |    0    |
|   zext   |  zext_ln29_1_fu_519  |    0    |    0    |    0    |
|          |  zext_ln29_2_fu_544  |    0    |    0    |    0    |
|          |   zext_ln26_fu_587   |    0    |    0    |    0    |
|          |   zext_ln36_fu_590   |    0    |    0    |    0    |
|          |  zext_ln36_2_fu_600  |    0    |    0    |    0    |
|          |  zext_ln36_1_fu_704  |    0    |    0    |    0    |
|          |  zext_ln36_3_fu_816  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_1_fu_613     |    0    |    0    |    0    |
|partselect|     tmp_5_fu_630     |    0    |    0    |    0    |
|          |     tmp_7_fu_730     |    0    |    0    |    0    |
|          |     tmp_8_fu_747     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln29_fu_623  |    0    |    0    |    0    |
|   trunc  |  trunc_ln29_1_fu_640 |    0    |    0    |    0    |
|          |  trunc_ln29_2_fu_740 |    0    |    0    |    0    |
|          |  trunc_ln29_3_fu_757 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |    66   |   812   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln10_reg_824    |   10   |
|     add_ln16_reg_878    |    5   |
|    add_ln36_2_reg_931   |   10   |
|       c_0_reg_186       |    3   |
|conv_2_out_addr_1_reg_873|   11   |
| conv_2_out_addr_reg_868 |   11   |
|conv_2_out_load_1_reg_897|   32   |
| conv_2_out_load_reg_890 |   32   |
|       f_0_reg_141       |    5   |
|    icmp_ln10_reg_820    |    1   |
|    icmp_ln13_reg_829    |    1   |
|   icmp_ln20_1_reg_927   |    1   |
| indvar_flatten22_reg_152|    7   |
| indvar_flatten59_reg_130|   10   |
|  indvar_flatten_reg_175 |    5   |
|      max_0_reg_197      |   32   |
|      mpr_0_reg_209      |    2   |
|       mpr_reg_904       |    2   |
|     or_ln13_reg_840     |    1   |
|    or_ln16_1_reg_852    |    1   |
|       r_0_reg_164       |    3   |
|  select_ln13_2_reg_845  |    3   |
|  select_ln13_5_reg_915  |    7   |
|  select_ln16_1_reg_857  |    2   |
|  select_ln16_4_reg_862  |    3   |
|  select_ln16_5_reg_910  |    5   |
|   select_ln16_reg_883   |   32   |
|  select_ln29_1_reg_936  |   32   |
|  select_ln29_3_reg_834  |    5   |
|   select_ln29_reg_920   |   32   |
+-------------------------+--------+
|          Total          |   306  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_106    |  p0  |   2  |  11  |   22   ||    9    |
|     grp_access_fu_106    |  p2  |   2  |   0  |    0   ||    9    |
| indvar_flatten22_reg_152 |  p0  |   2  |   7  |   14   ||    9    |
|       max_0_reg_197      |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_220        |  p0  |   3  |  32  |   96   ||    15   |
|        grp_fu_220        |  p1  |   4  |  32  |   128  ||    21   |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   324  || 10.7512 ||    72   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   66   |   812  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   72   |
|  Register |    -   |    -   |   306  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   10   |   372  |   884  |
+-----------+--------+--------+--------+--------+
