-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             jd4691@newnano.poly.edu                             
-- Generated date:           Mon Sep 06 21:29:00 EDT 2021                        

Solution Settings: inPlaceNTT_DIF.v1
  Current state: extract
  Project: Catapult_3
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt_tb.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/math/mgc_ac_math.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/math/mgc_ac_trig.h
            $MGC_HOME/shared/include/math/mgc_sc_atan_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_atan2_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_K_cordic.tab
            $MGC_HOME/shared/include/math/mgc_sc_x2_atan2_pow2.tab
          $MGC_HOME/shared/include/math/mgc_ac_hcordic.h
            $MGC_HOME/shared/include/math/mgc_ac_hcordic.tab
            $MGC_HOME/shared/include/math/mgc_ac_hcordic_inv_ln2.tab
      $PROJECT_HOME/include/utils.h
    $PROJECT_HOME/src/utils.cpp
      $PROJECT_HOME/include/utils.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process              Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIF/core                      50  112768     112772            0  0        ? 
    Design Total:                             50  112768     112772            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                            Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    --------------------------------------------------------- ---------- --------- ---------- ---------------- ----- ---------- -----------
    [Lib: amba]                                                                                                                             
    ccs_axi4_slave_mem(1,0,1024,32,32,10,0,0,12,32,1,1,1,0,0)    960.000     0.000      0.000            0.000 0.950          1           1 
    ccs_axi4_slave_mem(4,0,1024,32,32,10,0,0,12,32,1,1,1,0,0)    960.000     0.000      0.000            0.000 0.950          1           1 
    ccs_axi4_slave_mem(5,0,1024,32,32,10,0,0,12,32,1,1,1,0,0)    960.000     0.000      0.000            0.000 0.950          1           1 
    [Lib: ccs_ioport]                                                                                                                       
    ccs_in(2,32)                                                   0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_in(3,32)                                                   0.000     0.000      0.000            0.000 0.000          1           0 
    [Lib: mgc_Xilinx-VIRTEX-7-1_beh]                                                                                                        
    mgc_add(10,0,10,0,10)                                         10.000     0.000     10.000            9.000 1.125          3           3 
    mgc_add(10,0,2,1,11)                                          10.000     0.000     10.000            9.000 1.125          1           1 
    mgc_add(11,0,10,0,11)                                         11.000     0.000     11.000           10.000 1.140          1           1 
    mgc_add(11,0,11,0,11)                                         11.000     0.000     11.000           10.000 1.140          1           1 
    mgc_add(32,0,32,0,32)                                         32.000     0.000     32.000           31.000 1.455          6           4 
    mgc_add(32,0,32,1,34)                                         32.000     0.000     32.000           31.000 1.455          1           1 
    mgc_add(33,0,32,0,33)                                         33.000     0.000     33.000           32.000 1.470          1           1 
    mgc_add(4,0,1,1,4)                                             4.000     0.000      4.000            3.000 1.035          1           0 
    mgc_add(4,0,4,0,4)                                             4.000     0.000      4.000            3.000 1.035          1           1 
    mgc_add(5,0,2,1,5)                                             5.000     0.000      5.000            4.000 1.050          1           1 
    mgc_and(1,2)                                                   1.000     0.000      1.000            0.000 0.560          0          33 
    mgc_and(1,4)                                                   1.000     0.000      1.000            0.000 0.560          0           1 
    mgc_and(10,2)                                                 10.000     0.000     10.000            0.000 0.560          0           6 
    mgc_and(32,2)                                                 32.000     0.000     32.000            0.000 0.560          0           1 
    mgc_mul(10,0,10,0,10)                                        607.000     1.000      0.000            0.000 4.506          1           1 
    mgc_mul(32,0,32,0,64)                                       2476.000     4.000     48.000            0.000 7.329          1           1 
    mgc_mux(10,1,2)                                               10.000     0.000     10.000            0.000 0.090          0           4 
    mgc_mux(32,1,2)                                               32.000     0.000     32.000            0.000 0.090          3           7 
    mgc_mux(4,1,2)                                                 4.000     0.000      4.000            0.000 0.090          0           2 
    mgc_mux1hot(32,3)                                             46.282     0.000     46.282            0.000 0.560          0           2 
    mgc_mux1hot(32,4)                                             58.571     0.000     58.571            0.000 1.520          0           1 
    mgc_nand(1,3)                                                  1.000     0.000      1.000            0.000 0.560          0           1 
    mgc_nor(1,2)                                                   1.000     0.000      1.000            0.000 0.560          0           9 
    mgc_not(1)                                                     0.000     0.000      0.000            0.000 0.000          0          27 
    mgc_not(10)                                                    0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(32)                                                    0.000     0.000      0.000            0.000 0.000          0           6 
    mgc_not(4)                                                     0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_or(1,2)                                                    1.000     0.000      1.000            0.000 0.560          0           7 
    mgc_or(1,3)                                                    1.000     0.000      1.000            0.000 0.560          0           6 
    mgc_or(1,6)                                                    1.000     0.000      1.000            0.000 0.560          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                                     0.000     0.000      0.000            0.000 0.390          0           5 
    mgc_reg_pos(1,0,0,1,1,1,1)                                     0.000     0.000      0.000            0.000 0.390          0           4 
    mgc_reg_pos(10,0,0,0,0,1,1)                                    0.000     0.000      0.000            0.000 0.390          0           6 
    mgc_reg_pos(11,0,0,0,0,1,1)                                    0.000     0.000      0.000            0.000 0.390          0           1 
    mgc_reg_pos(11,0,0,1,1,1,1)                                    0.000     0.000      0.000            0.000 0.390          0           1 
    mgc_reg_pos(32,0,0,0,0,1,1)                                    0.000     0.000      0.000            0.000 0.390          0          11 
    mgc_reg_pos(4,0,0,0,0,1,1)                                     0.000     0.000      0.000            0.000 0.390          0           1 
    mgc_shift_l(1,0,4,10)                                          8.738     0.000      8.738            0.000 0.560          1           0 
    mgc_shift_l(1,0,4,11)                                          9.595     0.000      9.595            0.000 0.560          1           1 
    [Lib: mgc_ioport]                                                                                                                       
    mgc_io_sync(0)                                                 0.000     0.000      0.000            0.000 0.000          5           5 
                                                                                                                                            
    TOTAL AREA (After Assignment):                              6809.731     5.000    895.000          250.000                              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   6409.3         11855.0          6813.7        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           6409.3 (100%)  11851.0 (100%)   6809.7 (100%) 
      MUX:                96.0   (1%)    430.7   (4%)    423.1   (6%) 
      FUNC:             3433.3  (54%)   8385.3  (71%)   3356.6  (49%) 
      LOGIC:               0.0           155.0   (1%)    150.0   (2%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:              2880.0  (45%)   2880.0  (24%)   2880.0  (42%) 
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             4.0   (0%)      4.0   (0%) 
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             4.0 (100%)      4.0 (100%) 
                                                                      
    
  Register-to-Variable Mappings
    Register                                                             Size(bits) Gated Register CG Opt Done Variables                                                            
    -------------------------------------------------------------------- ---------- -------------- ----------- --------------------------------------------------------------------
    COMP_LOOP:twiddle_f.sva                                                      32         Y           Y      COMP_LOOP:twiddle_f.sva                                              
    COMP_LOOP:twiddle_help.sva                                                   32         Y           Y      COMP_LOOP:twiddle_help.sva                                           
    factor2.sva                                                                  32         Y           Y      factor2.sva                                                          
                                                                                                               modulo_sub:return.lpi#4.dfm                                          
    mult:z:mul.itm                                                               32         Y           Y      mult:z:mul.itm                                                       
    mult:z_:mul.itm                                                              32         Y                  mult:z_:mul.itm                                                      
    operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm         32         Y                  operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm 
    p.sva                                                                        32         Y           Y      p.sva                                                                
    twiddle:rsci.s_din.bfwt                                                      32         Y           Y      twiddle:rsci.s_din.bfwt                                              
    twiddle_h:rsci.s_din.bfwt                                                    32         Y           Y      twiddle_h:rsci.s_din.bfwt                                            
    vec:rsci.s_din.bfwt                                                          32         Y           Y      vec:rsci.s_din.bfwt                                                  
    vec:rsci.s_dout.core                                                         32         Y                  vec:rsci.s_dout.core                                                 
    STAGE_LOOP:lshift.psp.sva                                                    11         Y           Y      STAGE_LOOP:lshift.psp.sva                                            
    VEC_LOOP:j(10:0).sva#1                                                       11         Y           Y      VEC_LOOP:j(10:0).sva#1                                               
    COMP_LOOP:k(10:0).sva(9:0)                                                   10         Y           Y      COMP_LOOP:k(10:0).sva(9:0)                                           
    VEC_LOOP:acc#1.cse.sva                                                       10         Y           Y      VEC_LOOP:acc#1.cse.sva                                               
                                                                                                               VEC_LOOP:j(10:0).sva(9:0)                                            
    VEC_LOOP:acc#10.cse.sva                                                      10         Y           Y      VEC_LOOP:acc#10.cse.sva                                              
    reg(twiddle:rsci.s_raddr.core).cse                                           10         Y                  reg(twiddle:rsci.s_raddr.core).cse                                   
    vec:rsci.s_raddr.core                                                        10         Y                  vec:rsci.s_raddr.core                                                
    vec:rsci.s_waddr.core                                                        10         Y                  vec:rsci.s_waddr.core                                                
    STAGE_LOOP:i(3:0).sva                                                         4         Y           Y      STAGE_LOOP:i(3:0).sva                                                
    core.wten                                                                     1                            core.wten                                                            
    reg(twiddle:rsci.oswt).cse                                                    1         Y                  reg(twiddle:rsci.oswt).cse                                           
    reg(vec:rsc.triosy:obj.iswt0).cse                                             1         Y                  reg(vec:rsc.triosy:obj.iswt0).cse                                    
    reg(vec:rsci.oswt#1).cse                                                      1         Y                  reg(vec:rsci.oswt#1).cse                                             
    reg(vec:rsci.oswt).cse                                                        1         Y                  reg(vec:rsci.oswt).cse                                               
    twiddle:rsci.bcwt                                                             1                            twiddle:rsci.bcwt                                                    
    twiddle_h:rsci.bcwt                                                           1                            twiddle_h:rsci.bcwt                                                  
    vec:rsci.bcwt                                                                 1                            vec:rsci.bcwt                                                        
    vec:rsci.bcwt#1                                                               1                            vec:rsci.bcwt#1                                                      
                                                                                                                                                                                    
    Total:                                                                      447            442         312 (Total Gating Ratio: 0.99, CG Opt Gating Ratio: 0.70)                
    
  Timing Report
    Critical Path
      Max Delay:  8.278648
      Slack:      1.7213519999999995
      
      Path                                                                                        Startpoint                                            Endpoint                                                                                  Delay  Slack  
      ------------------------------------------------------------------------------------------- ----------------------------------------------------- ----------------------------------------------------------------------------------------- ------ ------
      1                                                                                           inPlaceNTT_DIF:core/reg(COMP_LOOP:twiddle_f)          inPlaceNTT_DIF:core/reg(mult:z:mul)                                                       8.2786 1.7214 
                                                                                                                                                                                                                                                                
        Instance                                                                                  Component                                                                                                                                       Delta  Delay  
        --------                                                                                  ---------                                                                                                                                       -----  -----  
        inPlaceNTT_DIF:core/reg(COMP_LOOP:twiddle_f)                                              mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                      0.3900 0.3900 
        inPlaceNTT_DIF:core/COMP_LOOP:twiddle_f.sva                                                                                                                                                                                               0.0000 0.3900 
        inPlaceNTT_DIF:core/mult:z:mux1h                                                          mgc_mux1hot_32_3                                                                                                                                0.5600 0.9500 
        inPlaceNTT_DIF:core/mult:z:mux1h.itm                                                                                                                                                                                                      0.0000 0.9500 
        inPlaceNTT_DIF:core/mult:t:mul:rg                                                         mgc_mul_32_0_32_0_64                                                                                                                            7.3286 8.2786 
        inPlaceNTT_DIF:core/z.out#3                                                                                                                                                                                                               0.0000 8.2786 
        inPlaceNTT_DIF:core/mult:z:slc(z.out#3)(31-0)                                                                                                                                                                                             0.0000 8.2786 
        inPlaceNTT_DIF:core/mult:z:slc(z.out#3)(31-0).itm                                                                                                                                                                                         0.0000 8.2786 
        inPlaceNTT_DIF:core/reg(mult:z:mul)                                                       mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                      0.0000 8.2786 
                                                                                                                                                                                                                                                                
      2                                                                                           inPlaceNTT_DIF:core/reg(COMP_LOOP:twiddle_f)          inPlaceNTT_DIF:core/reg(operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32)) 8.2786 1.7214 
                                                                                                                                                                                                                                                                
        Instance                                                                                  Component                                                                                                                                       Delta  Delay  
        --------                                                                                  ---------                                                                                                                                       -----  -----  
        inPlaceNTT_DIF:core/reg(COMP_LOOP:twiddle_f)                                              mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                      0.3900 0.3900 
        inPlaceNTT_DIF:core/COMP_LOOP:twiddle_f.sva                                                                                                                                                                                               0.0000 0.3900 
        inPlaceNTT_DIF:core/mult:z:mux1h                                                          mgc_mux1hot_32_3                                                                                                                                0.5600 0.9500 
        inPlaceNTT_DIF:core/mult:z:mux1h.itm                                                                                                                                                                                                      0.0000 0.9500 
        inPlaceNTT_DIF:core/mult:t:mul:rg                                                         mgc_mul_32_0_32_0_64                                                                                                                            7.3286 8.2786 
        inPlaceNTT_DIF:core/z.out#3                                                                                                                                                                                                               0.0000 8.2786 
        inPlaceNTT_DIF:core/mult:z:slc(z.out#3)(63-32)                                                                                                                                                                                            0.0000 8.2786 
        inPlaceNTT_DIF:core/mult:z:slc(z.out#3)(63-32).itm                                                                                                                                                                                        0.0000 8.2786 
        inPlaceNTT_DIF:core/reg(operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32)) mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                      0.0000 8.2786 
                                                                                                                                                                                                                                                                
      3                                                                                           inPlaceNTT_DIF:core/reg(COMP_LOOP:twiddle_help)       inPlaceNTT_DIF:core/reg(operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32)) 8.2786 1.7214 
                                                                                                                                                                                                                                                                
        Instance                                                                                  Component                                                                                                                                       Delta  Delay  
        --------                                                                                  ---------                                                                                                                                       -----  -----  
        inPlaceNTT_DIF:core/reg(COMP_LOOP:twiddle_help)                                           mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                      0.3900 0.3900 
        inPlaceNTT_DIF:core/COMP_LOOP:twiddle_help.sva                                                                                                                                                                                            0.0000 0.3900 
        inPlaceNTT_DIF:core/mult:z:mux1h                                                          mgc_mux1hot_32_3                                                                                                                                0.5600 0.9500 
        inPlaceNTT_DIF:core/mult:z:mux1h.itm                                                                                                                                                                                                      0.0000 0.9500 
        inPlaceNTT_DIF:core/mult:t:mul:rg                                                         mgc_mul_32_0_32_0_64                                                                                                                            7.3286 8.2786 
        inPlaceNTT_DIF:core/z.out#3                                                                                                                                                                                                               0.0000 8.2786 
        inPlaceNTT_DIF:core/mult:z:slc(z.out#3)(63-32)                                                                                                                                                                                            0.0000 8.2786 
        inPlaceNTT_DIF:core/mult:z:slc(z.out#3)(63-32).itm                                                                                                                                                                                        0.0000 8.2786 
        inPlaceNTT_DIF:core/reg(operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32)) mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                      0.0000 8.2786 
                                                                                                                                                                                                                                                                
      4                                                                                           inPlaceNTT_DIF:core/reg(COMP_LOOP:twiddle_f)          inPlaceNTT_DIF:core/reg(mult:z_:mul)                                                      8.2786 1.7214 
                                                                                                                                                                                                                                                                
        Instance                                                                                  Component                                                                                                                                       Delta  Delay  
        --------                                                                                  ---------                                                                                                                                       -----  -----  
        inPlaceNTT_DIF:core/reg(COMP_LOOP:twiddle_f)                                              mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                      0.3900 0.3900 
        inPlaceNTT_DIF:core/COMP_LOOP:twiddle_f.sva                                                                                                                                                                                               0.0000 0.3900 
        inPlaceNTT_DIF:core/mult:z:mux1h                                                          mgc_mux1hot_32_3                                                                                                                                0.5600 0.9500 
        inPlaceNTT_DIF:core/mult:z:mux1h.itm                                                                                                                                                                                                      0.0000 0.9500 
        inPlaceNTT_DIF:core/mult:t:mul:rg                                                         mgc_mul_32_0_32_0_64                                                                                                                            7.3286 8.2786 
        inPlaceNTT_DIF:core/z.out#3                                                                                                                                                                                                               0.0000 8.2786 
        inPlaceNTT_DIF:core/mult:z:slc(z.out#3)(31-0)#1                                                                                                                                                                                           0.0000 8.2786 
        inPlaceNTT_DIF:core/mult:z:slc(z.out#3)(31-0)#1.itm                                                                                                                                                                                       0.0000 8.2786 
        inPlaceNTT_DIF:core/reg(mult:z_:mul)                                                      mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                      0.0000 8.2786 
                                                                                                                                                                                                                                                                
      5                                                                                           inPlaceNTT_DIF:core/reg(COMP_LOOP:twiddle_help)       inPlaceNTT_DIF:core/reg(mult:z_:mul)                                                      8.2786 1.7214 
                                                                                                                                                                                                                                                                
        Instance                                                                                  Component                                                                                                                                       Delta  Delay  
        --------                                                                                  ---------                                                                                                                                       -----  -----  
        inPlaceNTT_DIF:core/reg(COMP_LOOP:twiddle_help)                                           mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                      0.3900 0.3900 
        inPlaceNTT_DIF:core/COMP_LOOP:twiddle_help.sva                                                                                                                                                                                            0.0000 0.3900 
        inPlaceNTT_DIF:core/mult:z:mux1h                                                          mgc_mux1hot_32_3                                                                                                                                0.5600 0.9500 
        inPlaceNTT_DIF:core/mult:z:mux1h.itm                                                                                                                                                                                                      0.0000 0.9500 
        inPlaceNTT_DIF:core/mult:t:mul:rg                                                         mgc_mul_32_0_32_0_64                                                                                                                            7.3286 8.2786 
        inPlaceNTT_DIF:core/z.out#3                                                                                                                                                                                                               0.0000 8.2786 
        inPlaceNTT_DIF:core/mult:z:slc(z.out#3)(31-0)#1                                                                                                                                                                                           0.0000 8.2786 
        inPlaceNTT_DIF:core/mult:z:slc(z.out#3)(31-0)#1.itm                                                                                                                                                                                       0.0000 8.2786 
        inPlaceNTT_DIF:core/reg(mult:z_:mul)                                                      mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                      0.0000 8.2786 
                                                                                                                                                                                                                                                                
      6                                                                                           inPlaceNTT_DIF:core/reg(p)                            inPlaceNTT_DIF:core/reg(mult:z_:mul)                                                      8.2786 1.7214 
                                                                                                                                                                                                                                                                
        Instance                                                                                  Component                                                                                                                                       Delta  Delay  
        --------                                                                                  ---------                                                                                                                                       -----  -----  
        inPlaceNTT_DIF:core/reg(p)                                                                mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                      0.3900 0.3900 
        inPlaceNTT_DIF:core/p.sva                                                                                                                                                                                                                 0.0000 0.3900 
        inPlaceNTT_DIF:core/mult:z:mux1h                                                          mgc_mux1hot_32_3                                                                                                                                0.5600 0.9500 
        inPlaceNTT_DIF:core/mult:z:mux1h.itm                                                                                                                                                                                                      0.0000 0.9500 
        inPlaceNTT_DIF:core/mult:t:mul:rg                                                         mgc_mul_32_0_32_0_64                                                                                                                            7.3286 8.2786 
        inPlaceNTT_DIF:core/z.out#3                                                                                                                                                                                                               0.0000 8.2786 
        inPlaceNTT_DIF:core/mult:z:slc(z.out#3)(31-0)#1                                                                                                                                                                                           0.0000 8.2786 
        inPlaceNTT_DIF:core/mult:z:slc(z.out#3)(31-0)#1.itm                                                                                                                                                                                       0.0000 8.2786 
        inPlaceNTT_DIF:core/reg(mult:z_:mul)                                                      mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                      0.0000 8.2786 
                                                                                                                                                                                                                                                                
      7                                                                                           inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(mult:z_:mul)                                                      7.8886 2.1114 
                                                                                                                                                                                                                                                                
        Instance                                                                                  Component                                                                                                                                       Delta  Delay  
        --------                                                                                  ---------                                                                                                                                       -----  -----  
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst                                     inPlaceNTT_DIF:core_core:fsm                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                                                                            0.0000 0.0000 
        inPlaceNTT_DIF:core/slc(fsm_output)(7)#2                                                                                                                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF:core/slc(fsm_output)(7)#2.itm                                                                                                                                                                                              0.0000 0.0000 
        inPlaceNTT_DIF:core/mult:z:mux1h                                                          mgc_mux1hot_32_3                                                                                                                                0.5600 0.5600 
        inPlaceNTT_DIF:core/mult:z:mux1h.itm                                                                                                                                                                                                      0.0000 0.5600 
        inPlaceNTT_DIF:core/mult:t:mul:rg                                                         mgc_mul_32_0_32_0_64                                                                                                                            7.3286 7.8886 
        inPlaceNTT_DIF:core/z.out#3                                                                                                                                                                                                               0.0000 7.8886 
        inPlaceNTT_DIF:core/mult:z:slc(z.out#3)(31-0)#1                                                                                                                                                                                           0.0000 7.8886 
        inPlaceNTT_DIF:core/mult:z:slc(z.out#3)(31-0)#1.itm                                                                                                                                                                                       0.0000 7.8886 
        inPlaceNTT_DIF:core/reg(mult:z_:mul)                                                      mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                      0.0000 7.8886 
                                                                                                                                                                                                                                                                
      8                                                                                           inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(mult:z_:mul)                                                      7.8886 2.1114 
                                                                                                                                                                                                                                                                
        Instance                                                                                  Component                                                                                                                                       Delta  Delay  
        --------                                                                                  ---------                                                                                                                                       -----  -----  
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst                                     inPlaceNTT_DIF:core_core:fsm                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                                                                            0.0000 0.0000 
        inPlaceNTT_DIF:core/slc(fsm_output)(9)                                                                                                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIF:core/slc(fsm_output)(9).itm                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIF:core/mult:z:mux1h                                                          mgc_mux1hot_32_3                                                                                                                                0.5600 0.5600 
        inPlaceNTT_DIF:core/mult:z:mux1h.itm                                                                                                                                                                                                      0.0000 0.5600 
        inPlaceNTT_DIF:core/mult:t:mul:rg                                                         mgc_mul_32_0_32_0_64                                                                                                                            7.3286 7.8886 
        inPlaceNTT_DIF:core/z.out#3                                                                                                                                                                                                               0.0000 7.8886 
        inPlaceNTT_DIF:core/mult:z:slc(z.out#3)(31-0)#1                                                                                                                                                                                           0.0000 7.8886 
        inPlaceNTT_DIF:core/mult:z:slc(z.out#3)(31-0)#1.itm                                                                                                                                                                                       0.0000 7.8886 
        inPlaceNTT_DIF:core/reg(mult:z_:mul)                                                      mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                      0.0000 7.8886 
                                                                                                                                                                                                                                                                
      9                                                                                           inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(mult:z_:mul)                                                      7.8886 2.1114 
                                                                                                                                                                                                                                                                
        Instance                                                                                  Component                                                                                                                                       Delta  Delay  
        --------                                                                                  ---------                                                                                                                                       -----  -----  
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst                                     inPlaceNTT_DIF:core_core:fsm                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                                                                            0.0000 0.0000 
        inPlaceNTT_DIF:core/slc(fsm_output)(8)                                                                                                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIF:core/slc(fsm_output)(8).itm                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIF:core/mult:z:mux1h                                                          mgc_mux1hot_32_3                                                                                                                                0.5600 0.5600 
        inPlaceNTT_DIF:core/mult:z:mux1h.itm                                                                                                                                                                                                      0.0000 0.5600 
        inPlaceNTT_DIF:core/mult:t:mul:rg                                                         mgc_mul_32_0_32_0_64                                                                                                                            7.3286 7.8886 
        inPlaceNTT_DIF:core/z.out#3                                                                                                                                                                                                               0.0000 7.8886 
        inPlaceNTT_DIF:core/mult:z:slc(z.out#3)(31-0)#1                                                                                                                                                                                           0.0000 7.8886 
        inPlaceNTT_DIF:core/mult:z:slc(z.out#3)(31-0)#1.itm                                                                                                                                                                                       0.0000 7.8886 
        inPlaceNTT_DIF:core/reg(mult:z_:mul)                                                      mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                      0.0000 7.8886 
                                                                                                                                                                                                                                                                
      10                                                                                          inPlaceNTT_DIF:core/reg(factor2)                      inPlaceNTT_DIF:core/reg(mult:z_:mul)                                                      7.8086 2.1914 
                                                                                                                                                                                                                                                                
        Instance                                                                                  Component                                                                                                                                       Delta  Delay  
        --------                                                                                  ---------                                                                                                                                       -----  -----  
        inPlaceNTT_DIF:core/reg(factor2)                                                          mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                      0.3900 0.3900 
        inPlaceNTT_DIF:core/factor2.sva                                                                                                                                                                                                           0.0000 0.3900 
        inPlaceNTT_DIF:core/mult:z:mux                                                            mgc_mux_32_1_2                                                                                                                                  0.0900 0.4800 
        inPlaceNTT_DIF:core/mult:z:mux.itm                                                                                                                                                                                                        0.0000 0.4800 
        inPlaceNTT_DIF:core/mult:t:mul:rg                                                         mgc_mul_32_0_32_0_64                                                                                                                            7.3286 7.8086 
        inPlaceNTT_DIF:core/z.out#3                                                                                                                                                                                                               0.0000 7.8086 
        inPlaceNTT_DIF:core/mult:z:slc(z.out#3)(31-0)#1                                                                                                                                                                                           0.0000 7.8086 
        inPlaceNTT_DIF:core/mult:z:slc(z.out#3)(31-0)#1.itm                                                                                                                                                                                       0.0000 7.8086 
        inPlaceNTT_DIF:core/reg(mult:z_:mul)                                                      mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                      0.0000 7.8086 
                                                                                                                                                                                                                                                                
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                                  Port                                Slack (Delay) Messages 
      ----------------------------------------------------------------------------------------- --------------------------------- ------- ------- --------
      inPlaceNTT_DIF:core/reg(p)                                                                p:rsci.idat                       10.0000  0.0000          
      inPlaceNTT_DIF:core/reg(STAGE_LOOP:i(3:0))                                                STAGE_LOOP:i:STAGE_LOOP:i:mux.itm  8.3050  1.6950          
      inPlaceNTT_DIF:core/reg(vec:rsci.oswt)                                                    or#14.itm                          9.4400  0.5600          
      inPlaceNTT_DIF:core/reg(vec:rsci.oswt#1)                                                  or#15.itm                          9.4400  0.5600          
      inPlaceNTT_DIF:core/reg(vec:rsci.s_raddr.core)                                            VEC_LOOP:mux#2.itm                 7.2700  2.7300          
      inPlaceNTT_DIF:core/reg(vec:rsci.s_waddr.core)                                            VEC_LOOP:mux#3.itm                 9.5200  0.4800          
      inPlaceNTT_DIF:core/reg(vec:rsci.s_dout.core)                                             modulo_add:mux1h.itm               3.8650  6.1350          
      inPlaceNTT_DIF:core/reg(twiddle:rsci.oswt)                                                slc(fsm_output)(2).itm            10.0000  0.0000          
      inPlaceNTT_DIF:core/reg(twiddle:rsci.s_raddr.core)                                        COMP_LOOP:twiddle_f:mul.itm        3.4191  6.5809          
      inPlaceNTT_DIF:core/reg(vec:rsc.triosy:obj.iswt0)                                         and#55.itm                         6.7850  3.2150          
      inPlaceNTT_DIF:core/reg(STAGE_LOOP:lshift.psp)                                            z.out#2                            3.4191  6.5809          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:k(10:0).sva(9:0))                                       COMP_LOOP:k:COMP_LOOP:k:and.itm    7.8350  2.1650          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:twiddle_help)                                           twiddle_h:rsci.s_din.mxwt          8.9600  1.0400          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:twiddle_f)                                              twiddle:rsci.s_din.mxwt            8.9600  1.0400          
      inPlaceNTT_DIF:core/reg(VEC_LOOP:acc#1)                                                   COMP_LOOP:k:COMP_LOOP:k:and#1.itm  7.8350  2.1650          
      inPlaceNTT_DIF:core/reg(VEC_LOOP:j(10:0))                                                 VEC_LOOP:acc#9.itm                 8.4700  1.5300          
      inPlaceNTT_DIF:core/reg(VEC_LOOP:acc#10)                                                  VEC_LOOP:acc#10.cse.sva:mx0w0      7.2700  2.7300          
      inPlaceNTT_DIF:core/reg(factor2)                                                          VEC_LOOP:mux1h#1.itm               4.8400  5.1600          
      inPlaceNTT_DIF:core/reg(mult:z:mul)                                                       mult:z:slc(z.out#3)(31-0).itm      1.7214  8.2786          
      inPlaceNTT_DIF:core/reg(operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32)) mult:z:slc(z.out#3)(63-32).itm     1.7214  8.2786          
      inPlaceNTT_DIF:core/reg(mult:z_:mul)                                                      mult:z:slc(z.out#3)(31-0)#1.itm    1.7214  8.2786          
      inPlaceNTT_DIF:core:vec:rsci:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt)                         VEC_LOOP:nor.itm                   6.8100  3.1900          
      inPlaceNTT_DIF:core:vec:rsci:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt#1)                       VEC_LOOP:nor#3.itm                 6.8100  3.1900          
      inPlaceNTT_DIF:core:vec:rsci:vec:rsc.@:wait_dp/reg(vec:rsci.s_din.bfwt)                   vec:rsci.s_din                     8.9600  1.0400          
      inPlaceNTT_DIF:core:twiddle:rsci:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)             COMP_LOOP:twiddle_f:nor.itm        6.8100  3.1900          
      inPlaceNTT_DIF:core:twiddle:rsci:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.s_din.bfwt)       twiddle:rsci.s_din                 8.9600  1.0400          
      inPlaceNTT_DIF:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)       COMP_LOOP:twiddle_help:nor.itm     6.8100  3.1900          
      inPlaceNTT_DIF:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.s_din.bfwt) twiddle_h:rsci.s_din               8.9600  1.0400          
      inPlaceNTT_DIF:core:staller/reg(core.wten)                                                not.itm                            7.9300  2.0700          
      inPlaceNTT_DIF                                                                            vec:rsc.RVALID                     9.0500  0.9500          
      inPlaceNTT_DIF                                                                            vec:rsc.RUSER                      9.0500  0.9500          
      inPlaceNTT_DIF                                                                            vec:rsc.RLAST                      9.0500  0.9500          
      inPlaceNTT_DIF                                                                            vec:rsc.RRESP                      9.0500  0.9500          
      inPlaceNTT_DIF                                                                            vec:rsc.RDATA                      9.0500  0.9500          
      inPlaceNTT_DIF                                                                            vec:rsc.RID                        9.0500  0.9500          
      inPlaceNTT_DIF                                                                            vec:rsc.ARREADY                    9.0500  0.9500          
      inPlaceNTT_DIF                                                                            vec:rsc.BVALID                     9.0500  0.9500          
      inPlaceNTT_DIF                                                                            vec:rsc.BUSER                      9.0500  0.9500          
      inPlaceNTT_DIF                                                                            vec:rsc.BRESP                      9.0500  0.9500          
      inPlaceNTT_DIF                                                                            vec:rsc.BID                        9.0500  0.9500          
      inPlaceNTT_DIF                                                                            vec:rsc.WREADY                     9.0500  0.9500          
      inPlaceNTT_DIF                                                                            vec:rsc.AWREADY                    9.0500  0.9500          
      inPlaceNTT_DIF                                                                            vec:rsc.triosy.lz                  9.0500  0.9500          
      inPlaceNTT_DIF                                                                            p:rsc.triosy.lz                    9.0500  0.9500          
      inPlaceNTT_DIF                                                                            r:rsc.triosy.lz                    9.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle:rsc.RVALID                 9.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle:rsc.RUSER                  9.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle:rsc.RLAST                  9.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle:rsc.RRESP                  9.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle:rsc.RDATA                  9.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle:rsc.RID                    9.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle:rsc.ARREADY                9.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle:rsc.BVALID                 9.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle:rsc.BUSER                  9.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle:rsc.BRESP                  9.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle:rsc.BID                    9.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle:rsc.WREADY                 9.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle:rsc.AWREADY                9.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle:rsc.triosy.lz              9.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle_h:rsc.RVALID               9.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle_h:rsc.RUSER                9.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle_h:rsc.RLAST                9.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle_h:rsc.RRESP                9.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle_h:rsc.RDATA                9.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle_h:rsc.RID                  9.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle_h:rsc.ARREADY              9.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle_h:rsc.BVALID               9.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle_h:rsc.BUSER                9.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle_h:rsc.BRESP                9.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle_h:rsc.BID                  9.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle_h:rsc.WREADY               9.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle_h:rsc.AWREADY              9.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle_h:rsc.triosy.lz            9.0500  0.9500          
      
  Operator Bitwidth Summary
    Operation Size (bits) Count 
    --------- ----------- -----
    add                         
    -                   5     1 
    -                   4     1 
    -                  34     1 
    -                  33     1 
    -                  32     4 
    -                  11     3 
    -                  10     3 
    and                         
    -                  32     1 
    -                  10     6 
    -                   1    34 
    lshift                      
    -                  11     1 
    mul                         
    -                  64     1 
    -                  10     1 
    mux                         
    -                   4     2 
    -                  32     7 
    -                  10     4 
    mux1h                       
    -                  32     3 
    nand                        
    -                   1     1 
    nor                         
    -                   1     9 
    not                         
    -                   4     2 
    -                  32     6 
    -                  10     1 
    -                   1    27 
    or                          
    -                   1    14 
    read_port                   
    -                  32     1 
    read_ram                    
    -                  32     3 
    read_sync                   
    -                   0     5 
    reg                         
    -                   4     1 
    -                  32    11 
    -                  11     2 
    -                  10     6 
    -                   1     9 
    
  End of Report
