Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Jul  1 18:27:15 2023
| Host         : DESKTOP-M2KV102 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OOOP_wrapper_timing_summary_routed.rpt -pb OOOP_wrapper_timing_summary_routed.pb -rpx OOOP_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OOOP_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  43          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (15)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.621        0.000                      0                  268        0.079        0.000                      0                  268        3.000        0.000                       0                   189  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
sys_clock                  {0.000 5.000}      10.000          100.000         
  clk_out1_OOOP_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkfbout_OOOP_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_OOOP_clk_wiz_0        5.621        0.000                      0                  268        0.079        0.000                      0                  268        4.020        0.000                       0                   185  
  clkfbout_OOOP_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock               
----------               ----------               --------               
(none)                   clk_out1_OOOP_clk_wiz_0                           
(none)                   clkfbout_OOOP_clk_wiz_0                           
(none)                                            clk_out1_OOOP_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_OOOP_clk_wiz_0
  To Clock:  clk_out1_OOOP_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 OOOP_i/cpu_0/inst/mem/data_reg_3_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/mem/data_reg_3_0_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_OOOP_clk_wiz_0 rise@10.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 2.578ns (66.757%)  route 1.284ns (33.243%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.598    -0.914    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y4          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_3_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.540 f  OOOP_i/cpu_0/inst/mem/data_reg_3_0_1/DOBDO[0]
                         net (fo=2, routed)           0.794     2.334    OOOP_i/cpu_0/inst/mem/pwropt_8
    SLICE_X8Y22          LUT2 (Prop_lut2_I1_O)        0.124     2.458 r  OOOP_i/cpu_0/inst/mem/data_reg_3_0_1_ENBWREN_cooolgate_en_gate_5_LOPT_REMAP/O
                         net (fo=1, routed)           0.490     2.948    OOOP_i/cpu_0/inst/mem/data_reg_3_0_1_ENBWREN_cooolgate_en_sig_3
    RAMB36_X0Y4          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_3_0_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.481     8.485    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y4          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_3_0_1/CLKBWRCLK
                         clock pessimism              0.601     9.086    
                         clock uncertainty           -0.074     9.012    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.569    OOOP_i/cpu_0/inst/mem/data_reg_3_0_1
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -2.948    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_OOOP_clk_wiz_0 rise@10.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 2.578ns (66.757%)  route 1.284ns (33.243%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.604    -0.908    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y3          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.546 f  OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/DOBDO[0]
                         net (fo=2, routed)           0.794     2.340    OOOP_i/cpu_0/inst/mem/pwropt_6
    SLICE_X8Y17          LUT2 (Prop_lut2_I1_O)        0.124     2.464 r  OOOP_i/cpu_0/inst/mem/data_reg_2_0_1_ENBWREN_cooolgate_en_gate_3_LOPT_REMAP/O
                         net (fo=1, routed)           0.490     2.954    OOOP_i/cpu_0/inst/mem/data_reg_2_0_1_ENBWREN_cooolgate_en_sig_2
    RAMB36_X0Y3          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.486     8.490    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y3          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/CLKBWRCLK
                         clock pessimism              0.602     9.092    
                         clock uncertainty           -0.074     9.018    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.575    OOOP_i/cpu_0/inst/mem/data_reg_2_0_1
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -2.954    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.904ns  (required time - arrival time)
  Source:                 OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_OOOP_clk_wiz_0 rise@10.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 2.578ns (72.039%)  route 1.001ns (27.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.609    -0.903    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 f  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/DOBDO[0]
                         net (fo=2, routed)           0.517     2.068    OOOP_i/cpu_0/inst/mem/pwropt_10
    SLICE_X8Y10          LUT2 (Prop_lut2_I1_O)        0.124     2.192 r  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1_ENBWREN_cooolgate_en_gate_7_LOPT_REMAP/O
                         net (fo=1, routed)           0.483     2.676    OOOP_i/cpu_0/inst/mem/data_reg_4_0_1_ENBWREN_cooolgate_en_sig_4
    RAMB36_X0Y2          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.490     8.494    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/CLKBWRCLK
                         clock pessimism              0.603     9.097    
                         clock uncertainty           -0.074     9.023    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.580    OOOP_i/cpu_0/inst/mem/data_reg_4_0_1
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -2.676    
  -------------------------------------------------------------------
                         slack                                  5.904    

Slack (MET) :             5.904ns  (required time - arrival time)
  Source:                 OOOP_i/cpu_0/inst/mem/data_reg_1_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/mem/data_reg_1_0_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_OOOP_clk_wiz_0 rise@10.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 2.578ns (72.039%)  route 1.001ns (27.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.594    -0.918    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y5          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_1_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.536 f  OOOP_i/cpu_0/inst/mem/data_reg_1_0_0/DOBDO[0]
                         net (fo=2, routed)           0.517     2.053    OOOP_i/cpu_0/inst/mem/pwropt_4
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.124     2.177 r  OOOP_i/cpu_0/inst/mem/data_reg_1_0_0_ENBWREN_cooolgate_en_gate_1_LOPT_REMAP/O
                         net (fo=1, routed)           0.483     2.661    OOOP_i/cpu_0/inst/mem/data_reg_1_0_0_ENBWREN_cooolgate_en_sig_1
    RAMB36_X0Y5          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_1_0_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.478     8.482    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y5          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_1_0_0/CLKBWRCLK
                         clock pessimism              0.600     9.082    
                         clock uncertainty           -0.074     9.008    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.565    OOOP_i/cpu_0/inst/mem/data_reg_1_0_0
  -------------------------------------------------------------------
                         required time                          8.565    
                         arrival time                          -2.661    
  -------------------------------------------------------------------
                         slack                                  5.904    

Slack (MET) :             6.575ns  (required time - arrival time)
  Source:                 OOOP_i/cpu_0/inst/mem/data_reg_3_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/led_light_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_OOOP_clk_wiz_0 rise@10.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 2.578ns (76.713%)  route 0.783ns (23.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.598    -0.914    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y4          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_3_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.540 r  OOOP_i/cpu_0/inst/mem/data_reg_3_0_1/DOBDO[0]
                         net (fo=2, routed)           0.783     2.323    OOOP_i/cpu_0/inst/instructB[1]
    SLICE_X8Y22          LUT2 (Prop_lut2_I1_O)        0.124     2.447 r  OOOP_i/cpu_0/inst/led_light[1]_i_1/O
                         net (fo=1, routed)           0.000     2.447    OOOP_i/cpu_0/inst/led_light[1]_i_1_n_0
    SLICE_X8Y22          FDRE                                         r  OOOP_i/cpu_0/inst/led_light_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.436     8.441    OOOP_i/cpu_0/inst/clk
    SLICE_X8Y22          FDRE                                         r  OOOP_i/cpu_0/inst/led_light_reg[1]/C
                         clock pessimism              0.578     9.018    
                         clock uncertainty           -0.074     8.944    
    SLICE_X8Y22          FDRE (Setup_fdre_C_D)        0.077     9.021    OOOP_i/cpu_0/inst/led_light_reg[1]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                          -2.447    
  -------------------------------------------------------------------
                         slack                                  6.575    

Slack (MET) :             6.575ns  (required time - arrival time)
  Source:                 OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/led_light_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_OOOP_clk_wiz_0 rise@10.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 2.578ns (76.713%)  route 0.783ns (23.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.604    -0.908    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y3          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.546 r  OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/DOBDO[0]
                         net (fo=2, routed)           0.783     2.329    OOOP_i/cpu_0/inst/instructC[1]
    SLICE_X8Y17          LUT2 (Prop_lut2_I1_O)        0.124     2.453 r  OOOP_i/cpu_0/inst/led_light[2]_i_1/O
                         net (fo=1, routed)           0.000     2.453    OOOP_i/cpu_0/inst/led_light[2]_i_1_n_0
    SLICE_X8Y17          FDRE                                         r  OOOP_i/cpu_0/inst/led_light_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.442     8.447    OOOP_i/cpu_0/inst/clk
    SLICE_X8Y17          FDRE                                         r  OOOP_i/cpu_0/inst/led_light_reg[2]/C
                         clock pessimism              0.578     9.024    
                         clock uncertainty           -0.074     8.950    
    SLICE_X8Y17          FDRE (Setup_fdre_C_D)        0.077     9.027    OOOP_i/cpu_0/inst/led_light_reg[2]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -2.453    
  -------------------------------------------------------------------
                         slack                                  6.575    

Slack (MET) :             6.838ns  (required time - arrival time)
  Source:                 OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/led_light_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_OOOP_clk_wiz_0 rise@10.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 2.578ns (83.208%)  route 0.520ns (16.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.609    -0.903    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/DOBDO[0]
                         net (fo=2, routed)           0.520     2.071    OOOP_i/cpu_0/inst/instructA[1]
    SLICE_X8Y10          LUT2 (Prop_lut2_I1_O)        0.124     2.195 r  OOOP_i/cpu_0/inst/led_light[0]_i_1/O
                         net (fo=1, routed)           0.000     2.195    OOOP_i/cpu_0/inst/led_light[0]_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  OOOP_i/cpu_0/inst/led_light_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.448     8.453    OOOP_i/cpu_0/inst/clk
    SLICE_X8Y10          FDRE                                         r  OOOP_i/cpu_0/inst/led_light_reg[0]/C
                         clock pessimism              0.578     9.030    
                         clock uncertainty           -0.074     8.956    
    SLICE_X8Y10          FDRE (Setup_fdre_C_D)        0.077     9.033    OOOP_i/cpu_0/inst/led_light_reg[0]
  -------------------------------------------------------------------
                         required time                          9.033    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                  6.838    

Slack (MET) :             6.838ns  (required time - arrival time)
  Source:                 OOOP_i/cpu_0/inst/mem/data_reg_1_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/led_light_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_OOOP_clk_wiz_0 rise@10.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 2.578ns (83.208%)  route 0.520ns (16.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.594    -0.918    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y5          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_1_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.536 r  OOOP_i/cpu_0/inst/mem/data_reg_1_0_0/DOBDO[0]
                         net (fo=2, routed)           0.520     2.056    OOOP_i/cpu_0/inst/rdata
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.124     2.180 r  OOOP_i/cpu_0/inst/led_light[3]_i_1/O
                         net (fo=1, routed)           0.000     2.180    OOOP_i/cpu_0/inst/led_light[3]_i_1_n_0
    SLICE_X8Y25          FDRE                                         r  OOOP_i/cpu_0/inst/led_light_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.433     8.438    OOOP_i/cpu_0/inst/clk
    SLICE_X8Y25          FDRE                                         r  OOOP_i/cpu_0/inst/led_light_reg[3]/C
                         clock pessimism              0.578     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X8Y25          FDRE (Setup_fdre_C_D)        0.077     9.018    OOOP_i/cpu_0/inst/led_light_reg[3]
  -------------------------------------------------------------------
                         required time                          9.018    
                         arrival time                          -2.180    
  -------------------------------------------------------------------
                         slack                                  6.838    

Slack (MET) :             6.958ns  (required time - arrival time)
  Source:                 OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][15]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_OOOP_clk_wiz_0 rise@10.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.478ns (21.294%)  route 1.767ns (78.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.552    -0.960    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X10Y27         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.482 r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][15]__0/Q
                         net (fo=4, routed)           1.767     1.285    OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][15]__0_n_0
    RAMB36_X0Y2          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.488     8.492    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/CLKARDCLK
                         clock pessimism              0.564     9.056    
                         clock uncertainty           -0.074     8.982    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.738     8.244    OOOP_i/cpu_0/inst/mem/data_reg_4_0_1
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                          -1.285    
  -------------------------------------------------------------------
                         slack                                  6.958    

Slack (MET) :             6.977ns  (required time - arrival time)
  Source:                 OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][13]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_OOOP_clk_wiz_0 rise@10.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.478ns (21.463%)  route 1.749ns (78.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.552    -0.960    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X10Y27         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][13]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.482 r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][13]__0/Q
                         net (fo=4, routed)           1.749     1.268    OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][13]__0_n_0
    RAMB36_X0Y2          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.488     8.492    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/CLKARDCLK
                         clock pessimism              0.564     9.056    
                         clock uncertainty           -0.074     8.982    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.737     8.245    OOOP_i/cpu_0/inst/mem/data_reg_4_0_1
  -------------------------------------------------------------------
                         required time                          8.245    
                         arrival time                          -1.268    
  -------------------------------------------------------------------
                         slack                                  6.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 OOOP_i/cpu_0/inst/mem/buf_raddr0_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OOOP_clk_wiz_0 rise@0.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.136%)  route 0.157ns (48.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.564    -0.617    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X8Y11          FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_raddr0_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  OOOP_i/cpu_0/inst/mem/buf_raddr0_reg[0][9]/Q
                         net (fo=1, routed)           0.157    -0.297    OOOP_i/cpu_0/inst/mem/buf_raddr0_reg_n_0_[0][9]
    RAMB36_X0Y2          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.876    -0.813    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/CLKBWRCLK
                         clock pessimism              0.254    -0.559    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.376    OOOP_i/cpu_0/inst/mem/data_reg_4_0_1
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 OOOP_i/cpu_0/inst/mem/buf_raddr2_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OOOP_clk_wiz_0 rise@0.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.944%)  route 0.212ns (60.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.562    -0.619    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X9Y15          FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_raddr2_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  OOOP_i/cpu_0/inst/mem/buf_raddr2_reg[0][14]/Q
                         net (fo=1, routed)           0.212    -0.266    OOOP_i/cpu_0/inst/mem/buf_raddr2_reg_n_0_[0][14]
    RAMB36_X0Y3          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.871    -0.818    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y3          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/CLKBWRCLK
                         clock pessimism              0.254    -0.564    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.381    OOOP_i/cpu_0/inst/mem/data_reg_2_0_1
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 OOOP_i/cpu_0/inst/mem/buf_raddr0_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OOOP_clk_wiz_0 rise@0.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.386%)  route 0.217ns (60.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.565    -0.616    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X9Y9           FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_raddr0_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  OOOP_i/cpu_0/inst/mem/buf_raddr0_reg[0][1]/Q
                         net (fo=1, routed)           0.217    -0.258    OOOP_i/cpu_0/inst/mem/buf_raddr0_reg_n_0_[0][1]
    RAMB36_X0Y2          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.876    -0.813    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/CLKBWRCLK
                         clock pessimism              0.254    -0.559    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183    -0.376    OOOP_i/cpu_0/inst/mem/data_reg_4_0_1
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 OOOP_i/cpu_0/inst/mem/buf_raddr0_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OOOP_clk_wiz_0 rise@0.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.872%)  route 0.161ns (52.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.562    -0.619    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X8Y13          FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_raddr0_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.148    -0.471 r  OOOP_i/cpu_0/inst/mem/buf_raddr0_reg[0][13]/Q
                         net (fo=1, routed)           0.161    -0.310    OOOP_i/cpu_0/inst/mem/buf_raddr0_reg_n_0_[0][13]
    RAMB36_X0Y2          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.876    -0.813    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/CLKBWRCLK
                         clock pessimism              0.254    -0.559    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.130    -0.429    OOOP_i/cpu_0/inst/mem/data_reg_4_0_1
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][13]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][13]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OOOP_clk_wiz_0 rise@0.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.556    -0.625    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X11Y28         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][13]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][13]__0/Q
                         net (fo=1, routed)           0.110    -0.374    OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][13]__0_n_0
    SLICE_X10Y27         SRL16E                                       r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][13]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.823    -0.867    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X10Y27         SRL16E                                       r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][13]_srl5/CLK
                         clock pessimism              0.254    -0.612    
    SLICE_X10Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.495    OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][13]_srl5
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][14]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][14]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OOOP_clk_wiz_0 rise@0.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.556    -0.625    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X11Y28         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][14]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][14]__0/Q
                         net (fo=1, routed)           0.110    -0.374    OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][14]__0_n_0
    SLICE_X10Y27         SRL16E                                       r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][14]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.823    -0.867    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X10Y27         SRL16E                                       r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][14]_srl5/CLK
                         clock pessimism              0.254    -0.612    
    SLICE_X10Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.497    OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][14]_srl5
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][15]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][15]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OOOP_clk_wiz_0 rise@0.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.556    -0.625    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X11Y28         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][15]__0/Q
                         net (fo=1, routed)           0.110    -0.374    OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][15]__0_n_0
    SLICE_X10Y27         SRL16E                                       r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][15]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.823    -0.867    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X10Y27         SRL16E                                       r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][15]_srl5/CLK
                         clock pessimism              0.254    -0.612    
    SLICE_X10Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.503    OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][15]_srl5
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 OOOP_i/cpu_0/inst/mem/buf_raddr0_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OOOP_clk_wiz_0 rise@0.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.868%)  route 0.210ns (56.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.563    -0.618    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X8Y12          FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_raddr0_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  OOOP_i/cpu_0/inst/mem/buf_raddr0_reg[0][15]/Q
                         net (fo=1, routed)           0.210    -0.245    OOOP_i/cpu_0/inst/mem/buf_raddr0_reg_n_0_[0][15]
    RAMB36_X0Y2          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.876    -0.813    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/CLKBWRCLK
                         clock pessimism              0.254    -0.559    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.376    OOOP_i/cpu_0/inst/mem/data_reg_4_0_1
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 OOOP_i/cpu_0/inst/mem/buf_raddr0_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OOOP_clk_wiz_0 rise@0.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.851%)  route 0.210ns (56.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.564    -0.617    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X8Y11          FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_raddr0_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  OOOP_i/cpu_0/inst/mem/buf_raddr0_reg[0][8]/Q
                         net (fo=1, routed)           0.210    -0.243    OOOP_i/cpu_0/inst/mem/buf_raddr0_reg_n_0_[0][8]
    RAMB36_X0Y2          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.876    -0.813    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/CLKBWRCLK
                         clock pessimism              0.254    -0.559    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.376    OOOP_i/cpu_0/inst/mem/data_reg_4_0_1
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OOOP_clk_wiz_0 rise@0.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.747%)  route 0.229ns (58.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.564    -0.617    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X10Y10         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][2]__0/Q
                         net (fo=4, routed)           0.229    -0.225    OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][2]__0_n_0
    RAMB36_X0Y2          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.873    -0.816    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/CLKARDCLK
                         clock pessimism              0.274    -0.542    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.359    OOOP_i/cpu_0/inst/mem/data_reg_4_0_1
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_OOOP_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y5      OOOP_i/cpu_0/inst/mem/data_reg_1_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3      OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4      OOOP_i/cpu_0/inst/mem/data_reg_3_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2      OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5      OOOP_i/cpu_0/inst/mem/data_reg_1_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      OOOP_i/cpu_0/inst/mem/data_reg_3_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    OOOP_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y27     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][10]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y27     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][10]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y27     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][11]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y27     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][11]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y27     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][12]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y27     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][12]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y27     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][13]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y27     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][13]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y27     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][14]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y27     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][14]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y27     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][10]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y27     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][10]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y27     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][11]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y27     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][11]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y27     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][12]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y27     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][12]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y27     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][13]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y27     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][13]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y27     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][14]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y27     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][14]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_OOOP_clk_wiz_0
  To Clock:  clkfbout_OOOP_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_OOOP_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    OOOP_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_OOOP_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.875ns  (logic 4.382ns (55.646%)  route 3.493ns (44.354%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.624    -0.888    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.370 f  OOOP_i/cpu_0/inst/display/refresh_reg[19]/Q
                         net (fo=6, routed)           0.840     0.470    OOOP_i/cpu_0/inst/display/activate_refresh[1]
    SLICE_X65Y27         LUT3 (Prop_lut3_I1_O)        0.152     0.622 r  OOOP_i/cpu_0/inst/display/LED_N/O
                         net (fo=6, routed)           2.653     3.275    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712     6.988 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.988    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.751ns  (logic 4.398ns (56.741%)  route 3.353ns (43.259%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.624    -0.888    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.370 f  OOOP_i/cpu_0/inst/display/refresh_reg[19]/Q
                         net (fo=6, routed)           0.840     0.470    OOOP_i/cpu_0/inst/display/activate_refresh[1]
    SLICE_X65Y27         LUT3 (Prop_lut3_I1_O)        0.152     0.622 r  OOOP_i/cpu_0/inst/display/LED_N/O
                         net (fo=6, routed)           2.513     3.135    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728     6.863 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.863    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.610ns  (logic 4.414ns (57.998%)  route 3.196ns (42.002%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.624    -0.888    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.370 f  OOOP_i/cpu_0/inst/display/refresh_reg[19]/Q
                         net (fo=6, routed)           0.840     0.470    OOOP_i/cpu_0/inst/display/activate_refresh[1]
    SLICE_X65Y27         LUT3 (Prop_lut3_I1_O)        0.152     0.622 r  OOOP_i/cpu_0/inst/display/LED_N/O
                         net (fo=6, routed)           2.357     2.979    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     6.722 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.722    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.459ns  (logic 4.413ns (59.167%)  route 3.046ns (40.833%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.624    -0.888    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.370 f  OOOP_i/cpu_0/inst/display/refresh_reg[19]/Q
                         net (fo=6, routed)           0.840     0.470    OOOP_i/cpu_0/inst/display/activate_refresh[1]
    SLICE_X65Y27         LUT3 (Prop_lut3_I1_O)        0.152     0.622 r  OOOP_i/cpu_0/inst/display/LED_N/O
                         net (fo=6, routed)           2.206     2.828    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.743     6.571 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.571    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.184ns  (logic 4.389ns (61.094%)  route 2.795ns (38.906%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.624    -0.888    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.370 f  OOOP_i/cpu_0/inst/display/refresh_reg[19]/Q
                         net (fo=6, routed)           0.840     0.470    OOOP_i/cpu_0/inst/display/activate_refresh[1]
    SLICE_X65Y27         LUT3 (Prop_lut3_I1_O)        0.152     0.622 r  OOOP_i/cpu_0/inst/display/LED_N/O
                         net (fo=6, routed)           1.955     2.577    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719     6.296 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.296    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.163ns  (logic 4.407ns (61.523%)  route 2.756ns (38.477%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.624    -0.888    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.370 f  OOOP_i/cpu_0/inst/display/refresh_reg[19]/Q
                         net (fo=6, routed)           0.840     0.470    OOOP_i/cpu_0/inst/display/activate_refresh[1]
    SLICE_X65Y27         LUT3 (Prop_lut3_I1_O)        0.152     0.622 r  OOOP_i/cpu_0/inst/display/LED_N/O
                         net (fo=6, routed)           1.916     2.539    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.737     6.276 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.276    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.944ns  (logic 4.373ns (62.972%)  route 2.571ns (37.028%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.624    -0.888    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.370 f  OOOP_i/cpu_0/inst/display/refresh_reg[18]/Q
                         net (fo=6, routed)           0.855     0.485    OOOP_i/cpu_0/inst/display/activate_refresh[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.150     0.635 r  OOOP_i/cpu_0/inst/display/an[0]_INST_0/O
                         net (fo=1, routed)           1.716     2.352    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     6.057 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.057    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.792ns  (logic 4.152ns (61.136%)  route 2.640ns (38.864%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.624    -0.888    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.370 r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/Q
                         net (fo=6, routed)           0.817     0.447    OOOP_i/cpu_0/inst/display/activate_refresh[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.571 r  OOOP_i/cpu_0/inst/display/an[3]_INST_0/O
                         net (fo=1, routed)           1.823     2.394    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     5.904 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.904    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/led_light_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.775ns  (logic 4.048ns (59.742%)  route 2.728ns (40.258%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.552    -0.960    OOOP_i/cpu_0/inst/clk
    SLICE_X8Y22          FDRE                                         r  OOOP_i/cpu_0/inst/led_light_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.442 r  OOOP_i/cpu_0/inst/led_light_reg[1]/Q
                         net (fo=3, routed)           2.728     2.286    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     5.816 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.816    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.668ns  (logic 4.141ns (62.102%)  route 2.527ns (37.898%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.624    -0.888    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.370 r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/Q
                         net (fo=6, routed)           0.855     0.485    OOOP_i/cpu_0/inst/display/activate_refresh[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.609 r  OOOP_i/cpu_0/inst/display/an[1]_INST_0/O
                         net (fo=1, routed)           1.672     2.282    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     5.781 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.781    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/led_light_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.941ns  (logic 1.366ns (70.374%)  route 0.575ns (29.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.560    -0.621    OOOP_i/cpu_0/inst/clk
    SLICE_X8Y17          FDRE                                         r  OOOP_i/cpu_0/inst/led_light_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  OOOP_i/cpu_0/inst/led_light_reg[2]/Q
                         net (fo=3, routed)           0.575     0.118    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.320 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.320    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/led_light_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.954ns  (logic 1.370ns (70.110%)  route 0.584ns (29.890%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.564    -0.617    OOOP_i/cpu_0/inst/clk
    SLICE_X8Y10          FDRE                                         r  OOOP_i/cpu_0/inst/led_light_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  OOOP_i/cpu_0/inst/led_light_reg[0]/Q
                         net (fo=3, routed)           0.584     0.131    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.337 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.337    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/led_light_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.979ns  (logic 1.374ns (69.427%)  route 0.605ns (30.573%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.553    -0.628    OOOP_i/cpu_0/inst/clk
    SLICE_X8Y25          FDRE                                         r  OOOP_i/cpu_0/inst/led_light_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  OOOP_i/cpu_0/inst/led_light_reg[3]/Q
                         net (fo=3, routed)           0.605     0.141    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.351 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.351    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.433ns (71.856%)  route 0.561ns (28.144%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.585    -0.596    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.432 f  OOOP_i/cpu_0/inst/display/refresh_reg[18]/Q
                         net (fo=6, routed)           0.281    -0.151    OOOP_i/cpu_0/inst/display/activate_refresh[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.045    -0.106 r  OOOP_i/cpu_0/inst/display/an[2]_INST_0/O
                         net (fo=1, routed)           0.280     0.174    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     1.398 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.398    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.420ns (69.804%)  route 0.614ns (30.196%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.585    -0.596    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  OOOP_i/cpu_0/inst/display/refresh_reg[19]/Q
                         net (fo=6, routed)           0.245    -0.188    OOOP_i/cpu_0/inst/display/activate_refresh[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.143 r  OOOP_i/cpu_0/inst/display/an[3]_INST_0/O
                         net (fo=1, routed)           0.370     0.227    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     1.438 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.438    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.409ns (69.138%)  route 0.629ns (30.862%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.585    -0.596    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/Q
                         net (fo=6, routed)           0.302    -0.130    OOOP_i/cpu_0/inst/display/activate_refresh[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.085 r  OOOP_i/cpu_0/inst/display/an[1]_INST_0/O
                         net (fo=1, routed)           0.327     0.242    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     1.442 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.442    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/display_third_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.088ns  (logic 1.463ns (70.059%)  route 0.625ns (29.941%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.585    -0.596    OOOP_i/cpu_0/inst/display/clk
    SLICE_X65Y27         FDRE                                         r  OOOP_i/cpu_0/inst/display/display_third_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  OOOP_i/cpu_0/inst/display/display_third_reg[3]/Q
                         net (fo=1, routed)           0.158    -0.297    OOOP_i/cpu_0/inst/display/display_third_reg_n_0_[3]
    SLICE_X65Y27         LUT3 (Prop_lut3_I2_O)        0.043    -0.254 r  OOOP_i/cpu_0/inst/display/LED_N/O
                         net (fo=6, routed)           0.467     0.213    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.279     1.492 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.492    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/display_third_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.111ns  (logic 1.481ns (70.171%)  route 0.630ns (29.829%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.585    -0.596    OOOP_i/cpu_0/inst/display/clk
    SLICE_X65Y27         FDRE                                         r  OOOP_i/cpu_0/inst/display/display_third_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  OOOP_i/cpu_0/inst/display/display_third_reg[3]/Q
                         net (fo=1, routed)           0.158    -0.297    OOOP_i/cpu_0/inst/display/display_third_reg_n_0_[3]
    SLICE_X65Y27         LUT3 (Prop_lut3_I2_O)        0.043    -0.254 r  OOOP_i/cpu_0/inst/display/LED_N/O
                         net (fo=6, routed)           0.471     0.217    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.297     1.514 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.514    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.132ns  (logic 1.472ns (69.033%)  route 0.660ns (30.967%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.585    -0.596    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.432 f  OOOP_i/cpu_0/inst/display/refresh_reg[18]/Q
                         net (fo=6, routed)           0.302    -0.130    OOOP_i/cpu_0/inst/display/activate_refresh[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.042    -0.088 r  OOOP_i/cpu_0/inst/display/an[0]_INST_0/O
                         net (fo=1, routed)           0.358     0.270    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     1.536 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.536    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/led_light_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.239ns  (logic 1.395ns (62.281%)  route 0.845ns (37.719%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.556    -0.625    OOOP_i/cpu_0/inst/clk
    SLICE_X8Y22          FDRE                                         r  OOOP_i/cpu_0/inst/led_light_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  OOOP_i/cpu_0/inst/led_light_reg[1]/Q
                         net (fo=3, routed)           0.845     0.383    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     1.614 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.614    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_OOOP_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_OOOP_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_OOOP_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    OOOP_i/clk_wiz/inst/clkfbout_OOOP_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  OOOP_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    OOOP_i/clk_wiz/inst/clkfbout_buf_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_OOOP_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    OOOP_i/clk_wiz/inst/clkfbout_OOOP_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  OOOP_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    OOOP_i/clk_wiz/inst/clkfbout_buf_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_OOOP_clk_wiz_0

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][12]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.532ns  (logic 1.464ns (32.302%)  route 3.068ns (67.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           3.068     4.532    OOOP_i/cpu_0/inst/mem/sw[11]
    SLICE_X10Y28         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][12]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.439    -1.556    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X10Y28         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][12]__0/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][10]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.447ns  (logic 1.452ns (32.656%)  route 2.995ns (67.344%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           2.995     4.447    OOOP_i/cpu_0/inst/mem/sw[9]
    SLICE_X10Y28         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][10]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.439    -1.556    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X10Y28         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][10]__0/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][11]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.374ns  (logic 1.458ns (33.330%)  route 2.916ns (66.670%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           2.916     4.374    OOOP_i/cpu_0/inst/mem/sw[10]
    SLICE_X10Y28         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][11]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.439    -1.556    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X10Y28         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][11]__0/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][14]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.363ns  (logic 1.453ns (33.297%)  route 2.911ns (66.703%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[13]_inst/O
                         net (fo=1, routed)           2.911     4.363    OOOP_i/cpu_0/inst/mem/sw[13]
    SLICE_X11Y28         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][14]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.439    -1.556    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X11Y28         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][14]__0/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][15]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.338ns  (logic 1.455ns (33.545%)  route 2.883ns (66.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           2.883     4.338    OOOP_i/cpu_0/inst/mem/sw[14]
    SLICE_X11Y28         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][15]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.439    -1.556    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X11Y28         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][15]__0/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][9]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.270ns  (logic 1.454ns (34.061%)  route 2.816ns (65.939%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           2.816     4.270    OOOP_i/cpu_0/inst/mem/sw[8]
    SLICE_X11Y28         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][9]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.439    -1.556    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X11Y28         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][9]__0/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][13]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.154ns  (logic 1.469ns (35.354%)  route 2.686ns (64.646%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           2.686     4.154    OOOP_i/cpu_0/inst/mem/sw[12]
    SLICE_X11Y28         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][13]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.439    -1.556    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X11Y28         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][13]__0/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][8]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.538ns  (logic 1.459ns (57.484%)  route 1.079ns (42.516%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           1.079     2.538    OOOP_i/cpu_0/inst/mem/sw[7]
    SLICE_X6Y9           FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][8]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.515    -1.480    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X6Y9           FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][8]__0/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][7]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.533ns  (logic 1.450ns (57.242%)  route 1.083ns (42.758%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           1.083     2.533    OOOP_i/cpu_0/inst/mem/sw[6]
    SLICE_X6Y9           FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][7]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.515    -1.480    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X6Y9           FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][7]__0/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][6]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.513ns  (logic 1.466ns (58.329%)  route 1.047ns (41.671%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           1.047     2.513    OOOP_i/cpu_0/inst/mem/sw[5]
    SLICE_X6Y9           FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][6]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         1.515    -1.480    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X6Y9           FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][6]__0/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][1]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.574ns  (logic 0.221ns (38.518%)  route 0.353ns (61.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.353     0.574    OOOP_i/cpu_0/inst/mem/sw[0]
    SLICE_X4Y10          FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.862    -0.828    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X4Y10          FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][1]__0/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][5]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.219ns (37.579%)  route 0.364ns (62.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           0.364     0.582    OOOP_i/cpu_0/inst/mem/sw[4]
    SLICE_X6Y7           FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][5]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.863    -0.827    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X6Y7           FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][5]__0/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][2]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.589ns  (logic 0.229ns (38.909%)  route 0.360ns (61.091%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           0.360     0.589    OOOP_i/cpu_0/inst/mem/sw[1]
    SLICE_X4Y12          FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.860    -0.830    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X4Y12          FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][2]__0/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][3]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.232ns (38.902%)  route 0.364ns (61.098%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           0.364     0.596    OOOP_i/cpu_0/inst/mem/sw[2]
    SLICE_X4Y10          FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][3]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.862    -0.828    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X4Y10          FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][3]__0/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][4]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.217ns (34.979%)  route 0.403ns (65.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.403     0.619    OOOP_i/cpu_0/inst/mem/sw[3]
    SLICE_X4Y10          FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.862    -0.828    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X4Y10          FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][4]__0/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][6]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.234ns (37.066%)  route 0.397ns (62.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.397     0.631    OOOP_i/cpu_0/inst/mem/sw[5]
    SLICE_X6Y9           FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][6]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.863    -0.827    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X6Y9           FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][6]__0/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][7]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.218ns (34.108%)  route 0.421ns (65.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.421     0.639    OOOP_i/cpu_0/inst/mem/sw[6]
    SLICE_X6Y9           FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][7]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.863    -0.827    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X6Y9           FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][7]__0/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][8]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.227ns (35.241%)  route 0.417ns (64.759%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.417     0.644    OOOP_i/cpu_0/inst/mem/sw[7]
    SLICE_X6Y9           FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][8]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.863    -0.827    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X6Y9           FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][8]__0/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][13]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.470ns  (logic 0.237ns (16.096%)  route 1.234ns (83.904%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           1.234     1.470    OOOP_i/cpu_0/inst/mem/sw[12]
    SLICE_X11Y28         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][13]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.824    -0.866    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X11Y28         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][13]__0/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][9]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.518ns  (logic 0.223ns (14.660%)  route 1.296ns (85.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           1.296     1.518    OOOP_i/cpu_0/inst/mem/sw[8]
    SLICE_X11Y28         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][9]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=183, routed)         0.824    -0.866    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X11Y28         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][9]__0/C





