<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p171" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_171{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_171{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_171{left:549px;bottom:1141px;letter-spacing:-0.14px;}
#t4_171{left:70px;bottom:1084px;}
#t5_171{left:96px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t6_171{left:70px;bottom:1061px;}
#t7_171{left:96px;bottom:1065px;letter-spacing:-0.19px;word-spacing:-0.89px;}
#t8_171{left:348px;bottom:1065px;}
#t9_171{left:360px;bottom:1065px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#ta_171{left:96px;bottom:1048px;letter-spacing:-0.12px;word-spacing:-0.46px;}
#tb_171{left:70px;bottom:1024px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_171{left:70px;bottom:1007px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#td_171{left:70px;bottom:982px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#te_171{left:70px;bottom:965px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tf_171{left:581px;bottom:972px;}
#tg_171{left:70px;bottom:941px;letter-spacing:-0.15px;word-spacing:-0.71px;}
#th_171{left:70px;bottom:924px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ti_171{left:70px;bottom:907px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tj_171{left:70px;bottom:891px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_171{left:402px;bottom:891px;}
#tl_171{left:415px;bottom:891px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tm_171{left:70px;bottom:874px;letter-spacing:-0.15px;word-spacing:-0.56px;}
#tn_171{left:70px;bottom:857px;letter-spacing:-0.17px;}
#to_171{left:70px;bottom:798px;letter-spacing:0.13px;}
#tp_171{left:152px;bottom:798px;letter-spacing:0.15px;}
#tq_171{left:70px;bottom:774px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#tr_171{left:70px;bottom:758px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ts_171{left:70px;bottom:741px;letter-spacing:-0.16px;word-spacing:-1.18px;}
#tt_171{left:70px;bottom:724px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tu_171{left:70px;bottom:707px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tv_171{left:70px;bottom:690px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tw_171{left:70px;bottom:666px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_171{left:70px;bottom:649px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#ty_171{left:70px;bottom:623px;}
#tz_171{left:96px;bottom:626px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t10_171{left:96px;bottom:609px;letter-spacing:-0.26px;word-spacing:-0.3px;}
#t11_171{left:70px;bottom:583px;}
#t12_171{left:96px;bottom:587px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t13_171{left:96px;bottom:570px;letter-spacing:-0.13px;}
#t14_171{left:70px;bottom:543px;}
#t15_171{left:96px;bottom:547px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t16_171{left:70px;bottom:520px;}
#t17_171{left:96px;bottom:524px;letter-spacing:-0.25px;word-spacing:-0.31px;}
#t18_171{left:70px;bottom:465px;letter-spacing:0.12px;}
#t19_171{left:152px;bottom:465px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1a_171{left:70px;bottom:441px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1b_171{left:70px;bottom:425px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1c_171{left:70px;bottom:398px;}
#t1d_171{left:96px;bottom:402px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1e_171{left:70px;bottom:375px;}
#t1f_171{left:96px;bottom:379px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1g_171{left:70px;bottom:352px;}
#t1h_171{left:96px;bottom:356px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1i_171{left:96px;bottom:339px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1j_171{left:70px;bottom:313px;}
#t1k_171{left:96px;bottom:316px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1l_171{left:70px;bottom:290px;}
#t1m_171{left:96px;bottom:293px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t1n_171{left:70px;bottom:267px;}
#t1o_171{left:96px;bottom:270px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1p_171{left:70px;bottom:244px;}
#t1q_171{left:96px;bottom:247px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1r_171{left:70px;bottom:133px;letter-spacing:-0.14px;}
#t1s_171{left:92px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.07px;}
#t1t_171{left:92px;bottom:116px;letter-spacing:-0.12px;}

.s1_171{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_171{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_171{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s4_171{font-size:14px;font-family:Verdana_13-;color:#000;}
.s5_171{font-size:14px;font-family:Verdana-Italic_142;color:#000;}
.s6_171{font-size:11px;font-family:Verdana_13-;color:#000;}
.s7_171{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s8_171{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts171" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_142;
	src: url("fonts/Verdana-Italic_142.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg171Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg171" style="-webkit-user-select: none;"><object width="935" height="1210" data="171/171.svg" type="image/svg+xml" id="pdf171" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_171" class="t s1_171">Vol. 1 </span><span id="t2_171" class="t s1_171">6-19 </span>
<span id="t3_171" class="t s2_171">PROCEDURE CALLS, INTERRUPTS, AND EXCEPTIONS </span>
<span id="t4_171" class="t s3_171">• </span><span id="t5_171" class="t s4_171">Execute the INTO instruction. </span>
<span id="t6_171" class="t s3_171">• </span><span id="t7_171" class="t s4_171">Test the OF flag and execute the INT </span><span id="t8_171" class="t s5_171">n </span><span id="t9_171" class="t s4_171">instruction with an argument of 4 (the vector of the overflow exception) </span>
<span id="ta_171" class="t s4_171">if the flag is set. </span>
<span id="tb_171" class="t s4_171">Both the methods of dealing with overflow conditions allow a program to test for overflow at specific places in the </span>
<span id="tc_171" class="t s4_171">instruction stream. </span>
<span id="td_171" class="t s4_171">The INT3 instruction (opcode CC) explicitly calls the breakpoint exception (#BP) handler. Similarly, the INT1 </span>
<span id="te_171" class="t s4_171">instruction (opcode F1) explicitly calls the debug exception (#DB) handler. </span>
<span id="tf_171" class="t s6_171">1 </span>
<span id="tg_171" class="t s4_171">The BOUND instruction explicitly calls the BOUND-range exceeded exception (#BR) handler if an operand is found </span>
<span id="th_171" class="t s4_171">to be not within predefined boundaries in memory. This instruction is provided for checking references to arrays </span>
<span id="ti_171" class="t s4_171">and other data structures. Like the overflow exception, the BOUND-range exceeded exception can only be raised </span>
<span id="tj_171" class="t s4_171">explicitly with the BOUND instruction or the INT </span><span id="tk_171" class="t s5_171">n </span><span id="tl_171" class="t s4_171">instruction with an argument of 5 (the vector of the bounds- </span>
<span id="tm_171" class="t s4_171">check exception). The processor does not implicitly perform bounds checks and raise the BOUND-range exceeded </span>
<span id="tn_171" class="t s4_171">exception. </span>
<span id="to_171" class="t s7_171">6.5.5 </span><span id="tp_171" class="t s7_171">Handling Floating-Point Exceptions </span>
<span id="tq_171" class="t s4_171">When operating on individual or packed floating-point values, the IA-32 architecture supports a set of six floating- </span>
<span id="tr_171" class="t s4_171">point exceptions. These exceptions can be generated during operations performed by the x87 FPU instructions or </span>
<span id="ts_171" class="t s4_171">by SSE/SSE2/SSE3 instructions. When an x87 FPU instruction (including the FISTTP instruction in SSE3) generates </span>
<span id="tt_171" class="t s4_171">one or more of these exceptions, it in turn generates floating-point error exception (#MF); when an </span>
<span id="tu_171" class="t s4_171">SSE/SSE2/SSE3 instruction generates a floating-point exception, it in turn generates SIMD floating-point excep- </span>
<span id="tv_171" class="t s4_171">tion (#XM). </span>
<span id="tw_171" class="t s4_171">See the following sections for further descriptions of the floating-point exceptions, how they are generated, and </span>
<span id="tx_171" class="t s4_171">how they are handled: </span>
<span id="ty_171" class="t s3_171">• </span><span id="tz_171" class="t s4_171">Section 4.9.1, “Floating-Point Exception Conditions,” and Section 4.9.3, “Typical Actions of a Floating-Point </span>
<span id="t10_171" class="t s4_171">Exception Handler.” </span>
<span id="t11_171" class="t s3_171">• </span><span id="t12_171" class="t s4_171">Section 8.4, “x87 FPU Floating-Point Exception Handling,” and Section 8.5, “x87 FPU Floating-Point Exception </span>
<span id="t13_171" class="t s4_171">Conditions.” </span>
<span id="t14_171" class="t s3_171">• </span><span id="t15_171" class="t s4_171">Section 11.5.1, “SIMD Floating-Point Exceptions.” </span>
<span id="t16_171" class="t s3_171">• </span><span id="t17_171" class="t s4_171">Interrupt Behavior. </span>
<span id="t18_171" class="t s7_171">6.5.6 </span><span id="t19_171" class="t s7_171">Interrupt and Exception Behavior in 64-Bit Mode </span>
<span id="t1a_171" class="t s4_171">64-bit extensions expand the legacy IA-32 interrupt-processing and exception-processing mechanism to allow </span>
<span id="t1b_171" class="t s4_171">support for 64-bit operating systems and applications. Changes include: </span>
<span id="t1c_171" class="t s3_171">• </span><span id="t1d_171" class="t s4_171">All interrupt handlers pointed to by the IDT are 64-bit code (does not apply to the SMI handler). </span>
<span id="t1e_171" class="t s3_171">• </span><span id="t1f_171" class="t s4_171">The size of interrupt-stack pushes is fixed at 64 bits. The processor uses 8-byte, zero extended stores. </span>
<span id="t1g_171" class="t s3_171">• </span><span id="t1h_171" class="t s4_171">The stack pointer (SS:RSP) is pushed unconditionally on interrupts. In legacy environments, this push is </span>
<span id="t1i_171" class="t s4_171">conditional and based on a change in current privilege level (CPL). </span>
<span id="t1j_171" class="t s3_171">• </span><span id="t1k_171" class="t s4_171">The new SS is set to NULL if there is a change in CPL. </span>
<span id="t1l_171" class="t s3_171">• </span><span id="t1m_171" class="t s4_171">IRET behavior changes. </span>
<span id="t1n_171" class="t s3_171">• </span><span id="t1o_171" class="t s4_171">There is a new interrupt stack-switch mechanism and a new interrupt shadow stack-switch mechanism. </span>
<span id="t1p_171" class="t s3_171">• </span><span id="t1q_171" class="t s4_171">The alignment of interrupt stack frame is different. </span>
<span id="t1r_171" class="t s8_171">1. </span><span id="t1s_171" class="t s8_171">Hardware vendors may use the INT1 instruction for hardware debug. For that reason, Intel recommends software vendors instead </span>
<span id="t1t_171" class="t s8_171">use the INT3 instruction for software breakpoints. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
