        "ram": {
          "hide_name": 0,
          "type": "$mem",
          "parameters": {
            "ABITS": 6,
            "INIT": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "MEMID": "\\ram",
            "OFFSET": 0,
            "RD_CLK_ENABLE": "0",
            "RD_CLK_POLARITY": "0",
            "RD_PORTS": 1,
            "RD_TRANSPARENT": "0",
            "SIZE": 64,
            "WIDTH": 8,
            "WR_CLK_ENABLE": "0",
            "WR_CLK_POLARITY": "0",
            "WR_PORTS": 1
          },
          "attributes": {
          },
          "port_directions": {
            "RD_ADDR": "input",
            "RD_CLK": "input",
            "RD_DATA": "output",
            "RD_EN": "input",
            "WR_ADDR": "input",
            "WR_CLK": "input",
            "WR_DATA": "input",
            "WR_EN": "input"
          },
          "connections": {
            "RD_ADDR": \[ 10, 11, 12, 13, 14, 15 \],
            "RD_CLK": \[ "x" \],
            "RD_DATA": \[ 26, 27, 28, 29, 30, 31, 32, 33 \],
            "RD_EN": \[ "x" \],
            "WR_ADDR": \[ 40, 41, 42, 43, 44, 45 \],
            "WR_CLK": \[ "x" \],
            "WR_DATA": \[ 54, 55, 56, 57, 58, 59, 60, 61 \],
            "WR_EN": \[ 70, 71, 72, 73, 74, 75, 76, 77 \]
          }
        }
