\hypertarget{group___r_c_c___p_l_l___configuration}{}\doxysection{PLL Configuration}
\label{group___r_c_c___p_l_l___configuration}\index{PLL Configuration@{PLL Configuration}}
Collaboration diagram for PLL Configuration\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=323pt]{group___r_c_c___p_l_l___configuration}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___configuration_gaaf196a2df41b0bcbc32745c2b218e696}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+ENABLE}}()~($\ast$(\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_ga0b0a8f171b66cc0d767716ba23ad3c6f}{RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+BB}} = \mbox{\hyperlink{group___exported__types_ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf}{ENABLE}})
\begin{DoxyCompactList}\small\item\em Macro to enable the main PLL. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___configuration_ga718a6afcb1492cc2796be78445a7d5ab}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+DISABLE}}()~($\ast$(\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_ga0b0a8f171b66cc0d767716ba23ad3c6f}{RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+BB}} = \mbox{\hyperlink{group___exported__types_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d}{DISABLE}})
\begin{DoxyCompactList}\small\item\em Macro to disable the main PLL. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___configuration_gadff34131a73367bbf345984ea5fdecca}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+RCC\+\_\+\+PLLSOURCE\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLMUL\+\_\+\+\_\+)~          \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CFGR, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4a5dbbd286f07a97f5aa6e6f3f6a57}{RCC\+\_\+\+CFGR\+\_\+\+PLLSRC}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9735c088436b547fff3baae2bbaa0426}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL}}),((\+\_\+\+\_\+\+RCC\+\_\+\+PLLSOURCE\+\_\+\+\_\+) $\vert$ (\+\_\+\+\_\+\+PLLMUL\+\_\+\+\_\+) ))
\begin{DoxyCompactList}\small\item\em Macro to configure the main PLL clock source and multiplication factors. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___configuration_ga3ea1390f8124e2b3b8d53e95541d6e53}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+PLL\+\_\+\+OSCSOURCE}}()~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4a5dbbd286f07a97f5aa6e6f3f6a57}{RCC\+\_\+\+CFGR\+\_\+\+PLLSRC}})))
\begin{DoxyCompactList}\small\item\em Get oscillator clock selected as PLL input clock. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___p_l_l___configuration_ga3ea1390f8124e2b3b8d53e95541d6e53}\label{group___r_c_c___p_l_l___configuration_ga3ea1390f8124e2b3b8d53e95541d6e53}} 
\index{PLL Configuration@{PLL Configuration}!\_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE@{\_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE}}
\index{\_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE@{\_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE}!PLL Configuration@{PLL Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE}{\_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+PLL\+\_\+\+OSCSOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4a5dbbd286f07a97f5aa6e6f3f6a57}{RCC\+\_\+\+CFGR\+\_\+\+PLLSRC}})))}



Get oscillator clock selected as PLL input clock. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source used for PLL entry. The returned value can be one of the following\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga09fff12a4e92f4da5980321b7f99b632}{RCC\+\_\+\+PLLSOURCE\+\_\+\+HSI\+\_\+\+DIV2}} HSI oscillator clock selected as PLL input clock \item \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{RCC\+\_\+\+PLLSOURCE\+\_\+\+HSE}} HSE oscillator clock selected as PLL input clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}


Definition at line 883 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___p_l_l___configuration_gadff34131a73367bbf345984ea5fdecca}\label{group___r_c_c___p_l_l___configuration_gadff34131a73367bbf345984ea5fdecca}} 
\index{PLL Configuration@{PLL Configuration}!\_\_HAL\_RCC\_PLL\_CONFIG@{\_\_HAL\_RCC\_PLL\_CONFIG}}
\index{\_\_HAL\_RCC\_PLL\_CONFIG@{\_\_HAL\_RCC\_PLL\_CONFIG}!PLL Configuration@{PLL Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLL\_CONFIG}{\_\_HAL\_RCC\_PLL\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+RCC\+\_\+\+PLLSOURCE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+PLLMUL\+\_\+\+\_\+ }\end{DoxyParamCaption})~          \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CFGR, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4a5dbbd286f07a97f5aa6e6f3f6a57}{RCC\+\_\+\+CFGR\+\_\+\+PLLSRC}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9735c088436b547fff3baae2bbaa0426}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL}}),((\+\_\+\+\_\+\+RCC\+\_\+\+PLLSOURCE\+\_\+\+\_\+) $\vert$ (\+\_\+\+\_\+\+PLLMUL\+\_\+\+\_\+) ))}



Macro to configure the main PLL clock source and multiplication factors. 

\begin{DoxyNote}{Note}
This function must be used only when the main PLL is disabled.
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+RCC\+\_\+\+PLLSOURCE$<$/strong$>$} & specifies the PLL entry clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga09fff12a4e92f4da5980321b7f99b632}{RCC\+\_\+\+PLLSOURCE\+\_\+\+HSI\+\_\+\+DIV2}} HSI oscillator clock selected as PLL clock entry \item \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{RCC\+\_\+\+PLLSOURCE\+\_\+\+HSE}} HSE oscillator clock selected as PLL clock entry \end{DoxyItemize}
\\
\hline
{\em $<$strong$>$\+PLLMUL$<$/strong$>$} & specifies the multiplication factor for PLL VCO output clock This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c_ex___p_l_l___multiplication___factor_ga2aedc8bc6552d98fb748b58a2379820b}{RCC\+\_\+\+PLL\+\_\+\+MUL4}} PLLVCO = PLL clock entry x 4 \item \mbox{\hyperlink{group___r_c_c_ex___p_l_l___multiplication___factor_gae2f8dd748556470dcac6901ac7a3e650}{RCC\+\_\+\+PLL\+\_\+\+MUL6}} PLLVCO = PLL clock entry x 6 \item \mbox{\hyperlink{group___r_c_c_ex___p_l_l___multiplication___factor_ga1ebc7b8473983247312ff095c242285f}{RCC\+\_\+\+PLL\+\_\+\+MUL2}} PLLVCO = PLL clock entry x 2 \item \mbox{\hyperlink{group___r_c_c_ex___p_l_l___multiplication___factor_ga4ee529382af73885706795fd81538781}{RCC\+\_\+\+PLL\+\_\+\+MUL3}} PLLVCO = PLL clock entry x 3 \item \mbox{\hyperlink{group___r_c_c_ex___p_l_l___multiplication___factor_ga07cdf351bcf4ffc95cd45a28008e43e5}{RCC\+\_\+\+PLL\+\_\+\+MUL10}} PLLVCO = PLL clock entry x 10 \item \mbox{\hyperlink{group___r_c_c_ex___p_l_l___multiplication___factor_ga33153db08feae4d86a5c170e8a1781bd}{RCC\+\_\+\+PLL\+\_\+\+MUL11}} PLLVCO = PLL clock entry x 11 \item \mbox{\hyperlink{group___r_c_c_ex___p_l_l___multiplication___factor_gaca5a5ddd829f682dd9a211e6a9be452a}{RCC\+\_\+\+PLL\+\_\+\+MUL12}} PLLVCO = PLL clock entry x 12 \item \mbox{\hyperlink{group___r_c_c_ex___p_l_l___multiplication___factor_ga9b8d76a17aeb979992e61ec3a1e32a14}{RCC\+\_\+\+PLL\+\_\+\+MUL13}} PLLVCO = PLL clock entry x 13 \item \mbox{\hyperlink{group___r_c_c_ex___p_l_l___multiplication___factor_ga6a96dc75a1fb43fb7f032a4cf34db287}{RCC\+\_\+\+PLL\+\_\+\+MUL14}} PLLVCO = PLL clock entry x 14 \item \mbox{\hyperlink{group___r_c_c_ex___p_l_l___multiplication___factor_gaa75ceb816d75a0d384b67d1bf489bb44}{RCC\+\_\+\+PLL\+\_\+\+MUL15}} PLLVCO = PLL clock entry x 15 \item \mbox{\hyperlink{group___r_c_c_ex___p_l_l___multiplication___factor_ga39bd735dbbdf7f4bbc122b833d2c92f3}{RCC\+\_\+\+PLL\+\_\+\+MUL16}} PLLVCO = PLL clock entry x 16 \item \mbox{\hyperlink{group___r_c_c_ex___p_l_l___multiplication___factor_gaddfa6ebdecba8c5951a774b271fa82eb}{RCC\+\_\+\+PLL\+\_\+\+MUL8}} PLLVCO = PLL clock entry x 8 \item \mbox{\hyperlink{group___r_c_c_ex___p_l_l___multiplication___factor_ga653f185ecd0b9b440180433fb1a6ff3d}{RCC\+\_\+\+PLL\+\_\+\+MUL9}} PLLVCO = PLL clock entry x 9 \end{DoxyItemize}
\\
\hline
\end{DoxyParams}


Definition at line 874 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___p_l_l___configuration_ga718a6afcb1492cc2796be78445a7d5ab}\label{group___r_c_c___p_l_l___configuration_ga718a6afcb1492cc2796be78445a7d5ab}} 
\index{PLL Configuration@{PLL Configuration}!\_\_HAL\_RCC\_PLL\_DISABLE@{\_\_HAL\_RCC\_PLL\_DISABLE}}
\index{\_\_HAL\_RCC\_PLL\_DISABLE@{\_\_HAL\_RCC\_PLL\_DISABLE}!PLL Configuration@{PLL Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLL\_DISABLE}{\_\_HAL\_RCC\_PLL\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~($\ast$(\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_ga0b0a8f171b66cc0d767716ba23ad3c6f}{RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+BB}} = \mbox{\hyperlink{group___exported__types_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d}{DISABLE}})}



Macro to disable the main PLL. 

\begin{DoxyNote}{Note}
The main PLL can not be disabled if it is used as system clock source 
\end{DoxyNote}


Definition at line 842 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___p_l_l___configuration_gaaf196a2df41b0bcbc32745c2b218e696}\label{group___r_c_c___p_l_l___configuration_gaaf196a2df41b0bcbc32745c2b218e696}} 
\index{PLL Configuration@{PLL Configuration}!\_\_HAL\_RCC\_PLL\_ENABLE@{\_\_HAL\_RCC\_PLL\_ENABLE}}
\index{\_\_HAL\_RCC\_PLL\_ENABLE@{\_\_HAL\_RCC\_PLL\_ENABLE}!PLL Configuration@{PLL Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLL\_ENABLE}{\_\_HAL\_RCC\_PLL\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~($\ast$(\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_ga0b0a8f171b66cc0d767716ba23ad3c6f}{RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+BB}} = \mbox{\hyperlink{group___exported__types_ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf}{ENABLE}})}



Macro to enable the main PLL. 

\begin{DoxyNote}{Note}
After enabling the main PLL, the application software should wait on PLLRDY flag to be set indicating that PLL clock is stable and can be used as system clock source. 

The main PLL is disabled by hardware when entering STOP and STANDBY modes. 
\end{DoxyNote}


Definition at line 837 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.

