Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 20:53:38 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_29/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.015        0.000                      0                 1124        0.006        0.000                      0                 1124        2.166        0.000                       0                  1103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.441}        4.882           204.834         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.015        0.000                      0                 1124        0.006        0.000                      0                 1124        2.166        0.000                       0                  1103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 genblk1[93].reg_in/reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.441ns period=4.882ns})
  Destination:            reg_out/reg_out_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.441ns period=4.882ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.882ns  (vclock rise@4.882ns - vclock rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 2.076ns (43.964%)  route 2.646ns (56.036%))
  Logic Levels:           18  (CARRY8=11 LUT2=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 6.946 - 4.882 ) 
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.599ns (routing 0.582ns, distribution 1.017ns)
  Clock Net Delay (Destination): 1.408ns (routing 0.531ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1102, routed)        1.599     2.545    genblk1[93].reg_in/clk_IBUF_BUFG
    SLICE_X112Y518       FDRE                                         r  genblk1[93].reg_in/reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y518       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.625 r  genblk1[93].reg_in/reg_out_reg[3]/Q
                         net (fo=5, routed)           0.157     2.782    genblk1[93].reg_in/x_reg[93][3]
    SLICE_X112Y518       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     2.906 r  genblk1[93].reg_in/z__0_carry_i_12__9/O
                         net (fo=1, routed)           0.009     2.915    conv/mul50/reg_out[7]_i_248[0]
    SLICE_X112Y518       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.063     2.978 r  conv/mul50/z__0_carry/O[0]
                         net (fo=2, routed)           0.367     3.345    conv/add000065/tmp00[50]_12[0]
    SLICE_X113Y516       CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[4])
                                                      0.147     3.492 r  conv/add000065/reg_out_reg[7]_i_104/O[4]
                         net (fo=2, routed)           0.316     3.808    conv/add000065/reg_out_reg[7]_i_104_n_11
    SLICE_X113Y513       CARRY8 (Prop_CARRY8_SLICEM_DI[4]_O[6])
                                                      0.115     3.923 r  conv/add000065/reg_out_reg[7]_i_103/O[6]
                         net (fo=2, routed)           0.314     4.237    conv/add000065/reg_out_reg[7]_i_103_n_9
    SLICE_X115Y512       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.336 r  conv/add000065/reg_out[7]_i_105/O
                         net (fo=1, routed)           0.010     4.346    conv/add000065/reg_out[7]_i_105_n_0
    SLICE_X115Y512       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.461 r  conv/add000065/reg_out_reg[7]_i_41/CO[7]
                         net (fo=1, routed)           0.026     4.487    conv/add000065/reg_out_reg[7]_i_41_n_0
    SLICE_X115Y513       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.543 r  conv/add000065/reg_out_reg[7]_i_84/O[0]
                         net (fo=2, routed)           0.227     4.770    conv/add000065/reg_out_reg[7]_i_84_n_15
    SLICE_X114Y511       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.821 r  conv/add000065/reg_out[7]_i_85/O
                         net (fo=1, routed)           0.010     4.831    conv/add000065/reg_out[7]_i_85_n_0
    SLICE_X114Y511       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.946 r  conv/add000065/reg_out_reg[7]_i_39/CO[7]
                         net (fo=1, routed)           0.026     4.972    conv/add000065/reg_out_reg[7]_i_39_n_0
    SLICE_X114Y512       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.028 r  conv/add000065/reg_out_reg[21]_i_100/O[0]
                         net (fo=1, routed)           0.263     5.291    conv/add000065/reg_out_reg[21]_i_100_n_15
    SLICE_X115Y510       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     5.415 r  conv/add000065/reg_out[15]_i_45/O
                         net (fo=1, routed)           0.009     5.424    conv/add000065/reg_out[15]_i_45_n_0
    SLICE_X115Y510       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     5.657 r  conv/add000065/reg_out_reg[15]_i_29/O[5]
                         net (fo=1, routed)           0.265     5.922    conv/add000065/reg_out_reg[15]_i_29_n_10
    SLICE_X113Y511       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     6.045 r  conv/add000065/reg_out[15]_i_14/O
                         net (fo=1, routed)           0.022     6.067    conv/add000065/reg_out[15]_i_14_n_0
    SLICE_X113Y511       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     6.226 r  conv/add000065/reg_out_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     6.252    conv/add000065/reg_out_reg[15]_i_2_n_0
    SLICE_X113Y512       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     6.328 r  conv/add000065/reg_out_reg[21]_i_3/O[1]
                         net (fo=1, routed)           0.226     6.554    conv/add000065/reg_out_reg[21]_i_3_n_14
    SLICE_X112Y514       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     6.605 r  conv/add000065/reg_out[21]_i_9/O
                         net (fo=1, routed)           0.009     6.614    conv/add000065/reg_out[21]_i_9_n_0
    SLICE_X112Y514       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.220     6.834 r  conv/add000065/reg_out_reg[21]_i_2/O[6]
                         net (fo=1, routed)           0.122     6.956    reg_out/a[22]
    SLICE_X112Y513       LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     7.025 r  reg_out/reg_out[21]_i_1/O
                         net (fo=22, routed)          0.242     7.267    reg_out/reg_out[21]_i_1_n_0
    SLICE_X112Y514       FDRE                                         r  reg_out/reg_out_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.882     4.882 r  
    AP13                                              0.000     4.882 r  clk (IN)
                         net (fo=0)                   0.000     4.882    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.227 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.227    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.227 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.514    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.538 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1102, routed)        1.408     6.946    reg_out/clk_IBUF_BUFG
    SLICE_X112Y514       FDRE                                         r  reg_out/reg_out_reg[16]/C
                         clock pessimism              0.446     7.391    
                         clock uncertainty           -0.035     7.356    
    SLICE_X112Y514       FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074     7.282    reg_out/reg_out_reg[16]
  -------------------------------------------------------------------
                         required time                          7.282    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  0.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 demux/genblk1[72].z_reg[72][4]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.441ns period=4.882ns})
  Destination:            genblk1[72].reg_in/reg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.441ns period=4.882ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.061ns (36.310%)  route 0.107ns (63.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Net Delay (Source):      1.399ns (routing 0.531ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.582ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1102, routed)        1.399     2.055    demux/clk_IBUF_BUFG
    SLICE_X119Y506       FDRE                                         r  demux/genblk1[72].z_reg[72][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y506       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     2.116 r  demux/genblk1[72].z_reg[72][4]/Q
                         net (fo=1, routed)           0.107     2.223    genblk1[72].reg_in/D[4]
    SLICE_X118Y507       FDRE                                         r  genblk1[72].reg_in/reg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1102, routed)        1.596     2.542    genblk1[72].reg_in/clk_IBUF_BUFG
    SLICE_X118Y507       FDRE                                         r  genblk1[72].reg_in/reg_out_reg[4]/C
                         clock pessimism             -0.388     2.155    
    SLICE_X118Y507       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.217    genblk1[72].reg_in/reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.006    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.441 }
Period(ns):         4.882
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.882       3.592      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.441       2.166      SLICE_X116Y522  genblk1[113].reg_in/reg_out_reg[5]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.441       2.166      SLICE_X110Y504  demux/genblk1[33].z_reg[33][0]/C



