

================================================================
== Vitis HLS Report for 'Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34'
================================================================
* Date:           Sun Sep  3 07:07:14 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.791 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2359323|  2359323|  23.593 ms|  23.593 ms|  2359323|  2359323|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- l_W_to_int_i35_l_j34  |  2359321|  2359321|        27|          1|          1|  2359296|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    440|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     517|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     517|    558|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln722_1_fu_168_p2     |         +|   0|  0|   29|          22|           1|
    |add_ln722_fu_180_p2       |         +|   0|  0|   12|          12|           1|
    |add_ln723_fu_244_p2       |         +|   0|  0|   13|          10|           1|
    |add_ln724_fu_238_p2       |         +|   0|  0|   22|          22|          22|
    |sh_amt_6_fu_352_p2        |         -|   0|  0|   14|           1|           9|
    |sh_amt_fu_316_p2          |         -|   0|  0|   14|           8|           9|
    |sub_ln724_fu_228_p2       |         -|   0|  0|   22|          22|          22|
    |v439_V_6_fu_458_p2        |         -|   0|  0|   12|           1|          12|
    |and_ln299_fu_446_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln302_6_fu_393_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln302_fu_387_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln320_fu_429_p2       |       and|   0|  0|    2|           1|           1|
    |icmp_ln295_fu_310_p2      |      icmp|   0|  0|   17|          31|           1|
    |icmp_ln299_fu_322_p2      |      icmp|   0|  0|   11|           8|           8|
    |icmp_ln301_fu_342_p2      |      icmp|   0|  0|   11|           9|           1|
    |icmp_ln302_fu_347_p2      |      icmp|   0|  0|   11|           9|           5|
    |icmp_ln320_fu_357_p2      |      icmp|   0|  0|   11|           9|           4|
    |icmp_ln722_fu_162_p2      |      icmp|   0|  0|   14|          22|          22|
    |icmp_ln723_fu_186_p2      |      icmp|   0|  0|   11|          10|          10|
    |lshr_ln304_fu_367_p2      |      lshr|   0|  0|  100|          32|          32|
    |or_ln299_fu_377_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln301_fu_419_p2        |        or|   0|  0|    2|           1|           1|
    |select_ln722_2_fu_200_p3  |    select|   0|  0|   12|           1|          12|
    |select_ln722_fu_192_p3    |    select|   0|  0|   10|           1|           1|
    |v439_V_3_fu_399_p3        |    select|   0|  0|   12|           1|          12|
    |v439_V_4_fu_434_p3        |    select|   0|  0|   12|           1|          12|
    |v439_V_5_fu_451_p3        |    select|   0|  0|   12|           1|          12|
    |v439_V_7_fu_464_p3        |    select|   0|  0|   12|           1|          12|
    |shl_ln322_fu_414_p2       |       shl|   0|  0|   26|          12|          12|
    |ap_enable_pp0             |       xor|   0|  0|    2|           1|           2|
    |xor_ln295_fu_441_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln299_fu_381_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln301_fu_423_p2       |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0|  440|         256|         247|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i35_fu_88                |   9|          2|   12|         24|
    |indvar_flatten19_fu_92   |   9|          2|   22|         44|
    |j34_fu_84                |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   47|         94|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln724_reg_501                  |  22|   0|   22|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i35_fu_88                          |  12|   0|   12|          0|
    |icmp_ln295_reg_562                 |   1|   0|    1|          0|
    |icmp_ln295_reg_562_pp0_iter25_reg  |   1|   0|    1|          0|
    |icmp_ln299_reg_576                 |   1|   0|    1|          0|
    |icmp_ln299_reg_576_pp0_iter25_reg  |   1|   0|    1|          0|
    |icmp_ln301_reg_582                 |   1|   0|    1|          0|
    |icmp_ln320_reg_592                 |   1|   0|    1|          0|
    |indvar_flatten19_fu_92             |  22|   0|   22|          0|
    |j34_fu_84                          |  10|   0|   10|          0|
    |max_W2_load_reg_531                |  32|   0|   32|          0|
    |or_ln299_reg_597                   |   1|   0|    1|          0|
    |p_Result_s_reg_551                 |   1|   0|    1|          0|
    |p_Result_s_reg_551_pp0_iter25_reg  |   1|   0|    1|          0|
    |reg_reg_546                        |  32|   0|   32|          0|
    |select_ln722_2_reg_496             |  12|   0|   12|          0|
    |sh_amt_6_reg_587                   |   9|   0|    9|          0|
    |sh_amt_reg_568                     |   9|   0|    9|          0|
    |v436_reg_536                       |  32|   0|   32|          0|
    |v438_reg_541                       |  32|   0|   32|          0|
    |v439_V_3_reg_602                   |  12|   0|   12|          0|
    |v439_V_7_reg_607                   |  12|   0|   12|          0|
    |v439_V_reg_556                     |  12|   0|   12|          0|
    |v439_V_reg_556_pp0_iter25_reg      |  12|   0|   12|          0|
    |v561_load_reg_516                  |  32|   0|   32|          0|
    |zext_ln724_2_reg_506               |  22|   0|   64|         42|
    |select_ln722_2_reg_496             |  64|  32|   12|          0|
    |zext_ln724_2_reg_506               |  64|  32|   64|         42|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 517|  64|  507|         84|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+--------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34|  return value|
|grp_fu_664_p_din0   |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34|  return value|
|grp_fu_664_p_din1   |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34|  return value|
|grp_fu_664_p_dout0  |   in|   32|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34|  return value|
|grp_fu_664_p_ce     |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34|  return value|
|grp_fu_668_p_din0   |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34|  return value|
|grp_fu_668_p_din1   |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34|  return value|
|grp_fu_668_p_dout0  |   in|   32|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34|  return value|
|grp_fu_668_p_ce     |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34|  return value|
|max_W2_address0     |  out|   12|   ap_memory|                                          max_W2|         array|
|max_W2_ce0          |  out|    1|   ap_memory|                                          max_W2|         array|
|max_W2_q0           |   in|   32|   ap_memory|                                          max_W2|         array|
|v561_address0       |  out|   22|   ap_memory|                                            v561|         array|
|v561_ce0            |  out|    1|   ap_memory|                                            v561|         array|
|v561_q0             |   in|   32|   ap_memory|                                            v561|         array|
|q_W2_V_address0     |  out|   22|   ap_memory|                                          q_W2_V|         array|
|q_W2_V_ce0          |  out|    1|   ap_memory|                                          q_W2_V|         array|
|q_W2_V_we0          |  out|    1|   ap_memory|                                          q_W2_V|         array|
|q_W2_V_d0           |  out|   12|   ap_memory|                                          q_W2_V|         array|
+--------------------+-----+-----+------------+------------------------------------------------+--------------+

