OPENQASM 3.0;
include "stdgates.inc";
gate state_prep _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3 {
  h _gate_q_0;
  rz(5*pi/6) _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  x _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_1, _gate_q_3;
}
gate ctrl_time_evol _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4 {
  p(0.09366222825123577) _gate_q_0;
  crz(0.0279681162145207) _gate_q_0, _gate_q_1;
  crz(-0.005315064584755428) _gate_q_0, _gate_q_2;
  crz(0.02796811621452071) _gate_q_0, _gate_q_3;
  crz(-0.005315064584755429) _gate_q_0, _gate_q_4;
  cx _gate_q_1, _gate_q_2;
  crz(0.017695664264360866) _gate_q_0, _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  cx _gate_q_1, _gate_q_3;
  crz(0.025350482351294303) _gate_q_0, _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  sdg _gate_q_1;
  h _gate_q_1;
  sdg _gate_q_2;
  h _gate_q_2;
  sdg _gate_q_3;
  h _gate_q_3;
  sdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  crz(0.008458415770553616) _gate_q_0, _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  h _gate_q_4;
  s _gate_q_4;
  h _gate_q_3;
  s _gate_q_3;
  h _gate_q_2;
  s _gate_q_2;
  h _gate_q_1;
  s _gate_q_1;
  sdg _gate_q_1;
  h _gate_q_1;
  sdg _gate_q_2;
  h _gate_q_2;
  h _gate_q_3;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  crz(0.008458415770553616) _gate_q_0, _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  h _gate_q_4;
  h _gate_q_3;
  h _gate_q_2;
  s _gate_q_2;
  h _gate_q_1;
  s _gate_q_1;
  h _gate_q_1;
  h _gate_q_2;
  sdg _gate_q_3;
  h _gate_q_3;
  sdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  crz(0.008458415770553616) _gate_q_0, _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  h _gate_q_4;
  s _gate_q_4;
  h _gate_q_3;
  s _gate_q_3;
  h _gate_q_2;
  h _gate_q_1;
  h _gate_q_1;
  h _gate_q_2;
  h _gate_q_3;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  crz(0.008458415770553616) _gate_q_0, _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  h _gate_q_4;
  h _gate_q_3;
  h _gate_q_2;
  h _gate_q_1;
  cx _gate_q_1, _gate_q_4;
  crz(0.02615408003491448) _gate_q_0, _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  cx _gate_q_2, _gate_q_3;
  crz(0.02615408003491448) _gate_q_0, _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  cx _gate_q_2, _gate_q_4;
  crz(0.02896838229309577) _gate_q_0, _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  crz(0.017695664264360866) _gate_q_0, _gate_q_4;
  cx _gate_q_3, _gate_q_4;
}
gate ctrl_time_evol_power_4 _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4 {
  ctrl_time_evol _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4;
  ctrl_time_evol _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4;
  ctrl_time_evol _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4;
  ctrl_time_evol _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4;
}
bit[1] c7;
qubit[1] ancilla;
qubit[4] system;
state_prep system[0], system[1], system[2], system[3];
h ancilla[0];
ctrl_time_evol_power_4 ancilla[0], system[0], system[1], system[2], system[3];
h ancilla[0];
c7[0] = measure ancilla[0];
