// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module IssueQueueVfdivVidiv(
  input         clock,
  input         reset,
  input         io_flush_valid,
  input         io_flush_bits_robIdx_flag,
  input  [7:0]  io_flush_bits_robIdx_value,
  input         io_flush_bits_level,
  output        io_enq_0_ready,
  input         io_enq_0_valid,
  input  [3:0]  io_enq_0_bits_srcType_0,
  input  [3:0]  io_enq_0_bits_srcType_1,
  input  [3:0]  io_enq_0_bits_srcType_2,
  input  [3:0]  io_enq_0_bits_srcType_3,
  input  [3:0]  io_enq_0_bits_srcType_4,
  input  [34:0] io_enq_0_bits_fuType,
  input  [8:0]  io_enq_0_bits_fuOpType,
  input         io_enq_0_bits_vecWen,
  input         io_enq_0_bits_v0Wen,
  input         io_enq_0_bits_fpu_wflags,
  input         io_enq_0_bits_vpu_vma,
  input         io_enq_0_bits_vpu_vta,
  input  [1:0]  io_enq_0_bits_vpu_vsew,
  input  [2:0]  io_enq_0_bits_vpu_vlmul,
  input         io_enq_0_bits_vpu_vm,
  input  [7:0]  io_enq_0_bits_vpu_vstart,
  input         io_enq_0_bits_vpu_isExt,
  input         io_enq_0_bits_vpu_isNarrow,
  input         io_enq_0_bits_vpu_isDstMask,
  input         io_enq_0_bits_vpu_isOpMask,
  input         io_enq_0_bits_vpu_isDependOldVd,
  input         io_enq_0_bits_vpu_isWritePartVd,
  input  [6:0]  io_enq_0_bits_uopIdx,
  input         io_enq_0_bits_srcState_0,
  input         io_enq_0_bits_srcState_1,
  input         io_enq_0_bits_srcState_2,
  input         io_enq_0_bits_srcState_3,
  input         io_enq_0_bits_srcState_4,
  input  [7:0]  io_enq_0_bits_psrc_0,
  input  [7:0]  io_enq_0_bits_psrc_1,
  input  [7:0]  io_enq_0_bits_psrc_2,
  input  [7:0]  io_enq_0_bits_psrc_3,
  input  [7:0]  io_enq_0_bits_psrc_4,
  input  [7:0]  io_enq_0_bits_pdest,
  input         io_enq_0_bits_robIdx_flag,
  input  [7:0]  io_enq_0_bits_robIdx_value,
  output        io_enq_1_ready,
  input         io_enq_1_valid,
  input  [3:0]  io_enq_1_bits_srcType_0,
  input  [3:0]  io_enq_1_bits_srcType_1,
  input  [3:0]  io_enq_1_bits_srcType_2,
  input  [3:0]  io_enq_1_bits_srcType_3,
  input  [3:0]  io_enq_1_bits_srcType_4,
  input  [34:0] io_enq_1_bits_fuType,
  input  [8:0]  io_enq_1_bits_fuOpType,
  input         io_enq_1_bits_vecWen,
  input         io_enq_1_bits_v0Wen,
  input         io_enq_1_bits_fpu_wflags,
  input         io_enq_1_bits_vpu_vma,
  input         io_enq_1_bits_vpu_vta,
  input  [1:0]  io_enq_1_bits_vpu_vsew,
  input  [2:0]  io_enq_1_bits_vpu_vlmul,
  input         io_enq_1_bits_vpu_vm,
  input  [7:0]  io_enq_1_bits_vpu_vstart,
  input         io_enq_1_bits_vpu_isExt,
  input         io_enq_1_bits_vpu_isNarrow,
  input         io_enq_1_bits_vpu_isDstMask,
  input         io_enq_1_bits_vpu_isOpMask,
  input         io_enq_1_bits_vpu_isDependOldVd,
  input         io_enq_1_bits_vpu_isWritePartVd,
  input  [6:0]  io_enq_1_bits_uopIdx,
  input         io_enq_1_bits_srcState_0,
  input         io_enq_1_bits_srcState_1,
  input         io_enq_1_bits_srcState_2,
  input         io_enq_1_bits_srcState_3,
  input         io_enq_1_bits_srcState_4,
  input  [7:0]  io_enq_1_bits_psrc_0,
  input  [7:0]  io_enq_1_bits_psrc_1,
  input  [7:0]  io_enq_1_bits_psrc_2,
  input  [7:0]  io_enq_1_bits_psrc_3,
  input  [7:0]  io_enq_1_bits_psrc_4,
  input  [7:0]  io_enq_1_bits_pdest,
  input         io_enq_1_bits_robIdx_flag,
  input  [7:0]  io_enq_1_bits_robIdx_value,
  input         io_og0Resp_0_valid,
  input         io_og1Resp_0_valid,
  input         io_og2Resp_0_valid,
  input  [1:0]  io_og2Resp_0_bits_resp,
  input         io_wakeupFromWB_15_valid,
  input         io_wakeupFromWB_15_bits_vlWen,
  input  [7:0]  io_wakeupFromWB_15_bits_pdest,
  input         io_wakeupFromWB_14_valid,
  input         io_wakeupFromWB_14_bits_vlWen,
  input  [7:0]  io_wakeupFromWB_14_bits_pdest,
  input         io_wakeupFromWB_13_valid,
  input         io_wakeupFromWB_13_bits_vlWen,
  input  [7:0]  io_wakeupFromWB_13_bits_pdest,
  input         io_wakeupFromWB_12_valid,
  input         io_wakeupFromWB_12_bits_vlWen,
  input  [7:0]  io_wakeupFromWB_12_bits_pdest,
  input         io_wakeupFromWB_11_valid,
  input         io_wakeupFromWB_11_bits_v0Wen,
  input  [7:0]  io_wakeupFromWB_11_bits_pdest,
  input         io_wakeupFromWB_10_valid,
  input         io_wakeupFromWB_10_bits_v0Wen,
  input  [7:0]  io_wakeupFromWB_10_bits_pdest,
  input         io_wakeupFromWB_9_valid,
  input         io_wakeupFromWB_9_bits_v0Wen,
  input  [7:0]  io_wakeupFromWB_9_bits_pdest,
  input         io_wakeupFromWB_8_valid,
  input         io_wakeupFromWB_8_bits_v0Wen,
  input  [7:0]  io_wakeupFromWB_8_bits_pdest,
  input         io_wakeupFromWB_7_valid,
  input         io_wakeupFromWB_7_bits_v0Wen,
  input  [7:0]  io_wakeupFromWB_7_bits_pdest,
  input         io_wakeupFromWB_6_valid,
  input         io_wakeupFromWB_6_bits_v0Wen,
  input  [7:0]  io_wakeupFromWB_6_bits_pdest,
  input         io_wakeupFromWB_5_valid,
  input         io_wakeupFromWB_5_bits_vecWen,
  input  [7:0]  io_wakeupFromWB_5_bits_pdest,
  input         io_wakeupFromWB_4_valid,
  input         io_wakeupFromWB_4_bits_vecWen,
  input  [7:0]  io_wakeupFromWB_4_bits_pdest,
  input         io_wakeupFromWB_3_valid,
  input         io_wakeupFromWB_3_bits_vecWen,
  input  [7:0]  io_wakeupFromWB_3_bits_pdest,
  input         io_wakeupFromWB_2_valid,
  input         io_wakeupFromWB_2_bits_vecWen,
  input  [7:0]  io_wakeupFromWB_2_bits_pdest,
  input         io_wakeupFromWB_1_valid,
  input         io_wakeupFromWB_1_bits_vecWen,
  input  [7:0]  io_wakeupFromWB_1_bits_pdest,
  input         io_wakeupFromWB_0_valid,
  input         io_wakeupFromWB_0_bits_vecWen,
  input  [7:0]  io_wakeupFromWB_0_bits_pdest,
  input         io_wakeupFromWBDelayed_15_valid,
  input         io_wakeupFromWBDelayed_15_bits_vlWen,
  input  [7:0]  io_wakeupFromWBDelayed_15_bits_pdest,
  input         io_wakeupFromWBDelayed_14_valid,
  input         io_wakeupFromWBDelayed_14_bits_vlWen,
  input  [7:0]  io_wakeupFromWBDelayed_14_bits_pdest,
  input         io_wakeupFromWBDelayed_13_valid,
  input         io_wakeupFromWBDelayed_13_bits_vlWen,
  input  [7:0]  io_wakeupFromWBDelayed_13_bits_pdest,
  input         io_wakeupFromWBDelayed_12_valid,
  input         io_wakeupFromWBDelayed_12_bits_vlWen,
  input  [7:0]  io_wakeupFromWBDelayed_12_bits_pdest,
  input         io_wakeupFromWBDelayed_11_valid,
  input         io_wakeupFromWBDelayed_11_bits_v0Wen,
  input  [7:0]  io_wakeupFromWBDelayed_11_bits_pdest,
  input         io_wakeupFromWBDelayed_10_valid,
  input         io_wakeupFromWBDelayed_10_bits_v0Wen,
  input  [7:0]  io_wakeupFromWBDelayed_10_bits_pdest,
  input         io_wakeupFromWBDelayed_9_valid,
  input         io_wakeupFromWBDelayed_9_bits_v0Wen,
  input  [7:0]  io_wakeupFromWBDelayed_9_bits_pdest,
  input         io_wakeupFromWBDelayed_8_valid,
  input         io_wakeupFromWBDelayed_8_bits_v0Wen,
  input  [7:0]  io_wakeupFromWBDelayed_8_bits_pdest,
  input         io_wakeupFromWBDelayed_7_valid,
  input         io_wakeupFromWBDelayed_7_bits_v0Wen,
  input  [7:0]  io_wakeupFromWBDelayed_7_bits_pdest,
  input         io_wakeupFromWBDelayed_6_valid,
  input         io_wakeupFromWBDelayed_6_bits_v0Wen,
  input  [7:0]  io_wakeupFromWBDelayed_6_bits_pdest,
  input         io_wakeupFromWBDelayed_5_valid,
  input         io_wakeupFromWBDelayed_5_bits_vecWen,
  input  [7:0]  io_wakeupFromWBDelayed_5_bits_pdest,
  input         io_wakeupFromWBDelayed_4_valid,
  input         io_wakeupFromWBDelayed_4_bits_vecWen,
  input  [7:0]  io_wakeupFromWBDelayed_4_bits_pdest,
  input         io_wakeupFromWBDelayed_3_valid,
  input         io_wakeupFromWBDelayed_3_bits_vecWen,
  input  [7:0]  io_wakeupFromWBDelayed_3_bits_pdest,
  input         io_wakeupFromWBDelayed_2_valid,
  input         io_wakeupFromWBDelayed_2_bits_vecWen,
  input  [7:0]  io_wakeupFromWBDelayed_2_bits_pdest,
  input         io_wakeupFromWBDelayed_1_valid,
  input         io_wakeupFromWBDelayed_1_bits_vecWen,
  input  [7:0]  io_wakeupFromWBDelayed_1_bits_pdest,
  input         io_wakeupFromWBDelayed_0_valid,
  input         io_wakeupFromWBDelayed_0_bits_vecWen,
  input  [7:0]  io_wakeupFromWBDelayed_0_bits_pdest,
  input         io_vlFromIntIsZero,
  input         io_vlFromIntIsVlmax,
  input         io_vlFromVfIsZero,
  input         io_vlFromVfIsVlmax,
  output        io_deqDelay_0_valid,
  output [6:0]  io_deqDelay_0_bits_rf_4_0_addr,
  output [6:0]  io_deqDelay_0_bits_rf_3_0_addr,
  output [6:0]  io_deqDelay_0_bits_rf_2_0_addr,
  output [6:0]  io_deqDelay_0_bits_rf_1_0_addr,
  output [6:0]  io_deqDelay_0_bits_rf_0_0_addr,
  output [34:0] io_deqDelay_0_bits_common_fuType,
  output [8:0]  io_deqDelay_0_bits_common_fuOpType,
  output        io_deqDelay_0_bits_common_robIdx_flag,
  output [7:0]  io_deqDelay_0_bits_common_robIdx_value,
  output [6:0]  io_deqDelay_0_bits_common_pdest,
  output        io_deqDelay_0_bits_common_vecWen,
  output        io_deqDelay_0_bits_common_v0Wen,
  output        io_deqDelay_0_bits_common_fpu_wflags,
  output        io_deqDelay_0_bits_common_vpu_vma,
  output        io_deqDelay_0_bits_common_vpu_vta,
  output [1:0]  io_deqDelay_0_bits_common_vpu_vsew,
  output [2:0]  io_deqDelay_0_bits_common_vpu_vlmul,
  output        io_deqDelay_0_bits_common_vpu_vm,
  output [7:0]  io_deqDelay_0_bits_common_vpu_vstart,
  output [6:0]  io_deqDelay_0_bits_common_vpu_vuopIdx,
  output        io_deqDelay_0_bits_common_vpu_isExt,
  output        io_deqDelay_0_bits_common_vpu_isNarrow,
  output        io_deqDelay_0_bits_common_vpu_isDstMask,
  output        io_deqDelay_0_bits_common_vpu_isOpMask,
  output [3:0]  io_deqDelay_0_bits_common_dataSources_0_value,
  output [3:0]  io_deqDelay_0_bits_common_dataSources_1_value,
  output [3:0]  io_deqDelay_0_bits_common_dataSources_2_value,
  output [3:0]  io_deqDelay_0_bits_common_dataSources_3_value,
  output [3:0]  io_deqDelay_0_bits_common_dataSources_4_value
);

  wire        io_enq_1_ready_0;
  wire        io_enq_0_ready_0;
  wire [5:0]  _deqCanIssue_0_9to4;
  wire [1:0]  simpAgeDetectRequest_0;
  wire [5:0]  _age_2_io_out_0;
  wire [1:0]  _age_1_io_out_0;
  wire [1:0]  _age_1_io_out_1;
  wire [1:0]  _age_1_io_out_2;
  wire [1:0]  _age_io_out_0;
  wire [9:0]  _entries_io_valid;
  wire [9:0]  _entries_io_issued;
  wire [9:0]  _entries_io_canIssue;
  wire [3:0]  _entries_io_dataSources_0_0_value;
  wire [3:0]  _entries_io_dataSources_0_1_value;
  wire [3:0]  _entries_io_dataSources_0_2_value;
  wire [3:0]  _entries_io_dataSources_0_3_value;
  wire [3:0]  _entries_io_dataSources_0_4_value;
  wire [3:0]  _entries_io_dataSources_1_0_value;
  wire [3:0]  _entries_io_dataSources_1_1_value;
  wire [3:0]  _entries_io_dataSources_1_2_value;
  wire [3:0]  _entries_io_dataSources_1_3_value;
  wire [3:0]  _entries_io_dataSources_1_4_value;
  wire [3:0]  _entries_io_dataSources_2_0_value;
  wire [3:0]  _entries_io_dataSources_2_1_value;
  wire [3:0]  _entries_io_dataSources_2_2_value;
  wire [3:0]  _entries_io_dataSources_2_3_value;
  wire [3:0]  _entries_io_dataSources_2_4_value;
  wire [3:0]  _entries_io_dataSources_3_0_value;
  wire [3:0]  _entries_io_dataSources_3_1_value;
  wire [3:0]  _entries_io_dataSources_3_2_value;
  wire [3:0]  _entries_io_dataSources_3_3_value;
  wire [3:0]  _entries_io_dataSources_3_4_value;
  wire [3:0]  _entries_io_dataSources_4_0_value;
  wire [3:0]  _entries_io_dataSources_4_1_value;
  wire [3:0]  _entries_io_dataSources_4_2_value;
  wire [3:0]  _entries_io_dataSources_4_3_value;
  wire [3:0]  _entries_io_dataSources_4_4_value;
  wire [3:0]  _entries_io_dataSources_5_0_value;
  wire [3:0]  _entries_io_dataSources_5_1_value;
  wire [3:0]  _entries_io_dataSources_5_2_value;
  wire [3:0]  _entries_io_dataSources_5_3_value;
  wire [3:0]  _entries_io_dataSources_5_4_value;
  wire [3:0]  _entries_io_dataSources_6_0_value;
  wire [3:0]  _entries_io_dataSources_6_1_value;
  wire [3:0]  _entries_io_dataSources_6_2_value;
  wire [3:0]  _entries_io_dataSources_6_3_value;
  wire [3:0]  _entries_io_dataSources_6_4_value;
  wire [3:0]  _entries_io_dataSources_7_0_value;
  wire [3:0]  _entries_io_dataSources_7_1_value;
  wire [3:0]  _entries_io_dataSources_7_2_value;
  wire [3:0]  _entries_io_dataSources_7_3_value;
  wire [3:0]  _entries_io_dataSources_7_4_value;
  wire [3:0]  _entries_io_dataSources_8_0_value;
  wire [3:0]  _entries_io_dataSources_8_1_value;
  wire [3:0]  _entries_io_dataSources_8_2_value;
  wire [3:0]  _entries_io_dataSources_8_3_value;
  wire [3:0]  _entries_io_dataSources_8_4_value;
  wire [3:0]  _entries_io_dataSources_9_0_value;
  wire [3:0]  _entries_io_dataSources_9_1_value;
  wire [3:0]  _entries_io_dataSources_9_2_value;
  wire [3:0]  _entries_io_dataSources_9_3_value;
  wire [3:0]  _entries_io_dataSources_9_4_value;
  wire        _entries_io_deqEntry_0_bits_status_robIdx_flag;
  wire [7:0]  _entries_io_deqEntry_0_bits_status_robIdx_value;
  wire        _entries_io_deqEntry_0_bits_status_fuType_22;
  wire        _entries_io_deqEntry_0_bits_status_fuType_26;
  wire [6:0]  _entries_io_deqEntry_0_bits_status_srcStatus_0_psrc;
  wire [6:0]  _entries_io_deqEntry_0_bits_status_srcStatus_1_psrc;
  wire [6:0]  _entries_io_deqEntry_0_bits_status_srcStatus_2_psrc;
  wire [6:0]  _entries_io_deqEntry_0_bits_status_srcStatus_3_psrc;
  wire [6:0]  _entries_io_deqEntry_0_bits_status_srcStatus_4_psrc;
  wire [8:0]  _entries_io_deqEntry_0_bits_payload_fuOpType;
  wire        _entries_io_deqEntry_0_bits_payload_vecWen;
  wire        _entries_io_deqEntry_0_bits_payload_v0Wen;
  wire        _entries_io_deqEntry_0_bits_payload_fpu_wflags;
  wire        _entries_io_deqEntry_0_bits_payload_vpu_vma;
  wire        _entries_io_deqEntry_0_bits_payload_vpu_vta;
  wire [1:0]  _entries_io_deqEntry_0_bits_payload_vpu_vsew;
  wire [2:0]  _entries_io_deqEntry_0_bits_payload_vpu_vlmul;
  wire        _entries_io_deqEntry_0_bits_payload_vpu_vm;
  wire [7:0]  _entries_io_deqEntry_0_bits_payload_vpu_vstart;
  wire        _entries_io_deqEntry_0_bits_payload_vpu_isExt;
  wire        _entries_io_deqEntry_0_bits_payload_vpu_isNarrow;
  wire        _entries_io_deqEntry_0_bits_payload_vpu_isDstMask;
  wire        _entries_io_deqEntry_0_bits_payload_vpu_isOpMask;
  wire [6:0]  _entries_io_deqEntry_0_bits_payload_uopIdx;
  wire [7:0]  _entries_io_deqEntry_0_bits_payload_pdest;
  wire [1:0]  _entries_io_simpEntryEnqSelVec_0;
  wire [1:0]  _entries_io_simpEntryEnqSelVec_1;
  wire [5:0]  _entries_io_compEntryEnqSelVec_0;
  wire [5:0]  _entries_io_compEntryEnqSelVec_1;
  wire        s0_doEnqSelValidVec_0 = io_enq_0_valid & io_enq_0_ready_0 & ~io_flush_valid;
  wire        s0_doEnqSelValidVec_1 = io_enq_1_valid & io_enq_1_ready_0 & ~io_flush_valid;
  wire        requestForTrans_2 = _entries_io_valid[2] & ~(_entries_io_issued[2]);
  wire        requestForTrans_3 = _entries_io_valid[3] & ~(_entries_io_issued[3]);
  wire        canIssueVec_0 = _entries_io_canIssue[0];
  wire        canIssueVec_1 = _entries_io_canIssue[1];
  wire        canIssueVec_2 = _entries_io_canIssue[2];
  wire        canIssueVec_3 = _entries_io_canIssue[3];
  wire        canIssueVec_4 = _entries_io_canIssue[4];
  wire        canIssueVec_5 = _entries_io_canIssue[5];
  wire        canIssueVec_6 = _entries_io_canIssue[6];
  wire        canIssueVec_7 = _entries_io_canIssue[7];
  wire        canIssueVec_8 = _entries_io_canIssue[8];
  wire        canIssueVec_9 = _entries_io_canIssue[9];
  wire        _entries_io_enq_0_bits_status_srcStatus_0_dataSources_value_T_6 =
    io_enq_0_bits_psrc_0 == 8'h0;
  wire        _entries_io_enq_0_bits_status_srcStatus_1_dataSources_value_T_6 =
    io_enq_0_bits_psrc_1 == 8'h0;
  wire        _entries_io_enq_0_bits_status_srcStatus_2_dataSources_value_T_6 =
    io_enq_0_bits_psrc_2 == 8'h0;
  wire        _entries_io_enq_1_bits_status_srcStatus_0_dataSources_value_T_6 =
    io_enq_1_bits_psrc_0 == 8'h0;
  wire        _entries_io_enq_1_bits_status_srcStatus_1_dataSources_value_T_6 =
    io_enq_1_bits_psrc_1 == 8'h0;
  wire        _entries_io_enq_1_bits_status_srcStatus_2_dataSources_value_T_6 =
    io_enq_1_bits_psrc_2 == 8'h0;
  wire [34:0] fuTypeVec_0;
  wire [34:0] fuTypeVec_1;
  wire [34:0] fuTypeVec_2;
  wire [34:0] fuTypeVec_3;
  wire [34:0] fuTypeVec_4;
  wire [34:0] fuTypeVec_5;
  wire [34:0] fuTypeVec_6;
  wire [34:0] fuTypeVec_7;
  wire [34:0] fuTypeVec_8;
  wire [34:0] fuTypeVec_9;
  wire [9:0]  canIssueMergeAllBusy_0 =
    {canIssueVec_9,
     canIssueVec_8,
     canIssueVec_7,
     canIssueVec_6,
     canIssueVec_5,
     canIssueVec_4,
     canIssueVec_3,
     canIssueVec_2,
     canIssueVec_1,
     canIssueVec_0};
  wire [9:0]  deqCanIssue_0 =
    canIssueMergeAllBusy_0
    & {fuTypeVec_9[26] | fuTypeVec_9[22],
       fuTypeVec_8[26] | fuTypeVec_8[22],
       fuTypeVec_7[26] | fuTypeVec_7[22],
       fuTypeVec_6[26] | fuTypeVec_6[22],
       fuTypeVec_5[26] | fuTypeVec_5[22],
       fuTypeVec_4[26] | fuTypeVec_4[22],
       fuTypeVec_3[26] | fuTypeVec_3[22],
       fuTypeVec_2[26] | fuTypeVec_2[22],
       fuTypeVec_1[26] | fuTypeVec_1[22],
       fuTypeVec_0[26] | fuTypeVec_0[22]};
  assign simpAgeDetectRequest_0 = deqCanIssue_0[3:2];
  assign _deqCanIssue_0_9to4 = deqCanIssue_0[9:4];
  wire        deqSelValidVec_0 =
    (|_deqCanIssue_0_9to4) | (|simpAgeDetectRequest_0) | (|(deqCanIssue_0[1:0]));
  wire [1:0]  _deqSelOHVec_0_T_2 = {2{~(|_deqCanIssue_0_9to4)}} & _age_1_io_out_0;
  wire [1:0]  _deqSelOHVec_0_T_7 =
    {2{~(|_deqCanIssue_0_9to4) & ~(|simpAgeDetectRequest_0)}} & _age_io_out_0;
  reg         deqDelay_0_valid;
  reg  [6:0]  deqDelay_0_bits_rf_4_0_addr;
  reg  [6:0]  deqDelay_0_bits_rf_3_0_addr;
  reg  [6:0]  deqDelay_0_bits_rf_2_0_addr;
  reg  [6:0]  deqDelay_0_bits_rf_1_0_addr;
  reg  [6:0]  deqDelay_0_bits_rf_0_0_addr;
  reg  [34:0] deqDelay_0_bits_common_fuType;
  reg  [8:0]  deqDelay_0_bits_common_fuOpType;
  reg         deqDelay_0_bits_common_robIdx_flag;
  reg  [7:0]  deqDelay_0_bits_common_robIdx_value;
  reg  [6:0]  deqDelay_0_bits_common_pdest;
  reg         deqDelay_0_bits_common_vecWen;
  reg         deqDelay_0_bits_common_v0Wen;
  reg         deqDelay_0_bits_common_fpu_wflags;
  reg         deqDelay_0_bits_common_vpu_vma;
  reg         deqDelay_0_bits_common_vpu_vta;
  reg  [1:0]  deqDelay_0_bits_common_vpu_vsew;
  reg  [2:0]  deqDelay_0_bits_common_vpu_vlmul;
  reg         deqDelay_0_bits_common_vpu_vm;
  reg  [7:0]  deqDelay_0_bits_common_vpu_vstart;
  reg  [6:0]  deqDelay_0_bits_common_vpu_vuopIdx;
  reg         deqDelay_0_bits_common_vpu_isExt;
  reg         deqDelay_0_bits_common_vpu_isNarrow;
  reg         deqDelay_0_bits_common_vpu_isDstMask;
  reg         deqDelay_0_bits_common_vpu_isOpMask;
  reg  [3:0]  deqDelay_0_bits_common_dataSources_0_value;
  reg  [3:0]  deqDelay_0_bits_common_dataSources_1_value;
  reg  [3:0]  deqDelay_0_bits_common_dataSources_2_value;
  reg  [3:0]  deqDelay_0_bits_common_dataSources_3_value;
  reg  [3:0]  deqDelay_0_bits_common_dataSources_4_value;
  wire        enqHasValid = _entries_io_valid[0] | _entries_io_valid[1];
  wire        enqHasIssued =
    _entries_io_valid[0] & _entries_io_issued[0] | _entries_io_valid[1]
    & _entries_io_issued[1];
  wire        simpCanotIn =
    _entries_io_valid[3:2] == 2'h2 | _entries_io_valid[3:2] == 2'h1 | _entries_io_valid[2]
    & _entries_io_valid[3];
  assign io_enq_0_ready_0 = (~simpCanotIn | ~enqHasValid) & ~enqHasIssued;
  assign io_enq_1_ready_0 = (~simpCanotIn | ~enqHasValid) & ~enqHasIssued;
  always @(posedge clock) begin
    deqDelay_0_valid <= deqSelValidVec_0;
    if (|_entries_io_valid) begin
      deqDelay_0_bits_rf_4_0_addr <= _entries_io_deqEntry_0_bits_status_srcStatus_4_psrc;
      deqDelay_0_bits_rf_3_0_addr <= _entries_io_deqEntry_0_bits_status_srcStatus_3_psrc;
      deqDelay_0_bits_rf_2_0_addr <= _entries_io_deqEntry_0_bits_status_srcStatus_2_psrc;
      deqDelay_0_bits_rf_1_0_addr <= _entries_io_deqEntry_0_bits_status_srcStatus_1_psrc;
      deqDelay_0_bits_rf_0_0_addr <= _entries_io_deqEntry_0_bits_status_srcStatus_0_psrc;
      deqDelay_0_bits_common_fuType <=
        {8'h0,
         _entries_io_deqEntry_0_bits_status_fuType_26,
         3'h0,
         _entries_io_deqEntry_0_bits_status_fuType_22,
         22'h0};
      deqDelay_0_bits_common_fuOpType <= _entries_io_deqEntry_0_bits_payload_fuOpType;
      deqDelay_0_bits_common_robIdx_flag <=
        _entries_io_deqEntry_0_bits_status_robIdx_flag;
      deqDelay_0_bits_common_robIdx_value <=
        _entries_io_deqEntry_0_bits_status_robIdx_value;
      deqDelay_0_bits_common_pdest <= _entries_io_deqEntry_0_bits_payload_pdest[6:0];
      deqDelay_0_bits_common_vecWen <= _entries_io_deqEntry_0_bits_payload_vecWen;
      deqDelay_0_bits_common_v0Wen <= _entries_io_deqEntry_0_bits_payload_v0Wen;
      deqDelay_0_bits_common_fpu_wflags <= _entries_io_deqEntry_0_bits_payload_fpu_wflags;
      deqDelay_0_bits_common_vpu_vma <= _entries_io_deqEntry_0_bits_payload_vpu_vma;
      deqDelay_0_bits_common_vpu_vta <= _entries_io_deqEntry_0_bits_payload_vpu_vta;
      deqDelay_0_bits_common_vpu_vsew <= _entries_io_deqEntry_0_bits_payload_vpu_vsew;
      deqDelay_0_bits_common_vpu_vlmul <= _entries_io_deqEntry_0_bits_payload_vpu_vlmul;
      deqDelay_0_bits_common_vpu_vm <= _entries_io_deqEntry_0_bits_payload_vpu_vm;
      deqDelay_0_bits_common_vpu_vstart <= _entries_io_deqEntry_0_bits_payload_vpu_vstart;
      deqDelay_0_bits_common_vpu_vuopIdx <= _entries_io_deqEntry_0_bits_payload_uopIdx;
      deqDelay_0_bits_common_vpu_isExt <= _entries_io_deqEntry_0_bits_payload_vpu_isExt;
      deqDelay_0_bits_common_vpu_isNarrow <=
        _entries_io_deqEntry_0_bits_payload_vpu_isNarrow;
      deqDelay_0_bits_common_vpu_isDstMask <=
        _entries_io_deqEntry_0_bits_payload_vpu_isDstMask;
      deqDelay_0_bits_common_vpu_isOpMask <=
        _entries_io_deqEntry_0_bits_payload_vpu_isOpMask;
      deqDelay_0_bits_common_dataSources_0_value <=
        (_deqSelOHVec_0_T_7[0] ? _entries_io_dataSources_0_0_value : 4'h0)
        | (_deqSelOHVec_0_T_7[1] ? _entries_io_dataSources_1_0_value : 4'h0)
        | (_deqSelOHVec_0_T_2[0] ? _entries_io_dataSources_2_0_value : 4'h0)
        | (_deqSelOHVec_0_T_2[1] ? _entries_io_dataSources_3_0_value : 4'h0)
        | (_age_2_io_out_0[0] ? _entries_io_dataSources_4_0_value : 4'h0)
        | (_age_2_io_out_0[1] ? _entries_io_dataSources_5_0_value : 4'h0)
        | (_age_2_io_out_0[2] ? _entries_io_dataSources_6_0_value : 4'h0)
        | (_age_2_io_out_0[3] ? _entries_io_dataSources_7_0_value : 4'h0)
        | (_age_2_io_out_0[4] ? _entries_io_dataSources_8_0_value : 4'h0)
        | (_age_2_io_out_0[5] ? _entries_io_dataSources_9_0_value : 4'h0);
      deqDelay_0_bits_common_dataSources_1_value <=
        (_deqSelOHVec_0_T_7[0] ? _entries_io_dataSources_0_1_value : 4'h0)
        | (_deqSelOHVec_0_T_7[1] ? _entries_io_dataSources_1_1_value : 4'h0)
        | (_deqSelOHVec_0_T_2[0] ? _entries_io_dataSources_2_1_value : 4'h0)
        | (_deqSelOHVec_0_T_2[1] ? _entries_io_dataSources_3_1_value : 4'h0)
        | (_age_2_io_out_0[0] ? _entries_io_dataSources_4_1_value : 4'h0)
        | (_age_2_io_out_0[1] ? _entries_io_dataSources_5_1_value : 4'h0)
        | (_age_2_io_out_0[2] ? _entries_io_dataSources_6_1_value : 4'h0)
        | (_age_2_io_out_0[3] ? _entries_io_dataSources_7_1_value : 4'h0)
        | (_age_2_io_out_0[4] ? _entries_io_dataSources_8_1_value : 4'h0)
        | (_age_2_io_out_0[5] ? _entries_io_dataSources_9_1_value : 4'h0);
      deqDelay_0_bits_common_dataSources_2_value <=
        (_deqSelOHVec_0_T_7[0] ? _entries_io_dataSources_0_2_value : 4'h0)
        | (_deqSelOHVec_0_T_7[1] ? _entries_io_dataSources_1_2_value : 4'h0)
        | (_deqSelOHVec_0_T_2[0] ? _entries_io_dataSources_2_2_value : 4'h0)
        | (_deqSelOHVec_0_T_2[1] ? _entries_io_dataSources_3_2_value : 4'h0)
        | (_age_2_io_out_0[0] ? _entries_io_dataSources_4_2_value : 4'h0)
        | (_age_2_io_out_0[1] ? _entries_io_dataSources_5_2_value : 4'h0)
        | (_age_2_io_out_0[2] ? _entries_io_dataSources_6_2_value : 4'h0)
        | (_age_2_io_out_0[3] ? _entries_io_dataSources_7_2_value : 4'h0)
        | (_age_2_io_out_0[4] ? _entries_io_dataSources_8_2_value : 4'h0)
        | (_age_2_io_out_0[5] ? _entries_io_dataSources_9_2_value : 4'h0);
      deqDelay_0_bits_common_dataSources_3_value <=
        (_deqSelOHVec_0_T_7[0] ? _entries_io_dataSources_0_3_value : 4'h0)
        | (_deqSelOHVec_0_T_7[1] ? _entries_io_dataSources_1_3_value : 4'h0)
        | (_deqSelOHVec_0_T_2[0] ? _entries_io_dataSources_2_3_value : 4'h0)
        | (_deqSelOHVec_0_T_2[1] ? _entries_io_dataSources_3_3_value : 4'h0)
        | (_age_2_io_out_0[0] ? _entries_io_dataSources_4_3_value : 4'h0)
        | (_age_2_io_out_0[1] ? _entries_io_dataSources_5_3_value : 4'h0)
        | (_age_2_io_out_0[2] ? _entries_io_dataSources_6_3_value : 4'h0)
        | (_age_2_io_out_0[3] ? _entries_io_dataSources_7_3_value : 4'h0)
        | (_age_2_io_out_0[4] ? _entries_io_dataSources_8_3_value : 4'h0)
        | (_age_2_io_out_0[5] ? _entries_io_dataSources_9_3_value : 4'h0);
      deqDelay_0_bits_common_dataSources_4_value <=
        (_deqSelOHVec_0_T_7[0] ? _entries_io_dataSources_0_4_value : 4'h0)
        | (_deqSelOHVec_0_T_7[1] ? _entries_io_dataSources_1_4_value : 4'h0)
        | (_deqSelOHVec_0_T_2[0] ? _entries_io_dataSources_2_4_value : 4'h0)
        | (_deqSelOHVec_0_T_2[1] ? _entries_io_dataSources_3_4_value : 4'h0)
        | (_age_2_io_out_0[0] ? _entries_io_dataSources_4_4_value : 4'h0)
        | (_age_2_io_out_0[1] ? _entries_io_dataSources_5_4_value : 4'h0)
        | (_age_2_io_out_0[2] ? _entries_io_dataSources_6_4_value : 4'h0)
        | (_age_2_io_out_0[3] ? _entries_io_dataSources_7_4_value : 4'h0)
        | (_age_2_io_out_0[4] ? _entries_io_dataSources_8_4_value : 4'h0)
        | (_age_2_io_out_0[5] ? _entries_io_dataSources_9_4_value : 4'h0);
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:37];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h26; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        deqDelay_0_valid = _RANDOM[6'h4][0];
        deqDelay_0_bits_rf_4_0_addr = _RANDOM[6'h4][7:1];
        deqDelay_0_bits_rf_3_0_addr = _RANDOM[6'h4][17:11];
        deqDelay_0_bits_rf_2_0_addr = _RANDOM[6'h4][27:21];
        deqDelay_0_bits_rf_1_0_addr = {_RANDOM[6'h4][31], _RANDOM[6'h5][5:0]};
        deqDelay_0_bits_rf_0_0_addr = _RANDOM[6'h5][15:9];
        deqDelay_0_bits_common_fuType = {_RANDOM[6'h6][31:11], _RANDOM[6'h7][13:0]};
        deqDelay_0_bits_common_fuOpType = _RANDOM[6'h7][22:14];
        deqDelay_0_bits_common_robIdx_flag = _RANDOM[6'h1D][23];
        deqDelay_0_bits_common_robIdx_value = _RANDOM[6'h1D][31:24];
        deqDelay_0_bits_common_pdest = _RANDOM[6'h1E][11:5];
        deqDelay_0_bits_common_vecWen = _RANDOM[6'h1E][12];
        deqDelay_0_bits_common_v0Wen = _RANDOM[6'h1E][13];
        deqDelay_0_bits_common_fpu_wflags = _RANDOM[6'h1E][16];
        deqDelay_0_bits_common_vpu_vma = _RANDOM[6'h1E][25];
        deqDelay_0_bits_common_vpu_vta = _RANDOM[6'h1E][26];
        deqDelay_0_bits_common_vpu_vsew = _RANDOM[6'h1E][28:27];
        deqDelay_0_bits_common_vpu_vlmul = _RANDOM[6'h1E][31:29];
        deqDelay_0_bits_common_vpu_vm = _RANDOM[6'h1F][8];
        deqDelay_0_bits_common_vpu_vstart = _RANDOM[6'h1F][16:9];
        deqDelay_0_bits_common_vpu_vuopIdx = {_RANDOM[6'h1F][31:29], _RANDOM[6'h20][3:0]};
        deqDelay_0_bits_common_vpu_isExt = _RANDOM[6'h24][19];
        deqDelay_0_bits_common_vpu_isNarrow = _RANDOM[6'h24][20];
        deqDelay_0_bits_common_vpu_isDstMask = _RANDOM[6'h24][21];
        deqDelay_0_bits_common_vpu_isOpMask = _RANDOM[6'h24][22];
        deqDelay_0_bits_common_dataSources_0_value = _RANDOM[6'h24][30:27];
        deqDelay_0_bits_common_dataSources_1_value =
          {_RANDOM[6'h24][31], _RANDOM[6'h25][2:0]};
        deqDelay_0_bits_common_dataSources_2_value = _RANDOM[6'h25][6:3];
        deqDelay_0_bits_common_dataSources_3_value = _RANDOM[6'h25][10:7];
        deqDelay_0_bits_common_dataSources_4_value = _RANDOM[6'h25][14:11];
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  EntriesVfdivVidiv entries (
    .clock                                              (clock),
    .reset                                              (reset),
    .io_flush_valid                                     (io_flush_valid),
    .io_flush_bits_robIdx_flag                          (io_flush_bits_robIdx_flag),
    .io_flush_bits_robIdx_value                         (io_flush_bits_robIdx_value),
    .io_flush_bits_level                                (io_flush_bits_level),
    .io_enq_0_valid                                     (s0_doEnqSelValidVec_0),
    .io_enq_0_bits_status_robIdx_flag                   (io_enq_0_bits_robIdx_flag),
    .io_enq_0_bits_status_robIdx_value                  (io_enq_0_bits_robIdx_value),
    .io_enq_0_bits_status_fuType_22                     (io_enq_0_bits_fuType[22]),
    .io_enq_0_bits_status_fuType_26                     (io_enq_0_bits_fuType[26]),
    .io_enq_0_bits_status_srcStatus_0_psrc              (io_enq_0_bits_psrc_0[6:0]),
    .io_enq_0_bits_status_srcStatus_0_srcType           (io_enq_0_bits_srcType_0),
    .io_enq_0_bits_status_srcStatus_0_srcState
      (io_enq_0_bits_srcType_0[2]
       & _entries_io_enq_0_bits_status_srcStatus_0_dataSources_value_T_6
       | io_enq_0_bits_srcState_0),
    .io_enq_0_bits_status_srcStatus_0_dataSources_value
      (io_enq_0_bits_srcType_0[0]
       & _entries_io_enq_0_bits_status_srcStatus_0_dataSources_value_T_6
         ? 4'h0
         : io_enq_0_bits_srcType_0 == 4'h0
             ? 4'h4
             : io_enq_0_bits_srcType_0[2]
               & _entries_io_enq_0_bits_status_srcStatus_0_dataSources_value_T_6
                 ? 4'h5
                 : 4'h8),
    .io_enq_0_bits_status_srcStatus_1_psrc              (io_enq_0_bits_psrc_1[6:0]),
    .io_enq_0_bits_status_srcStatus_1_srcType           (io_enq_0_bits_srcType_1),
    .io_enq_0_bits_status_srcStatus_1_srcState
      (io_enq_0_bits_srcType_1[2]
       & _entries_io_enq_0_bits_status_srcStatus_1_dataSources_value_T_6
       | io_enq_0_bits_srcState_1),
    .io_enq_0_bits_status_srcStatus_1_dataSources_value
      (io_enq_0_bits_srcType_1[0]
       & _entries_io_enq_0_bits_status_srcStatus_1_dataSources_value_T_6
         ? 4'h0
         : io_enq_0_bits_srcType_1 == 4'h0
             ? 4'h4
             : io_enq_0_bits_srcType_1[2]
               & _entries_io_enq_0_bits_status_srcStatus_1_dataSources_value_T_6
                 ? 4'h5
                 : 4'h8),
    .io_enq_0_bits_status_srcStatus_2_psrc              (io_enq_0_bits_psrc_2[6:0]),
    .io_enq_0_bits_status_srcStatus_2_srcType           (io_enq_0_bits_srcType_2),
    .io_enq_0_bits_status_srcStatus_2_srcState
      (io_enq_0_bits_srcType_2[2]
       & _entries_io_enq_0_bits_status_srcStatus_2_dataSources_value_T_6
       | io_enq_0_bits_srcState_2),
    .io_enq_0_bits_status_srcStatus_2_dataSources_value
      (io_enq_0_bits_srcType_2[0]
       & _entries_io_enq_0_bits_status_srcStatus_2_dataSources_value_T_6
         ? 4'h0
         : io_enq_0_bits_srcType_2 == 4'h0
             ? 4'h4
             : io_enq_0_bits_srcType_2[2]
               & _entries_io_enq_0_bits_status_srcStatus_2_dataSources_value_T_6
                 ? 4'h5
                 : 4'h8),
    .io_enq_0_bits_status_srcStatus_3_psrc              (io_enq_0_bits_psrc_3[6:0]),
    .io_enq_0_bits_status_srcStatus_3_srcType           (io_enq_0_bits_srcType_3),
    .io_enq_0_bits_status_srcStatus_3_srcState          (io_enq_0_bits_srcState_3),
    .io_enq_0_bits_status_srcStatus_3_dataSources_value
      (io_enq_0_bits_srcType_3 == 4'h0 ? 4'h4 : 4'h8),
    .io_enq_0_bits_status_srcStatus_4_psrc              (io_enq_0_bits_psrc_4[6:0]),
    .io_enq_0_bits_status_srcStatus_4_srcType           (io_enq_0_bits_srcType_4),
    .io_enq_0_bits_status_srcStatus_4_srcState          (io_enq_0_bits_srcState_4),
    .io_enq_0_bits_status_srcStatus_4_dataSources_value
      (io_enq_0_bits_srcType_4 == 4'h0 ? 4'h4 : 4'h8),
    .io_enq_0_bits_payload_fuOpType                     (io_enq_0_bits_fuOpType),
    .io_enq_0_bits_payload_vecWen                       (io_enq_0_bits_vecWen),
    .io_enq_0_bits_payload_v0Wen                        (io_enq_0_bits_v0Wen),
    .io_enq_0_bits_payload_fpu_wflags                   (io_enq_0_bits_fpu_wflags),
    .io_enq_0_bits_payload_vpu_vma                      (io_enq_0_bits_vpu_vma),
    .io_enq_0_bits_payload_vpu_vta                      (io_enq_0_bits_vpu_vta),
    .io_enq_0_bits_payload_vpu_vsew                     (io_enq_0_bits_vpu_vsew),
    .io_enq_0_bits_payload_vpu_vlmul                    (io_enq_0_bits_vpu_vlmul),
    .io_enq_0_bits_payload_vpu_vm                       (io_enq_0_bits_vpu_vm),
    .io_enq_0_bits_payload_vpu_vstart                   (io_enq_0_bits_vpu_vstart),
    .io_enq_0_bits_payload_vpu_isExt                    (io_enq_0_bits_vpu_isExt),
    .io_enq_0_bits_payload_vpu_isNarrow                 (io_enq_0_bits_vpu_isNarrow),
    .io_enq_0_bits_payload_vpu_isDstMask                (io_enq_0_bits_vpu_isDstMask),
    .io_enq_0_bits_payload_vpu_isOpMask                 (io_enq_0_bits_vpu_isOpMask),
    .io_enq_0_bits_payload_vpu_isDependOldVd            (io_enq_0_bits_vpu_isDependOldVd),
    .io_enq_0_bits_payload_vpu_isWritePartVd            (io_enq_0_bits_vpu_isWritePartVd),
    .io_enq_0_bits_payload_uopIdx                       (io_enq_0_bits_uopIdx),
    .io_enq_0_bits_payload_pdest                        (io_enq_0_bits_pdest),
    .io_enq_1_valid                                     (s0_doEnqSelValidVec_1),
    .io_enq_1_bits_status_robIdx_flag                   (io_enq_1_bits_robIdx_flag),
    .io_enq_1_bits_status_robIdx_value                  (io_enq_1_bits_robIdx_value),
    .io_enq_1_bits_status_fuType_22                     (io_enq_1_bits_fuType[22]),
    .io_enq_1_bits_status_fuType_26                     (io_enq_1_bits_fuType[26]),
    .io_enq_1_bits_status_srcStatus_0_psrc              (io_enq_1_bits_psrc_0[6:0]),
    .io_enq_1_bits_status_srcStatus_0_srcType           (io_enq_1_bits_srcType_0),
    .io_enq_1_bits_status_srcStatus_0_srcState
      (io_enq_1_bits_srcType_0[2]
       & _entries_io_enq_1_bits_status_srcStatus_0_dataSources_value_T_6
       | io_enq_1_bits_srcState_0),
    .io_enq_1_bits_status_srcStatus_0_dataSources_value
      (io_enq_1_bits_srcType_0[0]
       & _entries_io_enq_1_bits_status_srcStatus_0_dataSources_value_T_6
         ? 4'h0
         : io_enq_1_bits_srcType_0 == 4'h0
             ? 4'h4
             : io_enq_1_bits_srcType_0[2]
               & _entries_io_enq_1_bits_status_srcStatus_0_dataSources_value_T_6
                 ? 4'h5
                 : 4'h8),
    .io_enq_1_bits_status_srcStatus_1_psrc              (io_enq_1_bits_psrc_1[6:0]),
    .io_enq_1_bits_status_srcStatus_1_srcType           (io_enq_1_bits_srcType_1),
    .io_enq_1_bits_status_srcStatus_1_srcState
      (io_enq_1_bits_srcType_1[2]
       & _entries_io_enq_1_bits_status_srcStatus_1_dataSources_value_T_6
       | io_enq_1_bits_srcState_1),
    .io_enq_1_bits_status_srcStatus_1_dataSources_value
      (io_enq_1_bits_srcType_1[0]
       & _entries_io_enq_1_bits_status_srcStatus_1_dataSources_value_T_6
         ? 4'h0
         : io_enq_1_bits_srcType_1 == 4'h0
             ? 4'h4
             : io_enq_1_bits_srcType_1[2]
               & _entries_io_enq_1_bits_status_srcStatus_1_dataSources_value_T_6
                 ? 4'h5
                 : 4'h8),
    .io_enq_1_bits_status_srcStatus_2_psrc              (io_enq_1_bits_psrc_2[6:0]),
    .io_enq_1_bits_status_srcStatus_2_srcType           (io_enq_1_bits_srcType_2),
    .io_enq_1_bits_status_srcStatus_2_srcState
      (io_enq_1_bits_srcType_2[2]
       & _entries_io_enq_1_bits_status_srcStatus_2_dataSources_value_T_6
       | io_enq_1_bits_srcState_2),
    .io_enq_1_bits_status_srcStatus_2_dataSources_value
      (io_enq_1_bits_srcType_2[0]
       & _entries_io_enq_1_bits_status_srcStatus_2_dataSources_value_T_6
         ? 4'h0
         : io_enq_1_bits_srcType_2 == 4'h0
             ? 4'h4
             : io_enq_1_bits_srcType_2[2]
               & _entries_io_enq_1_bits_status_srcStatus_2_dataSources_value_T_6
                 ? 4'h5
                 : 4'h8),
    .io_enq_1_bits_status_srcStatus_3_psrc              (io_enq_1_bits_psrc_3[6:0]),
    .io_enq_1_bits_status_srcStatus_3_srcType           (io_enq_1_bits_srcType_3),
    .io_enq_1_bits_status_srcStatus_3_srcState          (io_enq_1_bits_srcState_3),
    .io_enq_1_bits_status_srcStatus_3_dataSources_value
      (io_enq_1_bits_srcType_3 == 4'h0 ? 4'h4 : 4'h8),
    .io_enq_1_bits_status_srcStatus_4_psrc              (io_enq_1_bits_psrc_4[6:0]),
    .io_enq_1_bits_status_srcStatus_4_srcType           (io_enq_1_bits_srcType_4),
    .io_enq_1_bits_status_srcStatus_4_srcState          (io_enq_1_bits_srcState_4),
    .io_enq_1_bits_status_srcStatus_4_dataSources_value
      (io_enq_1_bits_srcType_4 == 4'h0 ? 4'h4 : 4'h8),
    .io_enq_1_bits_payload_fuOpType                     (io_enq_1_bits_fuOpType),
    .io_enq_1_bits_payload_vecWen                       (io_enq_1_bits_vecWen),
    .io_enq_1_bits_payload_v0Wen                        (io_enq_1_bits_v0Wen),
    .io_enq_1_bits_payload_fpu_wflags                   (io_enq_1_bits_fpu_wflags),
    .io_enq_1_bits_payload_vpu_vma                      (io_enq_1_bits_vpu_vma),
    .io_enq_1_bits_payload_vpu_vta                      (io_enq_1_bits_vpu_vta),
    .io_enq_1_bits_payload_vpu_vsew                     (io_enq_1_bits_vpu_vsew),
    .io_enq_1_bits_payload_vpu_vlmul                    (io_enq_1_bits_vpu_vlmul),
    .io_enq_1_bits_payload_vpu_vm                       (io_enq_1_bits_vpu_vm),
    .io_enq_1_bits_payload_vpu_vstart                   (io_enq_1_bits_vpu_vstart),
    .io_enq_1_bits_payload_vpu_isExt                    (io_enq_1_bits_vpu_isExt),
    .io_enq_1_bits_payload_vpu_isNarrow                 (io_enq_1_bits_vpu_isNarrow),
    .io_enq_1_bits_payload_vpu_isDstMask                (io_enq_1_bits_vpu_isDstMask),
    .io_enq_1_bits_payload_vpu_isOpMask                 (io_enq_1_bits_vpu_isOpMask),
    .io_enq_1_bits_payload_vpu_isDependOldVd            (io_enq_1_bits_vpu_isDependOldVd),
    .io_enq_1_bits_payload_vpu_isWritePartVd            (io_enq_1_bits_vpu_isWritePartVd),
    .io_enq_1_bits_payload_uopIdx                       (io_enq_1_bits_uopIdx),
    .io_enq_1_bits_payload_pdest                        (io_enq_1_bits_pdest),
    .io_og0Resp_0_valid                                 (io_og0Resp_0_valid),
    .io_og1Resp_0_valid                                 (io_og1Resp_0_valid),
    .io_og2Resp_0_valid                                 (io_og2Resp_0_valid),
    .io_og2Resp_0_bits_resp                             (io_og2Resp_0_bits_resp),
    .io_deqSelOH_0_valid                                (deqSelValidVec_0),
    .io_deqSelOH_0_bits
      ({_age_2_io_out_0, _deqSelOHVec_0_T_2, _deqSelOHVec_0_T_7}),
    .io_enqEntryOldestSel_0_bits                        (_age_io_out_0),
    .io_simpEntryOldestSel_0_valid                      (|simpAgeDetectRequest_0),
    .io_simpEntryOldestSel_0_bits                       (_age_1_io_out_0),
    .io_compEntryOldestSel_0_valid                      (|_deqCanIssue_0_9to4),
    .io_compEntryOldestSel_0_bits                       (_age_2_io_out_0),
    .io_wakeUpFromWB_15_valid                           (io_wakeupFromWB_15_valid),
    .io_wakeUpFromWB_15_bits_vlWen                      (io_wakeupFromWB_15_bits_vlWen),
    .io_wakeUpFromWB_15_bits_pdest                      (io_wakeupFromWB_15_bits_pdest),
    .io_wakeUpFromWB_14_valid                           (io_wakeupFromWB_14_valid),
    .io_wakeUpFromWB_14_bits_vlWen                      (io_wakeupFromWB_14_bits_vlWen),
    .io_wakeUpFromWB_14_bits_pdest                      (io_wakeupFromWB_14_bits_pdest),
    .io_wakeUpFromWB_13_valid                           (io_wakeupFromWB_13_valid),
    .io_wakeUpFromWB_13_bits_vlWen                      (io_wakeupFromWB_13_bits_vlWen),
    .io_wakeUpFromWB_13_bits_pdest                      (io_wakeupFromWB_13_bits_pdest),
    .io_wakeUpFromWB_12_valid                           (io_wakeupFromWB_12_valid),
    .io_wakeUpFromWB_12_bits_vlWen                      (io_wakeupFromWB_12_bits_vlWen),
    .io_wakeUpFromWB_12_bits_pdest                      (io_wakeupFromWB_12_bits_pdest),
    .io_wakeUpFromWB_11_valid                           (io_wakeupFromWB_11_valid),
    .io_wakeUpFromWB_11_bits_v0Wen                      (io_wakeupFromWB_11_bits_v0Wen),
    .io_wakeUpFromWB_11_bits_pdest                      (io_wakeupFromWB_11_bits_pdest),
    .io_wakeUpFromWB_10_valid                           (io_wakeupFromWB_10_valid),
    .io_wakeUpFromWB_10_bits_v0Wen                      (io_wakeupFromWB_10_bits_v0Wen),
    .io_wakeUpFromWB_10_bits_pdest                      (io_wakeupFromWB_10_bits_pdest),
    .io_wakeUpFromWB_9_valid                            (io_wakeupFromWB_9_valid),
    .io_wakeUpFromWB_9_bits_v0Wen                       (io_wakeupFromWB_9_bits_v0Wen),
    .io_wakeUpFromWB_9_bits_pdest                       (io_wakeupFromWB_9_bits_pdest),
    .io_wakeUpFromWB_8_valid                            (io_wakeupFromWB_8_valid),
    .io_wakeUpFromWB_8_bits_v0Wen                       (io_wakeupFromWB_8_bits_v0Wen),
    .io_wakeUpFromWB_8_bits_pdest                       (io_wakeupFromWB_8_bits_pdest),
    .io_wakeUpFromWB_7_valid                            (io_wakeupFromWB_7_valid),
    .io_wakeUpFromWB_7_bits_v0Wen                       (io_wakeupFromWB_7_bits_v0Wen),
    .io_wakeUpFromWB_7_bits_pdest                       (io_wakeupFromWB_7_bits_pdest),
    .io_wakeUpFromWB_6_valid                            (io_wakeupFromWB_6_valid),
    .io_wakeUpFromWB_6_bits_v0Wen                       (io_wakeupFromWB_6_bits_v0Wen),
    .io_wakeUpFromWB_6_bits_pdest                       (io_wakeupFromWB_6_bits_pdest),
    .io_wakeUpFromWB_5_valid                            (io_wakeupFromWB_5_valid),
    .io_wakeUpFromWB_5_bits_vecWen                      (io_wakeupFromWB_5_bits_vecWen),
    .io_wakeUpFromWB_5_bits_pdest                       (io_wakeupFromWB_5_bits_pdest),
    .io_wakeUpFromWB_4_valid                            (io_wakeupFromWB_4_valid),
    .io_wakeUpFromWB_4_bits_vecWen                      (io_wakeupFromWB_4_bits_vecWen),
    .io_wakeUpFromWB_4_bits_pdest                       (io_wakeupFromWB_4_bits_pdest),
    .io_wakeUpFromWB_3_valid                            (io_wakeupFromWB_3_valid),
    .io_wakeUpFromWB_3_bits_vecWen                      (io_wakeupFromWB_3_bits_vecWen),
    .io_wakeUpFromWB_3_bits_pdest                       (io_wakeupFromWB_3_bits_pdest),
    .io_wakeUpFromWB_2_valid                            (io_wakeupFromWB_2_valid),
    .io_wakeUpFromWB_2_bits_vecWen                      (io_wakeupFromWB_2_bits_vecWen),
    .io_wakeUpFromWB_2_bits_pdest                       (io_wakeupFromWB_2_bits_pdest),
    .io_wakeUpFromWB_1_valid                            (io_wakeupFromWB_1_valid),
    .io_wakeUpFromWB_1_bits_vecWen                      (io_wakeupFromWB_1_bits_vecWen),
    .io_wakeUpFromWB_1_bits_pdest                       (io_wakeupFromWB_1_bits_pdest),
    .io_wakeUpFromWB_0_valid                            (io_wakeupFromWB_0_valid),
    .io_wakeUpFromWB_0_bits_vecWen                      (io_wakeupFromWB_0_bits_vecWen),
    .io_wakeUpFromWB_0_bits_pdest                       (io_wakeupFromWB_0_bits_pdest),
    .io_wakeUpFromWBDelayed_15_valid                    (io_wakeupFromWBDelayed_15_valid),
    .io_wakeUpFromWBDelayed_15_bits_vlWen
      (io_wakeupFromWBDelayed_15_bits_vlWen),
    .io_wakeUpFromWBDelayed_15_bits_pdest
      (io_wakeupFromWBDelayed_15_bits_pdest),
    .io_wakeUpFromWBDelayed_14_valid                    (io_wakeupFromWBDelayed_14_valid),
    .io_wakeUpFromWBDelayed_14_bits_vlWen
      (io_wakeupFromWBDelayed_14_bits_vlWen),
    .io_wakeUpFromWBDelayed_14_bits_pdest
      (io_wakeupFromWBDelayed_14_bits_pdest),
    .io_wakeUpFromWBDelayed_13_valid                    (io_wakeupFromWBDelayed_13_valid),
    .io_wakeUpFromWBDelayed_13_bits_vlWen
      (io_wakeupFromWBDelayed_13_bits_vlWen),
    .io_wakeUpFromWBDelayed_13_bits_pdest
      (io_wakeupFromWBDelayed_13_bits_pdest),
    .io_wakeUpFromWBDelayed_12_valid                    (io_wakeupFromWBDelayed_12_valid),
    .io_wakeUpFromWBDelayed_12_bits_vlWen
      (io_wakeupFromWBDelayed_12_bits_vlWen),
    .io_wakeUpFromWBDelayed_12_bits_pdest
      (io_wakeupFromWBDelayed_12_bits_pdest),
    .io_wakeUpFromWBDelayed_11_valid                    (io_wakeupFromWBDelayed_11_valid),
    .io_wakeUpFromWBDelayed_11_bits_v0Wen
      (io_wakeupFromWBDelayed_11_bits_v0Wen),
    .io_wakeUpFromWBDelayed_11_bits_pdest
      (io_wakeupFromWBDelayed_11_bits_pdest),
    .io_wakeUpFromWBDelayed_10_valid                    (io_wakeupFromWBDelayed_10_valid),
    .io_wakeUpFromWBDelayed_10_bits_v0Wen
      (io_wakeupFromWBDelayed_10_bits_v0Wen),
    .io_wakeUpFromWBDelayed_10_bits_pdest
      (io_wakeupFromWBDelayed_10_bits_pdest),
    .io_wakeUpFromWBDelayed_9_valid                     (io_wakeupFromWBDelayed_9_valid),
    .io_wakeUpFromWBDelayed_9_bits_v0Wen
      (io_wakeupFromWBDelayed_9_bits_v0Wen),
    .io_wakeUpFromWBDelayed_9_bits_pdest
      (io_wakeupFromWBDelayed_9_bits_pdest),
    .io_wakeUpFromWBDelayed_8_valid                     (io_wakeupFromWBDelayed_8_valid),
    .io_wakeUpFromWBDelayed_8_bits_v0Wen
      (io_wakeupFromWBDelayed_8_bits_v0Wen),
    .io_wakeUpFromWBDelayed_8_bits_pdest
      (io_wakeupFromWBDelayed_8_bits_pdest),
    .io_wakeUpFromWBDelayed_7_valid                     (io_wakeupFromWBDelayed_7_valid),
    .io_wakeUpFromWBDelayed_7_bits_v0Wen
      (io_wakeupFromWBDelayed_7_bits_v0Wen),
    .io_wakeUpFromWBDelayed_7_bits_pdest
      (io_wakeupFromWBDelayed_7_bits_pdest),
    .io_wakeUpFromWBDelayed_6_valid                     (io_wakeupFromWBDelayed_6_valid),
    .io_wakeUpFromWBDelayed_6_bits_v0Wen
      (io_wakeupFromWBDelayed_6_bits_v0Wen),
    .io_wakeUpFromWBDelayed_6_bits_pdest
      (io_wakeupFromWBDelayed_6_bits_pdest),
    .io_wakeUpFromWBDelayed_5_valid                     (io_wakeupFromWBDelayed_5_valid),
    .io_wakeUpFromWBDelayed_5_bits_vecWen
      (io_wakeupFromWBDelayed_5_bits_vecWen),
    .io_wakeUpFromWBDelayed_5_bits_pdest
      (io_wakeupFromWBDelayed_5_bits_pdest),
    .io_wakeUpFromWBDelayed_4_valid                     (io_wakeupFromWBDelayed_4_valid),
    .io_wakeUpFromWBDelayed_4_bits_vecWen
      (io_wakeupFromWBDelayed_4_bits_vecWen),
    .io_wakeUpFromWBDelayed_4_bits_pdest
      (io_wakeupFromWBDelayed_4_bits_pdest),
    .io_wakeUpFromWBDelayed_3_valid                     (io_wakeupFromWBDelayed_3_valid),
    .io_wakeUpFromWBDelayed_3_bits_vecWen
      (io_wakeupFromWBDelayed_3_bits_vecWen),
    .io_wakeUpFromWBDelayed_3_bits_pdest
      (io_wakeupFromWBDelayed_3_bits_pdest),
    .io_wakeUpFromWBDelayed_2_valid                     (io_wakeupFromWBDelayed_2_valid),
    .io_wakeUpFromWBDelayed_2_bits_vecWen
      (io_wakeupFromWBDelayed_2_bits_vecWen),
    .io_wakeUpFromWBDelayed_2_bits_pdest
      (io_wakeupFromWBDelayed_2_bits_pdest),
    .io_wakeUpFromWBDelayed_1_valid                     (io_wakeupFromWBDelayed_1_valid),
    .io_wakeUpFromWBDelayed_1_bits_vecWen
      (io_wakeupFromWBDelayed_1_bits_vecWen),
    .io_wakeUpFromWBDelayed_1_bits_pdest
      (io_wakeupFromWBDelayed_1_bits_pdest),
    .io_wakeUpFromWBDelayed_0_valid                     (io_wakeupFromWBDelayed_0_valid),
    .io_wakeUpFromWBDelayed_0_bits_vecWen
      (io_wakeupFromWBDelayed_0_bits_vecWen),
    .io_wakeUpFromWBDelayed_0_bits_pdest
      (io_wakeupFromWBDelayed_0_bits_pdest),
    .io_vlFromIntIsZero                                 (io_vlFromIntIsZero),
    .io_vlFromIntIsVlmax                                (io_vlFromIntIsVlmax),
    .io_vlFromVfIsZero                                  (io_vlFromVfIsZero),
    .io_vlFromVfIsVlmax                                 (io_vlFromVfIsVlmax),
    .io_valid                                           (_entries_io_valid),
    .io_issued                                          (_entries_io_issued),
    .io_canIssue                                        (_entries_io_canIssue),
    .io_fuType_0                                        (fuTypeVec_0),
    .io_fuType_1                                        (fuTypeVec_1),
    .io_fuType_2                                        (fuTypeVec_2),
    .io_fuType_3                                        (fuTypeVec_3),
    .io_fuType_4                                        (fuTypeVec_4),
    .io_fuType_5                                        (fuTypeVec_5),
    .io_fuType_6                                        (fuTypeVec_6),
    .io_fuType_7                                        (fuTypeVec_7),
    .io_fuType_8                                        (fuTypeVec_8),
    .io_fuType_9                                        (fuTypeVec_9),
    .io_dataSources_0_0_value
      (_entries_io_dataSources_0_0_value),
    .io_dataSources_0_1_value
      (_entries_io_dataSources_0_1_value),
    .io_dataSources_0_2_value
      (_entries_io_dataSources_0_2_value),
    .io_dataSources_0_3_value
      (_entries_io_dataSources_0_3_value),
    .io_dataSources_0_4_value
      (_entries_io_dataSources_0_4_value),
    .io_dataSources_1_0_value
      (_entries_io_dataSources_1_0_value),
    .io_dataSources_1_1_value
      (_entries_io_dataSources_1_1_value),
    .io_dataSources_1_2_value
      (_entries_io_dataSources_1_2_value),
    .io_dataSources_1_3_value
      (_entries_io_dataSources_1_3_value),
    .io_dataSources_1_4_value
      (_entries_io_dataSources_1_4_value),
    .io_dataSources_2_0_value
      (_entries_io_dataSources_2_0_value),
    .io_dataSources_2_1_value
      (_entries_io_dataSources_2_1_value),
    .io_dataSources_2_2_value
      (_entries_io_dataSources_2_2_value),
    .io_dataSources_2_3_value
      (_entries_io_dataSources_2_3_value),
    .io_dataSources_2_4_value
      (_entries_io_dataSources_2_4_value),
    .io_dataSources_3_0_value
      (_entries_io_dataSources_3_0_value),
    .io_dataSources_3_1_value
      (_entries_io_dataSources_3_1_value),
    .io_dataSources_3_2_value
      (_entries_io_dataSources_3_2_value),
    .io_dataSources_3_3_value
      (_entries_io_dataSources_3_3_value),
    .io_dataSources_3_4_value
      (_entries_io_dataSources_3_4_value),
    .io_dataSources_4_0_value
      (_entries_io_dataSources_4_0_value),
    .io_dataSources_4_1_value
      (_entries_io_dataSources_4_1_value),
    .io_dataSources_4_2_value
      (_entries_io_dataSources_4_2_value),
    .io_dataSources_4_3_value
      (_entries_io_dataSources_4_3_value),
    .io_dataSources_4_4_value
      (_entries_io_dataSources_4_4_value),
    .io_dataSources_5_0_value
      (_entries_io_dataSources_5_0_value),
    .io_dataSources_5_1_value
      (_entries_io_dataSources_5_1_value),
    .io_dataSources_5_2_value
      (_entries_io_dataSources_5_2_value),
    .io_dataSources_5_3_value
      (_entries_io_dataSources_5_3_value),
    .io_dataSources_5_4_value
      (_entries_io_dataSources_5_4_value),
    .io_dataSources_6_0_value
      (_entries_io_dataSources_6_0_value),
    .io_dataSources_6_1_value
      (_entries_io_dataSources_6_1_value),
    .io_dataSources_6_2_value
      (_entries_io_dataSources_6_2_value),
    .io_dataSources_6_3_value
      (_entries_io_dataSources_6_3_value),
    .io_dataSources_6_4_value
      (_entries_io_dataSources_6_4_value),
    .io_dataSources_7_0_value
      (_entries_io_dataSources_7_0_value),
    .io_dataSources_7_1_value
      (_entries_io_dataSources_7_1_value),
    .io_dataSources_7_2_value
      (_entries_io_dataSources_7_2_value),
    .io_dataSources_7_3_value
      (_entries_io_dataSources_7_3_value),
    .io_dataSources_7_4_value
      (_entries_io_dataSources_7_4_value),
    .io_dataSources_8_0_value
      (_entries_io_dataSources_8_0_value),
    .io_dataSources_8_1_value
      (_entries_io_dataSources_8_1_value),
    .io_dataSources_8_2_value
      (_entries_io_dataSources_8_2_value),
    .io_dataSources_8_3_value
      (_entries_io_dataSources_8_3_value),
    .io_dataSources_8_4_value
      (_entries_io_dataSources_8_4_value),
    .io_dataSources_9_0_value
      (_entries_io_dataSources_9_0_value),
    .io_dataSources_9_1_value
      (_entries_io_dataSources_9_1_value),
    .io_dataSources_9_2_value
      (_entries_io_dataSources_9_2_value),
    .io_dataSources_9_3_value
      (_entries_io_dataSources_9_3_value),
    .io_dataSources_9_4_value
      (_entries_io_dataSources_9_4_value),
    .io_deqEntry_0_bits_status_robIdx_flag
      (_entries_io_deqEntry_0_bits_status_robIdx_flag),
    .io_deqEntry_0_bits_status_robIdx_value
      (_entries_io_deqEntry_0_bits_status_robIdx_value),
    .io_deqEntry_0_bits_status_fuType_22
      (_entries_io_deqEntry_0_bits_status_fuType_22),
    .io_deqEntry_0_bits_status_fuType_26
      (_entries_io_deqEntry_0_bits_status_fuType_26),
    .io_deqEntry_0_bits_status_srcStatus_0_psrc
      (_entries_io_deqEntry_0_bits_status_srcStatus_0_psrc),
    .io_deqEntry_0_bits_status_srcStatus_1_psrc
      (_entries_io_deqEntry_0_bits_status_srcStatus_1_psrc),
    .io_deqEntry_0_bits_status_srcStatus_2_psrc
      (_entries_io_deqEntry_0_bits_status_srcStatus_2_psrc),
    .io_deqEntry_0_bits_status_srcStatus_3_psrc
      (_entries_io_deqEntry_0_bits_status_srcStatus_3_psrc),
    .io_deqEntry_0_bits_status_srcStatus_4_psrc
      (_entries_io_deqEntry_0_bits_status_srcStatus_4_psrc),
    .io_deqEntry_0_bits_payload_fuOpType
      (_entries_io_deqEntry_0_bits_payload_fuOpType),
    .io_deqEntry_0_bits_payload_vecWen
      (_entries_io_deqEntry_0_bits_payload_vecWen),
    .io_deqEntry_0_bits_payload_v0Wen
      (_entries_io_deqEntry_0_bits_payload_v0Wen),
    .io_deqEntry_0_bits_payload_fpu_wflags
      (_entries_io_deqEntry_0_bits_payload_fpu_wflags),
    .io_deqEntry_0_bits_payload_vpu_vma
      (_entries_io_deqEntry_0_bits_payload_vpu_vma),
    .io_deqEntry_0_bits_payload_vpu_vta
      (_entries_io_deqEntry_0_bits_payload_vpu_vta),
    .io_deqEntry_0_bits_payload_vpu_vsew
      (_entries_io_deqEntry_0_bits_payload_vpu_vsew),
    .io_deqEntry_0_bits_payload_vpu_vlmul
      (_entries_io_deqEntry_0_bits_payload_vpu_vlmul),
    .io_deqEntry_0_bits_payload_vpu_vm
      (_entries_io_deqEntry_0_bits_payload_vpu_vm),
    .io_deqEntry_0_bits_payload_vpu_vstart
      (_entries_io_deqEntry_0_bits_payload_vpu_vstart),
    .io_deqEntry_0_bits_payload_vpu_isExt
      (_entries_io_deqEntry_0_bits_payload_vpu_isExt),
    .io_deqEntry_0_bits_payload_vpu_isNarrow
      (_entries_io_deqEntry_0_bits_payload_vpu_isNarrow),
    .io_deqEntry_0_bits_payload_vpu_isDstMask
      (_entries_io_deqEntry_0_bits_payload_vpu_isDstMask),
    .io_deqEntry_0_bits_payload_vpu_isOpMask
      (_entries_io_deqEntry_0_bits_payload_vpu_isOpMask),
    .io_deqEntry_0_bits_payload_uopIdx
      (_entries_io_deqEntry_0_bits_payload_uopIdx),
    .io_deqEntry_0_bits_payload_pdest
      (_entries_io_deqEntry_0_bits_payload_pdest),
    .io_simpEntryDeqSelVec_0                            (_age_1_io_out_1),
    .io_simpEntryDeqSelVec_1                            (_age_1_io_out_2),
    .io_simpEntryEnqSelVec_0
      (_entries_io_simpEntryEnqSelVec_0),
    .io_simpEntryEnqSelVec_1
      (_entries_io_simpEntryEnqSelVec_1),
    .io_compEntryEnqSelVec_0
      (_entries_io_compEntryEnqSelVec_0),
    .io_compEntryEnqSelVec_1                            (_entries_io_compEntryEnqSelVec_1)
  );
  NewAgeDetector_6 age (
    .clock         (clock),
    .reset         (reset),
    .io_enq_0      (s0_doEnqSelValidVec_0),
    .io_enq_1      (s0_doEnqSelValidVec_1),
    .io_canIssue_0 (deqCanIssue_0[1:0]),
    .io_out_0      (_age_io_out_0)
  );
  AgeDetector_12 age_1 (
    .clock         (clock),
    .reset         (reset),
    .io_enq_0      (_entries_io_simpEntryEnqSelVec_0),
    .io_enq_1      (_entries_io_simpEntryEnqSelVec_1),
    .io_canIssue_0 (simpAgeDetectRequest_0),
    .io_canIssue_1 ({requestForTrans_3, requestForTrans_2}),
    .io_canIssue_2 ({requestForTrans_3, requestForTrans_2} & ~_age_1_io_out_1),
    .io_out_0      (_age_1_io_out_0),
    .io_out_1      (_age_1_io_out_1),
    .io_out_2      (_age_1_io_out_2)
  );
  AgeDetector_19 age_2 (
    .clock         (clock),
    .reset         (reset),
    .io_enq_0      (_entries_io_compEntryEnqSelVec_0),
    .io_enq_1      (_entries_io_compEntryEnqSelVec_1),
    .io_canIssue_0 (_deqCanIssue_0_9to4),
    .io_out_0      (_age_2_io_out_0)
  );
  assign io_enq_0_ready = io_enq_0_ready_0;
  assign io_enq_1_ready = io_enq_1_ready_0;
  assign io_deqDelay_0_valid = deqDelay_0_valid;
  assign io_deqDelay_0_bits_rf_4_0_addr = deqDelay_0_bits_rf_4_0_addr;
  assign io_deqDelay_0_bits_rf_3_0_addr = deqDelay_0_bits_rf_3_0_addr;
  assign io_deqDelay_0_bits_rf_2_0_addr = deqDelay_0_bits_rf_2_0_addr;
  assign io_deqDelay_0_bits_rf_1_0_addr = deqDelay_0_bits_rf_1_0_addr;
  assign io_deqDelay_0_bits_rf_0_0_addr = deqDelay_0_bits_rf_0_0_addr;
  assign io_deqDelay_0_bits_common_fuType = deqDelay_0_bits_common_fuType;
  assign io_deqDelay_0_bits_common_fuOpType = deqDelay_0_bits_common_fuOpType;
  assign io_deqDelay_0_bits_common_robIdx_flag = deqDelay_0_bits_common_robIdx_flag;
  assign io_deqDelay_0_bits_common_robIdx_value = deqDelay_0_bits_common_robIdx_value;
  assign io_deqDelay_0_bits_common_pdest = deqDelay_0_bits_common_pdest;
  assign io_deqDelay_0_bits_common_vecWen = deqDelay_0_bits_common_vecWen;
  assign io_deqDelay_0_bits_common_v0Wen = deqDelay_0_bits_common_v0Wen;
  assign io_deqDelay_0_bits_common_fpu_wflags = deqDelay_0_bits_common_fpu_wflags;
  assign io_deqDelay_0_bits_common_vpu_vma = deqDelay_0_bits_common_vpu_vma;
  assign io_deqDelay_0_bits_common_vpu_vta = deqDelay_0_bits_common_vpu_vta;
  assign io_deqDelay_0_bits_common_vpu_vsew = deqDelay_0_bits_common_vpu_vsew;
  assign io_deqDelay_0_bits_common_vpu_vlmul = deqDelay_0_bits_common_vpu_vlmul;
  assign io_deqDelay_0_bits_common_vpu_vm = deqDelay_0_bits_common_vpu_vm;
  assign io_deqDelay_0_bits_common_vpu_vstart = deqDelay_0_bits_common_vpu_vstart;
  assign io_deqDelay_0_bits_common_vpu_vuopIdx = deqDelay_0_bits_common_vpu_vuopIdx;
  assign io_deqDelay_0_bits_common_vpu_isExt = deqDelay_0_bits_common_vpu_isExt;
  assign io_deqDelay_0_bits_common_vpu_isNarrow = deqDelay_0_bits_common_vpu_isNarrow;
  assign io_deqDelay_0_bits_common_vpu_isDstMask = deqDelay_0_bits_common_vpu_isDstMask;
  assign io_deqDelay_0_bits_common_vpu_isOpMask = deqDelay_0_bits_common_vpu_isOpMask;
  assign io_deqDelay_0_bits_common_dataSources_0_value =
    deqDelay_0_bits_common_dataSources_0_value;
  assign io_deqDelay_0_bits_common_dataSources_1_value =
    deqDelay_0_bits_common_dataSources_1_value;
  assign io_deqDelay_0_bits_common_dataSources_2_value =
    deqDelay_0_bits_common_dataSources_2_value;
  assign io_deqDelay_0_bits_common_dataSources_3_value =
    deqDelay_0_bits_common_dataSources_3_value;
  assign io_deqDelay_0_bits_common_dataSources_4_value =
    deqDelay_0_bits_common_dataSources_4_value;
endmodule

