5000,0,0
15000,0,0
25000,0,0
35000,4,4
45000,8,8
55000,12,12
65000,16,16
75000,20,20
85000,24,24
95000,28,28
105000,32,32
115000,36,36
125000,40,40
135000,44,44
145000,48,48
155000,52,52
165000,56,56
175000,60,60
185000,64,64
195000,68,68
- tb_counter2.sv:22: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.038 2025-07-08
- Verilator: $finish at 200ns; walltime 0.001 s; speed 127.624 us/s
- Verilator: cpu 0.002 s on 1 threads; alloced 249 MB
