{
 "awd_id": "8419744",
 "agcy_id": "NSF",
 "tran_type": "Grant",
 "awd_istr_txt": "Standard Grant",
 "awd_titl_txt": "Research on Topological Design Tools for Structured Logic   Arrays",
 "cfda_num": null,
 "org_code": "05040101",
 "po_phone": null,
 "po_email": "",
 "po_sign_block_name": "name not available",
 "awd_eff_date": "1985-09-15",
 "awd_exp_date": "1988-02-29",
 "tot_intn_awd_amt": 394535.0,
 "awd_amount": 394535.0,
 "awd_min_amd_letter_date": "1985-09-18",
 "awd_max_amd_letter_date": "1985-09-18",
 "awd_abstract_narration": "Research continues on highly automated software tools which produce             VLSI-structured logic designs which are correct by construction.                Emphasis in the research is on synthesis of multilevel Boolean Networks         with the following specific research objectives:  satisfy all ;ita              priori;ro design rules, specifications, and constraints whenever                possible; and provide a unified theory of disparate logic synthesis             techniques, including 2-level logic minimization methods, local                 transformation, don't-care techniques, and others.  A longer-range              objective is an investigation of possible applications of these                 synthesis techniques at the functional level.  The final goal is                \"silicon compilation,\" i.e., automated synthesis of a given behavioral          specification (e.g., system architecture and instruction set) into              specified target layout technologies.  Test cases of complete                   microprocessor synthesis are studied.",
 "awd_arra_amount": 0.0,
 "dir_abbr": "CSE",
 "org_dir_long_name": "Directorate for Computer and Information Science and Engineering",
 "div_abbr": "MIP",
 "org_div_long_name": "Division of Microelectronic Information Processing Systems",
 "awd_agcy_code": "4900",
 "fund_agcy_code": "4900",
 "pi": [
  {
   "pi_role": "Principal Investigator",
   "pi_first_name": "Gary",
   "pi_last_name": "Hachtel",
   "pi_mid_init": "D",
   "pi_sufx_name": "",
   "pi_full_name": "Gary D Hachtel",
   "pi_email_addr": "hachtel@colorado.edu",
   "nsf_id": "000471940",
   "pi_start_date": "1985-09-15",
   "pi_end_date": null
  },
  {
   "pi_role": "Co-Principal Investigator",
   "pi_first_name": "Michael",
   "pi_last_name": "Lightner",
   "pi_mid_init": "R",
   "pi_sufx_name": "",
   "pi_full_name": "Michael R Lightner",
   "pi_email_addr": "lightner@boulder.colorado.edu",
   "nsf_id": "000263229",
   "pi_start_date": "1985-09-15",
   "pi_end_date": null
  }
 ],
 "inst": {
  "inst_name": "University of Colorado at Boulder",
  "inst_street_address": "3100 MARINE ST",
  "inst_street_address_2": "STE 481 572 UCB",
  "inst_city_name": "Boulder",
  "inst_state_code": "CO",
  "inst_state_name": "Colorado",
  "inst_phone_num": "3034926221",
  "inst_zip_code": "803090001",
  "inst_country_name": "United States",
  "cong_dist_code": "02",
  "st_cong_dist_code": "CO02",
  "org_lgl_bus_name": "THE REGENTS OF THE UNIVERSITY OF COLORADO",
  "org_prnt_uei_num": "",
  "org_uei_num": "SPVKK1RC2MZ3"
 },
 "perf_inst": {
  "perf_inst_name": "DATA NOT AVAILABLE",
  "perf_str_addr": "",
  "perf_city_name": "",
  "perf_st_code": "",
  "perf_st_name": "RI REQUIRED",
  "perf_zip_code": "",
  "perf_ctry_code": "",
  "perf_cong_dist": "",
  "perf_st_cong_dist": "",
  "perf_ctry_name": "",
  "perf_ctry_flag": "0"
 },
 "pgm_ele": [
  {
   "pgm_ele_code": "911500",
   "pgm_ele_name": "AUTOMATION"
  }
 ],
 "pgm_ref": [
  {
   "pgm_ref_code": "1457",
   "pgm_ref_txt": "COMPUTER ENGINEERING (OTHER)"
  }
 ],
 "app_fund": [
  {
   "app_code": "",
   "app_name": "",
   "app_symb_id": "",
   "fund_code": "",
   "fund_name": "",
   "fund_symb_id": ""
  }
 ],
 "oblg_fy": [
  {
   "fund_oblg_fiscal_yr": 1985,
   "fund_oblg_amt": 394535.0
  }
 ],
 "por": null
}