A Module Template
*****************

This is a module template. It has an empty SystemVerilog module
that ignores its inputs and outputs. The ports indicate the standard
valid/ready handshake is being used to input and output samples.

Parameters
**********

The parameter *WIDTH* is provided. This scales the input and output
width of the module simultaneously.

Input
*****

The input follows the standard valid/ready handshake.

Output
******

The output follows the standard valid/ready handshake.

Control Signals
***************

The block contains an enable and a synchronous reset.
