@W: MT529 :"c:\users\restic16\documents\fpga\aulapratica_02102025\blinknormalcomnove\arquivos\blinknormalcomnove.sv":21:4:21:12|Found inferred clock top|clk which controls 25 sequential elements including cnt[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
