rdfifo.v,verilog,xil_defaultlib,../../../../ov5642_ddr3_lcd.srcs/sources_1/ip/rdfifo_1/sim/rdfifo.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
