// Seed: 3532756538
module module_0 (
    output wor id_0,
    input tri0 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input tri0 id_4
    , id_21,
    output tri1 id_5,
    output wire id_6,
    output tri id_7,
    output tri id_8,
    input supply0 id_9,
    input uwire id_10,
    input tri id_11,
    output uwire id_12,
    output wor id_13,
    input tri1 id_14,
    output uwire id_15,
    output supply1 id_16,
    output tri1 id_17,
    input tri1 id_18,
    input supply1 id_19
);
  supply0 id_22;
  assign id_22 = 1'b0;
  wire id_23;
  wire id_24;
  assign id_21 = 1;
endmodule
module module_1 #(
    parameter id_5 = 32'd75,
    parameter id_6 = 32'd55
) (
    output supply0 id_0,
    input tri id_1
);
  wire id_3;
  module_0(
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1
  );
  wire id_4 = id_1;
  defparam id_5.id_6 = 1'd0 + 1'b0;
  wire id_7;
  wire id_8;
endmodule
