/**
 * Copyright 2020 The SkyWater PDK Authors
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     https://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 * SPDX-License-Identifier: Apache-2.0
 */
/*
 *
 */
library ("sky130_fd_io__top_amuxsplitv2_ss_ff_100C_1v40_5v50") {
	
	define(driver_model,library,string);
	define(clk_width,library,string);
	define(def_sim_opt,library,string);
	define(simulator,library,string);
	define(signal_voltage_type,pin,string);
	technology("cmos");
	delay_model : "table_lookup";
	revision : "1.0000000";
	date : "Mon Mar 01 13:33:45 MST 2010";
	voltage_unit : "1V";
	current_unit : "1mA";
	leakage_power_unit : "1nW";
	pulling_resistance_unit : "1kohm";
	time_unit : "1ns";
	resistance_unit : "1ohm";
	capacitive_load_unit(1.000000, 	  "pf");
	nom_process : 1.000000;
	nom_temperature : 100.000000;
	nom_voltage : 1.800000;
	default_leakage_power_density : 0.000000;
	default_cell_leakage_power : 0.000000;
	bus_naming_style : "%s[%d]";
	default_fanout_load : 0.000000;
	default_inout_pin_cap : 0.000000;
	default_input_pin_cap : 0.000000;
	default_output_pin_cap : 0.000000;
	default_max_transition : 1.500000;
	in_place_swap_mode : "match_footprint";
	library_features("report_delay_calculation");
	input_threshold_pct_rise :  50 ;
	input_threshold_pct_fall :  50 ;
	output_threshold_pct_rise : 50;
	output_threshold_pct_fall : 50;
	slew_lower_threshold_pct_fall : 20;
	slew_lower_threshold_pct_rise : 20;
	slew_upper_threshold_pct_fall : 80;
	slew_upper_threshold_pct_rise : 80;
	slew_derate_from_library : 1;

	define (always_on, pin, boolean);
	/*Voltage Map Definitions    */

	voltage_map("vdda", 5.50);
	voltage_map("vswitch", 5.50);
	voltage_map("vddio", 5.50);
	voltage_map("vddio_q", 5.50);

	voltage_map("vccd", 1.40);
	voltage_map("vcchib", 1.40);

	voltage_map("vssd", 0.0);
	voltage_map("vssio_q", 0.0);
	voltage_map("vssa", 0.0);
	voltage_map("vssio", 0.0);

	/*Operating Conditions	     */

		 output_voltage (GENERAL_IO_VDDIO_VOLTAGE) { 
			 vol : 0.550; 
			 voh : 4.950; 
			 vomax : 5.775; 
			 vomin : -0.275; 
		}
		 output_voltage (GENERAL_CORE_VOLTAGE) { 
			 vol : 0.140; 
			 voh : 1.260; 
			 vomax : 1.470; 
			 vomin : -0.070; 
		}
		 input_voltage (GENERAL_IO_VDDIO_VOLTAGE) { 
			 vil : 1.375; 
			 vih : 4.125; 
			 vimax : 5.775; 
			 vimin : -0.275; 
		}
		 input_voltage (GENERAL_CORE_VOLTAGE) { 
			 vil : 0.420; 
			 vih : 0.980; 
			 vimax : 1.470; 
			 vimin : -0.070; 
		}
	operating_conditions ("ss_ff_100C_1v40_5v50")	{
		process          : 1.0				;
		temperature      : 100		;
		voltage          : 5.50	;
		tree_type        : "balanced_tree"             ;
	}
	default_operating_conditions 		: ss_ff_100C_1v40_5v50;

	cell ("sky130_fd_io__top_amuxsplitv2") {
		dont_use 		: true;
			is_macro_cell : true;
		interface_timing 		: true;
		pad_cell 		: false;
		dont_touch 		: true;
		area 		: 15000;
		cell_leakage_power		: 50.00;


		/*	Power Supply Pins	*/
		pg_pin (vdda) {
			voltage_name : vdda ;
			pg_type : primary_power ;
		}

		pg_pin (vswitch) {
			voltage_name : vswitch ;
			pg_type : primary_power ;
		}

		pg_pin (vddio) {
			voltage_name : vddio ;
			pg_type : primary_power ;
		}

		pg_pin (vddio_q) {
			voltage_name : vddio_q ;
			pg_type : primary_power ;
		}

		pg_pin (vccd) {
			voltage_name : vccd ;
			pg_type : primary_power ;
		}

		pg_pin (vcchib) {
			voltage_name : vcchib ;
			pg_type : primary_power ;
		}


		/*	Ground Pins	*/
		pg_pin (vssd) {
			voltage_name : vssd ;
			pg_type : primary_ground ;
		}

		pg_pin (vssio_q) {
			voltage_name : vssio_q ;
			pg_type : primary_ground ;
		}

		pg_pin (vssa) {
			voltage_name : vssa ;
			pg_type : primary_ground ;
		}

		pg_pin (vssio) {
			voltage_name : vssio ;
			pg_type : primary_ground ;
		}

		/*	Digital Input Pins	*/
		pin ("switch_bb_sr") {
			 max_transition : 5.00;
			 input_voltage : GENERAL_CORE_VOLTAGE;
			direction : input;
			related_power_pin : vccd;
			related_ground_pin : vssd;
			always_on : FALSE;
			capacitance : 0.075;
			timing() {
				/* Due to level shifter being a half latch */ 
				/* Unable to use NCX for characterisation */ 
				/* Adding conservative scalar values instead */ 
				related_pin : "hld_vdda_h_n";
				timing_type : non_seq_setup_falling;
				sdf_cond : "enable_vdda_h==1'b1";
				when     : "( enable_vdda_h )";
				rise_constraint (scalar) { 
					 values ("2.0");
				} 
				fall_constraint (scalar) { 
					 values ("2.0");
				} 
			}
			timing() {
				/* Due to level shifter being a half latch */ 
				/* Unable to use NCX for characterisation */ 
				/* Adding conservative scalar values instead */ 
				related_pin : "hld_vdda_h_n";
				timing_type : non_seq_hold_falling;
				sdf_cond : "enable_vdda_h==1'b1";
				when     : "( enable_vdda_h )";
				rise_constraint (scalar) { 
					 values ("3.0");
				} 
				fall_constraint (scalar) { 
					 values ("3.0");
				} 
			}
		}

		pin ("switch_bb_sl") {
			 max_transition : 5.00;
			 input_voltage : GENERAL_CORE_VOLTAGE;
			direction : input;
			related_power_pin : vccd;
			related_ground_pin : vssd;
			always_on : FALSE;
			capacitance : 0.075;
			timing() {
				/* Due to level shifter being a half latch */ 
				/* Unable to use NCX for characterisation */ 
				/* Adding conservative scalar values instead */ 
				related_pin : "hld_vdda_h_n";
				timing_type : non_seq_setup_falling;
				sdf_cond : "enable_vdda_h==1'b1";
				when     : "( enable_vdda_h )";
				rise_constraint (scalar) { 
					 values ("2.0");
				} 
				fall_constraint (scalar) { 
					 values ("2.0");
				} 
			}
			timing() {
				/* Due to level shifter being a half latch */ 
				/* Unable to use NCX for characterisation */ 
				/* Adding conservative scalar values instead */ 
				related_pin : "hld_vdda_h_n";
				timing_type : non_seq_hold_falling;
				sdf_cond : "enable_vdda_h==1'b1";
				when     : "( enable_vdda_h )";
				rise_constraint (scalar) { 
					 values ("3.0");
				} 
				fall_constraint (scalar) { 
					 values ("3.0");
				} 
			}
		}

		pin ("hld_vdda_h_n") {
			 max_transition : 3.75;
			 input_voltage : GENERAL_IO_VDDIO_VOLTAGE;
			min_pulse_width_high : 15.5 ;
			min_pulse_width_low : 15.5 ;
			direction : input;
			related_power_pin : vdda;
			related_ground_pin : vssa;
			always_on : FALSE;
			capacitance : 0.075;
			timing() { /* As per CDT 150283 */ 
				related_pin : "enable_vdda_h";
				timing_type : non_seq_setup_rising;
				fall_constraint (scalar) { 
					 values ("2");
				} 
			}
		}

		pin ("switch_aa_sl") {
			 max_transition : 5.00;
			 input_voltage : GENERAL_CORE_VOLTAGE;
			direction : input;
			related_power_pin : vccd;
			related_ground_pin : vssd;
			always_on : FALSE;
			capacitance : 0.075;
			timing() {
				/* Due to level shifter being a half latch */ 
				/* Unable to use NCX for characterisation */ 
				/* Adding conservative scalar values instead */ 
				related_pin : "hld_vdda_h_n";
				timing_type : non_seq_setup_falling;
				sdf_cond : "enable_vdda_h==1'b1";
				when     : "( enable_vdda_h )";
				rise_constraint (scalar) { 
					 values ("2.0");
				} 
				fall_constraint (scalar) { 
					 values ("2.0");
				} 
			}
			timing() {
				/* Due to level shifter being a half latch */ 
				/* Unable to use NCX for characterisation */ 
				/* Adding conservative scalar values instead */ 
				related_pin : "hld_vdda_h_n";
				timing_type : non_seq_hold_falling;
				sdf_cond : "enable_vdda_h==1'b1";
				when     : "( enable_vdda_h )";
				rise_constraint (scalar) { 
					 values ("3.0");
				} 
				fall_constraint (scalar) { 
					 values ("3.0");
				} 
			}
		}

		pin ("enable_vdda_h") {
			 max_transition : 3.75;
			 input_voltage : GENERAL_IO_VDDIO_VOLTAGE;
			direction : input;
			related_power_pin : vdda;
			related_ground_pin : vssa;
			always_on : TRUE;
			capacitance : 0.075;
		}

		pin ("switch_aa_sr") {
			 max_transition : 5.00;
			 input_voltage : GENERAL_CORE_VOLTAGE;
			direction : input;
			related_power_pin : vccd;
			related_ground_pin : vssd;
			always_on : FALSE;
			capacitance : 0.075;
			timing() {
				/* Due to level shifter being a half latch */ 
				/* Unable to use NCX for characterisation */ 
				/* Adding conservative scalar values instead */ 
				related_pin : "hld_vdda_h_n";
				timing_type : non_seq_setup_falling;
				sdf_cond : "enable_vdda_h==1'b1";
				when     : "( enable_vdda_h )";
				rise_constraint (scalar) { 
					 values ("2.0");
				} 
				fall_constraint (scalar) { 
					 values ("2.0");
				} 
			}
			timing() {
				/* Due to level shifter being a half latch */ 
				/* Unable to use NCX for characterisation */ 
				/* Adding conservative scalar values instead */ 
				related_pin : "hld_vdda_h_n";
				timing_type : non_seq_hold_falling;
				sdf_cond : "enable_vdda_h==1'b1";
				when     : "( enable_vdda_h )";
				rise_constraint (scalar) { 
					 values ("3.0");
				} 
				fall_constraint (scalar) { 
					 values ("3.0");
				} 
			}
		}

		pin ("switch_aa_s0") {
			 max_transition : 5.00;
			 input_voltage : GENERAL_CORE_VOLTAGE;
			direction : input;
			related_power_pin : vccd;
			related_ground_pin : vssd;
			always_on : FALSE;
			capacitance : 0.075;
			timing() {
				/* Due to level shifter being a half latch */ 
				/* Unable to use NCX for characterisation */ 
				/* Adding conservative scalar values instead */ 
				related_pin : "hld_vdda_h_n";
				timing_type : non_seq_setup_falling;
				sdf_cond : "enable_vdda_h==1'b1";
				when     : "( enable_vdda_h )";
				rise_constraint (scalar) { 
					 values ("2.0");
				} 
				fall_constraint (scalar) { 
					 values ("2.0");
				} 
			}
			timing() {
				/* Due to level shifter being a half latch */ 
				/* Unable to use NCX for characterisation */ 
				/* Adding conservative scalar values instead */ 
				related_pin : "hld_vdda_h_n";
				timing_type : non_seq_hold_falling;
				sdf_cond : "enable_vdda_h==1'b1";
				when     : "( enable_vdda_h )";
				rise_constraint (scalar) { 
					 values ("3.0");
				} 
				fall_constraint (scalar) { 
					 values ("3.0");
				} 
			}
		}

		pin ("switch_bb_s0") {
			 max_transition : 5.00;
			 input_voltage : GENERAL_CORE_VOLTAGE;
			direction : input;
			related_power_pin : vccd;
			related_ground_pin : vssd;
			always_on : FALSE;
			capacitance : 0.075;
			timing() {
				/* Due to level shifter being a half latch */ 
				/* Unable to use NCX for characterisation */ 
				/* Adding conservative scalar values instead */ 
				related_pin : "hld_vdda_h_n";
				timing_type : non_seq_setup_falling;
				sdf_cond : "enable_vdda_h==1'b1";
				when     : "( enable_vdda_h )";
				rise_constraint (scalar) { 
					 values ("2.0");
				} 
				fall_constraint (scalar) { 
					 values ("2.0");
				} 
			}
			timing() {
				/* Due to level shifter being a half latch */ 
				/* Unable to use NCX for characterisation */ 
				/* Adding conservative scalar values instead */ 
				related_pin : "hld_vdda_h_n";
				timing_type : non_seq_hold_falling;
				sdf_cond : "enable_vdda_h==1'b1";
				when     : "( enable_vdda_h )";
				rise_constraint (scalar) { 
					 values ("3.0");
				} 
				fall_constraint (scalar) { 
					 values ("3.0");
				} 
			}
		}


				/*	Digital Output Pins	*/

				/*	Digital InOut Pins	*/

				/*	Analog Pins	*/
		pin ("amuxbus_b_l") {
			 output_voltage : GENERAL_IO_VDDIO_VOLTAGE;
			 input_voltage : GENERAL_IO_VDDIO_VOLTAGE;
			direction : inout;
			related_power_pin : vdda;
			related_ground_pin : vssa;
			always_on : false;
			signal_voltage_type : "analog";
		}

		pin ("amuxbus_a_l") {
			 output_voltage : GENERAL_IO_VDDIO_VOLTAGE;
			 input_voltage : GENERAL_IO_VDDIO_VOLTAGE;
			direction : inout;
			related_power_pin : vdda;
			related_ground_pin : vssa;
			always_on : false;
			signal_voltage_type : "analog";
		}

		pin ("amuxbus_a_r") {
			 output_voltage : GENERAL_IO_VDDIO_VOLTAGE;
			 input_voltage : GENERAL_IO_VDDIO_VOLTAGE;
			direction : inout;
			related_power_pin : vdda;
			related_ground_pin : vssa;
			always_on : false;
			signal_voltage_type : "analog";
		}

		pin ("amuxbus_b_r") {
			 output_voltage : GENERAL_IO_VDDIO_VOLTAGE;
			 input_voltage : GENERAL_IO_VDDIO_VOLTAGE;
			direction : inout;
			related_power_pin : vdda;
			related_ground_pin : vssa;
			always_on : false;
			signal_voltage_type : "analog";
		}

	}
}
