{
  "Assertion 1": {
    "clock signal condition": "@(posedge clk)",
    "disable condition": "",
    "logical expression": "s_eventually rst == 1 || tx_state == 0",
    "Signals": ["rst", "tx_state"],
    "Signal Explanations": {
      "rst": "reset signal",
      "tx_state": "state of the UART transmitter indicating if it is transmitting (1) or idle (0)"
    },
    "Logical Operators": ["s_eventually", "==", "||"],
    "Logical Operators Explanation": {
      "s_eventually": "a temporal operator indicating that the contained condition is required to occur at some future clock cycle (eventually)",
      "==": "equal",
      "||": "or"
    },
    "Assertion Explaination": "eventually, reset signal equals 1 or transmitter state equals 0"
  }
}