PASS 0
PASS 1 - name gt_ini gt_fni: input list
 IB6					link count = 0
 IB7					link count = 1
 IX0					link count = 2
 IX0.0					link count = 2
 IX0.1					link count = 4
 IX0.2					link count = 6
 IX0.3					link count = 8
 IX0.4					link count = 10
 IX0.5					link count = 12
 QB0        ARN  ARITH:	IB6,	QB0_1,	QB0_2,	IB7,		link count = 18
 QB0_0      ARN   OUTW:	QB0,		link count = 20
 QB0_1       OR  ARITH:	 QB0_4,	 IX0.2,		link count = 22
 QB0_2      AND  ARITH:	 QB0_3,	 IX0.3,		link count = 25
 QB0_3       OR   GATE:	 IX0.5,	 IX0.4,		link count = 28
 QB0_4      AND   GATE:	 IX0.1,	 IX0.0,		link count = 32
 iClock					link count = 34
 link count = 34
PASS 2 - symbol table: name inputs outputs delay-references
 IB6       -1   1
 IB7       -1   1
 IX0        0  63
 IX0.0      0   1
 IX0.1      0   1
 IX0.2      0   1
 IX0.3      0   1
 IX0.4      0   1
 IX0.5      0   1
 QB0        4   1
 QB0_0      1   0
 QB0_1      2   1
 QB0_2      2   1
 QB0_3      2   1
 QB0_4      2   1
 iClock    -1   0
PASS 3
PASS 4
PASS 5
PASS 6 - name gt_ini gt_fni: output list
 IB6       INPW  ARITH:	QB0,
 IB7       INPW  ARITH:	QB0,
 IX0       INPW   TRAB:
 IX0.0     INPX   GATE:	QB0_4,
 IX0.1     INPX   GATE:	QB0_4,
 IX0.2     INPX   GATE:	QB0_1,
 IX0.3     INPX   GATE:	QB0_2,
 IX0.4     INPX   GATE:	QB0_3,
 IX0.5     INPX   GATE:	QB0_3,
 QB0        ARN  ARITH:	0x0()	QB0_0,
 QB0_0      ARN   OUTW:	0x0()	0x101
 QB0_1       OR  ARITH:	QB0,
 QB0_2      AND  ARITH:	QB0,
 QB0_3       OR   GATE:	QB0_2,
 QB0_4      AND   GATE:	QB0_1,
 iClock     CLK  CLCKL:

INITIALISATION

== Pass 1:
== Pass 2:
== Pass 3:
	    [	IB6:	0000 inputs
	    [	IB7:	0000 inputs
	    [	IX0:	0000 inputs
	    <	IX0.0:	0000 inputs
	    <	IX0.1:	0000 inputs
	    <	IX0.2:	0000 inputs
	    <	IX0.3:	0000 inputs
	    <	IX0.4:	0000 inputs
	    <	IX0.5:	0000 inputs
	    +	QB0:	4 inputs
	    +	QB0_0:	1 inputs
	    |	QB0_1:	2 inputs
	    &	QB0_2:	2 inputs
	    |	QB0_3:	2 inputs
	    &	QB0_4:	2 inputs
== Pass 4:
IB6:	0	QB0 0 ==> 0
IB7:	0	QB0 0 ==> 0
IX0.0:	+1
IX0.1:	+1
IX0.2:	+1
IX0.3:	+1
IX0.4:	+1
IX0.5:	+1
QB0:	0	QB0_0 0 ==> 0
QB0_1:	0	QB0 0 ==> 0
QB0_2:	0	QB0 0 ==> 0
QB0_3:	+1
QB0_4:	+2
== Init complete =======
