// Seed: 4082774923
module module_0;
  wor  id_1 = -1;
  wire id_2;
  assign module_1.id_17 = 0;
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    input tri0 id_2,
    output tri0 id_3,
    input wire id_4,
    input wor id_5,
    input wor id_6,
    input tri1 id_7,
    input tri id_8,
    input supply1 id_9,
    output wand id_10,
    output wand id_11,
    output supply0 id_12,
    output tri1 id_13,
    output wire id_14,
    output wor id_15,
    input wire id_16,
    input tri0 id_17,
    input wand id_18
);
  wire id_20;
  xor primCall (id_0, id_1, id_16, id_17, id_18, id_2, id_20, id_4, id_5, id_6, id_7, id_8, id_9);
  module_0 modCall_1 ();
endmodule
