/* Generated by Yosys 0.9+2406 (git sha1 f44a4f90, gcc 8.4.0 -fPIC -Os) */

module bin2bcd(\bin[0] , \bin[1] , \bin[2] , \bin[3] , \bin[4] , \bin[5] , \bin[6] , \bin[7] , \bcd[0] , \bcd[1] , \bcd[2] , \bcd[3] , \bcd[4] , \bcd[5] , \bcd[6] , \bcd[7] , \bcd[8] , \bcd[9] , \bcd[10] , \bcd[11] );
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  output \bcd[0] ;
  output \bcd[10] ;
  output \bcd[11] ;
  output \bcd[1] ;
  output \bcd[2] ;
  output \bcd[3] ;
  output \bcd[4] ;
  output \bcd[5] ;
  output \bcd[6] ;
  output \bcd[7] ;
  output \bcd[8] ;
  output \bcd[9] ;
  input \bin[0] ;
  input \bin[1] ;
  input \bin[2] ;
  input \bin[3] ;
  input \bin[4] ;
  input \bin[5] ;
  input \bin[6] ;
  input \bin[7] ;
  assign \bcd[5]  = 16'h6159 >> { _07_, _08_, _09_, _00_ };
  assign _08_ = 8'ha8 >> { \bin[5] , \bin[6] , \bin[7]  };
  assign _09_ = 16'h9a18 >> { \bin[4] , \bin[7] , \bin[5] , \bin[6]  };
  assign \bcd[6]  = 16'h8991 >> { _00_, _09_, _08_, _07_ };
  assign \bcd[7]  = 16'h2008 >> { _00_, _09_, _08_, _07_ };
  assign \bcd[8]  = 16'h4262 >> { _00_, _07_, _08_, _09_ };
  assign \bcd[1]  = 16'h2839 >> { _11_, _12_, \bin[1] , _10_ };
  assign _10_ = 16'ha6a7 >> { _01_, \bin[2] , _06_, _05_ };
  assign _11_ = 16'ha7a6 >> { _05_, _06_, _01_, \bin[2]  };
  assign _12_ = 16'ha604 >> { _06_, \bin[2] , _05_, _01_ };
  assign \bcd[2]  = 16'h5958 >> { _10_, \bin[1] , _12_, _11_ };
  assign _00_ = 16'h4454 >> { \bin[2] , _05_, _01_, _06_ };
  assign \bcd[3]  = 16'hd0f2 >> { _10_, _12_, \bin[1] , _11_ };
  assign \bcd[4]  = 16'hdd8d >> { \bin[1] , _11_, _12_, _10_ };
  assign \bcd[9]  = 8'ha2 >> { _09_, _07_, _08_ };
  assign _01_ = 16'ha6a7 >> { _04_, \bin[3] , _03_, _02_ };
  assign _02_ = 16'hb69b >> { \bin[7] , \bin[5] , \bin[4] , \bin[6]  };
  assign _03_ = 16'h0842 >> { \bin[5] , \bin[4] , \bin[7] , \bin[6]  };
  assign _04_ = 16'hae75 >> { \bin[7] , \bin[6] , \bin[4] , \bin[5]  };
  assign _05_ = 16'ha7a6 >> { _02_, _03_, _04_, \bin[3]  };
  assign _06_ = 16'hd0f2 >> { _04_, _03_, \bin[3] , _02_ };
  assign _07_ = 16'h4454 >> { \bin[3] , _02_, _04_, _03_ };
  assign _13_ = 1'h0;
  assign _14_ = 1'h1;
  assign _15_ = 1'hx;
  assign \bcd[11]  = _13_;
  assign \bcd[10]  = _13_;
  assign \bcd[0]  = \bin[0] ;
endmodule
