{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 10:15:32 2016 " "Info: Processing started: Tue Apr 05 10:15:32 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Add_sub -c Add_sub --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Add_sub -c Add_sub --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "key\[1\] " "Info: Assuming node \"key\[1\]\" is an undefined clock" {  } { { "Add_sub.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/Add_sub.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "key\[1\] register ff_asyncrst_sign8bit:reg01\|Q\[0\] register ff_asyncrst_sign1bit:reg04\|Q 272.33 MHz 3.672 ns Internal " "Info: Clock \"key\[1\]\" has Internal fmax of 272.33 MHz between source register \"ff_asyncrst_sign8bit:reg01\|Q\[0\]\" and destination register \"ff_asyncrst_sign1bit:reg04\|Q\" (period= 3.672 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.458 ns + Longest register register " "Info: + Longest register to register delay is 3.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ff_asyncrst_sign8bit:reg01\|Q\[0\] 1 REG LCFF_X4_Y15_N23 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y15_N23; Fanout = 9; REG Node = 'ff_asyncrst_sign8bit:reg01\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ff_asyncrst_sign8bit:reg01|Q[0] } "NODE_NAME" } } { "ff_asyncrst_sign8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/ff_asyncrst_sign8bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.150 ns) 0.455 ns full_adder_8bit:adder\|carry\[1\]~0 2 COMB LCCOMB_X4_Y15_N26 2 " "Info: 2: + IC(0.305 ns) + CELL(0.150 ns) = 0.455 ns; Loc. = LCCOMB_X4_Y15_N26; Fanout = 2; COMB Node = 'full_adder_8bit:adder\|carry\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { ff_asyncrst_sign8bit:reg01|Q[0] full_adder_8bit:adder|carry[1]~0 } "NODE_NAME" } } { "full_adder_8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/full_adder_8bit.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 0.865 ns full_adder_8bit:adder\|carry\[2\]~1 3 COMB LCCOMB_X4_Y15_N28 2 " "Info: 3: + IC(0.260 ns) + CELL(0.150 ns) = 0.865 ns; Loc. = LCCOMB_X4_Y15_N28; Fanout = 2; COMB Node = 'full_adder_8bit:adder\|carry\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { full_adder_8bit:adder|carry[1]~0 full_adder_8bit:adder|carry[2]~1 } "NODE_NAME" } } { "full_adder_8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/full_adder_8bit.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 1.274 ns full_adder_8bit:adder\|carry\[3\]~2 4 COMB LCCOMB_X4_Y15_N0 2 " "Info: 4: + IC(0.259 ns) + CELL(0.150 ns) = 1.274 ns; Loc. = LCCOMB_X4_Y15_N0; Fanout = 2; COMB Node = 'full_adder_8bit:adder\|carry\[3\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { full_adder_8bit:adder|carry[2]~1 full_adder_8bit:adder|carry[3]~2 } "NODE_NAME" } } { "full_adder_8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/full_adder_8bit.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.150 ns) 1.731 ns full_adder_8bit:adder\|carry\[4\]~3 5 COMB LCCOMB_X4_Y15_N30 2 " "Info: 5: + IC(0.307 ns) + CELL(0.150 ns) = 1.731 ns; Loc. = LCCOMB_X4_Y15_N30; Fanout = 2; COMB Node = 'full_adder_8bit:adder\|carry\[4\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.457 ns" { full_adder_8bit:adder|carry[3]~2 full_adder_8bit:adder|carry[4]~3 } "NODE_NAME" } } { "full_adder_8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/full_adder_8bit.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 2.138 ns full_adder_8bit:adder\|carry\[5\]~4 6 COMB LCCOMB_X4_Y15_N12 2 " "Info: 6: + IC(0.257 ns) + CELL(0.150 ns) = 2.138 ns; Loc. = LCCOMB_X4_Y15_N12; Fanout = 2; COMB Node = 'full_adder_8bit:adder\|carry\[5\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { full_adder_8bit:adder|carry[4]~3 full_adder_8bit:adder|carry[5]~4 } "NODE_NAME" } } { "full_adder_8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/full_adder_8bit.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 2.550 ns full_adder_8bit:adder\|carry\[6\]~5 7 COMB LCCOMB_X4_Y15_N6 2 " "Info: 7: + IC(0.262 ns) + CELL(0.150 ns) = 2.550 ns; Loc. = LCCOMB_X4_Y15_N6; Fanout = 2; COMB Node = 'full_adder_8bit:adder\|carry\[6\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { full_adder_8bit:adder|carry[5]~4 full_adder_8bit:adder|carry[6]~5 } "NODE_NAME" } } { "full_adder_8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/full_adder_8bit.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 2.960 ns full_adder_8bit:adder\|carry\[7\]~6 8 COMB LCCOMB_X4_Y15_N10 2 " "Info: 8: + IC(0.260 ns) + CELL(0.150 ns) = 2.960 ns; Loc. = LCCOMB_X4_Y15_N10; Fanout = 2; COMB Node = 'full_adder_8bit:adder\|carry\[7\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { full_adder_8bit:adder|carry[6]~5 full_adder_8bit:adder|carry[7]~6 } "NODE_NAME" } } { "full_adder_8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/full_adder_8bit.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 3.374 ns full_adder_8bit:adder\|c_o~0 9 COMB LCCOMB_X4_Y15_N20 1 " "Info: 9: + IC(0.264 ns) + CELL(0.150 ns) = 3.374 ns; Loc. = LCCOMB_X4_Y15_N20; Fanout = 1; COMB Node = 'full_adder_8bit:adder\|c_o~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { full_adder_8bit:adder|carry[7]~6 full_adder_8bit:adder|c_o~0 } "NODE_NAME" } } { "full_adder_8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/full_adder_8bit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.458 ns ff_asyncrst_sign1bit:reg04\|Q 10 REG LCFF_X4_Y15_N21 1 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 3.458 ns; Loc. = LCFF_X4_Y15_N21; Fanout = 1; REG Node = 'ff_asyncrst_sign1bit:reg04\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { full_adder_8bit:adder|c_o~0 ff_asyncrst_sign1bit:reg04|Q } "NODE_NAME" } } { "ff_asyncrst_sign1bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/ff_asyncrst_sign1bit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.284 ns ( 37.13 % ) " "Info: Total cell delay = 1.284 ns ( 37.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.174 ns ( 62.87 % ) " "Info: Total interconnect delay = 2.174 ns ( 62.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { ff_asyncrst_sign8bit:reg01|Q[0] full_adder_8bit:adder|carry[1]~0 full_adder_8bit:adder|carry[2]~1 full_adder_8bit:adder|carry[3]~2 full_adder_8bit:adder|carry[4]~3 full_adder_8bit:adder|carry[5]~4 full_adder_8bit:adder|carry[6]~5 full_adder_8bit:adder|carry[7]~6 full_adder_8bit:adder|c_o~0 ff_asyncrst_sign1bit:reg04|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { ff_asyncrst_sign8bit:reg01|Q[0] {} full_adder_8bit:adder|carry[1]~0 {} full_adder_8bit:adder|carry[2]~1 {} full_adder_8bit:adder|carry[3]~2 {} full_adder_8bit:adder|carry[4]~3 {} full_adder_8bit:adder|carry[5]~4 {} full_adder_8bit:adder|carry[6]~5 {} full_adder_8bit:adder|carry[7]~6 {} full_adder_8bit:adder|c_o~0 {} ff_asyncrst_sign1bit:reg04|Q {} } { 0.000ns 0.305ns 0.260ns 0.259ns 0.307ns 0.257ns 0.262ns 0.260ns 0.264ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] destination 2.605 ns + Shortest register " "Info: + Shortest clock path from clock \"key\[1\]\" to destination register is 2.605 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns key\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'key\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "Add_sub.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/Add_sub.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns key\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'key\[1\]~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { key[1] key[1]~clk_delay_ctrl } "NODE_NAME" } } { "Add_sub.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/Add_sub.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns key\[1\]~clkctrl 3 COMB CLKCTRL_G4 25 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 25; COMB Node = 'key\[1\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { key[1]~clk_delay_ctrl key[1]~clkctrl } "NODE_NAME" } } { "Add_sub.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/Add_sub.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.605 ns ff_asyncrst_sign1bit:reg04\|Q 4 REG LCFF_X4_Y15_N21 1 " "Info: 4: + IC(1.030 ns) + CELL(0.537 ns) = 2.605 ns; Loc. = LCFF_X4_Y15_N21; Fanout = 1; REG Node = 'ff_asyncrst_sign1bit:reg04\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { key[1]~clkctrl ff_asyncrst_sign1bit:reg04|Q } "NODE_NAME" } } { "ff_asyncrst_sign1bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/ff_asyncrst_sign1bit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.89 % ) " "Info: Total cell delay = 1.534 ns ( 58.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.071 ns ( 41.11 % ) " "Info: Total interconnect delay = 1.071 ns ( 41.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { key[1] key[1]~clk_delay_ctrl key[1]~clkctrl ff_asyncrst_sign1bit:reg04|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.605 ns" { key[1] {} key[1]~combout {} key[1]~clk_delay_ctrl {} key[1]~clkctrl {} ff_asyncrst_sign1bit:reg04|Q {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.030ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] source 2.605 ns - Longest register " "Info: - Longest clock path from clock \"key\[1\]\" to source register is 2.605 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns key\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'key\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "Add_sub.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/Add_sub.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns key\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'key\[1\]~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { key[1] key[1]~clk_delay_ctrl } "NODE_NAME" } } { "Add_sub.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/Add_sub.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns key\[1\]~clkctrl 3 COMB CLKCTRL_G4 25 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 25; COMB Node = 'key\[1\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { key[1]~clk_delay_ctrl key[1]~clkctrl } "NODE_NAME" } } { "Add_sub.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/Add_sub.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.605 ns ff_asyncrst_sign8bit:reg01\|Q\[0\] 4 REG LCFF_X4_Y15_N23 9 " "Info: 4: + IC(1.030 ns) + CELL(0.537 ns) = 2.605 ns; Loc. = LCFF_X4_Y15_N23; Fanout = 9; REG Node = 'ff_asyncrst_sign8bit:reg01\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { key[1]~clkctrl ff_asyncrst_sign8bit:reg01|Q[0] } "NODE_NAME" } } { "ff_asyncrst_sign8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/ff_asyncrst_sign8bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.89 % ) " "Info: Total cell delay = 1.534 ns ( 58.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.071 ns ( 41.11 % ) " "Info: Total interconnect delay = 1.071 ns ( 41.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { key[1] key[1]~clk_delay_ctrl key[1]~clkctrl ff_asyncrst_sign8bit:reg01|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.605 ns" { key[1] {} key[1]~combout {} key[1]~clk_delay_ctrl {} key[1]~clkctrl {} ff_asyncrst_sign8bit:reg01|Q[0] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.030ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { key[1] key[1]~clk_delay_ctrl key[1]~clkctrl ff_asyncrst_sign1bit:reg04|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.605 ns" { key[1] {} key[1]~combout {} key[1]~clk_delay_ctrl {} key[1]~clkctrl {} ff_asyncrst_sign1bit:reg04|Q {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.030ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { key[1] key[1]~clk_delay_ctrl key[1]~clkctrl ff_asyncrst_sign8bit:reg01|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.605 ns" { key[1] {} key[1]~combout {} key[1]~clk_delay_ctrl {} key[1]~clkctrl {} ff_asyncrst_sign8bit:reg01|Q[0] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.030ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "ff_asyncrst_sign8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/ff_asyncrst_sign8bit.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ff_asyncrst_sign1bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/ff_asyncrst_sign1bit.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { ff_asyncrst_sign8bit:reg01|Q[0] full_adder_8bit:adder|carry[1]~0 full_adder_8bit:adder|carry[2]~1 full_adder_8bit:adder|carry[3]~2 full_adder_8bit:adder|carry[4]~3 full_adder_8bit:adder|carry[5]~4 full_adder_8bit:adder|carry[6]~5 full_adder_8bit:adder|carry[7]~6 full_adder_8bit:adder|c_o~0 ff_asyncrst_sign1bit:reg04|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { ff_asyncrst_sign8bit:reg01|Q[0] {} full_adder_8bit:adder|carry[1]~0 {} full_adder_8bit:adder|carry[2]~1 {} full_adder_8bit:adder|carry[3]~2 {} full_adder_8bit:adder|carry[4]~3 {} full_adder_8bit:adder|carry[5]~4 {} full_adder_8bit:adder|carry[6]~5 {} full_adder_8bit:adder|carry[7]~6 {} full_adder_8bit:adder|c_o~0 {} ff_asyncrst_sign1bit:reg04|Q {} } { 0.000ns 0.305ns 0.260ns 0.259ns 0.307ns 0.257ns 0.262ns 0.260ns 0.264ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { key[1] key[1]~clk_delay_ctrl key[1]~clkctrl ff_asyncrst_sign1bit:reg04|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.605 ns" { key[1] {} key[1]~combout {} key[1]~clk_delay_ctrl {} key[1]~clkctrl {} ff_asyncrst_sign1bit:reg04|Q {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.030ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { key[1] key[1]~clk_delay_ctrl key[1]~clkctrl ff_asyncrst_sign8bit:reg01|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.605 ns" { key[1] {} key[1]~combout {} key[1]~clk_delay_ctrl {} key[1]~clkctrl {} ff_asyncrst_sign8bit:reg01|Q[0] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.030ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ff_asyncrst_sign1bit:reg04\|Q sw\[16\] key\[1\] 6.782 ns register " "Info: tsu for register \"ff_asyncrst_sign1bit:reg04\|Q\" (data pin = \"sw\[16\]\", clock pin = \"key\[1\]\") is 6.782 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.423 ns + Longest pin register " "Info: + Longest pin to register delay is 9.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns sw\[16\] 1 PIN PIN_V1 15 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 15; PIN Node = 'sw\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[16] } "NODE_NAME" } } { "Add_sub.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/Add_sub.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.175 ns) + CELL(0.393 ns) 6.420 ns full_adder_8bit:adder\|carry\[1\]~0 2 COMB LCCOMB_X4_Y15_N26 2 " "Info: 2: + IC(5.175 ns) + CELL(0.393 ns) = 6.420 ns; Loc. = LCCOMB_X4_Y15_N26; Fanout = 2; COMB Node = 'full_adder_8bit:adder\|carry\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.568 ns" { sw[16] full_adder_8bit:adder|carry[1]~0 } "NODE_NAME" } } { "full_adder_8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/full_adder_8bit.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 6.830 ns full_adder_8bit:adder\|carry\[2\]~1 3 COMB LCCOMB_X4_Y15_N28 2 " "Info: 3: + IC(0.260 ns) + CELL(0.150 ns) = 6.830 ns; Loc. = LCCOMB_X4_Y15_N28; Fanout = 2; COMB Node = 'full_adder_8bit:adder\|carry\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { full_adder_8bit:adder|carry[1]~0 full_adder_8bit:adder|carry[2]~1 } "NODE_NAME" } } { "full_adder_8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/full_adder_8bit.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 7.239 ns full_adder_8bit:adder\|carry\[3\]~2 4 COMB LCCOMB_X4_Y15_N0 2 " "Info: 4: + IC(0.259 ns) + CELL(0.150 ns) = 7.239 ns; Loc. = LCCOMB_X4_Y15_N0; Fanout = 2; COMB Node = 'full_adder_8bit:adder\|carry\[3\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { full_adder_8bit:adder|carry[2]~1 full_adder_8bit:adder|carry[3]~2 } "NODE_NAME" } } { "full_adder_8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/full_adder_8bit.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.150 ns) 7.696 ns full_adder_8bit:adder\|carry\[4\]~3 5 COMB LCCOMB_X4_Y15_N30 2 " "Info: 5: + IC(0.307 ns) + CELL(0.150 ns) = 7.696 ns; Loc. = LCCOMB_X4_Y15_N30; Fanout = 2; COMB Node = 'full_adder_8bit:adder\|carry\[4\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.457 ns" { full_adder_8bit:adder|carry[3]~2 full_adder_8bit:adder|carry[4]~3 } "NODE_NAME" } } { "full_adder_8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/full_adder_8bit.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 8.103 ns full_adder_8bit:adder\|carry\[5\]~4 6 COMB LCCOMB_X4_Y15_N12 2 " "Info: 6: + IC(0.257 ns) + CELL(0.150 ns) = 8.103 ns; Loc. = LCCOMB_X4_Y15_N12; Fanout = 2; COMB Node = 'full_adder_8bit:adder\|carry\[5\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { full_adder_8bit:adder|carry[4]~3 full_adder_8bit:adder|carry[5]~4 } "NODE_NAME" } } { "full_adder_8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/full_adder_8bit.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 8.515 ns full_adder_8bit:adder\|carry\[6\]~5 7 COMB LCCOMB_X4_Y15_N6 2 " "Info: 7: + IC(0.262 ns) + CELL(0.150 ns) = 8.515 ns; Loc. = LCCOMB_X4_Y15_N6; Fanout = 2; COMB Node = 'full_adder_8bit:adder\|carry\[6\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { full_adder_8bit:adder|carry[5]~4 full_adder_8bit:adder|carry[6]~5 } "NODE_NAME" } } { "full_adder_8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/full_adder_8bit.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 8.925 ns full_adder_8bit:adder\|carry\[7\]~6 8 COMB LCCOMB_X4_Y15_N10 2 " "Info: 8: + IC(0.260 ns) + CELL(0.150 ns) = 8.925 ns; Loc. = LCCOMB_X4_Y15_N10; Fanout = 2; COMB Node = 'full_adder_8bit:adder\|carry\[7\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { full_adder_8bit:adder|carry[6]~5 full_adder_8bit:adder|carry[7]~6 } "NODE_NAME" } } { "full_adder_8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/full_adder_8bit.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 9.339 ns full_adder_8bit:adder\|c_o~0 9 COMB LCCOMB_X4_Y15_N20 1 " "Info: 9: + IC(0.264 ns) + CELL(0.150 ns) = 9.339 ns; Loc. = LCCOMB_X4_Y15_N20; Fanout = 1; COMB Node = 'full_adder_8bit:adder\|c_o~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { full_adder_8bit:adder|carry[7]~6 full_adder_8bit:adder|c_o~0 } "NODE_NAME" } } { "full_adder_8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/full_adder_8bit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.423 ns ff_asyncrst_sign1bit:reg04\|Q 10 REG LCFF_X4_Y15_N21 1 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 9.423 ns; Loc. = LCFF_X4_Y15_N21; Fanout = 1; REG Node = 'ff_asyncrst_sign1bit:reg04\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { full_adder_8bit:adder|c_o~0 ff_asyncrst_sign1bit:reg04|Q } "NODE_NAME" } } { "ff_asyncrst_sign1bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/ff_asyncrst_sign1bit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.379 ns ( 25.25 % ) " "Info: Total cell delay = 2.379 ns ( 25.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.044 ns ( 74.75 % ) " "Info: Total interconnect delay = 7.044 ns ( 74.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.423 ns" { sw[16] full_adder_8bit:adder|carry[1]~0 full_adder_8bit:adder|carry[2]~1 full_adder_8bit:adder|carry[3]~2 full_adder_8bit:adder|carry[4]~3 full_adder_8bit:adder|carry[5]~4 full_adder_8bit:adder|carry[6]~5 full_adder_8bit:adder|carry[7]~6 full_adder_8bit:adder|c_o~0 ff_asyncrst_sign1bit:reg04|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.423 ns" { sw[16] {} sw[16]~combout {} full_adder_8bit:adder|carry[1]~0 {} full_adder_8bit:adder|carry[2]~1 {} full_adder_8bit:adder|carry[3]~2 {} full_adder_8bit:adder|carry[4]~3 {} full_adder_8bit:adder|carry[5]~4 {} full_adder_8bit:adder|carry[6]~5 {} full_adder_8bit:adder|carry[7]~6 {} full_adder_8bit:adder|c_o~0 {} ff_asyncrst_sign1bit:reg04|Q {} } { 0.000ns 0.000ns 5.175ns 0.260ns 0.259ns 0.307ns 0.257ns 0.262ns 0.260ns 0.264ns 0.000ns } { 0.000ns 0.852ns 0.393ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ff_asyncrst_sign1bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/ff_asyncrst_sign1bit.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] destination 2.605 ns - Shortest register " "Info: - Shortest clock path from clock \"key\[1\]\" to destination register is 2.605 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns key\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'key\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "Add_sub.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/Add_sub.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns key\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'key\[1\]~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { key[1] key[1]~clk_delay_ctrl } "NODE_NAME" } } { "Add_sub.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/Add_sub.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns key\[1\]~clkctrl 3 COMB CLKCTRL_G4 25 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 25; COMB Node = 'key\[1\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { key[1]~clk_delay_ctrl key[1]~clkctrl } "NODE_NAME" } } { "Add_sub.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/Add_sub.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.605 ns ff_asyncrst_sign1bit:reg04\|Q 4 REG LCFF_X4_Y15_N21 1 " "Info: 4: + IC(1.030 ns) + CELL(0.537 ns) = 2.605 ns; Loc. = LCFF_X4_Y15_N21; Fanout = 1; REG Node = 'ff_asyncrst_sign1bit:reg04\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { key[1]~clkctrl ff_asyncrst_sign1bit:reg04|Q } "NODE_NAME" } } { "ff_asyncrst_sign1bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/ff_asyncrst_sign1bit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.89 % ) " "Info: Total cell delay = 1.534 ns ( 58.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.071 ns ( 41.11 % ) " "Info: Total interconnect delay = 1.071 ns ( 41.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { key[1] key[1]~clk_delay_ctrl key[1]~clkctrl ff_asyncrst_sign1bit:reg04|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.605 ns" { key[1] {} key[1]~combout {} key[1]~clk_delay_ctrl {} key[1]~clkctrl {} ff_asyncrst_sign1bit:reg04|Q {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.030ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.423 ns" { sw[16] full_adder_8bit:adder|carry[1]~0 full_adder_8bit:adder|carry[2]~1 full_adder_8bit:adder|carry[3]~2 full_adder_8bit:adder|carry[4]~3 full_adder_8bit:adder|carry[5]~4 full_adder_8bit:adder|carry[6]~5 full_adder_8bit:adder|carry[7]~6 full_adder_8bit:adder|c_o~0 ff_asyncrst_sign1bit:reg04|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.423 ns" { sw[16] {} sw[16]~combout {} full_adder_8bit:adder|carry[1]~0 {} full_adder_8bit:adder|carry[2]~1 {} full_adder_8bit:adder|carry[3]~2 {} full_adder_8bit:adder|carry[4]~3 {} full_adder_8bit:adder|carry[5]~4 {} full_adder_8bit:adder|carry[6]~5 {} full_adder_8bit:adder|carry[7]~6 {} full_adder_8bit:adder|c_o~0 {} ff_asyncrst_sign1bit:reg04|Q {} } { 0.000ns 0.000ns 5.175ns 0.260ns 0.259ns 0.307ns 0.257ns 0.262ns 0.260ns 0.264ns 0.000ns } { 0.000ns 0.852ns 0.393ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { key[1] key[1]~clk_delay_ctrl key[1]~clkctrl ff_asyncrst_sign1bit:reg04|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.605 ns" { key[1] {} key[1]~combout {} key[1]~clk_delay_ctrl {} key[1]~clkctrl {} ff_asyncrst_sign1bit:reg04|Q {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.030ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "key\[1\] hex1\[0\] ff_asyncrst_sign8bit:reg03\|Q\[4\] 12.429 ns register " "Info: tco from clock \"key\[1\]\" to destination pin \"hex1\[0\]\" through register \"ff_asyncrst_sign8bit:reg03\|Q\[4\]\" is 12.429 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] source 2.605 ns + Longest register " "Info: + Longest clock path from clock \"key\[1\]\" to source register is 2.605 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns key\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'key\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "Add_sub.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/Add_sub.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns key\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'key\[1\]~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { key[1] key[1]~clk_delay_ctrl } "NODE_NAME" } } { "Add_sub.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/Add_sub.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns key\[1\]~clkctrl 3 COMB CLKCTRL_G4 25 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 25; COMB Node = 'key\[1\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { key[1]~clk_delay_ctrl key[1]~clkctrl } "NODE_NAME" } } { "Add_sub.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/Add_sub.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.605 ns ff_asyncrst_sign8bit:reg03\|Q\[4\] 4 REG LCFF_X4_Y15_N5 8 " "Info: 4: + IC(1.030 ns) + CELL(0.537 ns) = 2.605 ns; Loc. = LCFF_X4_Y15_N5; Fanout = 8; REG Node = 'ff_asyncrst_sign8bit:reg03\|Q\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { key[1]~clkctrl ff_asyncrst_sign8bit:reg03|Q[4] } "NODE_NAME" } } { "ff_asyncrst_sign8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/ff_asyncrst_sign8bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.89 % ) " "Info: Total cell delay = 1.534 ns ( 58.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.071 ns ( 41.11 % ) " "Info: Total interconnect delay = 1.071 ns ( 41.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { key[1] key[1]~clk_delay_ctrl key[1]~clkctrl ff_asyncrst_sign8bit:reg03|Q[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.605 ns" { key[1] {} key[1]~combout {} key[1]~clk_delay_ctrl {} key[1]~clkctrl {} ff_asyncrst_sign8bit:reg03|Q[4] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.030ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "ff_asyncrst_sign8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/ff_asyncrst_sign8bit.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.574 ns + Longest register pin " "Info: + Longest register to pin delay is 9.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ff_asyncrst_sign8bit:reg03\|Q\[4\] 1 REG LCFF_X4_Y15_N5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y15_N5; Fanout = 8; REG Node = 'ff_asyncrst_sign8bit:reg03\|Q\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ff_asyncrst_sign8bit:reg03|Q[4] } "NODE_NAME" } } { "ff_asyncrst_sign8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/ff_asyncrst_sign8bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.614 ns) + CELL(0.438 ns) 6.052 ns decoder_7seg:disp1\|hex\[0\] 2 COMB LCCOMB_X64_Y4_N12 1 " "Info: 2: + IC(5.614 ns) + CELL(0.438 ns) = 6.052 ns; Loc. = LCCOMB_X64_Y4_N12; Fanout = 1; COMB Node = 'decoder_7seg:disp1\|hex\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.052 ns" { ff_asyncrst_sign8bit:reg03|Q[4] decoder_7seg:disp1|hex[0] } "NODE_NAME" } } { "decoder_7seg.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/decoder_7seg.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(2.789 ns) 9.574 ns hex1\[0\] 3 PIN PIN_V20 0 " "Info: 3: + IC(0.733 ns) + CELL(2.789 ns) = 9.574 ns; Loc. = PIN_V20; Fanout = 0; PIN Node = 'hex1\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.522 ns" { decoder_7seg:disp1|hex[0] hex1[0] } "NODE_NAME" } } { "Add_sub.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/Add_sub.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.227 ns ( 33.71 % ) " "Info: Total cell delay = 3.227 ns ( 33.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.347 ns ( 66.29 % ) " "Info: Total interconnect delay = 6.347 ns ( 66.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.574 ns" { ff_asyncrst_sign8bit:reg03|Q[4] decoder_7seg:disp1|hex[0] hex1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.574 ns" { ff_asyncrst_sign8bit:reg03|Q[4] {} decoder_7seg:disp1|hex[0] {} hex1[0] {} } { 0.000ns 5.614ns 0.733ns } { 0.000ns 0.438ns 2.789ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { key[1] key[1]~clk_delay_ctrl key[1]~clkctrl ff_asyncrst_sign8bit:reg03|Q[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.605 ns" { key[1] {} key[1]~combout {} key[1]~clk_delay_ctrl {} key[1]~clkctrl {} ff_asyncrst_sign8bit:reg03|Q[4] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.030ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.574 ns" { ff_asyncrst_sign8bit:reg03|Q[4] decoder_7seg:disp1|hex[0] hex1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.574 ns" { ff_asyncrst_sign8bit:reg03|Q[4] {} decoder_7seg:disp1|hex[0] {} hex1[0] {} } { 0.000ns 5.614ns 0.733ns } { 0.000ns 0.438ns 2.789ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ff_asyncrst_sign8bit:reg01\|Q\[4\] sw\[12\] key\[1\] 1.150 ns register " "Info: th for register \"ff_asyncrst_sign8bit:reg01\|Q\[4\]\" (data pin = \"sw\[12\]\", clock pin = \"key\[1\]\") is 1.150 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] destination 2.605 ns + Longest register " "Info: + Longest clock path from clock \"key\[1\]\" to destination register is 2.605 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns key\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'key\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "Add_sub.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/Add_sub.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns key\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'key\[1\]~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { key[1] key[1]~clk_delay_ctrl } "NODE_NAME" } } { "Add_sub.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/Add_sub.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns key\[1\]~clkctrl 3 COMB CLKCTRL_G4 25 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 25; COMB Node = 'key\[1\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { key[1]~clk_delay_ctrl key[1]~clkctrl } "NODE_NAME" } } { "Add_sub.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/Add_sub.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.605 ns ff_asyncrst_sign8bit:reg01\|Q\[4\] 4 REG LCFF_X1_Y18_N11 9 " "Info: 4: + IC(1.030 ns) + CELL(0.537 ns) = 2.605 ns; Loc. = LCFF_X1_Y18_N11; Fanout = 9; REG Node = 'ff_asyncrst_sign8bit:reg01\|Q\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { key[1]~clkctrl ff_asyncrst_sign8bit:reg01|Q[4] } "NODE_NAME" } } { "ff_asyncrst_sign8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/ff_asyncrst_sign8bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.89 % ) " "Info: Total cell delay = 1.534 ns ( 58.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.071 ns ( 41.11 % ) " "Info: Total interconnect delay = 1.071 ns ( 41.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { key[1] key[1]~clk_delay_ctrl key[1]~clkctrl ff_asyncrst_sign8bit:reg01|Q[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.605 ns" { key[1] {} key[1]~combout {} key[1]~clk_delay_ctrl {} key[1]~clkctrl {} ff_asyncrst_sign8bit:reg01|Q[4] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.030ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ff_asyncrst_sign8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/ff_asyncrst_sign8bit.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.721 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sw\[12\] 1 PIN PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; PIN Node = 'sw\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[12] } "NODE_NAME" } } { "Add_sub.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/Add_sub.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.366 ns) 1.721 ns ff_asyncrst_sign8bit:reg01\|Q\[4\] 2 REG LCFF_X1_Y18_N11 9 " "Info: 2: + IC(0.356 ns) + CELL(0.366 ns) = 1.721 ns; Loc. = LCFF_X1_Y18_N11; Fanout = 9; REG Node = 'ff_asyncrst_sign8bit:reg01\|Q\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.722 ns" { sw[12] ff_asyncrst_sign8bit:reg01|Q[4] } "NODE_NAME" } } { "ff_asyncrst_sign8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/ff_asyncrst_sign8bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 79.31 % ) " "Info: Total cell delay = 1.365 ns ( 79.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.356 ns ( 20.69 % ) " "Info: Total interconnect delay = 0.356 ns ( 20.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.721 ns" { sw[12] ff_asyncrst_sign8bit:reg01|Q[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.721 ns" { sw[12] {} sw[12]~combout {} ff_asyncrst_sign8bit:reg01|Q[4] {} } { 0.000ns 0.000ns 0.356ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { key[1] key[1]~clk_delay_ctrl key[1]~clkctrl ff_asyncrst_sign8bit:reg01|Q[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.605 ns" { key[1] {} key[1]~combout {} key[1]~clk_delay_ctrl {} key[1]~clkctrl {} ff_asyncrst_sign8bit:reg01|Q[4] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.030ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.721 ns" { sw[12] ff_asyncrst_sign8bit:reg01|Q[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.721 ns" { sw[12] {} sw[12]~combout {} ff_asyncrst_sign8bit:reg01|Q[4] {} } { 0.000ns 0.000ns 0.356ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 05 10:15:32 2016 " "Info: Processing ended: Tue Apr 05 10:15:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
