// Seed: 3121447714
module module_0 (
    output wand id_0,
    input supply1 id_1,
    output wire id_2,
    output tri1 id_3,
    input wire id_4
);
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    input wand id_2,
    input uwire id_3,
    output uwire id_4,
    input supply0 id_5,
    input tri1 id_6,
    input wor id_7,
    input supply1 id_8,
    output wire id_9
);
  wire  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ;
  xor primCall (
      id_4,
      id_24,
      id_14,
      id_27,
      id_23,
      id_29,
      id_36,
      id_7,
      id_20,
      id_6,
      id_11,
      id_28,
      id_26,
      id_13,
      id_25,
      id_8,
      id_30,
      id_22,
      id_37,
      id_19,
      id_34,
      id_18,
      id_32,
      id_3,
      id_21,
      id_5,
      id_33,
      id_31,
      id_12
  );
  module_0 modCall_1 (
      id_9,
      id_5,
      id_4,
      id_4,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
