#-----------------------------------------------------------
# xsim v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Mon Oct 17 22:33:34 2022
# Process ID: 4703
# Current directory: /local-scratch/localhome/msa325/ensc894/lab3/Optimized_4096/mm.prj/solution2/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/mm/xsim_script.tcl}
# Log file: /local-scratch/localhome/msa325/ensc894/lab3/Optimized_4096/mm.prj/solution2/sim/verilog/xsim.log
# Journal file: /local-scratch/localhome/msa325/ensc894/lab3/Optimized_4096/mm.prj/solution2/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/mm/xsim_script.tcl
# xsim {mm} -autoloadwcfg -tclbatch {mm.tcl}
Vivado Simulator v2020.2.2
Time resolution is 1 ps
source mm.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "109000"
// RTL Simulation : 1 / 1 [100.00%] @ "226384000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 226396890 ps : File "/local-scratch/localhome/msa325/ensc894/lab3/Optimized_4096/mm.prj/solution2/sim/verilog/mm.autotb.v" Line 443
run: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:48 . Memory (MB): peak = 2446.949 ; gain = 0.000 ; free physical = 119875 ; free virtual = 157276
## quit
INFO: [Common 17-206] Exiting xsim at Mon Oct 17 22:35:10 2022...
