0.6
2019.1
May 24 2019
14:51:52
/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/AESL_automem_OUT_r.v,1588004755,systemVerilog,,,,AESL_automem_OUT_r,/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/AESL_automem_a.v,1588004755,systemVerilog,,,,AESL_automem_a,/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/AESL_automem_b.v,1588004755,systemVerilog,,,,AESL_automem_b,/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/sgfilter.autotb.v,1588004755,systemVerilog,,,,apatb_sgfilter_top,/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/sgfilter.v,1588004749,systemVerilog,,,,sgfilter,/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/sgfilter_mac_muladd_16s_11s_7s_26_1_1.v,1588004750,systemVerilog,,,,sgfilter_mac_muladd_16s_11s_7s_26_1_1;sgfilter_mac_muladd_16s_11s_7s_26_1_1_DSP48_0,/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/sgfilter_mac_muladd_16s_23s_32s_32_1_1.v,1588004750,systemVerilog,,,,sgfilter_mac_muladd_16s_23s_32s_32_1_1;sgfilter_mac_muladd_16s_23s_32s_32_1_1_DSP48_2,/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/sgfilter_mac_muladd_16s_23s_4ns_32_1_1.v,1588004750,systemVerilog,,,,sgfilter_mac_muladd_16s_23s_4ns_32_1_1;sgfilter_mac_muladd_16s_23s_4ns_32_1_1_DSP48_4,/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/sgfilter_mac_muladd_16s_26s_7s_32_1_1.v,1588004750,systemVerilog,,,,sgfilter_mac_muladd_16s_26s_7s_32_1_1;sgfilter_mac_muladd_16s_26s_7s_32_1_1_DSP48_5,/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/sgfilter_mac_muladd_16s_8ns_7s_23_1_1.v,1588004750,systemVerilog,,,,sgfilter_mac_muladd_16s_8ns_7s_23_1_1;sgfilter_mac_muladd_16s_8ns_7s_23_1_1_DSP48_1,/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/sgfilter_mac_muladd_16s_8s_20s_23_1_1.v,1588004750,systemVerilog,,,,sgfilter_mac_muladd_16s_8s_20s_23_1_1;sgfilter_mac_muladd_16s_8s_20s_23_1_1_DSP48_3,/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
