<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Freescale&#39;s Kinetis KLx3 Peripheral Drivers: MCG PLL Configuration Structures</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script src="http://www.mathjax.org/mathjax/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Freescale&#39;s Kinetis KLx3 Peripheral Drivers
   &#160;<span id="projectnumber">EAR1.0</span>
   </div>
   <div id="projectbrief">Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>	
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">MCG PLL Configuration Structures<div class="ingroups"><a class="el" href="group__mcg__drv.html">MCG Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac09267f958563742b63021384207c393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mcg__pllconfig.html#gac09267f958563742b63021384207c393">PLL_MODULE_CONFIG_PEE_96MHZ_OSC_8MHZ</a></td></tr>
<tr class="memdesc:gac09267f958563742b63021384207c393"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL engage external with very high frequency range, high gain. External divider set to 4 (8MHz/4 = 2MHz) and resulting input PLL frequency set to 2MHz (considering 8MHz external crystal). Multiplication factor set to 48 (48*2MHZ = 96MHz).  <a href="#gac09267f958563742b63021384207c393"></a><br/></td></tr>
<tr class="separator:gac09267f958563742b63021384207c393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71e9ef19fea3e7490c816c44a44d64b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mcg__pllconfig.html#gac71e9ef19fea3e7490c816c44a44d64b">PLL_MODULE_CONFIG_PEE_72MHZ_OSC_8MHZ</a></td></tr>
<tr class="memdesc:gac71e9ef19fea3e7490c816c44a44d64b"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL engage external with very high frequency range, high gain. External divider set to 4 (8MHz/4 = 2MHz) and resulting input PLL frequency set to 2MHz (considering 8MHz external crystal). Multiplication factor set to 36 (48*2MHZ = 72MHz).  <a href="#gac71e9ef19fea3e7490c816c44a44d64b"></a><br/></td></tr>
<tr class="separator:gac71e9ef19fea3e7490c816c44a44d64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga609a9a90e190b88cc2e4715685bc5d64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mcg__pllconfig.html#ga609a9a90e190b88cc2e4715685bc5d64">PLL_MODULE_CONFIG_PEE_48MHZ_OSC_8MHZ</a></td></tr>
<tr class="memdesc:ga609a9a90e190b88cc2e4715685bc5d64"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL engage external with very high frequency range, high gain. External divider set to 4 (8MHz/4 = 2MHz) and resulting input PLL frequency set to 2MHz (considering 8MHz external crystal). Multiplication factor set to 24 (24*2MHZ = 48MHz).  <a href="#ga609a9a90e190b88cc2e4715685bc5d64"></a><br/></td></tr>
<tr class="separator:ga609a9a90e190b88cc2e4715685bc5d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccd9353acd37a35d3c4d368fd3382fcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mcg__pllconfig.html#gaccd9353acd37a35d3c4d368fd3382fcc">PLL_MODULE_CONFIG_PEE_48MHZ_OSC_8MHZ_LOCEN_LOLEN_IRQ</a></td></tr>
<tr class="memdesc:gaccd9353acd37a35d3c4d368fd3382fcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL engage external with very high frequency range, high gain. External divider set to 4 (8MHz/4 = 2MHz) and resulting input PLL frequency set to 2MHz (considering 8MHz external crystal). Multiplication factor set to 24 (24*2MHZ = 48MHz). Loss of clock and loss of lock interrupt enabled.  <a href="#gaccd9353acd37a35d3c4d368fd3382fcc"></a><br/></td></tr>
<tr class="separator:gaccd9353acd37a35d3c4d368fd3382fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga912a181a486ff615ddbc934b0562a000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mcg__pllconfig.html#ga912a181a486ff615ddbc934b0562a000">PLL_MODULE_CONFIG_PBE_96MHZ_OSC_8MHZ</a></td></tr>
<tr class="memdesc:ga912a181a486ff615ddbc934b0562a000"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL bypass external. PLL with very high frequency range, high gain. External divider set to 4 (8MHz/4 = 2MHz) and resulting input PLL frequency set to 2MHz (considering 8MHz external crystal). Multiplication factor set to 48 (48*2MHZ = 96MHz). MCGOUTCLK is derived from externall clock, it means 8MHz in this case.  <a href="#ga912a181a486ff615ddbc934b0562a000"></a><br/></td></tr>
<tr class="separator:ga912a181a486ff615ddbc934b0562a000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga049e264f151ef9c0a668f2699643e747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mcg__pllconfig.html#ga049e264f151ef9c0a668f2699643e747">PLL_MODULE_CONFIG_PBE_48MHZ_OSC_8MHZ</a></td></tr>
<tr class="memdesc:ga049e264f151ef9c0a668f2699643e747"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL bypass external. PLL with very high frequency range, high gain. External divider set to 4 (8MHz/4 = 2MHz) and resulting input PLL frequency set to 2MHz (considering 8MHz external crystal). Multiplication factor set to 24 (24*2MHZ = 48MHz). MCGOUTCLK is derived from externall clock, it means 8MHz in this case.  <a href="#ga049e264f151ef9c0a668f2699643e747"></a><br/></td></tr>
<tr class="separator:ga049e264f151ef9c0a668f2699643e747"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>This section specifies default configuration structures. Note that application specific configuration structure shall be created by the user and stored in the appconfig.h file. The easiest way to create user specific configuration structure is to copy default structure into appconfig.h file, rename it and update peripheral behavior by updating SET() and CLR() macros on each register field. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga049e264f151ef9c0a668f2699643e747"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_MODULE_CONFIG_PBE_48MHZ_OSC_8MHZ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL bypass external. PLL with very high frequency range, high gain. External divider set to 4 (8MHz/4 = 2MHz) and resulting input PLL frequency set to 2MHz (considering 8MHz external crystal). Multiplication factor set to 24 (24*2MHZ = 48MHz). MCGOUTCLK is derived from externall clock, it means 8MHz in this case. </p>
<dl class="section note"><dt>Note</dt><dd>Please, follow the MCG mode moving restrictions provided in RM - MCG mode state diagram. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>Please, follow the harware restriction related to RANGE and HGO in order to initialyye PLL and external reference properly. Especially feedback resitor and crystal frequency range. </dd></dl>

</div>
</div>
<a class="anchor" id="ga912a181a486ff615ddbc934b0562a000"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_MODULE_CONFIG_PBE_96MHZ_OSC_8MHZ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL bypass external. PLL with very high frequency range, high gain. External divider set to 4 (8MHz/4 = 2MHz) and resulting input PLL frequency set to 2MHz (considering 8MHz external crystal). Multiplication factor set to 48 (48*2MHZ = 96MHz). MCGOUTCLK is derived from externall clock, it means 8MHz in this case. </p>
<dl class="section note"><dt>Note</dt><dd>Please, follow the MCG mode moving restrictions provided in RM - MCG mode state diagram. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>Please, follow the harware restriction related to RANGE and HGO in order to initialyye PLL and external reference properly. Especially feedback resitor and crystal frequency range. </dd></dl>

</div>
</div>
<a class="anchor" id="ga609a9a90e190b88cc2e4715685bc5d64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_MODULE_CONFIG_PEE_48MHZ_OSC_8MHZ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL engage external with very high frequency range, high gain. External divider set to 4 (8MHz/4 = 2MHz) and resulting input PLL frequency set to 2MHz (considering 8MHz external crystal). Multiplication factor set to 24 (24*2MHZ = 48MHz). </p>
<dl class="section note"><dt>Note</dt><dd>Please, follow the MCG mode moving restrictions provided in RM - MCG mode state diagram. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>Please, follow the hardware restriction related to RANGE and HGO in order to initialyze PLL and external reference properly. Especially feedback resitor and crystal frequency range. </dd></dl>

</div>
</div>
<a class="anchor" id="gaccd9353acd37a35d3c4d368fd3382fcc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_MODULE_CONFIG_PEE_48MHZ_OSC_8MHZ_LOCEN_LOLEN_IRQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL engage external with very high frequency range, high gain. External divider set to 4 (8MHz/4 = 2MHz) and resulting input PLL frequency set to 2MHz (considering 8MHz external crystal). Multiplication factor set to 24 (24*2MHZ = 48MHz). Loss of clock and loss of lock interrupt enabled. </p>
<dl class="section note"><dt>Note</dt><dd>Please, follow the MCG mode moving restrictions provided in RM - MCG mode state diagram. </dd>
<dd>
Please, instal interrupt using MCG_InstallCallback function prior to PLL_Init with this macro initialization. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>Please, follow the harware restriction related to RANGE and HGO in order to initialyye PLL and external reference properly. Especially feedback resitor and crystal frequency range. </dd></dl>

</div>
</div>
<a class="anchor" id="gac71e9ef19fea3e7490c816c44a44d64b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_MODULE_CONFIG_PEE_72MHZ_OSC_8MHZ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL engage external with very high frequency range, high gain. External divider set to 4 (8MHz/4 = 2MHz) and resulting input PLL frequency set to 2MHz (considering 8MHz external crystal). Multiplication factor set to 36 (48*2MHZ = 72MHz). </p>
<dl class="section note"><dt>Note</dt><dd>Please, follow the MCG mode moving restrictions provided in RM - MCG mode state diagram. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>Please, follow the hardware restriction related to RANGE and HGO in order to initialyze PLL and external reference properly. Especially feedback resitor and crystal frequency range. </dd></dl>

</div>
</div>
<a class="anchor" id="gac09267f958563742b63021384207c393"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_MODULE_CONFIG_PEE_96MHZ_OSC_8MHZ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL engage external with very high frequency range, high gain. External divider set to 4 (8MHz/4 = 2MHz) and resulting input PLL frequency set to 2MHz (considering 8MHz external crystal). Multiplication factor set to 48 (48*2MHZ = 96MHz). </p>
<dl class="section note"><dt>Note</dt><dd>Please, follow the MCG mode moving restrictions provided in RM - MCG mode state diagram. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>Please, follow the hardware restriction related to RANGE and HGO in order to initialyze PLL and external reference properly. Especially feedback resitor and crystal frequency range. </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu May 15 2014 11:23:43 for Freescale's Kinetis KLx3 Peripheral Drivers by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.3
</small></address>
</body>
</html>
