

================================================================
== Vitis HLS Report for 'node2'
================================================================
* Date:           Tue Oct  1 18:26:01 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k7mmseq_unbalanced
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.697 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   524301|   524301|  1.746 ms|  1.746 ms|  524301|  524301|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop5_loop6_loop7  |   524299|   524299|        16|          4|          1|  131072|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      362|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      386|      416|    -|
|Memory               |        4|     -|        0|        0|    1|
|Multiplexer          |        -|     -|        -|      198|    -|
|Register             |        -|     -|      664|      160|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|     3|     1050|     1136|    1|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U30   |fadd_32ns_32ns_32_5_no_dsp_1   |        0|   0|  243|  338|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U31  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                              |                               |        0|   3|  386|  416|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v25_U  |node2_v25_RAM_AUTO_1R1W   |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |v26_U  |node7_v105_RAM_AUTO_1R1W  |        0|  0|   0|    1|  4096|   32|     1|       131072|
    +-------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                          |        4|  0|   0|    1|  6144|   64|     2|       196608|
    +-------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln76_1_fu_210_p2               |         +|   0|  0|  25|          18|           1|
    |add_ln76_fu_376_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln77_1_fu_280_p2               |         +|   0|  0|  20|          13|           1|
    |add_ln77_fu_260_p2                 |         +|   0|  0|  13|           6|           1|
    |add_ln78_fu_352_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln83_fu_422_p2                 |         +|   0|  0|  19|          12|          12|
    |add_ln86_fu_335_p2                 |         +|   0|  0|  18|          11|          11|
    |empty_12_fu_409_p2                 |         +|   0|  0|  18|          11|          11|
    |and_ln76_fu_254_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state16_pp0_stage3_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_condition_272                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_293                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_557                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_568                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_572                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op93_read_state3      |       and|   0|  0|   2|           1|           1|
    |cmp9_fu_322_p2                     |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln76_fu_204_p2                |      icmp|   0|  0|  26|          18|          19|
    |icmp_ln77_fu_222_p2                |      icmp|   0|  0|  20|          13|          12|
    |icmp_ln78_1_fu_358_p2              |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln78_fu_248_p2                |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln87_fu_433_p2                |      icmp|   0|  0|  14|           7|           1|
    |icmp_ln94_fu_346_p2                |      icmp|   0|  0|  13|           6|           2|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |or_ln76_fu_236_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln77_1_fu_304_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln77_fu_266_p2                  |        or|   0|  0|   2|           1|           1|
    |grp_fu_165_p0                      |    select|   0|  0|  32|           1|           1|
    |select_ln76_1_fu_382_p3            |    select|   0|  0|   7|           1|           7|
    |select_ln76_fu_228_p3              |    select|   0|  0|   6|           1|           1|
    |select_ln77_1_fu_272_p3            |    select|   0|  0|   6|           1|           6|
    |select_ln77_2_fu_286_p3            |    select|   0|  0|  13|           1|           1|
    |select_ln77_fu_308_p3              |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln76_fu_242_p2                 |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 362|         172|         126|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  26|          5|    1|          5|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten14_load  |   9|          2|   18|         36|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   13|         26|
    |ap_sig_allocacmp_p_load                 |  14|          3|   32|         96|
    |ap_sig_allocacmp_v27_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_v28_load               |   9|          2|    6|         12|
    |ap_sig_allocacmp_v29_load               |   9|          2|    7|         14|
    |empty_fu_94                             |   9|          2|   32|         64|
    |indvar_flatten14_fu_90                  |   9|          2|   18|         36|
    |indvar_flatten_fu_82                    |   9|          2|   13|         26|
    |v125_blk_n                              |   9|          2|    1|          2|
    |v126_blk_n                              |   9|          2|    1|          2|
    |v25_address0                            |  14|          3|   11|         33|
    |v27_fu_86                               |   9|          2|    7|         14|
    |v28_fu_78                               |   9|          2|    6|         12|
    |v29_fu_74                               |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 198|         43|  183|        412|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |and_ln76_reg_532                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |cmp9_reg_559                      |   1|   0|    1|          0|
    |empty_fu_94                       |  32|   0|   32|          0|
    |icmp_ln76_reg_517                 |   1|   0|    1|          0|
    |icmp_ln77_reg_526                 |   1|   0|    1|          0|
    |icmp_ln78_1_reg_572               |   1|   0|    1|          0|
    |icmp_ln87_reg_596                 |   1|   0|    1|          0|
    |icmp_ln87_reg_596_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln94_reg_568                 |   1|   0|    1|          0|
    |indvar_flatten14_fu_90            |  18|   0|   18|          0|
    |indvar_flatten_fu_82              |  13|   0|   13|          0|
    |or_ln77_reg_537                   |   1|   0|    1|          0|
    |select_ln77_1_cast_reg_554        |   6|   0|   11|          5|
    |select_ln77_1_reg_541             |   6|   0|    6|          0|
    |select_ln77_reg_548               |   7|   0|    7|          0|
    |v121_load_reg_591                 |  32|   0|   32|          0|
    |v126_read_reg_586                 |  32|   0|   32|          0|
    |v25_addr_reg_576                  |  11|   0|   11|          0|
    |v25_load_reg_606                  |  32|   0|   32|          0|
    |v26_addr_reg_581                  |  12|   0|   12|          0|
    |v27_fu_86                         |   7|   0|    7|          0|
    |v28_fu_78                         |   6|   0|    6|          0|
    |v29_fu_74                         |   7|   0|    7|          0|
    |v29_load_reg_521                  |   7|   0|    7|          0|
    |v31_reg_601                       |  32|   0|   32|          0|
    |v34_reg_616                       |  32|   0|   32|          0|
    |v35_reg_626                       |  32|   0|   32|          0|
    |icmp_ln76_reg_517                 |  64|  32|    1|          0|
    |icmp_ln78_1_reg_572               |  64|  32|    1|          0|
    |icmp_ln94_reg_568                 |  64|  32|    1|          0|
    |or_ln77_reg_537                   |  64|  32|    1|          0|
    |v25_addr_reg_576                  |  64|  32|   11|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 664| 160|  364|          5|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|         node2|  return value|
|v125_din             |  out|   32|     ap_fifo|          v125|       pointer|
|v125_num_data_valid  |   in|   12|     ap_fifo|          v125|       pointer|
|v125_fifo_cap        |   in|   12|     ap_fifo|          v125|       pointer|
|v125_full_n          |   in|    1|     ap_fifo|          v125|       pointer|
|v125_write           |  out|    1|     ap_fifo|          v125|       pointer|
|v126_dout            |   in|   32|     ap_fifo|          v126|       pointer|
|v126_num_data_valid  |   in|   13|     ap_fifo|          v126|       pointer|
|v126_fifo_cap        |   in|   13|     ap_fifo|          v126|       pointer|
|v126_empty_n         |   in|    1|     ap_fifo|          v126|       pointer|
|v126_read            |  out|    1|     ap_fifo|          v126|       pointer|
|v121_address0        |  out|   11|   ap_memory|          v121|         array|
|v121_ce0             |  out|    1|   ap_memory|          v121|         array|
|v121_q0              |   in|   32|   ap_memory|          v121|         array|
+---------------------+-----+-----+------------+--------------+--------------+

