Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Wed Aug 20 20:48:17 2025
| Host             : DESKTOP-224J6KP running 64-bit major release  (build 9200)
| Command          : report_power -file UART_power_routed.rpt -pb UART_power_summary_routed.pb -rpx UART_power_routed.rpx
| Design           : UART
| Device           : xc7a200tffg1156-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.135        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.004        |
| Device Static (W)        | 0.131        |
| Effective TJA (C/W)      | 1.5          |
| Max Ambient (C)          | 99.8         |
| Junction Temperature (C) | 25.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.001 |        3 |       --- |             --- |
| Slice Logic    |    <0.001 |      290 |       --- |             --- |
|   LUT as Logic |    <0.001 |      136 |    133800 |            0.10 |
|   Register     |    <0.001 |      120 |    267600 |            0.04 |
|   Others       |     0.000 |       13 |       --- |             --- |
| Signals        |    <0.001 |      241 |       --- |             --- |
| Block RAM      |    <0.001 |        1 |       365 |            0.27 |
| I/O            |     0.001 |       32 |       500 |            6.40 |
| Static Power   |     0.131 |          |           |                 |
| Total          |     0.135 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.033 |       0.003 |      0.030 |
| Vccaux    |       1.800 |     0.031 |       0.000 |      0.030 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.006 |       0.001 |      0.005 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------+-----------+
| Name                                                   | Power (W) |
+--------------------------------------------------------+-----------+
| UART                                                   |     0.004 |
|   baud_rate                                            |    <0.001 |
|   rx_UART                                              |    <0.001 |
|   rx_fifo                                              |    <0.001 |
|     U0                                                 |    <0.001 |
|       inst_fifo_gen                                    |    <0.001 |
|         gconvfifo.rf                                   |    <0.001 |
|           grf.rf                                       |    <0.001 |
|             gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|               grss.rsts                                |    <0.001 |
|               rpntr                                    |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|               gwss.wsts                                |    <0.001 |
|               wpntr                                    |    <0.001 |
|             gntv_or_sync_fifo.mem                      |    <0.001 |
|               gbm.gbmg.gbmga.ngecc.bmg                 |    <0.001 |
|                 inst_blk_mem_gen                       |    <0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|                     valid.cstr                         |    <0.001 |
|                       ramloop[0].ram.r                 |    <0.001 |
|                         prim_noinit.ram                |    <0.001 |
|   tx_UART                                              |    <0.001 |
|   tx_fifo                                              |    <0.001 |
|     U0                                                 |    <0.001 |
|       inst_fifo_gen                                    |    <0.001 |
|         gconvfifo.rf                                   |    <0.001 |
|           grf.rf                                       |    <0.001 |
|             gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|               grss.rsts                                |    <0.001 |
|               rpntr                                    |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|               gwss.wsts                                |    <0.001 |
|               wpntr                                    |    <0.001 |
|             gntv_or_sync_fifo.mem                      |    <0.001 |
|               gbm.gbmg.gbmga.ngecc.bmg                 |    <0.001 |
|                 inst_blk_mem_gen                       |    <0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|                     valid.cstr                         |    <0.001 |
|                       ramloop[0].ram.r                 |    <0.001 |
|                         prim_noinit.ram                |    <0.001 |
+--------------------------------------------------------+-----------+


