#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000017a2a9701d0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000017a2a9e4350_0 .net "PC", 31 0, v0000017a2a9aa540_0;  1 drivers
v0000017a2a9e5110_0 .var "clk", 0 0;
v0000017a2a9e4030_0 .net "clkout", 0 0, L_0000017a2a9e1600;  1 drivers
v0000017a2a9e48f0_0 .net "cycles_consumed", 31 0, v0000017a2a9e54d0_0;  1 drivers
v0000017a2a9e4d50_0 .var "rst", 0 0;
S_0000017a2a9704f0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000017a2a9701d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000017a2a98e8d0 .param/l "RType" 0 4 2, C4<000000>;
P_0000017a2a98e908 .param/l "add" 0 4 5, C4<100000>;
P_0000017a2a98e940 .param/l "addi" 0 4 8, C4<001000>;
P_0000017a2a98e978 .param/l "addu" 0 4 5, C4<100001>;
P_0000017a2a98e9b0 .param/l "and_" 0 4 5, C4<100100>;
P_0000017a2a98e9e8 .param/l "andi" 0 4 8, C4<001100>;
P_0000017a2a98ea20 .param/l "beq" 0 4 10, C4<000100>;
P_0000017a2a98ea58 .param/l "bne" 0 4 10, C4<000101>;
P_0000017a2a98ea90 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000017a2a98eac8 .param/l "j" 0 4 12, C4<000010>;
P_0000017a2a98eb00 .param/l "jal" 0 4 12, C4<000011>;
P_0000017a2a98eb38 .param/l "jr" 0 4 6, C4<001000>;
P_0000017a2a98eb70 .param/l "lw" 0 4 8, C4<100011>;
P_0000017a2a98eba8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000017a2a98ebe0 .param/l "or_" 0 4 5, C4<100101>;
P_0000017a2a98ec18 .param/l "ori" 0 4 8, C4<001101>;
P_0000017a2a98ec50 .param/l "sgt" 0 4 6, C4<101011>;
P_0000017a2a98ec88 .param/l "sll" 0 4 6, C4<000000>;
P_0000017a2a98ecc0 .param/l "slt" 0 4 5, C4<101010>;
P_0000017a2a98ecf8 .param/l "slti" 0 4 8, C4<101010>;
P_0000017a2a98ed30 .param/l "srl" 0 4 6, C4<000010>;
P_0000017a2a98ed68 .param/l "sub" 0 4 5, C4<100010>;
P_0000017a2a98eda0 .param/l "subu" 0 4 5, C4<100011>;
P_0000017a2a98edd8 .param/l "sw" 0 4 8, C4<101011>;
P_0000017a2a98ee10 .param/l "xor_" 0 4 5, C4<100110>;
P_0000017a2a98ee48 .param/l "xori" 0 4 8, C4<001110>;
L_0000017a2a9e1210 .functor NOT 1, v0000017a2a9e4d50_0, C4<0>, C4<0>, C4<0>;
L_0000017a2a9e1280 .functor NOT 1, v0000017a2a9e4d50_0, C4<0>, C4<0>, C4<0>;
L_0000017a2a9e1590 .functor NOT 1, v0000017a2a9e4d50_0, C4<0>, C4<0>, C4<0>;
L_0000017a2a9e13d0 .functor NOT 1, v0000017a2a9e4d50_0, C4<0>, C4<0>, C4<0>;
L_0000017a2a9e1360 .functor NOT 1, v0000017a2a9e4d50_0, C4<0>, C4<0>, C4<0>;
L_0000017a2a9e14b0 .functor NOT 1, v0000017a2a9e4d50_0, C4<0>, C4<0>, C4<0>;
L_0000017a2a9e18a0 .functor NOT 1, v0000017a2a9e4d50_0, C4<0>, C4<0>, C4<0>;
L_0000017a2a9e0f00 .functor NOT 1, v0000017a2a9e4d50_0, C4<0>, C4<0>, C4<0>;
L_0000017a2a9e1600 .functor OR 1, v0000017a2a9e5110_0, v0000017a2a979500_0, C4<0>, C4<0>;
L_0000017a2a9e1670 .functor OR 1, L_0000017a2aa2f580, L_0000017a2aa2f620, C4<0>, C4<0>;
L_0000017a2a9e0e90 .functor AND 1, L_0000017a2aa2f6c0, L_0000017a2aa2eb80, C4<1>, C4<1>;
L_0000017a2a9e16e0 .functor NOT 1, v0000017a2a9e4d50_0, C4<0>, C4<0>, C4<0>;
L_0000017a2a9e0f70 .functor OR 1, L_0000017a2aa30520, L_0000017a2aa2f3a0, C4<0>, C4<0>;
L_0000017a2a9e0d40 .functor OR 1, L_0000017a2a9e0f70, L_0000017a2aa2f9e0, C4<0>, C4<0>;
L_0000017a2a9e1520 .functor OR 1, L_0000017a2aa2eae0, L_0000017a2aa44d90, C4<0>, C4<0>;
L_0000017a2a9e10c0 .functor AND 1, L_0000017a2aa2ea40, L_0000017a2a9e1520, C4<1>, C4<1>;
L_0000017a2a9e0fe0 .functor OR 1, L_0000017a2aa45010, L_0000017a2aa44930, C4<0>, C4<0>;
L_0000017a2a9e1750 .functor AND 1, L_0000017a2aa455b0, L_0000017a2a9e0fe0, C4<1>, C4<1>;
L_0000017a2a9e1b40 .functor NOT 1, L_0000017a2a9e1600, C4<0>, C4<0>, C4<0>;
v0000017a2a9aa680_0 .net "ALUOp", 3 0, v0000017a2a977f20_0;  1 drivers
v0000017a2a9aa720_0 .net "ALUResult", 31 0, v0000017a2a9aaae0_0;  1 drivers
v0000017a2a9aa7c0_0 .net "ALUSrc", 0 0, v0000017a2a977ca0_0;  1 drivers
v0000017a2a9ad840_0 .net "ALUin2", 31 0, L_0000017a2aa44b10;  1 drivers
v0000017a2a9ae240_0 .net "MemReadEn", 0 0, v0000017a2a978880_0;  1 drivers
v0000017a2a9ae6a0_0 .net "MemWriteEn", 0 0, v0000017a2a978380_0;  1 drivers
v0000017a2a9ad7a0_0 .net "MemtoReg", 0 0, v0000017a2a979280_0;  1 drivers
v0000017a2a9ae920_0 .net "PC", 31 0, v0000017a2a9aa540_0;  alias, 1 drivers
v0000017a2a9ae7e0_0 .net "PCPlus1", 31 0, L_0000017a2aa2f8a0;  1 drivers
v0000017a2a9aece0_0 .net "PCsrc", 0 0, v0000017a2a9aa220_0;  1 drivers
v0000017a2a9ae1a0_0 .net "RegDst", 0 0, v0000017a2a978100_0;  1 drivers
v0000017a2a9ad0c0_0 .net "RegWriteEn", 0 0, v0000017a2a977700_0;  1 drivers
v0000017a2a9ad980_0 .net "WriteRegister", 4 0, L_0000017a2aa2f760;  1 drivers
v0000017a2a9ae9c0_0 .net *"_ivl_0", 0 0, L_0000017a2a9e1210;  1 drivers
L_0000017a2a9e6850 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000017a2a9ae420_0 .net/2u *"_ivl_10", 4 0, L_0000017a2a9e6850;  1 drivers
L_0000017a2a9e6c40 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017a2a9ade80_0 .net *"_ivl_101", 15 0, L_0000017a2a9e6c40;  1 drivers
v0000017a2a9ad8e0_0 .net *"_ivl_102", 31 0, L_0000017a2aa2fbc0;  1 drivers
L_0000017a2a9e6c88 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017a2a9ad700_0 .net *"_ivl_105", 25 0, L_0000017a2a9e6c88;  1 drivers
L_0000017a2a9e6cd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017a2a9ae560_0 .net/2u *"_ivl_106", 31 0, L_0000017a2a9e6cd0;  1 drivers
v0000017a2a9ad5c0_0 .net *"_ivl_108", 0 0, L_0000017a2aa2f6c0;  1 drivers
L_0000017a2a9e6d18 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000017a2a9ae880_0 .net/2u *"_ivl_110", 5 0, L_0000017a2a9e6d18;  1 drivers
v0000017a2a9ad480_0 .net *"_ivl_112", 0 0, L_0000017a2aa2eb80;  1 drivers
v0000017a2a9ada20_0 .net *"_ivl_115", 0 0, L_0000017a2a9e0e90;  1 drivers
v0000017a2a9ae740_0 .net *"_ivl_116", 47 0, L_0000017a2aa2fc60;  1 drivers
L_0000017a2a9e6d60 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017a2a9aea60_0 .net *"_ivl_119", 15 0, L_0000017a2a9e6d60;  1 drivers
L_0000017a2a9e6898 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000017a2a9ad340_0 .net/2u *"_ivl_12", 5 0, L_0000017a2a9e6898;  1 drivers
v0000017a2a9add40_0 .net *"_ivl_120", 47 0, L_0000017a2aa2fd00;  1 drivers
L_0000017a2a9e6da8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017a2a9ae600_0 .net *"_ivl_123", 15 0, L_0000017a2a9e6da8;  1 drivers
v0000017a2a9ad020_0 .net *"_ivl_125", 0 0, L_0000017a2aa302a0;  1 drivers
v0000017a2a9adfc0_0 .net *"_ivl_126", 31 0, L_0000017a2aa30200;  1 drivers
v0000017a2a9ad160_0 .net *"_ivl_128", 47 0, L_0000017a2aa2fda0;  1 drivers
v0000017a2a9adca0_0 .net *"_ivl_130", 47 0, L_0000017a2aa2f300;  1 drivers
v0000017a2a9adac0_0 .net *"_ivl_132", 47 0, L_0000017a2aa2ef40;  1 drivers
v0000017a2a9aeb00_0 .net *"_ivl_134", 47 0, L_0000017a2aa30660;  1 drivers
v0000017a2a9ae4c0_0 .net *"_ivl_14", 0 0, L_0000017a2a9e51b0;  1 drivers
v0000017a2a9adb60_0 .net *"_ivl_140", 0 0, L_0000017a2a9e16e0;  1 drivers
L_0000017a2a9e6e38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017a2a9aeba0_0 .net/2u *"_ivl_142", 31 0, L_0000017a2a9e6e38;  1 drivers
L_0000017a2a9e6f10 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000017a2a9ad3e0_0 .net/2u *"_ivl_146", 5 0, L_0000017a2a9e6f10;  1 drivers
v0000017a2a9adde0_0 .net *"_ivl_148", 0 0, L_0000017a2aa30520;  1 drivers
L_0000017a2a9e6f58 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000017a2a9ad200_0 .net/2u *"_ivl_150", 5 0, L_0000017a2a9e6f58;  1 drivers
v0000017a2a9adc00_0 .net *"_ivl_152", 0 0, L_0000017a2aa2f3a0;  1 drivers
v0000017a2a9aec40_0 .net *"_ivl_155", 0 0, L_0000017a2a9e0f70;  1 drivers
L_0000017a2a9e6fa0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000017a2a9ad520_0 .net/2u *"_ivl_156", 5 0, L_0000017a2a9e6fa0;  1 drivers
v0000017a2a9adf20_0 .net *"_ivl_158", 0 0, L_0000017a2aa2f9e0;  1 drivers
L_0000017a2a9e68e0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000017a2a9ad660_0 .net/2u *"_ivl_16", 4 0, L_0000017a2a9e68e0;  1 drivers
v0000017a2a9ae2e0_0 .net *"_ivl_161", 0 0, L_0000017a2a9e0d40;  1 drivers
L_0000017a2a9e6fe8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017a2a9ad2a0_0 .net/2u *"_ivl_162", 15 0, L_0000017a2a9e6fe8;  1 drivers
v0000017a2a9ae060_0 .net *"_ivl_164", 31 0, L_0000017a2aa2ed60;  1 drivers
v0000017a2a9aed80_0 .net *"_ivl_167", 0 0, L_0000017a2aa2ff80;  1 drivers
v0000017a2a9ae100_0 .net *"_ivl_168", 15 0, L_0000017a2aa2f800;  1 drivers
v0000017a2a9aee20_0 .net *"_ivl_170", 31 0, L_0000017a2aa2e900;  1 drivers
v0000017a2a9ae380_0 .net *"_ivl_174", 31 0, L_0000017a2aa2e9a0;  1 drivers
L_0000017a2a9e7030 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017a2a9acf80_0 .net *"_ivl_177", 25 0, L_0000017a2a9e7030;  1 drivers
L_0000017a2a9e7078 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017a2a9e2c00_0 .net/2u *"_ivl_178", 31 0, L_0000017a2a9e7078;  1 drivers
v0000017a2a9e3920_0 .net *"_ivl_180", 0 0, L_0000017a2aa2ea40;  1 drivers
L_0000017a2a9e70c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000017a2a9e39c0_0 .net/2u *"_ivl_182", 5 0, L_0000017a2a9e70c0;  1 drivers
v0000017a2a9e3060_0 .net *"_ivl_184", 0 0, L_0000017a2aa2eae0;  1 drivers
L_0000017a2a9e7108 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000017a2a9e2340_0 .net/2u *"_ivl_186", 5 0, L_0000017a2a9e7108;  1 drivers
v0000017a2a9e3e20_0 .net *"_ivl_188", 0 0, L_0000017a2aa44d90;  1 drivers
v0000017a2a9e2020_0 .net *"_ivl_19", 4 0, L_0000017a2a9e5250;  1 drivers
v0000017a2a9e36a0_0 .net *"_ivl_191", 0 0, L_0000017a2a9e1520;  1 drivers
v0000017a2a9e22a0_0 .net *"_ivl_193", 0 0, L_0000017a2a9e10c0;  1 drivers
L_0000017a2a9e7150 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000017a2a9e2200_0 .net/2u *"_ivl_194", 5 0, L_0000017a2a9e7150;  1 drivers
v0000017a2a9e37e0_0 .net *"_ivl_196", 0 0, L_0000017a2aa45470;  1 drivers
L_0000017a2a9e7198 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000017a2a9e31a0_0 .net/2u *"_ivl_198", 31 0, L_0000017a2a9e7198;  1 drivers
L_0000017a2a9e6808 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000017a2a9e23e0_0 .net/2u *"_ivl_2", 5 0, L_0000017a2a9e6808;  1 drivers
v0000017a2a9e2480_0 .net *"_ivl_20", 4 0, L_0000017a2a9e52f0;  1 drivers
v0000017a2a9e27a0_0 .net *"_ivl_200", 31 0, L_0000017a2aa44890;  1 drivers
v0000017a2a9e2a20_0 .net *"_ivl_204", 31 0, L_0000017a2aa46050;  1 drivers
L_0000017a2a9e71e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017a2a9e2660_0 .net *"_ivl_207", 25 0, L_0000017a2a9e71e0;  1 drivers
L_0000017a2a9e7228 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017a2a9e3b00_0 .net/2u *"_ivl_208", 31 0, L_0000017a2a9e7228;  1 drivers
v0000017a2a9e25c0_0 .net *"_ivl_210", 0 0, L_0000017a2aa455b0;  1 drivers
L_0000017a2a9e7270 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000017a2a9e3560_0 .net/2u *"_ivl_212", 5 0, L_0000017a2a9e7270;  1 drivers
v0000017a2a9e3240_0 .net *"_ivl_214", 0 0, L_0000017a2aa45010;  1 drivers
L_0000017a2a9e72b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000017a2a9e3740_0 .net/2u *"_ivl_216", 5 0, L_0000017a2a9e72b8;  1 drivers
v0000017a2a9e3ec0_0 .net *"_ivl_218", 0 0, L_0000017a2aa44930;  1 drivers
v0000017a2a9e3380_0 .net *"_ivl_221", 0 0, L_0000017a2a9e0fe0;  1 drivers
v0000017a2a9e2520_0 .net *"_ivl_223", 0 0, L_0000017a2a9e1750;  1 drivers
L_0000017a2a9e7300 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000017a2a9e2700_0 .net/2u *"_ivl_224", 5 0, L_0000017a2a9e7300;  1 drivers
v0000017a2a9e2160_0 .net *"_ivl_226", 0 0, L_0000017a2aa44f70;  1 drivers
v0000017a2a9e2840_0 .net *"_ivl_228", 31 0, L_0000017a2aa44cf0;  1 drivers
v0000017a2a9e28e0_0 .net *"_ivl_24", 0 0, L_0000017a2a9e1590;  1 drivers
L_0000017a2a9e6928 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000017a2a9e20c0_0 .net/2u *"_ivl_26", 4 0, L_0000017a2a9e6928;  1 drivers
v0000017a2a9e2ac0_0 .net *"_ivl_29", 4 0, L_0000017a2a9e4fd0;  1 drivers
v0000017a2a9e2980_0 .net *"_ivl_32", 0 0, L_0000017a2a9e13d0;  1 drivers
L_0000017a2a9e6970 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000017a2a9e3ce0_0 .net/2u *"_ivl_34", 4 0, L_0000017a2a9e6970;  1 drivers
v0000017a2a9e3600_0 .net *"_ivl_37", 4 0, L_0000017a2a9e5390;  1 drivers
v0000017a2a9e2b60_0 .net *"_ivl_40", 0 0, L_0000017a2a9e1360;  1 drivers
L_0000017a2a9e69b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017a2a9e32e0_0 .net/2u *"_ivl_42", 15 0, L_0000017a2a9e69b8;  1 drivers
v0000017a2a9e2f20_0 .net *"_ivl_45", 15 0, L_0000017a2aa305c0;  1 drivers
v0000017a2a9e3420_0 .net *"_ivl_48", 0 0, L_0000017a2a9e14b0;  1 drivers
v0000017a2a9e2fc0_0 .net *"_ivl_5", 5 0, L_0000017a2a9e4990;  1 drivers
L_0000017a2a9e6a00 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017a2a9e2ca0_0 .net/2u *"_ivl_50", 36 0, L_0000017a2a9e6a00;  1 drivers
L_0000017a2a9e6a48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017a2a9e2d40_0 .net/2u *"_ivl_52", 31 0, L_0000017a2a9e6a48;  1 drivers
v0000017a2a9e2de0_0 .net *"_ivl_55", 4 0, L_0000017a2aa30160;  1 drivers
v0000017a2a9e3880_0 .net *"_ivl_56", 36 0, L_0000017a2aa2e860;  1 drivers
v0000017a2a9e34c0_0 .net *"_ivl_58", 36 0, L_0000017a2aa2ec20;  1 drivers
v0000017a2a9e2e80_0 .net *"_ivl_62", 0 0, L_0000017a2a9e18a0;  1 drivers
L_0000017a2a9e6a90 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000017a2a9e3100_0 .net/2u *"_ivl_64", 5 0, L_0000017a2a9e6a90;  1 drivers
v0000017a2a9e3a60_0 .net *"_ivl_67", 5 0, L_0000017a2aa303e0;  1 drivers
v0000017a2a9e3ba0_0 .net *"_ivl_70", 0 0, L_0000017a2a9e0f00;  1 drivers
L_0000017a2a9e6ad8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017a2a9e3c40_0 .net/2u *"_ivl_72", 57 0, L_0000017a2a9e6ad8;  1 drivers
L_0000017a2a9e6b20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017a2a9e3d80_0 .net/2u *"_ivl_74", 31 0, L_0000017a2a9e6b20;  1 drivers
v0000017a2a9e5890_0 .net *"_ivl_77", 25 0, L_0000017a2aa2eea0;  1 drivers
v0000017a2a9e5c50_0 .net *"_ivl_78", 57 0, L_0000017a2aa2efe0;  1 drivers
v0000017a2a9e47b0_0 .net *"_ivl_8", 0 0, L_0000017a2a9e1280;  1 drivers
v0000017a2a9e5610_0 .net *"_ivl_80", 57 0, L_0000017a2aa2fb20;  1 drivers
L_0000017a2a9e6b68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000017a2a9e4670_0 .net/2u *"_ivl_84", 31 0, L_0000017a2a9e6b68;  1 drivers
L_0000017a2a9e6bb0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000017a2a9e4710_0 .net/2u *"_ivl_88", 5 0, L_0000017a2a9e6bb0;  1 drivers
v0000017a2a9e57f0_0 .net *"_ivl_90", 0 0, L_0000017a2aa2f580;  1 drivers
L_0000017a2a9e6bf8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000017a2a9e56b0_0 .net/2u *"_ivl_92", 5 0, L_0000017a2a9e6bf8;  1 drivers
v0000017a2a9e5750_0 .net *"_ivl_94", 0 0, L_0000017a2aa2f620;  1 drivers
v0000017a2a9e5930_0 .net *"_ivl_97", 0 0, L_0000017a2a9e1670;  1 drivers
v0000017a2a9e43f0_0 .net *"_ivl_98", 47 0, L_0000017a2aa2f260;  1 drivers
v0000017a2a9e4df0_0 .net "adderResult", 31 0, L_0000017a2aa300c0;  1 drivers
v0000017a2a9e59d0_0 .net "address", 31 0, L_0000017a2aa2ecc0;  1 drivers
v0000017a2a9e40d0_0 .net "clk", 0 0, L_0000017a2a9e1600;  alias, 1 drivers
v0000017a2a9e54d0_0 .var "cycles_consumed", 31 0;
v0000017a2a9e5430_0 .net "extImm", 31 0, L_0000017a2aa2ee00;  1 drivers
v0000017a2a9e4490_0 .net "funct", 5 0, L_0000017a2aa2f4e0;  1 drivers
v0000017a2a9e5a70_0 .net "hlt", 0 0, v0000017a2a979500_0;  1 drivers
v0000017a2a9e4530_0 .net "imm", 15 0, L_0000017a2aa2fa80;  1 drivers
v0000017a2a9e4a30_0 .net "immediate", 31 0, L_0000017a2aa44c50;  1 drivers
v0000017a2a9e5e30_0 .net "input_clk", 0 0, v0000017a2a9e5110_0;  1 drivers
v0000017a2a9e5070_0 .net "instruction", 31 0, L_0000017a2aa2f080;  1 drivers
v0000017a2a9e4850_0 .net "memoryReadData", 31 0, v0000017a2a9aacc0_0;  1 drivers
v0000017a2a9e5570_0 .net "nextPC", 31 0, L_0000017a2aa30700;  1 drivers
v0000017a2a9e5bb0_0 .net "opcode", 5 0, L_0000017a2a9e4c10;  1 drivers
v0000017a2a9e4170_0 .net "rd", 4 0, L_0000017a2a9e4ad0;  1 drivers
v0000017a2a9e5b10_0 .net "readData1", 31 0, L_0000017a2a9e17c0;  1 drivers
v0000017a2a9e4cb0_0 .net "readData1_w", 31 0, L_0000017a2aa44bb0;  1 drivers
v0000017a2a9e4210_0 .net "readData2", 31 0, L_0000017a2a9e0cd0;  1 drivers
v0000017a2a9e5cf0_0 .net "rs", 4 0, L_0000017a2a9e4b70;  1 drivers
v0000017a2a9e4e90_0 .net "rst", 0 0, v0000017a2a9e4d50_0;  1 drivers
v0000017a2a9e4f30_0 .net "rt", 4 0, L_0000017a2aa30020;  1 drivers
v0000017a2a9e5d90_0 .net "shamt", 31 0, L_0000017a2aa2f440;  1 drivers
v0000017a2a9e5ed0_0 .net "wire_instruction", 31 0, L_0000017a2a9e12f0;  1 drivers
v0000017a2a9e45d0_0 .net "writeData", 31 0, L_0000017a2aa45e70;  1 drivers
v0000017a2a9e42b0_0 .net "zero", 0 0, L_0000017a2aa45970;  1 drivers
L_0000017a2a9e4990 .part L_0000017a2aa2f080, 26, 6;
L_0000017a2a9e4c10 .functor MUXZ 6, L_0000017a2a9e4990, L_0000017a2a9e6808, L_0000017a2a9e1210, C4<>;
L_0000017a2a9e51b0 .cmp/eq 6, L_0000017a2a9e4c10, L_0000017a2a9e6898;
L_0000017a2a9e5250 .part L_0000017a2aa2f080, 11, 5;
L_0000017a2a9e52f0 .functor MUXZ 5, L_0000017a2a9e5250, L_0000017a2a9e68e0, L_0000017a2a9e51b0, C4<>;
L_0000017a2a9e4ad0 .functor MUXZ 5, L_0000017a2a9e52f0, L_0000017a2a9e6850, L_0000017a2a9e1280, C4<>;
L_0000017a2a9e4fd0 .part L_0000017a2aa2f080, 21, 5;
L_0000017a2a9e4b70 .functor MUXZ 5, L_0000017a2a9e4fd0, L_0000017a2a9e6928, L_0000017a2a9e1590, C4<>;
L_0000017a2a9e5390 .part L_0000017a2aa2f080, 16, 5;
L_0000017a2aa30020 .functor MUXZ 5, L_0000017a2a9e5390, L_0000017a2a9e6970, L_0000017a2a9e13d0, C4<>;
L_0000017a2aa305c0 .part L_0000017a2aa2f080, 0, 16;
L_0000017a2aa2fa80 .functor MUXZ 16, L_0000017a2aa305c0, L_0000017a2a9e69b8, L_0000017a2a9e1360, C4<>;
L_0000017a2aa30160 .part L_0000017a2aa2f080, 6, 5;
L_0000017a2aa2e860 .concat [ 5 32 0 0], L_0000017a2aa30160, L_0000017a2a9e6a48;
L_0000017a2aa2ec20 .functor MUXZ 37, L_0000017a2aa2e860, L_0000017a2a9e6a00, L_0000017a2a9e14b0, C4<>;
L_0000017a2aa2f440 .part L_0000017a2aa2ec20, 0, 32;
L_0000017a2aa303e0 .part L_0000017a2aa2f080, 0, 6;
L_0000017a2aa2f4e0 .functor MUXZ 6, L_0000017a2aa303e0, L_0000017a2a9e6a90, L_0000017a2a9e18a0, C4<>;
L_0000017a2aa2eea0 .part L_0000017a2aa2f080, 0, 26;
L_0000017a2aa2efe0 .concat [ 26 32 0 0], L_0000017a2aa2eea0, L_0000017a2a9e6b20;
L_0000017a2aa2fb20 .functor MUXZ 58, L_0000017a2aa2efe0, L_0000017a2a9e6ad8, L_0000017a2a9e0f00, C4<>;
L_0000017a2aa2ecc0 .part L_0000017a2aa2fb20, 0, 32;
L_0000017a2aa2f8a0 .arith/sum 32, v0000017a2a9aa540_0, L_0000017a2a9e6b68;
L_0000017a2aa2f580 .cmp/eq 6, L_0000017a2a9e4c10, L_0000017a2a9e6bb0;
L_0000017a2aa2f620 .cmp/eq 6, L_0000017a2a9e4c10, L_0000017a2a9e6bf8;
L_0000017a2aa2f260 .concat [ 32 16 0 0], L_0000017a2aa2ecc0, L_0000017a2a9e6c40;
L_0000017a2aa2fbc0 .concat [ 6 26 0 0], L_0000017a2a9e4c10, L_0000017a2a9e6c88;
L_0000017a2aa2f6c0 .cmp/eq 32, L_0000017a2aa2fbc0, L_0000017a2a9e6cd0;
L_0000017a2aa2eb80 .cmp/eq 6, L_0000017a2aa2f4e0, L_0000017a2a9e6d18;
L_0000017a2aa2fc60 .concat [ 32 16 0 0], L_0000017a2a9e17c0, L_0000017a2a9e6d60;
L_0000017a2aa2fd00 .concat [ 32 16 0 0], v0000017a2a9aa540_0, L_0000017a2a9e6da8;
L_0000017a2aa302a0 .part L_0000017a2aa2fa80, 15, 1;
LS_0000017a2aa30200_0_0 .concat [ 1 1 1 1], L_0000017a2aa302a0, L_0000017a2aa302a0, L_0000017a2aa302a0, L_0000017a2aa302a0;
LS_0000017a2aa30200_0_4 .concat [ 1 1 1 1], L_0000017a2aa302a0, L_0000017a2aa302a0, L_0000017a2aa302a0, L_0000017a2aa302a0;
LS_0000017a2aa30200_0_8 .concat [ 1 1 1 1], L_0000017a2aa302a0, L_0000017a2aa302a0, L_0000017a2aa302a0, L_0000017a2aa302a0;
LS_0000017a2aa30200_0_12 .concat [ 1 1 1 1], L_0000017a2aa302a0, L_0000017a2aa302a0, L_0000017a2aa302a0, L_0000017a2aa302a0;
LS_0000017a2aa30200_0_16 .concat [ 1 1 1 1], L_0000017a2aa302a0, L_0000017a2aa302a0, L_0000017a2aa302a0, L_0000017a2aa302a0;
LS_0000017a2aa30200_0_20 .concat [ 1 1 1 1], L_0000017a2aa302a0, L_0000017a2aa302a0, L_0000017a2aa302a0, L_0000017a2aa302a0;
LS_0000017a2aa30200_0_24 .concat [ 1 1 1 1], L_0000017a2aa302a0, L_0000017a2aa302a0, L_0000017a2aa302a0, L_0000017a2aa302a0;
LS_0000017a2aa30200_0_28 .concat [ 1 1 1 1], L_0000017a2aa302a0, L_0000017a2aa302a0, L_0000017a2aa302a0, L_0000017a2aa302a0;
LS_0000017a2aa30200_1_0 .concat [ 4 4 4 4], LS_0000017a2aa30200_0_0, LS_0000017a2aa30200_0_4, LS_0000017a2aa30200_0_8, LS_0000017a2aa30200_0_12;
LS_0000017a2aa30200_1_4 .concat [ 4 4 4 4], LS_0000017a2aa30200_0_16, LS_0000017a2aa30200_0_20, LS_0000017a2aa30200_0_24, LS_0000017a2aa30200_0_28;
L_0000017a2aa30200 .concat [ 16 16 0 0], LS_0000017a2aa30200_1_0, LS_0000017a2aa30200_1_4;
L_0000017a2aa2fda0 .concat [ 16 32 0 0], L_0000017a2aa2fa80, L_0000017a2aa30200;
L_0000017a2aa2f300 .arith/sum 48, L_0000017a2aa2fd00, L_0000017a2aa2fda0;
L_0000017a2aa2ef40 .functor MUXZ 48, L_0000017a2aa2f300, L_0000017a2aa2fc60, L_0000017a2a9e0e90, C4<>;
L_0000017a2aa30660 .functor MUXZ 48, L_0000017a2aa2ef40, L_0000017a2aa2f260, L_0000017a2a9e1670, C4<>;
L_0000017a2aa300c0 .part L_0000017a2aa30660, 0, 32;
L_0000017a2aa30700 .functor MUXZ 32, L_0000017a2aa2f8a0, L_0000017a2aa300c0, v0000017a2a9aa220_0, C4<>;
L_0000017a2aa2f080 .functor MUXZ 32, L_0000017a2a9e12f0, L_0000017a2a9e6e38, L_0000017a2a9e16e0, C4<>;
L_0000017a2aa30520 .cmp/eq 6, L_0000017a2a9e4c10, L_0000017a2a9e6f10;
L_0000017a2aa2f3a0 .cmp/eq 6, L_0000017a2a9e4c10, L_0000017a2a9e6f58;
L_0000017a2aa2f9e0 .cmp/eq 6, L_0000017a2a9e4c10, L_0000017a2a9e6fa0;
L_0000017a2aa2ed60 .concat [ 16 16 0 0], L_0000017a2aa2fa80, L_0000017a2a9e6fe8;
L_0000017a2aa2ff80 .part L_0000017a2aa2fa80, 15, 1;
LS_0000017a2aa2f800_0_0 .concat [ 1 1 1 1], L_0000017a2aa2ff80, L_0000017a2aa2ff80, L_0000017a2aa2ff80, L_0000017a2aa2ff80;
LS_0000017a2aa2f800_0_4 .concat [ 1 1 1 1], L_0000017a2aa2ff80, L_0000017a2aa2ff80, L_0000017a2aa2ff80, L_0000017a2aa2ff80;
LS_0000017a2aa2f800_0_8 .concat [ 1 1 1 1], L_0000017a2aa2ff80, L_0000017a2aa2ff80, L_0000017a2aa2ff80, L_0000017a2aa2ff80;
LS_0000017a2aa2f800_0_12 .concat [ 1 1 1 1], L_0000017a2aa2ff80, L_0000017a2aa2ff80, L_0000017a2aa2ff80, L_0000017a2aa2ff80;
L_0000017a2aa2f800 .concat [ 4 4 4 4], LS_0000017a2aa2f800_0_0, LS_0000017a2aa2f800_0_4, LS_0000017a2aa2f800_0_8, LS_0000017a2aa2f800_0_12;
L_0000017a2aa2e900 .concat [ 16 16 0 0], L_0000017a2aa2fa80, L_0000017a2aa2f800;
L_0000017a2aa2ee00 .functor MUXZ 32, L_0000017a2aa2e900, L_0000017a2aa2ed60, L_0000017a2a9e0d40, C4<>;
L_0000017a2aa2e9a0 .concat [ 6 26 0 0], L_0000017a2a9e4c10, L_0000017a2a9e7030;
L_0000017a2aa2ea40 .cmp/eq 32, L_0000017a2aa2e9a0, L_0000017a2a9e7078;
L_0000017a2aa2eae0 .cmp/eq 6, L_0000017a2aa2f4e0, L_0000017a2a9e70c0;
L_0000017a2aa44d90 .cmp/eq 6, L_0000017a2aa2f4e0, L_0000017a2a9e7108;
L_0000017a2aa45470 .cmp/eq 6, L_0000017a2a9e4c10, L_0000017a2a9e7150;
L_0000017a2aa44890 .functor MUXZ 32, L_0000017a2aa2ee00, L_0000017a2a9e7198, L_0000017a2aa45470, C4<>;
L_0000017a2aa44c50 .functor MUXZ 32, L_0000017a2aa44890, L_0000017a2aa2f440, L_0000017a2a9e10c0, C4<>;
L_0000017a2aa46050 .concat [ 6 26 0 0], L_0000017a2a9e4c10, L_0000017a2a9e71e0;
L_0000017a2aa455b0 .cmp/eq 32, L_0000017a2aa46050, L_0000017a2a9e7228;
L_0000017a2aa45010 .cmp/eq 6, L_0000017a2aa2f4e0, L_0000017a2a9e7270;
L_0000017a2aa44930 .cmp/eq 6, L_0000017a2aa2f4e0, L_0000017a2a9e72b8;
L_0000017a2aa44f70 .cmp/eq 6, L_0000017a2a9e4c10, L_0000017a2a9e7300;
L_0000017a2aa44cf0 .functor MUXZ 32, L_0000017a2a9e17c0, v0000017a2a9aa540_0, L_0000017a2aa44f70, C4<>;
L_0000017a2aa44bb0 .functor MUXZ 32, L_0000017a2aa44cf0, L_0000017a2a9e0cd0, L_0000017a2a9e1750, C4<>;
S_0000017a2a970680 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000017a2a9704f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000017a2a967d80 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000017a2a9e1130 .functor NOT 1, v0000017a2a977ca0_0, C4<0>, C4<0>, C4<0>;
v0000017a2a978240_0 .net *"_ivl_0", 0 0, L_0000017a2a9e1130;  1 drivers
v0000017a2a9782e0_0 .net "in1", 31 0, L_0000017a2a9e0cd0;  alias, 1 drivers
v0000017a2a9790a0_0 .net "in2", 31 0, L_0000017a2aa44c50;  alias, 1 drivers
v0000017a2a978f60_0 .net "out", 31 0, L_0000017a2aa44b10;  alias, 1 drivers
v0000017a2a978e20_0 .net "s", 0 0, v0000017a2a977ca0_0;  alias, 1 drivers
L_0000017a2aa44b10 .functor MUXZ 32, L_0000017a2aa44c50, L_0000017a2a9e0cd0, L_0000017a2a9e1130, C4<>;
S_0000017a2a914450 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000017a2a9704f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000017a2a9e0090 .param/l "RType" 0 4 2, C4<000000>;
P_0000017a2a9e00c8 .param/l "add" 0 4 5, C4<100000>;
P_0000017a2a9e0100 .param/l "addi" 0 4 8, C4<001000>;
P_0000017a2a9e0138 .param/l "addu" 0 4 5, C4<100001>;
P_0000017a2a9e0170 .param/l "and_" 0 4 5, C4<100100>;
P_0000017a2a9e01a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000017a2a9e01e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000017a2a9e0218 .param/l "bne" 0 4 10, C4<000101>;
P_0000017a2a9e0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000017a2a9e0288 .param/l "j" 0 4 12, C4<000010>;
P_0000017a2a9e02c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000017a2a9e02f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000017a2a9e0330 .param/l "lw" 0 4 8, C4<100011>;
P_0000017a2a9e0368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000017a2a9e03a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000017a2a9e03d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000017a2a9e0410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000017a2a9e0448 .param/l "sll" 0 4 6, C4<000000>;
P_0000017a2a9e0480 .param/l "slt" 0 4 5, C4<101010>;
P_0000017a2a9e04b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000017a2a9e04f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000017a2a9e0528 .param/l "sub" 0 4 5, C4<100010>;
P_0000017a2a9e0560 .param/l "subu" 0 4 5, C4<100011>;
P_0000017a2a9e0598 .param/l "sw" 0 4 8, C4<101011>;
P_0000017a2a9e05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000017a2a9e0608 .param/l "xori" 0 4 8, C4<001110>;
v0000017a2a977f20_0 .var "ALUOp", 3 0;
v0000017a2a977ca0_0 .var "ALUSrc", 0 0;
v0000017a2a978880_0 .var "MemReadEn", 0 0;
v0000017a2a978380_0 .var "MemWriteEn", 0 0;
v0000017a2a979280_0 .var "MemtoReg", 0 0;
v0000017a2a978100_0 .var "RegDst", 0 0;
v0000017a2a977700_0 .var "RegWriteEn", 0 0;
v0000017a2a9795a0_0 .net "funct", 5 0, L_0000017a2aa2f4e0;  alias, 1 drivers
v0000017a2a979500_0 .var "hlt", 0 0;
v0000017a2a978a60_0 .net "opcode", 5 0, L_0000017a2a9e4c10;  alias, 1 drivers
v0000017a2a977840_0 .net "rst", 0 0, v0000017a2a9e4d50_0;  alias, 1 drivers
E_0000017a2a967f80 .event anyedge, v0000017a2a977840_0, v0000017a2a978a60_0, v0000017a2a9795a0_0;
S_0000017a2a9146a0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000017a2a9704f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000017a2a968100 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000017a2a9e12f0 .functor BUFZ 32, L_0000017a2aa2f1c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017a2a977a20_0 .net "Data_Out", 31 0, L_0000017a2a9e12f0;  alias, 1 drivers
v0000017a2a978420 .array "InstMem", 0 1023, 31 0;
v0000017a2a9784c0_0 .net *"_ivl_0", 31 0, L_0000017a2aa2f1c0;  1 drivers
v0000017a2a977de0_0 .net *"_ivl_3", 9 0, L_0000017a2aa2fee0;  1 drivers
v0000017a2a979000_0 .net *"_ivl_4", 11 0, L_0000017a2aa30340;  1 drivers
L_0000017a2a9e6df0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017a2a978920_0 .net *"_ivl_7", 1 0, L_0000017a2a9e6df0;  1 drivers
v0000017a2a977d40_0 .net "addr", 31 0, v0000017a2a9aa540_0;  alias, 1 drivers
v0000017a2a9786a0_0 .var/i "i", 31 0;
L_0000017a2aa2f1c0 .array/port v0000017a2a978420, L_0000017a2aa30340;
L_0000017a2aa2fee0 .part v0000017a2a9aa540_0, 0, 10;
L_0000017a2aa30340 .concat [ 10 2 0 0], L_0000017a2aa2fee0, L_0000017a2a9e6df0;
S_0000017a2a8a69c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000017a2a9704f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000017a2a9e17c0 .functor BUFZ 32, L_0000017a2aa2f120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000017a2a9e0cd0 .functor BUFZ 32, L_0000017a2aa2fe40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017a2a9789c0_0 .net *"_ivl_0", 31 0, L_0000017a2aa2f120;  1 drivers
v0000017a2a978b00_0 .net *"_ivl_10", 6 0, L_0000017a2aa30480;  1 drivers
L_0000017a2a9e6ec8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017a2a954d30_0 .net *"_ivl_13", 1 0, L_0000017a2a9e6ec8;  1 drivers
v0000017a2a954e70_0 .net *"_ivl_2", 6 0, L_0000017a2aa2f940;  1 drivers
L_0000017a2a9e6e80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017a2a9a9dc0_0 .net *"_ivl_5", 1 0, L_0000017a2a9e6e80;  1 drivers
v0000017a2a9a9140_0 .net *"_ivl_8", 31 0, L_0000017a2aa2fe40;  1 drivers
v0000017a2a9aac20_0 .net "clk", 0 0, L_0000017a2a9e1600;  alias, 1 drivers
v0000017a2a9aa180_0 .var/i "i", 31 0;
v0000017a2a9a9460_0 .net "readData1", 31 0, L_0000017a2a9e17c0;  alias, 1 drivers
v0000017a2a9aa040_0 .net "readData2", 31 0, L_0000017a2a9e0cd0;  alias, 1 drivers
v0000017a2a9aab80_0 .net "readRegister1", 4 0, L_0000017a2a9e4b70;  alias, 1 drivers
v0000017a2a9a9280_0 .net "readRegister2", 4 0, L_0000017a2aa30020;  alias, 1 drivers
v0000017a2a9a9500 .array "registers", 31 0, 31 0;
v0000017a2a9aad60_0 .net "rst", 0 0, v0000017a2a9e4d50_0;  alias, 1 drivers
v0000017a2a9a9320_0 .net "we", 0 0, v0000017a2a977700_0;  alias, 1 drivers
v0000017a2a9a9fa0_0 .net "writeData", 31 0, L_0000017a2aa45e70;  alias, 1 drivers
v0000017a2a9a9e60_0 .net "writeRegister", 4 0, L_0000017a2aa2f760;  alias, 1 drivers
E_0000017a2a968c00/0 .event negedge, v0000017a2a977840_0;
E_0000017a2a968c00/1 .event posedge, v0000017a2a9aac20_0;
E_0000017a2a968c00 .event/or E_0000017a2a968c00/0, E_0000017a2a968c00/1;
L_0000017a2aa2f120 .array/port v0000017a2a9a9500, L_0000017a2aa2f940;
L_0000017a2aa2f940 .concat [ 5 2 0 0], L_0000017a2a9e4b70, L_0000017a2a9e6e80;
L_0000017a2aa2fe40 .array/port v0000017a2a9a9500, L_0000017a2aa30480;
L_0000017a2aa30480 .concat [ 5 2 0 0], L_0000017a2aa30020, L_0000017a2a9e6ec8;
S_0000017a2a8a6b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000017a2a8a69c0;
 .timescale 0 0;
v0000017a2a977e80_0 .var/i "i", 31 0;
S_0000017a2a911af0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000017a2a9704f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000017a2a96a280 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000017a2a9e0e20 .functor NOT 1, v0000017a2a978100_0, C4<0>, C4<0>, C4<0>;
v0000017a2a9aa860_0 .net *"_ivl_0", 0 0, L_0000017a2a9e0e20;  1 drivers
v0000017a2a9a96e0_0 .net "in1", 4 0, L_0000017a2aa30020;  alias, 1 drivers
v0000017a2a9a9aa0_0 .net "in2", 4 0, L_0000017a2a9e4ad0;  alias, 1 drivers
v0000017a2a9aa9a0_0 .net "out", 4 0, L_0000017a2aa2f760;  alias, 1 drivers
v0000017a2a9aaa40_0 .net "s", 0 0, v0000017a2a978100_0;  alias, 1 drivers
L_0000017a2aa2f760 .functor MUXZ 5, L_0000017a2a9e4ad0, L_0000017a2aa30020, L_0000017a2a9e0e20, C4<>;
S_0000017a2a911c80 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000017a2a9704f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000017a2a96a180 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000017a2a9e1910 .functor NOT 1, v0000017a2a979280_0, C4<0>, C4<0>, C4<0>;
v0000017a2a9a9b40_0 .net *"_ivl_0", 0 0, L_0000017a2a9e1910;  1 drivers
v0000017a2a9a9780_0 .net "in1", 31 0, v0000017a2a9aaae0_0;  alias, 1 drivers
v0000017a2a9a91e0_0 .net "in2", 31 0, v0000017a2a9aacc0_0;  alias, 1 drivers
v0000017a2a9a9820_0 .net "out", 31 0, L_0000017a2aa45e70;  alias, 1 drivers
v0000017a2a9aa0e0_0 .net "s", 0 0, v0000017a2a979280_0;  alias, 1 drivers
L_0000017a2aa45e70 .functor MUXZ 32, v0000017a2a9aacc0_0, v0000017a2a9aaae0_0, L_0000017a2a9e1910, C4<>;
S_0000017a2a8fdd70 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000017a2a9704f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000017a2a8fdf00 .param/l "ADD" 0 9 12, C4<0000>;
P_0000017a2a8fdf38 .param/l "AND" 0 9 12, C4<0010>;
P_0000017a2a8fdf70 .param/l "NOR" 0 9 12, C4<0101>;
P_0000017a2a8fdfa8 .param/l "OR" 0 9 12, C4<0011>;
P_0000017a2a8fdfe0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000017a2a8fe018 .param/l "SLL" 0 9 12, C4<1000>;
P_0000017a2a8fe050 .param/l "SLT" 0 9 12, C4<0110>;
P_0000017a2a8fe088 .param/l "SRL" 0 9 12, C4<1001>;
P_0000017a2a8fe0c0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000017a2a8fe0f8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000017a2a8fe130 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000017a2a8fe168 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000017a2a9e7348 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017a2a9a9000_0 .net/2u *"_ivl_0", 31 0, L_0000017a2a9e7348;  1 drivers
v0000017a2a9a93c0_0 .net "opSel", 3 0, v0000017a2a977f20_0;  alias, 1 drivers
v0000017a2a9aa900_0 .net "operand1", 31 0, L_0000017a2aa44bb0;  alias, 1 drivers
v0000017a2a9a95a0_0 .net "operand2", 31 0, L_0000017a2aa44b10;  alias, 1 drivers
v0000017a2a9aaae0_0 .var "result", 31 0;
v0000017a2a9a98c0_0 .net "zero", 0 0, L_0000017a2aa45970;  alias, 1 drivers
E_0000017a2a9699c0 .event anyedge, v0000017a2a977f20_0, v0000017a2a9aa900_0, v0000017a2a978f60_0;
L_0000017a2aa45970 .cmp/eq 32, v0000017a2a9aaae0_0, L_0000017a2a9e7348;
S_0000017a2a944950 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000017a2a9704f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000017a2a9e0650 .param/l "RType" 0 4 2, C4<000000>;
P_0000017a2a9e0688 .param/l "add" 0 4 5, C4<100000>;
P_0000017a2a9e06c0 .param/l "addi" 0 4 8, C4<001000>;
P_0000017a2a9e06f8 .param/l "addu" 0 4 5, C4<100001>;
P_0000017a2a9e0730 .param/l "and_" 0 4 5, C4<100100>;
P_0000017a2a9e0768 .param/l "andi" 0 4 8, C4<001100>;
P_0000017a2a9e07a0 .param/l "beq" 0 4 10, C4<000100>;
P_0000017a2a9e07d8 .param/l "bne" 0 4 10, C4<000101>;
P_0000017a2a9e0810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000017a2a9e0848 .param/l "j" 0 4 12, C4<000010>;
P_0000017a2a9e0880 .param/l "jal" 0 4 12, C4<000011>;
P_0000017a2a9e08b8 .param/l "jr" 0 4 6, C4<001000>;
P_0000017a2a9e08f0 .param/l "lw" 0 4 8, C4<100011>;
P_0000017a2a9e0928 .param/l "nor_" 0 4 5, C4<100111>;
P_0000017a2a9e0960 .param/l "or_" 0 4 5, C4<100101>;
P_0000017a2a9e0998 .param/l "ori" 0 4 8, C4<001101>;
P_0000017a2a9e09d0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000017a2a9e0a08 .param/l "sll" 0 4 6, C4<000000>;
P_0000017a2a9e0a40 .param/l "slt" 0 4 5, C4<101010>;
P_0000017a2a9e0a78 .param/l "slti" 0 4 8, C4<101010>;
P_0000017a2a9e0ab0 .param/l "srl" 0 4 6, C4<000010>;
P_0000017a2a9e0ae8 .param/l "sub" 0 4 5, C4<100010>;
P_0000017a2a9e0b20 .param/l "subu" 0 4 5, C4<100011>;
P_0000017a2a9e0b58 .param/l "sw" 0 4 8, C4<101011>;
P_0000017a2a9e0b90 .param/l "xor_" 0 4 5, C4<100110>;
P_0000017a2a9e0bc8 .param/l "xori" 0 4 8, C4<001110>;
v0000017a2a9aa220_0 .var "PCsrc", 0 0;
v0000017a2a9a9640_0 .net "funct", 5 0, L_0000017a2aa2f4e0;  alias, 1 drivers
v0000017a2a9aae00_0 .net "opcode", 5 0, L_0000017a2a9e4c10;  alias, 1 drivers
v0000017a2a9aa2c0_0 .net "operand1", 31 0, L_0000017a2a9e17c0;  alias, 1 drivers
v0000017a2a9a9960_0 .net "operand2", 31 0, L_0000017a2aa44b10;  alias, 1 drivers
v0000017a2a9aa360_0 .net "rst", 0 0, v0000017a2a9e4d50_0;  alias, 1 drivers
E_0000017a2a966c00/0 .event anyedge, v0000017a2a977840_0, v0000017a2a978a60_0, v0000017a2a9a9460_0, v0000017a2a978f60_0;
E_0000017a2a966c00/1 .event anyedge, v0000017a2a9795a0_0;
E_0000017a2a966c00 .event/or E_0000017a2a966c00/0, E_0000017a2a966c00/1;
S_0000017a2a944ae0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000017a2a9704f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000017a2a9a9a00 .array "DataMem", 0 1023, 31 0;
v0000017a2a9a9be0_0 .net "address", 31 0, v0000017a2a9aaae0_0;  alias, 1 drivers
v0000017a2a9a9c80_0 .net "clock", 0 0, L_0000017a2a9e1b40;  1 drivers
v0000017a2a9a9d20_0 .net "data", 31 0, L_0000017a2a9e0cd0;  alias, 1 drivers
v0000017a2a9a9f00_0 .var/i "i", 31 0;
v0000017a2a9aacc0_0 .var "q", 31 0;
v0000017a2a9aa400_0 .net "rden", 0 0, v0000017a2a978880_0;  alias, 1 drivers
v0000017a2a9a8f60_0 .net "wren", 0 0, v0000017a2a978380_0;  alias, 1 drivers
E_0000017a2a967680 .event posedge, v0000017a2a9a9c80_0;
S_0000017a2a9e1c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000017a2a9704f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000017a2a96a400 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000017a2a9aa4a0_0 .net "PCin", 31 0, L_0000017a2aa30700;  alias, 1 drivers
v0000017a2a9aa540_0 .var "PCout", 31 0;
v0000017a2a9aa5e0_0 .net "clk", 0 0, L_0000017a2a9e1600;  alias, 1 drivers
v0000017a2a9a90a0_0 .net "rst", 0 0, v0000017a2a9e4d50_0;  alias, 1 drivers
    .scope S_0000017a2a944950;
T_0 ;
    %wait E_0000017a2a966c00;
    %load/vec4 v0000017a2a9aa360_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017a2a9aa220_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000017a2a9aae00_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000017a2a9aa2c0_0;
    %load/vec4 v0000017a2a9a9960_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000017a2a9aae00_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000017a2a9aa2c0_0;
    %load/vec4 v0000017a2a9a9960_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000017a2a9aae00_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000017a2a9aae00_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000017a2a9aae00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000017a2a9a9640_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000017a2a9aa220_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000017a2a9e1c20;
T_1 ;
    %wait E_0000017a2a968c00;
    %load/vec4 v0000017a2a9a90a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000017a2a9aa540_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000017a2a9aa4a0_0;
    %assign/vec4 v0000017a2a9aa540_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000017a2a9146a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017a2a9786a0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000017a2a9786a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000017a2a9786a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a978420, 0, 4;
    %load/vec4 v0000017a2a9786a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017a2a9786a0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a978420, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a978420, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a978420, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a978420, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a978420, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a978420, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a978420, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a978420, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a978420, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a978420, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a978420, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a978420, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a978420, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a978420, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a978420, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a978420, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a978420, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a978420, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a978420, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a978420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a978420, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a978420, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a978420, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a978420, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a978420, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000017a2a914450;
T_3 ;
    %wait E_0000017a2a967f80;
    %load/vec4 v0000017a2a977840_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000017a2a979500_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000017a2a977f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017a2a977ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017a2a977700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017a2a978380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017a2a979280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017a2a978880_0, 0;
    %assign/vec4 v0000017a2a978100_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000017a2a979500_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000017a2a977f20_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000017a2a977ca0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017a2a977700_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017a2a978380_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017a2a979280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017a2a978880_0, 0, 1;
    %store/vec4 v0000017a2a978100_0, 0, 1;
    %load/vec4 v0000017a2a978a60_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017a2a979500_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017a2a978100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017a2a977700_0, 0;
    %load/vec4 v0000017a2a9795a0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017a2a977f20_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017a2a977f20_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000017a2a977f20_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000017a2a977f20_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000017a2a977f20_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000017a2a977f20_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000017a2a977f20_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000017a2a977f20_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000017a2a977f20_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000017a2a977f20_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017a2a977ca0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000017a2a977f20_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017a2a977ca0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000017a2a977f20_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017a2a977f20_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017a2a977700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017a2a978100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017a2a977ca0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017a2a977700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017a2a978100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017a2a977ca0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000017a2a977f20_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017a2a977700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017a2a977ca0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000017a2a977f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017a2a977700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017a2a977ca0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000017a2a977f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017a2a977700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017a2a977ca0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000017a2a977f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017a2a977700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017a2a977ca0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017a2a978880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017a2a977700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017a2a977ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017a2a979280_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017a2a978380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017a2a977ca0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000017a2a977f20_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000017a2a977f20_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000017a2a8a69c0;
T_4 ;
    %wait E_0000017a2a968c00;
    %fork t_1, S_0000017a2a8a6b50;
    %jmp t_0;
    .scope S_0000017a2a8a6b50;
t_1 ;
    %load/vec4 v0000017a2a9aad60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017a2a977e80_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000017a2a977e80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000017a2a977e80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a9a9500, 0, 4;
    %load/vec4 v0000017a2a977e80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017a2a977e80_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000017a2a9a9320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000017a2a9a9fa0_0;
    %load/vec4 v0000017a2a9a9e60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a9a9500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a9a9500, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000017a2a8a69c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000017a2a8a69c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017a2a9aa180_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000017a2a9aa180_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000017a2a9aa180_0;
    %ix/getv/s 4, v0000017a2a9aa180_0;
    %load/vec4a v0000017a2a9a9500, 4;
    %ix/getv/s 4, v0000017a2a9aa180_0;
    %load/vec4a v0000017a2a9a9500, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000017a2a9aa180_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017a2a9aa180_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000017a2a8fdd70;
T_6 ;
    %wait E_0000017a2a9699c0;
    %load/vec4 v0000017a2a9a93c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000017a2a9aaae0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000017a2a9aa900_0;
    %load/vec4 v0000017a2a9a95a0_0;
    %add;
    %assign/vec4 v0000017a2a9aaae0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000017a2a9aa900_0;
    %load/vec4 v0000017a2a9a95a0_0;
    %sub;
    %assign/vec4 v0000017a2a9aaae0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000017a2a9aa900_0;
    %load/vec4 v0000017a2a9a95a0_0;
    %and;
    %assign/vec4 v0000017a2a9aaae0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000017a2a9aa900_0;
    %load/vec4 v0000017a2a9a95a0_0;
    %or;
    %assign/vec4 v0000017a2a9aaae0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000017a2a9aa900_0;
    %load/vec4 v0000017a2a9a95a0_0;
    %xor;
    %assign/vec4 v0000017a2a9aaae0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000017a2a9aa900_0;
    %load/vec4 v0000017a2a9a95a0_0;
    %or;
    %inv;
    %assign/vec4 v0000017a2a9aaae0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000017a2a9aa900_0;
    %load/vec4 v0000017a2a9a95a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000017a2a9aaae0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000017a2a9a95a0_0;
    %load/vec4 v0000017a2a9aa900_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000017a2a9aaae0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000017a2a9aa900_0;
    %ix/getv 4, v0000017a2a9a95a0_0;
    %shiftl 4;
    %assign/vec4 v0000017a2a9aaae0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000017a2a9aa900_0;
    %ix/getv 4, v0000017a2a9a95a0_0;
    %shiftr 4;
    %assign/vec4 v0000017a2a9aaae0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000017a2a944ae0;
T_7 ;
    %wait E_0000017a2a967680;
    %load/vec4 v0000017a2a9aa400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000017a2a9a9be0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000017a2a9a9a00, 4;
    %assign/vec4 v0000017a2a9aacc0_0, 0;
T_7.0 ;
    %load/vec4 v0000017a2a9a8f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000017a2a9a9d20_0;
    %ix/getv 3, v0000017a2a9a9be0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a9a9a00, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000017a2a944ae0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017a2a9a9f00_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000017a2a9a9f00_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000017a2a9a9f00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a9a9a00, 0, 4;
    %load/vec4 v0000017a2a9a9f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017a2a9a9f00_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a9a9a00, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a9a9a00, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a9a9a00, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a9a9a00, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a9a9a00, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a9a9a00, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a9a9a00, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a9a9a00, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a9a9a00, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a9a9a00, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a9a9a00, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017a2a9a9a00, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000017a2a944ae0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017a2a9a9f00_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000017a2a9a9f00_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000017a2a9a9f00_0;
    %load/vec4a v0000017a2a9a9a00, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000017a2a9a9f00_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000017a2a9a9f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017a2a9a9f00_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000017a2a9704f0;
T_10 ;
    %wait E_0000017a2a968c00;
    %load/vec4 v0000017a2a9e4e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017a2a9e54d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000017a2a9e54d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000017a2a9e54d0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000017a2a9701d0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a2a9e5110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a2a9e4d50_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000017a2a9701d0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000017a2a9e5110_0;
    %inv;
    %assign/vec4 v0000017a2a9e5110_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000017a2a9701d0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BinarySearch/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a2a9e4d50_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a2a9e4d50_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000017a2a9e48f0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
