<profile>

<section name = "Vitis HLS Report for 'matrixmul_3_Pipeline_loop_output_C1_loop_output_C2'" level="0">
<item name = "Date">Thu May 22 15:58:14 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">matrixmul_3</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.082 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">68, 68, 0.680 us, 0.680 us, 65, 65, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_output_C1_loop_output_C2">66, 66, 4, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 122, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 63, -</column>
<column name="Register">-, -, 30, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln181_1_fu_108_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln181_fu_125_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln182_fu_193_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln185_fu_175_p2">+, 0, 0, 14, 6, 6</column>
<column name="ap_block_pp0_stage0_01001_grp1">and, 0, 0, 2, 1, 1</column>
<column name="local_stream_last_fu_187_p2">and, 0, 0, 2, 1, 1</column>
<column name="cmp68_fu_165_p2">icmp, 0, 0, 13, 4, 3</column>
<column name="icmp_ln181_fu_102_p2">icmp, 0, 0, 15, 7, 8</column>
<column name="icmp_ln182_fu_131_p2">icmp, 0, 0, 13, 4, 5</column>
<column name="icmp_ln187_fu_181_p2">icmp, 0, 0, 13, 4, 3</column>
<column name="select_ln142_fu_137_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln181_fu_145_p3">select, 0, 0, 4, 1, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten20_load">9, 2, 7, 14</column>
<column name="col_fu_52">9, 2, 4, 8</column>
<column name="indvar_flatten20_fu_60">9, 2, 7, 14</column>
<column name="out_C_TDATA_blk_n">9, 2, 1, 2</column>
<column name="row_fu_56">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln185_reg_250">6, 0, 6, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="col_fu_52">4, 0, 4, 0</column>
<column name="indvar_flatten20_fu_60">7, 0, 7, 0</column>
<column name="local_stream_last_reg_255">1, 0, 1, 0</column>
<column name="local_stream_last_reg_255_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="row_fu_56">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrixmul_3_Pipeline_loop_output_C1_loop_output_C2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrixmul_3_Pipeline_loop_output_C1_loop_output_C2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrixmul_3_Pipeline_loop_output_C1_loop_output_C2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrixmul_3_Pipeline_loop_output_C1_loop_output_C2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrixmul_3_Pipeline_loop_output_C1_loop_output_C2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrixmul_3_Pipeline_loop_output_C1_loop_output_C2, return value</column>
<column name="out_C_TREADY">in, 1, axis, out_C, pointer</column>
<column name="out_C_TDATA">out, 64, axis, out_C, pointer</column>
<column name="out_C_TVALID">out, 1, axis, out_C, pointer</column>
<column name="output_C_address0">out, 6, ap_memory, output_C, array</column>
<column name="output_C_ce0">out, 1, ap_memory, output_C, array</column>
<column name="output_C_q0">in, 32, ap_memory, output_C, array</column>
</table>
</item>
</section>
</profile>
