# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab9.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" \
"../../../../Lab9.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" \
"../../../../Lab9.srcs/sources_1/imports/new/Reg.vhd" \
"../../../../Lab9.srcs/sources_1/imports/new/Register_bank.vhd" \
"../../../../Lab9.srcs/sources_1/imports/new/Slow_Clk.vhd" \
"../../../../Lab9.srcs/sim_RegBank/imports/Lab_9_reg.sim/register_bank_sim.vhd" \

# Do not sort compile order
nosort
