library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;
entity MUX2x1 is
     port(I0, I1, S: in std_logic; Y: out std_logic);
end entity MUX2x1;

architecture Struct of MUX2x1 is
signal m,n,o: std_logic;
begin   
   
    m0 : AND_2 port map (A => I0,B => m,Y => n);
    m1 : ANd_2 port map (A => S,B => I1,Y => o);
    m2 : OR_2 port map (A => n,B => o,Y => Y);
    m3 : INVERTER port map (A => S,Y => m);
   

end Struct;      
  
