#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Apr 27 18:02:58 2025
# Process ID         : 40360
# Current directory  : /home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard
# Command line       : vivado
# Log file           : /home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/vivado.log
# Journal file       : /home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/vivado.jou
# Running On         : thinkpad-t480
# Platform           : Fedora
# Operating System   : Fedora Linux 41 (Workstation Edition)
# Processor Detail   : Intel(R) Core(TM) i7-8650U CPU @ 1.90GHz
# CPU Frequency      : 2301.248 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 24920 MB
# Swap memory        : 43589 MB
# Total Virtual      : 68509 MB
# Available Virtual  : 57780 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /tools/Xilinx/Vivado/2024.2/data/boards/board_files/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/boards/board_files/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
open_project /home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.xpr
INFO: [Project 1-313] Project file moved from '/home/martin/Documents/XilinxProjects/projektDE1_final_a7' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory '/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 8
[Sun Apr 27 18:03:58 2025] Launched synth_1...
Run output will be captured here: /home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.runs/synth_1/runme.log
[Sun Apr 27 18:03:59 2025] Launched impl_1...
Run output will be captured here: /home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8098.312 ; gain = 0.000 ; free physical = 6705 ; free virtual = 52562
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8149.219 ; gain = 0.000 ; free physical = 6621 ; free virtual = 52478
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8721.359 ; gain = 0.000 ; free physical = 7884 ; free virtual = 53757
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8721.359 ; gain = 0.000 ; free physical = 7884 ; free virtual = 53757
Read PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8721.359 ; gain = 0.000 ; free physical = 7884 ; free virtual = 53757
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8721.359 ; gain = 0.000 ; free physical = 7884 ; free virtual = 53752
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 8721.359 ; gain = 0.000 ; free physical = 7884 ; free virtual = 53750
Read Physdb Files: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 8721.359 ; gain = 0.000 ; free physical = 7884 ; free virtual = 53750
Restored from archive | CPU: 0.040000 secs | Memory: 0.348534 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 8721.359 ; gain = 0.000 ; free physical = 7884 ; free virtual = 53750
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8721.359 ; gain = 0.000 ; free physical = 7884 ; free virtual = 53750
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 9050.848 ; gain = 1117.785 ; free physical = 7593 ; free virtual = 53463
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 27 18:08:02 2025...
