$date
	Sun Oct 23 01:37:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#995231
b100 !
1"
#995234
b100 &
b100 %
1$
#995235
0"
#995238
b10 &
b10 %
#995242
b1 &
b1 %
1#
#995246
b0 &
0#
b0 %
0$
#2006653
b1110 !
1"
#2006654
b1110 &
b1110 %
1$
#2006655
0"
#2006658
b111 &
b111 %
#2006662
b10110 &
b10110 %
#2006666
b1011 &
b1011 %
#2006670
b100010 &
b100010 %
#2006674
b10001 &
b10001 %
#2006678
b110100 &
b110100 %
#2006682
b11010 &
b11010 %
#2006686
b1101 &
b1101 %
#2006690
b101000 &
b101000 %
#2006694
b10100 &
b10100 %
#2006698
b1010 &
b1010 %
#2006702
b101 &
b101 %
#2006706
b10000 &
b10000 %
#2006710
b1000 &
b1000 %
#2006714
b100 &
b100 %
#2006718
b10 &
b10 %
#2006722
b1 &
b1 %
1#
#2006726
b0 &
0#
b0 %
0$
#2999677
b110 !
1"
#2999678
b110 &
b110 %
1$
#2999679
0"
#2999682
b11 &
b11 %
#2999686
b1010 &
b1010 %
#2999690
b101 &
b101 %
#2999694
b10000 &
b10000 %
#2999698
b1000 &
b1000 %
#2999702
b100 &
b100 %
#2999706
b10 &
b10 %
#2999710
b1 &
1#
b1 %
#2999714
b0 &
b0 %
0#
0$
#4500012
