{"Source Block": ["oh/src/elink/hdl/erx_clocks.v@133:225@HdlStmIf", "\t\t\t.clk\t\t(rx_lclk_div4),\n\t\t\t.nrst_in\t(rx_nreset)\n\t\t\t);\n\n   generate\n      if(TARGET==\"XILINX\")\n\tbegin\n\t   //###########################\n\t   // PLL RX\n\t   //###########################  \n\t   \n\t   PLLE2_ADV\n\t     #(\n\t       .BANDWIDTH(\"OPTIMIZED\"),          \n\t       .CLKFBOUT_MULT(PLL_VCO_MULT),              \n\t       .CLKFBOUT_PHASE(0.0),\n\t       .CLKIN1_PERIOD(RXCLK_PERIOD),\n\t       .CLKOUT0_DIVIDE(128),\n\t       .CLKOUT1_DIVIDE(128),\n\t       .CLKOUT2_DIVIDE(128),\n\t       .CLKOUT3_DIVIDE(IREF_DIVIDE),    // idelay ref clk\n\t       .CLKOUT4_DIVIDE(RXCLK_DIVIDE),   // rx_lclk\n\t       .CLKOUT5_DIVIDE(RXCLK_DIVIDE*4), // rx_lclk_div4\n\t       .CLKOUT0_DUTY_CYCLE(0.5),         \n\t       .CLKOUT1_DUTY_CYCLE(0.5),\n\t       .CLKOUT2_DUTY_CYCLE(0.5),\n\t       .CLKOUT3_DUTY_CYCLE(0.5),\n\t       .CLKOUT4_DUTY_CYCLE(0.5),\n\t       .CLKOUT5_DUTY_CYCLE(0.5),\n\t       .CLKOUT0_PHASE(0.0),\n\t       .CLKOUT1_PHASE(0.0),\n\t       .CLKOUT2_PHASE(0.0),\n\t       .CLKOUT3_PHASE(0.0),\n\t       .CLKOUT4_PHASE(0.0),//RXCLK_PHASE\n\t       .CLKOUT5_PHASE(0.0),//RXCLK_PHASE/4\n\t       .DIVCLK_DIVIDE(1.0), \n\t       .REF_JITTER1(0.01), \n\t       .STARTUP_WAIT(\"FALSE\") \n\t       ) pll_rx\n\t       (\n\t\t.CLKOUT0(),\n\t\t.CLKOUT1(),\n\t\t.CLKOUT2(),\n\t\t.CLKOUT3(idelay_ref_clk_pll),\n\t\t.CLKOUT4(rx_lclk_pll),\n\t\t.CLKOUT5(rx_lclk_div4_pll),\n\t\t.PWRDWN(1'b0),\n\t\t.RST(pll_reset),\n\t\t.CLKFBIN(rx_lclk_fb),    \n\t\t.CLKFBOUT(rx_lclk_fb),       \n\t\t.CLKIN1(rx_clkin),\n\t\t.CLKIN2(1'b0),\n\t\t.CLKINSEL(1'b1),      \n\t\t.DADDR(7'b0),\n\t\t.DCLK(1'b0),\n\t\t.DEN(1'b0),\n\t\t.DI(16'b0),\n\t\t.DWE(1'b0),\n\t\t.DRDY(),//??\n\t\t.DO(), //??\n\t\t.LOCKED(pll_locked)\n\t\t);\n\t   \n\t   //Clock network\n\t   BUFG i_lclk_bufg      (.I(rx_lclk_pll),      .O(rx_lclk));       //300Mhz\n\t   BUFG i_lclk_div4_bufg (.I(rx_lclk_div4_pll), .O(rx_lclk_div4)); //(300Mhz/4)\n\t   \n\t   BUFG i_idelay_bufg  (.I(idelay_ref_clk_pll),.O(idelay_ref_clk));//idelay ctrl clock\n\t   \n\t   //two clock synchronizer for lock signal\n\t   oh_dsync dsync (.dout (pll_locked_sync),\n\t\t\t   .clk\t (sys_clk),\n\t\t\t   .nreset (1'b1),\n\t\t\t   .din\t (pll_locked)\n\t\t\t   );\n\t   \n\t   //###########################\n\t   // Idelay controller\n\t   //###########################\n\t   \n\t   (* IODELAY_GROUP = \"IDELAY_GROUP\" *) // Group name for IDELAYCTRL\n\t   IDELAYCTRL idelayctrl_inst \n\t     (\n\t      .RDY(idelay_ready), // check ready flag in reset sequence?\n\t      .REFCLK(idelay_ref_clk),//200MHz clk (78ps tap delay)\n\t      .RST(idelay_reset));\n\t   \n\tend // if (TARGET==\"XILINX\")\n   endgenerate\n\nendmodule // eclocks\n// Local Variables:\n// verilog-library-directories:(\".\" \"../../common/hdl\")\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[214, "\t   IDELAYCTRL idelayctrl_inst \n"], [218, "\t      .RST(idelay_reset));\n"]], "Add": [[210, "`define IDELAYCTRL_WONT_SYNTHESIZE\n"], [210, "`ifdef IDELAYCTRL_WONT_SYNTHESIZE\n"], [210, "\t  assign idelay_ready = 'b1;\n"], [210, "`else\n"], [214, "\t   IDELAYCTRL\n"], [214, "\t    #(\n"], [214, "\t      .SIM_DEVICE(\"ULTRASCALE_PLUS_ES2\")\n"], [214, "\t     ) idelayctrl_inst\n"], [218, "\t      .RST(idelay_reset)\n"], [218, "\t      );\n"], [218, "`endif\n"]]}}