Analysis & Synthesis Status : Successful - Thu Dec 27 19:43:33 2018
Quartus II Version : 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition
Revision Name : SM_GENERATOR
Top-level Entity Name : SM_GENERATOR
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 1
    Dedicated logic registers : 1
Total registers : 1
Total pins : 3
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
