INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KIIT0001/Desktop/Works/DSD Lab/project_1/project_1.srcs/sources_1/new/pos_circuit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pos_circuit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KIIT0001/Desktop/Works/DSD Lab/project_1/project_1.srcs/sim_1/new/pos_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pos_sim
