// Seed: 506188876
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = $display;
  wire id_7;
endmodule
module module_1 (
    input wire id_0
    , id_10,
    input wire id_1,
    input uwire id_2,
    output tri1 id_3,
    input wire id_4,
    output logic id_5,
    input supply1 id_6,
    output wand id_7,
    output uwire id_8
);
  reg id_11 = 1;
  always begin : LABEL_0
    if (id_0) id_5 <= #1 1;
    id_5 <= id_11;
  end
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
