{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634911975785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634911975785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 23 01:12:55 2021 " "Processing started: Sat Oct 23 01:12:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634911975785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911975785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGAOSST -c VGAOSST " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGAOSST -c VGAOSST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911975785 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634911976572 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634911976572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "default.vhd 2 1 " "Found 2 design units, including 1 entities, in source file default.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 default-behavior " "Found design unit 1: default-behavior" {  } { { "default.vhd" "" { Text "E:/GitHub Docs/VGAOSST/default.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634911982137 ""} { "Info" "ISGN_ENTITY_NAME" "1 default " "Found entity 1: default" {  } { { "default.vhd" "" { Text "E:/GitHub Docs/VGAOSST/default.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634911982137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_files/osstwashere.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_files/osstwashere.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test2-behv " "Found design unit 1: test2-behv" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634911982139 ""} { "Info" "ISGN_ENTITY_NAME" "1 test2 " "Found entity 1: test2" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634911982139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_files/test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_files/test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-behavior " "Found design unit 1: test-behavior" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634911982140 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634911982140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634911982142 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634911982142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_timing-display_size " "Found design unit 1: vga_timing-display_size" {  } { { "VGA_controller.vhd" "" { Text "E:/GitHub Docs/VGAOSST/VGA_controller.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634911982143 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_timing " "Found entity 1: vga_timing" {  } { { "VGA_controller.vhd" "" { Text "E:/GitHub Docs/VGAOSST/VGA_controller.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634911982143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CONTROLLER " "Found entity 1: VGA_CONTROLLER" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634911982143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "E:/GitHub Docs/VGAOSST/PLL.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634911982145 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "E:/GitHub Docs/VGAOSST/PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634911982145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982145 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_CONTROLLER " "Elaborating entity \"VGA_CONTROLLER\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634911982187 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "Red " "Found inconsistent dimensions for element \"Red\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 872 2464 2512 896 "red\[7\]" "" } { 912 2464 2514 929 "red\[5\]" "" } { 928 2464 2512 945 "red\[4\]" "" } { 944 2464 2512 961 "red\[3\]" "" } { 960 2464 2519 977 "red\[2\]" "" } { 976 2464 2521 993 "red\[1\]" "" } { 992 2464 2523 1009 "red\[0\]" "" } { 896 2464 2514 913 "red\[6\]" "" } { 920 2208 2464 937 "red\[7..0\]" "" } { 944 2624 2800 960 "Red" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634911982190 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "Green " "Found inconsistent dimensions for element \"Green\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1032 2464 2525 1049 "green\[7\]" "" } { 1048 2464 2517 1065 "green\[6\]" "" } { 1064 2464 2530 1081 "green\[5\]" "" } { 1080 2464 2530 1097 "green\[4\]" "" } { 1096 2464 2525 1113 "green\[3\]" "" } { 1112 2464 2533 1129 "green\[2\]" "" } { 1128 2464 2536 1145 "green\[1\]" "" } { 1144 2464 2523 1161 "green\[0\]" "" } { 1032 2208 2464 1049 "green\[7..0\]" "" } { 1096 2624 2800 1112 "Green" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634911982191 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "Blue " "Found inconsistent dimensions for element \"Blue\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1184 2464 2512 1201 "blue\[7\]" "" } { 1200 2464 2527 1217 "blue\[6\]" "" } { 1216 2464 2514 1233 "blue\[5\]" "" } { 1232 2464 2524 1249 "blue\[4\]" "" } { 1248 2464 2513 1265 "blue\[3\]" "" } { 1264 2464 2512 1281 "blue\[2\]" "" } { 1280 2464 2518 1297 "blue\[1\]" "" } { 1296 2464 2521 1313 "blue\[0\]" "" } { 1184 2208 2464 1201 "blue\[7..0\]" "" } { 1248 2624 2800 1264 "Blue" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634911982191 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "blue " "Converted elements in bus name \"blue\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue\[7\] blue7 " "Converted element name(s) from \"blue\[7\]\" to \"blue7\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1184 2464 2512 1201 "blue\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982191 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue\[6\] blue6 " "Converted element name(s) from \"blue\[6\]\" to \"blue6\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1200 2464 2527 1217 "blue\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982191 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue\[5\] blue5 " "Converted element name(s) from \"blue\[5\]\" to \"blue5\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1216 2464 2514 1233 "blue\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982191 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue\[4\] blue4 " "Converted element name(s) from \"blue\[4\]\" to \"blue4\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1232 2464 2524 1249 "blue\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982191 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue\[3\] blue3 " "Converted element name(s) from \"blue\[3\]\" to \"blue3\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1248 2464 2513 1265 "blue\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982191 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue\[2\] blue2 " "Converted element name(s) from \"blue\[2\]\" to \"blue2\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1264 2464 2512 1281 "blue\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982191 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue\[1\] blue1 " "Converted element name(s) from \"blue\[1\]\" to \"blue1\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1280 2464 2518 1297 "blue\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982191 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue\[0\] blue0 " "Converted element name(s) from \"blue\[0\]\" to \"blue0\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1296 2464 2521 1313 "blue\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982191 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue\[7..0\] blue7..0 " "Converted element name(s) from \"blue\[7..0\]\" to \"blue7..0\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1184 2208 2464 1201 "blue\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982191 ""}  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1184 2464 2512 1201 "blue\[7\]" "" } { 1200 2464 2527 1217 "blue\[6\]" "" } { 1216 2464 2514 1233 "blue\[5\]" "" } { 1232 2464 2524 1249 "blue\[4\]" "" } { 1248 2464 2513 1265 "blue\[3\]" "" } { 1264 2464 2512 1281 "blue\[2\]" "" } { 1280 2464 2518 1297 "blue\[1\]" "" } { 1296 2464 2521 1313 "blue\[0\]" "" } { 1184 2208 2464 1201 "blue\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1634911982191 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "green " "Converted elements in bus name \"green\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green\[7\] green7 " "Converted element name(s) from \"green\[7\]\" to \"green7\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1032 2464 2525 1049 "green\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982191 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green\[6\] green6 " "Converted element name(s) from \"green\[6\]\" to \"green6\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1048 2464 2517 1065 "green\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982191 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green\[5\] green5 " "Converted element name(s) from \"green\[5\]\" to \"green5\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1064 2464 2530 1081 "green\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982191 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green\[4\] green4 " "Converted element name(s) from \"green\[4\]\" to \"green4\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1080 2464 2530 1097 "green\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982191 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green\[3\] green3 " "Converted element name(s) from \"green\[3\]\" to \"green3\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1096 2464 2525 1113 "green\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982191 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green\[2\] green2 " "Converted element name(s) from \"green\[2\]\" to \"green2\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1112 2464 2533 1129 "green\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982191 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green\[1\] green1 " "Converted element name(s) from \"green\[1\]\" to \"green1\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1128 2464 2536 1145 "green\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982191 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green\[0\] green0 " "Converted element name(s) from \"green\[0\]\" to \"green0\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1144 2464 2523 1161 "green\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982191 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green\[7..0\] green7..0 " "Converted element name(s) from \"green\[7..0\]\" to \"green7..0\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1032 2208 2464 1049 "green\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982191 ""}  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1032 2464 2525 1049 "green\[7\]" "" } { 1048 2464 2517 1065 "green\[6\]" "" } { 1064 2464 2530 1081 "green\[5\]" "" } { 1080 2464 2530 1097 "green\[4\]" "" } { 1096 2464 2525 1113 "green\[3\]" "" } { 1112 2464 2533 1129 "green\[2\]" "" } { 1128 2464 2536 1145 "green\[1\]" "" } { 1144 2464 2523 1161 "green\[0\]" "" } { 1032 2208 2464 1049 "green\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1634911982191 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "red " "Converted elements in bus name \"red\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red\[7\] red7 " "Converted element name(s) from \"red\[7\]\" to \"red7\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 872 2464 2512 896 "red\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982192 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red\[5\] red5 " "Converted element name(s) from \"red\[5\]\" to \"red5\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 912 2464 2514 929 "red\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982192 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red\[4\] red4 " "Converted element name(s) from \"red\[4\]\" to \"red4\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 928 2464 2512 945 "red\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982192 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red\[3\] red3 " "Converted element name(s) from \"red\[3\]\" to \"red3\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 944 2464 2512 961 "red\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982192 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red\[2\] red2 " "Converted element name(s) from \"red\[2\]\" to \"red2\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 960 2464 2519 977 "red\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982192 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red\[1\] red1 " "Converted element name(s) from \"red\[1\]\" to \"red1\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 976 2464 2521 993 "red\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982192 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red\[0\] red0 " "Converted element name(s) from \"red\[0\]\" to \"red0\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 992 2464 2523 1009 "red\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982192 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red\[6\] red6 " "Converted element name(s) from \"red\[6\]\" to \"red6\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 896 2464 2514 913 "red\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982192 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red\[7..0\] red7..0 " "Converted element name(s) from \"red\[7..0\]\" to \"red7..0\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 920 2208 2464 937 "red\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982192 ""}  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 872 2464 2512 896 "red\[7\]" "" } { 912 2464 2514 929 "red\[5\]" "" } { 928 2464 2512 945 "red\[4\]" "" } { 944 2464 2512 961 "red\[3\]" "" } { 960 2464 2519 977 "red\[2\]" "" } { 976 2464 2521 993 "red\[1\]" "" } { 992 2464 2523 1009 "red\[0\]" "" } { 896 2464 2514 913 "red\[6\]" "" } { 920 2208 2464 937 "red\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1634911982192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test2 test2:inst4 " "Elaborating entity \"test2\" for hierarchy \"test2:inst4\"" {  } { { "VGA_CONTROLLER.bdf" "inst4" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 992 1808 2000 1104 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634911982196 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red OSSTWasHere.vhd(56) " "VHDL Process Statement warning at OSSTWasHere.vhd(56): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634911982200 "|VGA_CONTROLLER|test2:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue OSSTWasHere.vhd(56) " "VHDL Process Statement warning at OSSTWasHere.vhd(56): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634911982200 "|VGA_CONTROLLER|test2:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] OSSTWasHere.vhd(56) " "Inferred latch for \"blue\[0\]\" at OSSTWasHere.vhd(56)" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982200 "|VGA_CONTROLLER|test2:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] OSSTWasHere.vhd(56) " "Inferred latch for \"blue\[1\]\" at OSSTWasHere.vhd(56)" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982200 "|VGA_CONTROLLER|test2:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] OSSTWasHere.vhd(56) " "Inferred latch for \"blue\[2\]\" at OSSTWasHere.vhd(56)" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982200 "|VGA_CONTROLLER|test2:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] OSSTWasHere.vhd(56) " "Inferred latch for \"blue\[3\]\" at OSSTWasHere.vhd(56)" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982200 "|VGA_CONTROLLER|test2:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] OSSTWasHere.vhd(56) " "Inferred latch for \"blue\[4\]\" at OSSTWasHere.vhd(56)" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982200 "|VGA_CONTROLLER|test2:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] OSSTWasHere.vhd(56) " "Inferred latch for \"blue\[5\]\" at OSSTWasHere.vhd(56)" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982200 "|VGA_CONTROLLER|test2:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] OSSTWasHere.vhd(56) " "Inferred latch for \"blue\[6\]\" at OSSTWasHere.vhd(56)" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982200 "|VGA_CONTROLLER|test2:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] OSSTWasHere.vhd(56) " "Inferred latch for \"blue\[7\]\" at OSSTWasHere.vhd(56)" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982200 "|VGA_CONTROLLER|test2:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] OSSTWasHere.vhd(56) " "Inferred latch for \"red\[0\]\" at OSSTWasHere.vhd(56)" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982200 "|VGA_CONTROLLER|test2:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] OSSTWasHere.vhd(56) " "Inferred latch for \"red\[1\]\" at OSSTWasHere.vhd(56)" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982200 "|VGA_CONTROLLER|test2:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] OSSTWasHere.vhd(56) " "Inferred latch for \"red\[2\]\" at OSSTWasHere.vhd(56)" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982200 "|VGA_CONTROLLER|test2:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] OSSTWasHere.vhd(56) " "Inferred latch for \"red\[3\]\" at OSSTWasHere.vhd(56)" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982200 "|VGA_CONTROLLER|test2:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] OSSTWasHere.vhd(56) " "Inferred latch for \"red\[4\]\" at OSSTWasHere.vhd(56)" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982200 "|VGA_CONTROLLER|test2:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] OSSTWasHere.vhd(56) " "Inferred latch for \"red\[5\]\" at OSSTWasHere.vhd(56)" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982200 "|VGA_CONTROLLER|test2:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] OSSTWasHere.vhd(56) " "Inferred latch for \"red\[6\]\" at OSSTWasHere.vhd(56)" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982200 "|VGA_CONTROLLER|test2:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] OSSTWasHere.vhd(56) " "Inferred latch for \"red\[7\]\" at OSSTWasHere.vhd(56)" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982200 "|VGA_CONTROLLER|test2:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_timing vga_timing:inst " "Elaborating entity \"vga_timing\" for hierarchy \"vga_timing:inst\"" {  } { { "VGA_CONTROLLER.bdf" "inst" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 832 1352 1592 1008 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634911982200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst1 " "Elaborating entity \"PLL\" for hierarchy \"PLL:inst1\"" {  } { { "VGA_CONTROLLER.bdf" "inst1" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 648 984 1312 824 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634911982208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:inst1\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "E:/GitHub Docs/VGAOSST/PLL.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634911982231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:inst1\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "E:/GitHub Docs/VGAOSST/PLL.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634911982232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst1\|altpll:altpll_component " "Instantiated megafunction \"PLL:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2000 " "Parameter \"clk0_divide_by\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911982233 ""}  } { { "PLL.vhd" "" { Text "E:/GitHub Docs/VGAOSST/PLL.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634911982233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "E:/GitHub Docs/VGAOSST/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634911982271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/apps/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634911982271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_image_generator hw_image_generator:inst3 " "Elaborating entity \"hw_image_generator\" for hierarchy \"hw_image_generator:inst3\"" {  } { { "VGA_CONTROLLER.bdf" "inst3" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1232 1808 2000 1344 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634911982273 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red hw_image_generator.vhd(56) " "VHDL Process Statement warning at hw_image_generator.vhd(56): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634911982276 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue hw_image_generator.vhd(56) " "VHDL Process Statement warning at hw_image_generator.vhd(56): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634911982276 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] hw_image_generator.vhd(56) " "Inferred latch for \"blue\[0\]\" at hw_image_generator.vhd(56)" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982276 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] hw_image_generator.vhd(56) " "Inferred latch for \"blue\[1\]\" at hw_image_generator.vhd(56)" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982276 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] hw_image_generator.vhd(56) " "Inferred latch for \"blue\[2\]\" at hw_image_generator.vhd(56)" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982276 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] hw_image_generator.vhd(56) " "Inferred latch for \"blue\[3\]\" at hw_image_generator.vhd(56)" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982276 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] hw_image_generator.vhd(56) " "Inferred latch for \"blue\[4\]\" at hw_image_generator.vhd(56)" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982276 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] hw_image_generator.vhd(56) " "Inferred latch for \"blue\[5\]\" at hw_image_generator.vhd(56)" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982276 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] hw_image_generator.vhd(56) " "Inferred latch for \"blue\[6\]\" at hw_image_generator.vhd(56)" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982276 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] hw_image_generator.vhd(56) " "Inferred latch for \"blue\[7\]\" at hw_image_generator.vhd(56)" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982276 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] hw_image_generator.vhd(56) " "Inferred latch for \"red\[0\]\" at hw_image_generator.vhd(56)" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982276 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] hw_image_generator.vhd(56) " "Inferred latch for \"red\[1\]\" at hw_image_generator.vhd(56)" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982276 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] hw_image_generator.vhd(56) " "Inferred latch for \"red\[2\]\" at hw_image_generator.vhd(56)" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982276 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] hw_image_generator.vhd(56) " "Inferred latch for \"red\[3\]\" at hw_image_generator.vhd(56)" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982276 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] hw_image_generator.vhd(56) " "Inferred latch for \"red\[4\]\" at hw_image_generator.vhd(56)" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982276 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] hw_image_generator.vhd(56) " "Inferred latch for \"red\[5\]\" at hw_image_generator.vhd(56)" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982276 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] hw_image_generator.vhd(56) " "Inferred latch for \"red\[6\]\" at hw_image_generator.vhd(56)" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982276 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] hw_image_generator.vhd(56) " "Inferred latch for \"red\[7\]\" at hw_image_generator.vhd(56)" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982276 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "default default:inst19 " "Elaborating entity \"default\" for hierarchy \"default:inst19\"" {  } { { "VGA_CONTROLLER.bdf" "inst19" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1376 1808 2000 1488 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634911982276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test test:inst2 " "Elaborating entity \"test\" for hierarchy \"test:inst2\"" {  } { { "VGA_CONTROLLER.bdf" "inst2" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1112 1808 2000 1224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634911982277 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red test.vhd(56) " "VHDL Process Statement warning at test.vhd(56): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634911982278 "|VGA_CONTROLLER|test:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue test.vhd(56) " "VHDL Process Statement warning at test.vhd(56): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634911982278 "|VGA_CONTROLLER|test:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] test.vhd(56) " "Inferred latch for \"blue\[0\]\" at test.vhd(56)" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982278 "|VGA_CONTROLLER|test:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] test.vhd(56) " "Inferred latch for \"blue\[1\]\" at test.vhd(56)" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982278 "|VGA_CONTROLLER|test:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] test.vhd(56) " "Inferred latch for \"blue\[2\]\" at test.vhd(56)" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982278 "|VGA_CONTROLLER|test:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] test.vhd(56) " "Inferred latch for \"blue\[3\]\" at test.vhd(56)" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982278 "|VGA_CONTROLLER|test:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] test.vhd(56) " "Inferred latch for \"blue\[4\]\" at test.vhd(56)" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982278 "|VGA_CONTROLLER|test:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] test.vhd(56) " "Inferred latch for \"blue\[5\]\" at test.vhd(56)" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982278 "|VGA_CONTROLLER|test:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] test.vhd(56) " "Inferred latch for \"blue\[6\]\" at test.vhd(56)" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982278 "|VGA_CONTROLLER|test:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] test.vhd(56) " "Inferred latch for \"blue\[7\]\" at test.vhd(56)" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982278 "|VGA_CONTROLLER|test:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] test.vhd(56) " "Inferred latch for \"red\[0\]\" at test.vhd(56)" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982278 "|VGA_CONTROLLER|test:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] test.vhd(56) " "Inferred latch for \"red\[1\]\" at test.vhd(56)" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982278 "|VGA_CONTROLLER|test:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] test.vhd(56) " "Inferred latch for \"red\[2\]\" at test.vhd(56)" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982278 "|VGA_CONTROLLER|test:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] test.vhd(56) " "Inferred latch for \"red\[3\]\" at test.vhd(56)" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982278 "|VGA_CONTROLLER|test:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] test.vhd(56) " "Inferred latch for \"red\[4\]\" at test.vhd(56)" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982278 "|VGA_CONTROLLER|test:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] test.vhd(56) " "Inferred latch for \"red\[5\]\" at test.vhd(56)" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982278 "|VGA_CONTROLLER|test:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] test.vhd(56) " "Inferred latch for \"red\[6\]\" at test.vhd(56)" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982278 "|VGA_CONTROLLER|test:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] test.vhd(56) " "Inferred latch for \"red\[7\]\" at test.vhd(56)" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911982278 "|VGA_CONTROLLER|test:inst2"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "VGA_controller.vhd" "" { Text "E:/GitHub Docs/VGAOSST/VGA_controller.vhd" 35 -1 0 } } { "VGA_controller.vhd" "" { Text "E:/GitHub Docs/VGAOSST/VGA_controller.vhd" 37 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1634911983455 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1634911983455 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634911983800 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_timing:inst\|horizontal_coord\[31\] Low " "Register vga_timing:inst\|horizontal_coord\[31\] will power up to Low" {  } { { "VGA_controller.vhd" "" { Text "E:/GitHub Docs/VGAOSST/VGA_controller.vhd" 69 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1634911983893 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_timing:inst\|vertical_coord\[31\] Low " "Register vga_timing:inst\|vertical_coord\[31\] will power up to Low" {  } { { "VGA_controller.vhd" "" { Text "E:/GitHub Docs/VGAOSST/VGA_controller.vhd" 69 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1634911983893 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_timing:inst\|vertical_coord\[0\] Low " "Register vga_timing:inst\|vertical_coord\[0\] will power up to Low" {  } { { "VGA_controller.vhd" "" { Text "E:/GitHub Docs/VGAOSST/VGA_controller.vhd" 69 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1634911983893 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_timing:inst\|horizontal_coord\[0\] Low " "Register vga_timing:inst\|horizontal_coord\[0\] will power up to Low" {  } { { "VGA_controller.vhd" "" { Text "E:/GitHub Docs/VGAOSST/VGA_controller.vhd" 69 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1634911983893 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1634911983893 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634911984625 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634911984625 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "506 " "Implemented 506 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634911984659 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634911984659 ""} { "Info" "ICUT_CUT_TM_LCELLS" "492 " "Implemented 492 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634911984659 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1634911984659 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634911984659 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634911984673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 23 01:13:04 2021 " "Processing ended: Sat Oct 23 01:13:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634911984673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634911984673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634911984673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911984673 ""}
