Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Oct  4 10:51:11 2019
| Host         : PC-20180520MDXC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file led_timing_summary_routed.rpt -rpx led_timing_summary_routed.rpx -warn_on_violation
| Design       : led
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_1s_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.914      -17.173                     32                   32        0.228        0.000                      0                   32        0.345        0.000                       0                    38  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
MY_CLK_400M/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0      {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_0      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MY_CLK_400M/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0           -0.914      -17.173                     32                   32        0.228        0.000                      0                   32        0.345        0.000                       0                    34  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MY_CLK_400M/inst/clk_in1
  To Clock:  MY_CLK_400M/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MY_CLK_400M/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MY_CLK_400M/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  MY_CLK_400M/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  MY_CLK_400M/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  MY_CLK_400M/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  MY_CLK_400M/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  MY_CLK_400M/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  MY_CLK_400M/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           32  Failing Endpoints,  Worst Slack       -0.914ns,  Total Violation      -17.173ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.914ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 2.397ns (71.472%)  route 0.957ns (28.528%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.407ns = ( -0.907 - 2.500 ) 
    Source Clock Delay      (SCD):    -3.858ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           1.253     1.253    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          1.619    -3.858    CLK_400M
    SLICE_X64Y65         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.518    -3.340 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.470    -2.871    counter_reg_n_0_[2]
    SLICE_X62Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -2.197 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -2.197    counter_reg[4]_i_2_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -2.083 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -2.083    counter_reg[8]_i_2_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.969 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.969    counter_reg[12]_i_2_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.855 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.855    counter_reg[16]_i_2_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.741 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.741    counter_reg[20]_i_2_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.627 r  counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.627    counter_reg[24]_i_2_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.513 r  counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.513    counter_reg[28]_i_2_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -1.291 r  counter_reg[30]_i_5/O[0]
                         net (fo=1, routed)           0.487    -0.804    data0[29]
    SLICE_X63Y72         LUT5 (Prop_lut5_I4_O)        0.299    -0.505 r  counter[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.505    counter[29]
    SLICE_X63Y72         FDRE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    W5                   IBUF                         0.000     2.500 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           1.181     3.681    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -4.069 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -2.493    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.402 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          1.495    -0.907    CLK_400M
    SLICE_X63Y72         FDRE                                         r  counter_reg[29]/C
                         clock pessimism             -0.483    -1.390    
                         clock uncertainty           -0.057    -1.448    
    SLICE_X63Y72         FDRE (Setup_fdre_C_D)        0.029    -1.419    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                 -0.914    

Slack (VIOLATED) :        -0.889ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 2.513ns (75.444%)  route 0.818ns (24.556%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.407ns = ( -0.907 - 2.500 ) 
    Source Clock Delay      (SCD):    -3.858ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           1.253     1.253    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          1.619    -3.858    CLK_400M
    SLICE_X64Y65         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.518    -3.340 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.470    -2.871    counter_reg_n_0_[2]
    SLICE_X62Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -2.197 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -2.197    counter_reg[4]_i_2_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -2.083 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -2.083    counter_reg[8]_i_2_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.969 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.969    counter_reg[12]_i_2_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.855 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.855    counter_reg[16]_i_2_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.741 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.741    counter_reg[20]_i_2_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.627 r  counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.627    counter_reg[24]_i_2_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.513 r  counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.513    counter_reg[28]_i_2_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -1.179 r  counter_reg[30]_i_5/O[1]
                         net (fo=1, routed)           0.348    -0.830    data0[30]
    SLICE_X63Y72         LUT5 (Prop_lut5_I4_O)        0.303    -0.527 r  counter[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.527    counter[30]
    SLICE_X63Y72         FDRE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    W5                   IBUF                         0.000     2.500 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           1.181     3.681    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -4.069 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -2.493    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.402 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          1.495    -0.907    CLK_400M
    SLICE_X63Y72         FDRE                                         r  counter_reg[30]/C
                         clock pessimism             -0.483    -1.390    
                         clock uncertainty           -0.057    -1.448    
    SLICE_X63Y72         FDRE (Setup_fdre_C_D)        0.031    -1.417    counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                 -0.889    

Slack (VIOLATED) :        -0.773ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 2.399ns (74.573%)  route 0.818ns (25.427%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.405ns = ( -0.905 - 2.500 ) 
    Source Clock Delay      (SCD):    -3.858ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           1.253     1.253    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          1.619    -3.858    CLK_400M
    SLICE_X64Y65         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.518    -3.340 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.470    -2.871    counter_reg_n_0_[2]
    SLICE_X62Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -2.197 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -2.197    counter_reg[4]_i_2_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -2.083 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -2.083    counter_reg[8]_i_2_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.969 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.969    counter_reg[12]_i_2_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.855 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.855    counter_reg[16]_i_2_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.741 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.741    counter_reg[20]_i_2_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.627 r  counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.627    counter_reg[24]_i_2_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -1.293 r  counter_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.348    -0.944    data0[26]
    SLICE_X63Y71         LUT5 (Prop_lut5_I4_O)        0.303    -0.641 r  counter[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.641    counter[26]
    SLICE_X63Y71         FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    W5                   IBUF                         0.000     2.500 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           1.181     3.681    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -4.069 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -2.493    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.402 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          1.497    -0.905    CLK_400M
    SLICE_X63Y71         FDRE                                         r  counter_reg[26]/C
                         clock pessimism             -0.483    -1.388    
                         clock uncertainty           -0.057    -1.446    
    SLICE_X63Y71         FDRE (Setup_fdre_C_D)        0.031    -1.415    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           0.641    
  -------------------------------------------------------------------
                         slack                                 -0.773    

Slack (VIOLATED) :        -0.710ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 2.381ns (75.520%)  route 0.772ns (24.480%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.407ns = ( -0.907 - 2.500 ) 
    Source Clock Delay      (SCD):    -3.858ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           1.253     1.253    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          1.619    -3.858    CLK_400M
    SLICE_X64Y65         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.518    -3.340 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.470    -2.871    counter_reg_n_0_[2]
    SLICE_X62Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -2.197 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -2.197    counter_reg[4]_i_2_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -2.083 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -2.083    counter_reg[8]_i_2_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.969 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.969    counter_reg[12]_i_2_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.855 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.855    counter_reg[16]_i_2_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.741 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.741    counter_reg[20]_i_2_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.627 r  counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.627    counter_reg[24]_i_2_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -1.314 r  counter_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.302    -1.012    data0[28]
    SLICE_X63Y72         LUT5 (Prop_lut5_I4_O)        0.306    -0.706 r  counter[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.706    counter[28]
    SLICE_X63Y72         FDRE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    W5                   IBUF                         0.000     2.500 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           1.181     3.681    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -4.069 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -2.493    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.402 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          1.495    -0.907    CLK_400M
    SLICE_X63Y72         FDRE                                         r  counter_reg[28]/C
                         clock pessimism             -0.483    -1.390    
                         clock uncertainty           -0.057    -1.448    
    SLICE_X63Y72         FDRE (Setup_fdre_C_D)        0.032    -1.416    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           0.706    
  -------------------------------------------------------------------
                         slack                                 -0.710    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 2.169ns (69.391%)  route 0.957ns (30.609%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.404ns = ( -0.904 - 2.500 ) 
    Source Clock Delay      (SCD):    -3.858ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           1.253     1.253    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          1.619    -3.858    CLK_400M
    SLICE_X64Y65         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.518    -3.340 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.470    -2.871    counter_reg_n_0_[2]
    SLICE_X62Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -2.197 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -2.197    counter_reg[4]_i_2_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -2.083 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -2.083    counter_reg[8]_i_2_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.969 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.969    counter_reg[12]_i_2_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.855 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.855    counter_reg[16]_i_2_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.741 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.741    counter_reg[20]_i_2_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -1.519 r  counter_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.487    -1.032    data0[21]
    SLICE_X63Y70         LUT5 (Prop_lut5_I4_O)        0.299    -0.733 r  counter[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.733    counter[21]
    SLICE_X63Y70         FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    W5                   IBUF                         0.000     2.500 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           1.181     3.681    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -4.069 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -2.493    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.402 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          1.498    -0.904    CLK_400M
    SLICE_X63Y70         FDRE                                         r  counter_reg[21]/C
                         clock pessimism             -0.483    -1.387    
                         clock uncertainty           -0.057    -1.445    
    SLICE_X63Y70         FDRE (Setup_fdre_C_D)        0.029    -1.416    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           0.733    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.670ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 2.153ns (68.433%)  route 0.993ns (31.567%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.405ns = ( -0.905 - 2.500 ) 
    Source Clock Delay      (SCD):    -3.858ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           1.253     1.253    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          1.619    -3.858    CLK_400M
    SLICE_X64Y65         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.518    -3.340 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.470    -2.871    counter_reg_n_0_[2]
    SLICE_X62Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -2.197 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -2.197    counter_reg[4]_i_2_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -2.083 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -2.083    counter_reg[8]_i_2_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.969 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.969    counter_reg[12]_i_2_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.855 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.855    counter_reg[16]_i_2_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -1.542 r  counter_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.523    -1.018    data0[20]
    SLICE_X60Y70         LUT5 (Prop_lut5_I4_O)        0.306    -0.712 r  counter[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.712    counter[20]
    SLICE_X60Y70         FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    W5                   IBUF                         0.000     2.500 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           1.181     3.681    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -4.069 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -2.493    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.402 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          1.497    -0.905    CLK_400M
    SLICE_X60Y70         FDRE                                         r  counter_reg[20]/C
                         clock pessimism             -0.497    -1.402    
                         clock uncertainty           -0.057    -1.460    
    SLICE_X60Y70         FDRE (Setup_fdre_C_D)        0.077    -1.383    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           0.712    
  -------------------------------------------------------------------
                         slack                                 -0.670    

Slack (VIOLATED) :        -0.670ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 2.303ns (73.954%)  route 0.811ns (26.046%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.405ns = ( -0.905 - 2.500 ) 
    Source Clock Delay      (SCD):    -3.858ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           1.253     1.253    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          1.619    -3.858    CLK_400M
    SLICE_X64Y65         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.518    -3.340 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.470    -2.871    counter_reg_n_0_[2]
    SLICE_X62Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -2.197 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -2.197    counter_reg[4]_i_2_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -2.083 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -2.083    counter_reg[8]_i_2_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.969 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.969    counter_reg[12]_i_2_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.855 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.855    counter_reg[16]_i_2_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.741 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.741    counter_reg[20]_i_2_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.627 r  counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.627    counter_reg[24]_i_2_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -1.388 r  counter_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.341    -1.046    data0[27]
    SLICE_X63Y71         LUT5 (Prop_lut5_I4_O)        0.302    -0.744 r  counter[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.744    counter[27]
    SLICE_X63Y71         FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    W5                   IBUF                         0.000     2.500 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           1.181     3.681    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -4.069 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -2.493    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.402 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          1.497    -0.905    CLK_400M
    SLICE_X63Y71         FDRE                                         r  counter_reg[27]/C
                         clock pessimism             -0.483    -1.388    
                         clock uncertainty           -0.057    -1.446    
    SLICE_X63Y71         FDRE (Setup_fdre_C_D)        0.031    -1.415    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                 -0.670    

Slack (VIOLATED) :        -0.658ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 2.285ns (73.639%)  route 0.818ns (26.361%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.404ns = ( -0.904 - 2.500 ) 
    Source Clock Delay      (SCD):    -3.858ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           1.253     1.253    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          1.619    -3.858    CLK_400M
    SLICE_X64Y65         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.518    -3.340 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.470    -2.871    counter_reg_n_0_[2]
    SLICE_X62Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -2.197 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -2.197    counter_reg[4]_i_2_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -2.083 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -2.083    counter_reg[8]_i_2_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.969 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.969    counter_reg[12]_i_2_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.855 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.855    counter_reg[16]_i_2_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.741 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.741    counter_reg[20]_i_2_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -1.407 r  counter_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.348    -1.058    data0[22]
    SLICE_X63Y70         LUT5 (Prop_lut5_I4_O)        0.303    -0.755 r  counter[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.755    counter[22]
    SLICE_X63Y70         FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    W5                   IBUF                         0.000     2.500 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           1.181     3.681    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -4.069 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -2.493    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.402 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          1.498    -0.904    CLK_400M
    SLICE_X63Y70         FDRE                                         r  counter_reg[22]/C
                         clock pessimism             -0.483    -1.387    
                         clock uncertainty           -0.057    -1.445    
    SLICE_X63Y70         FDRE (Setup_fdre_C_D)        0.031    -1.414    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                 -0.658    

Slack (VIOLATED) :        -0.643ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 2.039ns (66.012%)  route 1.050ns (33.988%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.403ns = ( -0.903 - 2.500 ) 
    Source Clock Delay      (SCD):    -3.858ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           1.253     1.253    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          1.619    -3.858    CLK_400M
    SLICE_X64Y65         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.518    -3.340 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.470    -2.871    counter_reg_n_0_[2]
    SLICE_X62Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -2.197 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -2.197    counter_reg[4]_i_2_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -2.083 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -2.083    counter_reg[8]_i_2_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.969 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.969    counter_reg[12]_i_2_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -1.656 r  counter_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.580    -1.075    data0[16]
    SLICE_X63Y68         LUT5 (Prop_lut5_I4_O)        0.306    -0.769 r  counter[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.769    counter[16]
    SLICE_X63Y68         FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    W5                   IBUF                         0.000     2.500 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           1.181     3.681    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -4.069 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -2.493    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.402 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          1.499    -0.903    CLK_400M
    SLICE_X63Y68         FDRE                                         r  counter_reg[16]/C
                         clock pessimism             -0.483    -1.386    
                         clock uncertainty           -0.057    -1.444    
    SLICE_X63Y68         FDRE (Setup_fdre_C_D)        0.031    -1.413    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                 -0.643    

Slack (VIOLATED) :        -0.617ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 2.267ns (74.446%)  route 0.778ns (25.554%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.405ns = ( -0.905 - 2.500 ) 
    Source Clock Delay      (SCD):    -3.858ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           1.253     1.253    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          1.619    -3.858    CLK_400M
    SLICE_X64Y65         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.518    -3.340 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.470    -2.871    counter_reg_n_0_[2]
    SLICE_X62Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -2.197 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -2.197    counter_reg[4]_i_2_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -2.083 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -2.083    counter_reg[8]_i_2_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.969 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.969    counter_reg[12]_i_2_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.855 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.855    counter_reg[16]_i_2_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.741 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.741    counter_reg[20]_i_2_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -1.428 r  counter_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.309    -1.119    data0[24]
    SLICE_X61Y70         LUT5 (Prop_lut5_I4_O)        0.306    -0.813 r  counter[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.813    counter[24]
    SLICE_X61Y70         FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    W5                   IBUF                         0.000     2.500 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           1.181     3.681    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -4.069 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -2.493    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.402 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          1.497    -0.905    CLK_400M
    SLICE_X61Y70         FDRE                                         r  counter_reg[24]/C
                         clock pessimism             -0.497    -1.402    
                         clock uncertainty           -0.057    -1.460    
    SLICE_X61Y70         FDRE (Setup_fdre_C_D)        0.029    -1.431    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                 -0.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.456%)  route 0.175ns (48.544%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          0.589    -0.767    CLK_400M
    SLICE_X65Y65         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  counter_reg[0]/Q
                         net (fo=33, routed)          0.175    -0.450    counter_reg_n_0_[0]
    SLICE_X64Y65         LUT5 (Prop_lut5_I0_O)        0.045    -0.405 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.405    counter[2]
    SLICE_X64Y65         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          0.857    -0.725    CLK_400M
    SLICE_X64Y65         FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.029    -0.754    
    SLICE_X64Y65         FDRE (Hold_fdre_C_D)         0.120    -0.634    counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.227%)  route 0.254ns (57.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          0.589    -0.767    CLK_400M
    SLICE_X65Y65         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.626 f  counter_reg[0]/Q
                         net (fo=33, routed)          0.254    -0.371    counter_reg_n_0_[0]
    SLICE_X65Y65         LUT4 (Prop_lut4_I3_O)        0.045    -0.326 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    counter[0]
    SLICE_X65Y65         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          0.857    -0.725    CLK_400M
    SLICE_X65Y65         FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.042    -0.767    
    SLICE_X65Y65         FDRE (Hold_fdre_C_D)         0.092    -0.675    counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.144%)  route 0.343ns (64.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          0.589    -0.767    CLK_400M
    SLICE_X65Y65         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  counter_reg[0]/Q
                         net (fo=33, routed)          0.343    -0.282    counter_reg_n_0_[0]
    SLICE_X64Y66         LUT5 (Prop_lut5_I0_O)        0.045    -0.237 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    counter[6]
    SLICE_X64Y66         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          0.856    -0.726    CLK_400M
    SLICE_X64Y66         FDRE                                         r  counter_reg[6]/C
                         clock pessimism             -0.028    -0.754    
    SLICE_X64Y66         FDRE (Hold_fdre_C_D)         0.120    -0.634    counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.874%)  route 0.318ns (63.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          0.589    -0.767    CLK_400M
    SLICE_X65Y65         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  counter_reg[0]/Q
                         net (fo=33, routed)          0.318    -0.307    counter_reg_n_0_[0]
    SLICE_X63Y65         LUT5 (Prop_lut5_I0_O)        0.045    -0.262 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    counter[3]
    SLICE_X63Y65         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          0.857    -0.725    CLK_400M
    SLICE_X63Y65         FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.028    -0.753    
    SLICE_X63Y65         FDRE (Hold_fdre_C_D)         0.092    -0.661    counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.801%)  route 0.319ns (63.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          0.589    -0.767    CLK_400M
    SLICE_X65Y65         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  counter_reg[0]/Q
                         net (fo=33, routed)          0.319    -0.306    counter_reg_n_0_[0]
    SLICE_X63Y65         LUT5 (Prop_lut5_I0_O)        0.045    -0.261 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    counter[4]
    SLICE_X63Y65         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          0.857    -0.725    CLK_400M
    SLICE_X63Y65         FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.028    -0.753    
    SLICE_X63Y65         FDRE (Hold_fdre_C_D)         0.092    -0.661    counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.363ns (66.454%)  route 0.183ns (33.546%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          0.587    -0.769    CLK_400M
    SLICE_X63Y67         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.628 r  counter_reg[9]/Q
                         net (fo=2, routed)           0.071    -0.557    counter_reg_n_0_[9]
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.442 r  counter_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.113    -0.329    data0[9]
    SLICE_X63Y67         LUT5 (Prop_lut5_I4_O)        0.107    -0.222 r  counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    counter[9]
    SLICE_X63Y67         FDRE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          0.855    -0.727    CLK_400M
    SLICE_X63Y67         FDRE                                         r  counter_reg[9]/C
                         clock pessimism             -0.042    -0.769    
    SLICE_X63Y67         FDRE (Hold_fdre_C_D)         0.092    -0.677    counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.359ns (65.677%)  route 0.188ns (34.323%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          0.587    -0.769    CLK_400M
    SLICE_X63Y67         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.628 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.072    -0.556    counter_reg_n_0_[12]
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.448 r  counter_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.116    -0.332    data0[12]
    SLICE_X63Y67         LUT5 (Prop_lut5_I4_O)        0.110    -0.222 r  counter[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    counter[12]
    SLICE_X63Y67         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          0.855    -0.727    CLK_400M
    SLICE_X63Y67         FDRE                                         r  counter_reg[12]/C
                         clock pessimism             -0.042    -0.769    
    SLICE_X63Y67         FDRE (Hold_fdre_C_D)         0.092    -0.677    counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.186ns (32.615%)  route 0.384ns (67.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          0.589    -0.767    CLK_400M
    SLICE_X65Y65         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  counter_reg[0]/Q
                         net (fo=33, routed)          0.384    -0.241    counter_reg_n_0_[0]
    SLICE_X63Y66         LUT5 (Prop_lut5_I0_O)        0.045    -0.196 r  counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    counter[8]
    SLICE_X63Y66         FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          0.856    -0.726    CLK_400M
    SLICE_X63Y66         FDRE                                         r  counter_reg[8]/C
                         clock pessimism             -0.028    -0.754    
    SLICE_X63Y66         FDRE (Hold_fdre_C_D)         0.092    -0.662    counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.222%)  route 0.410ns (68.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          0.589    -0.767    CLK_400M
    SLICE_X65Y65         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  counter_reg[0]/Q
                         net (fo=33, routed)          0.410    -0.216    counter_reg_n_0_[0]
    SLICE_X63Y68         LUT5 (Prop_lut5_I0_O)        0.045    -0.171 r  counter[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    counter[13]
    SLICE_X63Y68         FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          0.854    -0.728    CLK_400M
    SLICE_X63Y68         FDRE                                         r  counter_reg[13]/C
                         clock pessimism             -0.028    -0.756    
    SLICE_X63Y68         FDRE (Hold_fdre_C_D)         0.091    -0.665    counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.399ns (68.077%)  route 0.187ns (31.923%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          0.587    -0.769    CLK_400M
    SLICE_X63Y67         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.628 r  counter_reg[9]/Q
                         net (fo=2, routed)           0.071    -0.557    counter_reg_n_0_[9]
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.406 r  counter_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.116    -0.290    data0[10]
    SLICE_X63Y67         LUT5 (Prop_lut5_I4_O)        0.107    -0.183 r  counter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    counter[10]
    SLICE_X63Y67         FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    MY_CLK_400M/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    MY_CLK_400M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  MY_CLK_400M/inst/clkout1_buf/O
                         net (fo=32, routed)          0.855    -0.727    CLK_400M
    SLICE_X63Y67         FDRE                                         r  counter_reg[10]/C
                         clock pessimism             -0.042    -0.769    
    SLICE_X63Y67         FDRE (Hold_fdre_C_D)         0.092    -0.677    counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.494    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y0   MY_CLK_400M/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y0  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X65Y71    clk_1s_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X65Y65    counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X63Y67    counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X63Y67    counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X63Y67    counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X63Y68    counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X63Y69    counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X63Y68    counter_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  MY_CLK_400M/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X65Y71    clk_1s_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X65Y65    counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X63Y67    counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X63Y67    counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X63Y67    counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X63Y68    counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X63Y69    counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X63Y69    counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X63Y68    counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X63Y68    counter_reg[16]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X65Y65    counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X63Y67    counter_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X63Y67    counter_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X63Y67    counter_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X63Y68    counter_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X63Y69    counter_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X63Y68    counter_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X63Y68    counter_reg[16]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X63Y69    counter_reg[18]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X63Y65    counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MY_CLK_400M/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   MY_CLK_400M/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  MY_CLK_400M/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  MY_CLK_400M/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  MY_CLK_400M/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  MY_CLK_400M/inst/plle2_adv_inst/CLKFBOUT



