#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c82990 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c77670 .scope module, "tb" "tb" 3 57;
 .timescale -12 -12;
L_0x1c83f40 .functor NOT 1, L_0x1cc3f40, C4<0>, C4<0>, C4<0>;
L_0x1cc3d10 .functor XOR 10, L_0x1cc3b40, L_0x1cc3c70, C4<0000000000>, C4<0000000000>;
L_0x1cc3e50 .functor XOR 10, L_0x1cc3d10, L_0x1cc3d80, C4<0000000000>, C4<0000000000>;
v0x1cc1b50_0 .net *"_ivl_10", 9 0, L_0x1cc3d80;  1 drivers
v0x1cc1c50_0 .net *"_ivl_12", 9 0, L_0x1cc3e50;  1 drivers
v0x1cc1d30_0 .net *"_ivl_2", 9 0, L_0x1cc3aa0;  1 drivers
v0x1cc1df0_0 .net *"_ivl_4", 9 0, L_0x1cc3b40;  1 drivers
v0x1cc1ed0_0 .net *"_ivl_6", 9 0, L_0x1cc3c70;  1 drivers
v0x1cc2000_0 .net *"_ivl_8", 9 0, L_0x1cc3d10;  1 drivers
v0x1cc20e0_0 .net "a", 2 0, v0x1cc07d0_0;  1 drivers
v0x1cc21a0_0 .net "b", 2 0, v0x1cc0890_0;  1 drivers
v0x1cc2260_0 .var "clk", 0 0;
v0x1cc2390_0 .net "out_not_dut", 5 0, L_0x1cc3990;  1 drivers
v0x1cc2430_0 .net "out_not_ref", 5 0, L_0x1cc3120;  1 drivers
v0x1cc24d0_0 .net "out_or_bitwise_dut", 2 0, L_0x1cc32b0;  1 drivers
v0x1cc25a0_0 .net "out_or_bitwise_ref", 2 0, L_0x1c8f0f0;  1 drivers
v0x1cc2670_0 .net "out_or_logical_dut", 0 0, L_0x1cc3790;  1 drivers
v0x1cc2740_0 .net "out_or_logical_ref", 0 0, L_0x1c83fb0;  1 drivers
v0x1cc2810_0 .var/2u "stats1", 287 0;
v0x1cc28b0_0 .var/2u "strobe", 0 0;
v0x1cc2950_0 .net "tb_match", 0 0, L_0x1cc3f40;  1 drivers
v0x1cc2a10_0 .net "tb_mismatch", 0 0, L_0x1c83f40;  1 drivers
v0x1cc2ad0_0 .net "wavedrom_enable", 0 0, v0x1cc0a00_0;  1 drivers
v0x1cc2ba0_0 .net "wavedrom_title", 511 0, v0x1cc0aa0_0;  1 drivers
L_0x1cc3aa0 .concat [ 6 1 3 0], L_0x1cc3120, L_0x1c83fb0, L_0x1c8f0f0;
L_0x1cc3b40 .concat [ 6 1 3 0], L_0x1cc3120, L_0x1c83fb0, L_0x1c8f0f0;
L_0x1cc3c70 .concat [ 6 1 3 0], L_0x1cc3990, L_0x1cc3790, L_0x1cc32b0;
L_0x1cc3d80 .concat [ 6 1 3 0], L_0x1cc3120, L_0x1c83fb0, L_0x1c8f0f0;
L_0x1cc3f40 .cmp/eeq 10, L_0x1cc3aa0, L_0x1cc3e50;
S_0x1c8e1c0 .scope module, "good1" "reference_module" 3 106, 3 4 0, S_0x1c77670;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /OUTPUT 3 "out_or_bitwise";
    .port_info 3 /OUTPUT 1 "out_or_logical";
    .port_info 4 /OUTPUT 6 "out_not";
L_0x1c8f0f0 .functor OR 3, v0x1cc07d0_0, v0x1cc0890_0, C4<000>, C4<000>;
L_0x1c83fb0 .functor OR 1, L_0x1cc2d80, L_0x1cc2e50, C4<0>, C4<0>;
L_0x1cc3010 .functor NOT 3, v0x1cc0890_0, C4<000>, C4<000>, C4<000>;
L_0x1cc3080 .functor NOT 3, v0x1cc07d0_0, C4<000>, C4<000>, C4<000>;
v0x1c841b0_0 .net *"_ivl_12", 2 0, L_0x1cc3010;  1 drivers
v0x1c84250_0 .net *"_ivl_14", 2 0, L_0x1cc3080;  1 drivers
L_0x7fce0d879018 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1cbf500_0 .net/2u *"_ivl_2", 2 0, L_0x7fce0d879018;  1 drivers
v0x1cbf5c0_0 .net *"_ivl_4", 0 0, L_0x1cc2d80;  1 drivers
L_0x7fce0d879060 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1cbf680_0 .net/2u *"_ivl_6", 2 0, L_0x7fce0d879060;  1 drivers
v0x1cbf7b0_0 .net *"_ivl_8", 0 0, L_0x1cc2e50;  1 drivers
v0x1cbf870_0 .net "a", 2 0, v0x1cc07d0_0;  alias, 1 drivers
v0x1cbf950_0 .net "b", 2 0, v0x1cc0890_0;  alias, 1 drivers
v0x1cbfa30_0 .net "out_not", 5 0, L_0x1cc3120;  alias, 1 drivers
v0x1cbfb10_0 .net "out_or_bitwise", 2 0, L_0x1c8f0f0;  alias, 1 drivers
v0x1cbfbf0_0 .net "out_or_logical", 0 0, L_0x1c83fb0;  alias, 1 drivers
L_0x1cc2d80 .cmp/ne 3, v0x1cc07d0_0, L_0x7fce0d879018;
L_0x1cc2e50 .cmp/ne 3, v0x1cc0890_0, L_0x7fce0d879060;
L_0x1cc3120 .concat [ 3 3 0 0], L_0x1cc3080, L_0x1cc3010;
S_0x1cbfd50 .scope module, "stim1" "stimulus_gen" 3 101, 3 19 0, S_0x1c77670;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 3 "a";
    .port_info 2 /OUTPUT 3 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1cc07d0_0 .var "a", 2 0;
v0x1cc0890_0 .var "b", 2 0;
v0x1cc0930_0 .net "clk", 0 0, v0x1cc2260_0;  1 drivers
v0x1cc0a00_0 .var "wavedrom_enable", 0 0;
v0x1cc0aa0_0 .var "wavedrom_title", 511 0;
S_0x1cbffb0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 40, 3 40 0, S_0x1cbfd50;
 .timescale -12 -12;
v0x1cc0210_0 .var/2s "count", 31 0;
E_0x1c89a10/0 .event negedge, v0x1cc0930_0;
E_0x1c89a10/1 .event posedge, v0x1cc0930_0;
E_0x1c89a10 .event/or E_0x1c89a10/0, E_0x1c89a10/1;
E_0x1c89340 .event posedge, v0x1cc0930_0;
E_0x1c89600 .event negedge, v0x1cc0930_0;
S_0x1cc0310 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1cbfd50;
 .timescale -12 -12;
v0x1cc0510_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1cc05f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1cbfd50;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1cc0c70 .scope module, "top_module1" "top_module" 3 113, 4 1 0, S_0x1c77670;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /OUTPUT 3 "out_or_bitwise";
    .port_info 3 /OUTPUT 1 "out_or_logical";
    .port_info 4 /OUTPUT 6 "out_not";
L_0x1cc32b0 .functor OR 3, v0x1cc07d0_0, v0x1cc0890_0, C4<000>, C4<000>;
L_0x1cc3790 .functor OR 1, L_0x1cc3390, L_0x1cc3590, C4<0>, C4<0>;
L_0x1cc3990 .functor NOT 6, L_0x1cc38f0, C4<000000>, C4<000000>, C4<000000>;
v0x1cc0f30_0 .net *"_ivl_12", 5 0, L_0x1cc38f0;  1 drivers
L_0x7fce0d8790a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1cc1010_0 .net/2u *"_ivl_2", 2 0, L_0x7fce0d8790a8;  1 drivers
v0x1cc10f0_0 .net *"_ivl_4", 0 0, L_0x1cc3390;  1 drivers
L_0x7fce0d8790f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1cc11c0_0 .net/2u *"_ivl_6", 2 0, L_0x7fce0d8790f0;  1 drivers
v0x1cc12a0_0 .net *"_ivl_8", 0 0, L_0x1cc3590;  1 drivers
v0x1cc13b0_0 .net "a", 2 0, v0x1cc07d0_0;  alias, 1 drivers
v0x1cc14c0_0 .net "b", 2 0, v0x1cc0890_0;  alias, 1 drivers
v0x1cc15d0_0 .net "out_not", 5 0, L_0x1cc3990;  alias, 1 drivers
v0x1cc16b0_0 .net "out_or_bitwise", 2 0, L_0x1cc32b0;  alias, 1 drivers
v0x1cc1820_0 .net "out_or_logical", 0 0, L_0x1cc3790;  alias, 1 drivers
L_0x1cc3390 .cmp/ne 3, v0x1cc07d0_0, L_0x7fce0d8790a8;
L_0x1cc3590 .cmp/ne 3, v0x1cc0890_0, L_0x7fce0d8790f0;
L_0x1cc38f0 .concat [ 3 3 0 0], v0x1cc0890_0, v0x1cc07d0_0;
S_0x1cc1980 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x1c77670;
 .timescale -12 -12;
E_0x1c739f0 .event anyedge, v0x1cc28b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1cc28b0_0;
    %nor/r;
    %assign/vec4 v0x1cc28b0_0, 0;
    %wait E_0x1c739f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1cbfd50;
T_3 ;
    %fork t_1, S_0x1cbffb0;
    %jmp t_0;
    .scope S_0x1cbffb0;
t_1 ;
    %pushi/vec4 56, 0, 32;
    %store/vec4 v0x1cc0210_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %split/vec4 3;
    %assign/vec4 v0x1cc07d0_0, 0;
    %assign/vec4 v0x1cc0890_0, 0;
    %wait E_0x1c89600;
    %pushi/vec4 30, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c89340;
    %load/vec4 v0x1cc0210_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1cc0210_0, 0, 32;
    %pad/s 6;
    %split/vec4 3;
    %assign/vec4 v0x1cc07d0_0, 0;
    %assign/vec4 v0x1cc0890_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1cc05f0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c89a10;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pad/s 6;
    %split/vec4 3;
    %assign/vec4 v0x1cc07d0_0, 0;
    %assign/vec4 v0x1cc0890_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 52 "$finish" {0 0 0};
    %end;
    .scope S_0x1cbfd50;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1c77670;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cc2260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cc28b0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1c77670;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1cc2260_0;
    %inv;
    %store/vec4 v0x1cc2260_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1c77670;
T_6 ;
    %vpi_call/w 3 93 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 94 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1cc0930_0, v0x1cc2a10_0, v0x1cc20e0_0, v0x1cc21a0_0, v0x1cc25a0_0, v0x1cc24d0_0, v0x1cc2740_0, v0x1cc2670_0, v0x1cc2430_0, v0x1cc2390_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1c77670;
T_7 ;
    %load/vec4 v0x1cc2810_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1cc2810_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1cc2810_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_or_bitwise", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_or_bitwise" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1cc2810_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1cc2810_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cc2810_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_or_logical", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_or_logical" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1cc2810_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1cc2810_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1cc2810_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_not", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_not" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1cc2810_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1cc2810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1cc2810_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1cc2810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1c77670;
T_8 ;
    %wait E_0x1c89a10;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cc2810_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cc2810_0, 4, 32;
    %load/vec4 v0x1cc2950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1cc2810_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cc2810_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cc2810_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cc2810_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1cc25a0_0;
    %load/vec4 v0x1cc25a0_0;
    %load/vec4 v0x1cc24d0_0;
    %xor;
    %load/vec4 v0x1cc25a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1cc2810_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cc2810_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1cc2810_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cc2810_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1cc2740_0;
    %load/vec4 v0x1cc2740_0;
    %load/vec4 v0x1cc2670_0;
    %xor;
    %load/vec4 v0x1cc2740_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1cc2810_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cc2810_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1cc2810_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cc2810_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1cc2430_0;
    %load/vec4 v0x1cc2430_0;
    %load/vec4 v0x1cc2390_0;
    %xor;
    %load/vec4 v0x1cc2430_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1cc2810_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cc2810_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1cc2810_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cc2810_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/vectorgates/vectorgates_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/vectorgates/iter0/response13/top_module.sv";
