Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Mar 22 14:38:36 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file System_timing_summary_routed.rpt -pb System_timing_summary_routed.pb -rpx System_timing_summary_routed.rpx -warn_on_violation
| Design       : System
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/result_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.841        0.000                      0                  977        0.053        0.000                      0                  977        3.500        0.000                       0                   494  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.841        0.000                      0                  949        0.053        0.000                      0                  949        3.500        0.000                       0                   494  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.068        0.000                      0                   28        0.887        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.841ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.841ns  (required time - arrival time)
  Source:                 Inst_LCD/byteSel_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/i2c_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.138ns  (logic 1.434ns (27.912%)  route 3.704ns (72.088%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.757     5.391    Inst_LCD/clock_IBUF_BUFG
    SLICE_X41Y44         FDSE                                         r  Inst_LCD/byteSel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDSE (Prop_fdse_C_Q)         0.456     5.847 f  Inst_LCD/byteSel_reg[0]/Q
                         net (fo=81, routed)          0.916     6.763    Inst_LCD/Q[0]
    SLICE_X36Y44         LUT5 (Prop_lut5_I4_O)        0.152     6.915 f  Inst_LCD/i2c_data[6]_i_10/O
                         net (fo=10, routed)          1.165     8.080    Inst_LCD/i2c_data[6]_i_10_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.326     8.406 r  Inst_LCD/i2c_data[5]_i_7/O
                         net (fo=1, routed)           0.939     9.345    Inst_LCD/i2c_data[5]_i_7_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I0_O)        0.152     9.497 r  Inst_LCD/i2c_data[5]_i_2/O
                         net (fo=1, routed)           0.684    10.181    Inst_LCD/i2c_data[5]_i_2_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.348    10.529 r  Inst_LCD/i2c_data[5]_i_1/O
                         net (fo=1, routed)           0.000    10.529    Inst_LCD/i2c_data[5]
    SLICE_X38Y49         FDRE                                         r  Inst_LCD/i2c_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.579    12.937    Inst_LCD/clock_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  Inst_LCD/i2c_data_reg[5]/C
                         clock pessimism              0.391    13.328    
                         clock uncertainty           -0.035    13.293    
    SLICE_X38Y49         FDRE (Setup_fdre_C_D)        0.077    13.370    Inst_LCD/i2c_data_reg[5]
  -------------------------------------------------------------------
                         required time                         13.370    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                  2.841    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 Inst_LCD/byteSel_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/i2c_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 1.045ns (21.411%)  route 3.836ns (78.589%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.755     5.389    Inst_LCD/clock_IBUF_BUFG
    SLICE_X36Y45         FDSE                                         r  Inst_LCD/byteSel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDSE (Prop_fdse_C_Q)         0.456     5.845 r  Inst_LCD/byteSel_reg[1]/Q
                         net (fo=82, routed)          1.999     7.844    Inst_uart/Q[1]
    SLICE_X32Y47         LUT6 (Prop_lut6_I2_O)        0.124     7.968 r  Inst_uart/i2c_data[4]_i_22/O
                         net (fo=1, routed)           1.015     8.983    Inst_uart/i2c_data[4]_i_22_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.107 r  Inst_uart/i2c_data[4]_i_8/O
                         net (fo=1, routed)           0.822     9.929    Inst_LCD/i2c_data_reg[4]_1
    SLICE_X36Y46         LUT5 (Prop_lut5_I2_O)        0.124    10.053 r  Inst_LCD/i2c_data[4]_i_3/O
                         net (fo=1, routed)           0.000    10.053    Inst_LCD/i2c_data[4]_i_3_n_0
    SLICE_X36Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    10.270 r  Inst_LCD/i2c_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.270    Inst_LCD/i2c_data[4]
    SLICE_X36Y46         FDRE                                         r  Inst_LCD/i2c_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.578    12.936    Inst_LCD/clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  Inst_LCD/i2c_data_reg[4]/C
                         clock pessimism              0.428    13.364    
                         clock uncertainty           -0.035    13.329    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.064    13.393    Inst_LCD/i2c_data_reg[4]
  -------------------------------------------------------------------
                         required time                         13.393    
                         arrival time                         -10.270    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.138ns  (required time - arrival time)
  Source:                 Inst_LCD/Inst_i2c_master/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/Inst_i2c_master/data_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 1.743ns (36.085%)  route 3.087ns (63.915%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.758     5.392    Inst_LCD/Inst_i2c_master/clock_IBUF_BUFG
    SLICE_X43Y48         FDCE                                         r  Inst_LCD/Inst_i2c_master/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.456     5.848 r  Inst_LCD/Inst_i2c_master/count_reg[0]/Q
                         net (fo=3, routed)           0.873     6.721    Inst_LCD/Inst_i2c_master/count[0]
    SLICE_X42Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.845 r  Inst_LCD/Inst_i2c_master/count[3]_i_3/O
                         net (fo=1, routed)           0.000     6.845    Inst_LCD/Inst_i2c_master/count[3]_i_3_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.453 f  Inst_LCD/Inst_i2c_master/count_reg[3]_i_2/O[3]
                         net (fo=4, routed)           0.979     8.432    Inst_LCD/Inst_i2c_master/data0[3]
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.307     8.739 r  Inst_LCD/Inst_i2c_master/stretch_i_5/O
                         net (fo=2, routed)           0.785     9.524    Inst_LCD/Inst_i2c_master/stretch_i_5_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I4_O)        0.124     9.648 r  Inst_LCD/Inst_i2c_master/data_clk_i_5/O
                         net (fo=1, routed)           0.450    10.098    Inst_LCD/Inst_i2c_master/data_clk_i_5_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I3_O)        0.124    10.222 r  Inst_LCD/Inst_i2c_master/data_clk_i_1/O
                         net (fo=1, routed)           0.000    10.222    Inst_LCD/Inst_i2c_master/data_clk_i_1_n_0
    SLICE_X41Y49         FDRE                                         r  Inst_LCD/Inst_i2c_master/data_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.580    12.938    Inst_LCD/Inst_i2c_master/clock_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  Inst_LCD/Inst_i2c_master/data_clk_reg/C
                         clock pessimism              0.429    13.367    
                         clock uncertainty           -0.035    13.332    
    SLICE_X41Y49         FDRE (Setup_fdre_C_D)        0.029    13.361    Inst_LCD/Inst_i2c_master/data_clk_reg
  -------------------------------------------------------------------
                         required time                         13.361    
                         arrival time                         -10.222    
  -------------------------------------------------------------------
                         slack                                  3.138    

Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 Inst_LCD/byteSel_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/i2c_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 1.040ns (21.617%)  route 3.771ns (78.383%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.755     5.389    Inst_LCD/clock_IBUF_BUFG
    SLICE_X36Y45         FDSE                                         r  Inst_LCD/byteSel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDSE (Prop_fdse_C_Q)         0.456     5.845 r  Inst_LCD/byteSel_reg[1]/Q
                         net (fo=82, routed)          1.658     7.504    Inst_uart/Q[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.628 r  Inst_uart/i2c_data[7]_i_13/O
                         net (fo=1, routed)           1.076     8.704    Inst_uart/i2c_data[7]_i_13_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.828 r  Inst_uart/i2c_data[7]_i_6/O
                         net (fo=1, routed)           1.037     9.864    Inst_LCD/i2c_data_reg[7]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I2_O)        0.124     9.988 r  Inst_LCD/i2c_data[7]_i_3/O
                         net (fo=1, routed)           0.000     9.988    Inst_LCD/i2c_data[7]_i_3_n_0
    SLICE_X36Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    10.200 r  Inst_LCD/i2c_data_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    10.200    Inst_LCD/i2c_data[7]
    SLICE_X36Y43         FDRE                                         r  Inst_LCD/i2c_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.578    12.936    Inst_LCD/clock_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  Inst_LCD/i2c_data_reg[7]/C
                         clock pessimism              0.428    13.364    
                         clock uncertainty           -0.035    13.329    
    SLICE_X36Y43         FDRE (Setup_fdre_C_D)        0.064    13.393    Inst_LCD/i2c_data_reg[7]
  -------------------------------------------------------------------
                         required time                         13.393    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                  3.193    

Slack (MET) :             3.232ns  (required time - arrival time)
  Source:                 Inst_LCD/pause_max_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/pause_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 1.482ns (34.962%)  route 2.757ns (65.038%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.757     5.391    Inst_LCD/clock_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  Inst_LCD/pause_max_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  Inst_LCD/pause_max_reg[19]/Q
                         net (fo=7, routed)           1.028     6.875    Inst_LCD/pause_max[19]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.999 r  Inst_LCD/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.999    Inst_LCD/i__carry_i_7_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.549 r  Inst_LCD/byteSel1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.549    Inst_LCD/byteSel1_inferred__0/i__carry_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.663 r  Inst_LCD/byteSel1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.663    Inst_LCD/byteSel1_inferred__0/i__carry__0_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.777 f  Inst_LCD/byteSel1_inferred__0/i__carry__1/CO[3]
                         net (fo=5, routed)           0.681     8.458    Inst_LCD/byteSel1_inferred__0/i__carry__1_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.124     8.582 r  Inst_LCD/pause_cnt[25]_i_1/O
                         net (fo=26, routed)          1.048     9.630    Inst_LCD/pause_cnt[25]_i_1_n_0
    SLICE_X39Y41         FDRE                                         r  Inst_LCD/pause_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.577    12.935    Inst_LCD/clock_IBUF_BUFG
    SLICE_X39Y41         FDRE                                         r  Inst_LCD/pause_cnt_reg[1]/C
                         clock pessimism              0.391    13.326    
                         clock uncertainty           -0.035    13.291    
    SLICE_X39Y41         FDRE (Setup_fdre_C_R)       -0.429    12.862    Inst_LCD/pause_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.862    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                  3.232    

Slack (MET) :             3.232ns  (required time - arrival time)
  Source:                 Inst_LCD/pause_max_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/pause_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 1.482ns (34.962%)  route 2.757ns (65.038%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.757     5.391    Inst_LCD/clock_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  Inst_LCD/pause_max_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  Inst_LCD/pause_max_reg[19]/Q
                         net (fo=7, routed)           1.028     6.875    Inst_LCD/pause_max[19]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.999 r  Inst_LCD/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.999    Inst_LCD/i__carry_i_7_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.549 r  Inst_LCD/byteSel1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.549    Inst_LCD/byteSel1_inferred__0/i__carry_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.663 r  Inst_LCD/byteSel1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.663    Inst_LCD/byteSel1_inferred__0/i__carry__0_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.777 f  Inst_LCD/byteSel1_inferred__0/i__carry__1/CO[3]
                         net (fo=5, routed)           0.681     8.458    Inst_LCD/byteSel1_inferred__0/i__carry__1_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.124     8.582 r  Inst_LCD/pause_cnt[25]_i_1/O
                         net (fo=26, routed)          1.048     9.630    Inst_LCD/pause_cnt[25]_i_1_n_0
    SLICE_X39Y41         FDRE                                         r  Inst_LCD/pause_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.577    12.935    Inst_LCD/clock_IBUF_BUFG
    SLICE_X39Y41         FDRE                                         r  Inst_LCD/pause_cnt_reg[2]/C
                         clock pessimism              0.391    13.326    
                         clock uncertainty           -0.035    13.291    
    SLICE_X39Y41         FDRE (Setup_fdre_C_R)       -0.429    12.862    Inst_LCD/pause_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.862    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                  3.232    

Slack (MET) :             3.232ns  (required time - arrival time)
  Source:                 Inst_LCD/pause_max_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/pause_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 1.482ns (34.962%)  route 2.757ns (65.038%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.757     5.391    Inst_LCD/clock_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  Inst_LCD/pause_max_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  Inst_LCD/pause_max_reg[19]/Q
                         net (fo=7, routed)           1.028     6.875    Inst_LCD/pause_max[19]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.999 r  Inst_LCD/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.999    Inst_LCD/i__carry_i_7_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.549 r  Inst_LCD/byteSel1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.549    Inst_LCD/byteSel1_inferred__0/i__carry_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.663 r  Inst_LCD/byteSel1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.663    Inst_LCD/byteSel1_inferred__0/i__carry__0_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.777 f  Inst_LCD/byteSel1_inferred__0/i__carry__1/CO[3]
                         net (fo=5, routed)           0.681     8.458    Inst_LCD/byteSel1_inferred__0/i__carry__1_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.124     8.582 r  Inst_LCD/pause_cnt[25]_i_1/O
                         net (fo=26, routed)          1.048     9.630    Inst_LCD/pause_cnt[25]_i_1_n_0
    SLICE_X39Y41         FDRE                                         r  Inst_LCD/pause_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.577    12.935    Inst_LCD/clock_IBUF_BUFG
    SLICE_X39Y41         FDRE                                         r  Inst_LCD/pause_cnt_reg[3]/C
                         clock pessimism              0.391    13.326    
                         clock uncertainty           -0.035    13.291    
    SLICE_X39Y41         FDRE (Setup_fdre_C_R)       -0.429    12.862    Inst_LCD/pause_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.862    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                  3.232    

Slack (MET) :             3.232ns  (required time - arrival time)
  Source:                 Inst_LCD/pause_max_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/pause_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 1.482ns (34.962%)  route 2.757ns (65.038%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.757     5.391    Inst_LCD/clock_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  Inst_LCD/pause_max_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  Inst_LCD/pause_max_reg[19]/Q
                         net (fo=7, routed)           1.028     6.875    Inst_LCD/pause_max[19]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.999 r  Inst_LCD/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.999    Inst_LCD/i__carry_i_7_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.549 r  Inst_LCD/byteSel1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.549    Inst_LCD/byteSel1_inferred__0/i__carry_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.663 r  Inst_LCD/byteSel1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.663    Inst_LCD/byteSel1_inferred__0/i__carry__0_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.777 f  Inst_LCD/byteSel1_inferred__0/i__carry__1/CO[3]
                         net (fo=5, routed)           0.681     8.458    Inst_LCD/byteSel1_inferred__0/i__carry__1_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.124     8.582 r  Inst_LCD/pause_cnt[25]_i_1/O
                         net (fo=26, routed)          1.048     9.630    Inst_LCD/pause_cnt[25]_i_1_n_0
    SLICE_X39Y41         FDRE                                         r  Inst_LCD/pause_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.577    12.935    Inst_LCD/clock_IBUF_BUFG
    SLICE_X39Y41         FDRE                                         r  Inst_LCD/pause_cnt_reg[4]/C
                         clock pessimism              0.391    13.326    
                         clock uncertainty           -0.035    13.291    
    SLICE_X39Y41         FDRE (Setup_fdre_C_R)       -0.429    12.862    Inst_LCD/pause_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.862    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                  3.232    

Slack (MET) :             3.295ns  (required time - arrival time)
  Source:                 Inst_LCD/Inst_i2c_master/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/Inst_i2c_master/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 1.743ns (37.281%)  route 2.932ns (62.719%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.758     5.392    Inst_LCD/Inst_i2c_master/clock_IBUF_BUFG
    SLICE_X43Y48         FDCE                                         r  Inst_LCD/Inst_i2c_master/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.456     5.848 r  Inst_LCD/Inst_i2c_master/count_reg[0]/Q
                         net (fo=3, routed)           0.873     6.721    Inst_LCD/Inst_i2c_master/count[0]
    SLICE_X42Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.845 r  Inst_LCD/Inst_i2c_master/count[3]_i_3/O
                         net (fo=1, routed)           0.000     6.845    Inst_LCD/Inst_i2c_master/count[3]_i_3_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.453 f  Inst_LCD/Inst_i2c_master/count_reg[3]_i_2/O[3]
                         net (fo=4, routed)           0.979     8.432    Inst_LCD/Inst_i2c_master/data0[3]
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.307     8.739 r  Inst_LCD/Inst_i2c_master/stretch_i_5/O
                         net (fo=2, routed)           0.441     9.180    Inst_LCD/Inst_i2c_master/stretch_i_5_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I4_O)        0.124     9.304 r  Inst_LCD/Inst_i2c_master/stretch_i_3/O
                         net (fo=1, routed)           0.639     9.943    Inst_LCD/Inst_i2c_master/stretch_i_3_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124    10.067 r  Inst_LCD/Inst_i2c_master/stretch_i_1/O
                         net (fo=1, routed)           0.000    10.067    Inst_LCD/Inst_i2c_master/stretch_i_1_n_0
    SLICE_X41Y48         FDCE                                         r  Inst_LCD/Inst_i2c_master/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.580    12.938    Inst_LCD/Inst_i2c_master/clock_IBUF_BUFG
    SLICE_X41Y48         FDCE                                         r  Inst_LCD/Inst_i2c_master/stretch_reg/C
                         clock pessimism              0.429    13.367    
                         clock uncertainty           -0.035    13.332    
    SLICE_X41Y48         FDCE (Setup_fdce_C_D)        0.031    13.363    Inst_LCD/Inst_i2c_master/stretch_reg
  -------------------------------------------------------------------
                         required time                         13.363    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  3.295    

Slack (MET) :             3.305ns  (required time - arrival time)
  Source:                 Inst_LCD/Inst_i2c_master/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/Inst_i2c_master/scl_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 2.085ns (44.690%)  route 2.580ns (55.310%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.758     5.392    Inst_LCD/Inst_i2c_master/clock_IBUF_BUFG
    SLICE_X43Y48         FDCE                                         r  Inst_LCD/Inst_i2c_master/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.456     5.848 r  Inst_LCD/Inst_i2c_master/count_reg[0]/Q
                         net (fo=3, routed)           0.873     6.721    Inst_LCD/Inst_i2c_master/count[0]
    SLICE_X42Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.845 r  Inst_LCD/Inst_i2c_master/count[3]_i_3/O
                         net (fo=1, routed)           0.000     6.845    Inst_LCD/Inst_i2c_master/count[3]_i_3_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.358 r  Inst_LCD/Inst_i2c_master/count_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.358    Inst_LCD/Inst_i2c_master/count_reg[3]_i_2_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.577 r  Inst_LCD/Inst_i2c_master/count_reg[7]_i_2/O[0]
                         net (fo=4, routed)           0.903     8.480    Inst_LCD/Inst_i2c_master/data0[4]
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.323     8.803 r  Inst_LCD/Inst_i2c_master/stretch_i_6/O
                         net (fo=2, routed)           0.304     9.107    Inst_LCD/Inst_i2c_master/stretch_i_6_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.326     9.433 r  Inst_LCD/Inst_i2c_master/scl_clk_i_2/O
                         net (fo=1, routed)           0.501     9.934    Inst_LCD/Inst_i2c_master/scl_clk_i_2_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I3_O)        0.124    10.058 r  Inst_LCD/Inst_i2c_master/scl_clk_i_1/O
                         net (fo=1, routed)           0.000    10.058    Inst_LCD/Inst_i2c_master/scl_clk_i_1_n_0
    SLICE_X41Y49         FDRE                                         r  Inst_LCD/Inst_i2c_master/scl_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.580    12.938    Inst_LCD/Inst_i2c_master/clock_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  Inst_LCD/Inst_i2c_master/scl_clk_reg/C
                         clock pessimism              0.429    13.367    
                         clock uncertainty           -0.035    13.332    
    SLICE_X41Y49         FDRE (Setup_fdre_C_D)        0.031    13.363    Inst_LCD/Inst_i2c_master/scl_clk_reg
  -------------------------------------------------------------------
                         required time                         13.363    
                         arrival time                         -10.058    
  -------------------------------------------------------------------
                         slack                                  3.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 Inst_uart/oData_reg[229]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_uart/oData_reg[237]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.804%)  route 0.242ns (63.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.593     1.471    Inst_uart/clock_IBUF_BUFG
    SLICE_X36Y49         FDSE                                         r  Inst_uart/oData_reg[229]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDSE (Prop_fdse_C_Q)         0.141     1.612 r  Inst_uart/oData_reg[229]/Q
                         net (fo=2, routed)           0.242     1.854    Inst_uart/data3[5]
    SLICE_X36Y50         FDSE                                         r  Inst_uart/oData_reg[237]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.857     1.982    Inst_uart/clock_IBUF_BUFG
    SLICE_X36Y50         FDSE                                         r  Inst_uart/oData_reg[237]/C
                         clock pessimism             -0.247     1.735    
    SLICE_X36Y50         FDSE (Hold_fdse_C_D)         0.066     1.801    Inst_uart/oData_reg[237]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Inst_uart/oData_reg[140]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_uart/oData_reg[148]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.451%)  route 0.241ns (59.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.560     1.438    Inst_uart/clock_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  Inst_uart/oData_reg[140]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  Inst_uart/oData_reg[140]/Q
                         net (fo=2, routed)           0.241     1.844    Inst_uart/data14[4]
    SLICE_X34Y49         FDRE                                         r  Inst_uart/oData_reg[148]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.835     1.960    Inst_uart/clock_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  Inst_uart/oData_reg[148]/C
                         clock pessimism             -0.247     1.713    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.059     1.772    Inst_uart/oData_reg[148]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 Inst_keyboard/ascii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.894%)  route 0.098ns (41.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.588     1.466    Inst_keyboard/clock_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  Inst_keyboard/ascii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Inst_keyboard/ascii_reg[2]/Q
                         net (fo=1, routed)           0.098     1.705    Inst_keyboard/ascii_reg_n_0_[2]
    SLICE_X38Y36         FDRE                                         r  Inst_keyboard/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.856     1.981    Inst_keyboard/clock_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  Inst_keyboard/ascii_code_reg[2]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X38Y36         FDRE (Hold_fdre_C_D)         0.076     1.557    Inst_keyboard/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Inst_uart/Inst_uart/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_uart/oData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.592     1.470    Inst_uart/Inst_uart/clock_IBUF_BUFG
    SLICE_X37Y44         FDCE                                         r  Inst_uart/Inst_uart/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  Inst_uart/Inst_uart/rx_data_reg[2]/Q
                         net (fo=1, routed)           0.112     1.723    Inst_uart/rx_data[2]
    SLICE_X37Y45         FDRE                                         r  Inst_uart/oData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.861     1.986    Inst_uart/clock_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  Inst_uart/oData_reg[2]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.075     1.561    Inst_uart/oData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Inst_uart/oData_reg[156]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_uart/oData_reg[164]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.164ns (33.073%)  route 0.332ns (66.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.566     1.444    Inst_uart/clock_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  Inst_uart/oData_reg[156]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Inst_uart/oData_reg[156]/Q
                         net (fo=2, routed)           0.332     1.940    Inst_uart/data12[4]
    SLICE_X33Y51         FDRE                                         r  Inst_uart/oData_reg[164]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.829     1.954    Inst_uart/clock_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  Inst_uart/oData_reg[164]/C
                         clock pessimism             -0.247     1.707    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.070     1.777    Inst_uart/oData_reg[164]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Inst_keyboard/ascii_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.588     1.466    Inst_keyboard/clock_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  Inst_keyboard/ascii_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Inst_keyboard/ascii_reg[3]/Q
                         net (fo=1, routed)           0.100     1.707    Inst_keyboard/ascii_reg_n_0_[3]
    SLICE_X38Y36         FDRE                                         r  Inst_keyboard/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.856     1.981    Inst_keyboard/clock_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  Inst_keyboard/ascii_code_reg[3]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X38Y36         FDRE (Hold_fdre_C_D)         0.063     1.544    Inst_keyboard/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Inst_uart/oData_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_uart/oData_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.589     1.467    Inst_uart/clock_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  Inst_uart/oData_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  Inst_uart/oData_reg[113]/Q
                         net (fo=2, routed)           0.116     1.724    Inst_uart/data17[1]
    SLICE_X41Y52         FDRE                                         r  Inst_uart/oData_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.859     1.984    Inst_uart/clock_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  Inst_uart/oData_reg[121]/C
                         clock pessimism             -0.501     1.483    
    SLICE_X41Y52         FDRE (Hold_fdre_C_D)         0.070     1.553    Inst_uart/oData_reg[121]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Inst_uart/Inst_uart/rx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_uart/oData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.592     1.470    Inst_uart/Inst_uart/clock_IBUF_BUFG
    SLICE_X38Y43         FDCE                                         r  Inst_uart/Inst_uart/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  Inst_uart/Inst_uart/rx_data_reg[7]/Q
                         net (fo=1, routed)           0.100     1.734    Inst_uart/rx_data[7]
    SLICE_X37Y43         FDRE                                         r  Inst_uart/oData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.861     1.986    Inst_uart/clock_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  Inst_uart/oData_reg[7]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.076     1.562    Inst_uart/oData_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Inst_uart/Inst_uart/rx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_uart/oData_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.592     1.470    Inst_uart/Inst_uart/clock_IBUF_BUFG
    SLICE_X38Y43         FDCE                                         r  Inst_uart/Inst_uart/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  Inst_uart/Inst_uart/rx_data_reg[5]/Q
                         net (fo=1, routed)           0.100     1.734    Inst_uart/rx_data[5]
    SLICE_X37Y43         FDSE                                         r  Inst_uart/oData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.861     1.986    Inst_uart/clock_IBUF_BUFG
    SLICE_X37Y43         FDSE                                         r  Inst_uart/oData_reg[5]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X37Y43         FDSE (Hold_fdse_C_D)         0.075     1.561    Inst_uart/oData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Inst_uart/oData_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_uart/oData_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.783%)  route 0.367ns (72.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.566     1.444    Inst_uart/clock_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  Inst_uart/oData_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  Inst_uart/oData_reg[100]/Q
                         net (fo=2, routed)           0.367     1.951    Inst_uart/data19[4]
    SLICE_X35Y50         FDRE                                         r  Inst_uart/oData_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.830     1.955    Inst_uart/clock_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  Inst_uart/oData_reg[108]/C
                         clock pessimism             -0.247     1.708    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.070     1.778    Inst_uart/oData_reg[108]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y43    Inst_LCD/EN_sig_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X43Y45    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y45    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y47    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y50    Inst_LCD/Inst_i2c_master/count_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y50    Inst_LCD/Inst_i2c_master/count_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y43    Inst_LCD/Inst_i2c_master/data_clk_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y49    Inst_LCD/Inst_i2c_master/data_clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y47    Inst_LCD/Inst_i2c_master/data_tx_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y50    Inst_LCD/Inst_i2c_master/count_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y50    Inst_LCD/Inst_i2c_master/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y41    Inst_LCD/pause_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y41    Inst_LCD/pause_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y41    Inst_LCD/pause_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y42    Inst_LCD/pause_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y42    Inst_LCD/pause_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y42    Inst_LCD/pause_cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y42    Inst_LCD/pause_cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y30    Inst_keyboard/ps2_keyboard_0/count_idle_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y43    Inst_LCD/EN_sig_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X43Y45    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y45    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y47    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y50    Inst_LCD/Inst_i2c_master/count_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y50    Inst_LCD/Inst_i2c_master/count_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y43    Inst_LCD/Inst_i2c_master/data_clk_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y49    Inst_LCD/Inst_i2c_master/data_clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y47    Inst_LCD/Inst_i2c_master/data_tx_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y47    Inst_LCD/Inst_i2c_master/data_tx_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.887ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 Inst_uart/data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/Inst_i2c_master/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 0.580ns (17.578%)  route 2.720ns (82.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.756     5.390    Inst_uart/clock_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  Inst_uart/data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     5.846 f  Inst_uart/data_valid_reg/Q
                         net (fo=12, routed)          1.114     6.960    Inst_uart/data_valid
    SLICE_X41Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.084 f  Inst_uart/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          1.606     8.690    Inst_LCD/Inst_i2c_master/busy_reg_1
    SLICE_X43Y50         FDCE                                         f  Inst_LCD/Inst_i2c_master/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.564    12.922    Inst_LCD/Inst_i2c_master/clock_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  Inst_LCD/Inst_i2c_master/count_reg[4]/C
                         clock pessimism              0.276    13.198    
                         clock uncertainty           -0.035    13.163    
    SLICE_X43Y50         FDCE (Recov_fdce_C_CLR)     -0.405    12.758    Inst_LCD/Inst_i2c_master/count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 Inst_uart/data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/Inst_i2c_master/count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 0.580ns (17.578%)  route 2.720ns (82.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.756     5.390    Inst_uart/clock_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  Inst_uart/data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     5.846 f  Inst_uart/data_valid_reg/Q
                         net (fo=12, routed)          1.114     6.960    Inst_uart/data_valid
    SLICE_X41Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.084 f  Inst_uart/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          1.606     8.690    Inst_LCD/Inst_i2c_master/busy_reg_1
    SLICE_X43Y50         FDCE                                         f  Inst_LCD/Inst_i2c_master/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.564    12.922    Inst_LCD/Inst_i2c_master/clock_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  Inst_LCD/Inst_i2c_master/count_reg[7]/C
                         clock pessimism              0.276    13.198    
                         clock uncertainty           -0.035    13.163    
    SLICE_X43Y50         FDCE (Recov_fdce_C_CLR)     -0.405    12.758    Inst_LCD/Inst_i2c_master/count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 Inst_uart/data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/Inst_i2c_master/count_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 0.580ns (17.578%)  route 2.720ns (82.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.756     5.390    Inst_uart/clock_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  Inst_uart/data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     5.846 f  Inst_uart/data_valid_reg/Q
                         net (fo=12, routed)          1.114     6.960    Inst_uart/data_valid
    SLICE_X41Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.084 f  Inst_uart/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          1.606     8.690    Inst_LCD/Inst_i2c_master/busy_reg_1
    SLICE_X43Y50         FDCE                                         f  Inst_LCD/Inst_i2c_master/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.564    12.922    Inst_LCD/Inst_i2c_master/clock_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  Inst_LCD/Inst_i2c_master/count_reg[8]/C
                         clock pessimism              0.276    13.198    
                         clock uncertainty           -0.035    13.163    
    SLICE_X43Y50         FDCE (Recov_fdce_C_CLR)     -0.405    12.758    Inst_LCD/Inst_i2c_master/count_reg[8]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 Inst_uart/data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/Inst_i2c_master/count_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 0.580ns (17.578%)  route 2.720ns (82.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.756     5.390    Inst_uart/clock_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  Inst_uart/data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     5.846 f  Inst_uart/data_valid_reg/Q
                         net (fo=12, routed)          1.114     6.960    Inst_uart/data_valid
    SLICE_X41Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.084 f  Inst_uart/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          1.606     8.690    Inst_LCD/Inst_i2c_master/busy_reg_1
    SLICE_X43Y50         FDCE                                         f  Inst_LCD/Inst_i2c_master/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.564    12.922    Inst_LCD/Inst_i2c_master/clock_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  Inst_LCD/Inst_i2c_master/count_reg[9]/C
                         clock pessimism              0.276    13.198    
                         clock uncertainty           -0.035    13.163    
    SLICE_X43Y50         FDCE (Recov_fdce_C_CLR)     -0.405    12.758    Inst_LCD/Inst_i2c_master/count_reg[9]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.154ns  (required time - arrival time)
  Source:                 Inst_uart/data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/Inst_i2c_master/count_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 0.580ns (17.578%)  route 2.720ns (82.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.756     5.390    Inst_uart/clock_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  Inst_uart/data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     5.846 f  Inst_uart/data_valid_reg/Q
                         net (fo=12, routed)          1.114     6.960    Inst_uart/data_valid
    SLICE_X41Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.084 f  Inst_uart/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          1.606     8.690    Inst_LCD/Inst_i2c_master/busy_reg_1
    SLICE_X42Y50         FDCE                                         f  Inst_LCD/Inst_i2c_master/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.564    12.922    Inst_LCD/Inst_i2c_master/clock_IBUF_BUFG
    SLICE_X42Y50         FDCE                                         r  Inst_LCD/Inst_i2c_master/count_reg[11]/C
                         clock pessimism              0.276    13.198    
                         clock uncertainty           -0.035    13.163    
    SLICE_X42Y50         FDCE (Recov_fdce_C_CLR)     -0.319    12.844    Inst_LCD/Inst_i2c_master/count_reg[11]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  4.154    

Slack (MET) :             4.622ns  (required time - arrival time)
  Source:                 Inst_uart/data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/Inst_i2c_master/count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.580ns (19.330%)  route 2.421ns (80.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.756     5.390    Inst_uart/clock_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  Inst_uart/data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     5.846 f  Inst_uart/data_valid_reg/Q
                         net (fo=12, routed)          1.114     6.960    Inst_uart/data_valid
    SLICE_X41Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.084 f  Inst_uart/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          1.307     8.391    Inst_LCD/Inst_i2c_master/busy_reg_1
    SLICE_X42Y49         FDCE                                         f  Inst_LCD/Inst_i2c_master/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.580    12.938    Inst_LCD/Inst_i2c_master/clock_IBUF_BUFG
    SLICE_X42Y49         FDCE                                         r  Inst_LCD/Inst_i2c_master/count_reg[10]/C
                         clock pessimism              0.429    13.367    
                         clock uncertainty           -0.035    13.332    
    SLICE_X42Y49         FDCE (Recov_fdce_C_CLR)     -0.319    13.013    Inst_LCD/Inst_i2c_master/count_reg[10]
  -------------------------------------------------------------------
                         required time                         13.013    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                  4.622    

Slack (MET) :             4.864ns  (required time - arrival time)
  Source:                 Inst_uart/data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/Inst_i2c_master/stretch_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.580ns (21.698%)  route 2.093ns (78.302%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.756     5.390    Inst_uart/clock_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  Inst_uart/data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     5.846 f  Inst_uart/data_valid_reg/Q
                         net (fo=12, routed)          1.114     6.960    Inst_uart/data_valid
    SLICE_X41Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.084 f  Inst_uart/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          0.979     8.063    Inst_LCD/Inst_i2c_master/busy_reg_1
    SLICE_X41Y48         FDCE                                         f  Inst_LCD/Inst_i2c_master/stretch_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.580    12.938    Inst_LCD/Inst_i2c_master/clock_IBUF_BUFG
    SLICE_X41Y48         FDCE                                         r  Inst_LCD/Inst_i2c_master/stretch_reg/C
                         clock pessimism              0.429    13.367    
                         clock uncertainty           -0.035    13.332    
    SLICE_X41Y48         FDCE (Recov_fdce_C_CLR)     -0.405    12.927    Inst_LCD/Inst_i2c_master/stretch_reg
  -------------------------------------------------------------------
                         required time                         12.927    
                         arrival time                          -8.063    
  -------------------------------------------------------------------
                         slack                                  4.864    

Slack (MET) :             4.892ns  (required time - arrival time)
  Source:                 Inst_uart/data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/Inst_i2c_master/sda_int_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.580ns (21.559%)  route 2.110ns (78.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.756     5.390    Inst_uart/clock_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  Inst_uart/data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     5.846 f  Inst_uart/data_valid_reg/Q
                         net (fo=12, routed)          1.114     6.960    Inst_uart/data_valid
    SLICE_X41Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.084 f  Inst_uart/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          0.996     8.081    Inst_LCD/Inst_i2c_master/busy_reg_1
    SLICE_X41Y47         FDPE                                         f  Inst_LCD/Inst_i2c_master/sda_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.580    12.938    Inst_LCD/Inst_i2c_master/clock_IBUF_BUFG
    SLICE_X41Y47         FDPE                                         r  Inst_LCD/Inst_i2c_master/sda_int_reg/C
                         clock pessimism              0.429    13.367    
                         clock uncertainty           -0.035    13.332    
    SLICE_X41Y47         FDPE (Recov_fdpe_C_PRE)     -0.359    12.973    Inst_LCD/Inst_i2c_master/sda_int_reg
  -------------------------------------------------------------------
                         required time                         12.973    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                  4.892    

Slack (MET) :             4.998ns  (required time - arrival time)
  Source:                 Inst_uart/data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/Inst_i2c_master/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.539ns  (logic 0.580ns (22.846%)  route 1.959ns (77.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.756     5.390    Inst_uart/clock_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  Inst_uart/data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     5.846 f  Inst_uart/data_valid_reg/Q
                         net (fo=12, routed)          1.114     6.960    Inst_uart/data_valid
    SLICE_X41Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.084 f  Inst_uart/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          0.845     7.929    Inst_LCD/Inst_i2c_master/busy_reg_1
    SLICE_X43Y48         FDCE                                         f  Inst_LCD/Inst_i2c_master/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.580    12.938    Inst_LCD/Inst_i2c_master/clock_IBUF_BUFG
    SLICE_X43Y48         FDCE                                         r  Inst_LCD/Inst_i2c_master/count_reg[0]/C
                         clock pessimism              0.429    13.367    
                         clock uncertainty           -0.035    13.332    
    SLICE_X43Y48         FDCE (Recov_fdce_C_CLR)     -0.405    12.927    Inst_LCD/Inst_i2c_master/count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.927    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                  4.998    

Slack (MET) :             4.998ns  (required time - arrival time)
  Source:                 Inst_uart/data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/Inst_i2c_master/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.539ns  (logic 0.580ns (22.846%)  route 1.959ns (77.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.756     5.390    Inst_uart/clock_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  Inst_uart/data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     5.846 f  Inst_uart/data_valid_reg/Q
                         net (fo=12, routed)          1.114     6.960    Inst_uart/data_valid
    SLICE_X41Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.084 f  Inst_uart/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          0.845     7.929    Inst_LCD/Inst_i2c_master/busy_reg_1
    SLICE_X43Y48         FDCE                                         f  Inst_LCD/Inst_i2c_master/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.580    12.938    Inst_LCD/Inst_i2c_master/clock_IBUF_BUFG
    SLICE_X43Y48         FDCE                                         r  Inst_LCD/Inst_i2c_master/count_reg[1]/C
                         clock pessimism              0.429    13.367    
                         clock uncertainty           -0.035    13.332    
    SLICE_X43Y48         FDCE (Recov_fdce_C_CLR)     -0.405    12.927    Inst_LCD/Inst_i2c_master/count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.927    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                  4.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.887ns  (arrival time - required time)
  Source:                 Inst_uart/data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/Inst_i2c_master/bit_cnt_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.186ns (22.319%)  route 0.647ns (77.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.593     1.471    Inst_uart/clock_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  Inst_uart/data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  Inst_uart/data_valid_reg/Q
                         net (fo=12, routed)          0.436     2.048    Inst_uart/data_valid
    SLICE_X41Y45         LUT2 (Prop_lut2_I0_O)        0.045     2.093 f  Inst_uart/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          0.211     2.304    Inst_LCD/Inst_i2c_master/busy_reg_1
    SLICE_X42Y46         FDPE                                         f  Inst_LCD/Inst_i2c_master/bit_cnt_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.863     1.988    Inst_LCD/Inst_i2c_master/clock_IBUF_BUFG
    SLICE_X42Y46         FDPE                                         r  Inst_LCD/Inst_i2c_master/bit_cnt_reg[0]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X42Y46         FDPE (Remov_fdpe_C_PRE)     -0.071     1.417    Inst_LCD/Inst_i2c_master/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 Inst_uart/data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/Inst_i2c_master/busy_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.186ns (22.319%)  route 0.647ns (77.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.593     1.471    Inst_uart/clock_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  Inst_uart/data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  Inst_uart/data_valid_reg/Q
                         net (fo=12, routed)          0.436     2.048    Inst_uart/data_valid
    SLICE_X41Y45         LUT2 (Prop_lut2_I0_O)        0.045     2.093 f  Inst_uart/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          0.211     2.304    Inst_LCD/Inst_i2c_master/busy_reg_1
    SLICE_X43Y46         FDPE                                         f  Inst_LCD/Inst_i2c_master/busy_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.863     1.988    Inst_LCD/Inst_i2c_master/clock_IBUF_BUFG
    SLICE_X43Y46         FDPE                                         r  Inst_LCD/Inst_i2c_master/busy_reg/C
                         clock pessimism             -0.500     1.488    
    SLICE_X43Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     1.393    Inst_LCD/Inst_i2c_master/busy_reg
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 Inst_uart/data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/Inst_i2c_master/scl_ena_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.186ns (20.830%)  route 0.707ns (79.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.593     1.471    Inst_uart/clock_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  Inst_uart/data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  Inst_uart/data_valid_reg/Q
                         net (fo=12, routed)          0.436     2.048    Inst_uart/data_valid
    SLICE_X41Y45         LUT2 (Prop_lut2_I0_O)        0.045     2.093 f  Inst_uart/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          0.271     2.364    Inst_LCD/Inst_i2c_master/busy_reg_1
    SLICE_X42Y45         FDCE                                         f  Inst_LCD/Inst_i2c_master/scl_ena_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.863     1.988    Inst_LCD/Inst_i2c_master/clock_IBUF_BUFG
    SLICE_X42Y45         FDCE                                         r  Inst_LCD/Inst_i2c_master/scl_ena_reg/C
                         clock pessimism             -0.500     1.488    
    SLICE_X42Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.421    Inst_LCD/Inst_i2c_master/scl_ena_reg
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 Inst_uart/data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.186ns (20.830%)  route 0.707ns (79.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.593     1.471    Inst_uart/clock_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  Inst_uart/data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  Inst_uart/data_valid_reg/Q
                         net (fo=12, routed)          0.436     2.048    Inst_uart/data_valid
    SLICE_X41Y45         LUT2 (Prop_lut2_I0_O)        0.045     2.093 f  Inst_uart/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          0.271     2.364    Inst_LCD/Inst_i2c_master/busy_reg_1
    SLICE_X43Y45         FDCE                                         f  Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.863     1.988    Inst_LCD/Inst_i2c_master/clock_IBUF_BUFG
    SLICE_X43Y45         FDCE                                         r  Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X43Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.396    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 Inst_uart/data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.186ns (20.830%)  route 0.707ns (79.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.593     1.471    Inst_uart/clock_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  Inst_uart/data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  Inst_uart/data_valid_reg/Q
                         net (fo=12, routed)          0.436     2.048    Inst_uart/data_valid
    SLICE_X41Y45         LUT2 (Prop_lut2_I0_O)        0.045     2.093 f  Inst_uart/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          0.271     2.364    Inst_LCD/Inst_i2c_master/busy_reg_1
    SLICE_X43Y45         FDPE                                         f  Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.863     1.988    Inst_LCD/Inst_i2c_master/clock_IBUF_BUFG
    SLICE_X43Y45         FDPE                                         r  Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X43Y45         FDPE (Remov_fdpe_C_PRE)     -0.095     1.393    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 Inst_uart/data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.186ns (20.133%)  route 0.738ns (79.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.593     1.471    Inst_uart/clock_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  Inst_uart/data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  Inst_uart/data_valid_reg/Q
                         net (fo=12, routed)          0.436     2.048    Inst_uart/data_valid
    SLICE_X41Y45         LUT2 (Prop_lut2_I0_O)        0.045     2.093 f  Inst_uart/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          0.302     2.395    Inst_LCD/Inst_i2c_master/busy_reg_1
    SLICE_X42Y47         FDCE                                         f  Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.864     1.989    Inst_LCD/Inst_i2c_master/clock_IBUF_BUFG
    SLICE_X42Y47         FDCE                                         r  Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X42Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.422    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 Inst_uart/data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.186ns (20.133%)  route 0.738ns (79.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.593     1.471    Inst_uart/clock_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  Inst_uart/data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  Inst_uart/data_valid_reg/Q
                         net (fo=12, routed)          0.436     2.048    Inst_uart/data_valid
    SLICE_X41Y45         LUT2 (Prop_lut2_I0_O)        0.045     2.093 f  Inst_uart/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          0.302     2.395    Inst_LCD/Inst_i2c_master/busy_reg_1
    SLICE_X42Y47         FDCE                                         f  Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.864     1.989    Inst_LCD/Inst_i2c_master/clock_IBUF_BUFG
    SLICE_X42Y47         FDCE                                         r  Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X42Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.422    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 Inst_uart/data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.186ns (20.133%)  route 0.738ns (79.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.593     1.471    Inst_uart/clock_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  Inst_uart/data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  Inst_uart/data_valid_reg/Q
                         net (fo=12, routed)          0.436     2.048    Inst_uart/data_valid
    SLICE_X41Y45         LUT2 (Prop_lut2_I0_O)        0.045     2.093 f  Inst_uart/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          0.302     2.395    Inst_LCD/Inst_i2c_master/busy_reg_1
    SLICE_X42Y47         FDCE                                         f  Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.864     1.989    Inst_LCD/Inst_i2c_master/clock_IBUF_BUFG
    SLICE_X42Y47         FDCE                                         r  Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X42Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.422    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 Inst_uart/data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.186ns (20.133%)  route 0.738ns (79.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.593     1.471    Inst_uart/clock_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  Inst_uart/data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  Inst_uart/data_valid_reg/Q
                         net (fo=12, routed)          0.436     2.048    Inst_uart/data_valid
    SLICE_X41Y45         LUT2 (Prop_lut2_I0_O)        0.045     2.093 f  Inst_uart/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          0.302     2.395    Inst_LCD/Inst_i2c_master/busy_reg_1
    SLICE_X42Y47         FDCE                                         f  Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.864     1.989    Inst_LCD/Inst_i2c_master/clock_IBUF_BUFG
    SLICE_X42Y47         FDCE                                         r  Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X42Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.422    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 Inst_uart/data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.186ns (20.133%)  route 0.738ns (79.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.593     1.471    Inst_uart/clock_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  Inst_uart/data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  Inst_uart/data_valid_reg/Q
                         net (fo=12, routed)          0.436     2.048    Inst_uart/data_valid
    SLICE_X41Y45         LUT2 (Prop_lut2_I0_O)        0.045     2.093 f  Inst_uart/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          0.302     2.395    Inst_LCD/Inst_i2c_master/busy_reg_1
    SLICE_X42Y47         FDCE                                         f  Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.864     1.989    Inst_LCD/Inst_i2c_master/clock_IBUF_BUFG
    SLICE_X42Y47         FDCE                                         r  Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X42Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.422    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.973    





