TimeQuest Timing Analyzer report for ClockWork
Sat Jun 13 17:08:59 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'timeAndDateClock:inst|day_carry'
 14. Slow 1200mV 85C Model Setup: 'timeAndDateClock:inst|hour_carry'
 15. Slow 1200mV 85C Model Setup: 'timeAndDateClock:inst|min_carry'
 16. Slow 1200mV 85C Model Setup: 'timeAndDateClock:inst|year_carry'
 17. Slow 1200mV 85C Model Setup: 'clkGen_verilog:inst10|clk_enable'
 18. Slow 1200mV 85C Model Setup: 'timeAndDateClock:inst|mon_carry'
 19. Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'clkGen_verilog:inst10|clk_enable'
 21. Slow 1200mV 85C Model Hold: 'timeAndDateClock:inst|day_carry'
 22. Slow 1200mV 85C Model Hold: 'timeAndDateClock:inst|year_carry'
 23. Slow 1200mV 85C Model Hold: 'timeAndDateClock:inst|mon_carry'
 24. Slow 1200mV 85C Model Hold: 'timeAndDateClock:inst|min_carry'
 25. Slow 1200mV 85C Model Hold: 'timeAndDateClock:inst|hour_carry'
 26. Slow 1200mV 85C Model Metastability Summary
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Setup: 'timeAndDateClock:inst|day_carry'
 35. Slow 1200mV 0C Model Setup: 'timeAndDateClock:inst|hour_carry'
 36. Slow 1200mV 0C Model Setup: 'timeAndDateClock:inst|min_carry'
 37. Slow 1200mV 0C Model Setup: 'timeAndDateClock:inst|year_carry'
 38. Slow 1200mV 0C Model Setup: 'clkGen_verilog:inst10|clk_enable'
 39. Slow 1200mV 0C Model Setup: 'timeAndDateClock:inst|mon_carry'
 40. Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Hold: 'clkGen_verilog:inst10|clk_enable'
 42. Slow 1200mV 0C Model Hold: 'timeAndDateClock:inst|day_carry'
 43. Slow 1200mV 0C Model Hold: 'timeAndDateClock:inst|year_carry'
 44. Slow 1200mV 0C Model Hold: 'timeAndDateClock:inst|mon_carry'
 45. Slow 1200mV 0C Model Hold: 'timeAndDateClock:inst|min_carry'
 46. Slow 1200mV 0C Model Hold: 'timeAndDateClock:inst|hour_carry'
 47. Slow 1200mV 0C Model Metastability Summary
 48. Fast 1200mV 0C Model Setup Summary
 49. Fast 1200mV 0C Model Hold Summary
 50. Fast 1200mV 0C Model Recovery Summary
 51. Fast 1200mV 0C Model Removal Summary
 52. Fast 1200mV 0C Model Minimum Pulse Width Summary
 53. Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 54. Fast 1200mV 0C Model Setup: 'timeAndDateClock:inst|day_carry'
 55. Fast 1200mV 0C Model Setup: 'timeAndDateClock:inst|hour_carry'
 56. Fast 1200mV 0C Model Setup: 'clkGen_verilog:inst10|clk_enable'
 57. Fast 1200mV 0C Model Setup: 'timeAndDateClock:inst|year_carry'
 58. Fast 1200mV 0C Model Setup: 'timeAndDateClock:inst|min_carry'
 59. Fast 1200mV 0C Model Setup: 'timeAndDateClock:inst|mon_carry'
 60. Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 61. Fast 1200mV 0C Model Hold: 'clkGen_verilog:inst10|clk_enable'
 62. Fast 1200mV 0C Model Hold: 'timeAndDateClock:inst|day_carry'
 63. Fast 1200mV 0C Model Hold: 'timeAndDateClock:inst|year_carry'
 64. Fast 1200mV 0C Model Hold: 'timeAndDateClock:inst|mon_carry'
 65. Fast 1200mV 0C Model Hold: 'timeAndDateClock:inst|min_carry'
 66. Fast 1200mV 0C Model Hold: 'timeAndDateClock:inst|hour_carry'
 67. Fast 1200mV 0C Model Metastability Summary
 68. Multicorner Timing Analysis Summary
 69. Board Trace Model Assignments
 70. Input Transition Times
 71. Signal Integrity Metrics (Slow 1200mv 0c Model)
 72. Signal Integrity Metrics (Slow 1200mv 85c Model)
 73. Signal Integrity Metrics (Fast 1200mv 0c Model)
 74. Setup Transfers
 75. Hold Transfers
 76. Report TCCS
 77. Report RSKM
 78. Unconstrained Paths Summary
 79. Clock Status Summary
 80. Unconstrained Input Ports
 81. Unconstrained Output Ports
 82. Unconstrained Input Ports
 83. Unconstrained Output Ports
 84. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; ClockWork                                               ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE22F17C6                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.08        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.1%      ;
;     Processor 3            ;   3.2%      ;
;     Processor 4            ;   1.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; clkGen_verilog:inst10|clk_enable                  ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { clkGen_verilog:inst10|clk_enable }                  ;
; CLOCK_50                                          ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { CLOCK_50 }                                          ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst9|altpll_component|auto_generated|pll1|inclk[0] ; { inst9|altpll_component|auto_generated|pll1|clk[0] } ;
; timeAndDateClock:inst|day_carry                   ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { timeAndDateClock:inst|day_carry }                   ;
; timeAndDateClock:inst|hour_carry                  ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { timeAndDateClock:inst|hour_carry }                  ;
; timeAndDateClock:inst|min_carry                   ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { timeAndDateClock:inst|min_carry }                   ;
; timeAndDateClock:inst|mon_carry                   ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { timeAndDateClock:inst|mon_carry }                   ;
; timeAndDateClock:inst|year_carry                  ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { timeAndDateClock:inst|year_carry }                  ;
+---------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 172.41 MHz ; 172.41 MHz      ; inst9|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 200.24 MHz ; 200.24 MHz      ; timeAndDateClock:inst|day_carry                   ;      ;
; 353.86 MHz ; 353.86 MHz      ; timeAndDateClock:inst|hour_carry                  ;      ;
; 432.9 MHz  ; 432.9 MHz       ; timeAndDateClock:inst|year_carry                  ;      ;
; 432.53 MHz ; 432.53 MHz      ; timeAndDateClock:inst|min_carry                   ;      ;
; 447.83 MHz ; 447.83 MHz      ; timeAndDateClock:inst|mon_carry                   ;      ;
; 495.05 MHz ; 495.05 MHz      ; clkGen_verilog:inst10|clk_enable                  ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[0] ; -4.993 ; -209.903      ;
; timeAndDateClock:inst|day_carry                   ; -3.994 ; -28.022       ;
; timeAndDateClock:inst|hour_carry                  ; -1.826 ; -10.010       ;
; timeAndDateClock:inst|min_carry                   ; -1.312 ; -8.596        ;
; timeAndDateClock:inst|year_carry                  ; -1.310 ; -8.005        ;
; clkGen_verilog:inst10|clk_enable                  ; -1.278 ; -33.228       ;
; timeAndDateClock:inst|mon_carry                   ; -1.233 ; -5.952        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.314 ; 0.000         ;
; clkGen_verilog:inst10|clk_enable                  ; 0.357 ; 0.000         ;
; timeAndDateClock:inst|day_carry                   ; 0.494 ; 0.000         ;
; timeAndDateClock:inst|year_carry                  ; 0.680 ; 0.000         ;
; timeAndDateClock:inst|mon_carry                   ; 0.706 ; 0.000         ;
; timeAndDateClock:inst|min_carry                   ; 0.882 ; 0.000         ;
; timeAndDateClock:inst|hour_carry                  ; 0.959 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clkGen_verilog:inst10|clk_enable                  ; -1.000 ; -50.000       ;
; timeAndDateClock:inst|day_carry                   ; -1.000 ; -10.000       ;
; timeAndDateClock:inst|min_carry                   ; -1.000 ; -8.000        ;
; timeAndDateClock:inst|year_carry                  ; -1.000 ; -8.000        ;
; timeAndDateClock:inst|hour_carry                  ; -1.000 ; -7.000        ;
; timeAndDateClock:inst|mon_carry                   ; -1.000 ; -6.000        ;
; CLOCK_50                                          ; 9.835  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 49.743 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                          ;
+--------+-----------------------------------------------------+--------------------------------------------+----------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                    ; Launch Clock                     ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------+----------------------------------+---------------------------------------------------+--------------+------------+------------+
; -4.993 ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.198     ; 3.740      ;
; -4.927 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.678      ;
; -4.921 ; timeAndDateClock:inst|timeAndDate_Out[19]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.202     ; 3.664      ;
; -4.896 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.201     ; 3.640      ;
; -4.895 ; timeAndDateClock:inst|timeAndDate_Out[12]           ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.646      ;
; -4.893 ; timeAndDateClock:inst|timeAndDate_Out[4]~_emulated  ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.644      ;
; -4.843 ; timeAndDateClock:inst|timeAndDate_Out[2]~_emulated  ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.594      ;
; -4.807 ; timeAndDateClock:inst|timeAndDate_Out[10]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.558      ;
; -4.787 ; timeAndDateClock:inst|timeAndDate_Out[18]           ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.198     ; 3.534      ;
; -4.769 ; timeAndDateClock:inst|timeAndDate_Out[5]            ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.193     ; 3.521      ;
; -4.763 ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.514      ;
; -4.759 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.510      ;
; -4.744 ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.495      ;
; -4.744 ; timeAndDateClock:inst|timeAndDate_Out[41]           ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.201     ; 3.488      ;
; -4.736 ; timeAndDateClock:inst|timeAndDate_Out[27]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.186     ; 3.495      ;
; -4.721 ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.472      ;
; -4.718 ; timeAndDateClock:inst|timeAndDate_Out[39]           ; LCDsteuerung:inst1|data_Out[1]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 3.453      ;
; -4.707 ; timeAndDateClock:inst|timeAndDate_Out[31]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.190     ; 3.462      ;
; -4.698 ; timeAndDateClock:inst|timeAndDate_Out[23]           ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.534     ; 3.109      ;
; -4.697 ; timeAndDateClock:inst|timeAndDate_Out[14]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.202     ; 3.440      ;
; -4.684 ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.198     ; 3.431      ;
; -4.682 ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.198     ; 3.429      ;
; -4.676 ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.198     ; 3.423      ;
; -4.674 ; timeAndDateClock:inst|timeAndDate_Out[16]           ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.196     ; 3.423      ;
; -4.673 ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.198     ; 3.420      ;
; -4.668 ; timeAndDateClock:inst|timeAndDate_Out[28]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.186     ; 3.427      ;
; -4.664 ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.198     ; 3.411      ;
; -4.643 ; timeAndDateClock:inst|timeAndDate_Out[26]~_emulated ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.195     ; 3.393      ;
; -4.640 ; timeAndDateClock:inst|timeAndDate_Out[20]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.185     ; 3.400      ;
; -4.638 ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.203     ; 3.380      ;
; -4.623 ; timeAndDateClock:inst|timeAndDate_Out[35]~_emulated ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.563     ; 3.005      ;
; -4.618 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.369      ;
; -4.616 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.367      ;
; -4.612 ; timeAndDateClock:inst|timeAndDate_Out[19]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.202     ; 3.355      ;
; -4.611 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.203     ; 3.353      ;
; -4.610 ; timeAndDateClock:inst|timeAndDate_Out[19]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.202     ; 3.353      ;
; -4.610 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.361      ;
; -4.607 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.358      ;
; -4.606 ; timeAndDateClock:inst|timeAndDate_Out[39]           ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.201     ; 3.350      ;
; -4.604 ; timeAndDateClock:inst|timeAndDate_Out[19]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.202     ; 3.347      ;
; -4.601 ; timeAndDateClock:inst|timeAndDate_Out[19]~_emulated ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.202     ; 3.344      ;
; -4.598 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.349      ;
; -4.592 ; timeAndDateClock:inst|timeAndDate_Out[19]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.202     ; 3.335      ;
; -4.591 ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.342      ;
; -4.587 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.201     ; 3.331      ;
; -4.586 ; timeAndDateClock:inst|timeAndDate_Out[12]           ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.337      ;
; -4.585 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.201     ; 3.329      ;
; -4.584 ; timeAndDateClock:inst|timeAndDate_Out[4]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.335      ;
; -4.584 ; timeAndDateClock:inst|timeAndDate_Out[12]           ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.335      ;
; -4.582 ; timeAndDateClock:inst|timeAndDate_Out[4]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.333      ;
; -4.579 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.201     ; 3.323      ;
; -4.578 ; timeAndDateClock:inst|timeAndDate_Out[12]           ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.329      ;
; -4.576 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.201     ; 3.320      ;
; -4.576 ; timeAndDateClock:inst|timeAndDate_Out[4]~_emulated  ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.327      ;
; -4.575 ; timeAndDateClock:inst|timeAndDate_Out[12]           ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.326      ;
; -4.573 ; timeAndDateClock:inst|timeAndDate_Out[4]~_emulated  ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.324      ;
; -4.567 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.201     ; 3.311      ;
; -4.566 ; timeAndDateClock:inst|timeAndDate_Out[12]           ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.317      ;
; -4.564 ; timeAndDateClock:inst|timeAndDate_Out[4]~_emulated  ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.315      ;
; -4.562 ; timeAndDateClock:inst|timeAndDate_Out[27]~_emulated ; LCDsteuerung:inst1|data_Out[1]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.195     ; 3.312      ;
; -4.558 ; timeAndDateClock:inst|timeAndDate_Out[16]           ; LCDsteuerung:inst1|state_R.updateHourHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.846     ; 3.657      ;
; -4.558 ; timeAndDateClock:inst|timeAndDate_Out[22]           ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.534     ; 2.969      ;
; -4.540 ; timeAndDateClock:inst|timeAndDate_Out[27]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.186     ; 3.299      ;
; -4.538 ; timeAndDateClock:inst|timeAndDate_Out[17]           ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.196     ; 3.287      ;
; -4.534 ; timeAndDateClock:inst|timeAndDate_Out[2]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.285      ;
; -4.532 ; timeAndDateClock:inst|timeAndDate_Out[2]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.283      ;
; -4.526 ; timeAndDateClock:inst|timeAndDate_Out[2]~_emulated  ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.277      ;
; -4.523 ; timeAndDateClock:inst|timeAndDate_Out[2]~_emulated  ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.274      ;
; -4.514 ; timeAndDateClock:inst|timeAndDate_Out[2]~_emulated  ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.265      ;
; -4.509 ; timeAndDateClock:inst|timeAndDate_Out[18]           ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.207     ; 3.247      ;
; -4.498 ; timeAndDateClock:inst|timeAndDate_Out[10]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.249      ;
; -4.496 ; timeAndDateClock:inst|timeAndDate_Out[10]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.247      ;
; -4.492 ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; LCDsteuerung:inst1|data_Out[1]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.207     ; 3.230      ;
; -4.492 ; timeAndDateClock:inst|mon_count[1]~_emulated        ; timeAndDateClock:inst|date[0]              ; timeAndDateClock:inst|mon_carry  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.697     ; 2.740      ;
; -4.490 ; timeAndDateClock:inst|timeAndDate_Out[10]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.241      ;
; -4.487 ; timeAndDateClock:inst|timeAndDate_Out[26]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.186     ; 3.246      ;
; -4.487 ; timeAndDateClock:inst|timeAndDate_Out[10]~_emulated ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.238      ;
; -4.485 ; timeAndDateClock:inst|timeAndDate_Out[32]           ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.190     ; 3.240      ;
; -4.478 ; timeAndDateClock:inst|timeAndDate_Out[10]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.229      ;
; -4.478 ; timeAndDateClock:inst|timeAndDate_Out[18]           ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.198     ; 3.225      ;
; -4.476 ; timeAndDateClock:inst|timeAndDate_Out[18]           ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.198     ; 3.223      ;
; -4.475 ; timeAndDateClock:inst|timeAndDate_Out[21]           ; LCDsteuerung:inst1|data_Out[1]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.226      ;
; -4.474 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.203     ; 3.216      ;
; -4.470 ; timeAndDateClock:inst|timeAndDate_Out[18]           ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.198     ; 3.217      ;
; -4.467 ; timeAndDateClock:inst|timeAndDate_Out[18]           ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.198     ; 3.214      ;
; -4.464 ; timeAndDateClock:inst|timeAndDate_Out[9]            ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.215      ;
; -4.460 ; timeAndDateClock:inst|timeAndDate_Out[5]            ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.193     ; 3.212      ;
; -4.458 ; timeAndDateClock:inst|timeAndDate_Out[18]           ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.198     ; 3.205      ;
; -4.458 ; timeAndDateClock:inst|timeAndDate_Out[5]            ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.193     ; 3.210      ;
; -4.458 ; timeAndDateClock:inst|mon_count[4]                  ; timeAndDateClock:inst|date[0]              ; timeAndDateClock:inst|mon_carry  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.697     ; 2.706      ;
; -4.455 ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.206      ;
; -4.454 ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.205      ;
; -4.453 ; timeAndDateClock:inst|timeAndDate_Out[25]~_emulated ; LCDsteuerung:inst1|data_Out[1]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.203     ; 3.195      ;
; -4.452 ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.203      ;
; -4.452 ; timeAndDateClock:inst|timeAndDate_Out[5]            ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.193     ; 3.204      ;
; -4.450 ; timeAndDateClock:inst|timeAndDate_Out[1]            ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.193     ; 3.202      ;
; -4.450 ; timeAndDateClock:inst|timeAndDate_Out[33]           ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.190     ; 3.205      ;
; -4.450 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.201      ;
; -4.449 ; timeAndDateClock:inst|timeAndDate_Out[5]            ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.193     ; 3.201      ;
; -4.448 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.194     ; 3.199      ;
+--------+-----------------------------------------------------+--------------------------------------------+----------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'timeAndDateClock:inst|day_carry'                                                                                                                                                                              ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                      ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+
; -3.994 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.927      ;
; -3.878 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.811      ;
; -3.803 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.736      ;
; -3.766 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.066     ; 4.695      ;
; -3.755 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.688      ;
; -3.715 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.648      ;
; -3.658 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.591      ;
; -3.601 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.534      ;
; -3.571 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.504      ;
; -3.571 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.504      ;
; -3.551 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.484      ;
; -3.542 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.475      ;
; -3.526 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.459      ;
; -3.518 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.451      ;
; -3.507 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.440      ;
; -3.507 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.440      ;
; -3.487 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.420      ;
; -3.467 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.400      ;
; -3.454 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.387      ;
; -3.431 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.364      ;
; -3.430 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.066     ; 4.359      ;
; -3.419 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.352      ;
; -3.410 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.343      ;
; -3.394 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.066     ; 4.323      ;
; -3.393 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.326      ;
; -3.379 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.312      ;
; -3.367 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.300      ;
; -3.335 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.268      ;
; -3.330 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.066     ; 4.259      ;
; -3.329 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.262      ;
; -3.326 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.259      ;
; -3.298 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.066     ; 4.227      ;
; -3.293 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.226      ;
; -3.293 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.226      ;
; -3.265 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.198      ;
; -3.262 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.195      ;
; -3.240 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.173      ;
; -3.230 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.163      ;
; -3.206 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.139      ;
; -3.168 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.101      ;
; -3.151 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.066     ; 4.080      ;
; -3.122 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 4.055      ;
; -1.984 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[4]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.190      ; 5.089      ;
; -1.893 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[1]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.190      ; 4.998      ;
; -1.854 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[4]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.190      ; 4.959      ;
; -1.793 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[0]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.190      ; 4.898      ;
; -1.775 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[5]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.190      ; 4.880      ;
; -1.756 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|mon_carry                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.186      ; 4.857      ;
; -1.746 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[1]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.190      ; 4.851      ;
; -1.735 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[2]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.190      ; 4.840      ;
; -1.663 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[0]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.190      ; 4.768      ;
; -1.628 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[5]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.190      ; 4.733      ;
; -1.626 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|mon_carry                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.186      ; 4.727      ;
; -1.621 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[3]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.190      ; 4.726      ;
; -1.588 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[2]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.190      ; 4.693      ;
; -1.474 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[3]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.190      ; 4.579      ;
; -0.792 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 1.725      ;
; -0.405 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 1.338      ;
; -0.371 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 1.304      ;
; -0.347 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 1.280      ;
; -0.230 ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 1.163      ;
; -0.094 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 1.027      ;
; -0.093 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 1.026      ;
; 0.081  ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 0.852      ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'timeAndDateClock:inst|hour_carry'                                                                                                                                                       ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -1.826 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.063     ; 2.758      ;
; -1.825 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.063     ; 2.757      ;
; -1.724 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.397     ; 2.322      ;
; -1.711 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.065     ; 2.641      ;
; -1.708 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.065     ; 2.638      ;
; -1.700 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.399     ; 2.296      ;
; -1.697 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.399     ; 2.293      ;
; -1.638 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; 0.259      ; 2.892      ;
; -1.608 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.065     ; 2.538      ;
; -1.605 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.065     ; 2.535      ;
; -1.579 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.065     ; 2.509      ;
; -1.576 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.065     ; 2.506      ;
; -1.539 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.063     ; 2.471      ;
; -1.538 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.063     ; 2.470      ;
; -1.530 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; 0.257      ; 2.782      ;
; -1.519 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.077     ; 2.437      ;
; -1.500 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.063     ; 2.432      ;
; -1.486 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.061     ; 2.420      ;
; -1.427 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; 0.257      ; 2.679      ;
; -1.420 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.063     ; 2.352      ;
; -1.398 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; 0.257      ; 2.650      ;
; -1.351 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; 0.259      ; 2.605      ;
; -1.317 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.063     ; 2.249      ;
; -1.303 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.063     ; 2.235      ;
; -1.293 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.063     ; 2.225      ;
; -1.289 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.397     ; 1.887      ;
; -1.279 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.397     ; 1.877      ;
; -1.274 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.063     ; 2.206      ;
; -1.264 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.063     ; 2.196      ;
; -1.199 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.061     ; 2.133      ;
; -1.056 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.063     ; 1.988      ;
; -1.046 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.063     ; 1.978      ;
; -0.736 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.061     ; 1.670      ;
; -0.666 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.061     ; 1.600      ;
; -0.641 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.061     ; 1.575      ;
; -0.625 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.061     ; 1.559      ;
; -0.401 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.063     ; 1.333      ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'timeAndDateClock:inst|min_carry'                                                                                                                                                    ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.312 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 2.244      ;
; -1.312 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 2.244      ;
; -1.312 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 2.244      ;
; -1.181 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 2.113      ;
; -1.145 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 2.077      ;
; -1.145 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 2.077      ;
; -1.145 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 2.077      ;
; -1.113 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 2.045      ;
; -1.060 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 1.992      ;
; -1.052 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 1.984      ;
; -1.052 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 1.984      ;
; -1.052 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 1.984      ;
; -1.010 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 1.942      ;
; -1.007 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 1.939      ;
; -0.985 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 1.917      ;
; -0.968 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 1.900      ;
; -0.942 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 1.874      ;
; -0.942 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 1.874      ;
; -0.942 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 1.874      ;
; -0.916 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 1.848      ;
; -0.838 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 1.770      ;
; -0.810 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 1.742      ;
; -0.782 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 1.714      ;
; -0.776 ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 1.708      ;
; -0.747 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 1.679      ;
; -0.714 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 1.646      ;
; -0.666 ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 1.598      ;
; -0.564 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 1.496      ;
; -0.504 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 1.436      ;
; -0.499 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 1.431      ;
; -0.489 ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 1.421      ;
; -0.486 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 1.418      ;
; -0.456 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 1.388      ;
; -0.444 ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 1.376      ;
; -0.423 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 1.355      ;
; -0.402 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 1.334      ;
; -0.368 ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 1.300      ;
; -0.363 ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.063     ; 1.295      ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'timeAndDateClock:inst|year_carry'                                                                                                                                                       ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -1.310 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.064     ; 2.241      ;
; -1.290 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.064     ; 2.221      ;
; -1.290 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.064     ; 2.221      ;
; -1.290 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.064     ; 2.221      ;
; -1.106 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.064     ; 2.037      ;
; -1.106 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.064     ; 2.037      ;
; -1.106 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.064     ; 2.037      ;
; -1.106 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.064     ; 2.037      ;
; -1.052 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.064     ; 1.983      ;
; -1.040 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.064     ; 1.971      ;
; -1.040 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.064     ; 1.971      ;
; -1.040 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.064     ; 1.971      ;
; -0.969 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.902      ;
; -0.942 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.064     ; 1.873      ;
; -0.942 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.064     ; 1.873      ;
; -0.942 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.064     ; 1.873      ;
; -0.942 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.064     ; 1.873      ;
; -0.848 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.781      ;
; -0.825 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.758      ;
; -0.807 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.740      ;
; -0.772 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.705      ;
; -0.699 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.632      ;
; -0.699 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.632      ;
; -0.697 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.630      ;
; -0.687 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.620      ;
; -0.674 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.607      ;
; -0.640 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.573      ;
; -0.638 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.571      ;
; -0.634 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.567      ;
; -0.616 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.549      ;
; -0.603 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.536      ;
; -0.576 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.509      ;
; -0.565 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.498      ;
; -0.554 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.487      ;
; -0.529 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.462      ;
; -0.520 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.453      ;
; -0.505 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.438      ;
; -0.381 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.314      ;
; -0.379 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.312      ;
; -0.376 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.309      ;
; -0.372 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.305      ;
; -0.366 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.299      ;
; -0.336 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.269      ;
; -0.336 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.269      ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clkGen_verilog:inst10|clk_enable'                                                                                                                                                                ;
+--------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -1.278 ; timeAndDateClock:inst|year_count[0]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[31]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -1.218     ; 1.055      ;
; -1.270 ; timeAndDateClock:inst|year_count[3]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[34]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -1.218     ; 1.047      ;
; -1.159 ; timeAndDateClock:inst|hour_count[0]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[14]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.651     ; 1.503      ;
; -1.153 ; timeAndDateClock:inst|hour_count[5]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[19]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.651     ; 1.497      ;
; -1.091 ; timeAndDateClock:inst|year_count[1]              ; timeAndDateClock:inst|timeAndDate_Out[32]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -1.218     ; 0.868      ;
; -1.077 ; timeAndDateClock:inst|year_count[2]              ; timeAndDateClock:inst|timeAndDate_Out[33]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -1.218     ; 0.854      ;
; -1.076 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.616     ; 1.455      ;
; -1.046 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[25]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.616     ; 1.425      ;
; -1.020 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.952      ;
; -1.020 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.952      ;
; -1.020 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[4]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.952      ;
; -1.007 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.939      ;
; -1.007 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.939      ;
; -1.007 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[4]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.939      ;
; -0.903 ; timeAndDateClock:inst|year_count[4]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[35]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.866     ; 1.032      ;
; -0.876 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.808      ;
; -0.873 ; timeAndDateClock:inst|min_count[3]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[10]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.666     ; 1.202      ;
; -0.870 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.802      ;
; -0.841 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.773      ;
; -0.841 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.773      ;
; -0.841 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[4]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.773      ;
; -0.800 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.732      ;
; -0.800 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.732      ;
; -0.800 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[4]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.732      ;
; -0.799 ; timeAndDateClock:inst|mon_count[2]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[28]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.606     ; 1.188      ;
; -0.767 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.699      ;
; -0.761 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.693      ;
; -0.750 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.682      ;
; -0.720 ; timeAndDateClock:inst|min_count[4]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.666     ; 1.049      ;
; -0.718 ; timeAndDateClock:inst|hour_count[1]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.655     ; 1.058      ;
; -0.715 ; timeAndDateClock:inst|min_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.667     ; 1.043      ;
; -0.708 ; timeAndDateClock:inst|min_count[6]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.666     ; 1.037      ;
; -0.702 ; timeAndDateClock:inst|hour_count[4]              ; timeAndDateClock:inst|timeAndDate_Out[18]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.988     ; 0.709      ;
; -0.680 ; timeAndDateClock:inst|sec_count[4]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.612      ;
; -0.678 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.610      ;
; -0.673 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[20]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.624     ; 1.044      ;
; -0.663 ; timeAndDateClock:inst|mon_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[26]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.606     ; 1.052      ;
; -0.658 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.617     ; 1.036      ;
; -0.654 ; timeAndDateClock:inst|mon_count[1]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[27]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.606     ; 1.043      ;
; -0.647 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|timeAndDate_Out[39]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.617     ; 1.025      ;
; -0.641 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[23]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.290     ; 1.346      ;
; -0.600 ; timeAndDateClock:inst|year_count[5]              ; timeAndDateClock:inst|timeAndDate_Out[36]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.866     ; 0.729      ;
; -0.579 ; timeAndDateClock:inst|year_count[7]              ; timeAndDateClock:inst|timeAndDate_Out[38]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.866     ; 0.708      ;
; -0.578 ; timeAndDateClock:inst|year_count[6]              ; timeAndDateClock:inst|timeAndDate_Out[37]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.866     ; 0.707      ;
; -0.570 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.502      ;
; -0.549 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.481      ;
; -0.543 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.475      ;
; -0.538 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.470      ;
; -0.525 ; timeAndDateClock:inst|min_count[5]               ; timeAndDateClock:inst|timeAndDate_Out[12]           ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.666     ; 0.854      ;
; -0.524 ; timeAndDateClock:inst|mon_count[4]               ; timeAndDateClock:inst|timeAndDate_Out[30]           ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.606     ; 0.913      ;
; -0.518 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[21]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.624     ; 0.889      ;
; -0.514 ; timeAndDateClock:inst|sec_count[4]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[4]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.446      ;
; -0.513 ; timeAndDateClock:inst|sec_count[4]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.445      ;
; -0.511 ; timeAndDateClock:inst|sec_count[4]~_emulated     ; timeAndDateClock:inst|sec_count[4]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.443      ;
; -0.485 ; timeAndDateClock:inst|sec_count[4]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.417      ;
; -0.474 ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|timeAndDate_Out[41]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.617     ; 0.852      ;
; -0.413 ; timeAndDateClock:inst|min_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[8]            ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.666     ; 0.742      ;
; -0.401 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.333      ;
; -0.400 ; timeAndDateClock:inst|hour_count[3]              ; timeAndDateClock:inst|timeAndDate_Out[17]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.655     ; 0.740      ;
; -0.398 ; timeAndDateClock:inst|hour_count[2]              ; timeAndDateClock:inst|timeAndDate_Out[16]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.655     ; 0.738      ;
; -0.386 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|timeAndDate_Out[22]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.290     ; 1.091      ;
; -0.380 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.312      ;
; -0.379 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.311      ;
; -0.378 ; timeAndDateClock:inst|min_count[2]               ; timeAndDateClock:inst|timeAndDate_Out[9]            ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.666     ; 0.707      ;
; -0.376 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.308      ;
; -0.371 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.303      ;
; -0.352 ; timeAndDateClock:inst|mon_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[29]           ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.606     ; 0.741      ;
; -0.340 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[3]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.272      ;
; -0.286 ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|timeAndDate_Out[5]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.218      ;
; -0.259 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.191      ;
; -0.259 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.191      ;
; -0.253 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[0]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.185      ;
; -0.193 ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.125      ;
; -0.103 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[2]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.035      ;
; -0.080 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 1.012      ;
; -0.053 ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 0.985      ;
; 0.099  ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[1]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 0.833      ;
; 0.200  ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 0.732      ;
; 0.273  ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 0.659      ;
; 0.273  ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 0.659      ;
; 0.273  ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.063     ; 0.659      ;
+--------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'timeAndDateClock:inst|mon_carry'                                                                                                                                                    ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.233 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.063     ; 2.165      ;
; -1.232 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.063     ; 2.164      ;
; -1.220 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.063     ; 2.152      ;
; -1.219 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.063     ; 2.151      ;
; -1.178 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.062     ; 2.111      ;
; -1.127 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.062     ; 2.060      ;
; -1.059 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.062     ; 1.992      ;
; -1.055 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.062     ; 1.988      ;
; -1.046 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.062     ; 1.979      ;
; -1.043 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.063     ; 1.975      ;
; -1.042 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.063     ; 1.974      ;
; -1.035 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.062     ; 1.968      ;
; -0.993 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.063     ; 1.925      ;
; -0.992 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.063     ; 1.924      ;
; -0.987 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.062     ; 1.920      ;
; -0.970 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.062     ; 1.903      ;
; -0.932 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.063     ; 1.864      ;
; -0.931 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.063     ; 1.863      ;
; -0.880 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.062     ; 1.813      ;
; -0.869 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.062     ; 1.802      ;
; -0.854 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.062     ; 1.787      ;
; -0.819 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.062     ; 1.752      ;
; -0.765 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.062     ; 1.698      ;
; -0.758 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.062     ; 1.691      ;
; -0.624 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.062     ; 1.557      ;
; -0.123 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.063     ; 1.055      ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.314 ; LCDsteuerung:inst1|address_row_out                                                                                                              ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.880      ;
; 0.321 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[2]        ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.889      ;
; 0.327 ; LCDsteuerung:inst1|address_Col_out[3]                                                                                                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.893      ;
; 0.337 ; LCDsteuerung:inst1|address_Col_out[2]                                                                                                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.903      ;
; 0.340 ; LCDsteuerung:inst1|address_Col_out[1]                                                                                                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.906      ;
; 0.343 ; LCDsteuerung:inst1|state_R.updateWeekday                                                                                                        ; LCDsteuerung:inst1|state_R.updateWeekday                                                                                                                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; LCDsteuerung:inst1|state_R.updateHourHigh                                                                                                       ; LCDsteuerung:inst1|state_R.updateHourHigh                                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; LCDsteuerung:inst1|state_R.updateMinLow                                                                                                         ; LCDsteuerung:inst1|state_R.updateMinLow                                                                                                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; LCDsteuerung:inst1|state_R.updateHourLow                                                                                                        ; LCDsteuerung:inst1|state_R.updateHourLow                                                                                                                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.347 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[3]        ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.915      ;
; 0.357 ; LCDsteuerung:inst1|state_R.updateYearHigh                                                                                                       ; LCDsteuerung:inst1|state_R.updateYearHigh                                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LCDsteuerung:inst1|state_R.updateMonthHigh                                                                                                      ; LCDsteuerung:inst1|state_R.updateMonthHigh                                                                                                                    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LCDsteuerung:inst1|state_R.updateMonthLow                                                                                                       ; LCDsteuerung:inst1|state_R.updateMonthLow                                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LCDsteuerung:inst1|state_R.updateSecHigh                                                                                                        ; LCDsteuerung:inst1|state_R.updateSecHigh                                                                                                                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LCDsteuerung:inst1|state_R.writeFrame                                                                                                           ; LCDsteuerung:inst1|state_R.writeFrame                                                                                                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[0]                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[0]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[1]                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[1]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[2]                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[2]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[3]                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[3]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[4]                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[4]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|full_dff                                  ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|full_dff                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_2_dff                            ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_2_dff                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_0_dff                            ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_0_dff                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lcddriver:inst2|Display_On_R                                                                                                                    ; lcddriver:inst2|Display_On_R                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.360 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|rd_ptr_lsb                                ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|rd_ptr_lsb                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.580      ;
; 0.374 ; lcddriver:inst2|lcd_states.shift1                                                                                                               ; lcddriver:inst2|lcd_states.blink0                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.379 ; lcddriver:inst2|lcd_states.wrcr1                                                                                                                ; lcddriver:inst2|lcd_states.rd_bf0                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.599      ;
; 0.384 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_1_dff                            ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_0_dff                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.603      ;
; 0.386 ; lcddriver:inst2|lcd_states.blink0                                                                                                               ; lcddriver:inst2|lcd_states.blink1                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.605      ;
; 0.391 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[4]        ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[4]                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.610      ;
; 0.405 ; lcddriver:inst2|lcd_states.rd_bf0                                                                                                               ; lcddriver:inst2|lcd_states.rd_bf1                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.625      ;
; 0.406 ; lcddriver:inst2|lcd_states.rd_bf0                                                                                                               ; lcddriver:inst2|lcd_states.shift0                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.626      ;
; 0.408 ; LCDsteuerung:inst1|state_R.writeFrame                                                                                                           ; LCDsteuerung:inst1|data_mode_out[1]                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.628      ;
; 0.410 ; LCDsteuerung:inst1|write_Count_R[4]                                                                                                             ; LCDsteuerung:inst1|write_Count_R[4]                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.629      ;
; 0.514 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|full_dff                                  ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|empty_dff                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.733      ;
; 0.519 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[4] ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[4]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.738      ;
; 0.524 ; lcddriver:inst2|lcd_states.onoff0                                                                                                               ; lcddriver:inst2|lcd_states.onoff1                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.743      ;
; 0.525 ; LCDsteuerung:inst1|state_R.check                                                                                                                ; LCDsteuerung:inst1|state_R.updateDayHigh                                                                                                                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.745      ;
; 0.531 ; lcddriver:inst2|lcd_states.blinkOff0                                                                                                            ; lcddriver:inst2|lcd_states.blinkOff1                                                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.750      ;
; 0.533 ; lcddriver:inst2|lcd_states.wrcr0                                                                                                                ; lcddriver:inst2|lcd_states.wrcr1                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.753      ;
; 0.545 ; lcddriver:inst2|lcd_states.blink1                                                                                                               ; lcddriver:inst2|lcd_states.mode0                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.764      ;
; 0.554 ; LCDsteuerung:inst1|address_Col_out[0]                                                                                                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.123      ;
; 0.556 ; clkGen_verilog:inst10|counter[9]                                                                                                                ; clkGen_verilog:inst10|counter[9]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.775      ;
; 0.556 ; clkGen_verilog:inst10|counter[11]                                                                                                               ; clkGen_verilog:inst10|counter[11]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.775      ;
; 0.556 ; clkGen_verilog:inst10|counter[15]                                                                                                               ; clkGen_verilog:inst10|counter[15]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.775      ;
; 0.557 ; clkGen_verilog:inst10|counter[1]                                                                                                                ; clkGen_verilog:inst10|counter[1]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.776      ;
; 0.557 ; clkGen_verilog:inst10|counter[7]                                                                                                                ; clkGen_verilog:inst10|counter[7]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.776      ;
; 0.558 ; clkGen_verilog:inst10|counter[17]                                                                                                               ; clkGen_verilog:inst10|counter[17]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; clkGen_verilog:inst10|counter[2]                                                                                                                ; clkGen_verilog:inst10|counter[2]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; clkGen_verilog:inst10|counter[12]                                                                                                               ; clkGen_verilog:inst10|counter[12]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; clkGen_verilog:inst10|counter[13]                                                                                                               ; clkGen_verilog:inst10|counter[13]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; lcddriver:inst2|lcd_states.wrad0                                                                                                                ; lcddriver:inst2|lcd_states.wrad1                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.778      ;
; 0.558 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[3]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[4]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.559 ; clkGen_verilog:inst10|counter[18]                                                                                                               ; clkGen_verilog:inst10|counter[18]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[3]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[3]                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.560 ; clkGen_verilog:inst10|counter[23]                                                                                                               ; clkGen_verilog:inst10|counter[23]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; clkGen_verilog:inst10|counter[3]                                                                                                                ; clkGen_verilog:inst10|counter[3]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; clkGen_verilog:inst10|counter[5]                                                                                                                ; clkGen_verilog:inst10|counter[5]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; clkGen_verilog:inst10|counter[10]                                                                                                               ; clkGen_verilog:inst10|counter[10]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; clkGen_verilog:inst10|counter[14]                                                                                                               ; clkGen_verilog:inst10|counter[14]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.561 ; clkGen_verilog:inst10|counter[4]                                                                                                                ; clkGen_verilog:inst10|counter[4]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; clkGen_verilog:inst10|counter[8]                                                                                                                ; clkGen_verilog:inst10|counter[8]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; clkGen_verilog:inst10|counter[16]                                                                                                               ; clkGen_verilog:inst10|counter[16]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; clkGen_verilog:inst10|counter[19]                                                                                                               ; clkGen_verilog:inst10|counter[19]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; clkGen_verilog:inst10|counter[21]                                                                                                               ; clkGen_verilog:inst10|counter[21]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[1]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[1]                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[0]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[1]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.562 ; clkGen_verilog:inst10|counter[20]                                                                                                               ; clkGen_verilog:inst10|counter[20]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.781      ;
; 0.562 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[1]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[2]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.781      ;
; 0.562 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[2]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[3]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.781      ;
; 0.563 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[2]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[2]                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.782      ;
; 0.564 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[3] ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[3]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.783      ;
; 0.566 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[1] ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[1]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.785      ;
; 0.568 ; lcddriver:inst2|clk_count[29]                                                                                                                   ; lcddriver:inst2|clk_count[29]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.788      ;
; 0.568 ; lcddriver:inst2|clk_count[19]                                                                                                                   ; lcddriver:inst2|clk_count[19]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.788      ;
; 0.568 ; lcddriver:inst2|clk_count[15]                                                                                                                   ; lcddriver:inst2|clk_count[15]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.787      ;
; 0.568 ; lcddriver:inst2|clk_count[13]                                                                                                                   ; lcddriver:inst2|clk_count[13]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.787      ;
; 0.569 ; lcddriver:inst2|clk_count[31]                                                                                                                   ; lcddriver:inst2|clk_count[31]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.789      ;
; 0.569 ; lcddriver:inst2|clk_count[27]                                                                                                                   ; lcddriver:inst2|clk_count[27]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.789      ;
; 0.569 ; lcddriver:inst2|clk_count[21]                                                                                                                   ; lcddriver:inst2|clk_count[21]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.789      ;
; 0.569 ; lcddriver:inst2|clk_count[17]                                                                                                                   ; lcddriver:inst2|clk_count[17]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.789      ;
; 0.569 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[2] ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[2]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; lcddriver:inst2|clk_count[11]                                                                                                                   ; lcddriver:inst2|clk_count[11]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; lcddriver:inst2|clk_count[5]                                                                                                                    ; lcddriver:inst2|clk_count[5]                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; lcddriver:inst2|clk_count[1]                                                                                                                    ; lcddriver:inst2|clk_count[1]                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; lcddriver:inst2|clk_count[22]                                                                                                                   ; lcddriver:inst2|clk_count[22]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.790      ;
; 0.570 ; lcddriver:inst2|clk_count[16]                                                                                                                   ; lcddriver:inst2|clk_count[16]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.790      ;
; 0.570 ; lcddriver:inst2|clk_count[6]                                                                                                                    ; lcddriver:inst2|clk_count[6]                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; lcddriver:inst2|clk_count[25]                                                                                                                   ; lcddriver:inst2|clk_count[25]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.791      ;
; 0.571 ; lcddriver:inst2|clk_count[23]                                                                                                                   ; lcddriver:inst2|clk_count[23]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.791      ;
; 0.571 ; lcddriver:inst2|clk_count[18]                                                                                                                   ; lcddriver:inst2|clk_count[18]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.791      ;
; 0.572 ; lcddriver:inst2|clk_count[30]                                                                                                                   ; lcddriver:inst2|clk_count[30]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.792      ;
; 0.572 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[2]                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ram_block1a0~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.141      ;
; 0.572 ; LCDsteuerung:inst1|write_Count_R[3]                                                                                                             ; LCDsteuerung:inst1|write_Count_R[3]                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; lcddriver:inst2|clk_count[14]                                                                                                                   ; lcddriver:inst2|clk_count[14]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; lcddriver:inst2|clk_count[2]                                                                                                                    ; lcddriver:inst2|clk_count[2]                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; lcddriver:inst2|clk_count[28]                                                                                                                   ; lcddriver:inst2|clk_count[28]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.793      ;
; 0.573 ; lcddriver:inst2|clk_count[26]                                                                                                                   ; lcddriver:inst2|clk_count[26]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.793      ;
; 0.573 ; lcddriver:inst2|clk_count[24]                                                                                                                   ; lcddriver:inst2|clk_count[24]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.793      ;
; 0.573 ; lcddriver:inst2|clk_count[20]                                                                                                                   ; lcddriver:inst2|clk_count[20]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.793      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clkGen_verilog:inst10|clk_enable'                                                                                                                                                                ;
+-------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.357 ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 0.577      ;
; 0.404 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 0.624      ;
; 0.528 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[1]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.062      ; 0.747      ;
; 0.620 ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 0.840      ;
; 0.670 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 0.890      ;
; 0.692 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[2]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 0.912      ;
; 0.797 ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.017      ;
; 0.798 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[0]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.018      ;
; 0.803 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.023      ;
; 0.845 ; timeAndDateClock:inst|mon_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[29]           ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.382     ; 0.640      ;
; 0.849 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.069      ;
; 0.863 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|timeAndDate_Out[22]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.051     ; 0.989      ;
; 0.874 ; timeAndDateClock:inst|min_count[2]               ; timeAndDateClock:inst|timeAndDate_Out[9]            ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.439     ; 0.612      ;
; 0.886 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.106      ;
; 0.886 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.106      ;
; 0.888 ; timeAndDateClock:inst|hour_count[2]              ; timeAndDateClock:inst|timeAndDate_Out[16]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.427     ; 0.638      ;
; 0.889 ; timeAndDateClock:inst|hour_count[3]              ; timeAndDateClock:inst|timeAndDate_Out[17]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.427     ; 0.639      ;
; 0.902 ; timeAndDateClock:inst|min_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[8]            ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.439     ; 0.640      ;
; 0.914 ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|timeAndDate_Out[5]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.062      ; 1.133      ;
; 0.914 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.134      ;
; 0.946 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.166      ;
; 0.947 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.167      ;
; 0.948 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.168      ;
; 0.960 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[3]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.062      ; 1.179      ;
; 0.965 ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|timeAndDate_Out[41]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.392     ; 0.750      ;
; 1.004 ; timeAndDateClock:inst|mon_count[4]               ; timeAndDateClock:inst|timeAndDate_Out[30]           ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.382     ; 0.799      ;
; 1.010 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[21]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.400     ; 0.787      ;
; 1.018 ; timeAndDateClock:inst|min_count[5]               ; timeAndDateClock:inst|timeAndDate_Out[12]           ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.439     ; 0.756      ;
; 1.019 ; timeAndDateClock:inst|sec_count[4]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.239      ;
; 1.032 ; timeAndDateClock:inst|year_count[7]              ; timeAndDateClock:inst|timeAndDate_Out[38]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.602     ; 0.607      ;
; 1.037 ; timeAndDateClock:inst|year_count[6]              ; timeAndDateClock:inst|timeAndDate_Out[37]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.602     ; 0.612      ;
; 1.038 ; timeAndDateClock:inst|sec_count[4]~_emulated     ; timeAndDateClock:inst|sec_count[4]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.258      ;
; 1.038 ; timeAndDateClock:inst|sec_count[4]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[4]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.258      ;
; 1.041 ; timeAndDateClock:inst|sec_count[4]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.261      ;
; 1.044 ; timeAndDateClock:inst|year_count[5]              ; timeAndDateClock:inst|timeAndDate_Out[36]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.602     ; 0.619      ;
; 1.046 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.266      ;
; 1.080 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[23]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.051     ; 1.206      ;
; 1.106 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.326      ;
; 1.106 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.326      ;
; 1.119 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|timeAndDate_Out[39]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.392     ; 0.904      ;
; 1.127 ; timeAndDateClock:inst|mon_count[1]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[27]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.381     ; 0.923      ;
; 1.127 ; timeAndDateClock:inst|mon_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[26]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.381     ; 0.923      ;
; 1.128 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.392     ; 0.913      ;
; 1.141 ; timeAndDateClock:inst|sec_count[4]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.361      ;
; 1.147 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[20]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.400     ; 0.924      ;
; 1.149 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.369      ;
; 1.151 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.371      ;
; 1.174 ; timeAndDateClock:inst|min_count[6]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.439     ; 0.912      ;
; 1.180 ; timeAndDateClock:inst|min_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.439     ; 0.918      ;
; 1.183 ; timeAndDateClock:inst|hour_count[4]              ; timeAndDateClock:inst|timeAndDate_Out[18]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.747     ; 0.613      ;
; 1.183 ; timeAndDateClock:inst|hour_count[1]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.427     ; 0.933      ;
; 1.190 ; timeAndDateClock:inst|min_count[4]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.439     ; 0.928      ;
; 1.236 ; timeAndDateClock:inst|mon_count[2]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[28]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.381     ; 1.032      ;
; 1.282 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.502      ;
; 1.282 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.502      ;
; 1.327 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.547      ;
; 1.334 ; timeAndDateClock:inst|year_count[4]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[35]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.602     ; 0.909      ;
; 1.338 ; timeAndDateClock:inst|min_count[3]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[10]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.439     ; 1.076      ;
; 1.438 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.658      ;
; 1.485 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[25]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.391     ; 1.271      ;
; 1.487 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.707      ;
; 1.487 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.707      ;
; 1.487 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[4]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.707      ;
; 1.526 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.746      ;
; 1.526 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.746      ;
; 1.526 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[4]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.746      ;
; 1.526 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.391     ; 1.312      ;
; 1.547 ; timeAndDateClock:inst|year_count[2]              ; timeAndDateClock:inst|timeAndDate_Out[33]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.968     ; 0.756      ;
; 1.550 ; timeAndDateClock:inst|year_count[1]              ; timeAndDateClock:inst|timeAndDate_Out[32]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.968     ; 0.759      ;
; 1.600 ; timeAndDateClock:inst|hour_count[0]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[14]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.423     ; 1.354      ;
; 1.602 ; timeAndDateClock:inst|hour_count[5]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[19]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.423     ; 1.356      ;
; 1.663 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.883      ;
; 1.663 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.883      ;
; 1.663 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[4]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.883      ;
; 1.702 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.922      ;
; 1.702 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.922      ;
; 1.702 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[4]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.063      ; 1.922      ;
; 1.711 ; timeAndDateClock:inst|year_count[3]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[34]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.968     ; 0.920      ;
; 1.717 ; timeAndDateClock:inst|year_count[0]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[31]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.968     ; 0.926      ;
+-------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'timeAndDateClock:inst|day_carry'                                                                                                                                                                              ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                      ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+
; 0.494 ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 0.713      ;
; 0.681 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 0.900      ;
; 0.681 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 0.900      ;
; 0.788 ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 1.007      ;
; 0.838 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 1.057      ;
; 0.891 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 1.110      ;
; 0.935 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 1.154      ;
; 0.978 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 1.197      ;
; 1.058 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 1.277      ;
; 1.098 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 1.317      ;
; 1.306 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 1.525      ;
; 1.349 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[3]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.715      ; 4.291      ;
; 1.394 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[0]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.715      ; 4.336      ;
; 1.405 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[5]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.715      ; 4.347      ;
; 1.411 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[3]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.715      ; 4.353      ;
; 1.436 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|mon_carry                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.711      ; 4.374      ;
; 1.456 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[0]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.715      ; 4.398      ;
; 1.460 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[2]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.715      ; 4.402      ;
; 1.467 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[5]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.715      ; 4.409      ;
; 1.498 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|mon_carry                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.711      ; 4.436      ;
; 1.522 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[2]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.715      ; 4.464      ;
; 1.524 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[4]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.715      ; 4.466      ;
; 1.586 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[4]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.715      ; 4.528      ;
; 1.612 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[1]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.715      ; 4.554      ;
; 1.631 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 1.850      ;
; 1.674 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[1]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.715      ; 4.616      ;
; 1.723 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 1.942      ;
; 1.852 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 2.071      ;
; 1.868 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 2.087      ;
; 1.960 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 2.179      ;
; 2.055 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 2.274      ;
; 2.228 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 2.447      ;
; 2.256 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 2.475      ;
; 2.280 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 2.499      ;
; 2.287 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 2.506      ;
; 2.316 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 2.535      ;
; 2.358 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 2.577      ;
; 2.364 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 2.583      ;
; 2.400 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 2.619      ;
; 2.481 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 2.700      ;
; 2.503 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 2.722      ;
; 2.511 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 2.730      ;
; 2.539 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 2.758      ;
; 2.562 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 2.781      ;
; 2.588 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 2.807      ;
; 2.609 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 2.828      ;
; 2.740 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 2.959      ;
; 2.814 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 3.033      ;
; 2.893 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 3.112      ;
; 2.935 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.058      ; 3.150      ;
; 2.949 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 3.168      ;
; 2.959 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 3.178      ;
; 3.031 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.058      ; 3.246      ;
; 3.058 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 3.277      ;
; 3.073 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 3.292      ;
; 3.111 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 3.330      ;
; 3.122 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.058      ; 3.337      ;
; 3.146 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 3.365      ;
; 3.165 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 3.384      ;
; 3.175 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.058      ; 3.390      ;
; 3.274 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 3.493      ;
; 3.298 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 3.517      ;
; 3.374 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.058      ; 3.589      ;
; 3.678 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.058      ; 3.893      ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'timeAndDateClock:inst|year_carry'                                                                                                                                                       ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.680 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 0.899      ;
; 0.892 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.111      ;
; 0.892 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.111      ;
; 0.893 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.112      ;
; 0.901 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.120      ;
; 0.912 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.131      ;
; 0.914 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.133      ;
; 0.926 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.145      ;
; 0.949 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.168      ;
; 0.985 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.204      ;
; 0.997 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.216      ;
; 1.006 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.225      ;
; 1.006 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.225      ;
; 1.010 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.229      ;
; 1.015 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.234      ;
; 1.030 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.249      ;
; 1.066 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.285      ;
; 1.069 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.288      ;
; 1.101 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.320      ;
; 1.105 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.324      ;
; 1.133 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.352      ;
; 1.180 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.060      ; 1.397      ;
; 1.188 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.407      ;
; 1.205 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.060      ; 1.422      ;
; 1.210 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.060      ; 1.427      ;
; 1.210 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.429      ;
; 1.238 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.457      ;
; 1.261 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.480      ;
; 1.279 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.060      ; 1.496      ;
; 1.285 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.060      ; 1.502      ;
; 1.287 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.060      ; 1.504      ;
; 1.288 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.507      ;
; 1.302 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.521      ;
; 1.323 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.542      ;
; 1.332 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.060      ; 1.549      ;
; 1.357 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.060      ; 1.574      ;
; 1.362 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.060      ; 1.579      ;
; 1.506 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.060      ; 1.723      ;
; 1.518 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.060      ; 1.735      ;
; 1.524 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.060      ; 1.741      ;
; 1.526 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.060      ; 1.743      ;
; 1.580 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.060      ; 1.797      ;
; 1.658 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.060      ; 1.875      ;
; 1.819 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.060      ; 2.036      ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'timeAndDateClock:inst|mon_carry'                                                                                                                                                    ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.706 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.063      ; 0.926      ;
; 1.067 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.063      ; 1.287      ;
; 1.166 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.062      ; 1.385      ;
; 1.170 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.063      ; 1.390      ;
; 1.219 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.062      ; 1.438      ;
; 1.233 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.062      ; 1.452      ;
; 1.236 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.062      ; 1.455      ;
; 1.240 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.063      ; 1.460      ;
; 1.241 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.063      ; 1.461      ;
; 1.276 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.063      ; 1.496      ;
; 1.316 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.063      ; 1.536      ;
; 1.335 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.062      ; 1.554      ;
; 1.379 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.062      ; 1.598      ;
; 1.398 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.063      ; 1.618      ;
; 1.407 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.063      ; 1.627      ;
; 1.427 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.062      ; 1.646      ;
; 1.428 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.063      ; 1.648      ;
; 1.453 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.063      ; 1.673      ;
; 1.476 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.063      ; 1.696      ;
; 1.477 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.063      ; 1.697      ;
; 1.479 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.062      ; 1.698      ;
; 1.487 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.063      ; 1.707      ;
; 1.522 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.063      ; 1.742      ;
; 1.645 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.062      ; 1.864      ;
; 1.646 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.062      ; 1.865      ;
; 1.684 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.063      ; 1.904      ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'timeAndDateClock:inst|min_carry'                                                                                                                                                    ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.882 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 1.102      ;
; 0.896 ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 1.116      ;
; 0.929 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 1.149      ;
; 0.960 ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 1.180      ;
; 0.995 ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 1.215      ;
; 1.045 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 1.265      ;
; 1.060 ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 1.280      ;
; 1.061 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 1.281      ;
; 1.065 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 1.285      ;
; 1.071 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 1.291      ;
; 1.076 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 1.296      ;
; 1.107 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 1.327      ;
; 1.207 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 1.427      ;
; 1.220 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 1.440      ;
; 1.221 ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 1.441      ;
; 1.281 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 1.501      ;
; 1.318 ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 1.538      ;
; 1.357 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 1.577      ;
; 1.396 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 1.616      ;
; 1.412 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 1.632      ;
; 1.461 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 1.681      ;
; 1.478 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 1.698      ;
; 1.571 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 1.791      ;
; 1.576 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 1.796      ;
; 1.588 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 1.808      ;
; 1.646 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 1.866      ;
; 1.646 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 1.866      ;
; 1.646 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 1.866      ;
; 1.711 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 1.931      ;
; 1.734 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 1.954      ;
; 1.734 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 1.954      ;
; 1.734 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 1.954      ;
; 1.838 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 2.058      ;
; 1.838 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 2.058      ;
; 1.838 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 2.058      ;
; 1.987 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 2.207      ;
; 1.987 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 2.207      ;
; 1.987 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.063      ; 2.207      ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'timeAndDateClock:inst|hour_carry'                                                                                                                                                       ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.959 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.063      ; 1.179      ;
; 1.070 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.063      ; 1.290      ;
; 1.169 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.063      ; 1.389      ;
; 1.187 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.065      ; 1.409      ;
; 1.194 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.063      ; 1.414      ;
; 1.199 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.065      ; 1.421      ;
; 1.227 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.077      ; 1.461      ;
; 1.250 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.063      ; 1.470      ;
; 1.255 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.065      ; 1.477      ;
; 1.268 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.065      ; 1.490      ;
; 1.288 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.063      ; 1.508      ;
; 1.295 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.063      ; 1.515      ;
; 1.301 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.399      ; 1.857      ;
; 1.312 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.063      ; 1.532      ;
; 1.313 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.397      ; 1.867      ;
; 1.317 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.065      ; 1.539      ;
; 1.369 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.397      ; 1.923      ;
; 1.394 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.399      ; 1.950      ;
; 1.399 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.065      ; 1.621      ;
; 1.402 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; -0.257     ; 1.302      ;
; 1.545 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.063      ; 1.765      ;
; 1.550 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.061      ; 1.768      ;
; 1.572 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.063      ; 1.792      ;
; 1.575 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.063      ; 1.795      ;
; 1.576 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.061      ; 1.794      ;
; 1.613 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.061      ; 1.831      ;
; 1.691 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.397      ; 2.245      ;
; 1.711 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.061      ; 1.929      ;
; 1.724 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.063      ; 1.944      ;
; 1.732 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.063      ; 1.952      ;
; 1.746 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; -0.257     ; 1.646      ;
; 1.750 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.063      ; 1.970      ;
; 1.905 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; -0.257     ; 1.805      ;
; 2.019 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.061      ; 2.237      ;
; 2.022 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.061      ; 2.240      ;
; 2.195 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; -0.259     ; 2.093      ;
; 2.195 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; -0.259     ; 2.093      ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                 ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 191.46 MHz ; 191.46 MHz      ; inst9|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 222.92 MHz ; 222.92 MHz      ; timeAndDateClock:inst|day_carry                   ;                                                ;
; 390.78 MHz ; 390.78 MHz      ; timeAndDateClock:inst|hour_carry                  ;                                                ;
; 473.71 MHz ; 473.71 MHz      ; timeAndDateClock:inst|min_carry                   ;                                                ;
; 478.93 MHz ; 478.93 MHz      ; timeAndDateClock:inst|year_carry                  ;                                                ;
; 503.78 MHz ; 500.0 MHz       ; timeAndDateClock:inst|mon_carry                   ; limit due to minimum period restriction (tmin) ;
; 547.35 MHz ; 500.0 MHz       ; clkGen_verilog:inst10|clk_enable                  ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[0] ; -4.293 ; -176.548      ;
; timeAndDateClock:inst|day_carry                   ; -3.486 ; -24.172       ;
; timeAndDateClock:inst|hour_carry                  ; -1.559 ; -8.270        ;
; timeAndDateClock:inst|min_carry                   ; -1.111 ; -7.030        ;
; timeAndDateClock:inst|year_carry                  ; -1.088 ; -6.466        ;
; clkGen_verilog:inst10|clk_enable                  ; -1.082 ; -25.538       ;
; timeAndDateClock:inst|mon_carry                   ; -0.985 ; -4.674        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.298 ; 0.000         ;
; clkGen_verilog:inst10|clk_enable                  ; 0.313 ; 0.000         ;
; timeAndDateClock:inst|day_carry                   ; 0.437 ; 0.000         ;
; timeAndDateClock:inst|year_carry                  ; 0.607 ; 0.000         ;
; timeAndDateClock:inst|mon_carry                   ; 0.637 ; 0.000         ;
; timeAndDateClock:inst|min_carry                   ; 0.799 ; 0.000         ;
; timeAndDateClock:inst|hour_carry                  ; 0.866 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clkGen_verilog:inst10|clk_enable                  ; -1.000 ; -50.000       ;
; timeAndDateClock:inst|day_carry                   ; -1.000 ; -10.000       ;
; timeAndDateClock:inst|min_carry                   ; -1.000 ; -8.000        ;
; timeAndDateClock:inst|year_carry                  ; -1.000 ; -8.000        ;
; timeAndDateClock:inst|hour_carry                  ; -1.000 ; -7.000        ;
; timeAndDateClock:inst|mon_carry                   ; -1.000 ; -6.000        ;
; CLOCK_50                                          ; 9.818  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 49.743 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+--------+-----------------------------------------------------+--------------------------------------------+----------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                    ; Launch Clock                     ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------+----------------------------------+---------------------------------------------------+--------------+------------+------------+
; -4.293 ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.884     ; 3.354      ;
; -4.246 ; timeAndDateClock:inst|timeAndDate_Out[19]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.888     ; 3.303      ;
; -4.231 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.880     ; 3.296      ;
; -4.223 ; timeAndDateClock:inst|timeAndDate_Out[4]~_emulated  ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.879     ; 3.289      ;
; -4.221 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.888     ; 3.278      ;
; -4.192 ; timeAndDateClock:inst|timeAndDate_Out[12]           ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.880     ; 3.257      ;
; -4.150 ; timeAndDateClock:inst|timeAndDate_Out[10]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.880     ; 3.215      ;
; -4.150 ; timeAndDateClock:inst|timeAndDate_Out[2]~_emulated  ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.879     ; 3.216      ;
; -4.124 ; timeAndDateClock:inst|timeAndDate_Out[18]           ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.885     ; 3.184      ;
; -4.122 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.879     ; 3.188      ;
; -4.099 ; timeAndDateClock:inst|timeAndDate_Out[5]            ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.879     ; 3.165      ;
; -4.099 ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.879     ; 3.165      ;
; -4.073 ; timeAndDateClock:inst|timeAndDate_Out[41]           ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.888     ; 3.130      ;
; -4.065 ; timeAndDateClock:inst|timeAndDate_Out[27]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.871     ; 3.139      ;
; -4.057 ; timeAndDateClock:inst|timeAndDate_Out[39]           ; LCDsteuerung:inst1|data_Out[1]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.898     ; 3.104      ;
; -4.055 ; timeAndDateClock:inst|timeAndDate_Out[26]~_emulated ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.881     ; 3.119      ;
; -4.046 ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.880     ; 3.111      ;
; -4.039 ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.879     ; 3.105      ;
; -4.033 ; timeAndDateClock:inst|timeAndDate_Out[35]~_emulated ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.212     ; 2.766      ;
; -4.021 ; timeAndDateClock:inst|timeAndDate_Out[14]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.888     ; 3.078      ;
; -4.019 ; timeAndDateClock:inst|timeAndDate_Out[23]           ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.183     ; 2.781      ;
; -4.018 ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.884     ; 3.079      ;
; -4.015 ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.884     ; 3.076      ;
; -4.010 ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.884     ; 3.071      ;
; -4.008 ; timeAndDateClock:inst|timeAndDate_Out[31]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.875     ; 3.078      ;
; -4.007 ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.884     ; 3.068      ;
; -3.999 ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.884     ; 3.060      ;
; -3.999 ; timeAndDateClock:inst|timeAndDate_Out[16]           ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.882     ; 3.062      ;
; -3.997 ; timeAndDateClock:inst|timeAndDate_Out[28]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.871     ; 3.071      ;
; -3.978 ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.889     ; 3.034      ;
; -3.976 ; timeAndDateClock:inst|timeAndDate_Out[20]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.871     ; 3.050      ;
; -3.971 ; timeAndDateClock:inst|timeAndDate_Out[19]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.888     ; 3.028      ;
; -3.968 ; timeAndDateClock:inst|timeAndDate_Out[19]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.888     ; 3.025      ;
; -3.963 ; timeAndDateClock:inst|timeAndDate_Out[19]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.888     ; 3.020      ;
; -3.960 ; timeAndDateClock:inst|timeAndDate_Out[19]~_emulated ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.888     ; 3.017      ;
; -3.956 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.880     ; 3.021      ;
; -3.955 ; timeAndDateClock:inst|timeAndDate_Out[16]           ; LCDsteuerung:inst1|state_R.updateHourHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.569     ; 3.331      ;
; -3.953 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.880     ; 3.018      ;
; -3.952 ; timeAndDateClock:inst|timeAndDate_Out[19]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.888     ; 3.009      ;
; -3.951 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.890     ; 3.006      ;
; -3.950 ; timeAndDateClock:inst|timeAndDate_Out[27]~_emulated ; LCDsteuerung:inst1|data_Out[1]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.881     ; 3.014      ;
; -3.948 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.880     ; 3.013      ;
; -3.945 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.880     ; 3.010      ;
; -3.945 ; timeAndDateClock:inst|timeAndDate_Out[4]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.879     ; 3.011      ;
; -3.943 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.888     ; 3.000      ;
; -3.943 ; timeAndDateClock:inst|timeAndDate_Out[4]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.879     ; 3.009      ;
; -3.941 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.888     ; 2.998      ;
; -3.940 ; timeAndDateClock:inst|timeAndDate_Out[4]~_emulated  ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.879     ; 3.006      ;
; -3.938 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.888     ; 2.995      ;
; -3.938 ; timeAndDateClock:inst|timeAndDate_Out[4]~_emulated  ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.879     ; 3.004      ;
; -3.937 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.880     ; 3.002      ;
; -3.936 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.888     ; 2.993      ;
; -3.935 ; timeAndDateClock:inst|timeAndDate_Out[39]           ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.888     ; 2.992      ;
; -3.934 ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.879     ; 3.000      ;
; -3.932 ; timeAndDateClock:inst|timeAndDate_Out[4]~_emulated  ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.879     ; 2.998      ;
; -3.930 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.888     ; 2.987      ;
; -3.917 ; timeAndDateClock:inst|timeAndDate_Out[12]           ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.880     ; 2.982      ;
; -3.914 ; timeAndDateClock:inst|timeAndDate_Out[12]           ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.880     ; 2.979      ;
; -3.909 ; timeAndDateClock:inst|timeAndDate_Out[12]           ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.880     ; 2.974      ;
; -3.906 ; timeAndDateClock:inst|timeAndDate_Out[12]           ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.880     ; 2.971      ;
; -3.899 ; timeAndDateClock:inst|timeAndDate_Out[27]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.871     ; 2.973      ;
; -3.898 ; timeAndDateClock:inst|timeAndDate_Out[12]           ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.880     ; 2.963      ;
; -3.891 ; timeAndDateClock:inst|timeAndDate_Out[22]           ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.183     ; 2.653      ;
; -3.877 ; timeAndDateClock:inst|timeAndDate_Out[17]           ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.882     ; 2.940      ;
; -3.875 ; timeAndDateClock:inst|timeAndDate_Out[2]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.879     ; 2.941      ;
; -3.872 ; timeAndDateClock:inst|timeAndDate_Out[10]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.880     ; 2.937      ;
; -3.872 ; timeAndDateClock:inst|timeAndDate_Out[2]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.879     ; 2.938      ;
; -3.870 ; timeAndDateClock:inst|timeAndDate_Out[10]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.880     ; 2.935      ;
; -3.869 ; timeAndDateClock:inst|timeAndDate_Out[18]           ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.895     ; 2.919      ;
; -3.867 ; timeAndDateClock:inst|timeAndDate_Out[10]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.880     ; 2.932      ;
; -3.867 ; timeAndDateClock:inst|timeAndDate_Out[2]~_emulated  ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.879     ; 2.933      ;
; -3.865 ; timeAndDateClock:inst|timeAndDate_Out[10]~_emulated ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.880     ; 2.930      ;
; -3.864 ; timeAndDateClock:inst|timeAndDate_Out[17]           ; LCDsteuerung:inst1|state_R.updateHourHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.569     ; 3.240      ;
; -3.864 ; timeAndDateClock:inst|timeAndDate_Out[2]~_emulated  ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.879     ; 2.930      ;
; -3.863 ; timeAndDateClock:inst|timeAndDate_Out[25]~_emulated ; LCDsteuerung:inst1|data_Out[1]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.889     ; 2.919      ;
; -3.859 ; timeAndDateClock:inst|timeAndDate_Out[10]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.880     ; 2.924      ;
; -3.856 ; timeAndDateClock:inst|timeAndDate_Out[2]~_emulated  ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.879     ; 2.922      ;
; -3.849 ; timeAndDateClock:inst|timeAndDate_Out[18]           ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.885     ; 2.909      ;
; -3.849 ; timeAndDateClock:inst|mon_count[1]~_emulated        ; timeAndDateClock:inst|date[0]              ; timeAndDateClock:inst|mon_carry  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.350     ; 2.444      ;
; -3.846 ; timeAndDateClock:inst|timeAndDate_Out[18]           ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.885     ; 2.906      ;
; -3.844 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.879     ; 2.910      ;
; -3.842 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.879     ; 2.908      ;
; -3.841 ; timeAndDateClock:inst|timeAndDate_Out[26]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.871     ; 2.915      ;
; -3.841 ; timeAndDateClock:inst|timeAndDate_Out[18]           ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.885     ; 2.901      ;
; -3.839 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.879     ; 2.905      ;
; -3.838 ; timeAndDateClock:inst|timeAndDate_Out[18]           ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.885     ; 2.898      ;
; -3.837 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.879     ; 2.903      ;
; -3.834 ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; LCDsteuerung:inst1|data_Out[1]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.894     ; 2.885      ;
; -3.832 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.889     ; 2.888      ;
; -3.831 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.879     ; 2.897      ;
; -3.830 ; timeAndDateClock:inst|timeAndDate_Out[18]           ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.885     ; 2.890      ;
; -3.826 ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.879     ; 2.892      ;
; -3.826 ; timeAndDateClock:inst|timeAndDate_Out[21]           ; LCDsteuerung:inst1|data_Out[1]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.881     ; 2.890      ;
; -3.821 ; timeAndDateClock:inst|timeAndDate_Out[5]            ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.879     ; 2.887      ;
; -3.821 ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.879     ; 2.887      ;
; -3.819 ; timeAndDateClock:inst|timeAndDate_Out[5]            ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.879     ; 2.885      ;
; -3.819 ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.879     ; 2.885      ;
; -3.816 ; timeAndDateClock:inst|timeAndDate_Out[5]            ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.879     ; 2.882      ;
; -3.816 ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.879     ; 2.882      ;
; -3.814 ; timeAndDateClock:inst|timeAndDate_Out[5]            ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.879     ; 2.880      ;
+--------+-----------------------------------------------------+--------------------------------------------+----------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'timeAndDateClock:inst|day_carry'                                                                                                                                                                               ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                      ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+
; -3.486 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 4.426      ;
; -3.398 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 4.338      ;
; -3.300 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 4.240      ;
; -3.269 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.058     ; 4.206      ;
; -3.264 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 4.204      ;
; -3.260 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 4.200      ;
; -3.184 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 4.124      ;
; -3.156 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 4.096      ;
; -3.096 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 4.036      ;
; -3.079 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 4.019      ;
; -3.079 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 4.019      ;
; -3.066 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 4.006      ;
; -3.061 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 4.001      ;
; -3.042 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 3.982      ;
; -3.028 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 3.968      ;
; -3.028 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 3.968      ;
; -3.010 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 3.950      ;
; -2.998 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 3.938      ;
; -2.991 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 3.931      ;
; -2.978 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 3.918      ;
; -2.967 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.058     ; 3.904      ;
; -2.963 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 3.903      ;
; -2.962 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 3.902      ;
; -2.958 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 3.898      ;
; -2.932 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.058     ; 3.869      ;
; -2.923 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 3.863      ;
; -2.912 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 3.852      ;
; -2.894 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 3.834      ;
; -2.894 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 3.834      ;
; -2.881 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.058     ; 3.818      ;
; -2.880 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 3.820      ;
; -2.872 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 3.812      ;
; -2.857 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 3.797      ;
; -2.854 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 3.794      ;
; -2.849 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.058     ; 3.786      ;
; -2.844 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 3.784      ;
; -2.840 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 3.780      ;
; -2.831 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 3.771      ;
; -2.759 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 3.699      ;
; -2.736 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 3.676      ;
; -2.728 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.058     ; 3.665      ;
; -2.719 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 3.659      ;
; -1.791 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[4]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.896      ; 4.602      ;
; -1.703 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[1]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.896      ; 4.514      ;
; -1.656 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[4]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.896      ; 4.467      ;
; -1.605 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[0]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.896      ; 4.416      ;
; -1.577 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[1]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.896      ; 4.388      ;
; -1.574 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|mon_carry                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.893      ; 4.382      ;
; -1.569 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[5]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.896      ; 4.380      ;
; -1.565 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[2]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.896      ; 4.376      ;
; -1.474 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[0]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.896      ; 4.285      ;
; -1.461 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[3]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.896      ; 4.272      ;
; -1.439 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|mon_carry                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.893      ; 4.247      ;
; -1.434 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[5]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.896      ; 4.245      ;
; -1.430 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[2]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.896      ; 4.241      ;
; -1.326 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[3]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.896      ; 4.137      ;
; -0.608 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 1.548      ;
; -0.260 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 1.200      ;
; -0.227 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 1.167      ;
; -0.204 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 1.144      ;
; -0.095 ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 1.035      ;
; 0.021  ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 0.919      ;
; 0.022  ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 0.918      ;
; 0.181  ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 0.759      ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'timeAndDateClock:inst|hour_carry'                                                                                                                                                        ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -1.559 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.054     ; 2.500      ;
; -1.558 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.054     ; 2.499      ;
; -1.441 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.056     ; 2.380      ;
; -1.437 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.056     ; 2.376      ;
; -1.428 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.353     ; 2.070      ;
; -1.415 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.354     ; 2.056      ;
; -1.411 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.354     ; 2.052      ;
; -1.373 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; 0.233      ; 2.601      ;
; -1.340 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.056     ; 2.279      ;
; -1.336 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.056     ; 2.275      ;
; -1.312 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.056     ; 2.251      ;
; -1.308 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.056     ; 2.247      ;
; -1.306 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.054     ; 2.247      ;
; -1.305 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.054     ; 2.246      ;
; -1.290 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; 0.231      ; 2.516      ;
; -1.264 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.067     ; 2.192      ;
; -1.252 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.053     ; 2.194      ;
; -1.240 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.055     ; 2.180      ;
; -1.189 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; 0.231      ; 2.415      ;
; -1.168 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.055     ; 2.108      ;
; -1.161 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; 0.231      ; 2.387      ;
; -1.120 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; 0.233      ; 2.348      ;
; -1.067 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.055     ; 2.007      ;
; -1.060 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.055     ; 2.000      ;
; -1.055 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.353     ; 1.697      ;
; -1.046 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.055     ; 1.986      ;
; -1.041 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.353     ; 1.683      ;
; -1.032 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.055     ; 1.972      ;
; -1.018 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.055     ; 1.958      ;
; -0.999 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.053     ; 1.941      ;
; -0.841 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.055     ; 1.781      ;
; -0.827 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.055     ; 1.767      ;
; -0.551 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.053     ; 1.493      ;
; -0.490 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.053     ; 1.432      ;
; -0.467 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.053     ; 1.409      ;
; -0.459 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.053     ; 1.401      ;
; -0.246 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.055     ; 1.186      ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'timeAndDateClock:inst|min_carry'                                                                                                                                                     ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.111 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 2.051      ;
; -1.111 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 2.051      ;
; -1.111 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 2.051      ;
; -0.976 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 1.916      ;
; -0.927 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 1.867      ;
; -0.927 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 1.867      ;
; -0.927 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 1.867      ;
; -0.908 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 1.848      ;
; -0.865 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 1.805      ;
; -0.865 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 1.805      ;
; -0.865 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 1.805      ;
; -0.836 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 1.776      ;
; -0.832 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 1.772      ;
; -0.803 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 1.743      ;
; -0.792 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 1.732      ;
; -0.752 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 1.692      ;
; -0.747 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 1.687      ;
; -0.747 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 1.687      ;
; -0.747 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 1.687      ;
; -0.730 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 1.670      ;
; -0.642 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 1.582      ;
; -0.612 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 1.552      ;
; -0.600 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 1.540      ;
; -0.590 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 1.530      ;
; -0.588 ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 1.528      ;
; -0.544 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 1.484      ;
; -0.521 ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 1.461      ;
; -0.403 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 1.343      ;
; -0.359 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 1.299      ;
; -0.355 ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 1.295      ;
; -0.349 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 1.289      ;
; -0.338 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 1.278      ;
; -0.302 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 1.242      ;
; -0.277 ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 1.217      ;
; -0.264 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 1.204      ;
; -0.250 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 1.190      ;
; -0.221 ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 1.161      ;
; -0.213 ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.055     ; 1.153      ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'timeAndDateClock:inst|year_carry'                                                                                                                                                        ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -1.088 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.058     ; 2.025      ;
; -1.088 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.058     ; 2.025      ;
; -1.088 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.058     ; 2.025      ;
; -1.088 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.058     ; 2.025      ;
; -0.905 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.058     ; 1.842      ;
; -0.905 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.058     ; 1.842      ;
; -0.905 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.058     ; 1.842      ;
; -0.905 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.058     ; 1.842      ;
; -0.854 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.058     ; 1.791      ;
; -0.854 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.058     ; 1.791      ;
; -0.854 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.058     ; 1.791      ;
; -0.854 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.058     ; 1.791      ;
; -0.757 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.058     ; 1.694      ;
; -0.757 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.058     ; 1.694      ;
; -0.757 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.058     ; 1.694      ;
; -0.757 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.058     ; 1.694      ;
; -0.752 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.691      ;
; -0.661 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.600      ;
; -0.626 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.565      ;
; -0.600 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.539      ;
; -0.590 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.529      ;
; -0.522 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.461      ;
; -0.519 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.458      ;
; -0.515 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.454      ;
; -0.505 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.444      ;
; -0.494 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.433      ;
; -0.472 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.411      ;
; -0.464 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.403      ;
; -0.458 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.397      ;
; -0.443 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.382      ;
; -0.432 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.371      ;
; -0.407 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.346      ;
; -0.402 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.341      ;
; -0.399 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.338      ;
; -0.376 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.315      ;
; -0.365 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.304      ;
; -0.345 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.284      ;
; -0.233 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.172      ;
; -0.232 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.171      ;
; -0.231 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.170      ;
; -0.229 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.168      ;
; -0.222 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.161      ;
; -0.195 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.134      ;
; -0.195 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.134      ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clkGen_verilog:inst10|clk_enable'                                                                                                                                                                 ;
+--------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -1.082 ; timeAndDateClock:inst|year_count[0]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[31]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -1.131     ; 0.946      ;
; -1.074 ; timeAndDateClock:inst|year_count[3]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[34]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -1.131     ; 0.938      ;
; -0.979 ; timeAndDateClock:inst|hour_count[0]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[14]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.603     ; 1.371      ;
; -0.968 ; timeAndDateClock:inst|hour_count[5]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[19]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.602     ; 1.361      ;
; -0.913 ; timeAndDateClock:inst|year_count[1]              ; timeAndDateClock:inst|timeAndDate_Out[32]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -1.131     ; 0.777      ;
; -0.903 ; timeAndDateClock:inst|year_count[2]              ; timeAndDateClock:inst|timeAndDate_Out[33]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -1.131     ; 0.767      ;
; -0.890 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.566     ; 1.319      ;
; -0.860 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[25]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.566     ; 1.289      ;
; -0.827 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 1.768      ;
; -0.827 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 1.768      ;
; -0.827 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[4]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 1.768      ;
; -0.806 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 1.747      ;
; -0.806 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 1.747      ;
; -0.806 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[4]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 1.747      ;
; -0.745 ; timeAndDateClock:inst|year_count[4]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[35]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.816     ; 0.924      ;
; -0.719 ; timeAndDateClock:inst|min_count[3]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[10]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.623     ; 1.091      ;
; -0.678 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 1.619      ;
; -0.663 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 1.604      ;
; -0.657 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 1.598      ;
; -0.657 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 1.598      ;
; -0.657 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[4]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 1.598      ;
; -0.627 ; timeAndDateClock:inst|mon_count[2]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[28]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.561     ; 1.061      ;
; -0.618 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 1.559      ;
; -0.618 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 1.559      ;
; -0.618 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[4]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 1.559      ;
; -0.589 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 1.530      ;
; -0.583 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 1.524      ;
; -0.569 ; timeAndDateClock:inst|min_count[4]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.623     ; 0.941      ;
; -0.563 ; timeAndDateClock:inst|min_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.623     ; 0.935      ;
; -0.560 ; timeAndDateClock:inst|hour_count[1]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.607     ; 0.948      ;
; -0.560 ; timeAndDateClock:inst|min_count[6]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.623     ; 0.932      ;
; -0.554 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 1.495      ;
; -0.538 ; timeAndDateClock:inst|hour_count[4]              ; timeAndDateClock:inst|timeAndDate_Out[18]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.904     ; 0.629      ;
; -0.516 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[20]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.574     ; 0.937      ;
; -0.508 ; timeAndDateClock:inst|mon_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[26]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.561     ; 0.942      ;
; -0.501 ; timeAndDateClock:inst|mon_count[1]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[27]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.561     ; 0.935      ;
; -0.498 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.565     ; 0.928      ;
; -0.489 ; timeAndDateClock:inst|sec_count[4]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 1.430      ;
; -0.489 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[23]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.275     ; 1.209      ;
; -0.487 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 1.428      ;
; -0.487 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|timeAndDate_Out[39]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.565     ; 0.917      ;
; -0.470 ; timeAndDateClock:inst|year_count[5]              ; timeAndDateClock:inst|timeAndDate_Out[36]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.816     ; 0.649      ;
; -0.448 ; timeAndDateClock:inst|year_count[7]              ; timeAndDateClock:inst|timeAndDate_Out[38]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.816     ; 0.627      ;
; -0.448 ; timeAndDateClock:inst|year_count[6]              ; timeAndDateClock:inst|timeAndDate_Out[37]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.816     ; 0.627      ;
; -0.422 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 1.363      ;
; -0.395 ; timeAndDateClock:inst|min_count[5]               ; timeAndDateClock:inst|timeAndDate_Out[12]           ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.623     ; 0.767      ;
; -0.388 ; timeAndDateClock:inst|mon_count[4]               ; timeAndDateClock:inst|timeAndDate_Out[30]           ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.561     ; 0.822      ;
; -0.380 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 1.321      ;
; -0.368 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 1.309      ;
; -0.366 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 1.307      ;
; -0.364 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[21]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.574     ; 0.785      ;
; -0.348 ; timeAndDateClock:inst|sec_count[4]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[4]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 1.289      ;
; -0.347 ; timeAndDateClock:inst|sec_count[4]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 1.288      ;
; -0.345 ; timeAndDateClock:inst|sec_count[4]~_emulated     ; timeAndDateClock:inst|sec_count[4]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 1.286      ;
; -0.333 ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|timeAndDate_Out[41]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.565     ; 0.763      ;
; -0.323 ; timeAndDateClock:inst|sec_count[4]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 1.264      ;
; -0.287 ; timeAndDateClock:inst|min_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[8]            ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.623     ; 0.659      ;
; -0.268 ; timeAndDateClock:inst|hour_count[3]              ; timeAndDateClock:inst|timeAndDate_Out[17]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.606     ; 0.657      ;
; -0.265 ; timeAndDateClock:inst|hour_count[2]              ; timeAndDateClock:inst|timeAndDate_Out[16]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.606     ; 0.654      ;
; -0.255 ; timeAndDateClock:inst|min_count[2]               ; timeAndDateClock:inst|timeAndDate_Out[9]            ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.623     ; 0.627      ;
; -0.249 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 1.190      ;
; -0.243 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|timeAndDate_Out[22]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.275     ; 0.963      ;
; -0.233 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 1.174      ;
; -0.232 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 1.173      ;
; -0.230 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 1.171      ;
; -0.223 ; timeAndDateClock:inst|mon_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[29]           ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.561     ; 0.657      ;
; -0.219 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 1.160      ;
; -0.200 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[3]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.055     ; 1.140      ;
; -0.146 ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|timeAndDate_Out[5]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.055     ; 1.086      ;
; -0.139 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 1.080      ;
; -0.122 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 1.063      ;
; -0.115 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[0]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 1.056      ;
; -0.056 ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 0.997      ;
; 0.013  ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[2]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 0.928      ;
; 0.036  ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 0.905      ;
; 0.059  ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 0.882      ;
; 0.199  ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[1]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.055     ; 0.741      ;
; 0.284  ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 0.657      ;
; 0.358  ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 0.583      ;
; 0.358  ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 0.583      ;
; 0.358  ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.054     ; 0.583      ;
+--------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'timeAndDateClock:inst|mon_carry'                                                                                                                                                     ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.985 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.925      ;
; -0.983 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.923      ;
; -0.977 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.917      ;
; -0.975 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.915      ;
; -0.957 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.897      ;
; -0.907 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.847      ;
; -0.849 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.789      ;
; -0.841 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.781      ;
; -0.837 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.777      ;
; -0.829 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.769      ;
; -0.824 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.764      ;
; -0.822 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.762      ;
; -0.791 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.731      ;
; -0.784 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.724      ;
; -0.783 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.723      ;
; -0.754 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.694      ;
; -0.737 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.677      ;
; -0.735 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.675      ;
; -0.711 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.651      ;
; -0.676 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.616      ;
; -0.644 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.584      ;
; -0.629 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.569      ;
; -0.589 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.529      ;
; -0.572 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.512      ;
; -0.445 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.385      ;
; -0.005 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 0.945      ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.298 ; LCDsteuerung:inst1|state_R.updateWeekday                                                                                                        ; LCDsteuerung:inst1|state_R.updateWeekday                                                                                                                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; LCDsteuerung:inst1|state_R.updateHourHigh                                                                                                       ; LCDsteuerung:inst1|state_R.updateHourHigh                                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; LCDsteuerung:inst1|state_R.updateMinLow                                                                                                         ; LCDsteuerung:inst1|state_R.updateMinLow                                                                                                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; LCDsteuerung:inst1|state_R.updateHourLow                                                                                                        ; LCDsteuerung:inst1|state_R.updateHourLow                                                                                                                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.308 ; LCDsteuerung:inst1|address_row_out                                                                                                              ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.815      ;
; 0.312 ; LCDsteuerung:inst1|state_R.updateYearHigh                                                                                                       ; LCDsteuerung:inst1|state_R.updateYearHigh                                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LCDsteuerung:inst1|state_R.updateMonthHigh                                                                                                      ; LCDsteuerung:inst1|state_R.updateMonthHigh                                                                                                                    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LCDsteuerung:inst1|state_R.updateMonthLow                                                                                                       ; LCDsteuerung:inst1|state_R.updateMonthLow                                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LCDsteuerung:inst1|state_R.updateSecHigh                                                                                                        ; LCDsteuerung:inst1|state_R.updateSecHigh                                                                                                                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[0]                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[0]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[1]                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[1]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[2]                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[2]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[3]                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[3]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[4]                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[4]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LCDsteuerung:inst1|state_R.writeFrame                                                                                                           ; LCDsteuerung:inst1|state_R.writeFrame                                                                                                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|full_dff                                  ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|full_dff                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_2_dff                            ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_2_dff                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_0_dff                            ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_0_dff                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lcddriver:inst2|Display_On_R                                                                                                                    ; lcddriver:inst2|Display_On_R                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; LCDsteuerung:inst1|address_Col_out[3]                                                                                                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.826      ;
; 0.319 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[2]        ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.828      ;
; 0.320 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|rd_ptr_lsb                                ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|rd_ptr_lsb                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.328 ; LCDsteuerung:inst1|address_Col_out[2]                                                                                                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.835      ;
; 0.332 ; LCDsteuerung:inst1|address_Col_out[1]                                                                                                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.839      ;
; 0.339 ; lcddriver:inst2|lcd_states.shift1                                                                                                               ; lcddriver:inst2|lcd_states.blink0                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.343 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_1_dff                            ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_0_dff                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.542      ;
; 0.344 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[3]        ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.853      ;
; 0.345 ; lcddriver:inst2|lcd_states.wrcr1                                                                                                                ; lcddriver:inst2|lcd_states.rd_bf0                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.544      ;
; 0.348 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[4]        ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[4]                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.547      ;
; 0.351 ; lcddriver:inst2|lcd_states.blink0                                                                                                               ; lcddriver:inst2|lcd_states.blink1                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.550      ;
; 0.365 ; LCDsteuerung:inst1|write_Count_R[4]                                                                                                             ; LCDsteuerung:inst1|write_Count_R[4]                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.564      ;
; 0.368 ; LCDsteuerung:inst1|state_R.writeFrame                                                                                                           ; LCDsteuerung:inst1|data_mode_out[1]                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.567      ;
; 0.369 ; lcddriver:inst2|lcd_states.rd_bf0                                                                                                               ; lcddriver:inst2|lcd_states.rd_bf1                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.568      ;
; 0.369 ; lcddriver:inst2|lcd_states.rd_bf0                                                                                                               ; lcddriver:inst2|lcd_states.shift0                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.568      ;
; 0.462 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|full_dff                                  ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|empty_dff                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.661      ;
; 0.470 ; LCDsteuerung:inst1|state_R.check                                                                                                                ; LCDsteuerung:inst1|state_R.updateDayHigh                                                                                                                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.669      ;
; 0.471 ; lcddriver:inst2|lcd_states.onoff0                                                                                                               ; lcddriver:inst2|lcd_states.onoff1                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.670      ;
; 0.476 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[4] ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[4]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.675      ;
; 0.480 ; lcddriver:inst2|lcd_states.blinkOff0                                                                                                            ; lcddriver:inst2|lcd_states.blinkOff1                                                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.679      ;
; 0.482 ; lcddriver:inst2|lcd_states.wrcr0                                                                                                                ; lcddriver:inst2|lcd_states.wrcr1                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.681      ;
; 0.492 ; lcddriver:inst2|lcd_states.blink1                                                                                                               ; lcddriver:inst2|lcd_states.mode0                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.499 ; clkGen_verilog:inst10|counter[7]                                                                                                                ; clkGen_verilog:inst10|counter[7]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; clkGen_verilog:inst10|counter[9]                                                                                                                ; clkGen_verilog:inst10|counter[9]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; clkGen_verilog:inst10|counter[13]                                                                                                               ; clkGen_verilog:inst10|counter[13]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.699      ;
; 0.499 ; clkGen_verilog:inst10|counter[15]                                                                                                               ; clkGen_verilog:inst10|counter[15]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.699      ;
; 0.500 ; clkGen_verilog:inst10|counter[17]                                                                                                               ; clkGen_verilog:inst10|counter[17]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.700      ;
; 0.500 ; clkGen_verilog:inst10|counter[1]                                                                                                                ; clkGen_verilog:inst10|counter[1]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; clkGen_verilog:inst10|counter[11]                                                                                                               ; clkGen_verilog:inst10|counter[11]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; lcddriver:inst2|lcd_states.wrad0                                                                                                                ; lcddriver:inst2|lcd_states.wrad1                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.699      ;
; 0.501 ; clkGen_verilog:inst10|counter[23]                                                                                                               ; clkGen_verilog:inst10|counter[23]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.701      ;
; 0.501 ; clkGen_verilog:inst10|counter[12]                                                                                                               ; clkGen_verilog:inst10|counter[12]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.701      ;
; 0.501 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[3]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[4]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; clkGen_verilog:inst10|counter[2]                                                                                                                ; clkGen_verilog:inst10|counter[2]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; clkGen_verilog:inst10|counter[3]                                                                                                                ; clkGen_verilog:inst10|counter[3]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; clkGen_verilog:inst10|counter[5]                                                                                                                ; clkGen_verilog:inst10|counter[5]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; clkGen_verilog:inst10|counter[14]                                                                                                               ; clkGen_verilog:inst10|counter[14]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.702      ;
; 0.502 ; clkGen_verilog:inst10|counter[18]                                                                                                               ; clkGen_verilog:inst10|counter[18]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.702      ;
; 0.502 ; clkGen_verilog:inst10|counter[21]                                                                                                               ; clkGen_verilog:inst10|counter[21]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.702      ;
; 0.502 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[3]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[3]                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; clkGen_verilog:inst10|counter[8]                                                                                                                ; clkGen_verilog:inst10|counter[8]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; clkGen_verilog:inst10|counter[16]                                                                                                               ; clkGen_verilog:inst10|counter[16]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.703      ;
; 0.503 ; clkGen_verilog:inst10|counter[19]                                                                                                               ; clkGen_verilog:inst10|counter[19]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.703      ;
; 0.503 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[1]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[1]                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[0]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[1]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; clkGen_verilog:inst10|counter[10]                                                                                                               ; clkGen_verilog:inst10|counter[10]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[1]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[2]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[2]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[3]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; clkGen_verilog:inst10|counter[20]                                                                                                               ; clkGen_verilog:inst10|counter[20]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.705      ;
; 0.505 ; clkGen_verilog:inst10|counter[4]                                                                                                                ; clkGen_verilog:inst10|counter[4]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.704      ;
; 0.505 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[2]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[2]                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.704      ;
; 0.506 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[1] ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[1]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.507 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[3] ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[3]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.706      ;
; 0.510 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[2] ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[2]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; lcddriver:inst2|clk_count[15]                                                                                                                   ; lcddriver:inst2|clk_count[15]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; lcddriver:inst2|clk_count[13]                                                                                                                   ; lcddriver:inst2|clk_count[13]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; lcddriver:inst2|clk_count[29]                                                                                                                   ; lcddriver:inst2|clk_count[29]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; lcddriver:inst2|clk_count[19]                                                                                                                   ; lcddriver:inst2|clk_count[19]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; lcddriver:inst2|clk_count[11]                                                                                                                   ; lcddriver:inst2|clk_count[11]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; lcddriver:inst2|clk_count[5]                                                                                                                    ; lcddriver:inst2|clk_count[5]                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; lcddriver:inst2|clk_count[31]                                                                                                                   ; lcddriver:inst2|clk_count[31]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; lcddriver:inst2|clk_count[27]                                                                                                                   ; lcddriver:inst2|clk_count[27]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; lcddriver:inst2|clk_count[21]                                                                                                                   ; lcddriver:inst2|clk_count[21]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; lcddriver:inst2|clk_count[17]                                                                                                                   ; lcddriver:inst2|clk_count[17]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; lcddriver:inst2|clk_count[6]                                                                                                                    ; lcddriver:inst2|clk_count[6]                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; lcddriver:inst2|clk_count[1]                                                                                                                    ; lcddriver:inst2|clk_count[1]                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; lcddriver:inst2|clk_count[22]                                                                                                                   ; lcddriver:inst2|clk_count[22]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; lcddriver:inst2|clk_count[16]                                                                                                                   ; lcddriver:inst2|clk_count[16]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; lcddriver:inst2|clk_count[14]                                                                                                                   ; lcddriver:inst2|clk_count[14]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; lcddriver:inst2|clk_count[2]                                                                                                                    ; lcddriver:inst2|clk_count[2]                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; lcddriver:inst2|clk_count[25]                                                                                                                   ; lcddriver:inst2|clk_count[25]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; lcddriver:inst2|clk_count[23]                                                                                                                   ; lcddriver:inst2|clk_count[23]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; lcddriver:inst2|clk_count[18]                                                                                                                   ; lcddriver:inst2|clk_count[18]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[3]        ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[3]                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[1]        ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[1]                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; LCDsteuerung:inst1|write_Count_R[3]                                                                                                             ; LCDsteuerung:inst1|write_Count_R[3]                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; lcddriver:inst2|clk_count[4]                                                                                                                    ; lcddriver:inst2|clk_count[4]                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; clkGen_verilog:inst10|counter[6]                                                                                                                ; clkGen_verilog:inst10|counter[6]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; clkGen_verilog:inst10|counter[22]                                                                                                               ; clkGen_verilog:inst10|counter[22]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.716      ;
; 0.516 ; lcddriver:inst2|clk_count[30]                                                                                                                   ; lcddriver:inst2|clk_count[30]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; lcddriver:inst2|clk_count[28]                                                                                                                   ; lcddriver:inst2|clk_count[28]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clkGen_verilog:inst10|clk_enable'                                                                                                                                                                 ;
+-------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.313 ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 0.511      ;
; 0.359 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 0.557      ;
; 0.486 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[1]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 0.684      ;
; 0.561 ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 0.759      ;
; 0.598 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 0.796      ;
; 0.624 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[2]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 0.822      ;
; 0.714 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[0]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 0.912      ;
; 0.719 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 0.917      ;
; 0.727 ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 0.925      ;
; 0.762 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 0.960      ;
; 0.778 ; timeAndDateClock:inst|mon_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[29]           ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.361     ; 0.581      ;
; 0.798 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 0.996      ;
; 0.798 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 0.996      ;
; 0.808 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|timeAndDate_Out[22]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.061     ; 0.911      ;
; 0.811 ; timeAndDateClock:inst|min_count[2]               ; timeAndDateClock:inst|timeAndDate_Out[9]            ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.419     ; 0.556      ;
; 0.821 ; timeAndDateClock:inst|hour_count[2]              ; timeAndDateClock:inst|timeAndDate_Out[16]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.406     ; 0.579      ;
; 0.822 ; timeAndDateClock:inst|hour_count[3]              ; timeAndDateClock:inst|timeAndDate_Out[17]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.406     ; 0.580      ;
; 0.828 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 1.026      ;
; 0.836 ; timeAndDateClock:inst|min_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[8]            ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.419     ; 0.581      ;
; 0.838 ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|timeAndDate_Out[5]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 1.036      ;
; 0.860 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 1.058      ;
; 0.860 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 1.058      ;
; 0.861 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 1.059      ;
; 0.875 ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|timeAndDate_Out[41]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.363     ; 0.676      ;
; 0.881 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[3]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 1.079      ;
; 0.919 ; timeAndDateClock:inst|mon_count[4]               ; timeAndDateClock:inst|timeAndDate_Out[30]           ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.361     ; 0.722      ;
; 0.929 ; timeAndDateClock:inst|sec_count[4]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 1.127      ;
; 0.933 ; timeAndDateClock:inst|sec_count[4]~_emulated     ; timeAndDateClock:inst|sec_count[4]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 1.131      ;
; 0.934 ; timeAndDateClock:inst|sec_count[4]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 1.132      ;
; 0.934 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[21]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.373     ; 0.725      ;
; 0.936 ; timeAndDateClock:inst|sec_count[4]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[4]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 1.134      ;
; 0.938 ; timeAndDateClock:inst|min_count[5]               ; timeAndDateClock:inst|timeAndDate_Out[12]           ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.419     ; 0.683      ;
; 0.959 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 1.157      ;
; 0.966 ; timeAndDateClock:inst|year_count[7]              ; timeAndDateClock:inst|timeAndDate_Out[38]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.580     ; 0.550      ;
; 0.971 ; timeAndDateClock:inst|year_count[6]              ; timeAndDateClock:inst|timeAndDate_Out[37]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.580     ; 0.555      ;
; 0.978 ; timeAndDateClock:inst|year_count[5]              ; timeAndDateClock:inst|timeAndDate_Out[36]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.580     ; 0.562      ;
; 1.001 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[23]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.061     ; 1.104      ;
; 1.006 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 1.204      ;
; 1.012 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 1.210      ;
; 1.017 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|timeAndDate_Out[39]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.363     ; 0.818      ;
; 1.022 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.363     ; 0.823      ;
; 1.025 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 1.223      ;
; 1.029 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 1.227      ;
; 1.029 ; timeAndDateClock:inst|mon_count[1]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[27]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.362     ; 0.831      ;
; 1.032 ; timeAndDateClock:inst|sec_count[4]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 1.230      ;
; 1.032 ; timeAndDateClock:inst|mon_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[26]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.362     ; 0.834      ;
; 1.043 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[20]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.373     ; 0.834      ;
; 1.079 ; timeAndDateClock:inst|min_count[6]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.419     ; 0.824      ;
; 1.082 ; timeAndDateClock:inst|hour_count[4]              ; timeAndDateClock:inst|timeAndDate_Out[18]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.690     ; 0.556      ;
; 1.084 ; timeAndDateClock:inst|hour_count[1]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.405     ; 0.843      ;
; 1.084 ; timeAndDateClock:inst|min_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.420     ; 0.828      ;
; 1.093 ; timeAndDateClock:inst|min_count[4]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.419     ; 0.838      ;
; 1.126 ; timeAndDateClock:inst|mon_count[2]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[28]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.362     ; 0.928      ;
; 1.165 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 1.363      ;
; 1.171 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 1.369      ;
; 1.194 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 1.392      ;
; 1.216 ; timeAndDateClock:inst|min_count[3]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[10]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.419     ; 0.961      ;
; 1.237 ; timeAndDateClock:inst|year_count[4]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[35]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.580     ; 0.821      ;
; 1.289 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 1.487      ;
; 1.345 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 1.543      ;
; 1.345 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 1.543      ;
; 1.345 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[4]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 1.543      ;
; 1.350 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[25]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.365     ; 1.149      ;
; 1.380 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 1.578      ;
; 1.380 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 1.578      ;
; 1.380 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[4]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 1.578      ;
; 1.390 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.365     ; 1.189      ;
; 1.428 ; timeAndDateClock:inst|year_count[1]              ; timeAndDateClock:inst|timeAndDate_Out[32]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.909     ; 0.683      ;
; 1.428 ; timeAndDateClock:inst|year_count[2]              ; timeAndDateClock:inst|timeAndDate_Out[33]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.909     ; 0.683      ;
; 1.453 ; timeAndDateClock:inst|hour_count[5]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[19]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.401     ; 1.216      ;
; 1.456 ; timeAndDateClock:inst|hour_count[0]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[14]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.401     ; 1.219      ;
; 1.504 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 1.702      ;
; 1.504 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 1.702      ;
; 1.504 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[4]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 1.702      ;
; 1.548 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 1.746      ;
; 1.548 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 1.746      ;
; 1.548 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[4]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.054      ; 1.746      ;
; 1.575 ; timeAndDateClock:inst|year_count[3]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[34]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.909     ; 0.830      ;
; 1.581 ; timeAndDateClock:inst|year_count[0]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[31]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.909     ; 0.836      ;
+-------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'timeAndDateClock:inst|day_carry'                                                                                                                                                                               ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                      ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+
; 0.437 ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 0.636      ;
; 0.615 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 0.814      ;
; 0.615 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 0.814      ;
; 0.703 ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 0.902      ;
; 0.745 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 0.944      ;
; 0.807 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 1.006      ;
; 0.841 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 1.040      ;
; 0.883 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 1.082      ;
; 0.967 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 1.166      ;
; 0.982 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 1.181      ;
; 1.187 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 1.386      ;
; 1.333 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[3]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.363      ; 3.910      ;
; 1.365 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[5]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.363      ; 3.942      ;
; 1.397 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[0]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.363      ; 3.974      ;
; 1.399 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[3]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.363      ; 3.976      ;
; 1.421 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[5]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.363      ; 3.998      ;
; 1.431 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[2]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.363      ; 4.008      ;
; 1.445 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|mon_carry                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.359      ; 4.018      ;
; 1.453 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[0]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.363      ; 4.030      ;
; 1.455 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 1.654      ;
; 1.456 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[4]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.363      ; 4.033      ;
; 1.501 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[2]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.363      ; 4.078      ;
; 1.503 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|mon_carry                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.359      ; 4.076      ;
; 1.560 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[4]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.363      ; 4.137      ;
; 1.577 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 1.776      ;
; 1.578 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[1]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.363      ; 4.155      ;
; 1.634 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[1]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.363      ; 4.211      ;
; 1.668 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 1.867      ;
; 1.697 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 1.896      ;
; 1.801 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 2.000      ;
; 1.870 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 2.069      ;
; 1.989 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 2.188      ;
; 2.054 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 2.253      ;
; 2.056 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 2.255      ;
; 2.075 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 2.274      ;
; 2.105 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 2.304      ;
; 2.131 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 2.330      ;
; 2.154 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 2.353      ;
; 2.192 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 2.391      ;
; 2.237 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 2.436      ;
; 2.264 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 2.463      ;
; 2.266 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 2.465      ;
; 2.302 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 2.501      ;
; 2.304 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 2.503      ;
; 2.349 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 2.548      ;
; 2.362 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 2.561      ;
; 2.497 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 2.696      ;
; 2.550 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 2.749      ;
; 2.631 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 2.830      ;
; 2.675 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 2.874      ;
; 2.679 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 2.878      ;
; 2.681 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.051      ; 2.876      ;
; 2.753 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.051      ; 2.948      ;
; 2.757 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 2.956      ;
; 2.801 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 3.000      ;
; 2.812 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 3.011      ;
; 2.855 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 3.054      ;
; 2.857 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.051      ; 3.052      ;
; 2.867 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 3.066      ;
; 2.917 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.051      ; 3.112      ;
; 2.963 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 3.162      ;
; 2.988 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 3.187      ;
; 3.088 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.051      ; 3.283      ;
; 3.351 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.051      ; 3.546      ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'timeAndDateClock:inst|year_carry'                                                                                                                                                        ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.607 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 0.807      ;
; 0.797 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 0.997      ;
; 0.799 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 0.999      ;
; 0.800 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.000      ;
; 0.812 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.012      ;
; 0.824 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.024      ;
; 0.825 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.025      ;
; 0.839 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.039      ;
; 0.844 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.044      ;
; 0.885 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.085      ;
; 0.900 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.100      ;
; 0.907 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.107      ;
; 0.908 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.108      ;
; 0.910 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.110      ;
; 0.913 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.113      ;
; 0.934 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.134      ;
; 0.968 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.168      ;
; 0.971 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.171      ;
; 0.994 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.194      ;
; 1.005 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.205      ;
; 1.035 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.235      ;
; 1.060 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.054      ; 1.258      ;
; 1.063 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.263      ;
; 1.076 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.054      ; 1.274      ;
; 1.080 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.054      ; 1.278      ;
; 1.094 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.294      ;
; 1.131 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.331      ;
; 1.158 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.054      ; 1.356      ;
; 1.161 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.361      ;
; 1.165 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.365      ;
; 1.171 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.371      ;
; 1.173 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.054      ; 1.371      ;
; 1.174 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.054      ; 1.372      ;
; 1.189 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.389      ;
; 1.213 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.054      ; 1.411      ;
; 1.229 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.054      ; 1.427      ;
; 1.233 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.054      ; 1.431      ;
; 1.343 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.054      ; 1.541      ;
; 1.379 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.054      ; 1.577      ;
; 1.395 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.054      ; 1.593      ;
; 1.399 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.054      ; 1.597      ;
; 1.441 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.054      ; 1.639      ;
; 1.496 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.054      ; 1.694      ;
; 1.662 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.054      ; 1.860      ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'timeAndDateClock:inst|mon_carry'                                                                                                                                                     ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.637 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 0.836      ;
; 0.963 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.162      ;
; 1.045 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.244      ;
; 1.063 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.262      ;
; 1.115 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.314      ;
; 1.125 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.324      ;
; 1.127 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.326      ;
; 1.127 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.326      ;
; 1.128 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.327      ;
; 1.158 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.357      ;
; 1.187 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.386      ;
; 1.212 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.411      ;
; 1.246 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.445      ;
; 1.265 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.464      ;
; 1.271 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.470      ;
; 1.282 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.481      ;
; 1.292 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.491      ;
; 1.302 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.501      ;
; 1.329 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.528      ;
; 1.329 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.528      ;
; 1.334 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.533      ;
; 1.350 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.549      ;
; 1.384 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.583      ;
; 1.488 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.687      ;
; 1.489 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.688      ;
; 1.529 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.728      ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'timeAndDateClock:inst|min_carry'                                                                                                                                                     ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.799 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 0.998      ;
; 0.813 ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.012      ;
; 0.831 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.030      ;
; 0.872 ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.071      ;
; 0.907 ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.106      ;
; 0.940 ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.139      ;
; 0.948 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.147      ;
; 0.950 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.149      ;
; 0.950 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.149      ;
; 0.966 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.165      ;
; 0.969 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.168      ;
; 1.008 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.207      ;
; 1.080 ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.279      ;
; 1.093 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.292      ;
; 1.104 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.303      ;
; 1.156 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.355      ;
; 1.185 ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.384      ;
; 1.248 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.447      ;
; 1.257 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.456      ;
; 1.279 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.478      ;
; 1.317 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.516      ;
; 1.340 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.539      ;
; 1.416 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.615      ;
; 1.432 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.631      ;
; 1.435 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.634      ;
; 1.499 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.698      ;
; 1.499 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.698      ;
; 1.499 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.698      ;
; 1.553 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.752      ;
; 1.559 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.758      ;
; 1.559 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.758      ;
; 1.559 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.758      ;
; 1.674 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.873      ;
; 1.674 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.873      ;
; 1.674 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.873      ;
; 1.795 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.994      ;
; 1.795 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.994      ;
; 1.795 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.055      ; 1.994      ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'timeAndDateClock:inst|hour_carry'                                                                                                                                                        ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.866 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.055      ; 1.065      ;
; 0.966 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.055      ; 1.165      ;
; 1.068 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.054      ; 1.266      ;
; 1.072 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.056      ; 1.272      ;
; 1.078 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.055      ; 1.277      ;
; 1.097 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.067      ; 1.308      ;
; 1.103 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.056      ; 1.303      ;
; 1.123 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.055      ; 1.322      ;
; 1.150 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.056      ; 1.350      ;
; 1.153 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.056      ; 1.353      ;
; 1.169 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.354      ; 1.667      ;
; 1.178 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.054      ; 1.376      ;
; 1.184 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.054      ; 1.382      ;
; 1.192 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.055      ; 1.391      ;
; 1.196 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.056      ; 1.396      ;
; 1.206 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.353      ; 1.703      ;
; 1.241 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.353      ; 1.738      ;
; 1.263 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; -0.231     ; 1.176      ;
; 1.271 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.056      ; 1.471      ;
; 1.291 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.354      ; 1.789      ;
; 1.394 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.055      ; 1.593      ;
; 1.403 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.053      ; 1.600      ;
; 1.415 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.055      ; 1.614      ;
; 1.427 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.055      ; 1.626      ;
; 1.441 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.053      ; 1.638      ;
; 1.470 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.053      ; 1.667      ;
; 1.512 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.353      ; 2.009      ;
; 1.551 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.053      ; 1.748      ;
; 1.564 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.055      ; 1.763      ;
; 1.572 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; -0.231     ; 1.485      ;
; 1.573 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.054      ; 1.771      ;
; 1.584 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.055      ; 1.783      ;
; 1.714 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; -0.231     ; 1.627      ;
; 1.821 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.053      ; 2.018      ;
; 1.824 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.053      ; 2.021      ;
; 1.975 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; -0.233     ; 1.886      ;
; 1.978 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; -0.233     ; 1.889      ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[0] ; -2.560 ; -100.559      ;
; timeAndDateClock:inst|day_carry                   ; -1.930 ; -12.203       ;
; timeAndDateClock:inst|hour_carry                  ; -0.546 ; -2.623        ;
; clkGen_verilog:inst10|clk_enable                  ; -0.308 ; -2.441        ;
; timeAndDateClock:inst|year_carry                  ; -0.299 ; -1.193        ;
; timeAndDateClock:inst|min_carry                   ; -0.296 ; -1.564        ;
; timeAndDateClock:inst|mon_carry                   ; -0.259 ; -1.083        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.154 ; 0.000         ;
; clkGen_verilog:inst10|clk_enable                  ; 0.187 ; 0.000         ;
; timeAndDateClock:inst|day_carry                   ; 0.265 ; 0.000         ;
; timeAndDateClock:inst|year_carry                  ; 0.353 ; 0.000         ;
; timeAndDateClock:inst|mon_carry                   ; 0.371 ; 0.000         ;
; timeAndDateClock:inst|min_carry                   ; 0.469 ; 0.000         ;
; timeAndDateClock:inst|hour_carry                  ; 0.506 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clkGen_verilog:inst10|clk_enable                  ; -1.000 ; -50.000       ;
; timeAndDateClock:inst|day_carry                   ; -1.000 ; -10.000       ;
; timeAndDateClock:inst|min_carry                   ; -1.000 ; -8.000        ;
; timeAndDateClock:inst|year_carry                  ; -1.000 ; -8.000        ;
; timeAndDateClock:inst|hour_carry                  ; -1.000 ; -7.000        ;
; timeAndDateClock:inst|mon_carry                   ; -1.000 ; -6.000        ;
; CLOCK_50                                          ; 9.587  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 49.752 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+--------+-----------------------------------------------------+--------------------------------------------+----------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                    ; Launch Clock                     ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------+----------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.560 ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.350     ; 2.147      ;
; -2.459 ; timeAndDateClock:inst|timeAndDate_Out[39]           ; LCDsteuerung:inst1|data_Out[1]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.362     ; 2.034      ;
; -2.454 ; timeAndDateClock:inst|timeAndDate_Out[19]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.355     ; 2.036      ;
; -2.442 ; timeAndDateClock:inst|timeAndDate_Out[4]~_emulated  ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 2.030      ;
; -2.421 ; timeAndDateClock:inst|timeAndDate_Out[12]           ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 2.009      ;
; -2.416 ; timeAndDateClock:inst|timeAndDate_Out[10]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 2.004      ;
; -2.415 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 2.003      ;
; -2.413 ; timeAndDateClock:inst|timeAndDate_Out[2]~_emulated  ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 2.001      ;
; -2.413 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.354     ; 1.996      ;
; -2.399 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.987      ;
; -2.394 ; timeAndDateClock:inst|timeAndDate_Out[18]           ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.351     ; 1.980      ;
; -2.394 ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.982      ;
; -2.390 ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.350     ; 1.977      ;
; -2.389 ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.350     ; 1.976      ;
; -2.388 ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.350     ; 1.975      ;
; -2.387 ; timeAndDateClock:inst|timeAndDate_Out[26]~_emulated ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.351     ; 1.973      ;
; -2.385 ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.350     ; 1.972      ;
; -2.384 ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.350     ; 1.971      ;
; -2.383 ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.971      ;
; -2.378 ; timeAndDateClock:inst|timeAndDate_Out[27]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.343     ; 1.972      ;
; -2.371 ; timeAndDateClock:inst|timeAndDate_Out[5]            ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.348     ; 1.960      ;
; -2.368 ; timeAndDateClock:inst|timeAndDate_Out[16]           ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.956      ;
; -2.367 ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.357     ; 1.947      ;
; -2.367 ; timeAndDateClock:inst|timeAndDate_Out[35]~_emulated ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.550     ; 1.754      ;
; -2.362 ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.950      ;
; -2.362 ; timeAndDateClock:inst|timeAndDate_Out[31]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.344     ; 1.955      ;
; -2.362 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.357     ; 1.942      ;
; -2.360 ; timeAndDateClock:inst|timeAndDate_Out[14]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.355     ; 1.942      ;
; -2.359 ; timeAndDateClock:inst|timeAndDate_Out[23]           ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.533     ; 1.763      ;
; -2.358 ; timeAndDateClock:inst|timeAndDate_Out[16]           ; LCDsteuerung:inst1|state_R.updateHourHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.162     ; 2.133      ;
; -2.355 ; timeAndDateClock:inst|timeAndDate_Out[28]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.343     ; 1.949      ;
; -2.349 ; timeAndDateClock:inst|timeAndDate_Out[20]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.343     ; 1.943      ;
; -2.343 ; timeAndDateClock:inst|timeAndDate_Out[41]           ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.354     ; 1.926      ;
; -2.341 ; timeAndDateClock:inst|timeAndDate_Out[18]           ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.359     ; 1.919      ;
; -2.323 ; timeAndDateClock:inst|timeAndDate_Out[27]~_emulated ; LCDsteuerung:inst1|data_Out[1]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.351     ; 1.909      ;
; -2.296 ; timeAndDateClock:inst|timeAndDate_Out[19]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.355     ; 1.878      ;
; -2.296 ; timeAndDateClock:inst|timeAndDate_Out[19]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.355     ; 1.878      ;
; -2.296 ; timeAndDateClock:inst|timeAndDate_Out[19]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.355     ; 1.878      ;
; -2.296 ; timeAndDateClock:inst|timeAndDate_Out[17]           ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.884      ;
; -2.293 ; timeAndDateClock:inst|timeAndDate_Out[19]~_emulated ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.355     ; 1.875      ;
; -2.293 ; timeAndDateClock:inst|timeAndDate_Out[19]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.355     ; 1.875      ;
; -2.286 ; timeAndDateClock:inst|timeAndDate_Out[22]           ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.533     ; 1.690      ;
; -2.286 ; timeAndDateClock:inst|timeAndDate_Out[17]           ; LCDsteuerung:inst1|state_R.updateHourHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.162     ; 2.061      ;
; -2.284 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.357     ; 1.864      ;
; -2.272 ; timeAndDateClock:inst|timeAndDate_Out[4]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.860      ;
; -2.271 ; timeAndDateClock:inst|timeAndDate_Out[4]~_emulated  ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.859      ;
; -2.270 ; timeAndDateClock:inst|timeAndDate_Out[4]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.858      ;
; -2.268 ; timeAndDateClock:inst|timeAndDate_Out[39]           ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.354     ; 1.851      ;
; -2.267 ; timeAndDateClock:inst|timeAndDate_Out[21]           ; LCDsteuerung:inst1|data_Out[1]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.351     ; 1.853      ;
; -2.267 ; timeAndDateClock:inst|timeAndDate_Out[4]~_emulated  ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.855      ;
; -2.266 ; timeAndDateClock:inst|timeAndDate_Out[4]~_emulated  ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.854      ;
; -2.266 ; timeAndDateClock:inst|timeAndDate_Out[25]~_emulated ; LCDsteuerung:inst1|data_Out[1]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.357     ; 1.846      ;
; -2.251 ; timeAndDateClock:inst|timeAndDate_Out[12]           ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.839      ;
; -2.250 ; timeAndDateClock:inst|timeAndDate_Out[12]           ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.838      ;
; -2.249 ; timeAndDateClock:inst|timeAndDate_Out[16]           ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.160     ; 2.026      ;
; -2.249 ; timeAndDateClock:inst|timeAndDate_Out[32]           ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.344     ; 1.842      ;
; -2.249 ; timeAndDateClock:inst|timeAndDate_Out[12]           ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.837      ;
; -2.247 ; timeAndDateClock:inst|timeAndDate_Out[26]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.343     ; 1.841      ;
; -2.246 ; timeAndDateClock:inst|timeAndDate_Out[10]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.834      ;
; -2.246 ; timeAndDateClock:inst|timeAndDate_Out[12]           ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.834      ;
; -2.245 ; timeAndDateClock:inst|timeAndDate_Out[10]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.833      ;
; -2.245 ; timeAndDateClock:inst|timeAndDate_Out[12]           ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.833      ;
; -2.245 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.833      ;
; -2.244 ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.832      ;
; -2.244 ; timeAndDateClock:inst|timeAndDate_Out[10]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.832      ;
; -2.244 ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; LCDsteuerung:inst1|data_Out[1]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.358     ; 1.823      ;
; -2.244 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.832      ;
; -2.243 ; timeAndDateClock:inst|timeAndDate_Out[2]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.831      ;
; -2.243 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.831      ;
; -2.243 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.354     ; 1.826      ;
; -2.242 ; timeAndDateClock:inst|timeAndDate_Out[2]~_emulated  ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.830      ;
; -2.242 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.354     ; 1.825      ;
; -2.241 ; timeAndDateClock:inst|timeAndDate_Out[2]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.829      ;
; -2.241 ; timeAndDateClock:inst|timeAndDate_Out[10]~_emulated ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.829      ;
; -2.241 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.354     ; 1.824      ;
; -2.240 ; timeAndDateClock:inst|timeAndDate_Out[10]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.828      ;
; -2.240 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.828      ;
; -2.239 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.827      ;
; -2.238 ; timeAndDateClock:inst|timeAndDate_Out[2]~_emulated  ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.826      ;
; -2.238 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.354     ; 1.821      ;
; -2.237 ; timeAndDateClock:inst|timeAndDate_Out[2]~_emulated  ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.825      ;
; -2.237 ; timeAndDateClock:inst|timeAndDate_Out[36]           ; LCDsteuerung:inst1|data_Out[1]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.550     ; 1.624      ;
; -2.237 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.354     ; 1.820      ;
; -2.236 ; timeAndDateClock:inst|timeAndDate_Out[18]           ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.351     ; 1.822      ;
; -2.236 ; timeAndDateClock:inst|timeAndDate_Out[18]           ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.351     ; 1.822      ;
; -2.236 ; timeAndDateClock:inst|timeAndDate_Out[18]           ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.351     ; 1.822      ;
; -2.235 ; timeAndDateClock:inst|timeAndDate_Out[27]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.343     ; 1.829      ;
; -2.234 ; timeAndDateClock:inst|timeAndDate_Out[8]            ; LCDsteuerung:inst1|data_Out[1]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.357     ; 1.814      ;
; -2.233 ; timeAndDateClock:inst|timeAndDate_Out[18]           ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.351     ; 1.819      ;
; -2.233 ; timeAndDateClock:inst|timeAndDate_Out[18]           ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.351     ; 1.819      ;
; -2.233 ; timeAndDateClock:inst|mon_count[1]~_emulated        ; timeAndDateClock:inst|date[0]              ; timeAndDateClock:inst|mon_carry  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.629     ; 1.541      ;
; -2.232 ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; LCDsteuerung:inst1|state_R.updateHourHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.163     ; 2.006      ;
; -2.232 ; timeAndDateClock:inst|mon_count[4]                  ; timeAndDateClock:inst|date[0]              ; timeAndDateClock:inst|mon_carry  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.629     ; 1.540      ;
; -2.229 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.817      ;
; -2.228 ; timeAndDateClock:inst|timeAndDate_Out[37]           ; LCDsteuerung:inst1|data_Out[2]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.359     ; 1.806      ;
; -2.228 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.816      ;
; -2.228 ; timeAndDateClock:inst|timeAndDate_Out[33]           ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.344     ; 1.821      ;
; -2.227 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.815      ;
; -2.224 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.812      ;
; -2.224 ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 1.812      ;
+--------+-----------------------------------------------------+--------------------------------------------+----------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'timeAndDateClock:inst|day_carry'                                                                                                                                                                               ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                      ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+
; -1.930 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.881      ;
; -1.817 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.768      ;
; -1.814 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.039     ; 2.762      ;
; -1.743 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.694      ;
; -1.741 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.692      ;
; -1.669 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.620      ;
; -1.665 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.616      ;
; -1.646 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.597      ;
; -1.630 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.581      ;
; -1.627 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.039     ; 2.575      ;
; -1.613 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.564      ;
; -1.613 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.564      ;
; -1.595 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.546      ;
; -1.592 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.039     ; 2.540      ;
; -1.580 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.531      ;
; -1.573 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.524      ;
; -1.560 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.511      ;
; -1.560 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.511      ;
; -1.554 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.505      ;
; -1.552 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.503      ;
; -1.549 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.039     ; 2.497      ;
; -1.542 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.493      ;
; -1.539 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.039     ; 2.487      ;
; -1.524 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.475      ;
; -1.520 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.471      ;
; -1.482 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.433      ;
; -1.476 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.427      ;
; -1.471 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.422      ;
; -1.470 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.421      ;
; -1.459 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.410      ;
; -1.432 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.383      ;
; -1.417 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.368      ;
; -1.406 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.357      ;
; -1.406 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.357      ;
; -1.404 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.355      ;
; -1.397 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.348      ;
; -1.394 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.039     ; 2.342      ;
; -1.393 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.344      ;
; -1.381 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.332      ;
; -1.329 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.280      ;
; -1.317 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.268      ;
; -1.315 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.266      ;
; -0.815 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[4]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.322      ; 3.044      ;
; -0.728 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[4]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.322      ; 2.957      ;
; -0.702 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[0]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.322      ; 2.931      ;
; -0.699 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|mon_carry                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.319      ; 2.925      ;
; -0.626 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[1]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.322      ; 2.855      ;
; -0.615 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[0]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.322      ; 2.844      ;
; -0.612 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|mon_carry                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.319      ; 2.838      ;
; -0.556 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[5]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.322      ; 2.785      ;
; -0.539 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[1]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.322      ; 2.768      ;
; -0.531 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[2]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.322      ; 2.760      ;
; -0.467 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[5]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.322      ; 2.696      ;
; -0.465 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[3]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.322      ; 2.694      ;
; -0.444 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[2]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.322      ; 2.673      ;
; -0.378 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[3]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.322      ; 2.607      ;
; -0.006 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 0.957      ;
; 0.217  ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 0.734      ;
; 0.230  ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 0.721      ;
; 0.243  ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 0.708      ;
; 0.315  ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 0.636      ;
; 0.391  ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 0.560      ;
; 0.391  ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 0.560      ;
; 0.487  ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 0.464      ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'timeAndDateClock:inst|hour_carry'                                                                                                                                                        ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -0.546 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.037     ; 1.496      ;
; -0.545 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.037     ; 1.495      ;
; -0.529 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.218     ; 1.298      ;
; -0.500 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.219     ; 1.268      ;
; -0.499 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.219     ; 1.267      ;
; -0.489 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.038     ; 1.438      ;
; -0.488 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.038     ; 1.437      ;
; -0.451 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; 0.138      ; 1.576      ;
; -0.446 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.038     ; 1.395      ;
; -0.445 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.038     ; 1.394      ;
; -0.429 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.038     ; 1.378      ;
; -0.428 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.038     ; 1.377      ;
; -0.391 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.037     ; 1.341      ;
; -0.390 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.037     ; 1.340      ;
; -0.390 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.036     ; 1.341      ;
; -0.384 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.037     ; 1.334      ;
; -0.383 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.044     ; 1.326      ;
; -0.372 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; 0.137      ; 1.496      ;
; -0.333 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.037     ; 1.283      ;
; -0.329 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; 0.137      ; 1.453      ;
; -0.312 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; 0.137      ; 1.436      ;
; -0.290 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.037     ; 1.240      ;
; -0.283 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; 0.138      ; 1.408      ;
; -0.279 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.037     ; 1.229      ;
; -0.273 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.037     ; 1.223      ;
; -0.262 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.037     ; 1.212      ;
; -0.258 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.218     ; 1.027      ;
; -0.256 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.037     ; 1.206      ;
; -0.241 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.218     ; 1.010      ;
; -0.235 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.036     ; 1.186      ;
; -0.141 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.037     ; 1.091      ;
; -0.135 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.037     ; 1.085      ;
; 0.028  ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.036     ; 0.923      ;
; 0.070  ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.036     ; 0.881      ;
; 0.075  ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.036     ; 0.876      ;
; 0.096  ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.036     ; 0.855      ;
; 0.216  ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.037     ; 0.734      ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clkGen_verilog:inst10|clk_enable'                                                                                                                                                                 ;
+--------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -0.308 ; timeAndDateClock:inst|year_count[0]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[31]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.720     ; 0.575      ;
; -0.307 ; timeAndDateClock:inst|year_count[3]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[34]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.720     ; 0.574      ;
; -0.240 ; timeAndDateClock:inst|hour_count[0]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[14]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.374     ; 0.853      ;
; -0.238 ; timeAndDateClock:inst|hour_count[5]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[19]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.373     ; 0.852      ;
; -0.192 ; timeAndDateClock:inst|year_count[1]              ; timeAndDateClock:inst|timeAndDate_Out[32]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.720     ; 0.459      ;
; -0.182 ; timeAndDateClock:inst|year_count[2]              ; timeAndDateClock:inst|timeAndDate_Out[33]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.720     ; 0.449      ;
; -0.181 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.342     ; 0.826      ;
; -0.153 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[25]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.342     ; 0.798      ;
; -0.120 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 1.071      ;
; -0.120 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 1.071      ;
; -0.120 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[4]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 1.071      ;
; -0.117 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 1.068      ;
; -0.117 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 1.068      ;
; -0.117 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[4]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 1.068      ;
; -0.105 ; timeAndDateClock:inst|year_count[4]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[35]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.530     ; 0.562      ;
; -0.068 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 1.019      ;
; -0.055 ; timeAndDateClock:inst|min_count[3]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[10]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.376     ; 0.666      ;
; -0.050 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 1.001      ;
; -0.026 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 0.977      ;
; -0.026 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 0.977      ;
; -0.026 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[4]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 0.977      ;
; -0.006 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 0.957      ;
; -0.006 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 0.957      ;
; -0.006 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[4]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 0.957      ;
; -0.002 ; timeAndDateClock:inst|mon_count[2]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[28]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.339     ; 0.650      ;
; 0.015  ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[23]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.165     ; 0.807      ;
; 0.017  ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 0.934      ;
; 0.027  ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 0.924      ;
; 0.029  ; timeAndDateClock:inst|hour_count[1]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.378     ; 0.580      ;
; 0.030  ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 0.921      ;
; 0.038  ; timeAndDateClock:inst|min_count[4]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.376     ; 0.573      ;
; 0.041  ; timeAndDateClock:inst|min_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.376     ; 0.570      ;
; 0.044  ; timeAndDateClock:inst|hour_count[4]              ; timeAndDateClock:inst|timeAndDate_Out[18]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.559     ; 0.384      ;
; 0.044  ; timeAndDateClock:inst|min_count[6]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.376     ; 0.567      ;
; 0.055  ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 0.896      ;
; 0.057  ; timeAndDateClock:inst|sec_count[4]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 0.894      ;
; 0.060  ; timeAndDateClock:inst|year_count[5]              ; timeAndDateClock:inst|timeAndDate_Out[36]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.530     ; 0.397      ;
; 0.068  ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[20]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.348     ; 0.571      ;
; 0.072  ; timeAndDateClock:inst|mon_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[26]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.339     ; 0.576      ;
; 0.072  ; timeAndDateClock:inst|year_count[7]              ; timeAndDateClock:inst|timeAndDate_Out[38]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.530     ; 0.385      ;
; 0.072  ; timeAndDateClock:inst|year_count[6]              ; timeAndDateClock:inst|timeAndDate_Out[37]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.530     ; 0.385      ;
; 0.079  ; timeAndDateClock:inst|mon_count[1]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[27]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.339     ; 0.569      ;
; 0.081  ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.341     ; 0.565      ;
; 0.085  ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|timeAndDate_Out[39]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.341     ; 0.561      ;
; 0.125  ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 0.826      ;
; 0.128  ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 0.823      ;
; 0.131  ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 0.820      ;
; 0.136  ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 0.815      ;
; 0.144  ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[21]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.348     ; 0.495      ;
; 0.154  ; timeAndDateClock:inst|sec_count[4]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 0.797      ;
; 0.155  ; timeAndDateClock:inst|sec_count[4]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[4]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 0.796      ;
; 0.157  ; timeAndDateClock:inst|sec_count[4]~_emulated     ; timeAndDateClock:inst|sec_count[4]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 0.794      ;
; 0.159  ; timeAndDateClock:inst|mon_count[4]               ; timeAndDateClock:inst|timeAndDate_Out[30]           ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.339     ; 0.489      ;
; 0.160  ; timeAndDateClock:inst|min_count[5]               ; timeAndDateClock:inst|timeAndDate_Out[12]           ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.376     ; 0.451      ;
; 0.171  ; timeAndDateClock:inst|sec_count[4]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 0.780      ;
; 0.196  ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|timeAndDate_Out[41]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.341     ; 0.450      ;
; 0.203  ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|timeAndDate_Out[22]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.165     ; 0.619      ;
; 0.205  ; timeAndDateClock:inst|min_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[8]            ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.376     ; 0.406      ;
; 0.206  ; timeAndDateClock:inst|hour_count[3]              ; timeAndDateClock:inst|timeAndDate_Out[17]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.378     ; 0.403      ;
; 0.207  ; timeAndDateClock:inst|hour_count[2]              ; timeAndDateClock:inst|timeAndDate_Out[16]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.378     ; 0.402      ;
; 0.210  ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 0.741      ;
; 0.226  ; timeAndDateClock:inst|min_count[2]               ; timeAndDateClock:inst|timeAndDate_Out[9]            ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.376     ; 0.385      ;
; 0.227  ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 0.724      ;
; 0.228  ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 0.723      ;
; 0.229  ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 0.722      ;
; 0.230  ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 0.721      ;
; 0.234  ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[3]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.037     ; 0.716      ;
; 0.244  ; timeAndDateClock:inst|mon_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[29]           ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.339     ; 0.404      ;
; 0.279  ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|timeAndDate_Out[5]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.037     ; 0.671      ;
; 0.291  ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 0.660      ;
; 0.294  ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 0.657      ;
; 0.301  ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[0]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 0.650      ;
; 0.327  ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 0.624      ;
; 0.385  ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[2]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 0.566      ;
; 0.395  ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 0.556      ;
; 0.407  ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 0.544      ;
; 0.488  ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[1]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.037     ; 0.462      ;
; 0.554  ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 0.397      ;
; 0.592  ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 0.359      ;
; 0.592  ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 0.359      ;
; 0.592  ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.036     ; 0.359      ;
+--------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'timeAndDateClock:inst|year_carry'                                                                                                                                                        ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -0.299 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 1.249      ;
; -0.288 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 1.238      ;
; -0.288 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 1.238      ;
; -0.288 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 1.238      ;
; -0.168 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 1.118      ;
; -0.168 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 1.118      ;
; -0.168 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 1.118      ;
; -0.168 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 1.118      ;
; -0.151 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 1.101      ;
; -0.140 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 1.090      ;
; -0.140 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 1.090      ;
; -0.140 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 1.090      ;
; -0.105 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 1.055      ;
; -0.069 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 1.019      ;
; -0.069 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 1.019      ;
; -0.069 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 1.019      ;
; -0.069 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 1.019      ;
; -0.030 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.036     ; 0.981      ;
; -0.025 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 0.975      ;
; -0.020 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 0.970      ;
; 0.027  ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.036     ; 0.924      ;
; 0.048  ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 0.902      ;
; 0.049  ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.036     ; 0.902      ;
; 0.049  ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.036     ; 0.902      ;
; 0.057  ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 0.893      ;
; 0.073  ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 0.877      ;
; 0.077  ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.036     ; 0.874      ;
; 0.078  ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.036     ; 0.873      ;
; 0.101  ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 0.849      ;
; 0.103  ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 0.847      ;
; 0.117  ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 0.833      ;
; 0.119  ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 0.831      ;
; 0.130  ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.036     ; 0.821      ;
; 0.133  ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.036     ; 0.818      ;
; 0.141  ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.036     ; 0.810      ;
; 0.141  ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 0.809      ;
; 0.161  ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.036     ; 0.790      ;
; 0.224  ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 0.726      ;
; 0.227  ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 0.723      ;
; 0.238  ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.036     ; 0.713      ;
; 0.239  ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.036     ; 0.712      ;
; 0.243  ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 0.707      ;
; 0.255  ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 0.695      ;
; 0.259  ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 0.691      ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'timeAndDateClock:inst|min_carry'                                                                                                                                                     ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.296 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 1.246      ;
; -0.296 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 1.246      ;
; -0.296 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 1.246      ;
; -0.246 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 1.196      ;
; -0.233 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 1.183      ;
; -0.206 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 1.156      ;
; -0.206 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 1.156      ;
; -0.206 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 1.156      ;
; -0.171 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 1.121      ;
; -0.146 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 1.096      ;
; -0.146 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 1.096      ;
; -0.146 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 1.096      ;
; -0.139 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 1.089      ;
; -0.133 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 1.083      ;
; -0.124 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 1.074      ;
; -0.105 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 1.055      ;
; -0.084 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 1.034      ;
; -0.084 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 1.034      ;
; -0.084 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 1.034      ;
; -0.083 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 1.033      ;
; -0.039 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 0.989      ;
; -0.032 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 0.982      ;
; 0.017  ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 0.933      ;
; 0.017  ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 0.933      ;
; 0.024  ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 0.926      ;
; 0.051  ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 0.899      ;
; 0.063  ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 0.887      ;
; 0.131  ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 0.819      ;
; 0.149  ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 0.801      ;
; 0.164  ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 0.786      ;
; 0.164  ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 0.786      ;
; 0.166  ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 0.784      ;
; 0.174  ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 0.776      ;
; 0.181  ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 0.769      ;
; 0.206  ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 0.744      ;
; 0.211  ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 0.739      ;
; 0.219  ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 0.731      ;
; 0.245  ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.037     ; 0.705      ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'timeAndDateClock:inst|mon_carry'                                                                                                                                                     ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.259 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.036     ; 1.210      ;
; -0.259 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.036     ; 1.210      ;
; -0.242 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.036     ; 1.193      ;
; -0.242 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.036     ; 1.193      ;
; -0.225 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.036     ; 1.176      ;
; -0.186 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.036     ; 1.137      ;
; -0.154 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.036     ; 1.105      ;
; -0.139 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.036     ; 1.090      ;
; -0.139 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.036     ; 1.090      ;
; -0.138 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.036     ; 1.089      ;
; -0.137 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.036     ; 1.088      ;
; -0.128 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.036     ; 1.079      ;
; -0.118 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.036     ; 1.069      ;
; -0.118 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.036     ; 1.069      ;
; -0.110 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.036     ; 1.061      ;
; -0.100 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.036     ; 1.051      ;
; -0.071 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.036     ; 1.022      ;
; -0.071 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.036     ; 1.022      ;
; -0.060 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.036     ; 1.011      ;
; -0.052 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.036     ; 1.003      ;
; -0.023 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.036     ; 0.974      ;
; -0.013 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.036     ; 0.964      ;
; 0.008  ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.036     ; 0.943      ;
; 0.034  ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.036     ; 0.917      ;
; 0.087  ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.036     ; 0.864      ;
; 0.376  ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.036     ; 0.575      ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.154 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[2]        ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.481      ;
; 0.163 ; LCDsteuerung:inst1|address_row_out                                                                                                              ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.485      ;
; 0.168 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[3]        ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.495      ;
; 0.169 ; LCDsteuerung:inst1|address_Col_out[3]                                                                                                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.491      ;
; 0.173 ; LCDsteuerung:inst1|address_Col_out[2]                                                                                                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.495      ;
; 0.175 ; LCDsteuerung:inst1|address_Col_out[1]                                                                                                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.497      ;
; 0.178 ; LCDsteuerung:inst1|state_R.updateWeekday                                                                                                        ; LCDsteuerung:inst1|state_R.updateWeekday                                                                                                                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; LCDsteuerung:inst1|state_R.updateHourHigh                                                                                                       ; LCDsteuerung:inst1|state_R.updateHourHigh                                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; LCDsteuerung:inst1|state_R.updateMinLow                                                                                                         ; LCDsteuerung:inst1|state_R.updateMinLow                                                                                                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; LCDsteuerung:inst1|state_R.updateHourLow                                                                                                        ; LCDsteuerung:inst1|state_R.updateHourLow                                                                                                                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.186 ; LCDsteuerung:inst1|state_R.updateYearHigh                                                                                                       ; LCDsteuerung:inst1|state_R.updateYearHigh                                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LCDsteuerung:inst1|state_R.updateMonthHigh                                                                                                      ; LCDsteuerung:inst1|state_R.updateMonthHigh                                                                                                                    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LCDsteuerung:inst1|state_R.updateMonthLow                                                                                                       ; LCDsteuerung:inst1|state_R.updateMonthLow                                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LCDsteuerung:inst1|state_R.updateSecHigh                                                                                                        ; LCDsteuerung:inst1|state_R.updateSecHigh                                                                                                                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[0]                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[0]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[1]                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[1]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[2]                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[2]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[3]                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[3]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[4]                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[4]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LCDsteuerung:inst1|state_R.writeFrame                                                                                                           ; LCDsteuerung:inst1|state_R.writeFrame                                                                                                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcddriver:inst2|Display_On_R                                                                                                                    ; lcddriver:inst2|Display_On_R                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|full_dff                                  ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|full_dff                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_2_dff                            ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_2_dff                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_0_dff                            ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_0_dff                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|rd_ptr_lsb                                ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|rd_ptr_lsb                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; lcddriver:inst2|lcd_states.shift1                                                                                                               ; lcddriver:inst2|lcd_states.blink0                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.196 ; lcddriver:inst2|lcd_states.wrcr1                                                                                                                ; lcddriver:inst2|lcd_states.rd_bf0                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.199 ; lcddriver:inst2|lcd_states.blink0                                                                                                               ; lcddriver:inst2|lcd_states.blink1                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.204 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[4]        ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[4]                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_1_dff                            ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_0_dff                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.212 ; lcddriver:inst2|lcd_states.rd_bf0                                                                                                               ; lcddriver:inst2|lcd_states.rd_bf1                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.212 ; lcddriver:inst2|lcd_states.rd_bf0                                                                                                               ; lcddriver:inst2|lcd_states.shift0                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.213 ; LCDsteuerung:inst1|state_R.writeFrame                                                                                                           ; LCDsteuerung:inst1|data_mode_out[1]                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.334      ;
; 0.217 ; LCDsteuerung:inst1|write_Count_R[4]                                                                                                             ; LCDsteuerung:inst1|write_Count_R[4]                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.337      ;
; 0.268 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[4] ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[4]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.271 ; lcddriver:inst2|lcd_states.onoff0                                                                                                               ; lcddriver:inst2|lcd_states.onoff1                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.275 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|full_dff                                  ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|empty_dff                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.395      ;
; 0.277 ; lcddriver:inst2|lcd_states.blinkOff0                                                                                                            ; lcddriver:inst2|lcd_states.blinkOff1                                                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.279 ; lcddriver:inst2|lcd_states.wrcr0                                                                                                                ; lcddriver:inst2|lcd_states.wrcr1                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.280 ; LCDsteuerung:inst1|state_R.check                                                                                                                ; LCDsteuerung:inst1|state_R.updateDayHigh                                                                                                                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.401      ;
; 0.284 ; lcddriver:inst2|lcd_states.blink1                                                                                                               ; lcddriver:inst2|lcd_states.mode0                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.405      ;
; 0.287 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[2]                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ram_block1a0~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.616      ;
; 0.293 ; lcddriver:inst2|lcd_states.wrad0                                                                                                                ; lcddriver:inst2|lcd_states.wrad1                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.295 ; clkGen_verilog:inst10|counter[11]                                                                                                               ; clkGen_verilog:inst10|counter[11]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; LCDsteuerung:inst1|address_Col_out[0]                                                                                                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.621      ;
; 0.296 ; clkGen_verilog:inst10|counter[9]                                                                                                                ; clkGen_verilog:inst10|counter[9]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; clkGen_verilog:inst10|counter[17]                                                                                                               ; clkGen_verilog:inst10|counter[17]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; clkGen_verilog:inst10|counter[1]                                                                                                                ; clkGen_verilog:inst10|counter[1]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; clkGen_verilog:inst10|counter[7]                                                                                                                ; clkGen_verilog:inst10|counter[7]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; clkGen_verilog:inst10|counter[10]                                                                                                               ; clkGen_verilog:inst10|counter[10]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; clkGen_verilog:inst10|counter[12]                                                                                                               ; clkGen_verilog:inst10|counter[12]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; clkGen_verilog:inst10|counter[13]                                                                                                               ; clkGen_verilog:inst10|counter[13]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; clkGen_verilog:inst10|counter[15]                                                                                                               ; clkGen_verilog:inst10|counter[15]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; clkGen_verilog:inst10|counter[23]                                                                                                               ; clkGen_verilog:inst10|counter[23]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; clkGen_verilog:inst10|counter[2]                                                                                                                ; clkGen_verilog:inst10|counter[2]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; clkGen_verilog:inst10|counter[3]                                                                                                                ; clkGen_verilog:inst10|counter[3]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; clkGen_verilog:inst10|counter[4]                                                                                                                ; clkGen_verilog:inst10|counter[4]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; clkGen_verilog:inst10|counter[5]                                                                                                                ; clkGen_verilog:inst10|counter[5]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; clkGen_verilog:inst10|counter[14]                                                                                                               ; clkGen_verilog:inst10|counter[14]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; clkGen_verilog:inst10|counter[19]                                                                                                               ; clkGen_verilog:inst10|counter[19]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[3]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[3]                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; clkGen_verilog:inst10|counter[20]                                                                                                               ; clkGen_verilog:inst10|counter[20]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; clkGen_verilog:inst10|counter[8]                                                                                                                ; clkGen_verilog:inst10|counter[8]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; clkGen_verilog:inst10|counter[16]                                                                                                               ; clkGen_verilog:inst10|counter[16]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; clkGen_verilog:inst10|counter[18]                                                                                                               ; clkGen_verilog:inst10|counter[18]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; clkGen_verilog:inst10|counter[21]                                                                                                               ; clkGen_verilog:inst10|counter[21]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[1]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[1]                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[0]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[1]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[2]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[2]                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[2]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[3]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[3]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[4]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.301 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[1]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[2]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.422      ;
; 0.302 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[3] ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[3]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; lcddriver:inst2|clk_count[31]                                                                                                                   ; lcddriver:inst2|clk_count[31]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[1] ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[1]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; lcddriver:inst2|clk_count[15]                                                                                                                   ; lcddriver:inst2|clk_count[15]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; lcddriver:inst2|clk_count[29]                                                                                                                   ; lcddriver:inst2|clk_count[29]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; lcddriver:inst2|clk_count[27]                                                                                                                   ; lcddriver:inst2|clk_count[27]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; lcddriver:inst2|clk_count[21]                                                                                                                   ; lcddriver:inst2|clk_count[21]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; lcddriver:inst2|clk_count[19]                                                                                                                   ; lcddriver:inst2|clk_count[19]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; lcddriver:inst2|clk_count[17]                                                                                                                   ; lcddriver:inst2|clk_count[17]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; lcddriver:inst2|clk_count[13]                                                                                                                   ; lcddriver:inst2|clk_count[13]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; lcddriver:inst2|clk_count[5]                                                                                                                    ; lcddriver:inst2|clk_count[5]                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; lcddriver:inst2|clk_count[25]                                                                                                                   ; lcddriver:inst2|clk_count[25]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; lcddriver:inst2|clk_count[23]                                                                                                                   ; lcddriver:inst2|clk_count[23]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; lcddriver:inst2|clk_count[22]                                                                                                                   ; lcddriver:inst2|clk_count[22]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; lcddriver:inst2|clk_count[16]                                                                                                                   ; lcddriver:inst2|clk_count[16]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[1]        ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[1]                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[2] ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[2]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; lcddriver:inst2|clk_count[11]                                                                                                                   ; lcddriver:inst2|clk_count[11]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; lcddriver:inst2|clk_count[6]                                                                                                                    ; lcddriver:inst2|clk_count[6]                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; lcddriver:inst2|clk_count[1]                                                                                                                    ; lcddriver:inst2|clk_count[1]                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; clkGen_verilog:inst10|counter[6]                                                                                                                ; clkGen_verilog:inst10|counter[6]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; lcddriver:inst2|clk_count[30]                                                                                                                   ; lcddriver:inst2|clk_count[30]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; lcddriver:inst2|clk_count[24]                                                                                                                   ; lcddriver:inst2|clk_count[24]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; lcddriver:inst2|clk_count[20]                                                                                                                   ; lcddriver:inst2|clk_count[20]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; lcddriver:inst2|clk_count[18]                                                                                                                   ; lcddriver:inst2|clk_count[18]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[3]        ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[3]                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[2]        ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[2]                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; lcddriver:inst2|clk_count[14]                                                                                                                   ; lcddriver:inst2|clk_count[14]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clkGen_verilog:inst10|clk_enable'                                                                                                                                                                 ;
+-------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.187 ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.307      ;
; 0.214 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.334      ;
; 0.273 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[1]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.035      ; 0.392      ;
; 0.333 ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.453      ;
; 0.362 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.482      ;
; 0.364 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[2]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.484      ;
; 0.419 ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.539      ;
; 0.424 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[0]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.544      ;
; 0.430 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.550      ;
; 0.442 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.562      ;
; 0.448 ; timeAndDateClock:inst|mon_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[29]           ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.210     ; 0.342      ;
; 0.449 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|timeAndDate_Out[22]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.027     ; 0.526      ;
; 0.463 ; timeAndDateClock:inst|min_count[2]               ; timeAndDateClock:inst|timeAndDate_Out[9]            ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.242     ; 0.325      ;
; 0.474 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.594      ;
; 0.475 ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|timeAndDate_Out[5]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.035      ; 0.594      ;
; 0.475 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.595      ;
; 0.481 ; timeAndDateClock:inst|hour_count[2]              ; timeAndDateClock:inst|timeAndDate_Out[16]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.244     ; 0.341      ;
; 0.481 ; timeAndDateClock:inst|min_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[8]            ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.242     ; 0.343      ;
; 0.482 ; timeAndDateClock:inst|hour_count[3]              ; timeAndDateClock:inst|timeAndDate_Out[17]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.244     ; 0.342      ;
; 0.488 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.608      ;
; 0.496 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.616      ;
; 0.497 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.617      ;
; 0.500 ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|timeAndDate_Out[41]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.210     ; 0.394      ;
; 0.502 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.622      ;
; 0.504 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[3]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.035      ; 0.623      ;
; 0.528 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[21]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.217     ; 0.415      ;
; 0.534 ; timeAndDateClock:inst|mon_count[4]               ; timeAndDateClock:inst|timeAndDate_Out[30]           ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.210     ; 0.428      ;
; 0.537 ; timeAndDateClock:inst|min_count[5]               ; timeAndDateClock:inst|timeAndDate_Out[12]           ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.242     ; 0.399      ;
; 0.538 ; timeAndDateClock:inst|sec_count[4]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.658      ;
; 0.549 ; timeAndDateClock:inst|sec_count[4]~_emulated     ; timeAndDateClock:inst|sec_count[4]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.669      ;
; 0.550 ; timeAndDateClock:inst|sec_count[4]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[4]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.670      ;
; 0.552 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.672      ;
; 0.552 ; timeAndDateClock:inst|sec_count[4]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.672      ;
; 0.583 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|timeAndDate_Out[39]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.210     ; 0.477      ;
; 0.588 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.708      ;
; 0.590 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.210     ; 0.484      ;
; 0.591 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.711      ;
; 0.591 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[23]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.027     ; 0.668      ;
; 0.593 ; timeAndDateClock:inst|year_count[7]              ; timeAndDateClock:inst|timeAndDate_Out[38]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.375     ; 0.322      ;
; 0.596 ; timeAndDateClock:inst|mon_count[1]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[27]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.210     ; 0.490      ;
; 0.596 ; timeAndDateClock:inst|year_count[6]              ; timeAndDateClock:inst|timeAndDate_Out[37]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.375     ; 0.325      ;
; 0.597 ; timeAndDateClock:inst|mon_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[26]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.210     ; 0.491      ;
; 0.601 ; timeAndDateClock:inst|year_count[5]              ; timeAndDateClock:inst|timeAndDate_Out[36]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.375     ; 0.330      ;
; 0.605 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[20]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.217     ; 0.492      ;
; 0.606 ; timeAndDateClock:inst|sec_count[4]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.726      ;
; 0.609 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.729      ;
; 0.624 ; timeAndDateClock:inst|min_count[6]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.242     ; 0.486      ;
; 0.626 ; timeAndDateClock:inst|min_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.242     ; 0.488      ;
; 0.633 ; timeAndDateClock:inst|min_count[4]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.242     ; 0.495      ;
; 0.637 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.757      ;
; 0.637 ; timeAndDateClock:inst|hour_count[1]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.244     ; 0.497      ;
; 0.638 ; timeAndDateClock:inst|hour_count[4]              ; timeAndDateClock:inst|timeAndDate_Out[18]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.417     ; 0.325      ;
; 0.660 ; timeAndDateClock:inst|mon_count[2]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[28]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.210     ; 0.554      ;
; 0.672 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.792      ;
; 0.675 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.795      ;
; 0.706 ; timeAndDateClock:inst|min_count[3]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[10]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.242     ; 0.568      ;
; 0.716 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.836      ;
; 0.753 ; timeAndDateClock:inst|year_count[4]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[35]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.375     ; 0.482      ;
; 0.762 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.882      ;
; 0.797 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[25]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.211     ; 0.690      ;
; 0.808 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.928      ;
; 0.808 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.928      ;
; 0.808 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[4]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.928      ;
; 0.817 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.211     ; 0.710      ;
; 0.835 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.955      ;
; 0.835 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.955      ;
; 0.835 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[4]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 0.955      ;
; 0.859 ; timeAndDateClock:inst|hour_count[5]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[19]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.239     ; 0.724      ;
; 0.864 ; timeAndDateClock:inst|hour_count[0]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[14]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.239     ; 0.729      ;
; 0.868 ; timeAndDateClock:inst|year_count[2]              ; timeAndDateClock:inst|timeAndDate_Out[33]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.574     ; 0.398      ;
; 0.871 ; timeAndDateClock:inst|year_count[1]              ; timeAndDateClock:inst|timeAndDate_Out[32]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.574     ; 0.401      ;
; 0.892 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 1.012      ;
; 0.892 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 1.012      ;
; 0.892 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[4]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 1.012      ;
; 0.914 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 1.034      ;
; 0.914 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 1.034      ;
; 0.914 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[4]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.036      ; 1.034      ;
; 0.960 ; timeAndDateClock:inst|year_count[3]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[34]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.574     ; 0.490      ;
; 0.962 ; timeAndDateClock:inst|year_count[0]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[31]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.574     ; 0.492      ;
+-------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'timeAndDateClock:inst|day_carry'                                                                                                                                                                               ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                      ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+
; 0.265 ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 0.385      ;
; 0.357 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 0.477      ;
; 0.357 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 0.477      ;
; 0.418 ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 0.538      ;
; 0.440 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 0.560      ;
; 0.475 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 0.595      ;
; 0.495 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 0.615      ;
; 0.511 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 0.631      ;
; 0.532 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[3]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 1.637      ; 2.323      ;
; 0.564 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 0.684      ;
; 0.574 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[0]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 1.637      ; 2.365      ;
; 0.585 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 0.705      ;
; 0.592 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[5]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 1.637      ; 2.383      ;
; 0.599 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[3]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 1.637      ; 2.390      ;
; 0.605 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[2]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 1.637      ; 2.396      ;
; 0.610 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[4]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 1.637      ; 2.401      ;
; 0.611 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|mon_carry                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 1.634      ; 2.399      ;
; 0.641 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[0]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 1.637      ; 2.432      ;
; 0.659 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[5]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 1.637      ; 2.450      ;
; 0.672 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[2]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 1.637      ; 2.463      ;
; 0.677 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[4]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 1.637      ; 2.468      ;
; 0.678 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|mon_carry                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 1.634      ; 2.466      ;
; 0.690 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 0.810      ;
; 0.704 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[1]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 1.637      ; 2.495      ;
; 0.771 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[1]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 1.637      ; 2.562      ;
; 0.890 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.010      ;
; 0.903 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.023      ;
; 0.968 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.088      ;
; 0.987 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.107      ;
; 1.023 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.143      ;
; 1.076 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.196      ;
; 1.187 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.307      ;
; 1.210 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.330      ;
; 1.231 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.351      ;
; 1.242 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.362      ;
; 1.243 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.363      ;
; 1.263 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.383      ;
; 1.271 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.391      ;
; 1.278 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.398      ;
; 1.324 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.444      ;
; 1.363 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.483      ;
; 1.376 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.496      ;
; 1.378 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.498      ;
; 1.396 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.516      ;
; 1.397 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.517      ;
; 1.416 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.536      ;
; 1.542 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.662      ;
; 1.548 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.668      ;
; 1.584 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.704      ;
; 1.615 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.735      ;
; 1.621 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.033      ; 1.738      ;
; 1.652 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.772      ;
; 1.656 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.776      ;
; 1.679 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.799      ;
; 1.684 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.033      ; 1.801      ;
; 1.708 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.828      ;
; 1.710 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.830      ;
; 1.714 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.834      ;
; 1.716 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.033      ; 1.833      ;
; 1.735 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.033      ; 1.852      ;
; 1.773 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.893      ;
; 1.809 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.929      ;
; 1.859 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.033      ; 1.976      ;
; 2.014 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.033      ; 2.131      ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'timeAndDateClock:inst|year_carry'                                                                                                                                                        ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.353 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.037      ; 0.474      ;
; 0.475 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.037      ; 0.596      ;
; 0.478 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.036      ; 0.598      ;
; 0.479 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.037      ; 0.600      ;
; 0.480 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.036      ; 0.600      ;
; 0.487 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.037      ; 0.608      ;
; 0.489 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.037      ; 0.610      ;
; 0.496 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.037      ; 0.617      ;
; 0.519 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.037      ; 0.640      ;
; 0.528 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.037      ; 0.649      ;
; 0.528 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.037      ; 0.649      ;
; 0.530 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.037      ; 0.653      ;
; 0.538 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.036      ; 0.658      ;
; 0.544 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.036      ; 0.664      ;
; 0.562 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.037      ; 0.683      ;
; 0.577 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.036      ; 0.697      ;
; 0.583 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.036      ; 0.703      ;
; 0.585 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.036      ; 0.705      ;
; 0.606 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.036      ; 0.726      ;
; 0.640 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.037      ; 0.761      ;
; 0.643 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.037      ; 0.764      ;
; 0.647 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.036      ; 0.767      ;
; 0.651 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.036      ; 0.771      ;
; 0.665 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.036      ; 0.785      ;
; 0.668 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.036      ; 0.788      ;
; 0.668 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.036      ; 0.788      ;
; 0.673 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.036      ; 0.793      ;
; 0.674 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.036      ; 0.794      ;
; 0.677 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.036      ; 0.797      ;
; 0.681 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.037      ; 0.802      ;
; 0.696 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.037      ; 0.817      ;
; 0.721 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.036      ; 0.841      ;
; 0.724 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.036      ; 0.844      ;
; 0.742 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.036      ; 0.862      ;
; 0.745 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.036      ; 0.865      ;
; 0.801 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.036      ; 0.921      ;
; 0.802 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.036      ; 0.922      ;
; 0.805 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.036      ; 0.925      ;
; 0.829 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.036      ; 0.949      ;
; 0.832 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.036      ; 0.952      ;
; 0.911 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.036      ; 1.031      ;
; 0.957 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.036      ; 1.077      ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'timeAndDateClock:inst|mon_carry'                                                                                                                                                     ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.371 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.036      ; 0.491      ;
; 0.567 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.036      ; 0.687      ;
; 0.616 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.036      ; 0.736      ;
; 0.631 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.036      ; 0.751      ;
; 0.645 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.036      ; 0.765      ;
; 0.651 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.036      ; 0.771      ;
; 0.654 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.036      ; 0.774      ;
; 0.659 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.036      ; 0.779      ;
; 0.660 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.036      ; 0.780      ;
; 0.674 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.036      ; 0.794      ;
; 0.713 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.036      ; 0.833      ;
; 0.725 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.036      ; 0.845      ;
; 0.730 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.036      ; 0.850      ;
; 0.742 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.036      ; 0.862      ;
; 0.769 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.036      ; 0.889      ;
; 0.769 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.036      ; 0.889      ;
; 0.770 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.036      ; 0.890      ;
; 0.783 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.036      ; 0.903      ;
; 0.789 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.036      ; 0.909      ;
; 0.791 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.036      ; 0.911      ;
; 0.793 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.036      ; 0.913      ;
; 0.796 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.036      ; 0.916      ;
; 0.815 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.036      ; 0.935      ;
; 0.880 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.036      ; 1.000      ;
; 0.880 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.036      ; 1.000      ;
; 0.905 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.036      ; 1.025      ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'timeAndDateClock:inst|min_carry'                                                                                                                                                     ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.469 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 0.590      ;
; 0.477 ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 0.598      ;
; 0.496 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 0.617      ;
; 0.510 ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 0.631      ;
; 0.520 ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 0.641      ;
; 0.543 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 0.664      ;
; 0.551 ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 0.672      ;
; 0.554 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 0.675      ;
; 0.554 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 0.675      ;
; 0.564 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 0.685      ;
; 0.566 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 0.687      ;
; 0.586 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 0.707      ;
; 0.641 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 0.762      ;
; 0.642 ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 0.763      ;
; 0.663 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 0.784      ;
; 0.695 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 0.816      ;
; 0.707 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 0.828      ;
; 0.712 ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 0.833      ;
; 0.759 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 0.880      ;
; 0.761 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 0.882      ;
; 0.764 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 0.885      ;
; 0.774 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 0.895      ;
; 0.827 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 0.948      ;
; 0.857 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 0.978      ;
; 0.865 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 0.986      ;
; 0.889 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 1.010      ;
; 0.889 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 1.010      ;
; 0.889 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 1.010      ;
; 0.899 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 1.020      ;
; 0.925 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 1.046      ;
; 0.925 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 1.046      ;
; 0.925 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 1.046      ;
; 0.987 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 1.108      ;
; 0.987 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 1.108      ;
; 0.987 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 1.108      ;
; 1.060 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 1.181      ;
; 1.060 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 1.181      ;
; 1.060 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.037      ; 1.181      ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'timeAndDateClock:inst|hour_carry'                                                                                                                                                        ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.506 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.037      ; 0.627      ;
; 0.567 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.037      ; 0.688      ;
; 0.610 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.037      ; 0.731      ;
; 0.635 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.037      ; 0.756      ;
; 0.637 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.038      ; 0.759      ;
; 0.647 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.038      ; 0.769      ;
; 0.656 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.044      ; 0.784      ;
; 0.661 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.038      ; 0.783      ;
; 0.670 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.037      ; 0.791      ;
; 0.672 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.038      ; 0.794      ;
; 0.679 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.037      ; 0.800      ;
; 0.683 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.037      ; 0.804      ;
; 0.685 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.218      ; 0.987      ;
; 0.694 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.037      ; 0.815      ;
; 0.712 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.038      ; 0.834      ;
; 0.714 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.219      ; 1.017      ;
; 0.720 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.219      ; 1.023      ;
; 0.727 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.218      ; 1.029      ;
; 0.741 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.038      ; 0.863      ;
; 0.742 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; -0.137     ; 0.689      ;
; 0.814 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.036      ; 0.934      ;
; 0.825 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.037      ; 0.946      ;
; 0.831 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.037      ; 0.952      ;
; 0.835 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.036      ; 0.955      ;
; 0.851 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.036      ; 0.971      ;
; 0.854 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.037      ; 0.975      ;
; 0.904 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.218      ; 1.206      ;
; 0.905 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.036      ; 1.025      ;
; 0.918 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.037      ; 1.039      ;
; 0.919 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.037      ; 1.040      ;
; 0.925 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; -0.137     ; 0.872      ;
; 0.931 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.037      ; 1.052      ;
; 1.022 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; -0.137     ; 0.969      ;
; 1.088 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.036      ; 1.208      ;
; 1.090 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.036      ; 1.210      ;
; 1.172 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; -0.138     ; 1.118      ;
; 1.174 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; -0.138     ; 1.120      ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                              ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; -4.993   ; 0.154 ; N/A      ; N/A     ; -1.000              ;
;  CLOCK_50                                          ; N/A      ; N/A   ; N/A      ; N/A     ; 9.587               ;
;  clkGen_verilog:inst10|clk_enable                  ; -1.278   ; 0.187 ; N/A      ; N/A     ; -1.000              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0] ; -4.993   ; 0.154 ; N/A      ; N/A     ; 49.743              ;
;  timeAndDateClock:inst|day_carry                   ; -3.994   ; 0.265 ; N/A      ; N/A     ; -1.000              ;
;  timeAndDateClock:inst|hour_carry                  ; -1.826   ; 0.506 ; N/A      ; N/A     ; -1.000              ;
;  timeAndDateClock:inst|min_carry                   ; -1.312   ; 0.469 ; N/A      ; N/A     ; -1.000              ;
;  timeAndDateClock:inst|mon_carry                   ; -1.233   ; 0.371 ; N/A      ; N/A     ; -1.000              ;
;  timeAndDateClock:inst|year_carry                  ; -1.310   ; 0.353 ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                    ; -303.716 ; 0.0   ; 0.0      ; 0.0     ; -89.0               ;
;  CLOCK_50                                          ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clkGen_verilog:inst10|clk_enable                  ; -33.228  ; 0.000 ; N/A      ; N/A     ; -50.000             ;
;  inst9|altpll_component|auto_generated|pll1|clk[0] ; -209.903 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  timeAndDateClock:inst|day_carry                   ; -28.022  ; 0.000 ; N/A      ; N/A     ; -10.000             ;
;  timeAndDateClock:inst|hour_carry                  ; -10.010  ; 0.000 ; N/A      ; N/A     ; -7.000              ;
;  timeAndDateClock:inst|min_carry                   ; -8.596   ; 0.000 ; N/A      ; N/A     ; -8.000              ;
;  timeAndDateClock:inst|mon_carry                   ; -5.952   ; 0.000 ; N/A      ; N/A     ; -6.000              ;
;  timeAndDateClock:inst|year_carry                  ; -8.005   ; 0.000 ; N/A      ; N/A     ; -8.000              ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LCD_RS_out     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW_out     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_Enable_out ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_Data_IO[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_Data_IO[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_Data_IO[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_Data_IO[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_Data_IO[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_Data_IO[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_Data_IO[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_Data_IO[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; LCD_Data_IO[7]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_Data_IO[6]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_Data_IO[5]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_Data_IO[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_Data_IO[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_Data_IO[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_Data_IO[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_Data_IO[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LCD_RS_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LCD_RW_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LCD_Enable_out ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LCD_Data_IO[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LCD_Data_IO[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LCD_Data_IO[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LCD_Data_IO[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; LCD_Data_IO[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LCD_Data_IO[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LCD_Data_IO[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LCD_Data_IO[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LCD_RS_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RW_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LCD_Enable_out ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LCD_Data_IO[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LCD_Data_IO[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LCD_Data_IO[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LCD_Data_IO[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; LCD_Data_IO[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LCD_Data_IO[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LCD_Data_IO[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LCD_Data_IO[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LCD_RS_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RW_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_Enable_out ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_Data_IO[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_Data_IO[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_Data_IO[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_Data_IO[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LCD_Data_IO[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_Data_IO[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_Data_IO[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_Data_IO[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clkGen_verilog:inst10|clk_enable                  ; clkGen_verilog:inst10|clk_enable                  ; 49       ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|day_carry                   ; clkGen_verilog:inst10|clk_enable                  ; 9        ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|hour_carry                  ; clkGen_verilog:inst10|clk_enable                  ; 6        ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|min_carry                   ; clkGen_verilog:inst10|clk_enable                  ; 7        ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|mon_carry                   ; clkGen_verilog:inst10|clk_enable                  ; 5        ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|year_carry                  ; clkGen_verilog:inst10|clk_enable                  ; 8        ; 0        ; 0        ; 0        ;
; clkGen_verilog:inst10|clk_enable                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 446      ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 3117     ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|mon_carry                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 29       ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry                   ; 20       ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry                   ; 323      ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|hour_carry                  ; timeAndDateClock:inst|hour_carry                  ; 92       ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|min_carry                   ; timeAndDateClock:inst|min_carry                   ; 42       ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|mon_carry                   ; timeAndDateClock:inst|mon_carry                   ; 52       ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|year_carry                  ; timeAndDateClock:inst|year_carry                  ; 74       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clkGen_verilog:inst10|clk_enable                  ; clkGen_verilog:inst10|clk_enable                  ; 49       ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|day_carry                   ; clkGen_verilog:inst10|clk_enable                  ; 9        ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|hour_carry                  ; clkGen_verilog:inst10|clk_enable                  ; 6        ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|min_carry                   ; clkGen_verilog:inst10|clk_enable                  ; 7        ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|mon_carry                   ; clkGen_verilog:inst10|clk_enable                  ; 5        ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|year_carry                  ; clkGen_verilog:inst10|clk_enable                  ; 8        ; 0        ; 0        ; 0        ;
; clkGen_verilog:inst10|clk_enable                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 446      ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 3117     ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|mon_carry                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 29       ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry                   ; 20       ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry                   ; 323      ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|hour_carry                  ; timeAndDateClock:inst|hour_carry                  ; 92       ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|min_carry                   ; timeAndDateClock:inst|min_carry                   ; 42       ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|mon_carry                   ; timeAndDateClock:inst|mon_carry                   ; 52       ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|year_carry                  ; timeAndDateClock:inst|year_carry                  ; 74       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 414   ; 414  ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 104   ; 104  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; CLOCK_50                                          ; CLOCK_50                                          ; Base      ; Constrained ;
; clkGen_verilog:inst10|clk_enable                  ; clkGen_verilog:inst10|clk_enable                  ; Base      ; Constrained ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry                   ; Base      ; Constrained ;
; timeAndDateClock:inst|hour_carry                  ; timeAndDateClock:inst|hour_carry                  ; Base      ; Constrained ;
; timeAndDateClock:inst|min_carry                   ; timeAndDateClock:inst|min_carry                   ; Base      ; Constrained ;
; timeAndDateClock:inst|mon_carry                   ; timeAndDateClock:inst|mon_carry                   ; Base      ; Constrained ;
; timeAndDateClock:inst|year_carry                  ; timeAndDateClock:inst|year_carry                  ; Base      ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; KEY[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Data_IO[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; LCD_Data_IO[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Data_IO[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Data_IO[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Data_IO[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Data_IO[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Data_IO[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Data_IO[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Data_IO[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Enable_out ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RS_out     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RW_out     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; KEY[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Data_IO[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; LCD_Data_IO[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Data_IO[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Data_IO[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Data_IO[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Data_IO[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Data_IO[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Data_IO[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Data_IO[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Enable_out ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RS_out     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RW_out     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Sat Jun 13 17:08:55 2020
Info: Command: quartus_sta ClockWork -c ClockWork
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ClockWork.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {inst9|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {inst9|altpll_component|auto_generated|pll1|clk[0]} {inst9|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clkGen_verilog:inst10|clk_enable clkGen_verilog:inst10|clk_enable
    Info (332105): create_clock -period 1.000 -name timeAndDateClock:inst|hour_carry timeAndDateClock:inst|hour_carry
    Info (332105): create_clock -period 1.000 -name timeAndDateClock:inst|min_carry timeAndDateClock:inst|min_carry
    Info (332105): create_clock -period 1.000 -name timeAndDateClock:inst|day_carry timeAndDateClock:inst|day_carry
    Info (332105): create_clock -period 1.000 -name timeAndDateClock:inst|mon_carry timeAndDateClock:inst|mon_carry
    Info (332105): create_clock -period 1.000 -name timeAndDateClock:inst|year_carry timeAndDateClock:inst|year_carry
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.993
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.993            -209.903 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.994             -28.022 timeAndDateClock:inst|day_carry 
    Info (332119):    -1.826             -10.010 timeAndDateClock:inst|hour_carry 
    Info (332119):    -1.312              -8.596 timeAndDateClock:inst|min_carry 
    Info (332119):    -1.310              -8.005 timeAndDateClock:inst|year_carry 
    Info (332119):    -1.278             -33.228 clkGen_verilog:inst10|clk_enable 
    Info (332119):    -1.233              -5.952 timeAndDateClock:inst|mon_carry 
Info (332146): Worst-case hold slack is 0.314
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.314               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.357               0.000 clkGen_verilog:inst10|clk_enable 
    Info (332119):     0.494               0.000 timeAndDateClock:inst|day_carry 
    Info (332119):     0.680               0.000 timeAndDateClock:inst|year_carry 
    Info (332119):     0.706               0.000 timeAndDateClock:inst|mon_carry 
    Info (332119):     0.882               0.000 timeAndDateClock:inst|min_carry 
    Info (332119):     0.959               0.000 timeAndDateClock:inst|hour_carry 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -50.000 clkGen_verilog:inst10|clk_enable 
    Info (332119):    -1.000             -10.000 timeAndDateClock:inst|day_carry 
    Info (332119):    -1.000              -8.000 timeAndDateClock:inst|min_carry 
    Info (332119):    -1.000              -8.000 timeAndDateClock:inst|year_carry 
    Info (332119):    -1.000              -7.000 timeAndDateClock:inst|hour_carry 
    Info (332119):    -1.000              -6.000 timeAndDateClock:inst|mon_carry 
    Info (332119):     9.835               0.000 CLOCK_50 
    Info (332119):    49.743               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.293
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.293            -176.548 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.486             -24.172 timeAndDateClock:inst|day_carry 
    Info (332119):    -1.559              -8.270 timeAndDateClock:inst|hour_carry 
    Info (332119):    -1.111              -7.030 timeAndDateClock:inst|min_carry 
    Info (332119):    -1.088              -6.466 timeAndDateClock:inst|year_carry 
    Info (332119):    -1.082             -25.538 clkGen_verilog:inst10|clk_enable 
    Info (332119):    -0.985              -4.674 timeAndDateClock:inst|mon_carry 
Info (332146): Worst-case hold slack is 0.298
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.298               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.313               0.000 clkGen_verilog:inst10|clk_enable 
    Info (332119):     0.437               0.000 timeAndDateClock:inst|day_carry 
    Info (332119):     0.607               0.000 timeAndDateClock:inst|year_carry 
    Info (332119):     0.637               0.000 timeAndDateClock:inst|mon_carry 
    Info (332119):     0.799               0.000 timeAndDateClock:inst|min_carry 
    Info (332119):     0.866               0.000 timeAndDateClock:inst|hour_carry 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -50.000 clkGen_verilog:inst10|clk_enable 
    Info (332119):    -1.000             -10.000 timeAndDateClock:inst|day_carry 
    Info (332119):    -1.000              -8.000 timeAndDateClock:inst|min_carry 
    Info (332119):    -1.000              -8.000 timeAndDateClock:inst|year_carry 
    Info (332119):    -1.000              -7.000 timeAndDateClock:inst|hour_carry 
    Info (332119):    -1.000              -6.000 timeAndDateClock:inst|mon_carry 
    Info (332119):     9.818               0.000 CLOCK_50 
    Info (332119):    49.743               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.560
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.560            -100.559 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.930             -12.203 timeAndDateClock:inst|day_carry 
    Info (332119):    -0.546              -2.623 timeAndDateClock:inst|hour_carry 
    Info (332119):    -0.308              -2.441 clkGen_verilog:inst10|clk_enable 
    Info (332119):    -0.299              -1.193 timeAndDateClock:inst|year_carry 
    Info (332119):    -0.296              -1.564 timeAndDateClock:inst|min_carry 
    Info (332119):    -0.259              -1.083 timeAndDateClock:inst|mon_carry 
Info (332146): Worst-case hold slack is 0.154
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.154               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187               0.000 clkGen_verilog:inst10|clk_enable 
    Info (332119):     0.265               0.000 timeAndDateClock:inst|day_carry 
    Info (332119):     0.353               0.000 timeAndDateClock:inst|year_carry 
    Info (332119):     0.371               0.000 timeAndDateClock:inst|mon_carry 
    Info (332119):     0.469               0.000 timeAndDateClock:inst|min_carry 
    Info (332119):     0.506               0.000 timeAndDateClock:inst|hour_carry 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -50.000 clkGen_verilog:inst10|clk_enable 
    Info (332119):    -1.000             -10.000 timeAndDateClock:inst|day_carry 
    Info (332119):    -1.000              -8.000 timeAndDateClock:inst|min_carry 
    Info (332119):    -1.000              -8.000 timeAndDateClock:inst|year_carry 
    Info (332119):    -1.000              -7.000 timeAndDateClock:inst|hour_carry 
    Info (332119):    -1.000              -6.000 timeAndDateClock:inst|mon_carry 
    Info (332119):     9.587               0.000 CLOCK_50 
    Info (332119):    49.752               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4791 megabytes
    Info: Processing ended: Sat Jun 13 17:08:59 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


