<html>
<head>
<script language="JavaScript" type="text/javascript">
/*<![CDATA[*/
function rtwRunMatlabCmd(cmd) {
  try { 
    window.location.href="matlab: " + cmd;
  } catch (e) { 
  } 
}
/*]]>*/
</script>

</head>
<body>
<h1>
Table of Contents
</h1>
<ul>
<li>
<a href="#sec_Generation_Summary">
Generation Summary
</a>

</li>
<li>
<a href="#sec_Integrate_Generated_IP_into_Existing_FPGA_Design">
Integrate Generated IP into Existing FPGA Design
</a>

</li>
<li>
<a href="#sec_Capture_Data">
Capture Data
</a>

</li>

</ul>
<h1 name="sec_Generation_Summary" id="sec_generation_summary">
Generation Summary
</h1>
The FPGA Data Capture HDL IP generated successfully.<br><br><table width="100%" cellpadding="2" border="1">
<tr style="background-color: #eeeeff">
<td width="25%" align="left" valign="top" style="border-style: none">
<b>
Port Name
</b>

</td>
<td width="25%" align="left" valign="top" style="border-style: none">
<b>
Bit Width
</b>

</td>
<td width="25%" align="left" valign="top" style="border-style: none">
<b>
Routed to Capture Buffer
</b>

</td>
<td width="25%" align="left" valign="top" style="border-style: none">
<b>
Available for Trigger Condition
</b>

</td>

</tr>
<tr style="background-color: #ffffff">
<td width="25%" align="left" valign="top" style="border-style: none">
i_data
</td>
<td width="25%" align="left" valign="top" style="border-style: none">
32
</td>
<td width="25%" align="left" valign="top" style="border-style: none">
Yes
</td>
<td width="25%" align="left" valign="top" style="border-style: none">
No
</td>

</tr>
<tr style="background-color: #eeeeff">
<td width="25%" align="left" valign="top" style="border-style: none">
i_valid
</td>
<td width="25%" align="left" valign="top" style="border-style: none">
1
</td>
<td width="25%" align="left" valign="top" style="border-style: none">
Yes
</td>
<td width="25%" align="left" valign="top" style="border-style: none">
Yes
</td>

</tr>
<tr style="background-color: #ffffff">
<td width="25%" align="left" valign="top" style="border-style: none">
o_data
</td>
<td width="25%" align="left" valign="top" style="border-style: none">
32
</td>
<td width="25%" align="left" valign="top" style="border-style: none">
Yes
</td>
<td width="25%" align="left" valign="top" style="border-style: none">
No
</td>

</tr>
<tr style="background-color: #eeeeff">
<td width="25%" align="left" valign="top" style="border-style: none">
o_valid
</td>
<td width="25%" align="left" valign="top" style="border-style: none">
1
</td>
<td width="25%" align="left" valign="top" style="border-style: none">
Yes
</td>
<td width="25%" align="left" valign="top" style="border-style: none">
Yes
</td>

</tr>
<tr style="background-color: #ffffff">
<td width="25%" align="left" valign="top" style="border-style: none">
o_detected
</td>
<td width="25%" align="left" valign="top" style="border-style: none">
1
</td>
<td width="25%" align="left" valign="top" style="border-style: none">
Yes
</td>
<td width="25%" align="left" valign="top" style="border-style: none">
Yes
</td>

</tr>

</table>
FPGA vendor: Xilinx<br>Language:    Verilog<br>Folder:      C:\AESupportProjects\wshop\custom_hdl_prj\demo_existing_hdl\existing_hdl_dcapture\hdlsrc_dapaCapture<br>Component name: datacapture<br>Sample depth:   4096<br>Maximum number of trigger stages:   1<br>Connection type: JTAG<br>Include capture condition logic: 0<br><h1 name="sec_Integrate_Generated_IP_into_Existing_FPGA_Design" id="sec_how_to_integrate_ip_into_fpga_design">
Integrate Generated IP into Existing FPGA Design
</h1>
<img src="Workflow2.png"><br><br>
Add the generated HDL files in the C:\AESupportProjects\wshop\custom_hdl_prj\demo_existing_hdl\existing_hdl_dcapture\hdlsrc_dapaCapture directory into your FPGA project. The top-level of the IP core is datacapture.v.<br>
Instantiate the HDL IP datacapture in your HDL code and connect it to the ports you generated for capture and triggers. <br>
Copy and paste this module instance into your HDL. If the names do not exactly match the signal names in your HDL code, update the names.<br><br> <code>datacapture u0 (<br>&nbsp;&nbsp;&nbsp;&nbsp;.clk(clk),<br>&nbsp;&nbsp;&nbsp;&nbsp;.clk_enable(clk_enable),<br>&nbsp;&nbsp;&nbsp;&nbsp;.ready_to_capture(ready_to_capture),<br>&nbsp;&nbsp;&nbsp;&nbsp;.i_data(i_data),<br>&nbsp;&nbsp;&nbsp;&nbsp;.i_valid(i_valid),<br>&nbsp;&nbsp;&nbsp;&nbsp;.o_data(o_data),<br>&nbsp;&nbsp;&nbsp;&nbsp;.o_valid(o_valid),<br>&nbsp;&nbsp;&nbsp;&nbsp;.o_detected(o_detected)); <br> </code><br></code><br>You can leave <code>ready_to_capture</code> output port open when <code>datacapture</code> HDL IP is not capturing data continuously. . <br><b>Note:</b> To capture data at multiple trigger stages, set the <i>clk_enable</i> signal to high (1). <br><br>Finally, compile and deploy the integrated FPGA design:<br><ol><li>Compile the integrated FPGA design to generate a new FPGA programming file.</li><li>Make sure that the JTAG cable is connected between your FPGA board and the host computer.</li><li>Program the FPGA using the programming tool from FPGA vendor.</li></ol><h1 name="sec_Capture_Data" id="sec_capture_data">
Capture Data
</h1>
<h3 name="sec_Capture_Data_into_MATLAB" id="sec_capture_data_into_matlab">
Capture Data into MATLAB
</h3>
<ol><li>Run the generated script <i>C:\AESupportProjects\wshop\custom_hdl_prj\demo_existing_hdl\existing_hdl_dcapture\hdlsrc_dapaCapture\launchDataCaptureApp.m</i> to open the <b>Data Capture</b> app.</li><li>On the <b>Trigger</b> tab, select the number of trigger stages.</li><li>On the <b>Trigger</b> tab, specify a trigger condition for each stage. For single stage, if you do not specify a condition, the default behavior is to capture data immediately.</li><li>On the <b>Capture Condition</b> tab, specify a capture condition to capture data only when capture condition is satisfied, if you do not specify capture condition data captured on every clock cycle.</li><li>On the <b>Data Types</b> tab, specify data types for the captured signals.</li><li>Click <b>Capture Data</b> to capture data into a workspace variable.</li></ol><b>Command-Line Alternative</b>:<br>
<br>You can use the generated System object directly. Set the data types and trigger condition using the methods and properties of the System object, then call the object to capture data. The generated script provides a starting point. You cannot edit the System object itself.<br><table width="100%" cellpadding="2" border="1">
<tr style="background-color: #eeeeff">
<td width="50%" align="left" valign="top" style="border-style: none">
<b>
Generated File
</b>

</td>
<td width="50%" align="left" valign="top" style="border-style: none">
<b>
Location
</b>

</td>

</tr>
<tr style="background-color: #ffffff">
<td width="50%" align="left" valign="top" style="border-style: none">
MATLAB App launch script
</td>
<td width="50%" align="left" valign="top" style="border-style: none">
<a href="matlab:cd C:\AESupportProjects\wshop\custom_hdl_prj\demo_existing_hdl\existing_hdl_dcapture\hdlsrc_dapaCapture;launchDataCaptureApp">C:\AESupportProjects\wshop\custom_hdl_prj\demo_existing_hdl\existing_hdl_dcapture\hdlsrc_dapaCapture\launchDataCaptureApp.m</a>
</td>

</tr>
<tr style="background-color: #eeeeff">
<td width="50%" align="left" valign="top" style="border-style: none">
System object
</td>
<td width="50%" align="left" valign="top" style="border-style: none">
<a href="matlab:edit('C:\AESupportProjects\wshop\custom_hdl_prj\demo_existing_hdl\existing_hdl_dcapture\hdlsrc_dapaCapture\datacapture.m')">C:\AESupportProjects\wshop\custom_hdl_prj\demo_existing_hdl\existing_hdl_dcapture\hdlsrc_dapaCapture\datacapture.m</a>
</td>

</tr>

</table>
<h3 name="sec_Capture_Data_into_Simulink" id="sec_capture_data_into_simulink">
Capture Data into Simulink
</h3>
<ol><li>In the generated model, open the FPGA Data Reader block. </li><li>Click <b>Launch Signal and Trigger Editor</b>. </li><li>On the <b>Trigger</b> tab, select the number of trigger stages. </li><li>On the <b>Trigger</b> tab, specify a trigger condition for each stage. For single stage, if you do not specify a condition, the default behavior is to capture data immediately. </li><li>On the <b>Capture Condition</b> tab, specify a capture condition to capture data only when the capture condition is satisfied. If you do not specify a capture condition, <code>datacapture</code> HDL IP captures data at each clock cycle.</li><li>On the <b>Data Types</b> tab, specify data types for the captured signals.</li><li>Run the model to capture data.</li></ol><table width="100%" cellpadding="2" border="1">
<tr style="background-color: #eeeeff">
<td width="50%" align="left" valign="top" style="border-style: none">
<b>
Generated File
</b>

</td>
<td width="50%" align="left" valign="top" style="border-style: none">
<b>
Location
</b>

</td>

</tr>
<tr style="background-color: #ffffff">
<td width="50%" align="left" valign="top" style="border-style: none">
Capture model
</td>
<td width="50%" align="left" valign="top" style="border-style: none">
<a href="matlab:open('C:\AESupportProjects\wshop\custom_hdl_prj\demo_existing_hdl\existing_hdl_dcapture\hdlsrc_dapaCapture\datacapture_model.slx')">C:\AESupportProjects\wshop\custom_hdl_prj\demo_existing_hdl\existing_hdl_dcapture\hdlsrc_dapaCapture\datacapture_model.slx</a>
</td>

</tr>

</table>

</body>

</html>
