{
    "code": "module TopModule(\n    input logic a,\n    input logic b,\n    input logic c,\n    input logic d,\n    input logic e,\n    output logic [24:0] out\n);\n\n    assign out[24] = ~(a ^ a); // Always 1\n    assign out[23] = ~(a ^ b);\n    assign out[22] = ~(a ^ c);\n    assign out[21] = ~(a ^ d);\n    assign out[20] = ~(a ^ e);\n    assign out[19] = ~(b ^ b); // Always 1\n    assign out[18] = ~(b ^ c);\n    assign out[17] = ~(b ^ d);\n    assign out[16] = ~(b ^ e);\n    assign out[15] = ~(c ^ c); // Always 1\n    assign out[14] = ~(c ^ d);\n    assign out[13] = ~(c ^ e);\n    assign out[12] = ~(d ^ d); // Always 1\n    assign out[11] = ~(d ^ e);\n    assign out[10] = ~(e ^ e); // Always 1\n    assign out[9:0] = 10'b0;   // Reserved bits set to 0\n\nendmodule",
    "test_results": {
        "num_mismatch": 99,
        "passfail": "R"
    }
}