Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr 19 15:37:51 2024
| Host         : pablo running 64-bit major release  (build 9200)
| Command      : report_methodology -file wrapper_methodology_drc_routed.rpt -pb wrapper_methodology_drc_routed.pb -rpx wrapper_methodology_drc_routed.rpx
| Design       : wrapper
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 7
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 7          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on load relative to clock(s) clk_in
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on read relative to clock(s) clk_in
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) clk_in
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on s_in relative to clock(s) clk_in
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on debug0 relative to clock(s) clk_in
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on debug1 relative to clock(s) clk_in
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on s_out relative to clock(s) clk_in
Related violations: <none>


