// Seed: 3121801518
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd41,
    parameter id_2 = 32'd37
) (
    input  uwire id_0,
    input  wor   _id_1,
    output wor   _id_2,
    input  uwire id_3
);
  static logic id_5[id_2 : -1  +  id_1];
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 #(
    parameter id_0 = 32'd42,
    parameter id_1 = 32'd66,
    parameter id_2 = 32'd98
) (
    output supply0 _id_0,
    input wire _id_1,
    input wire _id_2
);
  assign id_0 = id_1;
  logic [id_2 : id_1  #  (
      .  id_0(  1  ),
      .  id_2(  1  ),
      .  id_1(  1  ),
      .  id_0(  id_0  ),
      .  id_2(  id_2  ),
      .  id_1(  -1  ),
      .  id_1(  -1 'b0 )
)] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
