INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/imports/code/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/imports/code/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/new/display_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/imports/code/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/imports/code/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/imports/code/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/imports/code/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/imports/code/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/imports/code/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/imports/code/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/imports/code/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/imports/code/openriscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openriscv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/imports/code/openriscv_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openriscv_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/imports/code/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/imports/code/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/imports/7-seg/x7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/imports/7-seg/x7seg_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/imports/code/openriscv_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openriscv_min_sopc_tb
