<!-- ======================================================================  -->
<!-- style definitions                                                       -->
<!-- ======================================================================  -->
<style>
    .verticalSpace {
         margin-top: 0cm;
         font-family:arial
    }
    @media print {
        table {page-break-after: always;}
    }
    table, th, td {
        border: 1px solid black;
        border-collapse: collapse;
        padding: 15px;
        border-spacing: 5px;
        font-size:12px;
        margin-bottom: 2cm;
    }
    th, td {
        padding: 5px;
    }
    th {
        color: blue;
        background-color: #ffd480;
    }
    tr:nth-child(even) {
        background-color: #eee;
    }
</style>



<!-- ======================================================================  -->
<h2 class="verticalSpace">Wednesday, October 09</h2>
<!-- ======================================================================  -->

<table style="width:100%;font-family:arial;">
  <!-- --------------------------------------------------------------------  -->
  <tr><th>9:00-9:30</th><th>Welcome+Registration</th></tr>
  <!-- --------------------------------------------------------------------  -->
  <tr>
    <td>9:30-11:00</td>
    <td><b>Keynote I: TBA</b><br>
        <i> Edward Lee, University of California at Berkeley</i>
    </td> 
  </tr>
  <!-- --------------------------------------------------------------------  -->
  <tr><th>11:00-11:30</th><th>Coffee Break</th></tr>
  <!-- --------------------------------------------------------------------  -->
  <tr>
    <td>11:30-12:00</td>
    <td><b>A Novel Compositional Semantics of Simulink/Stateﬂow Based On Quantized State Hybrid Automata</b><br>
        <i>TBA</i>
    </td> 
  </tr>
  <tr>
    <td>12:00-12:30</td>
    <td><b>(WIP)Compositional Construction of Bounded Error Over-Approximations of Acyclic Interconnected Continuous Dynamical Systems</b><br>
        <i>TBA</i>
    </td> 
  </tr>
  <!-- --------------------------------------------------------------------  -->
  <tr><th>12:30-13:30</th><th>Lunch Break</th></tr>
  <!-- --------------------------------------------------------------------  -->
  <tr>
    <td>13:30-14:00</td>
    <td><b>A Novel Compositional Semantics of Simulink/Stateﬂow Based On Quantized State Hybrid Automata</b><br>
        <i>TBA</i>
    </td> 
  </tr>
  <tr>
    <td>14:00-14:30</td>
    <td><b>A Timeless Model for the Verification of Quasi-Periodic Distributed Systems</b><br>
        <i>TBA</i>
    </td> 
  </tr>
  <tr>
    <td>14:30-15:00</td>
    <td><b>Modeling Observability in Adaptive Systems to Defend Against Advanced Persistent Threats</b><br>
        <i>TBA</i>
    </td> 
  </tr>
    
  <!-- --------------------------------------------------------------------  -->
  <tr><th>15:00-15:30</th><th>Coffee Break</th></tr>
  <!-- --------------------------------------------------------------------  -->
  <tr>
    <td>15:30-16:00</td>
    <td><b>Further Sub-cycle and Multi-cycle Schedulling support for Bluespec Verilog</b><br>
        <i>TBA</i>
    </td> 
  </tr>
  <tr>
    <td>16:00-16:30</td>
    <td><b>Approximate Computing for Multithreaded Programs in Shared Memory Architectures</b><br>
        <i>TBA</i>
    </td> 
  </tr>
  <!-- --------------------------------------------------------------------  -->
  <tr><th>16:30-17:00</th><th>Coffee Break</th></tr>
  <!-- --------------------------------------------------------------------  -->
  <tr>
    <td>17:00-17:30</td>
    <td><b>(WIP)Causal Correctness as a Safety Property</b><br>
        <i>TBA</i>
    </td> 
  </tr>
  <tr>
    <td>17:30-18:00</td>
    <td><b>(WIP)A compositional approach for real-time machine learning</b><br>
        <i>TBA</i>
    </td> 
  </tr>
    <!--
  <tr>
    <td>16:30-18:00</td>
    <td><b>Discussion at Posters</i>
    </td> 
  </tr>
    -->
  <!-- --------------------------------------------------------------------  -->
 <!-- <tr><th>18:00</th><th>Dinner</th></tr>-->
  <!-- --------------------------------------------------------------------  -->

</table>



<!-- ======================================================================  -->
<h2 class="verticalSpace">Thursday, October 10</h2>
<!-- ======================================================================  -->

<table style="width:100%;font-family:arial;">
  <!-- --------------------------------------------------------------------  -->
  <tr><th>9:00-9:30</th><th>Registration</th></tr>
  <!-- --------------------------------------------------------------------  -->
  <tr>
    <td>9:30-11:00</td>
    <td><b>Keynote II: TBA</b><br>
        <i>Rajeev Alur, University of Pennsylvania</i>
    </td> 
  </tr>
  <!-- --------------------------------------------------------------------  -->
  <tr><th>11:00-11:30</th><th>Coffee Break</th></tr>
  <!-- --------------------------------------------------------------------  -->
  <tr>
    <td>11:30-12:00</td>
    <td><b>Logical Specification and Uniform Synthesis of Robust Controllers</b><br>
        <i>TBA</i>
    </td> 
  </tr>
  <tr>
    <td>12:00-12:30</td>
    <td><b>(WIP)Reactors: A Deterministic Model for Composable Reactive Systems</b><br>
        <i>TBA</i>
    </td> 
  </tr>
  <!-- --------------------------------------------------------------------  -->
  <tr><th>12:30-13:30</th><th>Lunch Break</th></tr>
  <!-- --------------------------------------------------------------------  -->
  <tr>
    <td>13:30-14:00</td>
    <td><b>Securing Implantable Medical Devices with Runtime Enforcement Hardware</b><br>
        <i>TBA</i>
    </td> 
  </tr>
  <tr>
    <td>14:00-14:30</td>
    <td><b>Security Analysis of Cloud-connected Industrial Control Systems using Combinatorial Testing</b><br>
        <i>TBA</i>
    </td> 
  </tr>
      <tr>
    <td>14:30-15:00</td>
    <td><b>Detecting Security Leaks in Hybrid Systems with Information Flow Analysis</b><br>
        <i>TBA</i>
    </td> 
  </tr>
  <tr>
    <td>15:00-15:30</td>
    <td><b>(WIP)A Design Space Exploration Methodology for Secure and Cost-Effective Logic Encryption</b><br>
        <i>TBA</i>
    </td> 
  </tr>
  <!-- --------------------------------------------------------------------  -->
 <!-- <tr><th>20:00-22:30</th><th>Conference Banquet</th></tr>-->
  <!-- --------------------------------------------------------------------  -->
</table>



<!-- ======================================================================  -->
<h2 class="verticalSpace">Sunday, November 20</h2>
<!-- ======================================================================  -->

<table style="width:100%;font-family:arial;">
  <!-- --------------------------------------------------------------------  -->
  <tr><th>9:00-9:30</th><th>Registration</th></tr>
  <!-- --------------------------------------------------------------------  -->
  <tr>
    <td>9:30-11:00</td>
    <td><b>Keynote III: Trusted Cloud: How to make the cloud more secure</b><br>
        <i>Sriram Rajamani, Microsoft Research</i>
    </td> 
  </tr>
  <!-- --------------------------------------------------------------------  -->
  <tr><th>11:00-11:30</th><th>Coffee Break</th></tr>
  <!-- --------------------------------------------------------------------  -->
  <tr>
    <td>11:30-12:00</td>
    <td><b>Verification of Component Architectures using Mode-Based Contracts</b><br>
        <i>Stefan Kugele, Diego Marmsoler, N&ucute;ria Mata, and Kai Werther</i>
    </td> 
  </tr>
  <tr>
    <td>12:00-12:30</td>
    <td><b>Optimal Compilation for Exposed Datapath Architectures with Buffered Processing Units by SAT Solvers</b><br>
        <i>Anoop Bhagyanath and Klaus Schneider</i>
    </td> 
  </tr>
  <tr>
    <td>12:30-13:00</td>
    <td><b>A formal approach to the mapping of tasks on an heterogenous multicore, energy-aware architecture</b><br>
        <i>Emilien Kofman and Robert de Simone</i>
    </td> 
  </tr>
  <!-- --------------------------------------------------------------------  -->
  <tr><th>13:00-14:00</th><th>Lunch Break</th></tr>
  <!-- --------------------------------------------------------------------  -->
  <tr>
    <td>14:00-14:30</td>
    <td><b>Asynchrony-Aware Static Analysis of Android Applications</b><br>
        <i>Ashish Mishra, Aditya Kanade, and Y.N. Srikant</i>
    </td> 
  </tr>
  <tr>
    <td>14:30-15:00</td>
    <td><b>Step Revision in Hybrid Co-simulation with FMI</b><br>
        <i>Fabio Cremona, Marten Lohstroh, David Broman, Marco Di Natale, Edward Lee, and Stavros Tripakis</i>
    </td> 
  </tr>
  <tr>
    <td>15:00-15:30</td>
    <td><b>An Efficient Algorithm for Monitoring Practical TPTL Specifications</b><br>
        <i>Adel Dokhanchi, Bardh Hoxha, Cumhur Erkan Tuncali, and Georgios Fainekos</i>
    </td> 
  </tr>
  <!-- --------------------------------------------------------------------  -->
  <tr><th>15:30-15:45</th><th>Closing Remarks</th></tr>
  <!-- --------------------------------------------------------------------  -->
</table>





