<def f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='439' ll='444' type='bool llvm::SUnit::isSucc(const llvm::SUnit * N) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='438'>/// Tests if node N is a successor of this node.</doc>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='3521' u='c' c='_ZN4llvm10SMSchedule15orderDependenceEPNS_17SwingSchedulerDAGEPNS_5SUnitERSt5dequeIS4_SaIS4_EE'/>
<use f='llvm/llvm/lib/CodeGen/MacroFusion.cpp' l='92' u='c' c='_ZL19fuseInstructionPairRN4llvm17ScheduleDAGInstrsERNS_5SUnitES3_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='961' u='c' c='_ZN12_GLOBAL__N_117ScheduleDAGRRList17BacktrackBottomUpEPN4llvm5SUnitES3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600Packetizer.cpp' l='193' u='c' c='_ZN12_GLOBAL__N_118R600PacketizerList26isLegalToPacketizeTogetherEPN4llvm5SUnitES3_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='925' u='c' c='_ZN4llvm21HexagonPacketizerList27restrictingDepExistInPacketERNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='989' u='c' c='_ZN4llvm21HexagonPacketizerList24arePredicatesComplementsERNS_12MachineInstrES2_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='1391' u='c' c='_ZN4llvm21HexagonPacketizerList26isLegalToPacketizeTogetherEPNS_5SUnitES2_'/>
