Timing Analyzer report for contador_automatico
Wed Nov 29 14:56:37 2023
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock_inicial'
 13. Slow 1200mV 85C Model Setup: 'divisor_frequencia:divisor_frequencia|clock_dividido'
 14. Slow 1200mV 85C Model Hold: 'divisor_frequencia:divisor_frequencia|clock_dividido'
 15. Slow 1200mV 85C Model Hold: 'clock_inicial'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clock_inicial'
 24. Slow 1200mV 0C Model Setup: 'divisor_frequencia:divisor_frequencia|clock_dividido'
 25. Slow 1200mV 0C Model Hold: 'divisor_frequencia:divisor_frequencia|clock_dividido'
 26. Slow 1200mV 0C Model Hold: 'clock_inicial'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clock_inicial'
 34. Fast 1200mV 0C Model Setup: 'divisor_frequencia:divisor_frequencia|clock_dividido'
 35. Fast 1200mV 0C Model Hold: 'divisor_frequencia:divisor_frequencia|clock_dividido'
 36. Fast 1200mV 0C Model Hold: 'clock_inicial'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; contador_automatico                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processors 3-6         ;   0.2%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------+
; Clock Name                                           ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                  ;
+------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------+
; clock_inicial                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_inicial }                                        ;
; divisor_frequencia:divisor_frequencia|clock_dividido ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor_frequencia:divisor_frequencia|clock_dividido } ;
+------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                   ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 261.23 MHz  ; 250.0 MHz       ; clock_inicial                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1265.82 MHz ; 437.64 MHz      ; divisor_frequencia:divisor_frequencia|clock_dividido ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clock_inicial                                        ; -2.828 ; -52.501       ;
; divisor_frequencia:divisor_frequencia|clock_dividido ; 0.210  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; divisor_frequencia:divisor_frequencia|clock_dividido ; 0.445 ; 0.000         ;
; clock_inicial                                        ; 0.642 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clock_inicial                                        ; -3.000 ; -37.695       ;
; divisor_frequencia:divisor_frequencia|clock_dividido ; -1.285 ; -1.285        ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_inicial'                                                                                                                                           ;
+--------+-----------------------------------------------+------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                              ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; -2.828 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.080     ; 3.746      ;
; -2.818 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.080     ; 3.736      ;
; -2.776 ; divisor_frequencia:divisor_frequencia|INT[13] ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.509     ; 3.265      ;
; -2.774 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[25]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.097     ; 3.675      ;
; -2.737 ; divisor_frequencia:divisor_frequencia|INT[9]  ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.080     ; 3.655      ;
; -2.688 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[24]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.511     ; 3.175      ;
; -2.670 ; divisor_frequencia:divisor_frequencia|INT[12] ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.511     ; 3.157      ;
; -2.668 ; divisor_frequencia:divisor_frequencia|INT[10] ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.080     ; 3.586      ;
; -2.644 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[23]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.097     ; 3.545      ;
; -2.639 ; divisor_frequencia:divisor_frequencia|INT[5]  ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.080     ; 3.557      ;
; -2.633 ; divisor_frequencia:divisor_frequencia|INT[8]  ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.080     ; 3.551      ;
; -2.630 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.509     ; 3.119      ;
; -2.545 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.080     ; 3.463      ;
; -2.521 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[20]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.098     ; 3.421      ;
; -2.503 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[22]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.098     ; 3.403      ;
; -2.482 ; divisor_frequencia:divisor_frequencia|INT[15] ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.509     ; 2.971      ;
; -2.477 ; divisor_frequencia:divisor_frequencia|INT[21] ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.509     ; 2.966      ;
; -2.471 ; divisor_frequencia:divisor_frequencia|INT[14] ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.509     ; 2.960      ;
; -2.445 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.080     ; 3.363      ;
; -2.434 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.080     ; 3.352      ;
; -2.421 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[25]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.332      ; 3.751      ;
; -2.415 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[12]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.333      ; 3.746      ;
; -2.405 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[12]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.333      ; 3.736      ;
; -2.386 ; divisor_frequencia:divisor_frequencia|INT[20] ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.509     ; 2.875      ;
; -2.374 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[19]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.097     ; 3.275      ;
; -2.365 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[25]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.332      ; 3.695      ;
; -2.364 ; divisor_frequencia:divisor_frequencia|INT[13] ; divisor_frequencia:divisor_frequencia|INT[12]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.096     ; 3.266      ;
; -2.361 ; divisor_frequencia:divisor_frequencia|INT[24] ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.078     ; 3.281      ;
; -2.360 ; divisor_frequencia:divisor_frequencia|INT[25] ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.509     ; 2.849      ;
; -2.346 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[21]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.098     ; 3.246      ;
; -2.327 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[20]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.331      ; 3.656      ;
; -2.325 ; divisor_frequencia:divisor_frequencia|INT[9]  ; divisor_frequencia:divisor_frequencia|INT[12]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.333      ; 3.656      ;
; -2.317 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[20]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.331      ; 3.646      ;
; -2.292 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[18]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.511     ; 2.779      ;
; -2.290 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[23]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.332      ; 3.620      ;
; -2.289 ; divisor_frequencia:divisor_frequencia|INT[22] ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.509     ; 2.778      ;
; -2.285 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[25]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.332      ; 3.615      ;
; -2.279 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[24]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.082     ; 3.195      ;
; -2.271 ; divisor_frequencia:divisor_frequencia|INT[13] ; divisor_frequencia:divisor_frequencia|INT[20]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.098     ; 3.171      ;
; -2.258 ; divisor_frequencia:divisor_frequencia|INT[12] ; divisor_frequencia:divisor_frequencia|INT[12]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.098     ; 3.158      ;
; -2.255 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.080     ; 3.173      ;
; -2.255 ; divisor_frequencia:divisor_frequencia|INT[10] ; divisor_frequencia:divisor_frequencia|INT[12]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.333      ; 3.586      ;
; -2.250 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[15]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.097     ; 3.151      ;
; -2.241 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[25]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.332      ; 3.571      ;
; -2.235 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[23]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.332      ; 3.565      ;
; -2.232 ; divisor_frequencia:divisor_frequencia|INT[9]  ; divisor_frequencia:divisor_frequencia|INT[20]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.331      ; 3.561      ;
; -2.226 ; divisor_frequencia:divisor_frequencia|INT[5]  ; divisor_frequencia:divisor_frequencia|INT[12]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.333      ; 3.557      ;
; -2.220 ; divisor_frequencia:divisor_frequencia|INT[8]  ; divisor_frequencia:divisor_frequencia|INT[12]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.333      ; 3.551      ;
; -2.218 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[12]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.096     ; 3.120      ;
; -2.217 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[17]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.097     ; 3.118      ;
; -2.206 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[13]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.097     ; 3.107      ;
; -2.202 ; divisor_frequencia:divisor_frequencia|INT[19] ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.509     ; 2.691      ;
; -2.188 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[24]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.082     ; 3.104      ;
; -2.172 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[25]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.332      ; 3.502      ;
; -2.167 ; divisor_frequencia:divisor_frequencia|INT[10] ; divisor_frequencia:divisor_frequencia|INT[20]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.331      ; 3.496      ;
; -2.165 ; divisor_frequencia:divisor_frequencia|INT[12] ; divisor_frequencia:divisor_frequencia|INT[20]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.100     ; 3.063      ;
; -2.162 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[15]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.332      ; 3.492      ;
; -2.161 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[14]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.097     ; 3.062      ;
; -2.160 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[16]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.511     ; 2.647      ;
; -2.155 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[24]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.082     ; 3.071      ;
; -2.155 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[15]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.332      ; 3.485      ;
; -2.154 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[23]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.332      ; 3.484      ;
; -2.152 ; divisor_frequencia:divisor_frequencia|INT[13] ; divisor_frequencia:divisor_frequencia|INT[25]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.097     ; 3.053      ;
; -2.145 ; divisor_frequencia:divisor_frequencia|INT[13] ; divisor_frequencia:divisor_frequencia|INT[15]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.097     ; 3.046      ;
; -2.141 ; divisor_frequencia:divisor_frequencia|INT[11] ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.080     ; 3.059      ;
; -2.138 ; divisor_frequencia:divisor_frequencia|INT[5]  ; divisor_frequencia:divisor_frequencia|INT[20]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.331      ; 3.467      ;
; -2.137 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[13]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.332      ; 3.467      ;
; -2.132 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[12]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.333      ; 3.463      ;
; -2.132 ; divisor_frequencia:divisor_frequencia|INT[8]  ; divisor_frequencia:divisor_frequencia|INT[20]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.331      ; 3.461      ;
; -2.130 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[13]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.332      ; 3.460      ;
; -2.123 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[22]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.331      ; 3.452      ;
; -2.123 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[21]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.331      ; 3.452      ;
; -2.120 ; divisor_frequencia:divisor_frequencia|INT[13] ; divisor_frequencia:divisor_frequencia|INT[13]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.097     ; 3.021      ;
; -2.117 ; divisor_frequencia:divisor_frequencia|INT[14] ; divisor_frequencia:divisor_frequencia|INT[25]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.097     ; 3.018      ;
; -2.116 ; divisor_frequencia:divisor_frequencia|INT[23] ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.509     ; 2.605      ;
; -2.113 ; divisor_frequencia:divisor_frequencia|INT[5]  ; divisor_frequencia:divisor_frequencia|INT[25]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.332      ; 3.443      ;
; -2.113 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[22]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.331      ; 3.442      ;
; -2.113 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[21]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.331      ; 3.442      ;
; -2.112 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[20]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.331      ; 3.441      ;
; -2.111 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[23]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.332      ; 3.441      ;
; -2.106 ; divisor_frequencia:divisor_frequencia|INT[9]  ; divisor_frequencia:divisor_frequencia|INT[15]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.332      ; 3.436      ;
; -2.094 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[22]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.331      ; 3.423      ;
; -2.081 ; divisor_frequencia:divisor_frequencia|INT[9]  ; divisor_frequencia:divisor_frequencia|INT[13]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.332      ; 3.411      ;
; -2.078 ; divisor_frequencia:divisor_frequencia|INT[12] ; divisor_frequencia:divisor_frequencia|INT[25]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.099     ; 2.977      ;
; -2.076 ; divisor_frequencia:divisor_frequencia|INT[13] ; divisor_frequencia:divisor_frequencia|INT[22]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.098     ; 2.976      ;
; -2.076 ; divisor_frequencia:divisor_frequencia|INT[13] ; divisor_frequencia:divisor_frequencia|INT[21]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.098     ; 2.976      ;
; -2.070 ; divisor_frequencia:divisor_frequencia|INT[15] ; divisor_frequencia:divisor_frequencia|INT[12]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.096     ; 2.972      ;
; -2.066 ; divisor_frequencia:divisor_frequencia|INT[13] ; divisor_frequencia:divisor_frequencia|INT[24]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.511     ; 2.553      ;
; -2.064 ; divisor_frequencia:divisor_frequencia|INT[21] ; divisor_frequencia:divisor_frequencia|INT[12]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.096     ; 2.966      ;
; -2.063 ; divisor_frequencia:divisor_frequencia|INT[15] ; divisor_frequencia:divisor_frequencia|INT[25]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.097     ; 2.964      ;
; -2.063 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[24]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.082     ; 2.979      ;
; -2.059 ; divisor_frequencia:divisor_frequencia|INT[14] ; divisor_frequencia:divisor_frequencia|INT[12]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.096     ; 2.961      ;
; -2.044 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[20]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.331      ; 3.373      ;
; -2.041 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[23]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.332      ; 3.371      ;
; -2.040 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[25]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.332      ; 3.370      ;
; -2.039 ; divisor_frequencia:divisor_frequencia|INT[12] ; divisor_frequencia:divisor_frequencia|INT[15]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.099     ; 2.938      ;
; -2.037 ; divisor_frequencia:divisor_frequencia|INT[9]  ; divisor_frequencia:divisor_frequencia|INT[22]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.331      ; 3.366      ;
; -2.037 ; divisor_frequencia:divisor_frequencia|INT[9]  ; divisor_frequencia:divisor_frequencia|INT[21]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.331      ; 3.366      ;
; -2.032 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[12]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.333      ; 3.363      ;
; -2.029 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|clock_dividido ; clock_inicial ; clock_inicial ; 1.000        ; 0.332      ; 3.359      ;
+--------+-----------------------------------------------+------------------------------------------------------+---------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor_frequencia:divisor_frequencia|clock_dividido'                                                                                                                                                  ;
+-------+-----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.210 ; contador_4_bits:contador_4_bits|S ; contador_4_bits:contador_4_bits|S ; divisor_frequencia:divisor_frequencia|clock_dividido ; divisor_frequencia:divisor_frequencia|clock_dividido ; 1.000        ; -0.043     ; 0.765      ;
+-------+-----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor_frequencia:divisor_frequencia|clock_dividido'                                                                                                                                                   ;
+-------+-----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.445 ; contador_4_bits:contador_4_bits|S ; contador_4_bits:contador_4_bits|S ; divisor_frequencia:divisor_frequencia|clock_dividido ; divisor_frequencia:divisor_frequencia|clock_dividido ; 0.000        ; 0.043      ; 0.674      ;
+-------+-----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_inicial'                                                                                                                                    ;
+-------+-----------------------------------------------+-----------------------------------------------+---------------+---------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+---------------+---------------+--------------+------------+------------+
; 0.642 ; divisor_frequencia:divisor_frequencia|INT[11] ; divisor_frequencia:divisor_frequencia|INT[11] ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 0.908      ;
; 0.644 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[2]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[1]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 0.910      ;
; 0.655 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[3]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 0.921      ;
; 0.657 ; divisor_frequencia:divisor_frequencia|INT[16] ; divisor_frequencia:divisor_frequencia|INT[16] ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; divisor_frequencia:divisor_frequencia|INT[10] ; divisor_frequencia:divisor_frequencia|INT[10] ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; divisor_frequencia:divisor_frequencia|INT[8]  ; divisor_frequencia:divisor_frequencia|INT[8]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; divisor_frequencia:divisor_frequencia|INT[24] ; divisor_frequencia:divisor_frequencia|INT[24] ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; divisor_frequencia:divisor_frequencia|INT[18] ; divisor_frequencia:divisor_frequencia|INT[18] ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; divisor_frequencia:divisor_frequencia|INT[9]  ; divisor_frequencia:divisor_frequencia|INT[9]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; divisor_frequencia:divisor_frequencia|INT[5]  ; divisor_frequencia:divisor_frequencia|INT[5]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 0.924      ;
; 0.661 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[6]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[4]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 0.927      ;
; 0.961 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[2]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.227      ;
; 0.971 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[3]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.237      ;
; 0.973 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[4]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.239      ;
; 0.973 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[1]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.239      ;
; 0.975 ; divisor_frequencia:divisor_frequencia|INT[9]  ; divisor_frequencia:divisor_frequencia|INT[10] ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; divisor_frequencia:divisor_frequencia|INT[5]  ; divisor_frequencia:divisor_frequencia|INT[6]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.241      ;
; 0.976 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[4]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.242      ;
; 0.978 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[2]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.244      ;
; 0.984 ; divisor_frequencia:divisor_frequencia|INT[10] ; divisor_frequencia:divisor_frequencia|INT[11] ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.250      ;
; 0.984 ; divisor_frequencia:divisor_frequencia|INT[8]  ; divisor_frequencia:divisor_frequencia|INT[9]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.250      ;
; 0.986 ; divisor_frequencia:divisor_frequencia|INT[22] ; divisor_frequencia:divisor_frequencia|INT[22] ; clock_inicial ; clock_inicial ; 0.000        ; 0.098      ; 1.270      ;
; 0.987 ; divisor_frequencia:divisor_frequencia|INT[21] ; divisor_frequencia:divisor_frequencia|INT[21] ; clock_inicial ; clock_inicial ; 0.000        ; 0.098      ; 1.271      ;
; 0.988 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[5]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.254      ;
; 0.989 ; divisor_frequencia:divisor_frequencia|INT[16] ; divisor_frequencia:divisor_frequencia|INT[18] ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; divisor_frequencia:divisor_frequencia|INT[8]  ; divisor_frequencia:divisor_frequencia|INT[10] ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.255      ;
; 0.993 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[8]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.259      ;
; 0.993 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[6]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.259      ;
; 1.008 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[0]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.274      ;
; 1.019 ; divisor_frequencia:divisor_frequencia|INT[18] ; divisor_frequencia:divisor_frequencia|INT[21] ; clock_inicial ; clock_inicial ; 0.000        ; 0.511      ; 1.716      ;
; 1.023 ; divisor_frequencia:divisor_frequencia|INT[16] ; divisor_frequencia:divisor_frequencia|INT[17] ; clock_inicial ; clock_inicial ; 0.000        ; 0.511      ; 1.720      ;
; 1.029 ; divisor_frequencia:divisor_frequencia|INT[18] ; divisor_frequencia:divisor_frequencia|INT[20] ; clock_inicial ; clock_inicial ; 0.000        ; 0.511      ; 1.726      ;
; 1.031 ; divisor_frequencia:divisor_frequencia|INT[18] ; divisor_frequencia:divisor_frequencia|INT[22] ; clock_inicial ; clock_inicial ; 0.000        ; 0.511      ; 1.728      ;
; 1.048 ; divisor_frequencia:divisor_frequencia|INT[18] ; divisor_frequencia:divisor_frequencia|INT[19] ; clock_inicial ; clock_inicial ; 0.000        ; 0.511      ; 1.745      ;
; 1.052 ; divisor_frequencia:divisor_frequencia|INT[24] ; divisor_frequencia:divisor_frequencia|INT[25] ; clock_inicial ; clock_inicial ; 0.000        ; 0.511      ; 1.749      ;
; 1.082 ; divisor_frequencia:divisor_frequencia|INT[11] ; divisor_frequencia:divisor_frequencia|INT[12] ; clock_inicial ; clock_inicial ; 0.000        ; 0.511      ; 1.779      ;
; 1.082 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[3]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.348      ;
; 1.087 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[4]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.353      ;
; 1.094 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[5]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.360      ;
; 1.096 ; divisor_frequencia:divisor_frequencia|INT[9]  ; divisor_frequencia:divisor_frequencia|INT[11] ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.362      ;
; 1.097 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[5]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.363      ;
; 1.099 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[6]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.365      ;
; 1.099 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[3]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.365      ;
; 1.101 ; divisor_frequencia:divisor_frequencia|INT[5]  ; divisor_frequencia:divisor_frequencia|INT[8]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.367      ;
; 1.102 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[6]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.368      ;
; 1.104 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[4]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.370      ;
; 1.110 ; divisor_frequencia:divisor_frequencia|INT[8]  ; divisor_frequencia:divisor_frequencia|INT[11] ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.376      ;
; 1.111 ; divisor_frequencia:divisor_frequencia|INT[20] ; divisor_frequencia:divisor_frequencia|INT[20] ; clock_inicial ; clock_inicial ; 0.000        ; 0.098      ; 1.395      ;
; 1.112 ; divisor_frequencia:divisor_frequencia|INT[10] ; divisor_frequencia:divisor_frequencia|INT[12] ; clock_inicial ; clock_inicial ; 0.000        ; 0.511      ; 1.809      ;
; 1.114 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[9]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.380      ;
; 1.119 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[10] ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.385      ;
; 1.119 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[8]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.385      ;
; 1.144 ; divisor_frequencia:divisor_frequencia|INT[16] ; divisor_frequencia:divisor_frequencia|INT[21] ; clock_inicial ; clock_inicial ; 0.000        ; 0.511      ; 1.841      ;
; 1.154 ; divisor_frequencia:divisor_frequencia|INT[16] ; divisor_frequencia:divisor_frequencia|INT[20] ; clock_inicial ; clock_inicial ; 0.000        ; 0.511      ; 1.851      ;
; 1.156 ; divisor_frequencia:divisor_frequencia|INT[16] ; divisor_frequencia:divisor_frequencia|INT[22] ; clock_inicial ; clock_inicial ; 0.000        ; 0.511      ; 1.853      ;
; 1.173 ; divisor_frequencia:divisor_frequencia|INT[16] ; divisor_frequencia:divisor_frequencia|INT[19] ; clock_inicial ; clock_inicial ; 0.000        ; 0.511      ; 1.870      ;
; 1.180 ; divisor_frequencia:divisor_frequencia|INT[11] ; divisor_frequencia:divisor_frequencia|INT[14] ; clock_inicial ; clock_inicial ; 0.000        ; 0.509      ; 1.875      ;
; 1.200 ; divisor_frequencia:divisor_frequencia|INT[12] ; divisor_frequencia:divisor_frequencia|INT[12] ; clock_inicial ; clock_inicial ; 0.000        ; 0.098      ; 1.484      ;
; 1.208 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[5]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.474      ;
; 1.210 ; divisor_frequencia:divisor_frequencia|INT[10] ; divisor_frequencia:divisor_frequencia|INT[14] ; clock_inicial ; clock_inicial ; 0.000        ; 0.509      ; 1.905      ;
; 1.213 ; divisor_frequencia:divisor_frequencia|INT[11] ; divisor_frequencia:divisor_frequencia|INT[16] ; clock_inicial ; clock_inicial ; 0.000        ; 0.078      ; 1.477      ;
; 1.213 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[6]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.479      ;
; 1.222 ; divisor_frequencia:divisor_frequencia|INT[5]  ; divisor_frequencia:divisor_frequencia|INT[9]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.488      ;
; 1.224 ; divisor_frequencia:divisor_frequencia|INT[9]  ; divisor_frequencia:divisor_frequencia|INT[12] ; clock_inicial ; clock_inicial ; 0.000        ; 0.511      ; 1.921      ;
; 1.225 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[8]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.491      ;
; 1.225 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[5]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.491      ;
; 1.227 ; divisor_frequencia:divisor_frequencia|INT[5]  ; divisor_frequencia:divisor_frequencia|INT[10] ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.493      ;
; 1.228 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[8]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.494      ;
; 1.230 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[6]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.496      ;
; 1.238 ; divisor_frequencia:divisor_frequencia|INT[8]  ; divisor_frequencia:divisor_frequencia|INT[12] ; clock_inicial ; clock_inicial ; 0.000        ; 0.511      ; 1.935      ;
; 1.240 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[11] ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.506      ;
; 1.240 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[9]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.506      ;
; 1.242 ; divisor_frequencia:divisor_frequencia|INT[18] ; divisor_frequencia:divisor_frequencia|INT[24] ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.508      ;
; 1.243 ; divisor_frequencia:divisor_frequencia|INT[10] ; divisor_frequencia:divisor_frequencia|INT[16] ; clock_inicial ; clock_inicial ; 0.000        ; 0.078      ; 1.507      ;
; 1.245 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[10] ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.511      ;
; 1.295 ; divisor_frequencia:divisor_frequencia|INT[17] ; divisor_frequencia:divisor_frequencia|INT[17] ; clock_inicial ; clock_inicial ; 0.000        ; 0.097      ; 1.578      ;
; 1.304 ; divisor_frequencia:divisor_frequencia|INT[21] ; divisor_frequencia:divisor_frequencia|INT[22] ; clock_inicial ; clock_inicial ; 0.000        ; 0.098      ; 1.588      ;
; 1.306 ; divisor_frequencia:divisor_frequencia|INT[18] ; divisor_frequencia:divisor_frequencia|INT[23] ; clock_inicial ; clock_inicial ; 0.000        ; 0.511      ; 2.003      ;
; 1.307 ; divisor_frequencia:divisor_frequencia|INT[20] ; divisor_frequencia:divisor_frequencia|INT[21] ; clock_inicial ; clock_inicial ; 0.000        ; 0.098      ; 1.591      ;
; 1.319 ; divisor_frequencia:divisor_frequencia|INT[20] ; divisor_frequencia:divisor_frequencia|INT[22] ; clock_inicial ; clock_inicial ; 0.000        ; 0.098      ; 1.603      ;
; 1.322 ; divisor_frequencia:divisor_frequencia|INT[9]  ; divisor_frequencia:divisor_frequencia|INT[14] ; clock_inicial ; clock_inicial ; 0.000        ; 0.509      ; 2.017      ;
; 1.324 ; divisor_frequencia:divisor_frequencia|INT[25] ; divisor_frequencia:divisor_frequencia|INT[25] ; clock_inicial ; clock_inicial ; 0.000        ; 0.097      ; 1.607      ;
; 1.330 ; divisor_frequencia:divisor_frequencia|INT[23] ; divisor_frequencia:divisor_frequencia|INT[23] ; clock_inicial ; clock_inicial ; 0.000        ; 0.097      ; 1.613      ;
; 1.335 ; divisor_frequencia:divisor_frequencia|INT[14] ; divisor_frequencia:divisor_frequencia|INT[14] ; clock_inicial ; clock_inicial ; 0.000        ; 0.097      ; 1.618      ;
; 1.336 ; divisor_frequencia:divisor_frequencia|INT[8]  ; divisor_frequencia:divisor_frequencia|INT[14] ; clock_inicial ; clock_inicial ; 0.000        ; 0.509      ; 2.031      ;
; 1.339 ; divisor_frequencia:divisor_frequencia|INT[11] ; divisor_frequencia:divisor_frequencia|INT[18] ; clock_inicial ; clock_inicial ; 0.000        ; 0.078      ; 1.603      ;
; 1.339 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[8]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.605      ;
; 1.346 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[9]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.612      ;
; 1.348 ; divisor_frequencia:divisor_frequencia|INT[5]  ; divisor_frequencia:divisor_frequencia|INT[11] ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.614      ;
; 1.349 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[9]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.615      ;
; 1.351 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[10] ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.617      ;
; 1.354 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[10] ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.620      ;
; 1.355 ; divisor_frequencia:divisor_frequencia|INT[9]  ; divisor_frequencia:divisor_frequencia|INT[16] ; clock_inicial ; clock_inicial ; 0.000        ; 0.078      ; 1.619      ;
; 1.356 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[8]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.622      ;
; 1.364 ; divisor_frequencia:divisor_frequencia|INT[11] ; divisor_frequencia:divisor_frequencia|INT[13] ; clock_inicial ; clock_inicial ; 0.000        ; 0.509      ; 2.059      ;
; 1.366 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[11] ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.632      ;
; 1.367 ; divisor_frequencia:divisor_frequencia|INT[16] ; divisor_frequencia:divisor_frequencia|INT[24] ; clock_inicial ; clock_inicial ; 0.000        ; 0.080      ; 1.633      ;
; 1.368 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[12] ; clock_inicial ; clock_inicial ; 0.000        ; 0.511      ; 2.065      ;
+-------+-----------------------------------------------+-----------------------------------------------+---------------+---------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                    ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 285.31 MHz  ; 250.0 MHz       ; clock_inicial                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1422.48 MHz ; 437.64 MHz      ; divisor_frequencia:divisor_frequencia|clock_dividido ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clock_inicial                                        ; -2.505 ; -44.491       ;
; divisor_frequencia:divisor_frequencia|clock_dividido ; 0.297  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; divisor_frequencia:divisor_frequencia|clock_dividido ; 0.398 ; 0.000         ;
; clock_inicial                                        ; 0.587 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clock_inicial                                        ; -3.000 ; -37.695       ;
; divisor_frequencia:divisor_frequencia|clock_dividido ; -1.285 ; -1.285        ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_inicial'                                                                                                                                            ;
+--------+-----------------------------------------------+------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                              ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; -2.505 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.072     ; 3.432      ;
; -2.497 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.072     ; 3.424      ;
; -2.452 ; divisor_frequencia:divisor_frequencia|INT[13] ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.466     ; 2.985      ;
; -2.395 ; divisor_frequencia:divisor_frequencia|INT[9]  ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.072     ; 3.322      ;
; -2.393 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[25]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.088     ; 3.304      ;
; -2.370 ; divisor_frequencia:divisor_frequencia|INT[12] ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.468     ; 2.901      ;
; -2.346 ; divisor_frequencia:divisor_frequencia|INT[5]  ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.072     ; 3.273      ;
; -2.338 ; divisor_frequencia:divisor_frequencia|INT[10] ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.072     ; 3.265      ;
; -2.308 ; divisor_frequencia:divisor_frequencia|INT[8]  ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.072     ; 3.235      ;
; -2.290 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[24]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.468     ; 2.821      ;
; -2.279 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[23]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.088     ; 3.190      ;
; -2.273 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.466     ; 2.806      ;
; -2.254 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.072     ; 3.181      ;
; -2.220 ; divisor_frequencia:divisor_frequencia|INT[21] ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.465     ; 2.754      ;
; -2.164 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.072     ; 3.091      ;
; -2.155 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.072     ; 3.082      ;
; -2.144 ; divisor_frequencia:divisor_frequencia|INT[15] ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.466     ; 2.677      ;
; -2.134 ; divisor_frequencia:divisor_frequencia|INT[14] ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.466     ; 2.667      ;
; -2.131 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[20]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.088     ; 3.042      ;
; -2.127 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[22]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.088     ; 3.038      ;
; -2.125 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[12]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.308      ; 3.432      ;
; -2.117 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[12]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.308      ; 3.424      ;
; -2.091 ; divisor_frequencia:divisor_frequencia|INT[20] ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.465     ; 2.625      ;
; -2.074 ; divisor_frequencia:divisor_frequencia|INT[24] ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.070     ; 3.003      ;
; -2.072 ; divisor_frequencia:divisor_frequencia|INT[13] ; divisor_frequencia:divisor_frequencia|INT[12]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.086     ; 2.985      ;
; -2.065 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[25]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.306      ; 3.370      ;
; -2.053 ; divisor_frequencia:divisor_frequencia|INT[25] ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.466     ; 2.586      ;
; -2.044 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[20]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.306      ; 3.349      ;
; -2.043 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[19]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.088     ; 2.954      ;
; -2.036 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[20]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.306      ; 3.341      ;
; -2.016 ; divisor_frequencia:divisor_frequencia|INT[9]  ; divisor_frequencia:divisor_frequencia|INT[12]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.308      ; 3.323      ;
; -2.002 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.072     ; 2.929      ;
; -1.991 ; divisor_frequencia:divisor_frequencia|INT[13] ; divisor_frequencia:divisor_frequencia|INT[20]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.088     ; 2.902      ;
; -1.990 ; divisor_frequencia:divisor_frequencia|INT[12] ; divisor_frequencia:divisor_frequencia|INT[12]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.088     ; 2.901      ;
; -1.989 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[25]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.306      ; 3.294      ;
; -1.979 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[21]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.088     ; 2.890      ;
; -1.966 ; divisor_frequencia:divisor_frequencia|INT[22] ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.465     ; 2.500      ;
; -1.966 ; divisor_frequencia:divisor_frequencia|INT[5]  ; divisor_frequencia:divisor_frequencia|INT[12]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.308      ; 3.273      ;
; -1.958 ; divisor_frequencia:divisor_frequencia|INT[10] ; divisor_frequencia:divisor_frequencia|INT[12]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.308      ; 3.265      ;
; -1.951 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[23]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.306      ; 3.256      ;
; -1.947 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[25]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.306      ; 3.252      ;
; -1.942 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[18]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.468     ; 2.473      ;
; -1.929 ; divisor_frequencia:divisor_frequencia|INT[9]  ; divisor_frequencia:divisor_frequencia|INT[20]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.306      ; 3.234      ;
; -1.928 ; divisor_frequencia:divisor_frequencia|INT[8]  ; divisor_frequencia:divisor_frequencia|INT[12]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.308      ; 3.235      ;
; -1.921 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[13]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.088     ; 2.832      ;
; -1.914 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[24]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.074     ; 2.839      ;
; -1.909 ; divisor_frequencia:divisor_frequencia|INT[12] ; divisor_frequencia:divisor_frequencia|INT[20]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.090     ; 2.818      ;
; -1.907 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[15]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.088     ; 2.818      ;
; -1.903 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[17]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.088     ; 2.814      ;
; -1.895 ; divisor_frequencia:divisor_frequencia|INT[11] ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.072     ; 2.822      ;
; -1.894 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[12]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.086     ; 2.807      ;
; -1.885 ; divisor_frequencia:divisor_frequencia|INT[19] ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.466     ; 2.418      ;
; -1.885 ; divisor_frequencia:divisor_frequencia|INT[5]  ; divisor_frequencia:divisor_frequencia|INT[20]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.306      ; 3.190      ;
; -1.880 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[25]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.306      ; 3.185      ;
; -1.877 ; divisor_frequencia:divisor_frequencia|INT[10] ; divisor_frequencia:divisor_frequencia|INT[20]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.306      ; 3.182      ;
; -1.875 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[23]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.306      ; 3.180      ;
; -1.874 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[12]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.308      ; 3.181      ;
; -1.863 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[15]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.306      ; 3.168      ;
; -1.856 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[22]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.306      ; 3.161      ;
; -1.855 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[21]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.306      ; 3.160      ;
; -1.855 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[15]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.306      ; 3.160      ;
; -1.848 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[22]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.306      ; 3.153      ;
; -1.847 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[25]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.306      ; 3.152      ;
; -1.847 ; divisor_frequencia:divisor_frequencia|INT[8]  ; divisor_frequencia:divisor_frequencia|INT[20]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.306      ; 3.152      ;
; -1.847 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[21]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.306      ; 3.152      ;
; -1.845 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[14]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.088     ; 2.756      ;
; -1.840 ; divisor_frequencia:divisor_frequencia|INT[21] ; divisor_frequencia:divisor_frequencia|INT[12]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.085     ; 2.754      ;
; -1.834 ; divisor_frequencia:divisor_frequencia|INT[14] ; divisor_frequencia:divisor_frequencia|INT[25]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.088     ; 2.745      ;
; -1.834 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[24]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.074     ; 2.759      ;
; -1.833 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[23]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.306      ; 3.138      ;
; -1.831 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[13]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.306      ; 3.136      ;
; -1.826 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[16]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.468     ; 2.357      ;
; -1.823 ; divisor_frequencia:divisor_frequencia|INT[13] ; divisor_frequencia:divisor_frequencia|INT[15]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.088     ; 2.734      ;
; -1.822 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[13]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.306      ; 3.127      ;
; -1.815 ; divisor_frequencia:divisor_frequencia|INT[13] ; divisor_frequencia:divisor_frequencia|INT[25]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.088     ; 2.726      ;
; -1.815 ; divisor_frequencia:divisor_frequencia|INT[9]  ; divisor_frequencia:divisor_frequencia|INT[15]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.306      ; 3.120      ;
; -1.814 ; divisor_frequencia:divisor_frequencia|INT[23] ; divisor_frequencia:divisor_frequencia|INT[0]         ; clock_inicial ; clock_inicial ; 1.000        ; -0.466     ; 2.347      ;
; -1.805 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[24]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.074     ; 2.730      ;
; -1.803 ; divisor_frequencia:divisor_frequencia|INT[13] ; divisor_frequencia:divisor_frequencia|INT[22]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.088     ; 2.714      ;
; -1.802 ; divisor_frequencia:divisor_frequencia|INT[13] ; divisor_frequencia:divisor_frequencia|INT[21]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.088     ; 2.713      ;
; -1.798 ; divisor_frequencia:divisor_frequencia|INT[13] ; divisor_frequencia:divisor_frequencia|INT[13]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.088     ; 2.709      ;
; -1.793 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[20]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.306      ; 3.098      ;
; -1.790 ; divisor_frequencia:divisor_frequencia|INT[9]  ; divisor_frequencia:divisor_frequencia|INT[13]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.306      ; 3.095      ;
; -1.784 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[12]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.308      ; 3.091      ;
; -1.783 ; divisor_frequencia:divisor_frequencia|INT[12] ; divisor_frequencia:divisor_frequencia|INT[25]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.090     ; 2.692      ;
; -1.775 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[12]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.308      ; 3.082      ;
; -1.768 ; divisor_frequencia:divisor_frequencia|INT[5]  ; divisor_frequencia:divisor_frequencia|INT[25]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.306      ; 3.073      ;
; -1.766 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[23]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.306      ; 3.071      ;
; -1.765 ; divisor_frequencia:divisor_frequencia|INT[15] ; divisor_frequencia:divisor_frequencia|INT[12]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.086     ; 2.678      ;
; -1.759 ; divisor_frequencia:divisor_frequencia|INT[21] ; divisor_frequencia:divisor_frequencia|INT[20]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.087     ; 2.671      ;
; -1.755 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[20]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.306      ; 3.060      ;
; -1.755 ; divisor_frequencia:divisor_frequencia|INT[14] ; divisor_frequencia:divisor_frequencia|INT[12]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.086     ; 2.668      ;
; -1.755 ; divisor_frequencia:divisor_frequencia|INT[9]  ; divisor_frequencia:divisor_frequencia|INT[22]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.306      ; 3.060      ;
; -1.754 ; divisor_frequencia:divisor_frequencia|INT[9]  ; divisor_frequencia:divisor_frequencia|INT[21]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.306      ; 3.059      ;
; -1.751 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[22]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.306      ; 3.056      ;
; -1.749 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|clock_dividido ; clock_inicial ; clock_inicial ; 1.000        ; 0.306      ; 3.054      ;
; -1.740 ; divisor_frequencia:divisor_frequencia|INT[13] ; divisor_frequencia:divisor_frequencia|INT[24]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.468     ; 2.271      ;
; -1.740 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|clock_dividido ; clock_inicial ; clock_inicial ; 1.000        ; 0.306      ; 3.045      ;
; -1.738 ; divisor_frequencia:divisor_frequencia|INT[15] ; divisor_frequencia:divisor_frequencia|INT[25]        ; clock_inicial ; clock_inicial ; 1.000        ; -0.088     ; 2.649      ;
; -1.733 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[23]        ; clock_inicial ; clock_inicial ; 1.000        ; 0.306      ; 3.038      ;
+--------+-----------------------------------------------+------------------------------------------------------+---------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor_frequencia:divisor_frequencia|clock_dividido'                                                                                                                                                   ;
+-------+-----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.297 ; contador_4_bits:contador_4_bits|S ; contador_4_bits:contador_4_bits|S ; divisor_frequencia:divisor_frequencia|clock_dividido ; divisor_frequencia:divisor_frequencia|clock_dividido ; 1.000        ; -0.039     ; 0.683      ;
+-------+-----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor_frequencia:divisor_frequencia|clock_dividido'                                                                                                                                                    ;
+-------+-----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.398 ; contador_4_bits:contador_4_bits|S ; contador_4_bits:contador_4_bits|S ; divisor_frequencia:divisor_frequencia|clock_dividido ; divisor_frequencia:divisor_frequencia|clock_dividido ; 0.000        ; 0.039      ; 0.608      ;
+-------+-----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_inicial'                                                                                                                                     ;
+-------+-----------------------------------------------+-----------------------------------------------+---------------+---------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+---------------+---------------+--------------+------------+------------+
; 0.587 ; divisor_frequencia:divisor_frequencia|INT[11] ; divisor_frequencia:divisor_frequencia|INT[11] ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 0.830      ;
; 0.588 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[2]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 0.831      ;
; 0.589 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[1]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 0.832      ;
; 0.599 ; divisor_frequencia:divisor_frequencia|INT[10] ; divisor_frequencia:divisor_frequencia|INT[10] ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[3]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; divisor_frequencia:divisor_frequencia|INT[24] ; divisor_frequencia:divisor_frequencia|INT[24] ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; divisor_frequencia:divisor_frequencia|INT[18] ; divisor_frequencia:divisor_frequencia|INT[18] ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; divisor_frequencia:divisor_frequencia|INT[16] ; divisor_frequencia:divisor_frequencia|INT[16] ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; divisor_frequencia:divisor_frequencia|INT[8]  ; divisor_frequencia:divisor_frequencia|INT[8]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 0.843      ;
; 0.602 ; divisor_frequencia:divisor_frequencia|INT[9]  ; divisor_frequencia:divisor_frequencia|INT[9]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; divisor_frequencia:divisor_frequencia|INT[5]  ; divisor_frequencia:divisor_frequencia|INT[5]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 0.845      ;
; 0.604 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[6]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[4]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 0.847      ;
; 0.876 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[2]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.119      ;
; 0.876 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[3]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.119      ;
; 0.878 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[1]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.121      ;
; 0.885 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[4]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.128      ;
; 0.887 ; divisor_frequencia:divisor_frequencia|INT[10] ; divisor_frequencia:divisor_frequencia|INT[11] ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.130      ;
; 0.887 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[4]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.130      ;
; 0.888 ; divisor_frequencia:divisor_frequencia|INT[8]  ; divisor_frequencia:divisor_frequencia|INT[9]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; divisor_frequencia:divisor_frequencia|INT[9]  ; divisor_frequencia:divisor_frequencia|INT[10] ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; divisor_frequencia:divisor_frequencia|INT[5]  ; divisor_frequencia:divisor_frequencia|INT[6]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[2]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.132      ;
; 0.892 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[5]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.135      ;
; 0.899 ; divisor_frequencia:divisor_frequencia|INT[16] ; divisor_frequencia:divisor_frequencia|INT[18] ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.142      ;
; 0.899 ; divisor_frequencia:divisor_frequencia|INT[8]  ; divisor_frequencia:divisor_frequencia|INT[10] ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.142      ;
; 0.903 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[8]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.146      ;
; 0.903 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[6]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.146      ;
; 0.905 ; divisor_frequencia:divisor_frequencia|INT[22] ; divisor_frequencia:divisor_frequencia|INT[22] ; clock_inicial ; clock_inicial ; 0.000        ; 0.087      ; 1.163      ;
; 0.908 ; divisor_frequencia:divisor_frequencia|INT[18] ; divisor_frequencia:divisor_frequencia|INT[21] ; clock_inicial ; clock_inicial ; 0.000        ; 0.467      ; 1.546      ;
; 0.909 ; divisor_frequencia:divisor_frequencia|INT[21] ; divisor_frequencia:divisor_frequencia|INT[21] ; clock_inicial ; clock_inicial ; 0.000        ; 0.087      ; 1.167      ;
; 0.910 ; divisor_frequencia:divisor_frequencia|INT[16] ; divisor_frequencia:divisor_frequencia|INT[17] ; clock_inicial ; clock_inicial ; 0.000        ; 0.468      ; 1.549      ;
; 0.915 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[0]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.158      ;
; 0.931 ; divisor_frequencia:divisor_frequencia|INT[18] ; divisor_frequencia:divisor_frequencia|INT[19] ; clock_inicial ; clock_inicial ; 0.000        ; 0.468      ; 1.570      ;
; 0.934 ; divisor_frequencia:divisor_frequencia|INT[18] ; divisor_frequencia:divisor_frequencia|INT[22] ; clock_inicial ; clock_inicial ; 0.000        ; 0.467      ; 1.572      ;
; 0.936 ; divisor_frequencia:divisor_frequencia|INT[18] ; divisor_frequencia:divisor_frequencia|INT[20] ; clock_inicial ; clock_inicial ; 0.000        ; 0.467      ; 1.574      ;
; 0.936 ; divisor_frequencia:divisor_frequencia|INT[24] ; divisor_frequencia:divisor_frequencia|INT[25] ; clock_inicial ; clock_inicial ; 0.000        ; 0.468      ; 1.575      ;
; 0.975 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[3]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.218      ;
; 0.984 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[5]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.227      ;
; 0.985 ; divisor_frequencia:divisor_frequencia|INT[11] ; divisor_frequencia:divisor_frequencia|INT[12] ; clock_inicial ; clock_inicial ; 0.000        ; 0.468      ; 1.624      ;
; 0.986 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[4]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.229      ;
; 0.986 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[5]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.229      ;
; 0.988 ; divisor_frequencia:divisor_frequencia|INT[9]  ; divisor_frequencia:divisor_frequencia|INT[11] ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.231      ;
; 0.988 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[3]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.231      ;
; 0.995 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[6]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.238      ;
; 0.997 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[6]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.240      ;
; 0.998 ; divisor_frequencia:divisor_frequencia|INT[8]  ; divisor_frequencia:divisor_frequencia|INT[11] ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.241      ;
; 0.999 ; divisor_frequencia:divisor_frequencia|INT[5]  ; divisor_frequencia:divisor_frequencia|INT[8]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.242      ;
; 0.999 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[4]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.242      ;
; 1.002 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[9]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.245      ;
; 1.009 ; divisor_frequencia:divisor_frequencia|INT[10] ; divisor_frequencia:divisor_frequencia|INT[12] ; clock_inicial ; clock_inicial ; 0.000        ; 0.468      ; 1.648      ;
; 1.013 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[10] ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.256      ;
; 1.013 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[8]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.256      ;
; 1.018 ; divisor_frequencia:divisor_frequencia|INT[16] ; divisor_frequencia:divisor_frequencia|INT[21] ; clock_inicial ; clock_inicial ; 0.000        ; 0.467      ; 1.656      ;
; 1.018 ; divisor_frequencia:divisor_frequencia|INT[20] ; divisor_frequencia:divisor_frequencia|INT[20] ; clock_inicial ; clock_inicial ; 0.000        ; 0.087      ; 1.276      ;
; 1.041 ; divisor_frequencia:divisor_frequencia|INT[16] ; divisor_frequencia:divisor_frequencia|INT[19] ; clock_inicial ; clock_inicial ; 0.000        ; 0.468      ; 1.680      ;
; 1.044 ; divisor_frequencia:divisor_frequencia|INT[16] ; divisor_frequencia:divisor_frequencia|INT[22] ; clock_inicial ; clock_inicial ; 0.000        ; 0.467      ; 1.682      ;
; 1.046 ; divisor_frequencia:divisor_frequencia|INT[16] ; divisor_frequencia:divisor_frequencia|INT[20] ; clock_inicial ; clock_inicial ; 0.000        ; 0.467      ; 1.684      ;
; 1.047 ; divisor_frequencia:divisor_frequencia|INT[11] ; divisor_frequencia:divisor_frequencia|INT[14] ; clock_inicial ; clock_inicial ; 0.000        ; 0.466      ; 1.684      ;
; 1.071 ; divisor_frequencia:divisor_frequencia|INT[10] ; divisor_frequencia:divisor_frequencia|INT[14] ; clock_inicial ; clock_inicial ; 0.000        ; 0.466      ; 1.708      ;
; 1.085 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[5]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.328      ;
; 1.096 ; divisor_frequencia:divisor_frequencia|INT[11] ; divisor_frequencia:divisor_frequencia|INT[16] ; clock_inicial ; clock_inicial ; 0.000        ; 0.070      ; 1.337      ;
; 1.096 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[6]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.339      ;
; 1.098 ; divisor_frequencia:divisor_frequencia|INT[12] ; divisor_frequencia:divisor_frequencia|INT[12] ; clock_inicial ; clock_inicial ; 0.000        ; 0.088      ; 1.357      ;
; 1.098 ; divisor_frequencia:divisor_frequencia|INT[5]  ; divisor_frequencia:divisor_frequencia|INT[9]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.341      ;
; 1.098 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[5]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.341      ;
; 1.105 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[8]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.348      ;
; 1.107 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[8]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.350      ;
; 1.109 ; divisor_frequencia:divisor_frequencia|INT[5]  ; divisor_frequencia:divisor_frequencia|INT[10] ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.352      ;
; 1.109 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[6]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.352      ;
; 1.110 ; divisor_frequencia:divisor_frequencia|INT[9]  ; divisor_frequencia:divisor_frequencia|INT[12] ; clock_inicial ; clock_inicial ; 0.000        ; 0.468      ; 1.749      ;
; 1.112 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[11] ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.355      ;
; 1.112 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[9]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.355      ;
; 1.119 ; divisor_frequencia:divisor_frequencia|INT[18] ; divisor_frequencia:divisor_frequencia|INT[24] ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.362      ;
; 1.120 ; divisor_frequencia:divisor_frequencia|INT[10] ; divisor_frequencia:divisor_frequencia|INT[16] ; clock_inicial ; clock_inicial ; 0.000        ; 0.070      ; 1.361      ;
; 1.120 ; divisor_frequencia:divisor_frequencia|INT[8]  ; divisor_frequencia:divisor_frequencia|INT[12] ; clock_inicial ; clock_inicial ; 0.000        ; 0.468      ; 1.759      ;
; 1.123 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[10] ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.366      ;
; 1.158 ; divisor_frequencia:divisor_frequencia|INT[18] ; divisor_frequencia:divisor_frequencia|INT[23] ; clock_inicial ; clock_inicial ; 0.000        ; 0.468      ; 1.797      ;
; 1.172 ; divisor_frequencia:divisor_frequencia|INT[9]  ; divisor_frequencia:divisor_frequencia|INT[14] ; clock_inicial ; clock_inicial ; 0.000        ; 0.466      ; 1.809      ;
; 1.179 ; divisor_frequencia:divisor_frequencia|INT[20] ; divisor_frequencia:divisor_frequencia|INT[21] ; clock_inicial ; clock_inicial ; 0.000        ; 0.087      ; 1.437      ;
; 1.182 ; divisor_frequencia:divisor_frequencia|INT[8]  ; divisor_frequencia:divisor_frequencia|INT[14] ; clock_inicial ; clock_inicial ; 0.000        ; 0.466      ; 1.819      ;
; 1.184 ; divisor_frequencia:divisor_frequencia|INT[17] ; divisor_frequencia:divisor_frequencia|INT[17] ; clock_inicial ; clock_inicial ; 0.000        ; 0.088      ; 1.443      ;
; 1.184 ; divisor_frequencia:divisor_frequencia|INT[25] ; divisor_frequencia:divisor_frequencia|INT[25] ; clock_inicial ; clock_inicial ; 0.000        ; 0.088      ; 1.443      ;
; 1.195 ; divisor_frequencia:divisor_frequencia|INT[21] ; divisor_frequencia:divisor_frequencia|INT[22] ; clock_inicial ; clock_inicial ; 0.000        ; 0.087      ; 1.453      ;
; 1.203 ; divisor_frequencia:divisor_frequencia|INT[14] ; divisor_frequencia:divisor_frequencia|INT[14] ; clock_inicial ; clock_inicial ; 0.000        ; 0.088      ; 1.462      ;
; 1.204 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[9]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.447      ;
; 1.205 ; divisor_frequencia:divisor_frequencia|INT[20] ; divisor_frequencia:divisor_frequencia|INT[22] ; clock_inicial ; clock_inicial ; 0.000        ; 0.087      ; 1.463      ;
; 1.206 ; divisor_frequencia:divisor_frequencia|INT[11] ; divisor_frequencia:divisor_frequencia|INT[18] ; clock_inicial ; clock_inicial ; 0.000        ; 0.070      ; 1.447      ;
; 1.206 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[8]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.449      ;
; 1.206 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[9]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.449      ;
; 1.208 ; divisor_frequencia:divisor_frequencia|INT[5]  ; divisor_frequencia:divisor_frequencia|INT[11] ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.451      ;
; 1.212 ; divisor_frequencia:divisor_frequencia|INT[11] ; divisor_frequencia:divisor_frequencia|INT[13] ; clock_inicial ; clock_inicial ; 0.000        ; 0.466      ; 1.849      ;
; 1.215 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[10] ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.458      ;
; 1.216 ; divisor_frequencia:divisor_frequencia|INT[23] ; divisor_frequencia:divisor_frequencia|INT[23] ; clock_inicial ; clock_inicial ; 0.000        ; 0.088      ; 1.475      ;
; 1.217 ; divisor_frequencia:divisor_frequencia|INT[11] ; divisor_frequencia:divisor_frequencia|INT[17] ; clock_inicial ; clock_inicial ; 0.000        ; 0.466      ; 1.854      ;
; 1.217 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[10] ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.460      ;
; 1.219 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[8]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.462      ;
; 1.221 ; divisor_frequencia:divisor_frequencia|INT[9]  ; divisor_frequencia:divisor_frequencia|INT[16] ; clock_inicial ; clock_inicial ; 0.000        ; 0.070      ; 1.462      ;
; 1.222 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[11] ; clock_inicial ; clock_inicial ; 0.000        ; 0.072      ; 1.465      ;
; 1.227 ; divisor_frequencia:divisor_frequencia|INT[19] ; divisor_frequencia:divisor_frequencia|INT[19] ; clock_inicial ; clock_inicial ; 0.000        ; 0.088      ; 1.486      ;
+-------+-----------------------------------------------+-----------------------------------------------+---------------+---------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clock_inicial                                        ; -0.902 ; -12.818       ;
; divisor_frequencia:divisor_frequencia|clock_dividido ; 0.624  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; divisor_frequencia:divisor_frequencia|clock_dividido ; 0.206 ; 0.000         ;
; clock_inicial                                        ; 0.292 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clock_inicial                                        ; -3.000 ; -31.950       ;
; divisor_frequencia:divisor_frequencia|clock_dividido ; -1.000 ; -1.000        ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_inicial'                                                                                                                                     ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------+---------------+--------------+------------+------------+
; -0.902 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[25] ; clock_inicial ; clock_inicial ; 1.000        ; -0.050     ; 1.839      ;
; -0.870 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[0]  ; clock_inicial ; clock_inicial ; 1.000        ; -0.041     ; 1.816      ;
; -0.868 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[0]  ; clock_inicial ; clock_inicial ; 1.000        ; -0.041     ; 1.814      ;
; -0.857 ; divisor_frequencia:divisor_frequencia|INT[13] ; divisor_frequencia:divisor_frequencia|INT[0]  ; clock_inicial ; clock_inicial ; 1.000        ; -0.243     ; 1.601      ;
; -0.836 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[23] ; clock_inicial ; clock_inicial ; 1.000        ; -0.050     ; 1.773      ;
; -0.832 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[24] ; clock_inicial ; clock_inicial ; 1.000        ; -0.245     ; 1.574      ;
; -0.829 ; divisor_frequencia:divisor_frequencia|INT[12] ; divisor_frequencia:divisor_frequencia|INT[0]  ; clock_inicial ; clock_inicial ; 1.000        ; -0.243     ; 1.573      ;
; -0.803 ; divisor_frequencia:divisor_frequencia|INT[9]  ; divisor_frequencia:divisor_frequencia|INT[0]  ; clock_inicial ; clock_inicial ; 1.000        ; -0.041     ; 1.749      ;
; -0.786 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[0]  ; clock_inicial ; clock_inicial ; 1.000        ; -0.243     ; 1.530      ;
; -0.785 ; divisor_frequencia:divisor_frequencia|INT[5]  ; divisor_frequencia:divisor_frequencia|INT[0]  ; clock_inicial ; clock_inicial ; 1.000        ; -0.041     ; 1.731      ;
; -0.772 ; divisor_frequencia:divisor_frequencia|INT[10] ; divisor_frequencia:divisor_frequencia|INT[0]  ; clock_inicial ; clock_inicial ; 1.000        ; -0.041     ; 1.718      ;
; -0.759 ; divisor_frequencia:divisor_frequencia|INT[8]  ; divisor_frequencia:divisor_frequencia|INT[0]  ; clock_inicial ; clock_inicial ; 1.000        ; -0.041     ; 1.705      ;
; -0.748 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[20] ; clock_inicial ; clock_inicial ; 1.000        ; -0.051     ; 1.684      ;
; -0.741 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[22] ; clock_inicial ; clock_inicial ; 1.000        ; -0.051     ; 1.677      ;
; -0.733 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[0]  ; clock_inicial ; clock_inicial ; 1.000        ; -0.041     ; 1.679      ;
; -0.727 ; divisor_frequencia:divisor_frequencia|INT[21] ; divisor_frequencia:divisor_frequencia|INT[0]  ; clock_inicial ; clock_inicial ; 1.000        ; -0.242     ; 1.472      ;
; -0.710 ; divisor_frequencia:divisor_frequencia|INT[15] ; divisor_frequencia:divisor_frequencia|INT[0]  ; clock_inicial ; clock_inicial ; 1.000        ; -0.243     ; 1.454      ;
; -0.708 ; divisor_frequencia:divisor_frequencia|INT[14] ; divisor_frequencia:divisor_frequencia|INT[0]  ; clock_inicial ; clock_inicial ; 1.000        ; -0.243     ; 1.452      ;
; -0.704 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[25] ; clock_inicial ; clock_inicial ; 1.000        ; 0.152      ; 1.843      ;
; -0.696 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[19] ; clock_inicial ; clock_inicial ; 1.000        ; -0.050     ; 1.633      ;
; -0.688 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[25] ; clock_inicial ; clock_inicial ; 1.000        ; 0.152      ; 1.827      ;
; -0.677 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[12] ; clock_inicial ; clock_inicial ; 1.000        ; 0.153      ; 1.817      ;
; -0.677 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[21] ; clock_inicial ; clock_inicial ; 1.000        ; -0.051     ; 1.613      ;
; -0.675 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[12] ; clock_inicial ; clock_inicial ; 1.000        ; 0.153      ; 1.815      ;
; -0.672 ; divisor_frequencia:divisor_frequencia|INT[25] ; divisor_frequencia:divisor_frequencia|INT[0]  ; clock_inicial ; clock_inicial ; 1.000        ; -0.243     ; 1.416      ;
; -0.666 ; divisor_frequencia:divisor_frequencia|INT[20] ; divisor_frequencia:divisor_frequencia|INT[0]  ; clock_inicial ; clock_inicial ; 1.000        ; -0.242     ; 1.411      ;
; -0.664 ; divisor_frequencia:divisor_frequencia|INT[13] ; divisor_frequencia:divisor_frequencia|INT[12] ; clock_inicial ; clock_inicial ; 1.000        ; -0.049     ; 1.602      ;
; -0.652 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[0]  ; clock_inicial ; clock_inicial ; 1.000        ; -0.041     ; 1.598      ;
; -0.651 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[0]  ; clock_inicial ; clock_inicial ; 1.000        ; -0.041     ; 1.597      ;
; -0.638 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[23] ; clock_inicial ; clock_inicial ; 1.000        ; 0.152      ; 1.777      ;
; -0.637 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[25] ; clock_inicial ; clock_inicial ; 1.000        ; 0.152      ; 1.776      ;
; -0.636 ; divisor_frequencia:divisor_frequencia|INT[12] ; divisor_frequencia:divisor_frequencia|INT[12] ; clock_inicial ; clock_inicial ; 1.000        ; -0.049     ; 1.574      ;
; -0.634 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[24] ; clock_inicial ; clock_inicial ; 1.000        ; -0.043     ; 1.578      ;
; -0.629 ; divisor_frequencia:divisor_frequencia|INT[24] ; divisor_frequencia:divisor_frequencia|INT[0]  ; clock_inicial ; clock_inicial ; 1.000        ; -0.039     ; 1.577      ;
; -0.628 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[18] ; clock_inicial ; clock_inicial ; 1.000        ; -0.245     ; 1.370      ;
; -0.625 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[20] ; clock_inicial ; clock_inicial ; 1.000        ; 0.151      ; 1.763      ;
; -0.623 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[15] ; clock_inicial ; clock_inicial ; 1.000        ; -0.050     ; 1.560      ;
; -0.623 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[20] ; clock_inicial ; clock_inicial ; 1.000        ; 0.151      ; 1.761      ;
; -0.622 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[23] ; clock_inicial ; clock_inicial ; 1.000        ; 0.152      ; 1.761      ;
; -0.621 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[25] ; clock_inicial ; clock_inicial ; 1.000        ; 0.152      ; 1.760      ;
; -0.620 ; divisor_frequencia:divisor_frequencia|INT[22] ; divisor_frequencia:divisor_frequencia|INT[0]  ; clock_inicial ; clock_inicial ; 1.000        ; -0.242     ; 1.365      ;
; -0.616 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[17] ; clock_inicial ; clock_inicial ; 1.000        ; -0.050     ; 1.553      ;
; -0.612 ; divisor_frequencia:divisor_frequencia|INT[13] ; divisor_frequencia:divisor_frequencia|INT[20] ; clock_inicial ; clock_inicial ; 1.000        ; -0.051     ; 1.548      ;
; -0.610 ; divisor_frequencia:divisor_frequencia|INT[9]  ; divisor_frequencia:divisor_frequencia|INT[12] ; clock_inicial ; clock_inicial ; 1.000        ; 0.153      ; 1.750      ;
; -0.608 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[13] ; clock_inicial ; clock_inicial ; 1.000        ; -0.050     ; 1.545      ;
; -0.593 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[12] ; clock_inicial ; clock_inicial ; 1.000        ; -0.049     ; 1.531      ;
; -0.592 ; divisor_frequencia:divisor_frequencia|INT[5]  ; divisor_frequencia:divisor_frequencia|INT[12] ; clock_inicial ; clock_inicial ; 1.000        ; 0.153      ; 1.732      ;
; -0.586 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[24] ; clock_inicial ; clock_inicial ; 1.000        ; -0.043     ; 1.530      ;
; -0.584 ; divisor_frequencia:divisor_frequencia|INT[12] ; divisor_frequencia:divisor_frequencia|INT[20] ; clock_inicial ; clock_inicial ; 1.000        ; -0.051     ; 1.520      ;
; -0.579 ; divisor_frequencia:divisor_frequencia|INT[13] ; divisor_frequencia:divisor_frequencia|INT[25] ; clock_inicial ; clock_inicial ; 1.000        ; -0.050     ; 1.516      ;
; -0.579 ; divisor_frequencia:divisor_frequencia|INT[19] ; divisor_frequencia:divisor_frequencia|INT[0]  ; clock_inicial ; clock_inicial ; 1.000        ; -0.243     ; 1.323      ;
; -0.579 ; divisor_frequencia:divisor_frequencia|INT[10] ; divisor_frequencia:divisor_frequencia|INT[12] ; clock_inicial ; clock_inicial ; 1.000        ; 0.153      ; 1.719      ;
; -0.573 ; divisor_frequencia:divisor_frequencia|INT[5]  ; divisor_frequencia:divisor_frequencia|INT[25] ; clock_inicial ; clock_inicial ; 1.000        ; 0.152      ; 1.712      ;
; -0.571 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[23] ; clock_inicial ; clock_inicial ; 1.000        ; 0.152      ; 1.710      ;
; -0.567 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[24] ; clock_inicial ; clock_inicial ; 1.000        ; -0.043     ; 1.511      ;
; -0.566 ; divisor_frequencia:divisor_frequencia|INT[8]  ; divisor_frequencia:divisor_frequencia|INT[12] ; clock_inicial ; clock_inicial ; 1.000        ; 0.153      ; 1.706      ;
; -0.565 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[0]  ; clock_inicial ; clock_inicial ; 1.000        ; -0.041     ; 1.511      ;
; -0.560 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[16] ; clock_inicial ; clock_inicial ; 1.000        ; -0.245     ; 1.302      ;
; -0.559 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[25] ; clock_inicial ; clock_inicial ; 1.000        ; 0.152      ; 1.698      ;
; -0.558 ; divisor_frequencia:divisor_frequencia|INT[7]  ; divisor_frequencia:divisor_frequencia|INT[14] ; clock_inicial ; clock_inicial ; 1.000        ; -0.050     ; 1.495      ;
; -0.558 ; divisor_frequencia:divisor_frequencia|INT[9]  ; divisor_frequencia:divisor_frequencia|INT[20] ; clock_inicial ; clock_inicial ; 1.000        ; 0.151      ; 1.696      ;
; -0.557 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[15] ; clock_inicial ; clock_inicial ; 1.000        ; 0.152      ; 1.696      ;
; -0.555 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[23] ; clock_inicial ; clock_inicial ; 1.000        ; 0.152      ; 1.694      ;
; -0.555 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[15] ; clock_inicial ; clock_inicial ; 1.000        ; 0.152      ; 1.694      ;
; -0.551 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[13] ; clock_inicial ; clock_inicial ; 1.000        ; 0.152      ; 1.690      ;
; -0.550 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[20] ; clock_inicial ; clock_inicial ; 1.000        ; 0.151      ; 1.688      ;
; -0.549 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[13] ; clock_inicial ; clock_inicial ; 1.000        ; 0.152      ; 1.688      ;
; -0.544 ; divisor_frequencia:divisor_frequencia|INT[13] ; divisor_frequencia:divisor_frequencia|INT[15] ; clock_inicial ; clock_inicial ; 1.000        ; -0.050     ; 1.481      ;
; -0.543 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[22] ; clock_inicial ; clock_inicial ; 1.000        ; 0.151      ; 1.681      ;
; -0.540 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[12] ; clock_inicial ; clock_inicial ; 1.000        ; 0.153      ; 1.680      ;
; -0.540 ; divisor_frequencia:divisor_frequencia|INT[5]  ; divisor_frequencia:divisor_frequencia|INT[20] ; clock_inicial ; clock_inicial ; 1.000        ; 0.151      ; 1.678      ;
; -0.538 ; divisor_frequencia:divisor_frequencia|INT[13] ; divisor_frequencia:divisor_frequencia|INT[13] ; clock_inicial ; clock_inicial ; 1.000        ; -0.050     ; 1.475      ;
; -0.534 ; divisor_frequencia:divisor_frequencia|INT[23] ; divisor_frequencia:divisor_frequencia|INT[0]  ; clock_inicial ; clock_inicial ; 1.000        ; -0.243     ; 1.278      ;
; -0.534 ; divisor_frequencia:divisor_frequencia|INT[21] ; divisor_frequencia:divisor_frequencia|INT[12] ; clock_inicial ; clock_inicial ; 1.000        ; -0.048     ; 1.473      ;
; -0.533 ; divisor_frequencia:divisor_frequencia|INT[15] ; divisor_frequencia:divisor_frequencia|INT[25] ; clock_inicial ; clock_inicial ; 1.000        ; -0.050     ; 1.470      ;
; -0.527 ; divisor_frequencia:divisor_frequencia|INT[10] ; divisor_frequencia:divisor_frequencia|INT[20] ; clock_inicial ; clock_inicial ; 1.000        ; 0.151      ; 1.665      ;
; -0.518 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[24] ; clock_inicial ; clock_inicial ; 1.000        ; -0.043     ; 1.462      ;
; -0.517 ; divisor_frequencia:divisor_frequencia|INT[15] ; divisor_frequencia:divisor_frequencia|INT[12] ; clock_inicial ; clock_inicial ; 1.000        ; -0.049     ; 1.455      ;
; -0.516 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[22] ; clock_inicial ; clock_inicial ; 1.000        ; 0.151      ; 1.654      ;
; -0.516 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[21] ; clock_inicial ; clock_inicial ; 1.000        ; 0.151      ; 1.654      ;
; -0.516 ; divisor_frequencia:divisor_frequencia|INT[12] ; divisor_frequencia:divisor_frequencia|INT[15] ; clock_inicial ; clock_inicial ; 1.000        ; -0.050     ; 1.453      ;
; -0.515 ; divisor_frequencia:divisor_frequencia|INT[14] ; divisor_frequencia:divisor_frequencia|INT[12] ; clock_inicial ; clock_inicial ; 1.000        ; -0.049     ; 1.453      ;
; -0.514 ; divisor_frequencia:divisor_frequencia|INT[8]  ; divisor_frequencia:divisor_frequencia|INT[20] ; clock_inicial ; clock_inicial ; 1.000        ; 0.151      ; 1.652      ;
; -0.514 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[22] ; clock_inicial ; clock_inicial ; 1.000        ; 0.151      ; 1.652      ;
; -0.514 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[21] ; clock_inicial ; clock_inicial ; 1.000        ; 0.151      ; 1.652      ;
; -0.513 ; divisor_frequencia:divisor_frequencia|INT[13] ; divisor_frequencia:divisor_frequencia|INT[23] ; clock_inicial ; clock_inicial ; 1.000        ; -0.050     ; 1.450      ;
; -0.510 ; divisor_frequencia:divisor_frequencia|INT[11] ; divisor_frequencia:divisor_frequencia|INT[0]  ; clock_inicial ; clock_inicial ; 1.000        ; -0.041     ; 1.456      ;
; -0.510 ; divisor_frequencia:divisor_frequencia|INT[12] ; divisor_frequencia:divisor_frequencia|INT[13] ; clock_inicial ; clock_inicial ; 1.000        ; -0.050     ; 1.447      ;
; -0.509 ; divisor_frequencia:divisor_frequencia|INT[13] ; divisor_frequencia:divisor_frequencia|INT[24] ; clock_inicial ; clock_inicial ; 1.000        ; -0.245     ; 1.251      ;
; -0.507 ; divisor_frequencia:divisor_frequencia|INT[5]  ; divisor_frequencia:divisor_frequencia|INT[23] ; clock_inicial ; clock_inicial ; 1.000        ; 0.152      ; 1.646      ;
; -0.503 ; divisor_frequencia:divisor_frequencia|INT[5]  ; divisor_frequencia:divisor_frequencia|INT[24] ; clock_inicial ; clock_inicial ; 1.000        ; -0.043     ; 1.447      ;
; -0.503 ; divisor_frequencia:divisor_frequencia|INT[13] ; divisor_frequencia:divisor_frequencia|INT[22] ; clock_inicial ; clock_inicial ; 1.000        ; -0.051     ; 1.439      ;
; -0.503 ; divisor_frequencia:divisor_frequencia|INT[13] ; divisor_frequencia:divisor_frequencia|INT[21] ; clock_inicial ; clock_inicial ; 1.000        ; -0.051     ; 1.439      ;
; -0.502 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[20] ; clock_inicial ; clock_inicial ; 1.000        ; 0.151      ; 1.640      ;
; -0.498 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[19] ; clock_inicial ; clock_inicial ; 1.000        ; 0.152      ; 1.637      ;
; -0.496 ; divisor_frequencia:divisor_frequencia|INT[14] ; divisor_frequencia:divisor_frequencia|INT[25] ; clock_inicial ; clock_inicial ; 1.000        ; -0.050     ; 1.433      ;
; -0.495 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[22] ; clock_inicial ; clock_inicial ; 1.000        ; 0.151      ; 1.633      ;
; -0.493 ; divisor_frequencia:divisor_frequencia|INT[12] ; divisor_frequencia:divisor_frequencia|INT[25] ; clock_inicial ; clock_inicial ; 1.000        ; -0.050     ; 1.430      ;
; -0.493 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[23] ; clock_inicial ; clock_inicial ; 1.000        ; 0.152      ; 1.632      ;
; -0.491 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[25] ; clock_inicial ; clock_inicial ; 1.000        ; 0.152      ; 1.630      ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor_frequencia:divisor_frequencia|clock_dividido'                                                                                                                                                   ;
+-------+-----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.624 ; contador_4_bits:contador_4_bits|S ; contador_4_bits:contador_4_bits|S ; divisor_frequencia:divisor_frequencia|clock_dividido ; divisor_frequencia:divisor_frequencia|clock_dividido ; 1.000        ; -0.024     ; 0.359      ;
+-------+-----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor_frequencia:divisor_frequencia|clock_dividido'                                                                                                                                                    ;
+-------+-----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.206 ; contador_4_bits:contador_4_bits|S ; contador_4_bits:contador_4_bits|S ; divisor_frequencia:divisor_frequencia|clock_dividido ; divisor_frequencia:divisor_frequencia|clock_dividido ; 0.000        ; 0.024      ; 0.314      ;
+-------+-----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_inicial'                                                                                                                                     ;
+-------+-----------------------------------------------+-----------------------------------------------+---------------+---------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+---------------+---------------+--------------+------------+------------+
; 0.292 ; divisor_frequencia:divisor_frequencia|INT[11] ; divisor_frequencia:divisor_frequencia|INT[11] ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.417      ;
; 0.294 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[2]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[1]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.419      ;
; 0.299 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[3]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; divisor_frequencia:divisor_frequencia|INT[10] ; divisor_frequencia:divisor_frequencia|INT[10] ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; divisor_frequencia:divisor_frequencia|INT[8]  ; divisor_frequencia:divisor_frequencia|INT[8]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; divisor_frequencia:divisor_frequencia|INT[5]  ; divisor_frequencia:divisor_frequencia|INT[5]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; divisor_frequencia:divisor_frequencia|INT[24] ; divisor_frequencia:divisor_frequencia|INT[24] ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; divisor_frequencia:divisor_frequencia|INT[18] ; divisor_frequencia:divisor_frequencia|INT[18] ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; divisor_frequencia:divisor_frequencia|INT[16] ; divisor_frequencia:divisor_frequencia|INT[16] ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; divisor_frequencia:divisor_frequencia|INT[9]  ; divisor_frequencia:divisor_frequencia|INT[9]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[4]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[6]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.427      ;
; 0.443 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[2]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.568      ;
; 0.444 ; divisor_frequencia:divisor_frequencia|INT[22] ; divisor_frequencia:divisor_frequencia|INT[22] ; clock_inicial ; clock_inicial ; 0.000        ; 0.050      ; 0.578      ;
; 0.445 ; divisor_frequencia:divisor_frequencia|INT[21] ; divisor_frequencia:divisor_frequencia|INT[21] ; clock_inicial ; clock_inicial ; 0.000        ; 0.050      ; 0.579      ;
; 0.448 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[4]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.573      ;
; 0.449 ; divisor_frequencia:divisor_frequencia|INT[5]  ; divisor_frequencia:divisor_frequencia|INT[6]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.574      ;
; 0.450 ; divisor_frequencia:divisor_frequencia|INT[9]  ; divisor_frequencia:divisor_frequencia|INT[10] ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.575      ;
; 0.452 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[3]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.577      ;
; 0.453 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[1]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.578      ;
; 0.455 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[4]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.580      ;
; 0.456 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[2]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.581      ;
; 0.458 ; divisor_frequencia:divisor_frequencia|INT[10] ; divisor_frequencia:divisor_frequencia|INT[11] ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.583      ;
; 0.458 ; divisor_frequencia:divisor_frequencia|INT[8]  ; divisor_frequencia:divisor_frequencia|INT[9]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.583      ;
; 0.459 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[5]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.584      ;
; 0.461 ; divisor_frequencia:divisor_frequencia|INT[8]  ; divisor_frequencia:divisor_frequencia|INT[10] ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.586      ;
; 0.462 ; divisor_frequencia:divisor_frequencia|INT[16] ; divisor_frequencia:divisor_frequencia|INT[18] ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.587      ;
; 0.462 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[6]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.587      ;
; 0.463 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[8]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.588      ;
; 0.467 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[0]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.592      ;
; 0.471 ; divisor_frequencia:divisor_frequencia|INT[18] ; divisor_frequencia:divisor_frequencia|INT[20] ; clock_inicial ; clock_inicial ; 0.000        ; 0.244      ; 0.799      ;
; 0.472 ; divisor_frequencia:divisor_frequencia|INT[16] ; divisor_frequencia:divisor_frequencia|INT[17] ; clock_inicial ; clock_inicial ; 0.000        ; 0.245      ; 0.801      ;
; 0.474 ; divisor_frequencia:divisor_frequencia|INT[18] ; divisor_frequencia:divisor_frequencia|INT[21] ; clock_inicial ; clock_inicial ; 0.000        ; 0.244      ; 0.802      ;
; 0.477 ; divisor_frequencia:divisor_frequencia|INT[18] ; divisor_frequencia:divisor_frequencia|INT[22] ; clock_inicial ; clock_inicial ; 0.000        ; 0.244      ; 0.805      ;
; 0.481 ; divisor_frequencia:divisor_frequencia|INT[18] ; divisor_frequencia:divisor_frequencia|INT[19] ; clock_inicial ; clock_inicial ; 0.000        ; 0.245      ; 0.810      ;
; 0.481 ; divisor_frequencia:divisor_frequencia|INT[24] ; divisor_frequencia:divisor_frequencia|INT[25] ; clock_inicial ; clock_inicial ; 0.000        ; 0.245      ; 0.810      ;
; 0.494 ; divisor_frequencia:divisor_frequencia|INT[11] ; divisor_frequencia:divisor_frequencia|INT[12] ; clock_inicial ; clock_inicial ; 0.000        ; 0.243      ; 0.821      ;
; 0.506 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[3]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.631      ;
; 0.506 ; divisor_frequencia:divisor_frequencia|INT[20] ; divisor_frequencia:divisor_frequencia|INT[20] ; clock_inicial ; clock_inicial ; 0.000        ; 0.050      ; 0.640      ;
; 0.509 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[4]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.634      ;
; 0.511 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[5]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.636      ;
; 0.513 ; divisor_frequencia:divisor_frequencia|INT[9]  ; divisor_frequencia:divisor_frequencia|INT[11] ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.638      ;
; 0.514 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[6]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.639      ;
; 0.514 ; divisor_frequencia:divisor_frequencia|INT[10] ; divisor_frequencia:divisor_frequencia|INT[12] ; clock_inicial ; clock_inicial ; 0.000        ; 0.243      ; 0.841      ;
; 0.515 ; divisor_frequencia:divisor_frequencia|INT[5]  ; divisor_frequencia:divisor_frequencia|INT[8]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.640      ;
; 0.518 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[5]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.643      ;
; 0.519 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[3]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.644      ;
; 0.521 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[6]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.646      ;
; 0.522 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[4]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.647      ;
; 0.524 ; divisor_frequencia:divisor_frequencia|INT[8]  ; divisor_frequencia:divisor_frequencia|INT[11] ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.649      ;
; 0.526 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[9]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.651      ;
; 0.528 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[8]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.653      ;
; 0.529 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[10] ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.654      ;
; 0.533 ; divisor_frequencia:divisor_frequencia|INT[11] ; divisor_frequencia:divisor_frequencia|INT[14] ; clock_inicial ; clock_inicial ; 0.000        ; 0.243      ; 0.860      ;
; 0.537 ; divisor_frequencia:divisor_frequencia|INT[16] ; divisor_frequencia:divisor_frequencia|INT[20] ; clock_inicial ; clock_inicial ; 0.000        ; 0.244      ; 0.865      ;
; 0.540 ; divisor_frequencia:divisor_frequencia|INT[16] ; divisor_frequencia:divisor_frequencia|INT[21] ; clock_inicial ; clock_inicial ; 0.000        ; 0.244      ; 0.868      ;
; 0.543 ; divisor_frequencia:divisor_frequencia|INT[16] ; divisor_frequencia:divisor_frequencia|INT[22] ; clock_inicial ; clock_inicial ; 0.000        ; 0.244      ; 0.871      ;
; 0.547 ; divisor_frequencia:divisor_frequencia|INT[16] ; divisor_frequencia:divisor_frequencia|INT[19] ; clock_inicial ; clock_inicial ; 0.000        ; 0.245      ; 0.876      ;
; 0.552 ; divisor_frequencia:divisor_frequencia|INT[12] ; divisor_frequencia:divisor_frequencia|INT[12] ; clock_inicial ; clock_inicial ; 0.000        ; 0.049      ; 0.685      ;
; 0.553 ; divisor_frequencia:divisor_frequencia|INT[10] ; divisor_frequencia:divisor_frequencia|INT[14] ; clock_inicial ; clock_inicial ; 0.000        ; 0.243      ; 0.880      ;
; 0.569 ; divisor_frequencia:divisor_frequencia|INT[9]  ; divisor_frequencia:divisor_frequencia|INT[12] ; clock_inicial ; clock_inicial ; 0.000        ; 0.243      ; 0.896      ;
; 0.572 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[5]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.697      ;
; 0.575 ; divisor_frequencia:divisor_frequencia|INT[11] ; divisor_frequencia:divisor_frequencia|INT[16] ; clock_inicial ; clock_inicial ; 0.000        ; 0.039      ; 0.698      ;
; 0.575 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[6]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.700      ;
; 0.577 ; divisor_frequencia:divisor_frequencia|INT[17] ; divisor_frequencia:divisor_frequencia|INT[17] ; clock_inicial ; clock_inicial ; 0.000        ; 0.050      ; 0.711      ;
; 0.578 ; divisor_frequencia:divisor_frequencia|INT[5]  ; divisor_frequencia:divisor_frequencia|INT[9]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.703      ;
; 0.580 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[8]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.705      ;
; 0.580 ; divisor_frequencia:divisor_frequencia|INT[8]  ; divisor_frequencia:divisor_frequencia|INT[12] ; clock_inicial ; clock_inicial ; 0.000        ; 0.243      ; 0.907      ;
; 0.581 ; divisor_frequencia:divisor_frequencia|INT[5]  ; divisor_frequencia:divisor_frequencia|INT[10] ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.706      ;
; 0.585 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[5]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.710      ;
; 0.587 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[8]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.712      ;
; 0.588 ; divisor_frequencia:divisor_frequencia|INT[0]  ; divisor_frequencia:divisor_frequencia|INT[6]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.713      ;
; 0.590 ; divisor_frequencia:divisor_frequencia|INT[23] ; divisor_frequencia:divisor_frequencia|INT[23] ; clock_inicial ; clock_inicial ; 0.000        ; 0.050      ; 0.724      ;
; 0.591 ; divisor_frequencia:divisor_frequencia|INT[25] ; divisor_frequencia:divisor_frequencia|INT[25] ; clock_inicial ; clock_inicial ; 0.000        ; 0.050      ; 0.725      ;
; 0.591 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[9]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.716      ;
; 0.592 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[11] ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.717      ;
; 0.593 ; divisor_frequencia:divisor_frequencia|INT[14] ; divisor_frequencia:divisor_frequencia|INT[14] ; clock_inicial ; clock_inicial ; 0.000        ; 0.050      ; 0.727      ;
; 0.594 ; divisor_frequencia:divisor_frequencia|INT[18] ; divisor_frequencia:divisor_frequencia|INT[24] ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.719      ;
; 0.594 ; divisor_frequencia:divisor_frequencia|INT[21] ; divisor_frequencia:divisor_frequencia|INT[22] ; clock_inicial ; clock_inicial ; 0.000        ; 0.050      ; 0.728      ;
; 0.594 ; divisor_frequencia:divisor_frequencia|INT[4]  ; divisor_frequencia:divisor_frequencia|INT[10] ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.719      ;
; 0.595 ; divisor_frequencia:divisor_frequencia|INT[10] ; divisor_frequencia:divisor_frequencia|INT[16] ; clock_inicial ; clock_inicial ; 0.000        ; 0.039      ; 0.718      ;
; 0.602 ; divisor_frequencia:divisor_frequencia|INT[19] ; divisor_frequencia:divisor_frequencia|INT[19] ; clock_inicial ; clock_inicial ; 0.000        ; 0.050      ; 0.736      ;
; 0.604 ; divisor_frequencia:divisor_frequencia|INT[20] ; divisor_frequencia:divisor_frequencia|INT[21] ; clock_inicial ; clock_inicial ; 0.000        ; 0.050      ; 0.738      ;
; 0.607 ; divisor_frequencia:divisor_frequencia|INT[20] ; divisor_frequencia:divisor_frequencia|INT[22] ; clock_inicial ; clock_inicial ; 0.000        ; 0.050      ; 0.741      ;
; 0.608 ; divisor_frequencia:divisor_frequencia|INT[9]  ; divisor_frequencia:divisor_frequencia|INT[14] ; clock_inicial ; clock_inicial ; 0.000        ; 0.243      ; 0.935      ;
; 0.615 ; divisor_frequencia:divisor_frequencia|INT[18] ; divisor_frequencia:divisor_frequencia|INT[23] ; clock_inicial ; clock_inicial ; 0.000        ; 0.245      ; 0.944      ;
; 0.619 ; divisor_frequencia:divisor_frequencia|INT[8]  ; divisor_frequencia:divisor_frequencia|INT[14] ; clock_inicial ; clock_inicial ; 0.000        ; 0.243      ; 0.946      ;
; 0.632 ; divisor_frequencia:divisor_frequencia|INT[11] ; divisor_frequencia:divisor_frequencia|INT[13] ; clock_inicial ; clock_inicial ; 0.000        ; 0.243      ; 0.959      ;
; 0.641 ; divisor_frequencia:divisor_frequencia|INT[11] ; divisor_frequencia:divisor_frequencia|INT[18] ; clock_inicial ; clock_inicial ; 0.000        ; 0.039      ; 0.764      ;
; 0.641 ; divisor_frequencia:divisor_frequencia|INT[1]  ; divisor_frequencia:divisor_frequencia|INT[8]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.766      ;
; 0.643 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[9]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.768      ;
; 0.644 ; divisor_frequencia:divisor_frequencia|INT[5]  ; divisor_frequencia:divisor_frequencia|INT[11] ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.769      ;
; 0.646 ; divisor_frequencia:divisor_frequencia|INT[11] ; divisor_frequencia:divisor_frequencia|INT[15] ; clock_inicial ; clock_inicial ; 0.000        ; 0.243      ; 0.973      ;
; 0.646 ; divisor_frequencia:divisor_frequencia|INT[3]  ; divisor_frequencia:divisor_frequencia|INT[10] ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.771      ;
; 0.648 ; divisor_frequencia:divisor_frequencia|INT[6]  ; divisor_frequencia:divisor_frequencia|INT[12] ; clock_inicial ; clock_inicial ; 0.000        ; 0.243      ; 0.975      ;
; 0.650 ; divisor_frequencia:divisor_frequencia|INT[9]  ; divisor_frequencia:divisor_frequencia|INT[16] ; clock_inicial ; clock_inicial ; 0.000        ; 0.039      ; 0.773      ;
; 0.650 ; divisor_frequencia:divisor_frequencia|INT[2]  ; divisor_frequencia:divisor_frequencia|INT[9]  ; clock_inicial ; clock_inicial ; 0.000        ; 0.041      ; 0.775      ;
; 0.651 ; divisor_frequencia:divisor_frequencia|INT[11] ; divisor_frequencia:divisor_frequencia|INT[17] ; clock_inicial ; clock_inicial ; 0.000        ; 0.243      ; 0.978      ;
; 0.652 ; divisor_frequencia:divisor_frequencia|INT[10] ; divisor_frequencia:divisor_frequencia|INT[13] ; clock_inicial ; clock_inicial ; 0.000        ; 0.243      ; 0.979      ;
+-------+-----------------------------------------------+-----------------------------------------------+---------------+---------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; -2.828  ; 0.206 ; N/A      ; N/A     ; -3.000              ;
;  clock_inicial                                        ; -2.828  ; 0.292 ; N/A      ; N/A     ; -3.000              ;
;  divisor_frequencia:divisor_frequencia|clock_dividido ; 0.210   ; 0.206 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                       ; -52.501 ; 0.0   ; 0.0      ; 0.0     ; -38.98              ;
;  clock_inicial                                        ; -52.501 ; 0.000 ; N/A      ; N/A     ; -37.695             ;
;  divisor_frequencia:divisor_frequencia|clock_dividido ; 0.000   ; 0.000 ; N/A      ; N/A     ; -1.285              ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; clock_dividido ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; a              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; c              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; d              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clock_inicial           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clock_dividido ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; S[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; S[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; S[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; S[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; a              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; b              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; c              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; d              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; e              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; f              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; g              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clock_dividido ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; S[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; S[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; S[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; S[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; a              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; b              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; c              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; d              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; e              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; f              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; g              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clock_dividido ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; S[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; S[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; S[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; S[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; a              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; b              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; c              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; d              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; e              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; f              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; g              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clock_inicial                                        ; clock_inicial                                        ; 715      ; 0        ; 0        ; 0        ;
; divisor_frequencia:divisor_frequencia|clock_dividido ; divisor_frequencia:divisor_frequencia|clock_dividido ; 0        ; 0        ; 0        ; 1        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clock_inicial                                        ; clock_inicial                                        ; 715      ; 0        ; 0        ; 0        ;
; divisor_frequencia:divisor_frequencia|clock_dividido ; divisor_frequencia:divisor_frequencia|clock_dividido ; 0        ; 0        ; 0        ; 1        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 6     ; 6    ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                             ;
+------------------------------------------------------+------------------------------------------------------+------+-------------+
; Target                                               ; Clock                                                ; Type ; Status      ;
+------------------------------------------------------+------------------------------------------------------+------+-------------+
; clock_inicial                                        ; clock_inicial                                        ; Base ; Constrained ;
; divisor_frequencia:divisor_frequencia|clock_dividido ; divisor_frequencia:divisor_frequencia|clock_dividido ; Base ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; S[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; a              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clock_dividido ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; e              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; S[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; a              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clock_dividido ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; e              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Wed Nov 29 14:56:35 2023
Info: Command: quartus_sta contador_automatico -c contador_automatico
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'contador_automatico.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_inicial clock_inicial
    Info (332105): create_clock -period 1.000 -name divisor_frequencia:divisor_frequencia|clock_dividido divisor_frequencia:divisor_frequencia|clock_dividido
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.828
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.828             -52.501 clock_inicial 
    Info (332119):     0.210               0.000 divisor_frequencia:divisor_frequencia|clock_dividido 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.445               0.000 divisor_frequencia:divisor_frequencia|clock_dividido 
    Info (332119):     0.642               0.000 clock_inicial 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -37.695 clock_inicial 
    Info (332119):    -1.285              -1.285 divisor_frequencia:divisor_frequencia|clock_dividido 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.505
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.505             -44.491 clock_inicial 
    Info (332119):     0.297               0.000 divisor_frequencia:divisor_frequencia|clock_dividido 
Info (332146): Worst-case hold slack is 0.398
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.398               0.000 divisor_frequencia:divisor_frequencia|clock_dividido 
    Info (332119):     0.587               0.000 clock_inicial 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -37.695 clock_inicial 
    Info (332119):    -1.285              -1.285 divisor_frequencia:divisor_frequencia|clock_dividido 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.902
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.902             -12.818 clock_inicial 
    Info (332119):     0.624               0.000 divisor_frequencia:divisor_frequencia|clock_dividido 
Info (332146): Worst-case hold slack is 0.206
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.206               0.000 divisor_frequencia:divisor_frequencia|clock_dividido 
    Info (332119):     0.292               0.000 clock_inicial 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -31.950 clock_inicial 
    Info (332119):    -1.000              -1.000 divisor_frequencia:divisor_frequencia|clock_dividido 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4881 megabytes
    Info: Processing ended: Wed Nov 29 14:56:37 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:00


