{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.78815,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.00890872,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0118506,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0118054,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00871972,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0118054,
	"finish__timing__setup__tns": -24.8041,
	"finish__timing__setup__ws": -0.823865,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": -0.339527,
	"finish__timing__drv__max_slew": 4753,
	"finish__timing__drv__max_cap_limit": -0.322557,
	"finish__timing__drv__max_cap": 4608,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 33,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00646859,
	"finish__power__switching__total": 0.0447624,
	"finish__power__leakage__total": 8.18098e-08,
	"finish__power__total": 0.0512311,
	"finish__design__io": 212,
	"finish__design__die__area": 540000,
	"finish__design__core__area": 534332,
	"finish__design__instance__count": 18688,
	"finish__design__instance__area": 252375,
	"finish__design__instance__count__stdcell": 18688,
	"finish__design__instance__area__stdcell": 252375,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 0.472317,
	"finish__design__instance__utilization__stdcell": 0.472317
}