Analysis & Synthesis report for DE0_NANO
Fri Mar 31 12:56:38 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_next
 12. State Machine - |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state
 13. State Machine - |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_next
 14. State Machine - |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_state
 15. State Machine - |DE0_NANO|Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|state
 16. State Machine - |DE0_NANO|Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|s_serial_transfer
 17. State Machine - |DE0_NANO|Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol
 18. State Machine - |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state
 19. State Machine - |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state
 20. State Machine - |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|DRsize
 21. Registers Protected by Synthesis
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst
 28. Source assignments for Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 29. Source assignments for Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 30. Source assignments for Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated
 31. Source assignments for Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPMinMaxFused:\COMP_GEN:FPMinMax
 32. Source assignments for Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPCompareFused:\COMP_GEN:compare
 33. Source assignments for Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply
 34. Source assignments for Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub
 35. Source assignments for Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float
 36. Source assignments for Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int
 37. Source assignments for Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt
 38. Source assignments for Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_b9u3:auto_generated
 39. Source assignments for Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_99u3:auto_generated
 40. Source assignments for Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_0au3:auto_generated
 41. Source assignments for Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_lip3:auto_generated
 42. Source assignments for Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller
 43. Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_demux:cmd_demux
 44. Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 45. Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux
 46. Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux_001
 47. Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux_002
 48. Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 49. Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux_004
 50. Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux_005
 51. Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux_006
 52. Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux_003:rsp_demux_007
 53. Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux_008
 54. Source assignments for Nios_sopc:u0|altera_reset_controller:rst_controller
 55. Source assignments for Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 56. Source assignments for Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 57. Parameter Settings for User Entity Instance: sdram_pll:sdram_pll_inst|altpll:altpll_component
 58. Parameter Settings for User Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst
 59. Parameter Settings for User Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller
 60. Parameter Settings for User Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
 61. Parameter Settings for User Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component
 62. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0
 63. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller
 64. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller
 65. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator
 66. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo
 67. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo
 68. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi
 69. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram
 70. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0
 71. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi
 72. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi
 73. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath
 74. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c
 75. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component
 76. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component
 77. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component
 78. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c
 79. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a
 80. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c
 81. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b
 82. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a
 83. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c
 84. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b
 85. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a
 86. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c
 87. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b
 88. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a
 89. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b
 90. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b
 91. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a
 92. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e
 93. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d
 94. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c
 95. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c
 96. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b
 97. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a
 98. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b
 99. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a
100. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a
101. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c
102. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b
103. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b
104. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b
105. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a
106. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a
107. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
108. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
109. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
110. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
111. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
112. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
113. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c
114. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d
115. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c
116. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a
117. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e
118. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d
119. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c
120. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b
121. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a
122. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c
123. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b
124. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a
125. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d
126. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c
127. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f
128. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e
129. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b
130. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c
131. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a
132. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay
133. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist0
134. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem
135. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2
136. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay
137. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4
138. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem
139. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist3
140. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay
141. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist5
142. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem
143. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem
144. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist1
145. Parameter Settings for User Entity Instance: Nios_sopc:u0|altera_customins_master_translator:cpu_custom_instruction_master_translator
146. Parameter Settings for User Entity Instance: Nios_sopc:u0|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0
147. Parameter Settings for User Entity Instance: Nios_sopc:u0|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0
148. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
149. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
150. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator
151. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
152. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator
153. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator
154. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator
155. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator
156. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_system_s1_translator
157. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator
158. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_nios_pi_s1_translator
159. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
160. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
161. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent
162. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor
163. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo
164. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
165. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
166. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
167. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent
168. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
169. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo
170. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent
171. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
172. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo
173. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_s0_agent
174. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_s0_agent|altera_merlin_burst_uncompressor:uncompressor
175. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo
176. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent
177. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent|altera_merlin_burst_uncompressor:uncompressor
178. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo
179. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_system_s1_agent
180. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_system_s1_agent|altera_merlin_burst_uncompressor:uncompressor
181. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo
182. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent
183. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor
184. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo
185. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo
186. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_nios_pi_s1_agent
187. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_nios_pi_s1_agent|altera_merlin_burst_uncompressor:uncompressor
188. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo
189. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router:router|Nios_sopc_mm_interconnect_0_router_default_decode:the_default_decode
190. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_001:router_001|Nios_sopc_mm_interconnect_0_router_001_default_decode:the_default_decode
191. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_002:router_002|Nios_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode
192. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_003:router_003|Nios_sopc_mm_interconnect_0_router_003_default_decode:the_default_decode
193. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_003:router_004|Nios_sopc_mm_interconnect_0_router_003_default_decode:the_default_decode
194. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_005:router_005|Nios_sopc_mm_interconnect_0_router_005_default_decode:the_default_decode
195. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_003:router_006|Nios_sopc_mm_interconnect_0_router_003_default_decode:the_default_decode
196. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_003:router_007|Nios_sopc_mm_interconnect_0_router_003_default_decode:the_default_decode
197. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_003:router_008|Nios_sopc_mm_interconnect_0_router_003_default_decode:the_default_decode
198. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_009:router_009|Nios_sopc_mm_interconnect_0_router_009_default_decode:the_default_decode
199. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_003:router_010|Nios_sopc_mm_interconnect_0_router_003_default_decode:the_default_decode
200. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter
201. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter
202. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter
203. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
204. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter
205. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
206. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb
207. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
208. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb
209. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
210. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
211. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
212. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
213. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
214. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter
215. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
216. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter
217. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
218. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter
219. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter
220. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
221. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
222. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002
223. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003
224. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004
225. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005
226. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006
227. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007
228. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_008
229. Parameter Settings for User Entity Instance: Nios_sopc:u0|altera_reset_controller:rst_controller
230. Parameter Settings for User Entity Instance: Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
231. Parameter Settings for User Entity Instance: Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
232. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult35
233. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult36
234. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult39
235. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult38
236. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult2
237. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult3
238. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult4
239. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult5
240. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult6
241. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult7
242. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult8
243. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult9
244. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult10
245. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult11
246. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult12
247. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult13
248. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult14
249. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult15
250. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult16
251. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult17
252. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult18
253. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult19
254. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult43
255. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult44
256. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult47
257. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult46
258. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult30
259. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult31
260. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult28
261. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult26
262. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult25
263. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult0
264. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult1
265. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|lpm_mult:Mult1
266. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div3
267. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div0
268. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div2
269. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div1
270. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div4
271. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult2
272. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0
273. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult1
274. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult3
275. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|lpm_mult:Mult0
276. altpll Parameter Settings by Entity Instance
277. scfifo Parameter Settings by Entity Instance
278. altsyncram Parameter Settings by Entity Instance
279. lpm_mult Parameter Settings by Entity Instance
280. Port Connectivity Checks: "Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
281. Port Connectivity Checks: "Nios_sopc:u0|altera_reset_controller:rst_controller"
282. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter"
283. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter"
284. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
285. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"
286. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
287. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"
288. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
289. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
290. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
291. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_009:router_009|Nios_sopc_mm_interconnect_0_router_009_default_decode:the_default_decode"
292. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_005:router_005|Nios_sopc_mm_interconnect_0_router_005_default_decode:the_default_decode"
293. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_003:router_003|Nios_sopc_mm_interconnect_0_router_003_default_decode:the_default_decode"
294. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_002:router_002|Nios_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode"
295. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_001:router_001|Nios_sopc_mm_interconnect_0_router_001_default_decode:the_default_decode"
296. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router:router|Nios_sopc_mm_interconnect_0_router_default_decode:the_default_decode"
297. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo"
298. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_nios_pi_s1_agent"
299. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo"
300. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo"
301. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent"
302. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo"
303. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_system_s1_agent"
304. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo"
305. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent"
306. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo"
307. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_s0_agent"
308. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo"
309. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent"
310. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo"
311. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent"
312. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
313. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
314. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo"
315. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent"
316. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
317. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
318. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_nios_pi_s1_translator"
319. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator"
320. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_system_s1_translator"
321. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator"
322. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator"
323. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator"
324. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
325. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
326. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator"
327. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
328. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
329. Port Connectivity Checks: "Nios_sopc:u0|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"
330. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect"
331. Port Connectivity Checks: "Nios_sopc:u0|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0"
332. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module"
333. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay"
334. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay"
335. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a"
336. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c"
337. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b"
338. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e"
339. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f"
340. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c"
341. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d"
342. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a"
343. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b"
344. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c"
345. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a"
346. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b"
347. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c"
348. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d"
349. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e"
350. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a"
351. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c"
352. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d"
353. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c"
354. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b"
355. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b"
356. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b"
357. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b"
358. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b"
359. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b"
360. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a"
361. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a"
362. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b"
363. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b"
364. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b"
365. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c"
366. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a"
367. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a"
368. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b"
369. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a"
370. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b"
371. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c"
372. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c"
373. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d"
374. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e"
375. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a"
376. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b"
377. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b"
378. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a"
379. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b"
380. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c"
381. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a"
382. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b"
383. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c"
384. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a"
385. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b"
386. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c"
387. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a"
388. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c"
389. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c"
390. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi"
391. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart"
392. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu"
393. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_cpu:cpu"
394. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator"
395. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller"
396. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer"
397. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller"
398. Port Connectivity Checks: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller"
399. Port Connectivity Checks: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst"
400. Port Connectivity Checks: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst"
401. Port Connectivity Checks: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst"
402. Port Connectivity Checks: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller"
403. Port Connectivity Checks: "Nios_sopc:u0"
404. Port Connectivity Checks: "reset_delay:reset_delay_inst"
405. Post-Synthesis Netlist Statistics for Top Partition
406. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
407. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
408. Elapsed Time Per Partition
409. Analysis & Synthesis Messages
410. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Mar 31 12:56:37 2017       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; DE0_NANO                                    ;
; Top-level Entity Name              ; DE0_NANO                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 10,943                                      ;
;     Total combinational functions  ; 8,991                                       ;
;     Dedicated logic registers      ; 4,808                                       ;
; Total registers                    ; 4808                                        ;
; Total pins                         ; 148                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 85,088                                      ;
; Embedded Multiplier 9-bit elements ; 82                                          ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; DE0_NANO           ; DE0_NANO           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                    ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                            ; Library     ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; MySPI.sv                                                                                            ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/MySPI.sv                                                                                            ;             ;
; sdram_pll.v                                                                                         ; yes             ; User Wizard-Generated File                   ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/sdram_pll.v                                                                                         ;             ;
; Nios_sopc/synthesis/Nios_sopc.v                                                                     ; yes             ; User Verilog HDL File                        ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/Nios_sopc.v                                                                     ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/altera_reset_controller.v                                            ; yes             ; User Verilog HDL File                        ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_reset_controller.v                                            ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/altera_reset_synchronizer.v                                          ; yes             ; User Verilog HDL File                        ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_reset_synchronizer.v                                          ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_irq_mapper.sv                                              ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v                                        ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter_007.v                  ; yes             ; User Verilog HDL File                        ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter_007.v                  ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter_001.v                  ; yes             ; User Verilog HDL File                        ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter_001.v                  ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter.v                      ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/altera_merlin_width_adapter.sv                                       ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_width_adapter.sv                                       ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                  ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                  ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_rsp_mux_001.sv                           ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/altera_merlin_arbitrator.sv                                          ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_arbitrator.sv                                          ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_rsp_mux.sv                               ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_rsp_demux_003.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_rsp_demux_003.sv                         ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_rsp_demux.sv                             ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_cmd_mux_003.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_cmd_mux_003.sv                           ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_cmd_mux.sv                               ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_cmd_demux_001.sv                         ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_cmd_demux.sv                             ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv                                       ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv                                       ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv                                     ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv                                     ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/altera_avalon_sc_fifo.v                                              ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_avalon_sc_fifo.v                                              ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_009.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_009.sv                            ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_005.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_005.sv                            ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_003.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_003.sv                            ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_002.sv                            ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_001.sv                            ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router.sv                                ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/altera_merlin_slave_agent.sv                                         ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_slave_agent.sv                                         ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/altera_merlin_master_agent.sv                                        ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_master_agent.sv                                        ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/altera_merlin_slave_translator.sv                                    ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_slave_translator.sv                                    ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/altera_merlin_master_translator.sv                                   ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_master_translator.sv                                   ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_cpu_custom_instruction_master_multi_xconnect.sv            ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_custom_instruction_master_multi_xconnect.sv            ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/altera_customins_slave_translator.sv                                 ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_customins_slave_translator.sv                                 ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_cpu_custom_instruction_master_comb_xconnect.sv             ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_custom_instruction_master_comb_xconnect.sv             ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/altera_customins_master_translator.v                                 ; yes             ; User Verilog HDL File                        ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_customins_master_translator.v                                 ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_timer_system.v                                             ; yes             ; User Verilog HDL File                        ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_timer_system.v                                             ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_sysid_qsys.v                                               ; yes             ; User Verilog HDL File                        ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_sysid_qsys.v                                               ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_sdram_controller.v                                         ; yes             ; User Verilog HDL File                        ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_sdram_controller.v                                         ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_nios_custom_instr_floating_point_2_0.v                     ; yes             ; User Verilog HDL File                        ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_nios_custom_instr_floating_point_2_0.v                     ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/fpoint2_multi.vhd                                                    ; yes             ; User VHDL File                               ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/fpoint2_multi.vhd                                                    ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/fpoint2_multi_datapath.vhd                                           ; yes             ; User VHDL File                               ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/fpoint2_multi_datapath.vhd                                           ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd                              ; yes             ; User VHDL File                               ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd                              ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/fpoint2_multi_dspba_library.vhd                                      ; yes             ; User VHDL File                               ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/fpoint2_multi_dspba_library.vhd                                      ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/FPAddSub/FPAddSub.vhd                                                ; yes             ; User VHDL File                               ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPAddSub/FPAddSub.vhd                                                ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/FPDiv/FPDiv.vhd                                                      ; yes             ; User VHDL File                               ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPDiv/FPDiv.vhd                                                      ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/FPMult/FPMult.vhd                                                    ; yes             ; User VHDL File                               ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPMult/FPMult.vhd                                                    ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/IntToFloat/IntToFloat.vhd                                            ; yes             ; User VHDL File                               ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/IntToFloat/IntToFloat.vhd                                            ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/FloatToInt/FloatToInt.vhd                                            ; yes             ; User VHDL File                               ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FloatToInt/FloatToInt.vhd                                            ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd                                          ; yes             ; User VHDL File                               ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd                                          ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt.vhd                                                    ; yes             ; User VHDL File                               ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt.vhd                                                    ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex           ; yes             ; User Hexadecimal (Intel-Format) File         ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex           ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex           ; yes             ; User Hexadecimal (Intel-Format) File         ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex           ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex           ; yes             ; User Hexadecimal (Intel-Format) File         ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex           ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/fpoint2_combi.vhd                                                    ; yes             ; User VHDL File                               ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/fpoint2_combi.vhd                                                    ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd                                      ; yes             ; User VHDL File                               ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd                                      ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/FPCompareFused/FPCompareFused.vhd                                    ; yes             ; User VHDL File                               ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPCompareFused/FPCompareFused.vhd                                    ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/FPNeg_Abs/FPNeg.vhd                                                  ; yes             ; User VHDL File                               ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPNeg_Abs/FPNeg.vhd                                                  ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/FPNeg_Abs/FPAbs.vhd                                                  ; yes             ; User VHDL File                               ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPNeg_Abs/FPAbs.vhd                                                  ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/new_component.v                                                      ; yes             ; User Verilog HDL File                        ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/new_component.v                                                      ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mem_Nios_PI.hex                                            ; yes             ; User Hexadecimal (Intel-Format) File         ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mem_Nios_PI.hex                                            ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mem_Nios_PI.v                                              ; yes             ; User Verilog HDL File                        ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mem_Nios_PI.v                                              ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_jtag_uart.v                                                ; yes             ; User Verilog HDL File                        ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_jtag_uart.v                                                ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_cpu.v                                                      ; yes             ; User Verilog HDL File                        ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu.v                                                      ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_test_bench.v                                       ; yes             ; User Verilog HDL File                        ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_test_bench.v                                       ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_debug_slave_wrapper.v                              ; yes             ; User Verilog HDL File                        ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_debug_slave_wrapper.v                              ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_debug_slave_sysclk.v                               ; yes             ; User Verilog HDL File                        ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_debug_slave_sysclk.v                               ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_mult_cell.v                                        ; yes             ; User Verilog HDL File                        ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_mult_cell.v                                        ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_debug_slave_tck.v                                  ; yes             ; User Verilog HDL File                        ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_debug_slave_tck.v                                  ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v                                                  ; yes             ; Encrypted User Verilog HDL File              ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v                                                  ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v                  ; yes             ; User Verilog HDL File                        ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v                  ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v                   ; yes             ; User Verilog HDL File                        ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v                   ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v                              ; yes             ; User Verilog HDL File                        ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v                              ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v                         ; yes             ; User Verilog HDL File                        ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v                         ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_accelerometer_spi_0.v                                      ; yes             ; User Verilog HDL File                        ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_accelerometer_spi_0.v                                      ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/MTL_ip.v                                                             ; yes             ; User Verilog HDL File                        ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/MTL_ip.v                                                             ; Nios_sopc   ;
; mtl_touch_controller.sv                                                                             ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_touch_controller.sv                                                                             ;             ;
; mtl_display_controller.sv                                                                           ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv                                                                           ;             ;
; mtl_controller.sv                                                                                   ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_controller.sv                                                                                   ;             ;
; i2c_touch_config.v                                                                                  ; yes             ; User Verilog HDL File                        ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v                                                                                  ;             ;
; DE0_NANO.sv                                                                                         ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv                                                                                         ;             ;
; MTL_PLL.v                                                                                           ; yes             ; User Wizard-Generated File                   ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/MTL_PLL.v                                                                                           ;             ;
; altpll.tdf                                                                                          ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altpll.tdf                                                                                              ;             ;
; aglobal161.inc                                                                                      ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                                                                          ;             ;
; stratix_pll.inc                                                                                     ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                         ;             ;
; stratixii_pll.inc                                                                                   ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                       ;             ;
; cycloneii_pll.inc                                                                                   ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                       ;             ;
; db/sdram_pll_altpll.v                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/sdram_pll_altpll.v                                                                               ;             ;
; db/MTL_PLL_altpll.v                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/MTL_PLL_altpll.v                                                                                 ;             ;
; altsyncram.tdf                                                                                      ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                          ;             ;
; stratix_ram_block.inc                                                                               ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                   ;             ;
; lpm_mux.inc                                                                                         ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                             ;             ;
; lpm_decode.inc                                                                                      ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                          ;             ;
; a_rdenreg.inc                                                                                       ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                           ;             ;
; altrom.inc                                                                                          ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                                                                              ;             ;
; altram.inc                                                                                          ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altram.inc                                                                                              ;             ;
; altdpram.inc                                                                                        ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                                                                            ;             ;
; db/altsyncram_cjd1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/altsyncram_cjd1.tdf                                                                              ;             ;
; db/altsyncram_7ad1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/altsyncram_7ad1.tdf                                                                              ;             ;
; db/altsyncram_97d1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/altsyncram_97d1.tdf                                                                              ;             ;
; db/altsyncram_fic1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/altsyncram_fic1.tdf                                                                              ;             ;
; altera_mult_add.tdf                                                                                 ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                                     ;             ;
; db/altera_mult_add_vkp2.v                                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/altera_mult_add_vkp2.v                                                                           ;             ;
; altera_mult_add_rtl.v                                                                               ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                                   ;             ;
; db/altsyncram_1jc1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/altsyncram_1jc1.tdf                                                                              ;             ;
; db/altsyncram_kdf1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/altsyncram_kdf1.tdf                                                                              ;             ;
; db/altsyncram_r3d1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/altsyncram_r3d1.tdf                                                                              ;             ;
; altera_std_synchronizer.v                                                                           ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                               ;             ;
; db/altsyncram_ac71.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/altsyncram_ac71.tdf                                                                              ;             ;
; sld_virtual_jtag_basic.v                                                                            ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                       ; yes             ; Encrypted Megafunction                       ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                   ; yes             ; Encrypted Megafunction                       ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                       ;             ;
; scfifo.tdf                                                                                          ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                              ;             ;
; a_regfifo.inc                                                                                       ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                           ;             ;
; a_dpfifo.inc                                                                                        ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                            ;             ;
; a_i2fifo.inc                                                                                        ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                            ;             ;
; a_fffifo.inc                                                                                        ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                            ;             ;
; a_f2fifo.inc                                                                                        ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                            ;             ;
; db/scfifo_jr21.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/scfifo_jr21.tdf                                                                                  ;             ;
; db/a_dpfifo_l011.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/a_dpfifo_l011.tdf                                                                                ;             ;
; db/a_fefifo_7cf.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/a_fefifo_7cf.tdf                                                                                 ;             ;
; db/cntr_do7.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/cntr_do7.tdf                                                                                     ;             ;
; db/altsyncram_nio1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/altsyncram_nio1.tdf                                                                              ;             ;
; db/cntr_1ob.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/cntr_1ob.tdf                                                                                     ;             ;
; alt_jtag_atlantic.v                                                                                 ; yes             ; Encrypted Megafunction                       ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                     ;             ;
; altera_sld_agent_endpoint.vhd                                                                       ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                                           ;             ;
; altera_fabric_endpoint.vhd                                                                          ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                              ;             ;
; db/altsyncram_b132.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/altsyncram_b132.tdf                                                                              ;             ;
; lpm_mult.tdf                                                                                        ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                            ;             ;
; lpm_add_sub.inc                                                                                     ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                         ;             ;
; multcore.inc                                                                                        ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.inc                                                                                            ;             ;
; bypassff.inc                                                                                        ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/bypassff.inc                                                                                            ;             ;
; altshift.inc                                                                                        ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altshift.inc                                                                                            ;             ;
; db/mult_9iu.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/mult_9iu.tdf                                                                                     ;             ;
; db/mult_aiu.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/mult_aiu.tdf                                                                                     ;             ;
; db/mult_flu.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/mult_flu.tdf                                                                                     ;             ;
; db/altsyncram_b9u3.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/altsyncram_b9u3.tdf                                                                              ;             ;
; db/altsyncram_99u3.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/altsyncram_99u3.tdf                                                                              ;             ;
; db/altsyncram_0au3.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/altsyncram_0au3.tdf                                                                              ;             ;
; db/altsyncram_lip3.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/altsyncram_lip3.tdf                                                                              ;             ;
; pzdyqx.vhd                                                                                          ; yes             ; Encrypted Megafunction                       ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                              ;             ;
; sld_hub.vhd                                                                                         ; yes             ; Encrypted Megafunction                       ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                             ; altera_sld  ;
; db/ip/sld7325694e/alt_sld_fab.v                                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/ip/sld7325694e/alt_sld_fab.v                                                                     ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v                                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v                                              ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                       ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                    ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                  ; yes             ; Encrypted Auto-Found VHDL File               ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                  ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                    ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                        ;             ;
; sld_rom_sr.vhd                                                                                      ; yes             ; Encrypted Megafunction                       ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                          ;             ;
; db/mult_p5t.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/mult_p5t.tdf                                                                                     ;             ;
; db/mult_t5t.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/mult_t5t.tdf                                                                                     ;             ;
; db/mult_jp01.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/mult_jp01.tdf                                                                                    ;             ;
; db/mult_16t.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/mult_16t.tdf                                                                                     ;             ;
; db/mult_j011.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/mult_j011.tdf                                                                                    ;             ;
; lpm_divide.tdf                                                                                      ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                          ;             ;
; abs_divider.inc                                                                                     ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/abs_divider.inc                                                                                         ;             ;
; sign_div_unsign.inc                                                                                 ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                     ;             ;
; db/lpm_divide_3jm.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/lpm_divide_3jm.tdf                                                                               ;             ;
; db/sign_div_unsign_rlh.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/sign_div_unsign_rlh.tdf                                                                          ;             ;
; db/alt_u_div_a7f.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/alt_u_div_a7f.tdf                                                                                ;             ;
; db/add_sub_7pc.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/add_sub_7pc.tdf                                                                                  ;             ;
; db/add_sub_8pc.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/add_sub_8pc.tdf                                                                                  ;             ;
; multcore.tdf                                                                                        ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf                                                                                            ;             ;
; csa_add.inc                                                                                         ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/csa_add.inc                                                                                             ;             ;
; mpar_add.inc                                                                                        ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.inc                                                                                            ;             ;
; muleabz.inc                                                                                         ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/muleabz.inc                                                                                             ;             ;
; mul_lfrg.inc                                                                                        ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mul_lfrg.inc                                                                                            ;             ;
; mul_boothc.inc                                                                                      ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mul_boothc.inc                                                                                          ;             ;
; alt_ded_mult.inc                                                                                    ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                                        ;             ;
; alt_ded_mult_y.inc                                                                                  ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                                                      ;             ;
; dffpipe.inc                                                                                         ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                             ;             ;
; mpar_add.tdf                                                                                        ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf                                                                                            ;             ;
; lpm_add_sub.tdf                                                                                     ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                                         ;             ;
; addcore.inc                                                                                         ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/addcore.inc                                                                                             ;             ;
; look_add.inc                                                                                        ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/look_add.inc                                                                                            ;             ;
; alt_stratix_add_sub.inc                                                                             ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                                 ;             ;
; db/add_sub_bfh.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/add_sub_bfh.tdf                                                                                  ;             ;
; db/add_sub_mgh.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/add_sub_mgh.tdf                                                                                  ;             ;
; altshift.tdf                                                                                        ; yes             ; Megafunction                                 ; /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altshift.tdf                                                                                            ;             ;
; db/mult_v5t.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/mult_v5t.tdf                                                                                     ;             ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 10,943         ;
;                                             ;                ;
; Total combinational functions               ; 8991           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 3963           ;
;     -- 3 input functions                    ; 3144           ;
;     -- <=2 input functions                  ; 1884           ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 6683           ;
;     -- arithmetic mode                      ; 2308           ;
;                                             ;                ;
; Total registers                             ; 4808           ;
;     -- Dedicated logic registers            ; 4808           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 148            ;
; Total memory bits                           ; 85088          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 82             ;
;                                             ;                ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 4844           ;
; Total fan-out                               ; 52956          ;
; Average fan-out                             ; 3.63           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                                                             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                               ; Entity Name                                            ; Library Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+
; |DE0_NANO                                                                                                                                                                                              ; 8991 (1)            ; 4808 (0)                  ; 85088       ; 82           ; 2       ; 40        ; 148  ; 0            ; |DE0_NANO                                                                                                                                                                                                                                                                                                                                                                         ; DE0_NANO                                               ; work         ;
;    |Nios_sopc:u0|                                                                                                                                                                                      ; 8673 (0)            ; 4618 (0)                  ; 85088       ; 82           ; 2       ; 40        ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0                                                                                                                                                                                                                                                                                                                                                            ; Nios_sopc                                              ; Nios_sopc    ;
;       |MTL_ip:mtl_ip|                                                                                                                                                                                  ; 2450 (81)           ; 730 (209)                 ; 0           ; 66           ; 0       ; 33        ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip                                                                                                                                                                                                                                                                                                                                              ; MTL_ip                                                 ; Nios_sopc    ;
;          |mtl_controller:controller|                                                                                                                                                                   ; 2369 (0)            ; 521 (0)                   ; 0           ; 66           ; 0       ; 33        ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller                                                                                                                                                                                                                                                                                                                    ; mtl_controller                                         ; work         ;
;             |MTL_PLL:MTL_PLL_inst|                                                                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst                                                                                                                                                                                                                                                                                               ; MTL_PLL                                                ; work         ;
;                |altpll:altpll_component|                                                                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component                                                                                                                                                                                                                                                                       ; altpll                                                 ; work         ;
;                   |MTL_PLL_altpll:auto_generated|                                                                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated                                                                                                                                                                                                                                         ; MTL_PLL_altpll                                         ; work         ;
;             |mtl_display_controller:mtl_display_controller_inst|                                                                                                                                       ; 1360 (1360)         ; 71 (71)                   ; 0           ; 66           ; 0       ; 33        ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst                                                                                                                                                                                                                                                                 ; mtl_display_controller                                 ; work         ;
;                |lpm_mult:Mult0|                                                                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult0                                                                                                                                                                                                                                                  ; lpm_mult                                               ; work         ;
;                   |mult_t5t:auto_generated|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult0|mult_t5t:auto_generated                                                                                                                                                                                                                          ; mult_t5t                                               ; work         ;
;                |lpm_mult:Mult10|                                                                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult10                                                                                                                                                                                                                                                 ; lpm_mult                                               ; work         ;
;                   |mult_t5t:auto_generated|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult10|mult_t5t:auto_generated                                                                                                                                                                                                                         ; mult_t5t                                               ; work         ;
;                |lpm_mult:Mult11|                                                                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult11                                                                                                                                                                                                                                                 ; lpm_mult                                               ; work         ;
;                   |mult_p5t:auto_generated|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult11|mult_p5t:auto_generated                                                                                                                                                                                                                         ; mult_p5t                                               ; work         ;
;                |lpm_mult:Mult12|                                                                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult12                                                                                                                                                                                                                                                 ; lpm_mult                                               ; work         ;
;                   |mult_t5t:auto_generated|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult12|mult_t5t:auto_generated                                                                                                                                                                                                                         ; mult_t5t                                               ; work         ;
;                |lpm_mult:Mult13|                                                                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult13                                                                                                                                                                                                                                                 ; lpm_mult                                               ; work         ;
;                   |mult_p5t:auto_generated|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult13|mult_p5t:auto_generated                                                                                                                                                                                                                         ; mult_p5t                                               ; work         ;
;                |lpm_mult:Mult14|                                                                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult14                                                                                                                                                                                                                                                 ; lpm_mult                                               ; work         ;
;                   |mult_t5t:auto_generated|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult14|mult_t5t:auto_generated                                                                                                                                                                                                                         ; mult_t5t                                               ; work         ;
;                |lpm_mult:Mult15|                                                                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult15                                                                                                                                                                                                                                                 ; lpm_mult                                               ; work         ;
;                   |mult_p5t:auto_generated|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult15|mult_p5t:auto_generated                                                                                                                                                                                                                         ; mult_p5t                                               ; work         ;
;                |lpm_mult:Mult16|                                                                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult16                                                                                                                                                                                                                                                 ; lpm_mult                                               ; work         ;
;                   |mult_t5t:auto_generated|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult16|mult_t5t:auto_generated                                                                                                                                                                                                                         ; mult_t5t                                               ; work         ;
;                |lpm_mult:Mult17|                                                                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult17                                                                                                                                                                                                                                                 ; lpm_mult                                               ; work         ;
;                   |mult_p5t:auto_generated|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult17|mult_p5t:auto_generated                                                                                                                                                                                                                         ; mult_p5t                                               ; work         ;
;                |lpm_mult:Mult18|                                                                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult18                                                                                                                                                                                                                                                 ; lpm_mult                                               ; work         ;
;                   |mult_t5t:auto_generated|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult18|mult_t5t:auto_generated                                                                                                                                                                                                                         ; mult_t5t                                               ; work         ;
;                |lpm_mult:Mult19|                                                                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult19                                                                                                                                                                                                                                                 ; lpm_mult                                               ; work         ;
;                   |mult_p5t:auto_generated|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult19|mult_p5t:auto_generated                                                                                                                                                                                                                         ; mult_p5t                                               ; work         ;
;                |lpm_mult:Mult1|                                                                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult1                                                                                                                                                                                                                                                  ; lpm_mult                                               ; work         ;
;                   |mult_p5t:auto_generated|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult1|mult_p5t:auto_generated                                                                                                                                                                                                                          ; mult_p5t                                               ; work         ;
;                |lpm_mult:Mult25|                                                                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult25                                                                                                                                                                                                                                                 ; lpm_mult                                               ; work         ;
;                   |mult_p5t:auto_generated|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult25|mult_p5t:auto_generated                                                                                                                                                                                                                         ; mult_p5t                                               ; work         ;
;                |lpm_mult:Mult26|                                                                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult26                                                                                                                                                                                                                                                 ; lpm_mult                                               ; work         ;
;                   |mult_t5t:auto_generated|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult26|mult_t5t:auto_generated                                                                                                                                                                                                                         ; mult_t5t                                               ; work         ;
;                |lpm_mult:Mult28|                                                                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult28                                                                                                                                                                                                                                                 ; lpm_mult                                               ; work         ;
;                   |mult_t5t:auto_generated|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult28|mult_t5t:auto_generated                                                                                                                                                                                                                         ; mult_t5t                                               ; work         ;
;                |lpm_mult:Mult2|                                                                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult2                                                                                                                                                                                                                                                  ; lpm_mult                                               ; work         ;
;                   |mult_t5t:auto_generated|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult2|mult_t5t:auto_generated                                                                                                                                                                                                                          ; mult_t5t                                               ; work         ;
;                |lpm_mult:Mult30|                                                                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult30                                                                                                                                                                                                                                                 ; lpm_mult                                               ; work         ;
;                   |mult_t5t:auto_generated|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult30|mult_t5t:auto_generated                                                                                                                                                                                                                         ; mult_t5t                                               ; work         ;
;                |lpm_mult:Mult31|                                                                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult31                                                                                                                                                                                                                                                 ; lpm_mult                                               ; work         ;
;                   |mult_p5t:auto_generated|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult31|mult_p5t:auto_generated                                                                                                                                                                                                                         ; mult_p5t                                               ; work         ;
;                |lpm_mult:Mult35|                                                                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult35                                                                                                                                                                                                                                                 ; lpm_mult                                               ; work         ;
;                   |mult_p5t:auto_generated|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult35|mult_p5t:auto_generated                                                                                                                                                                                                                         ; mult_p5t                                               ; work         ;
;                |lpm_mult:Mult36|                                                                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult36                                                                                                                                                                                                                                                 ; lpm_mult                                               ; work         ;
;                   |mult_t5t:auto_generated|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult36|mult_t5t:auto_generated                                                                                                                                                                                                                         ; mult_t5t                                               ; work         ;
;                |lpm_mult:Mult38|                                                                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult38                                                                                                                                                                                                                                                 ; lpm_mult                                               ; work         ;
;                   |mult_t5t:auto_generated|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult38|mult_t5t:auto_generated                                                                                                                                                                                                                         ; mult_t5t                                               ; work         ;
;                |lpm_mult:Mult39|                                                                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult39                                                                                                                                                                                                                                                 ; lpm_mult                                               ; work         ;
;                   |mult_p5t:auto_generated|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult39|mult_p5t:auto_generated                                                                                                                                                                                                                         ; mult_p5t                                               ; work         ;
;                |lpm_mult:Mult3|                                                                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult3                                                                                                                                                                                                                                                  ; lpm_mult                                               ; work         ;
;                   |mult_p5t:auto_generated|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult3|mult_p5t:auto_generated                                                                                                                                                                                                                          ; mult_p5t                                               ; work         ;
;                |lpm_mult:Mult43|                                                                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult43                                                                                                                                                                                                                                                 ; lpm_mult                                               ; work         ;
;                   |mult_p5t:auto_generated|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult43|mult_p5t:auto_generated                                                                                                                                                                                                                         ; mult_p5t                                               ; work         ;
;                |lpm_mult:Mult44|                                                                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult44                                                                                                                                                                                                                                                 ; lpm_mult                                               ; work         ;
;                   |mult_t5t:auto_generated|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult44|mult_t5t:auto_generated                                                                                                                                                                                                                         ; mult_t5t                                               ; work         ;
;                |lpm_mult:Mult46|                                                                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult46                                                                                                                                                                                                                                                 ; lpm_mult                                               ; work         ;
;                   |mult_t5t:auto_generated|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult46|mult_t5t:auto_generated                                                                                                                                                                                                                         ; mult_t5t                                               ; work         ;
;                |lpm_mult:Mult47|                                                                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult47                                                                                                                                                                                                                                                 ; lpm_mult                                               ; work         ;
;                   |mult_p5t:auto_generated|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult47|mult_p5t:auto_generated                                                                                                                                                                                                                         ; mult_p5t                                               ; work         ;
;                |lpm_mult:Mult4|                                                                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult4                                                                                                                                                                                                                                                  ; lpm_mult                                               ; work         ;
;                   |mult_t5t:auto_generated|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult4|mult_t5t:auto_generated                                                                                                                                                                                                                          ; mult_t5t                                               ; work         ;
;                |lpm_mult:Mult5|                                                                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult5                                                                                                                                                                                                                                                  ; lpm_mult                                               ; work         ;
;                   |mult_p5t:auto_generated|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult5|mult_p5t:auto_generated                                                                                                                                                                                                                          ; mult_p5t                                               ; work         ;
;                |lpm_mult:Mult6|                                                                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult6                                                                                                                                                                                                                                                  ; lpm_mult                                               ; work         ;
;                   |mult_t5t:auto_generated|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult6|mult_t5t:auto_generated                                                                                                                                                                                                                          ; mult_t5t                                               ; work         ;
;                |lpm_mult:Mult7|                                                                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult7                                                                                                                                                                                                                                                  ; lpm_mult                                               ; work         ;
;                   |mult_p5t:auto_generated|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult7|mult_p5t:auto_generated                                                                                                                                                                                                                          ; mult_p5t                                               ; work         ;
;                |lpm_mult:Mult8|                                                                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult8                                                                                                                                                                                                                                                  ; lpm_mult                                               ; work         ;
;                   |mult_t5t:auto_generated|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult8|mult_t5t:auto_generated                                                                                                                                                                                                                          ; mult_t5t                                               ; work         ;
;                |lpm_mult:Mult9|                                                                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult9                                                                                                                                                                                                                                                  ; lpm_mult                                               ; work         ;
;                   |mult_p5t:auto_generated|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult9|mult_p5t:auto_generated                                                                                                                                                                                                                          ; mult_p5t                                               ; work         ;
;             |mtl_touch_controller:mtl_touch_controller_inst|                                                                                                                                           ; 1009 (0)            ; 450 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst                                                                                                                                                                                                                                                                     ; mtl_touch_controller                                   ; work         ;
;                |i2c_touch_config:i2c_touch_config_inst|                                                                                                                                                ; 1009 (185)          ; 450 (378)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst                                                                                                                                                                                                                              ; i2c_touch_config                                       ; work         ;
;                   |i2c_master_byte_ctrl:byte_controller|                                                                                                                                               ; 143 (46)            ; 72 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                         ; i2c_master_byte_ctrl                                   ; work         ;
;                      |i2c_master_bit_ctrl:bit_controller|                                                                                                                                              ; 97 (97)             ; 47 (47)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                      ; i2c_master_bit_ctrl                                    ; work         ;
;                   |lpm_divide:Div0|                                                                                                                                                                    ; 117 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div0                                                                                                                                                                                                              ; lpm_divide                                             ; work         ;
;                      |lpm_divide_3jm:auto_generated|                                                                                                                                                   ; 117 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div0|lpm_divide_3jm:auto_generated                                                                                                                                                                                ; lpm_divide_3jm                                         ; work         ;
;                         |sign_div_unsign_rlh:divider|                                                                                                                                                  ; 117 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                    ; sign_div_unsign_rlh                                    ; work         ;
;                            |alt_u_div_a7f:divider|                                                                                                                                                     ; 117 (117)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                                                                                                                              ; alt_u_div_a7f                                          ; work         ;
;                   |lpm_divide:Div1|                                                                                                                                                                    ; 117 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div1                                                                                                                                                                                                              ; lpm_divide                                             ; work         ;
;                      |lpm_divide_3jm:auto_generated|                                                                                                                                                   ; 117 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div1|lpm_divide_3jm:auto_generated                                                                                                                                                                                ; lpm_divide_3jm                                         ; work         ;
;                         |sign_div_unsign_rlh:divider|                                                                                                                                                  ; 117 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                    ; sign_div_unsign_rlh                                    ; work         ;
;                            |alt_u_div_a7f:divider|                                                                                                                                                     ; 117 (117)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                                                                                                                              ; alt_u_div_a7f                                          ; work         ;
;                   |lpm_divide:Div2|                                                                                                                                                                    ; 117 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div2                                                                                                                                                                                                              ; lpm_divide                                             ; work         ;
;                      |lpm_divide_3jm:auto_generated|                                                                                                                                                   ; 117 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div2|lpm_divide_3jm:auto_generated                                                                                                                                                                                ; lpm_divide_3jm                                         ; work         ;
;                         |sign_div_unsign_rlh:divider|                                                                                                                                                  ; 117 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                    ; sign_div_unsign_rlh                                    ; work         ;
;                            |alt_u_div_a7f:divider|                                                                                                                                                     ; 117 (117)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                                                                                                                              ; alt_u_div_a7f                                          ; work         ;
;                   |lpm_divide:Div3|                                                                                                                                                                    ; 117 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div3                                                                                                                                                                                                              ; lpm_divide                                             ; work         ;
;                      |lpm_divide_3jm:auto_generated|                                                                                                                                                   ; 117 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div3|lpm_divide_3jm:auto_generated                                                                                                                                                                                ; lpm_divide_3jm                                         ; work         ;
;                         |sign_div_unsign_rlh:divider|                                                                                                                                                  ; 117 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div3|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                    ; sign_div_unsign_rlh                                    ; work         ;
;                            |alt_u_div_a7f:divider|                                                                                                                                                     ; 117 (117)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div3|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                                                                                                                              ; alt_u_div_a7f                                          ; work         ;
;                   |lpm_divide:Div4|                                                                                                                                                                    ; 117 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div4                                                                                                                                                                                                              ; lpm_divide                                             ; work         ;
;                      |lpm_divide_3jm:auto_generated|                                                                                                                                                   ; 117 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div4|lpm_divide_3jm:auto_generated                                                                                                                                                                                ; lpm_divide_3jm                                         ; work         ;
;                         |sign_div_unsign_rlh:divider|                                                                                                                                                  ; 117 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div4|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                    ; sign_div_unsign_rlh                                    ; work         ;
;                            |alt_u_div_a7f:divider|                                                                                                                                                     ; 117 (117)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div4|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                                                                                                                              ; alt_u_div_a7f                                          ; work         ;
;                   |lpm_mult:Mult0|                                                                                                                                                                     ; 24 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0                                                                                                                                                                                                               ; lpm_mult                                               ; work         ;
;                      |multcore:mult_core|                                                                                                                                                              ; 24 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                            ; multcore                                               ; work         ;
;                         |mpar_add:padder|                                                                                                                                                              ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                            ; mpar_add                                               ; work         ;
;                            |lpm_add_sub:adder[0]|                                                                                                                                                      ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                       ; lpm_add_sub                                            ; work         ;
;                               |add_sub_bfh:auto_generated|                                                                                                                                             ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                                                                                                                            ; add_sub_bfh                                            ; work         ;
;                   |lpm_mult:Mult1|                                                                                                                                                                     ; 24 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult1                                                                                                                                                                                                               ; lpm_mult                                               ; work         ;
;                      |multcore:mult_core|                                                                                                                                                              ; 24 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                            ; multcore                                               ; work         ;
;                         |mpar_add:padder|                                                                                                                                                              ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                            ; mpar_add                                               ; work         ;
;                            |lpm_add_sub:adder[0]|                                                                                                                                                      ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                       ; lpm_add_sub                                            ; work         ;
;                               |add_sub_bfh:auto_generated|                                                                                                                                             ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                                                                                                                            ; add_sub_bfh                                            ; work         ;
;                   |lpm_mult:Mult2|                                                                                                                                                                     ; 24 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult2                                                                                                                                                                                                               ; lpm_mult                                               ; work         ;
;                      |multcore:mult_core|                                                                                                                                                              ; 24 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult2|multcore:mult_core                                                                                                                                                                                            ; multcore                                               ; work         ;
;                         |mpar_add:padder|                                                                                                                                                              ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                                                                                                                            ; mpar_add                                               ; work         ;
;                            |lpm_add_sub:adder[0]|                                                                                                                                                      ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                       ; lpm_add_sub                                            ; work         ;
;                               |add_sub_bfh:auto_generated|                                                                                                                                             ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                                                                                                                            ; add_sub_bfh                                            ; work         ;
;                   |lpm_mult:Mult3|                                                                                                                                                                     ; 24 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult3                                                                                                                                                                                                               ; lpm_mult                                               ; work         ;
;                      |multcore:mult_core|                                                                                                                                                              ; 24 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult3|multcore:mult_core                                                                                                                                                                                            ; multcore                                               ; work         ;
;                         |mpar_add:padder|                                                                                                                                                              ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                                                                                                                            ; mpar_add                                               ; work         ;
;                            |lpm_add_sub:adder[0]|                                                                                                                                                      ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                       ; lpm_add_sub                                            ; work         ;
;                               |add_sub_bfh:auto_generated|                                                                                                                                             ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                                                                                                                            ; add_sub_bfh                                            ; work         ;
;       |Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|                                                                                                                                              ; 134 (43)            ; 109 (37)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0                                                                                                                                                                                                                                                                                                          ; Nios_sopc_accelerometer_spi_0                          ; Nios_sopc    ;
;          |altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer|                                                                                                                               ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer                                                                                                                                                                                                                                            ; altera_up_accelerometer_spi_auto_init                  ; Nios_sopc    ;
;          |altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller|                                                                                                                             ; 8 (8)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller                                                                                                                                                                                                                                          ; altera_up_accelerometer_spi_auto_init_ctrl             ; Nios_sopc    ;
;          |altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|                                                                                                                     ; 70 (63)             ; 53 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller                                                                                                                                                                                                                                  ; altera_up_accelerometer_spi_serial_bus_controller      ; Nios_sopc    ;
;             |altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator|                                                                                                           ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator                                                                                                                                                   ; altera_up_accelerometer_spi_slow_clock_generator       ; Nios_sopc    ;
;       |Nios_sopc_cpu:cpu|                                                                                                                                                                              ; 2284 (33)           ; 1832 (40)                 ; 64064       ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu                                                                                                                                                                                                                                                                                                                                          ; Nios_sopc_cpu                                          ; Nios_sopc    ;
;          |Nios_sopc_cpu_cpu:cpu|                                                                                                                                                                       ; 2251 (1949)         ; 1792 (1456)               ; 64064       ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                                    ; Nios_sopc_cpu_cpu                                      ; Nios_sopc    ;
;             |Nios_sopc_cpu_cpu_bht_module:Nios_sopc_cpu_cpu_bht|                                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_bht_module:Nios_sopc_cpu_cpu_bht                                                                                                                                                                                                                                                                 ; Nios_sopc_cpu_cpu_bht_module                           ; Nios_sopc    ;
;                |altsyncram:the_altsyncram|                                                                                                                                                             ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_bht_module:Nios_sopc_cpu_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                       ; altsyncram                                             ; work         ;
;                   |altsyncram_97d1:auto_generated|                                                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_bht_module:Nios_sopc_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated                                                                                                                                                                                                        ; altsyncram_97d1                                        ; work         ;
;             |Nios_sopc_cpu_cpu_dc_data_module:Nios_sopc_cpu_cpu_dc_data|                                                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_data_module:Nios_sopc_cpu_cpu_dc_data                                                                                                                                                                                                                                                         ; Nios_sopc_cpu_cpu_dc_data_module                       ; Nios_sopc    ;
;                |altsyncram:the_altsyncram|                                                                                                                                                             ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_data_module:Nios_sopc_cpu_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; altsyncram                                             ; work         ;
;                   |altsyncram_kdf1:auto_generated|                                                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_data_module:Nios_sopc_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated                                                                                                                                                                                                ; altsyncram_kdf1                                        ; work         ;
;             |Nios_sopc_cpu_cpu_dc_tag_module:Nios_sopc_cpu_cpu_dc_tag|                                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1088        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_tag_module:Nios_sopc_cpu_cpu_dc_tag                                                                                                                                                                                                                                                           ; Nios_sopc_cpu_cpu_dc_tag_module                        ; Nios_sopc    ;
;                |altsyncram:the_altsyncram|                                                                                                                                                             ; 0 (0)               ; 0 (0)                     ; 1088        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_tag_module:Nios_sopc_cpu_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                 ; altsyncram                                             ; work         ;
;                   |altsyncram_1jc1:auto_generated|                                                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 1088        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_tag_module:Nios_sopc_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated                                                                                                                                                                                                  ; altsyncram_1jc1                                        ; work         ;
;             |Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|                                                                                                                           ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim                                                                                                                                                                                                                                                     ; Nios_sopc_cpu_cpu_dc_victim_module                     ; Nios_sopc    ;
;                |altsyncram:the_altsyncram|                                                                                                                                                             ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                             ; work         ;
;                   |altsyncram_r3d1:auto_generated|                                                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                                            ; altsyncram_r3d1                                        ; work         ;
;             |Nios_sopc_cpu_cpu_ic_data_module:Nios_sopc_cpu_cpu_ic_data|                                                                                                                               ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_ic_data_module:Nios_sopc_cpu_cpu_ic_data                                                                                                                                                                                                                                                         ; Nios_sopc_cpu_cpu_ic_data_module                       ; Nios_sopc    ;
;                |altsyncram:the_altsyncram|                                                                                                                                                             ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_ic_data_module:Nios_sopc_cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; altsyncram                                             ; work         ;
;                   |altsyncram_cjd1:auto_generated|                                                                                                                                                     ; 2 (2)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_ic_data_module:Nios_sopc_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                                                ; altsyncram_cjd1                                        ; work         ;
;             |Nios_sopc_cpu_cpu_ic_tag_module:Nios_sopc_cpu_cpu_ic_tag|                                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_ic_tag_module:Nios_sopc_cpu_cpu_ic_tag                                                                                                                                                                                                                                                           ; Nios_sopc_cpu_cpu_ic_tag_module                        ; Nios_sopc    ;
;                |altsyncram:the_altsyncram|                                                                                                                                                             ; 0 (0)               ; 0 (0)                     ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_ic_tag_module:Nios_sopc_cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                 ; altsyncram                                             ; work         ;
;                   |altsyncram_7ad1:auto_generated|                                                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_ic_tag_module:Nios_sopc_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated                                                                                                                                                                                                  ; altsyncram_7ad1                                        ; work         ;
;             |Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|                                                                                                                              ; 0 (0)               ; 64 (0)                    ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell                                                                                                                                                                                                                                                        ; Nios_sopc_cpu_cpu_mult_cell                            ; Nios_sopc    ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                                                                                    ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                     ; altera_mult_add                                        ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                                                                                ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated                                                                                                                                                                                 ; altera_mult_add_vkp2                                   ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                                                                        ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                        ; altera_mult_add_rtl                                    ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                                                                                     ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                               ; ama_multiplier_function                                ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                                                                                         ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                             ; ama_register_function                                  ; work         ;
;                            |lpm_mult:Mult0|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                ; lpm_mult                                               ; work         ;
;                               |mult_jp01:auto_generated|                                                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                                       ; mult_jp01                                              ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                                                                                    ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                     ; altera_mult_add                                        ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                                                                                ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated                                                                                                                                                                                 ; altera_mult_add_vkp2                                   ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                                                                        ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                        ; altera_mult_add_rtl                                    ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                               ; ama_multiplier_function                                ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                                                                                         ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                             ; ama_register_function                                  ; work         ;
;                            |lpm_mult:Mult0|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                ; lpm_mult                                               ; work         ;
;                               |mult_j011:auto_generated|                                                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                                       ; mult_j011                                              ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                                                                                    ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                     ; altera_mult_add                                        ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                                                                                ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated                                                                                                                                                                                 ; altera_mult_add_vkp2                                   ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                                                                        ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                        ; altera_mult_add_rtl                                    ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                               ; ama_multiplier_function                                ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                                                                                         ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                             ; ama_register_function                                  ; work         ;
;                            |lpm_mult:Mult0|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                ; lpm_mult                                               ; work         ;
;                               |mult_j011:auto_generated|                                                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                                       ; mult_j011                                              ; work         ;
;             |Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|                                                                                                                              ; 300 (42)            ; 271 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci                                                                                                                                                                                                                                                        ; Nios_sopc_cpu_cpu_nios2_oci                            ; Nios_sopc    ;
;                |Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|                                                                                                       ; 92 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper                                                                                                                                                                        ; Nios_sopc_cpu_cpu_debug_slave_wrapper                  ; Nios_sopc    ;
;                   |Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|                                                                                                      ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk                                                                                          ; Nios_sopc_cpu_cpu_debug_slave_sysclk                   ; Nios_sopc    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                                            ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                     ; altera_std_synchronizer                                ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                                                                            ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                     ; altera_std_synchronizer                                ; work         ;
;                   |Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|                                                                                                            ; 82 (82)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck                                                                                                ; Nios_sopc_cpu_cpu_debug_slave_tck                      ; Nios_sopc    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                                            ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                           ; altera_std_synchronizer                                ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                                            ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                           ; altera_std_synchronizer                                ; work         ;
;                   |sld_virtual_jtag_basic:Nios_sopc_cpu_cpu_debug_slave_phy|                                                                                                                           ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_sopc_cpu_cpu_debug_slave_phy                                                                                                               ; sld_virtual_jtag_basic                                 ; work         ;
;                |Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|                                                                                                             ; 10 (10)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg                                                                                                                                                                              ; Nios_sopc_cpu_cpu_nios2_avalon_reg                     ; Nios_sopc    ;
;                |Nios_sopc_cpu_cpu_nios2_oci_break:the_Nios_sopc_cpu_cpu_nios2_oci_break|                                                                                                               ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_break:the_Nios_sopc_cpu_cpu_nios2_oci_break                                                                                                                                                                                ; Nios_sopc_cpu_cpu_nios2_oci_break                      ; Nios_sopc    ;
;                |Nios_sopc_cpu_cpu_nios2_oci_debug:the_Nios_sopc_cpu_cpu_nios2_oci_debug|                                                                                                               ; 8 (8)               ; 8 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_debug:the_Nios_sopc_cpu_cpu_nios2_oci_debug                                                                                                                                                                                ; Nios_sopc_cpu_cpu_nios2_oci_debug                      ; Nios_sopc    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_debug:the_Nios_sopc_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                            ; altera_std_synchronizer                                ; work         ;
;                |Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|                                                                                                                     ; 115 (115)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem                                                                                                                                                                                      ; Nios_sopc_cpu_cpu_nios2_ocimem                         ; Nios_sopc    ;
;                   |Nios_sopc_cpu_cpu_ociram_sp_ram_module:Nios_sopc_cpu_cpu_ociram_sp_ram|                                                                                                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|Nios_sopc_cpu_cpu_ociram_sp_ram_module:Nios_sopc_cpu_cpu_ociram_sp_ram                                                                                                               ; Nios_sopc_cpu_cpu_ociram_sp_ram_module                 ; Nios_sopc    ;
;                      |altsyncram:the_altsyncram|                                                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|Nios_sopc_cpu_cpu_ociram_sp_ram_module:Nios_sopc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                     ; altsyncram                                             ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|Nios_sopc_cpu_cpu_ociram_sp_ram_module:Nios_sopc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                                                      ; altsyncram_ac71                                        ; work         ;
;             |Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a                                                                                                                                                                                                                                         ; Nios_sopc_cpu_cpu_register_bank_a_module               ; Nios_sopc    ;
;                |altsyncram:the_altsyncram|                                                                                                                                                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                             ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                                ; altsyncram_fic1                                        ; work         ;
;             |Nios_sopc_cpu_cpu_register_bank_b_module:Nios_sopc_cpu_cpu_register_bank_b|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_b_module:Nios_sopc_cpu_cpu_register_bank_b                                                                                                                                                                                                                                         ; Nios_sopc_cpu_cpu_register_bank_b_module               ; Nios_sopc    ;
;                |altsyncram:the_altsyncram|                                                                                                                                                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_b_module:Nios_sopc_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                             ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_b_module:Nios_sopc_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                                ; altsyncram_fic1                                        ; work         ;
;       |Nios_sopc_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect|                                                                                            ; 57 (57)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect                                                                                                                                                                                                                                                        ; Nios_sopc_cpu_custom_instruction_master_multi_xconnect ; Nios_sopc    ;
;       |Nios_sopc_jtag_uart:jtag_uart|                                                                                                                                                                  ; 138 (35)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                              ; Nios_sopc_jtag_uart                                    ; Nios_sopc    ;
;          |Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|                                                                                                                               ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                ; Nios_sopc_jtag_uart_scfifo_r                           ; Nios_sopc    ;
;             |scfifo:rfifo|                                                                                                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                   ; scfifo                                                 ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                                                                                            ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                        ; scfifo_jr21                                            ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                                                                               ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                   ; a_dpfifo_l011                                          ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                                                         ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                           ; a_fefifo_7cf                                           ; work         ;
;                         |cntr_do7:count_usedw|                                                                                                                                                         ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                      ; cntr_do7                                               ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                           ; altsyncram_nio1                                        ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                                                                                           ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                             ; cntr_1ob                                               ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                                                                                 ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                   ; cntr_1ob                                               ; work         ;
;          |Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|                                                                                                                               ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                ; Nios_sopc_jtag_uart_scfifo_w                           ; Nios_sopc    ;
;             |scfifo:wfifo|                                                                                                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                   ; scfifo                                                 ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                                                                                            ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                        ; scfifo_jr21                                            ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                                                                               ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                   ; a_dpfifo_l011                                          ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                                                         ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                           ; a_fefifo_7cf                                           ; work         ;
;                         |cntr_do7:count_usedw|                                                                                                                                                         ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                      ; cntr_do7                                               ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                           ; altsyncram_nio1                                        ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                                                                                           ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                             ; cntr_1ob                                               ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                                                                                 ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                   ; cntr_1ob                                               ; work         ;
;          |alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|                                                                                                                                     ; 52 (52)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                      ; alt_jtag_atlantic                                      ; work         ;
;       |Nios_sopc_mem_Nios_PI:mem_nios_pi|                                                                                                                                                              ; 1 (1)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi                                                                                                                                                                                                                                                                                                                          ; Nios_sopc_mem_Nios_PI                                  ; Nios_sopc    ;
;          |altsyncram:the_altsyncram|                                                                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                ; altsyncram                                             ; work         ;
;             |altsyncram_b132:auto_generated|                                                                                                                                                           ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated                                                                                                                                                                                                                                                                 ; altsyncram_b132                                        ; work         ;
;       |Nios_sopc_mm_interconnect_0:mm_interconnect_0|                                                                                                                                                  ; 880 (0)             ; 559 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                              ; Nios_sopc_mm_interconnect_0                            ; Nios_sopc    ;
;          |Nios_sopc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                                                                             ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                              ; Nios_sopc_mm_interconnect_0_cmd_demux                  ; Nios_sopc    ;
;          |Nios_sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                                                                                     ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                      ; Nios_sopc_mm_interconnect_0_cmd_demux_001              ; Nios_sopc    ;
;          |Nios_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                                                                                         ; 54 (50)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                                          ; Nios_sopc_mm_interconnect_0_cmd_mux_003                ; Nios_sopc    ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                                             ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                             ; altera_merlin_arbitrator                               ; Nios_sopc    ;
;          |Nios_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_007|                                                                                                                                         ; 50 (46)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_007                                                                                                                                                                                                                                                          ; Nios_sopc_mm_interconnect_0_cmd_mux_003                ; Nios_sopc    ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                                             ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                             ; altera_merlin_arbitrator                               ; Nios_sopc    ;
;          |Nios_sopc_mm_interconnect_0_router:router|                                                                                                                                                   ; 44 (44)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                    ; Nios_sopc_mm_interconnect_0_router                     ; Nios_sopc    ;
;          |Nios_sopc_mm_interconnect_0_router_001:router_001|                                                                                                                                           ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                            ; Nios_sopc_mm_interconnect_0_router_001                 ; Nios_sopc    ;
;          |Nios_sopc_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                                      ; Nios_sopc_mm_interconnect_0_rsp_demux_003              ; Nios_sopc    ;
;          |Nios_sopc_mm_interconnect_0_rsp_demux_003:rsp_demux_007|                                                                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux_003:rsp_demux_007                                                                                                                                                                                                                                                      ; Nios_sopc_mm_interconnect_0_rsp_demux_003              ; Nios_sopc    ;
;          |Nios_sopc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                                                                                 ; 203 (203)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                  ; Nios_sopc_mm_interconnect_0_rsp_mux                    ; Nios_sopc    ;
;          |Nios_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                                                                         ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                          ; Nios_sopc_mm_interconnect_0_rsp_mux_001                ; Nios_sopc    ;
;          |altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|                                                                                                ; 16 (16)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                  ; Nios_sopc    ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                                                                                    ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                  ; Nios_sopc    ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                                                                                            ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                  ; Nios_sopc    ;
;          |altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|                                                                                                                                         ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                  ; Nios_sopc    ;
;          |altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|                                                                                                                                              ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                  ; Nios_sopc    ;
;          |altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|                                                                                                                                  ; 105 (105)           ; 170 (170)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                  ; Nios_sopc    ;
;          |altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|                                                                                                                                    ; 67 (67)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                  ; Nios_sopc    ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                                                                                               ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                  ; Nios_sopc    ;
;          |altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|                                                                                                                                        ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                  ; Nios_sopc    ;
;          |altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|                                                                                                                                     ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                  ; Nios_sopc    ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                                                                                            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                                             ; altera_merlin_master_agent                             ; Nios_sopc    ;
;          |altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent|                                                                                                     ; 12 (4)              ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent                                                                                                                                                                                                                      ; altera_merlin_slave_agent                              ; Nios_sopc    ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                                                                            ; 8 (8)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                        ; altera_merlin_burst_uncompressor                       ; Nios_sopc    ;
;          |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                              ; Nios_sopc    ;
;          |altera_merlin_slave_agent:sdram_controller_s1_agent|                                                                                                                                         ; 16 (8)              ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                              ; Nios_sopc    ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                                                                            ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                            ; altera_merlin_burst_uncompressor                       ; Nios_sopc    ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                              ; Nios_sopc    ;
;          |altera_merlin_slave_agent:timer_system_s1_agent|                                                                                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_system_s1_agent                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                              ; Nios_sopc    ;
;          |altera_merlin_slave_agent:timer_timestamp_s1_agent|                                                                                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                              ; Nios_sopc    ;
;          |altera_merlin_slave_translator:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator|                                                                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator                                                                                                                                                                                                            ; altera_merlin_slave_translator                         ; Nios_sopc    ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                                                                               ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                         ; Nios_sopc    ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                                                                                       ; 10 (10)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                         ; Nios_sopc    ;
;          |altera_merlin_slave_translator:mem_nios_pi_s1_translator|                                                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_nios_pi_s1_translator                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                         ; Nios_sopc    ;
;          |altera_merlin_slave_translator:mtl_ip_s0_translator|                                                                                                                                         ; 1 (1)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                         ; Nios_sopc    ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                         ; Nios_sopc    ;
;          |altera_merlin_slave_translator:timer_system_s1_translator|                                                                                                                                   ; 8 (8)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_system_s1_translator                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                         ; Nios_sopc    ;
;          |altera_merlin_slave_translator:timer_timestamp_s1_translator|                                                                                                                                ; 7 (7)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                         ; Nios_sopc    ;
;          |altera_merlin_traffic_limiter:cpu_data_master_limiter|                                                                                                                                       ; 19 (19)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                                                                        ; altera_merlin_traffic_limiter                          ; Nios_sopc    ;
;          |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                                                                                                                ; 14 (14)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                                                                 ; altera_merlin_traffic_limiter                          ; Nios_sopc    ;
;          |altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|                                                                                       ; 37 (37)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter                                                                                                                                                                                                        ; altera_merlin_width_adapter                            ; Nios_sopc    ;
;          |altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|                                                                                       ; 29 (29)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter                                                                                                                                                                                                        ; altera_merlin_width_adapter                            ; Nios_sopc    ;
;          |altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|                                                                                                                           ; 45 (45)             ; 45 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                            ; Nios_sopc    ;
;          |altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|                                                                                                                           ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                            ; Nios_sopc    ;
;       |Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|                                                                                                            ; 2134 (0)            ; 722 (0)                   ; 15904       ; 10           ; 2       ; 4         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0                                                                                                                                                                                                                                                                        ; Nios_sopc_nios_custom_instr_floating_point_2_0         ; Nios_sopc    ;
;          |fpoint2_combi:fpci_combi|                                                                                                                                                                    ; 186 (59)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi                                                                                                                                                                                                                                               ; fpoint2_combi                                          ; nios_sopc    ;
;             |FPCompareFused:\COMP_GEN:compare|                                                                                                                                                         ; 126 (126)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPCompareFused:\COMP_GEN:compare                                                                                                                                                                                                              ; FPCompareFused                                         ; nios_sopc    ;
;             |FPMinMaxFused:\COMP_GEN:FPMinMax|                                                                                                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPMinMaxFused:\COMP_GEN:FPMinMax                                                                                                                                                                                                              ; FPMinMaxFused                                          ; nios_sopc    ;
;          |fpoint2_multi:fpci_multi|                                                                                                                                                                    ; 1948 (10)           ; 722 (5)                   ; 15904       ; 10           ; 2       ; 4         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi                                                                                                                                                                                                                                               ; fpoint2_multi                                          ; nios_sopc    ;
;             |fpoint2_multi_datapath:datapath|                                                                                                                                                          ; 1938 (151)          ; 717 (0)                   ; 15904       ; 10           ; 2       ; 4         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath                                                                                                                                                                                                               ; fpoint2_multi_datapath                                 ; nios_sopc    ;
;                |FPAddSub:\ARITH_GEN:addsub|                                                                                                                                                            ; 637 (614)           ; 235 (89)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub                                                                                                                                                                                    ; FPAddSub                                               ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a|                                                                ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a                                                                ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a|                                                                     ; 9 (9)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a                                                                     ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a                                                                      ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c|                                                                        ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c                                                                        ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b|                                                                       ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b                                                                       ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c|                                                                       ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c                                                                       ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d|                                                                       ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d                                                                       ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e|                                                                       ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e                                                                       ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a|                                                                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a                                                                          ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b|                                                                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b                                                                          ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b|                                                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b                                                         ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d|                                                                 ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d                                                                 ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a                                                                 ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b                                                                 ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a|                                                                              ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a                                                                              ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|        ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c        ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|                                                               ; 13 (13)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d                                                               ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a|                                                                              ; 0 (0)               ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a                                                                              ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c|                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c                                                                 ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a                       ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b| ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b| ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c|                                                                           ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c                                                                           ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a                                                                ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c|                                                                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c                                                                         ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b|                                                               ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b                                                               ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e|                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e                         ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d|                   ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d                   ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                |FPDiv:\ARITH_GEN:div|                                                                                                                                                                  ; 400 (400)           ; 123 (123)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div                                                                                                                                                                                          ; FPDiv                                                  ; nios_sopc    ;
;                |FPMult:\ARITH_GEN:multiply|                                                                                                                                                            ; 161 (152)           ; 64 (34)                   ; 0           ; 4            ; 2       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply                                                                                                                                                                                    ; FPMult                                                 ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c|                                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c                                                                                                ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a|                                                                                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a                                                                                          ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b|                                                                                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b                                                                                          ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b|                                                                                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b                                                                                         ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a|                                                                                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a                                                                                         ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c|                                                                                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c                                                                                          ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c|                                                                                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c                                                                                         ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a|                                                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a                                                                                                   ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b|                                                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b                                                                                                   ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a|                                                                                             ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a                                                                                             ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c|                                                                        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c                                                                        ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c|                                                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c                                                                                                 ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|                                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component                                                                                                                                  ; lpm_mult                                               ; work         ;
;                      |mult_aiu:auto_generated|                                                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated                                                                                                          ; mult_aiu                                               ; work         ;
;                   |lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|                                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component                                                                                                                                 ; lpm_mult                                               ; work         ;
;                      |mult_9iu:auto_generated|                                                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated                                                                                                         ; mult_9iu                                               ; work         ;
;                   |lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|                                                                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component                                                                                                                              ; lpm_mult                                               ; work         ;
;                      |mult_flu:auto_generated|                                                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_flu:auto_generated                                                                                                      ; mult_flu                                               ; work         ;
;                |FPSqrt:\FPSQRT_GEN:sqrt|                                                                                                                                                               ; 162 (155)           ; 226 (114)                 ; 15904       ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt                                                                                                                                                                                       ; FPSqrt                                                 ; nios_sopc    ;
;                   |altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|                                                                                                                           ; 0 (0)               ; 0 (0)                     ; 7424        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem                                                                                                                              ; altsyncram                                             ; work         ;
;                      |altsyncram_0au3:auto_generated|                                                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 7424        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_0au3:auto_generated                                                                                               ; altsyncram_0au3                                        ; work         ;
;                   |altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|                                                                                                                           ; 0 (0)               ; 0 (0)                     ; 5376        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem                                                                                                                              ; altsyncram                                             ; work         ;
;                      |altsyncram_99u3:auto_generated|                                                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 5376        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_99u3:auto_generated                                                                                               ; altsyncram_99u3                                        ; work         ;
;                   |altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|                                                                                                                           ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem                                                                                                                              ; altsyncram                                             ; work         ;
;                      |altsyncram_b9u3:auto_generated|                                                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_b9u3:auto_generated                                                                                               ; altsyncram_b9u3                                        ; work         ;
;                   |altsyncram:redist6_mem_dmem|                                                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem                                                                                                                                                           ; altsyncram                                             ; work         ;
;                      |altsyncram_lip3:auto_generated|                                                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_lip3:auto_generated                                                                                                                            ; altsyncram_lip3                                        ; work         ;
;                   |fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay|                                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay                                                                                                                              ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:redist0|                                                                                                                                                  ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist0                                                                                                                                                     ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:redist1|                                                                                                                                                  ; 1 (1)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist1                                                                                                                                                     ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:redist2|                                                                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2                                                                                                                                                     ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:redist3|                                                                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist3                                                                                                                                                     ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:redist4|                                                                                                                                                  ; 1 (1)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4                                                                                                                                                     ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:redist5|                                                                                                                                                  ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist5                                                                                                                                                     ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |lpm_mult:Mult0|                                                                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|lpm_mult:Mult0                                                                                                                                                                        ; lpm_mult                                               ; work         ;
;                      |mult_v5t:auto_generated|                                                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|lpm_mult:Mult0|mult_v5t:auto_generated                                                                                                                                                ; mult_v5t                                               ; work         ;
;                   |lpm_mult:Mult1|                                                                                                                                                                     ; 5 (0)               ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|lpm_mult:Mult1                                                                                                                                                                        ; lpm_mult                                               ; work         ;
;                      |mult_16t:auto_generated|                                                                                                                                                         ; 5 (5)               ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|lpm_mult:Mult1|mult_16t:auto_generated                                                                                                                                                ; mult_16t                                               ; work         ;
;                |FloatToInt:\CON_GEN:Float2Int|                                                                                                                                                         ; 201 (201)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int                                                                                                                                                                                 ; FloatToInt                                             ; nios_sopc    ;
;                |IntToFloat:\CON_GEN:int2float|                                                                                                                                                         ; 226 (226)           ; 69 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float                                                                                                                                                                                 ; IntToFloat                                             ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a|                                                                                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a                                                                                    ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c|                                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c                                                                                             ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f|                                                        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f                                                     ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e|                                                        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e                                                     ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;                   |fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|                                                      ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c                                                   ; fpoint2_multi_dspba_delay                              ; nios_sopc    ;
;       |Nios_sopc_sdram_controller:sdram_controller|                                                                                                                                                    ; 268 (215)           ; 245 (155)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller                                                                                                                                                                                                                                                                                                                ; Nios_sopc_sdram_controller                             ; Nios_sopc    ;
;          |Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|                                                                                             ; 53 (53)             ; 90 (90)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module                                                                                                                                                                                                                ; Nios_sopc_sdram_controller_input_efifo_module          ; Nios_sopc    ;
;       |Nios_sopc_timer_system:timer_system|                                                                                                                                                            ; 124 (124)           ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_timer_system:timer_system                                                                                                                                                                                                                                                                                                                        ; Nios_sopc_timer_system                                 ; Nios_sopc    ;
;       |Nios_sopc_timer_system:timer_timestamp|                                                                                                                                                         ; 128 (128)           ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp                                                                                                                                                                                                                                                                                                                     ; Nios_sopc_timer_system                                 ; Nios_sopc    ;
;       |altera_reset_controller:rst_controller|                                                                                                                                                         ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                                ; Nios_sopc    ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                                                                              ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                              ; Nios_sopc    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                                                  ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                              ; Nios_sopc    ;
;       |new_component:my_spi|                                                                                                                                                                           ; 69 (0)              ; 52 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|new_component:my_spi                                                                                                                                                                                                                                                                                                                                       ; new_component                                          ; Nios_sopc    ;
;          |spi_slave:spi_slave_instance|                                                                                                                                                                ; 69 (69)             ; 52 (52)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance                                                                                                                                                                                                                                                                                                          ; spi_slave                                              ; work         ;
;    |pzdyqx:nabboc|                                                                                                                                                                                     ; 122 (0)             ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                           ; pzdyqx                                                 ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                                                                                   ; 122 (12)            ; 72 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                              ; pzdyqx_impl                                            ; work         ;
;          |GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|                                                                                                                               ; 53 (23)             ; 28 (8)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1                                                                                                                                                                                                                                                                ; GHVD5181                                               ; work         ;
;             |JEQQ5299:YEAJ1936|                                                                                                                                                                        ; 30 (30)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936                                                                                                                                                                                                                                              ; JEQQ5299                                               ; work         ;
;          |JEQQ5299:ESUL0435|                                                                                                                                                                           ; 22 (22)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435                                                                                                                                                                                                                                                                                                            ; JEQQ5299                                               ; work         ;
;          |JKWY9152:RUWH6717|                                                                                                                                                                           ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717                                                                                                                                                                                                                                                                                                            ; JKWY9152                                               ; work         ;
;          |PUDL0439:VWQM3427|                                                                                                                                                                           ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427                                                                                                                                                                                                                                                                                                            ; PUDL0439                                               ; work         ;
;    |reset_delay:reset_delay_inst|                                                                                                                                                                      ; 28 (28)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|reset_delay:reset_delay_inst                                                                                                                                                                                                                                                                                                                                            ; reset_delay                                            ; work         ;
;    |sdram_pll:sdram_pll_inst|                                                                                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_pll:sdram_pll_inst                                                                                                                                                                                                                                                                                                                                                ; sdram_pll                                              ; work         ;
;       |altpll:altpll_component|                                                                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_pll:sdram_pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                                        ; altpll                                                 ; work         ;
;          |sdram_pll_altpll:auto_generated|                                                                                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_pll:sdram_pll_inst|altpll:altpll_component|sdram_pll_altpll:auto_generated                                                                                                                                                                                                                                                                                        ; sdram_pll_altpll                                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                                                                                  ; 167 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                        ; sld_hub                                                ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|                                                                ; 166 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                        ; alt_sld_fab_with_jtag_input                            ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                                                                                          ; 166 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                     ; alt_sld_fab                                            ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                                                                                      ; 166 (1)             ; 91 (7)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                 ; alt_sld_fab_alt_sld_fab                                ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                                                                           ; 165 (0)             ; 84 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                     ; alt_sld_fab_alt_sld_fab_sldfabric                      ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                                                                       ; 165 (118)           ; 84 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                        ; sld_jtag_hub                                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                                                                                         ; 28 (28)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                ; sld_rom_sr                                             ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                                                                                       ; 19 (19)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                              ; sld_shadow_jsm                                         ; altera_sld   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------------------+
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_bht_module:Nios_sopc_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512   ; None                                                  ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_data_module:Nios_sopc_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None                                                  ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_tag_module:Nios_sopc_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ALTSYNCRAM                                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 17           ; 64           ; 17           ; 1088  ; None                                                  ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None                                                  ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_ic_data_module:Nios_sopc_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                                                  ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_ic_tag_module:Nios_sopc_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ALTSYNCRAM                                                                                                                                             ; AUTO ; Simple Dual Port ; 128          ; 22           ; 128          ; 22           ; 2816  ; None                                                  ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|Nios_sopc_cpu_cpu_ociram_sp_ram_module:Nios_sopc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None                                                  ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                                  ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_b_module:Nios_sopc_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                                  ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                                  ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                                  ;
; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ALTSYNCRAM                                                                                                                                                                                                            ; AUTO ; True Dual Port   ; 128          ; 32           ; 128          ; 32           ; 4096  ; Nios_sopc_mem_Nios_PI.hex                             ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_0au3:auto_generated|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; 256          ; 29           ; 256          ; 29           ; 7424  ; ./FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_99u3:auto_generated|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; 256          ; 21           ; 256          ; 21           ; 5376  ; ./FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_b9u3:auto_generated|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; 256          ; 12           ; 256          ; 12           ; 3072  ; ./FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_lip3:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; 4            ; 8            ; 4            ; 8            ; 32    ; None                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 2           ;
; Simple Multipliers (18-bit)           ; 40          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 82          ;
; Signed Embedded Multipliers           ; 36          ;
; Unsigned Embedded Multipliers         ; 5           ;
; Mixed Sign Embedded Multipliers       ; 1           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                                    ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                        ; IP Include File ;
+--------+-------------------------------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                                      ; N/A     ; N/A          ; Licensed      ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                          ;                 ;
; Altera ; Signal Tap                                      ; N/A     ; N/A          ; Licensed      ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                      ;                 ;
; Altera ; Signal Tap                                      ; N/A     ; N/A          ; Licensed      ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                            ;                 ;
; Altera ; Signal Tap                                      ; N/A     ; N/A          ; Licensed      ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                          ;                 ;
; Altera ; Signal Tap                                      ; N/A     ; N/A          ; Licensed      ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                            ;                 ;
; Altera ; ALTPLL                                          ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|sdram_pll:sdram_pll_inst                                                                                                                                                                                                                                                                     ; sdram_pll.v     ;
; N/A    ; Qsys                                            ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0                                                                                                                                                                                                                                                                                 ; Nios_sopc.qsys  ;
; Altera ; altera_nios2_gen2                               ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu                                                                                                                                                                                                                                                               ; Nios_sopc.qsys  ;
; Altera ; Nios II Processor (6AF7_00A2)                   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu                                                                                                                                                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)                   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_bht_module:Nios_sopc_cpu_cpu_bht                                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)                   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_data_module:Nios_sopc_cpu_cpu_dc_data                                                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)                   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_tag_module:Nios_sopc_cpu_cpu_dc_tag                                                                                                                                                                                ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)                   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim                                                                                                                                                                          ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)                   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_ic_data_module:Nios_sopc_cpu_cpu_ic_data                                                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)                   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_ic_tag_module:Nios_sopc_cpu_cpu_ic_tag                                                                                                                                                                                ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)                   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a                                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)                   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_b_module:Nios_sopc_cpu_cpu_register_bank_b                                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)                   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci                                                                                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)                   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg                                                                                                   ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)                   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_break:the_Nios_sopc_cpu_cpu_nios2_oci_break                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)                   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_dbrk:the_Nios_sopc_cpu_cpu_nios2_oci_dbrk                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)                   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_debug:the_Nios_sopc_cpu_cpu_nios2_oci_debug                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)                   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_dtrace:the_Nios_sopc_cpu_cpu_nios2_oci_dtrace                                                                                                   ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)                   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_dtrace:the_Nios_sopc_cpu_cpu_nios2_oci_dtrace|Nios_sopc_cpu_cpu_nios2_oci_td_mode:Nios_sopc_cpu_cpu_nios2_oci_trc_ctrl_td_mode                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)                   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_fifo:the_Nios_sopc_cpu_cpu_nios2_oci_fifo                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)                   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_fifo:the_Nios_sopc_cpu_cpu_nios2_oci_fifo|Nios_sopc_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_Nios_sopc_cpu_cpu_nios2_oci_compute_input_tm_cnt ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)                   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_fifo:the_Nios_sopc_cpu_cpu_nios2_oci_fifo|Nios_sopc_cpu_cpu_nios2_oci_fifo_cnt_inc:the_Nios_sopc_cpu_cpu_nios2_oci_fifo_cnt_inc                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)                   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_fifo:the_Nios_sopc_cpu_cpu_nios2_oci_fifo|Nios_sopc_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_Nios_sopc_cpu_cpu_nios2_oci_fifo_wrptr_inc             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)                   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_im:the_Nios_sopc_cpu_cpu_nios2_oci_im                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)                   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_itrace:the_Nios_sopc_cpu_cpu_nios2_oci_itrace                                                                                                   ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)                   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_pib:the_Nios_sopc_cpu_cpu_nios2_oci_pib                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)                   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_xbrk:the_Nios_sopc_cpu_cpu_nios2_oci_xbrk                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)                   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)                   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|Nios_sopc_cpu_cpu_ociram_sp_ram_module:Nios_sopc_cpu_cpu_ociram_sp_ram                                    ;                 ;
; Altera ; altera_customins_slave_translator               ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0                                                                                                                                                                                          ; Nios_sopc.qsys  ;
; Altera ; altera_customins_xconnect                       ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu_custom_instruction_master_comb_xconnect:cpu_custom_instruction_master_comb_xconnect                                                                                                                                                                               ; Nios_sopc.qsys  ;
; Altera ; altera_customins_slave_translator               ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0                                                                                                                                                                                         ; Nios_sopc.qsys  ;
; Altera ; altera_customins_xconnect                       ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect                                                                                                                                                                             ; Nios_sopc.qsys  ;
; Altera ; altera_customins_master_translator              ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|altera_customins_master_translator:cpu_custom_instruction_master_translator                                                                                                                                                                                                     ; Nios_sopc.qsys  ;
; Altera ; altera_irq_mapper                               ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_irq_mapper:irq_mapper                                                                                                                                                                                                                                                 ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_jtag_uart                         ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart                                                                                                                                                                                                                                                   ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_onchip_memory2                    ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi                                                                                                                                                                                                                                               ; Nios_sopc.qsys  ;
; Altera ; altera_mm_interconnect                          ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                   ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_slave_agent                       ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent                                                                                                                                           ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_sc_fifo                           ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo                                                                                                                                      ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_burst_adapter                     ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter                                                                                                                                 ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_width_adapter                     ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter                                                                                                                             ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_width_adapter                     ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter                                                                                                                             ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_slave_translator                  ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator                                                                                                                                 ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_st_adapter                        ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                   ; Nios_sopc.qsys  ;
; Altera ; error_adapter                                   ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Nios_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                     ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_st_adapter                        ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                                                                           ; Nios_sopc.qsys  ;
; Altera ; error_adapter                                   ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                         ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_st_adapter                        ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002                                                                                                                                                           ; Nios_sopc.qsys  ;
; Altera ; error_adapter                                   ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                         ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_st_adapter                        ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003                                                                                                                                                           ; Nios_sopc.qsys  ;
; Altera ; error_adapter                                   ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                         ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_st_adapter                        ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004                                                                                                                                                           ; Nios_sopc.qsys  ;
; Altera ; error_adapter                                   ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                         ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_st_adapter                        ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005                                                                                                                                                           ; Nios_sopc.qsys  ;
; Altera ; error_adapter                                   ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                         ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_st_adapter                        ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006                                                                                                                                                           ; Nios_sopc.qsys  ;
; Altera ; error_adapter                                   ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                         ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_st_adapter                        ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007                                                                                                                                                           ; Nios_sopc.qsys  ;
; Altera ; error_adapter                                   ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007|Nios_sopc_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0                                                                         ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_st_adapter                        ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_008                                                                                                                                                           ; Nios_sopc.qsys  ;
; Altera ; error_adapter                                   ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_008|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                         ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_demultiplexer                     ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                   ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_demultiplexer                     ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                           ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_multiplexer                       ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                       ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_multiplexer                       ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                   ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_multiplexer                       ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                   ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_multiplexer                       ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                               ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_multiplexer                       ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                   ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_multiplexer                       ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                   ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_multiplexer                       ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                   ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_multiplexer                       ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_007                                                                                                                                                                               ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_multiplexer                       ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                   ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_master_agent                      ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                  ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_traffic_limiter                   ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                             ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_master_translator                 ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                        ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_slave_agent                       ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                               ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_sc_fifo                           ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                          ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_slave_translator                  ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                     ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_master_agent                      ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                                           ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_traffic_limiter                   ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                      ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_master_translator                 ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                 ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_slave_agent                       ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                       ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_sc_fifo                           ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                  ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_slave_translator                  ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                             ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_slave_agent                       ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_nios_pi_s1_agent                                                                                                                                                                                    ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_sc_fifo                           ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo                                                                                                                                                                               ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_slave_translator                  ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_nios_pi_s1_translator                                                                                                                                                                          ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_slave_agent                       ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_s0_agent                                                                                                                                                                                         ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_sc_fifo                           ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo                                                                                                                                                                                    ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_slave_translator                  ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator                                                                                                                                                                               ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_router                            ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router:router                                                                                                                                                                                         ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_router                            ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                 ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_router                            ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_002:router_002                                                                                                                                                                                 ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_router                            ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_003:router_003                                                                                                                                                                                 ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_router                            ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_003:router_004                                                                                                                                                                                 ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_router                            ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_005:router_005                                                                                                                                                                                 ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_router                            ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_003:router_006                                                                                                                                                                                 ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_router                            ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_003:router_007                                                                                                                                                                                 ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_router                            ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_003:router_008                                                                                                                                                                                 ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_router                            ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_009:router_009                                                                                                                                                                                 ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_router                            ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_003:router_010                                                                                                                                                                                 ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_demultiplexer                     ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                   ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_demultiplexer                     ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                               ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_demultiplexer                     ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                               ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_demultiplexer                     ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                           ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_demultiplexer                     ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                               ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_demultiplexer                     ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                               ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_demultiplexer                     ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                               ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_demultiplexer                     ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux_003:rsp_demux_007                                                                                                                                                                           ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_demultiplexer                     ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                               ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_multiplexer                       ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                       ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_multiplexer                       ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                               ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_slave_agent                       ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent                                                                                                                                                                               ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_sc_fifo                           ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo                                                                                                                                                                        ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_sc_fifo                           ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo                                                                                                                                                                          ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_burst_adapter                     ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter                                                                                                                                                                     ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_width_adapter                     ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter                                                                                                                                                                 ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_width_adapter                     ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter                                                                                                                                                                 ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_slave_translator                  ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator                                                                                                                                                                     ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_slave_agent                       ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                          ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_sc_fifo                           ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                     ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_slave_translator                  ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_slave_agent                       ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_system_s1_agent                                                                                                                                                                                   ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_sc_fifo                           ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo                                                                                                                                                                              ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_slave_translator                  ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_system_s1_translator                                                                                                                                                                         ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_slave_agent                       ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent                                                                                                                                                                                ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_sc_fifo                           ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo                                                                                                                                                                           ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_slave_translator                  ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator                                                                                                                                                                      ; Nios_sopc.qsys  ;
; Altera ; ALTPLL                                          ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst                                                                                                                                                                                                                    ; MTL_PLL.v       ;
; Altera ; altera_nios_custom_instr_floating_point_2       ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0                                                                                                                                                                                             ; Nios_sopc.qsys  ;
; Altera ; altera_nios_custom_instr_floating_point_2_combi ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi                                                                                                                                                                    ; Nios_sopc.qsys  ;
; Altera ; altera_nios_custom_instr_floating_point_2_multi ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi                                                                                                                                                                    ; Nios_sopc.qsys  ;
; Altera ; altera_reset_controller                         ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                          ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_new_sdram_controller              ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller                                                                                                                                                                                                                                     ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_sysid_qsys                        ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_sysid_qsys:sysid_qsys                                                                                                                                                                                                                                                 ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_timer                             ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_timer_system:timer_system                                                                                                                                                                                                                                             ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_timer                             ; 16.1    ; N/A          ; N/A           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp                                                                                                                                                                                                                                          ; Nios_sopc.qsys  ;
+--------+-------------------------------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_next    ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state                                                                                                            ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_next ;
+------------+------------+------------+------------+---------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                            ;
+------------+------------+------------+------------+---------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                     ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                     ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                     ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                     ;
+------------+------------+------------+------------+---------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_state      ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|state ;
+----------+----------+----------+----------+----------------------------------------------------+
; Name     ; state.S3 ; state.S2 ; state.S1 ; state.S0                                           ;
+----------+----------+----------+----------+----------------------------------------------------+
; state.S0 ; 0        ; 0        ; 0        ; 0                                                  ;
; state.S1 ; 0        ; 0        ; 1        ; 1                                                  ;
; state.S2 ; 0        ; 1        ; 0        ; 1                                                  ;
; state.S3 ; 1        ; 0        ; 0        ; 1                                                  ;
+----------+----------+----------+----------+----------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|s_serial_transfer                                                                                                                                                                                                             ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; Name                                     ; s_serial_transfer.STATE_6_POST_READ ; s_serial_transfer.STATE_5_READ_TRANSFER ; s_serial_transfer.STATE_4_PRE_READ ; s_serial_transfer.STATE_3_POST_WRITE ; s_serial_transfer.STATE_2_WRITE_TRANSFER ; s_serial_transfer.STATE_1_PRE_WRITE ; s_serial_transfer.STATE_0_IDLE ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; s_serial_transfer.STATE_0_IDLE           ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 0                              ;
; s_serial_transfer.STATE_1_PRE_WRITE      ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 1                                   ; 1                              ;
; s_serial_transfer.STATE_2_WRITE_TRANSFER ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 1                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_3_POST_WRITE     ; 0                                   ; 0                                       ; 0                                  ; 1                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_4_PRE_READ       ; 0                                   ; 0                                       ; 1                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_5_READ_TRANSFER  ; 0                                   ; 1                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_6_POST_READ      ; 1                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol                                                                                    ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; Name                                  ; s_serial_protocol.STATE_5_STOP_BIT ; s_serial_protocol.STATE_4_TRANSFER ; s_serial_protocol.STATE_3_START_BIT ; s_serial_protocol.STATE_2_RESTART_BIT ; s_serial_protocol.STATE_1_INITIALIZE ; s_serial_protocol.STATE_0_IDLE ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; s_serial_protocol.STATE_0_IDLE        ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 0                              ;
; s_serial_protocol.STATE_1_INITIALIZE  ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 1                                    ; 1                              ;
; s_serial_protocol.STATE_2_RESTART_BIT ; 0                                  ; 0                                  ; 0                                   ; 1                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_3_START_BIT   ; 0                                  ; 0                                  ; 1                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_4_TRANSFER    ; 0                                  ; 1                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_5_STOP_BIT    ; 1                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+------------------------+
; Name         ; c_state.1001 ; c_state.1000 ; c_state.0111 ; c_state.0110 ; c_state.0101 ; c_state.0100 ; c_state.0011 ; c_state.0010 ; c_state.0001 ; c_state.0000           ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+------------------------+
; c_state.0000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                      ;
; c_state.0001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1                      ;
; c_state.0010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1                      ;
; c_state.0011 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1                      ;
; c_state.0100 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1                      ;
; c_state.0101 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1                      ;
; c_state.0110 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1                      ;
; c_state.0111 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1                      ;
; c_state.1000 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1                      ;
; c_state.1001 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1                      ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------------------------------------------------------------------------------------------+
; Name             ; c_state.ST_IDLE ; c_state.ST_STOP ; c_state.ST_ACK ; c_state.ST_WRITE ; c_state.ST_READ ; c_state.ST_START                                                                                     ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------------------------------------------------------------------------------------------+
; c_state.ST_IDLE  ; 0               ; 0               ; 0              ; 0                ; 0               ; 0                                                                                                    ;
; c_state.ST_START ; 1               ; 0               ; 0              ; 0                ; 0               ; 1                                                                                                    ;
; c_state.ST_READ  ; 1               ; 0               ; 0              ; 0                ; 1               ; 0                                                                                                    ;
; c_state.ST_WRITE ; 1               ; 0               ; 0              ; 1                ; 0               ; 0                                                                                                    ;
; c_state.ST_ACK   ; 1               ; 0               ; 1              ; 0                ; 0               ; 0                                                                                                    ;
; c_state.ST_STOP  ; 1               ; 1               ; 0              ; 0                ; 0               ; 0                                                                                                    ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                  ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                           ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                           ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                           ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                           ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                           ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                           ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                               ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[2][3]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[2][2]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[2][1]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[2][0]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[3][3]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[3][2]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[3][1]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[3][0]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[4][7]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[4][6]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[4][5]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[4][4]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[4][3]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[4][2]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[4][1]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[4][0]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][0]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][7]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][6]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][5]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][4]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][3]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][2]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][1]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][0]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[9][3]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[9][2]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[9][1]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[9][0]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[10][7]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[10][6]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[10][5]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[10][4]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[10][3]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[10][2]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[10][1]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[10][0]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][3]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][0]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][7]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][6]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][5]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][4]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][3]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][2]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][1]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][0]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[15][3]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[15][2]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[15][1]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[15][0]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[16][7]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[16][6]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[16][5]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[16][4]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[16][3]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[16][2]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[16][1]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[16][0]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][3]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][2]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][1]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][0]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[18][7]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[18][6]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[18][5]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[18][4]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[18][3]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[18][2]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[18][1]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[18][0]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[21][3]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[21][2]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[21][1]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[21][0]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[22][7]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[22][6]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[22][5]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[22][4]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[22][3]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[22][2]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[22][1]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[22][0]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][3]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][2]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][1]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][0]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[24][7]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[24][6]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[24][5]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[24][4]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[24][3]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[24][2]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[24][1]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[24][0]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][3]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][2]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][1]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][0]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[30][7]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[30][6]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[30][5]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[30][4]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[30][3]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[30][2]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[30][1]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[30][0]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_debug:the_Nios_sopc_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                        ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_debug:the_Nios_sopc_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                         ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|redist6_sticky_ena_q[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10]                                                                                              ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11]                                                                                              ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12]                                                                                              ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13]                                                                                              ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14]                                                                                              ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15]                                                                                              ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10]                                                                                              ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11]                                                                                              ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12]                                                                                              ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13]                                                                                              ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14]                                                                                              ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15]                                                                                              ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16]                                                                                              ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17]                                                                                              ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18]                                                                                              ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19]                                                                                              ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20]                                                                                              ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21]                                                                                              ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22]                                                                                              ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10]                                                                                              ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11]                                                                                              ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10]                                                                                              ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11]                                                                                              ; yes                                                              ; yes                                        ;
; Total number of protected registers is 230                                                                                                                                                                                                                                                                                                  ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                     ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_007|locked[0,1]                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_nios_pi_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_system_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[1,9,11,25]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_addr[4,5]                                                                                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[0,1,26]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller|data_out[7,14,15]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_control_reg_rddata[4..31]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_control_reg_rddata[26..31]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_im:the_Nios_sopc_cpu_cpu_nios2_oci_im|trc_wrap                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_im:the_Nios_sopc_cpu_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_dbrk:the_Nios_sopc_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_dbrk:the_Nios_sopc_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_dbrk:the_Nios_sopc_cpu_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_xbrk:the_Nios_sopc_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_xbrk:the_Nios_sopc_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_xbrk:the_Nios_sopc_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_xbrk:the_Nios_sopc_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_xbrk:the_Nios_sopc_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[3]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_data_field[0..7]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_address_field[0,1]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_channel[0]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|MTL_ip:mtl_ip|readdata[19..31]                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[1..3,7]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator|av_readdata_pre[19..31]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[34]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                                                                                                        ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                                                                                                        ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                                                                                                        ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                                                                                                        ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                                                                                                        ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                                                                                                        ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                                                                                                        ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                                                                                                        ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                                                                                                        ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                                                                                                        ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                                                                                                        ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                                                                                                        ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                                                                                                        ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                                                                                                        ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                                                                                                        ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                                                                                                        ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                                                                                                        ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                                                                                                        ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                                                                                                        ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                                                                                                        ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                                                                                                        ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                                                                        ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                                                                                             ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                                                                                                         ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                                                                                             ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                                                                                                         ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                                                                                             ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                                                                                                         ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                                                                                             ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                                                                                                         ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                                                                                             ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                                                                                                         ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                                                                                             ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                                                                        ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                         ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                         ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                             ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                                         ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                             ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][50]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                        ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                                           ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                                        ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                        ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                     ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                     ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                         ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                                     ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                         ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                              ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                                                 ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                              ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                  ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                               ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                   ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                               ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                   ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                            ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                               ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                            ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                            ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                    ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][47]                                                                                                                                                                                                                                ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                    ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                                ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                    ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][49]                                                                                                                                                                                                                                ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                    ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                                ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                    ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                                ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                    ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                    ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                                ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                    ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                    ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[4,8,14..16,21,24,26,29]                                                                                                                                                                                                                             ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[31]                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[3,17,19]                                                                                                                                                                                                                                            ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[27]                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                                       ; Merged with Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_addr[12]                                                                                                                                                                                                                                                                                                                   ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][31]                                                        ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[7]                                                                                      ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][30]                                                        ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[6]                                                                                      ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][29]                                                        ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[5]                                                                                      ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][28]                                                        ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[4]                                                                                      ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][27]                                                        ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[3]                                                                                      ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][26]                                                        ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[2]                                                                                      ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][25]                                                        ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[1]                                                                                      ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][24]                                                        ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[0]                                                                                      ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][23]                                                          ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][23]                                            ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][22]                                                          ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][22]                                            ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][21]                                                          ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][21]                                            ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][20]                                                          ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][20]                                            ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][19]                                                          ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][19]                                            ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][18]                                                          ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][18]                                            ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][17]                                                          ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][17]                                            ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][16]                                                          ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][16]                                            ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][15]                                                          ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][15]                                            ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][14]                                                          ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][14]                                            ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][13]                                                          ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][13]                                            ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][12]                                                          ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][12]                                            ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][11]                                                          ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][11]                                            ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][10]                                                          ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][10]                                            ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][9]                                                           ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][9]                                             ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][8]                                                           ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][8]                                             ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][7]                                                           ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][7]                                             ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][6]                                                           ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][6]                                             ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][5]                                                           ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][5]                                             ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][4]                                                           ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][4]                                             ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][3]                                                           ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][3]                                             ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][2]                                                           ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][2]                                             ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][1]                                                           ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][1]                                             ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][0]                                                           ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][0]                                             ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[1,26]                                                                                                                                                                 ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0]                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]                                                                             ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0]                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b|delay_signals[1][0]                                                                               ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0]                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a|delay_signals[2][0]                                                                            ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0]                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|delay_signals[0][7]                        ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[7]                                                     ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|delay_signals[0][6]                        ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[6]                                                     ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|delay_signals[0][5]                        ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[5]                                                     ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|delay_signals[0][4]                        ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[4]                                                     ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|delay_signals[0][3]                        ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[3]                                                     ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|delay_signals[0][2]                        ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[2]                                                     ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|delay_signals[0][1]                        ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[1]                                                     ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c|delay_signals[1][0]                                                                       ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q[0]                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a|delay_signals[1][0]                             ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]                                                           ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]                                                                               ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a|delay_signals[1][0]                                                                ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[2]                                                                                                                ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a|delay_signals[0][0]                 ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][21] ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][21] ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][20] ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][20] ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][19] ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][19] ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][18] ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][18] ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][17] ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][17] ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][17] ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][17] ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][16] ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][16] ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][16] ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][16] ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][15] ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][15] ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][15] ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][15] ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][14] ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][14] ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][14] ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][14] ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][13] ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][13] ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][13] ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][13] ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][13] ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][13] ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][12] ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][12] ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][12] ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][12] ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][12] ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][12] ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][11] ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][11] ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][11] ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][11] ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][11] ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][11] ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][10] ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][10] ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][10] ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][10] ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][10] ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][10] ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][9]        ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][9]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][9]  ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][9]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][9]  ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][9]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][9]  ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][9]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][8]        ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][8]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][8]  ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][8]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][8]  ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][8]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][8]  ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][8]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][7]        ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][7]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][7]  ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][7]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][7]  ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][7]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][7]  ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][7]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][6]        ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][6]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][6]  ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][6]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][6]  ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][6]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][6]  ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][6]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][5]   ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][5]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][5]        ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][5]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][5]  ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][5]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][5]  ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][5]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][5]  ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][5]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][4]   ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][4]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][4]        ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][4]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][4]  ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][4]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][4]  ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][4]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][4]  ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][4]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][3]   ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][3]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][3]        ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][3]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][3]  ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][3]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][3]  ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][3]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][3]  ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][3]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][2]   ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][2]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][2]        ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][2]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][2]  ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][2]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][2]  ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][2]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][2]  ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][2]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][1]   ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][1]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][1]   ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][1]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][1]        ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][1]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][1]  ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][1]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][1]  ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][1]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][1]  ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][1]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]   ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]   ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]        ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]  ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]  ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]  ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]  ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]  ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[4]                                                                                                                                                                                                                                                                               ; Merged with Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[7]                                                                                                                                                                                                                                                                   ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[2]                                                                                                                                                                                                                                                                              ; Merged with Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2]                                                                                                                                                                                                                                                                 ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_src1[25]                                                                                                                                                                                                                                                                                                                                   ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_target_pcb[25]                                                                                                                                                                                                                                                                                                                 ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_src1[24]                                                                                                                                                                                                                                                                                                                                   ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_target_pcb[24]                                                                                                                                                                                                                                                                                                                 ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_src1[23]                                                                                                                                                                                                                                                                                                                                   ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_target_pcb[23]                                                                                                                                                                                                                                                                                                                 ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_src1[22]                                                                                                                                                                                                                                                                                                                                   ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_target_pcb[22]                                                                                                                                                                                                                                                                                                                 ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_src1[21]                                                                                                                                                                                                                                                                                                                                   ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_target_pcb[21]                                                                                                                                                                                                                                                                                                                 ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_src1[20]                                                                                                                                                                                                                                                                                                                                   ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_target_pcb[20]                                                                                                                                                                                                                                                                                                                 ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_src1[19]                                                                                                                                                                                                                                                                                                                                   ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_target_pcb[19]                                                                                                                                                                                                                                                                                                                 ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_src1[18]                                                                                                                                                                                                                                                                                                                                   ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_target_pcb[18]                                                                                                                                                                                                                                                                                                                 ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_src1[17]                                                                                                                                                                                                                                                                                                                                   ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_target_pcb[17]                                                                                                                                                                                                                                                                                                                 ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_src1[16]                                                                                                                                                                                                                                                                                                                                   ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_target_pcb[16]                                                                                                                                                                                                                                                                                                                 ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_src1[15]                                                                                                                                                                                                                                                                                                                                   ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_target_pcb[15]                                                                                                                                                                                                                                                                                                                 ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_src1[14]                                                                                                                                                                                                                                                                                                                                   ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_target_pcb[14]                                                                                                                                                                                                                                                                                                                 ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_src1[13]                                                                                                                                                                                                                                                                                                                                   ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_target_pcb[13]                                                                                                                                                                                                                                                                                                                 ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_src1[12]                                                                                                                                                                                                                                                                                                                                   ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_target_pcb[12]                                                                                                                                                                                                                                                                                                                 ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_src1[11]                                                                                                                                                                                                                                                                                                                                   ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_target_pcb[11]                                                                                                                                                                                                                                                                                                                 ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_src1[10]                                                                                                                                                                                                                                                                                                                                   ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_target_pcb[10]                                                                                                                                                                                                                                                                                                                 ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_src1[9]                                                                                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_target_pcb[9]                                                                                                                                                                                                                                                                                                                  ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_src1[8]                                                                                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_target_pcb[8]                                                                                                                                                                                                                                                                                                                  ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_src1[7]                                                                                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_target_pcb[7]                                                                                                                                                                                                                                                                                                                  ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_src1[6]                                                                                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_target_pcb[6]                                                                                                                                                                                                                                                                                                                  ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_src1[5]                                                                                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_target_pcb[5]                                                                                                                                                                                                                                                                                                                  ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_src1[4]                                                                                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_target_pcb[4]                                                                                                                                                                                                                                                                                                                  ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_src1[3]                                                                                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_target_pcb[3]                                                                                                                                                                                                                                                                                                                  ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_src1[2]                                                                                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_target_pcb[2]                                                                                                                                                                                                                                                                                                                  ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_badaddr_reg_baddr[0..24]                                                                                                                                                                                                                                                                                                                   ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_badaddr_reg_baddr[25]                                                                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                                              ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                  ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                               ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                                  ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                    ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                               ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                                               ; Merged with Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                               ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator|waitrequest_reset_override                                                                                                                                                                                                           ; Merged with Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                               ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                               ; Merged with Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                               ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                       ; Merged with Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                               ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_nios_pi_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                               ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator|waitrequest_reset_override                                                                                                                                                                                                                                                         ; Merged with Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                               ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                          ; Merged with Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                               ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_system_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                   ; Merged with Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                               ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                ; Merged with Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                               ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[0,2]                                                                                                                                                                                                                                                         ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_channel[1]                                                                                                                                                                                                                                               ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_dest_id[3]                                                                                                                                                                                                                                                                  ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[5]                                                                                                                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                    ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                                ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                    ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][47]                                                                                                                                                                                                                                ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                    ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][49]                                                                                                                                                                                                                                ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                    ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                    ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                    ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                    ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                    ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                    ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                    ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                            ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                               ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                            ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                            ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                               ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                                  ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                               ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                   ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                               ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                   ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                              ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                                                 ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                              ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                                  ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                              ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                                  ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                     ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                     ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                         ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                     ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                         ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                        ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                                           ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                        ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                        ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                         ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                         ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                             ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                         ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                             ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[5,6]                                                                                                                                                                                                                                               ; Merged with Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[1]                                                                                                                                                                                                                                                           ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_channel[0]                                                                                                                                                                                                                                               ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][67]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][83]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][85]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][84]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_control_reg_rddata[5..9,11..25]                                                                                                                                                                                                                                                                                                            ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                                                         ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][67]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][83]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][85]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][84]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[2,5..7,10,12,13,18,20,22,23,28,30]                                                                                                                                                                                                                  ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[0]                                                                                                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man_x3[0]                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man[0]                                                                                                                                                                                           ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][67]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][83]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][85]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][84]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][67]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][83]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][85]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][84]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][67]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][83]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][85]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][84]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[0]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_badaddr_reg_baddr[25]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_break:the_Nios_sopc_cpu_cpu_nios2_oci_break|trigger_state                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_nios_pi_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_nios_pi_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_system_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_system_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_dbrk:the_Nios_sopc_cpu_cpu_nios2_oci_dbrk|dbrk_break                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[32]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][48]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_break:the_Nios_sopc_cpu_cpu_nios2_oci_break|trigbrktype                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][51]                                                                                                                                                                                                                                                                    ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][16]             ; Merged with Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d|delay_signals[0][5]             ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_next~9                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_next~10                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_next~13                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_next~14                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_next~16                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_next~4                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_next~5                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_next~6                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_state~14                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_state~15                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_state~16                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|state~2                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|state~3                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|s_serial_transfer~2                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|s_serial_transfer~3                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|s_serial_transfer~4                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~2                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~3                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~4                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state~14                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state~15                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state~16                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state~17                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|DRsize~3                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|DRsize~4                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|DRsize~5                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|DRsize.101                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|DRsize.011                                                                                                               ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|DRsize.001                                                                                                   ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|DRsize.001                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|state.S3                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[0]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][11]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][12]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][13]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][14]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][15]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][16]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][17]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][19]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[25]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][11]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[2]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][12]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[3]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][13]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[4]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][14]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[5]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][15]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[6]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][16]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[7]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][17]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[8]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[9]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][19]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[10]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[11]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[12]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[13]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[14]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[15]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[16]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[17]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[18]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[19]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[20]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[21]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[22]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[23]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[24]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[25]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][55]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][55]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][55]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][55]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][55]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[7..9]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_count[2]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Total Number of Removed Registers = 1148                                                                                                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                     ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                    ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                    ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                    ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                    ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                    ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                    ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                    ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                    ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[25],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                            ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][11],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][12],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][13],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][14],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][15],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][16],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][17],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][18],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][19],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][20],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][21],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][22],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][23],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][24],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][25],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][26],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][27],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][28],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][29],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][30],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][31],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][32],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][33],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][34],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][11],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[2],                                                                                                    ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][12],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[3],                                                                                                    ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][13],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[4],                                                                                                    ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][14],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[5],                                                                                                    ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][15],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[6],                                                                                                    ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][16],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[7],                                                                                                    ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][17],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[8],                                                                                                    ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][18],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[9],                                                                                                    ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][19],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[10],                                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][20],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[11],                                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][21],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[12],                                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][22],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[13],                                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][23],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[14],                                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][24],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[15],                                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][25],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[16],                                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][26],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[17],                                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][27],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[18],                                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][28],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[19],                                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][29],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[20],                                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][30],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[21],                                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][31],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[22],                                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][32],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[23],                                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][33],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[24],                                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][34],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[25]                                                                                                    ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_use_reg                                                                                                                                           ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                      ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                      ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                      ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                      ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][18],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][57],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][57],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][57],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][57],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][57],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][57],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][55],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][55],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][55],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][55],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][55],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][55],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][55],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_use_reg                                                                                                       ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_endofpacket,                                                                                                ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_data_field[7],                                                                                              ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_data_field[6],                                                                                              ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_data_field[5],                                                                                              ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_data_field[4],                                                                                              ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_data_field[3],                                                                                              ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_data_field[2],                                                                                              ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_data_field[1],                                                                                              ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_data_field[0],                                                                                              ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_address_field[0],                                                                                           ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                          ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_channel[0],                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                          ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                          ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                          ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][35],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                  ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                  ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                  ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                  ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][48]                                                                                                                  ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                         ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[0][62],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_nios_pi_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                           ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_nios_pi_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                           ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_nios_pi_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                           ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_nios_pi_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                            ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                        ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[0][62],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_system_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                          ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_system_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                          ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_system_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                          ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_system_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                           ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                     ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][62],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                       ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                       ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                       ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[1][69]                                                                                                                                                              ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[0][62],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                 ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                    ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                      ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                      ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                      ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                               ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][62],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                  ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                            ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                              ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                              ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                              ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                               ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                  ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                    ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                  ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                        ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port clock_enable ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                        ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                         ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                              ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                    ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port clock_enable ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                    ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_exc_crst                                                                                                                                                                                                                   ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_badaddr_reg_baddr[25]                                                                                                                                                                                                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                               ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_dbrk:the_Nios_sopc_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                           ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_dbrk:the_Nios_sopc_cpu_cpu_nios2_oci_dbrk|dbrk_break,                                                                                  ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_break:the_Nios_sopc_cpu_cpu_nios2_oci_break|trigbrktype                                                                                ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                        ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                        ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                        ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                 ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                   ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                 ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                              ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                        ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                        ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                        ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                        ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                       ;
; Nios_sopc:u0|MTL_ip:mtl_ip|readdata[26]                                                                                                                                                                                                                                           ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator|av_readdata_pre[26]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|readdata[22]                                                                                                                                                                                                                                           ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator|av_readdata_pre[22]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|readdata[25]                                                                                                                                                                                                                                           ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator|av_readdata_pre[25]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|readdata[24]                                                                                                                                                                                                                                           ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator|av_readdata_pre[24]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|readdata[23]                                                                                                                                                                                                                                           ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator|av_readdata_pre[23]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|readdata[31]                                                                                                                                                                                                                                           ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator|av_readdata_pre[31]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|readdata[21]                                                                                                                                                                                                                                           ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator|av_readdata_pre[21]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|readdata[27]                                                                                                                                                                                                                                           ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator|av_readdata_pre[27]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][56]                                                                                                                ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][56]                                                                                                                  ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][57]                                                                                                                ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][57]                                                                                                                  ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][58]                                                                                                                ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][58]                                                                                                                  ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][59]                                                                                                                ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][59]                                                                                                                  ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                            ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                              ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                            ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                              ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                            ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                              ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                            ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                              ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                               ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                 ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                               ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                 ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                              ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|state~2                                                                                                                                                                                                            ; Lost Fanouts                   ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|state.S3                                                                                                                                                                                                             ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                              ; Stuck at VCC                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_007|share_count_zero_flag                                                                                                                                              ; Stuck at VCC                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_007|share_count[0]                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                   ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                        ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                       ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                    ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[1][104]                                                                                                                                                             ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[0][104]                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|readdata[20]                                                                                                                                                                                                                                           ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator|av_readdata_pre[20]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                           ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|DRsize.101 ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[0]                                                                                                                                       ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|readdata[30]                                                                                                                                                                                                                                           ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator|av_readdata_pre[30]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|readdata[29]                                                                                                                                                                                                                                           ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator|av_readdata_pre[29]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|readdata[28]                                                                                                                                                                                                                                           ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator|av_readdata_pre[28]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|readdata[19]                                                                                                                                                                                                                                           ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator|av_readdata_pre[19]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                        ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                  ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                         ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                         ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                         ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                         ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                         ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                         ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                        ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                        ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                        ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                        ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                              ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                        ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                        ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                        ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                        ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                        ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                        ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                        ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                        ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                        ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                        ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                        ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                               ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                 ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[0][83]                                                                                                                                                              ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[0][84]                                                                                                                                                              ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[0][85]                                                                                                                                                              ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[0][86]                                                                                                                                                              ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                     ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                     ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                     ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                     ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                        ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                        ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                               ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                 ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                        ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                         ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                           ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                         ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                           ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                         ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                           ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                         ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                           ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_xbrk:the_Nios_sopc_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                               ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_xbrk:the_Nios_sopc_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                 ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_xbrk:the_Nios_sopc_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                               ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_xbrk:the_Nios_sopc_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                 ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_xbrk:the_Nios_sopc_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                                 ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_dbrk:the_Nios_sopc_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                 ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_break:the_Nios_sopc_cpu_cpu_nios2_oci_break|trigger_state                                                                              ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                             ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4808  ;
; Number of registers using Synchronous Clear  ; 219   ;
; Number of registers using Synchronous Load   ; 400   ;
; Number of registers using Asynchronous Clear ; 3475  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3453  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|internal_counter[0]                                                                                                                                                                                                                                                            ; 3       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|internal_counter[1]                                                                                                                                                                                                                                                            ; 3       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|internal_counter[2]                                                                                                                                                                                                                                                            ; 3       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|internal_counter[3]                                                                                                                                                                                                                                                            ; 3       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|internal_counter[6]                                                                                                                                                                                                                                                            ; 3       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|internal_counter[8]                                                                                                                                                                                                                                                            ; 3       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|internal_counter[9]                                                                                                                                                                                                                                                            ; 3       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|internal_counter[14]                                                                                                                                                                                                                                                           ; 3       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|internal_counter[15]                                                                                                                                                                                                                                                           ; 3       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|internal_counter[0]                                                                                                                                                                                                                                                         ; 3       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|internal_counter[1]                                                                                                                                                                                                                                                         ; 3       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|internal_counter[2]                                                                                                                                                                                                                                                         ; 3       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|internal_counter[3]                                                                                                                                                                                                                                                         ; 3       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|internal_counter[6]                                                                                                                                                                                                                                                         ; 3       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|internal_counter[8]                                                                                                                                                                                                                                                         ; 3       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|internal_counter[9]                                                                                                                                                                                                                                                         ; 3       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|internal_counter[14]                                                                                                                                                                                                                                                        ; 3       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|internal_counter[15]                                                                                                                                                                                                                                                        ; 3       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[1]                                                                                                                                                                                                                                                               ; 2       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[3]                                                                                                                                                                                                                                                               ; 1       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[2]                                                                                                                                                                                                                                                               ; 2       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[0]                                                                                                                                                                                                                                                               ; 2       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_addr[12]                                                                                                                                                                                                                                                             ; 11      ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_cmd[1]                                                                                                                                                                                                                                                               ; 2       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                                                                                                                                                               ; 2       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_cmd[2]                                                                                                                                                                                                                                                               ; 2       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_cmd[0]                                                                                                                                                                                                                                                               ; 2       ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd                                                                                                                                                                                                                     ; 1       ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                      ; 4       ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                         ; 20      ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                         ; 1       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|refresh_counter[12]                                                                                                                                                                                                                                                    ; 2       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|refresh_counter[9]                                                                                                                                                                                                                                                     ; 2       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|refresh_counter[8]                                                                                                                                                                                                                                                     ; 2       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|refresh_counter[7]                                                                                                                                                                                                                                                     ; 2       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|refresh_counter[3]                                                                                                                                                                                                                                                     ; 2       ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en                                                                                                       ; 3       ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                     ; 11      ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA                                                                                                         ; 4       ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                      ; 3       ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL                                                                                                         ; 5       ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL                                                                                                         ; 1       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                 ; 2       ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                       ; 7       ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                               ; 12      ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                      ; 1       ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                      ; 4       ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                         ; 2       ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                                ; 3       ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA                                                                                                         ; 1       ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[3]                                                                                                                                                                                            ; 2       ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[2]                                                                                                                                                                                            ; 3       ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[0]                                                                                                                                                                                            ; 5       ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[1]                                                                                                                                                                                            ; 4       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                 ; 2       ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                      ; 1       ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                         ; 1       ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                         ; 3       ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                       ; 2       ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                       ; 2       ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                                       ; 2       ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                                       ; 2       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|empty                                                                                                                                                                                                     ; 2       ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                                      ; 1       ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_pipe_flush_waddr[23]                                                                                                                                                                                                                                                     ; 1       ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                      ; 1       ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                        ; 1       ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                             ; 9       ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                          ; 1       ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|redist6_rdcnt_i[0]                                                                                                                            ; 3       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|period_l_register[0]                                                                                                                                                                                                                                                           ; 2       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|period_l_register[1]                                                                                                                                                                                                                                                           ; 2       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|period_l_register[2]                                                                                                                                                                                                                                                           ; 2       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|period_l_register[3]                                                                                                                                                                                                                                                           ; 2       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|period_l_register[6]                                                                                                                                                                                                                                                           ; 2       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|period_l_register[8]                                                                                                                                                                                                                                                           ; 2       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|period_l_register[9]                                                                                                                                                                                                                                                           ; 2       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|period_l_register[14]                                                                                                                                                                                                                                                          ; 2       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|period_l_register[15]                                                                                                                                                                                                                                                          ; 2       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|period_l_register[0]                                                                                                                                                                                                                                                        ; 2       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|period_l_register[1]                                                                                                                                                                                                                                                        ; 2       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|period_l_register[2]                                                                                                                                                                                                                                                        ; 2       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|period_l_register[3]                                                                                                                                                                                                                                                        ; 2       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|period_l_register[6]                                                                                                                                                                                                                                                        ; 2       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|period_l_register[8]                                                                                                                                                                                                                                                        ; 2       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|period_l_register[9]                                                                                                                                                                                                                                                        ; 2       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|period_l_register[14]                                                                                                                                                                                                                                                       ; 2       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|period_l_register[15]                                                                                                                                                                                                                                                       ; 2       ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                           ; 1       ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                           ; 1       ;
; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fracSel_uid49_fpSqrtTest_q[0]                                                                                                                 ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 93                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|count[0]                                                                                                                                                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                                                                                                                                                    ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DE0_NANO|Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_cnt[2]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|data_reg[20]                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[1]                                                                                                                                                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|data_reg[11]                                                                                                                                                                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|data_reg[15]                                                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_line_field[2]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller|rom_address[2]                                                                                                                                                                                                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]                                                                                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_system_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_st_data[24]                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_mem_byte_en[1]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_slow_inst_result[9]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_slow_inst_result[29]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_control_reg_rddata[3]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|address_reg[0]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|data_reg[3]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|data_reg[7]                                                                                                                                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|d_writedata[24]                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]                                                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[6]                                                                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                           ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|MonDReg[24]                                                                                                                                                           ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|MonDReg[18]                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_break:the_Nios_sopc_cpu_cpu_nios2_oci_break|break_readreg[1]                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[9]                                                                                                                                                                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_slow_inst_result[6]                                                                                                                                                                                                                                                                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_inst_result[30]                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_inst_result[5]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_inst_result[3]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                                             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|address_for_transfer[2]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_unbiased_exp[4]                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|div_cnt[1]                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|readdata[6]                                                                                                                                                                                                                                                                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|readdata[5]                                                                                                                                                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|start_external_transfer                                                                                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[36]                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[33]                                                                          ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[1]                                                                           ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[23]                                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                                           ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[10]                                                                                                                                                                                                 ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[2]                                                                                                                                                                                                  ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[4]                                                                                                                                                                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|MonAReg[10]                                                                                                                                                           ;
; 5:1                ; 24 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_pipe_flush_waddr[1]                                                                                                                                                                                                                                                                               ;
; 6:1                ; 21 bits   ; 84 LEs        ; 63 LEs               ; 21 LEs                 ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][11]                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entries[0]                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_bank[0]                                                                                                                                                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[7]                                                                                                                                                                                                  ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[9]                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 22 bits   ; 88 LEs        ; 44 LEs               ; 44 LEs                 ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[8]                                                                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[25]                                                                                                                                                                    ;
; 6:1                ; 21 bits   ; 84 LEs        ; 63 LEs               ; 21 LEs                 ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[3]                                                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_count[0]                                                                                                                                                                                                                                                                                      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[9]                                                                                                                                                                                                                                                                                       ;
; 7:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|F_pc[17]                                                                                                                                                                                                                                                                                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_control_reg_rddata[1]                                                                                                                                                                                                                                                                             ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[3]                                                                                                                                                                                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[4]                                                                                                                                                                                                                                                                                       ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[7]                                                                                                                                                                                                                                                                                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_exp[0]                                                                                                                                                               ;
; 256:1              ; 6 bits    ; 1020 LEs      ; 18 LEs               ; 1002 LEs               ; Yes        ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|readdata[6]                                                                                                                                                                                                                                                                                                                   ;
; 256:1              ; 9 bits    ; 1530 LEs      ; 36 LEs               ; 1494 LEs               ; Yes        ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|readdata[18]                                                                                                                                                                                                                                                                                                                  ;
; 256:1              ; 4 bits    ; 680 LEs       ; 16 LEs               ; 664 LEs                ; Yes        ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|readdata[2]                                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 43 bits   ; 172 LEs       ; 0 LEs                ; 172 LEs                ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|active_data[13]                                                                                                                                                                                                                                                                                 ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                                                                                                                                                        ;
; 12:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]                                                                                                                                                                                                                                      ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                                                                                                                                              ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]                                                                                                                                                                                                                                     ;
; 20:1               ; 2 bits    ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1]                                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_src2[15]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[1]                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_logic_result[10]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|dc_data_rd_port_addr[0]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|Mux33                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|Add1                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|Add1                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|Add1                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|is_infinity                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|is_nan                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux72                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux67                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux63                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|dc_data_wr_port_data[6]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|dc_data_wr_port_data[23]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|dc_data_wr_port_data[13]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|dc_data_wr_port_data[30]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux13                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|cStage_uid67_lzcShifterZ1_uid10_fxpToFPTest_q[9]                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|vStagei_uid169_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q[1]                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|Mux88                                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux61                                                                                                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux60                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux18                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux23                                                                                                                                                               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|Mux91                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux20                                                                                                                                                               ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|D_src2_reg[28]                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_wr_data_unfiltered[10]                                                                                                                                                                                                                                                                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_wr_data_unfiltered[23]                                                                                                                                                                                                                                                                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router:router|src_channel[5]                                                                                                                                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_wr_data_unfiltered[3]                                                                                                                                                                                                                                                                             ;
; 12:1               ; 30 bits   ; 240 LEs       ; 90 LEs               ; 150 LEs                ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|Mux9                                                                                                                                                                                                                           ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|F_ic_tag_rd_addr_nxt[1]                                                                                                                                                                                                                                                                             ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; No         ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red                                                                                                                                                                                                                                         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green                                                                                                                                                                                                                                       ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router:router|src_channel[7]                                                                                                                                                                                                                                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|state                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|state                                                                                                                                                                                                                                                                                     ;
; 13:1               ; 22 bits   ; 176 LEs       ; 154 LEs              ; 22 LEs                 ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux21                                                                                                                                                                                          ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Selector34                                                                                                                                                                                                                                                                                      ;
; 21:1               ; 8 bits    ; 112 LEs       ; 80 LEs               ; 32 LEs                 ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux2                                                                                                                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Selector25                                                                                                                                                                                                    ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Selector28                                                                                                                                                                                                                                                                                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |DE0_NANO|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 52 LEs               ; 36 LEs                 ; Yes        ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst ;
+------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                  ;
+------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0000                                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0000                                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0001                                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0001                                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0010                                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0010                                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0011                                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0011                                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0100                                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0100                                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0101                                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0101                                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0110                                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0110                                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0111                                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0111                                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.1000                                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.1000                                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.1001                                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.1001                                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][7]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][7]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][6]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][6]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][5]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][5]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][4]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][4]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][3]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][3]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][2]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][2]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][1]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][1]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][0]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][0]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][7]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][7]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][6]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][6]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][5]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][5]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][4]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][4]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][3]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][3]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][2]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][2]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][1]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][1]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][0]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][0]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][7]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][7]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][6]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][6]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][5]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][5]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][4]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][4]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][3]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][3]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][2]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][2]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][1]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][1]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][0]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][0]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][7]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][7]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][6]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][6]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][5]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][5]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][4]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][4]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][3]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][3]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][2]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][2]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][1]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][1]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][0]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][0]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][7]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][7]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][6]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][6]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][5]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][5]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][4]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][4]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][3]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][3]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][2]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][2]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][1]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][1]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][0]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][0]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][7]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][7]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][6]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][6]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][5]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][5]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][4]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][4]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][3]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][3]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][2]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][2]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][1]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][1]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][0]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][0]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][7]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][7]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][6]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][6]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][5]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][5]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][4]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][4]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][3]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][3]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][2]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][2]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][1]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][1]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][0]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][0]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][7]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][7]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][6]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][6]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][5]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][5]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][4]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][4]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][3]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][3]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][2]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][2]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][1]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][1]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][0]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][0]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][7]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][7]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][6]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][6]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][5]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][5]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][4]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][4]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][3]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][3]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][2]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][2]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][1]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][1]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][0]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][0]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][7]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][7]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][6]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][6]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][5]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][5]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][4]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][4]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][3]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][3]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][2]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][2]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][1]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][1]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][0]                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][0]                                                                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][7]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][7]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][6]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][6]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][5]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][5]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][4]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][4]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][3]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][2]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][1]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][0]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][7]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][7]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][6]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][6]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][5]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][5]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][4]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][4]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][3]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][2]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][1]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][0]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][7]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][7]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][6]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][6]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][5]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][5]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][4]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][4]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][3]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][2]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][1]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][0]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][7]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][7]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][6]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][6]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][5]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][5]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][4]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][4]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][3]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][2]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][1]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][0]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][7]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][7]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][6]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][6]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][5]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][5]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][4]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][4]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][3]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][2]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][1]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][0]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][7]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][7]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][6]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][6]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][5]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][5]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][4]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][4]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][3]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][2]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][1]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][0]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][7]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][7]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][6]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][6]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][5]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][5]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][4]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][4]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][3]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][2]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][1]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][0]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][7]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][7]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][6]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][6]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][5]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][5]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][4]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][4]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][3]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][2]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][1]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][0]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][7]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][7]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][6]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][6]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][5]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][5]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][4]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][4]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][3]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][2]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][1]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][0]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][7]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][7]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][6]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][6]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][5]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][5]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][4]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][4]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][3]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][2]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][1]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][0]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][7]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][7]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][6]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][6]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][5]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][5]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][4]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][4]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][3]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][2]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][1]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][0]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][7]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][7]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][6]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][6]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][5]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][5]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][4]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][4]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][3]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][2]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][1]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][0]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][7]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][7]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][6]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][6]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][5]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][5]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][4]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][4]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][3]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][2]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][1]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][0]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][7]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][7]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][6]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][6]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][5]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][5]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][4]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][4]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][3]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][2]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][1]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][0]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][7]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][7]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][6]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][6]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][5]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][5]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][4]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][4]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][3]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][2]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][1]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][0]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][7]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][7]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][6]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][6]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][5]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][5]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][4]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][4]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][3]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][2]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][1]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][0]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][7]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][7]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][6]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][6]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][5]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][5]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][4]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][4]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][3]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][2]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][1]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][0]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][7]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][7]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][6]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][6]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][5]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][5]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][4]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][4]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][3]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][2]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][1]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][0]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][7]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][7]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][6]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][6]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][5]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][5]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][4]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][4]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][3]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][2]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][1]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][0]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][7]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][7]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][6]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][6]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][5]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][5]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][4]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][4]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][3]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][2]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][1]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][0]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][7]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][7]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][6]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][6]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][5]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][5]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][4]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][4]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][3]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][2]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][1]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][0]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][7]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][7]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][6]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][6]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][5]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][5]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][4]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][4]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][3]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][2]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][1]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][0]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][0]                                                                                                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sta                                                                                                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sta                                                                                                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sto                                                                                                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sto                                                                                                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rd                                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rd                                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; wr                                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; wr                                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ack                                                                                                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ack                                                                                                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_n                                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_n                                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[7]                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[7]                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[6]                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[6]                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[5]                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[5]                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[4]                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[4]                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[3]                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[3]                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[2]                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[2]                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[1]                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[1]                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[0]                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[0]                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; done                                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; done                                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i2c_al                                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i2c_al                                                                                                              ;
+------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPMinMaxFused:\COMP_GEN:FPMinMax ;
+-----------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value ; From ; To                                                                                                                       ;
+-----------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK                      ; OFF   ; -    ; -                                                                                                                        ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON    ; -    ; -                                                                                                                        ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF   ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE                         ; 10037 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE                         ; 15400 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE                         ; 12020 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE                         ; 12030 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE                         ; 12010 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE                         ; 12110 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE                         ; 13410 ; -    ; -                                                                                                                        ;
+-----------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPCompareFused:\COMP_GEN:compare ;
+-----------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value ; From ; To                                                                                                                       ;
+-----------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK                      ; OFF   ; -    ; -                                                                                                                        ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON    ; -    ; -                                                                                                                        ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF   ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE                         ; 10037 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE                         ; 15400 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE                         ; 12020 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE                         ; 12030 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE                         ; 12010 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE                         ; 12110 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE                         ; 13410 ; -    ; -                                                                                                                        ;
+-----------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply ;
+-----------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value ; From ; To                                                                                                                                                 ;
+-----------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK                      ; OFF   ; -    ; -                                                                                                                                                  ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON    ; -    ; -                                                                                                                                                  ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF   ; -    ; -                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 10037 ; -    ; -                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 15400 ; -    ; -                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 12020 ; -    ; -                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 12030 ; -    ; -                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 12010 ; -    ; -                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 12110 ; -    ; -                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 13410 ; -    ; -                                                                                                                                                  ;
+-----------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub ;
+-----------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value ; From ; To                                                                                                                                                 ;
+-----------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK                      ; OFF   ; -    ; -                                                                                                                                                  ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON    ; -    ; -                                                                                                                                                  ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF   ; -    ; -                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 10037 ; -    ; -                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 15400 ; -    ; -                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 12020 ; -    ; -                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 12030 ; -    ; -                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 12010 ; -    ; -                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 12110 ; -    ; -                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 13410 ; -    ; -                                                                                                                                                  ;
+-----------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float ;
+-----------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value ; From ; To                                                                                                                                                    ;
+-----------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK                      ; OFF   ; -    ; -                                                                                                                                                     ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON    ; -    ; -                                                                                                                                                     ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF   ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 10037 ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 15400 ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 12020 ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 12030 ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 12010 ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 12110 ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 13410 ; -    ; -                                                                                                                                                     ;
+-----------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int ;
+-----------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value ; From ; To                                                                                                                                                    ;
+-----------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK                      ; OFF   ; -    ; -                                                                                                                                                     ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON    ; -    ; -                                                                                                                                                     ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF   ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 10037 ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 15400 ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 12020 ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 12030 ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 12010 ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 12110 ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 13410 ; -    ; -                                                                                                                                                     ;
+-----------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                             ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                              ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11]                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10]                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11]                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10]                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15]                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14]                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13]                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12]                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11]                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10]                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22]                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21]                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20]                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19]                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18]                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17]                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16]                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15]                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14]                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13]                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12]                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11]                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10]                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist6_sticky_ena_q[0]                                                                                                                        ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_b9u3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_99u3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_0au3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_lip3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller ;
+-----------------------------+-------+------+------------------------------------+
; Assignment                  ; Value ; From ; To                                 ;
+-----------------------------+-------+------+------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                    ;
+-----------------------------+-------+------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux_003:rsp_demux_007 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-----------------------------------------+
; Assignment        ; Value ; From ; To                                      ;
+-------------------+-------+------+-----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]  ;
+-------------------+-------+------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pll:sdram_pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------------+---------------------------------+
; Parameter Name                ; Value                       ; Type                            ;
+-------------------------------+-----------------------------+---------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                         ;
; PLL_TYPE                      ; AUTO                        ; Untyped                         ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sdram_pll ; Untyped                         ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                         ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                         ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                         ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                         ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                         ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                         ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                         ;
; LOCK_HIGH                     ; 1                           ; Untyped                         ;
; LOCK_LOW                      ; 1                           ; Untyped                         ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                         ;
; SKIP_VCO                      ; OFF                         ; Untyped                         ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                         ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                         ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                         ;
; BANDWIDTH                     ; 0                           ; Untyped                         ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                         ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                         ;
; DOWN_SPREAD                   ; 0                           ; Untyped                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                         ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                         ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                         ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                         ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                         ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                         ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                         ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                         ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                         ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                         ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer                  ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                         ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                         ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                         ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                         ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                         ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                         ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                         ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                         ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                         ;
; CLK0_DIVIDE_BY                ; 1                           ; Signed Integer                  ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK0_PHASE_SHIFT              ; -167                        ; Untyped                         ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                         ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                         ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                         ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                         ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                         ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                         ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                         ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                         ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                         ;
; DPA_DIVIDER                   ; 0                           ; Untyped                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                         ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                         ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                         ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                         ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                         ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                         ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                         ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                         ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                         ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                         ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                         ;
; VCO_MIN                       ; 0                           ; Untyped                         ;
; VCO_MAX                       ; 0                           ; Untyped                         ;
; VCO_CENTER                    ; 0                           ; Untyped                         ;
; PFD_MIN                       ; 0                           ; Untyped                         ;
; PFD_MAX                       ; 0                           ; Untyped                         ;
; M_INITIAL                     ; 0                           ; Untyped                         ;
; M                             ; 0                           ; Untyped                         ;
; N                             ; 1                           ; Untyped                         ;
; M2                            ; 1                           ; Untyped                         ;
; N2                            ; 1                           ; Untyped                         ;
; SS                            ; 1                           ; Untyped                         ;
; C0_HIGH                       ; 0                           ; Untyped                         ;
; C1_HIGH                       ; 0                           ; Untyped                         ;
; C2_HIGH                       ; 0                           ; Untyped                         ;
; C3_HIGH                       ; 0                           ; Untyped                         ;
; C4_HIGH                       ; 0                           ; Untyped                         ;
; C5_HIGH                       ; 0                           ; Untyped                         ;
; C6_HIGH                       ; 0                           ; Untyped                         ;
; C7_HIGH                       ; 0                           ; Untyped                         ;
; C8_HIGH                       ; 0                           ; Untyped                         ;
; C9_HIGH                       ; 0                           ; Untyped                         ;
; C0_LOW                        ; 0                           ; Untyped                         ;
; C1_LOW                        ; 0                           ; Untyped                         ;
; C2_LOW                        ; 0                           ; Untyped                         ;
; C3_LOW                        ; 0                           ; Untyped                         ;
; C4_LOW                        ; 0                           ; Untyped                         ;
; C5_LOW                        ; 0                           ; Untyped                         ;
; C6_LOW                        ; 0                           ; Untyped                         ;
; C7_LOW                        ; 0                           ; Untyped                         ;
; C8_LOW                        ; 0                           ; Untyped                         ;
; C9_LOW                        ; 0                           ; Untyped                         ;
; C0_INITIAL                    ; 0                           ; Untyped                         ;
; C1_INITIAL                    ; 0                           ; Untyped                         ;
; C2_INITIAL                    ; 0                           ; Untyped                         ;
; C3_INITIAL                    ; 0                           ; Untyped                         ;
; C4_INITIAL                    ; 0                           ; Untyped                         ;
; C5_INITIAL                    ; 0                           ; Untyped                         ;
; C6_INITIAL                    ; 0                           ; Untyped                         ;
; C7_INITIAL                    ; 0                           ; Untyped                         ;
; C8_INITIAL                    ; 0                           ; Untyped                         ;
; C9_INITIAL                    ; 0                           ; Untyped                         ;
; C0_MODE                       ; BYPASS                      ; Untyped                         ;
; C1_MODE                       ; BYPASS                      ; Untyped                         ;
; C2_MODE                       ; BYPASS                      ; Untyped                         ;
; C3_MODE                       ; BYPASS                      ; Untyped                         ;
; C4_MODE                       ; BYPASS                      ; Untyped                         ;
; C5_MODE                       ; BYPASS                      ; Untyped                         ;
; C6_MODE                       ; BYPASS                      ; Untyped                         ;
; C7_MODE                       ; BYPASS                      ; Untyped                         ;
; C8_MODE                       ; BYPASS                      ; Untyped                         ;
; C9_MODE                       ; BYPASS                      ; Untyped                         ;
; C0_PH                         ; 0                           ; Untyped                         ;
; C1_PH                         ; 0                           ; Untyped                         ;
; C2_PH                         ; 0                           ; Untyped                         ;
; C3_PH                         ; 0                           ; Untyped                         ;
; C4_PH                         ; 0                           ; Untyped                         ;
; C5_PH                         ; 0                           ; Untyped                         ;
; C6_PH                         ; 0                           ; Untyped                         ;
; C7_PH                         ; 0                           ; Untyped                         ;
; C8_PH                         ; 0                           ; Untyped                         ;
; C9_PH                         ; 0                           ; Untyped                         ;
; L0_HIGH                       ; 1                           ; Untyped                         ;
; L1_HIGH                       ; 1                           ; Untyped                         ;
; G0_HIGH                       ; 1                           ; Untyped                         ;
; G1_HIGH                       ; 1                           ; Untyped                         ;
; G2_HIGH                       ; 1                           ; Untyped                         ;
; G3_HIGH                       ; 1                           ; Untyped                         ;
; E0_HIGH                       ; 1                           ; Untyped                         ;
; E1_HIGH                       ; 1                           ; Untyped                         ;
; E2_HIGH                       ; 1                           ; Untyped                         ;
; E3_HIGH                       ; 1                           ; Untyped                         ;
; L0_LOW                        ; 1                           ; Untyped                         ;
; L1_LOW                        ; 1                           ; Untyped                         ;
; G0_LOW                        ; 1                           ; Untyped                         ;
; G1_LOW                        ; 1                           ; Untyped                         ;
; G2_LOW                        ; 1                           ; Untyped                         ;
; G3_LOW                        ; 1                           ; Untyped                         ;
; E0_LOW                        ; 1                           ; Untyped                         ;
; E1_LOW                        ; 1                           ; Untyped                         ;
; E2_LOW                        ; 1                           ; Untyped                         ;
; E3_LOW                        ; 1                           ; Untyped                         ;
; L0_INITIAL                    ; 1                           ; Untyped                         ;
; L1_INITIAL                    ; 1                           ; Untyped                         ;
; G0_INITIAL                    ; 1                           ; Untyped                         ;
; G1_INITIAL                    ; 1                           ; Untyped                         ;
; G2_INITIAL                    ; 1                           ; Untyped                         ;
; G3_INITIAL                    ; 1                           ; Untyped                         ;
; E0_INITIAL                    ; 1                           ; Untyped                         ;
; E1_INITIAL                    ; 1                           ; Untyped                         ;
; E2_INITIAL                    ; 1                           ; Untyped                         ;
; E3_INITIAL                    ; 1                           ; Untyped                         ;
; L0_MODE                       ; BYPASS                      ; Untyped                         ;
; L1_MODE                       ; BYPASS                      ; Untyped                         ;
; G0_MODE                       ; BYPASS                      ; Untyped                         ;
; G1_MODE                       ; BYPASS                      ; Untyped                         ;
; G2_MODE                       ; BYPASS                      ; Untyped                         ;
; G3_MODE                       ; BYPASS                      ; Untyped                         ;
; E0_MODE                       ; BYPASS                      ; Untyped                         ;
; E1_MODE                       ; BYPASS                      ; Untyped                         ;
; E2_MODE                       ; BYPASS                      ; Untyped                         ;
; E3_MODE                       ; BYPASS                      ; Untyped                         ;
; L0_PH                         ; 0                           ; Untyped                         ;
; L1_PH                         ; 0                           ; Untyped                         ;
; G0_PH                         ; 0                           ; Untyped                         ;
; G1_PH                         ; 0                           ; Untyped                         ;
; G2_PH                         ; 0                           ; Untyped                         ;
; G3_PH                         ; 0                           ; Untyped                         ;
; E0_PH                         ; 0                           ; Untyped                         ;
; E1_PH                         ; 0                           ; Untyped                         ;
; E2_PH                         ; 0                           ; Untyped                         ;
; E3_PH                         ; 0                           ; Untyped                         ;
; M_PH                          ; 0                           ; Untyped                         ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; CLK0_COUNTER                  ; G0                          ; Untyped                         ;
; CLK1_COUNTER                  ; G0                          ; Untyped                         ;
; CLK2_COUNTER                  ; G0                          ; Untyped                         ;
; CLK3_COUNTER                  ; G0                          ; Untyped                         ;
; CLK4_COUNTER                  ; G0                          ; Untyped                         ;
; CLK5_COUNTER                  ; G0                          ; Untyped                         ;
; CLK6_COUNTER                  ; E0                          ; Untyped                         ;
; CLK7_COUNTER                  ; E1                          ; Untyped                         ;
; CLK8_COUNTER                  ; E2                          ; Untyped                         ;
; CLK9_COUNTER                  ; E3                          ; Untyped                         ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                         ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                         ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                         ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                         ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                         ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                         ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                         ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                         ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                         ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                         ;
; M_TIME_DELAY                  ; 0                           ; Untyped                         ;
; N_TIME_DELAY                  ; 0                           ; Untyped                         ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                         ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                         ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                         ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                         ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                         ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                         ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                         ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                         ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                         ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                         ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                         ;
; VCO_POST_SCALE                ; 0                           ; Untyped                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                         ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                         ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                         ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                         ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                         ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                         ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                         ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                         ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                         ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                         ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                         ;
; CBXI_PARAMETER                ; sdram_pll_altpll            ; Untyped                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                         ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                         ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                         ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                  ;
+-------------------------------+-----------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; H_LINE                 ; 1056  ; Signed Integer                                                                                                      ;
; V_LINE                 ; 525   ; Signed Integer                                                                                                      ;
; Horizontal_Blank       ; 46    ; Signed Integer                                                                                                      ;
; Horizontal_Front_Porch ; 210   ; Signed Integer                                                                                                      ;
; Vertical_Blank         ; 23    ; Signed Integer                                                                                                      ;
; Vertical_Front_Porch   ; 22    ; Signed Integer                                                                                                      ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST_IDLE        ; 00000 ; Unsigned Binary                                                                                                                                                                                     ;
; ST_START       ; 00001 ; Unsigned Binary                                                                                                                                                                                     ;
; ST_READ        ; 00010 ; Unsigned Binary                                                                                                                                                                                     ;
; ST_WRITE       ; 00100 ; Unsigned Binary                                                                                                                                                                                     ;
; ST_ACK         ; 01000 ; Unsigned Binary                                                                                                                                                                                     ;
; ST_STOP        ; 10000 ; Unsigned Binary                                                                                                                                                                                     ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;
+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                                                                                                       ;
+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; idle           ; 00000000000000000 ; Unsigned Binary                                                                                                                                                                                                            ;
; start_a        ; 00000000000000001 ; Unsigned Binary                                                                                                                                                                                                            ;
; start_b        ; 00000000000000010 ; Unsigned Binary                                                                                                                                                                                                            ;
; start_c        ; 00000000000000100 ; Unsigned Binary                                                                                                                                                                                                            ;
; start_d        ; 00000000000001000 ; Unsigned Binary                                                                                                                                                                                                            ;
; start_e        ; 00000000000010000 ; Unsigned Binary                                                                                                                                                                                                            ;
; stop_a         ; 00000000000100000 ; Unsigned Binary                                                                                                                                                                                                            ;
; stop_b         ; 00000000001000000 ; Unsigned Binary                                                                                                                                                                                                            ;
; stop_c         ; 00000000010000000 ; Unsigned Binary                                                                                                                                                                                                            ;
; stop_d         ; 00000000100000000 ; Unsigned Binary                                                                                                                                                                                                            ;
; rd_a           ; 00000001000000000 ; Unsigned Binary                                                                                                                                                                                                            ;
; rd_b           ; 00000010000000000 ; Unsigned Binary                                                                                                                                                                                                            ;
; rd_c           ; 00000100000000000 ; Unsigned Binary                                                                                                                                                                                                            ;
; rd_d           ; 00001000000000000 ; Unsigned Binary                                                                                                                                                                                                            ;
; wr_a           ; 00010000000000000 ; Unsigned Binary                                                                                                                                                                                                            ;
; wr_b           ; 00100000000000000 ; Unsigned Binary                                                                                                                                                                                                            ;
; wr_c           ; 01000000000000000 ; Unsigned Binary                                                                                                                                                                                                            ;
; wr_d           ; 10000000000000000 ; Unsigned Binary                                                                                                                                                                                                            ;
+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+------------------------------------------------------------------------------------+
; Parameter Name                ; Value                     ; Type                                                                               ;
+-------------------------------+---------------------------+------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                                                                            ;
; PLL_TYPE                      ; AUTO                      ; Untyped                                                                            ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=MTL_PLL ; Untyped                                                                            ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                                                                            ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                                                                            ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                                                                            ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                                                                            ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                                                                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                                                                            ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                                                                            ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                                                                            ;
; LOCK_HIGH                     ; 1                         ; Untyped                                                                            ;
; LOCK_LOW                      ; 1                         ; Untyped                                                                            ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                                                                            ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                                                                            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                                                                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                                                                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                                                                            ;
; SKIP_VCO                      ; OFF                       ; Untyped                                                                            ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                                                                            ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                                                                            ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                                                                            ;
; BANDWIDTH                     ; 0                         ; Untyped                                                                            ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                                                                            ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                                                                            ;
; DOWN_SPREAD                   ; 0                         ; Untyped                                                                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                                                                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                                                                            ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                                                                            ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                                                                            ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                                                                            ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                                                                            ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                                                                            ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                                                                            ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                                                                            ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                                                                            ;
; CLK1_MULTIPLY_BY              ; 33                        ; Signed Integer                                                                     ;
; CLK0_MULTIPLY_BY              ; 33                        ; Signed Integer                                                                     ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                                                                            ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                                                                            ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                                                                            ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                                                                            ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                                                                            ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                                                                            ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                                                                            ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                                                                            ;
; CLK1_DIVIDE_BY                ; 50                        ; Signed Integer                                                                     ;
; CLK0_DIVIDE_BY                ; 50                        ; Signed Integer                                                                     ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                                                                            ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                                                                            ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                                                                            ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                                                                            ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                                                                            ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                                                                            ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                                                                            ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                                                                            ;
; CLK1_PHASE_SHIFT              ; 10101                     ; Untyped                                                                            ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                                                                            ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                                                                            ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                                                                            ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                                                                            ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                                                                            ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                                                                            ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                                                                            ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                                                                            ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                                                                            ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                                                                            ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                                                                            ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                                                                            ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                                                                            ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                                                                            ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                                                                            ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                                                                     ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                                                                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                            ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                                                                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                                                                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                                                                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                                                                            ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                                                                            ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                                                                            ;
; DPA_DIVIDER                   ; 0                         ; Untyped                                                                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                                                                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                                                                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                                                                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                                                                            ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                                                                            ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                                                                            ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                                                                            ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                                                                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                                                                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                                                                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                                                                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                                                                            ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                                                                            ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                                                                            ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                                                                            ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                                                                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                                                                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                                                                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                                                                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                                                                            ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                                                                            ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                                                                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                                                                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                                                                            ;
; VCO_MIN                       ; 0                         ; Untyped                                                                            ;
; VCO_MAX                       ; 0                         ; Untyped                                                                            ;
; VCO_CENTER                    ; 0                         ; Untyped                                                                            ;
; PFD_MIN                       ; 0                         ; Untyped                                                                            ;
; PFD_MAX                       ; 0                         ; Untyped                                                                            ;
; M_INITIAL                     ; 0                         ; Untyped                                                                            ;
; M                             ; 0                         ; Untyped                                                                            ;
; N                             ; 1                         ; Untyped                                                                            ;
; M2                            ; 1                         ; Untyped                                                                            ;
; N2                            ; 1                         ; Untyped                                                                            ;
; SS                            ; 1                         ; Untyped                                                                            ;
; C0_HIGH                       ; 0                         ; Untyped                                                                            ;
; C1_HIGH                       ; 0                         ; Untyped                                                                            ;
; C2_HIGH                       ; 0                         ; Untyped                                                                            ;
; C3_HIGH                       ; 0                         ; Untyped                                                                            ;
; C4_HIGH                       ; 0                         ; Untyped                                                                            ;
; C5_HIGH                       ; 0                         ; Untyped                                                                            ;
; C6_HIGH                       ; 0                         ; Untyped                                                                            ;
; C7_HIGH                       ; 0                         ; Untyped                                                                            ;
; C8_HIGH                       ; 0                         ; Untyped                                                                            ;
; C9_HIGH                       ; 0                         ; Untyped                                                                            ;
; C0_LOW                        ; 0                         ; Untyped                                                                            ;
; C1_LOW                        ; 0                         ; Untyped                                                                            ;
; C2_LOW                        ; 0                         ; Untyped                                                                            ;
; C3_LOW                        ; 0                         ; Untyped                                                                            ;
; C4_LOW                        ; 0                         ; Untyped                                                                            ;
; C5_LOW                        ; 0                         ; Untyped                                                                            ;
; C6_LOW                        ; 0                         ; Untyped                                                                            ;
; C7_LOW                        ; 0                         ; Untyped                                                                            ;
; C8_LOW                        ; 0                         ; Untyped                                                                            ;
; C9_LOW                        ; 0                         ; Untyped                                                                            ;
; C0_INITIAL                    ; 0                         ; Untyped                                                                            ;
; C1_INITIAL                    ; 0                         ; Untyped                                                                            ;
; C2_INITIAL                    ; 0                         ; Untyped                                                                            ;
; C3_INITIAL                    ; 0                         ; Untyped                                                                            ;
; C4_INITIAL                    ; 0                         ; Untyped                                                                            ;
; C5_INITIAL                    ; 0                         ; Untyped                                                                            ;
; C6_INITIAL                    ; 0                         ; Untyped                                                                            ;
; C7_INITIAL                    ; 0                         ; Untyped                                                                            ;
; C8_INITIAL                    ; 0                         ; Untyped                                                                            ;
; C9_INITIAL                    ; 0                         ; Untyped                                                                            ;
; C0_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; C1_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; C2_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; C3_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; C4_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; C5_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; C6_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; C7_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; C8_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; C9_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; C0_PH                         ; 0                         ; Untyped                                                                            ;
; C1_PH                         ; 0                         ; Untyped                                                                            ;
; C2_PH                         ; 0                         ; Untyped                                                                            ;
; C3_PH                         ; 0                         ; Untyped                                                                            ;
; C4_PH                         ; 0                         ; Untyped                                                                            ;
; C5_PH                         ; 0                         ; Untyped                                                                            ;
; C6_PH                         ; 0                         ; Untyped                                                                            ;
; C7_PH                         ; 0                         ; Untyped                                                                            ;
; C8_PH                         ; 0                         ; Untyped                                                                            ;
; C9_PH                         ; 0                         ; Untyped                                                                            ;
; L0_HIGH                       ; 1                         ; Untyped                                                                            ;
; L1_HIGH                       ; 1                         ; Untyped                                                                            ;
; G0_HIGH                       ; 1                         ; Untyped                                                                            ;
; G1_HIGH                       ; 1                         ; Untyped                                                                            ;
; G2_HIGH                       ; 1                         ; Untyped                                                                            ;
; G3_HIGH                       ; 1                         ; Untyped                                                                            ;
; E0_HIGH                       ; 1                         ; Untyped                                                                            ;
; E1_HIGH                       ; 1                         ; Untyped                                                                            ;
; E2_HIGH                       ; 1                         ; Untyped                                                                            ;
; E3_HIGH                       ; 1                         ; Untyped                                                                            ;
; L0_LOW                        ; 1                         ; Untyped                                                                            ;
; L1_LOW                        ; 1                         ; Untyped                                                                            ;
; G0_LOW                        ; 1                         ; Untyped                                                                            ;
; G1_LOW                        ; 1                         ; Untyped                                                                            ;
; G2_LOW                        ; 1                         ; Untyped                                                                            ;
; G3_LOW                        ; 1                         ; Untyped                                                                            ;
; E0_LOW                        ; 1                         ; Untyped                                                                            ;
; E1_LOW                        ; 1                         ; Untyped                                                                            ;
; E2_LOW                        ; 1                         ; Untyped                                                                            ;
; E3_LOW                        ; 1                         ; Untyped                                                                            ;
; L0_INITIAL                    ; 1                         ; Untyped                                                                            ;
; L1_INITIAL                    ; 1                         ; Untyped                                                                            ;
; G0_INITIAL                    ; 1                         ; Untyped                                                                            ;
; G1_INITIAL                    ; 1                         ; Untyped                                                                            ;
; G2_INITIAL                    ; 1                         ; Untyped                                                                            ;
; G3_INITIAL                    ; 1                         ; Untyped                                                                            ;
; E0_INITIAL                    ; 1                         ; Untyped                                                                            ;
; E1_INITIAL                    ; 1                         ; Untyped                                                                            ;
; E2_INITIAL                    ; 1                         ; Untyped                                                                            ;
; E3_INITIAL                    ; 1                         ; Untyped                                                                            ;
; L0_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; L1_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; G0_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; G1_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; G2_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; G3_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; E0_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; E1_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; E2_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; E3_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; L0_PH                         ; 0                         ; Untyped                                                                            ;
; L1_PH                         ; 0                         ; Untyped                                                                            ;
; G0_PH                         ; 0                         ; Untyped                                                                            ;
; G1_PH                         ; 0                         ; Untyped                                                                            ;
; G2_PH                         ; 0                         ; Untyped                                                                            ;
; G3_PH                         ; 0                         ; Untyped                                                                            ;
; E0_PH                         ; 0                         ; Untyped                                                                            ;
; E1_PH                         ; 0                         ; Untyped                                                                            ;
; E2_PH                         ; 0                         ; Untyped                                                                            ;
; E3_PH                         ; 0                         ; Untyped                                                                            ;
; M_PH                          ; 0                         ; Untyped                                                                            ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                                                                            ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                                                                            ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                                                                            ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                                                                            ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                                                                            ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                                                                            ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                                                                            ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                                                                            ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                                                                            ;
; CLK0_COUNTER                  ; G0                        ; Untyped                                                                            ;
; CLK1_COUNTER                  ; G0                        ; Untyped                                                                            ;
; CLK2_COUNTER                  ; G0                        ; Untyped                                                                            ;
; CLK3_COUNTER                  ; G0                        ; Untyped                                                                            ;
; CLK4_COUNTER                  ; G0                        ; Untyped                                                                            ;
; CLK5_COUNTER                  ; G0                        ; Untyped                                                                            ;
; CLK6_COUNTER                  ; E0                        ; Untyped                                                                            ;
; CLK7_COUNTER                  ; E1                        ; Untyped                                                                            ;
; CLK8_COUNTER                  ; E2                        ; Untyped                                                                            ;
; CLK9_COUNTER                  ; E3                        ; Untyped                                                                            ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                                                                            ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                                                                            ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                                                                            ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                                                                            ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                                                                            ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                                                                            ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                                                                            ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                                                                            ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                                                                            ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                                                                            ;
; M_TIME_DELAY                  ; 0                         ; Untyped                                                                            ;
; N_TIME_DELAY                  ; 0                         ; Untyped                                                                            ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                                                                            ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                                                                            ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                                                                            ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                                                                            ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                                                                            ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                                                                            ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                                                                            ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                                                                            ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                                                                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                                                                            ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                                                                            ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                                                                            ;
; VCO_POST_SCALE                ; 0                         ; Untyped                                                                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                                                                            ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                                                                            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                                                                            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                                                                            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                                                                            ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                                                                            ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                                                                            ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                                                                            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                                                                            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                                                                            ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                                                                            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                                                                            ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                                                                            ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                                                                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                                                                            ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                                                                            ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                                                                            ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                                                                            ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                                                                            ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                                                                            ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                                                                            ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                                                                            ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                                                                            ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                                                                            ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                                                                            ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                                                                            ;
; CBXI_PARAMETER                ; MTL_PLL_altpll            ; Untyped                                                                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                                                                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                                                                            ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                                                                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                                                                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                                                                            ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                                                                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                                                                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                                                                     ;
+-------------------------------+---------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0 ;
+-----------------+----------------------------------+--------------------------------------------------------+
; Parameter Name  ; Value                            ; Type                                                   ;
+-----------------+----------------------------------+--------------------------------------------------------+
; DW              ; 15                               ; Signed Integer                                         ;
; CFG_TYPE        ; 00000000                         ; Unsigned Binary                                        ;
; READ_MASK       ; 0000000011111111                 ; Unsigned Binary                                        ;
; WRITE_MASK      ; 0000000000000000                 ; Unsigned Binary                                        ;
; RESTART_COUNTER ; 00000000000000000000000000001001 ; Unsigned Binary                                        ;
; AIRS            ; 11                               ; Signed Integer                                         ;
; AIAW            ; 3                                ; Signed Integer                                         ;
; SBCW            ; 4                                ; Signed Integer                                         ;
; SCCW            ; 4                                ; Signed Integer                                         ;
+-----------------+----------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ROM_SIZE       ; 11    ; Signed Integer                                                                                                                                     ;
; AW             ; 3     ; Signed Integer                                                                                                                                     ;
; DW             ; 15    ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                             ;
; CW             ; 4     ; Signed Integer                                                                                                                                             ;
; SCCW           ; 4     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 4     ; Signed Integer                                                                                                                                                                                                                            ;
; COUNTER_INC    ; 1     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                      ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                            ;
; lpm_width               ; 8            ; Signed Integer                                                                                                            ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                            ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                   ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                   ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                      ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                            ;
; lpm_width               ; 8            ; Signed Integer                                                                                                            ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                            ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                   ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                   ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi ;
+----------------+---------------------------+------------------------------------------------+
; Parameter Name ; Value                     ; Type                                           ;
+----------------+---------------------------+------------------------------------------------+
; INIT_FILE      ; Nios_sopc_mem_Nios_PI.hex ; String                                         ;
+----------------+---------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                 ;
+------------------------------------+---------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT           ; Untyped                                              ;
; WIDTH_A                            ; 32                        ; Signed Integer                                       ;
; WIDTHAD_A                          ; 7                         ; Signed Integer                                       ;
; NUMWORDS_A                         ; 128                       ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                              ;
; WIDTH_B                            ; 32                        ; Signed Integer                                       ;
; WIDTHAD_B                          ; 7                         ; Signed Integer                                       ;
; NUMWORDS_B                         ; 128                       ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 4                         ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 4                         ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                              ;
; BYTE_SIZE                          ; 8                         ; Signed Integer                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                              ;
; INIT_FILE                          ; Nios_sopc_mem_Nios_PI.hex ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 128                       ; Signed Integer                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                    ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E              ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_b132           ; Untyped                                              ;
+------------------------------------+---------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------+
; arithmetic_present ; 1     ; Signed Integer                                                                                                   ;
; root_present       ; 1     ; Signed Integer                                                                                                   ;
; conversion_present ; 1     ; Signed Integer                                                                                                   ;
; comparison_present ; 1     ; Signed Integer                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; arithmetic_present ; 1     ; Signed Integer                                                                                                                            ;
; comparison_present ; 1     ; Signed Integer                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; arithmetic_present ; 1     ; Signed Integer                                                                                                                            ;
; root_present       ; 1     ; Signed Integer                                                                                                                            ;
; conversion_present ; 1     ; Signed Integer                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; arithmetic_present ; 1     ; Signed Integer                                                                                                                                                            ;
; root_present       ; 1     ; Signed Integer                                                                                                                                                            ;
; conversion_present ; 1     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                                                                                                 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                       ;
; LPM_WIDTHA                                     ; 9            ; Signed Integer                                                                                                                                                                                                       ;
; LPM_WIDTHB                                     ; 6            ; Signed Integer                                                                                                                                                                                                       ;
; LPM_WIDTHP                                     ; 15           ; Signed Integer                                                                                                                                                                                                       ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                                                                                              ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                                                                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                                                                                                                              ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                                                                                                                                                                                       ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                                                                                              ;
; CBXI_PARAMETER                                 ; mult_9iu     ; Untyped                                                                                                                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                                                                                              ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                                                                                                ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                      ;
; LPM_WIDTHA                                     ; 6            ; Signed Integer                                                                                                                                                                                                      ;
; LPM_WIDTHB                                     ; 9            ; Signed Integer                                                                                                                                                                                                      ;
; LPM_WIDTHP                                     ; 15           ; Signed Integer                                                                                                                                                                                                      ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                                                                                             ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                                                                                                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                                                                                                                             ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                                                                                                                                                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                                                                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                                                                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                                                                                             ;
; CBXI_PARAMETER                                 ; mult_aiu     ; Untyped                                                                                                                                                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                                                                                             ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                                                                                                    ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; LPM_WIDTHA                                     ; 18           ; Signed Integer                                                                                                                                                                                                          ;
; LPM_WIDTHB                                     ; 18           ; Signed Integer                                                                                                                                                                                                          ;
; LPM_WIDTHP                                     ; 36           ; Signed Integer                                                                                                                                                                                                          ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                                                                                                          ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                                                                                                                                 ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                                                                                                                                                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_flu     ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                               ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                            ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 19    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 27    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 24    ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                          ;
; depth          ; 5     ; Signed Integer                                                                                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem ;
+------------------------------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                 ; Type                                                                                                                                                                                       ;
+------------------------------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                     ; Untyped                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                                    ; AUTO_CARRY                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                   ; IGNORE_CARRY                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                                                    ; AUTO_CASCADE                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                   ; IGNORE_CASCADE                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                                                     ; Untyped                                                                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT                                             ; Untyped                                                                                                                                                                                    ;
; WIDTH_A                            ; 12                                                    ; Signed Integer                                                                                                                                                                             ;
; WIDTHAD_A                          ; 8                                                     ; Signed Integer                                                                                                                                                                             ;
; NUMWORDS_A                         ; 256                                                   ; Signed Integer                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                          ; Untyped                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; WIDTH_B                            ; 12                                                    ; Signed Integer                                                                                                                                                                             ;
; WIDTHAD_B                          ; 8                                                     ; Signed Integer                                                                                                                                                                             ;
; NUMWORDS_B                         ; 256                                                   ; Signed Integer                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK0                                                ; Untyped                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                ; Untyped                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0                                                ; Untyped                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; CLEAR0                                                ; Untyped                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                                                     ; Signed Integer                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                                     ; Signed Integer                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                                  ; Untyped                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                                                     ; Signed Integer                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                              ; Untyped                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                                                                                                                                                                    ;
; INIT_FILE                          ; ./FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex ; Untyped                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_B                                                ; Untyped                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                                                     ; Signed Integer                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                       ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                       ; Untyped                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                                                 ; Untyped                                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                 ; Untyped                                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                                                     ; Signed Integer                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                          ; Untyped                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_b9u3                                       ; Untyped                                                                                                                                                                                    ;
+------------------------------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                                                                                          ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 24    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; depth          ; 0     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                          ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem ;
+------------------------------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                 ; Type                                                                                                                                                                                       ;
+------------------------------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                     ; Untyped                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                                    ; AUTO_CARRY                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                   ; IGNORE_CARRY                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                                                    ; AUTO_CASCADE                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                   ; IGNORE_CASCADE                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                                                     ; Untyped                                                                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT                                             ; Untyped                                                                                                                                                                                    ;
; WIDTH_A                            ; 21                                                    ; Signed Integer                                                                                                                                                                             ;
; WIDTHAD_A                          ; 8                                                     ; Signed Integer                                                                                                                                                                             ;
; NUMWORDS_A                         ; 256                                                   ; Signed Integer                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                          ; Untyped                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; WIDTH_B                            ; 21                                                    ; Signed Integer                                                                                                                                                                             ;
; WIDTHAD_B                          ; 8                                                     ; Signed Integer                                                                                                                                                                             ;
; NUMWORDS_B                         ; 256                                                   ; Signed Integer                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK0                                                ; Untyped                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                ; Untyped                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0                                                ; Untyped                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; CLEAR0                                                ; Untyped                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                                                     ; Signed Integer                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                                     ; Signed Integer                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                                  ; Untyped                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                                                     ; Signed Integer                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                              ; Untyped                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                                                                                                                                                                    ;
; INIT_FILE                          ; ./FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex ; Untyped                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_B                                                ; Untyped                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                                                     ; Signed Integer                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                       ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                       ; Untyped                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                                                 ; Untyped                                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                 ; Untyped                                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                                                     ; Signed Integer                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                          ; Untyped                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_99u3                                       ; Untyped                                                                                                                                                                                    ;
+------------------------------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                                                                                          ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 39    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; depth          ; 0     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist5 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                          ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem ;
+------------------------------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                 ; Type                                                                                                                                                                                       ;
+------------------------------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                     ; Untyped                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                                    ; AUTO_CARRY                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                   ; IGNORE_CARRY                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                                                    ; AUTO_CASCADE                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                   ; IGNORE_CASCADE                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                                                     ; Untyped                                                                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT                                             ; Untyped                                                                                                                                                                                    ;
; WIDTH_A                            ; 29                                                    ; Signed Integer                                                                                                                                                                             ;
; WIDTHAD_A                          ; 8                                                     ; Signed Integer                                                                                                                                                                             ;
; NUMWORDS_A                         ; 256                                                   ; Signed Integer                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                          ; Untyped                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; WIDTH_B                            ; 29                                                    ; Signed Integer                                                                                                                                                                             ;
; WIDTHAD_B                          ; 8                                                     ; Signed Integer                                                                                                                                                                             ;
; NUMWORDS_B                         ; 256                                                   ; Signed Integer                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK0                                                ; Untyped                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                ; Untyped                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0                                                ; Untyped                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; CLEAR0                                                ; Untyped                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                                                     ; Signed Integer                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                                     ; Signed Integer                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                                  ; Untyped                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                                                     ; Signed Integer                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                              ; Untyped                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                                                                                                                                                                    ;
; INIT_FILE                          ; ./FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex ; Untyped                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_B                                                ; Untyped                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                                                     ; Signed Integer                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                       ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                       ; Untyped                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                                                 ; Untyped                                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                 ; Untyped                                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                                                     ; Signed Integer                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                          ; Untyped                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_0au3                                       ; Untyped                                                                                                                                                                                    ;
+------------------------------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                 ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                                                                                                                                                                 ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                                                                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                        ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                 ;
; WIDTHAD_B                          ; 2                    ; Signed Integer                                                                                                                                                                                 ;
; NUMWORDS_B                         ; 4                    ; Signed Integer                                                                                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                        ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; CLEAR1               ; Untyped                                                                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_lip3      ; Untyped                                                                                                                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; depth          ; 5     ; Signed Integer                                                                                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|altera_customins_master_translator:cpu_custom_instruction_master_translator ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                  ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------+
; SHARED_COMB_AND_MULTI ; 0     ; Signed Integer                                                                                        ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0 ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                  ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; N_WIDTH          ; 4     ; Signed Integer                                                                                                        ;
; USE_DONE         ; 0     ; Signed Integer                                                                                                        ;
; NUM_FIXED_CYCLES ; 0     ; Signed Integer                                                                                                        ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0 ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                   ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N_WIDTH          ; 3     ; Signed Integer                                                                                                         ;
; USE_DONE         ; 1     ; Signed Integer                                                                                                         ;
; NUM_FIXED_CYCLES ; 1     ; Signed Integer                                                                                                         ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W               ; 26    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W               ; 26    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                                   ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 1     ; Signed Integer                                                                                                                                                   ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 1     ; Signed Integer                                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                   ;
; BITS_PER_WORD                  ; 0     ; Signed Integer                                                                                                                                                   ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 1     ; Signed Integer                                                                                                                                                   ;
; UAV_DATA_W                     ; 8     ; Signed Integer                                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 8     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_system_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 24    ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_nios_pi_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 7     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 82    ; Signed Integer                                                                                                       ;
; PKT_QOS_L                 ; 82    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                       ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                       ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                       ;
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                       ;
; ID                        ; 0     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                       ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_ADDR_W                ; 26    ; Signed Integer                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 82    ; Signed Integer                                                                                                              ;
; PKT_QOS_L                 ; 82    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                              ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                              ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                              ;
; ID                        ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_ADDR_W                ; 26    ; Signed Integer                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 54    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_H                ; 34    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_LOCK            ; 39    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 35    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_POSTED          ; 36    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 37    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_READ            ; 38    ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_H              ; 59    ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_L              ; 56    ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_H             ; 63    ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_L             ; 60    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 46    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 44    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 43    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 41    ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_H          ; 67    ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_L          ; 65    ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 73    ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 72    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 49    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 47    ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 74    ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 76    ; Signed Integer                                                                                                                                              ;
; ST_DATA_W                 ; 77    ; Signed Integer                                                                                                                                              ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                              ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                                              ;
; AVS_DATA_W                ; 8     ; Signed Integer                                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 1     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS               ; 1     ; Signed Integer                                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                              ;
; AVS_BE_W                  ; 1     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                              ;
; FIFO_DATA_W               ; 78    ; Signed Integer                                                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 78    ; Signed Integer                                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                         ;
; DATA_WIDTH          ; 78    ; Signed Integer                                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_s0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_system_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_system_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 48    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 45    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 53    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_nios_pi_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_nios_pi_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router:router|Nios_sopc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 7     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_001:router_001|Nios_sopc_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_002:router_002|Nios_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_003:router_003|Nios_sopc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_003:router_004|Nios_sopc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_005:router_005|Nios_sopc_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_003:router_006|Nios_sopc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_003:router_007|Nios_sopc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_003:router_008|Nios_sopc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_009:router_009|Nios_sopc_mm_interconnect_0_router_009_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_003:router_010|Nios_sopc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                            ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                            ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                            ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                            ;
; VALID_WIDTH               ; 9     ; Signed Integer                                                                                                            ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                            ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                            ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                            ;
; REORDER                   ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                   ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                                   ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                   ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                   ;
; VALID_WIDTH               ; 9     ; Signed Integer                                                                                                                   ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                   ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                   ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                   ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                                                ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                        ;
; PKT_BEGIN_BURST           ; 54    ; Signed Integer                                                                                                                                                        ;
; PKT_ADDR_H                ; 34    ; Signed Integer                                                                                                                                                        ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 43    ; Signed Integer                                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 41    ; Signed Integer                                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 46    ; Signed Integer                                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 44    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 35    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 37    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_READ            ; 38    ; Signed Integer                                                                                                                                                        ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                                        ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 51    ; Signed Integer                                                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 50    ; Signed Integer                                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 49    ; Signed Integer                                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 47    ; Signed Integer                                                                                                                                                        ;
; ST_DATA_W                 ; 77    ; Signed Integer                                                                                                                                                        ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                                        ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                        ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                        ;
; OUT_BYTE_CNT_H            ; 41    ; Signed Integer                                                                                                                                                        ;
; OUT_BURSTWRAP_H           ; 46    ; Signed Integer                                                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 43    ; Signed Integer                                                                                                                                                                                                                                                                             ;
; PKT_BYTE_CNT_L ; 41    ; Signed Integer                                                                                                                                                                                                                                                                             ;
; PKT_BYTEEN_H   ; 8     ; Signed Integer                                                                                                                                                                                                                                                                             ;
; PKT_BYTEEN_L   ; 8     ; Signed Integer                                                                                                                                                                                                                                                                             ;
; ST_DATA_W      ; 77    ; Signed Integer                                                                                                                                                                                                                                                                             ;
; ST_CHANNEL_W   ; 9     ; Signed Integer                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                            ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 53    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 60    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 59    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                    ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                    ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                    ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                    ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                    ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                    ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                    ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                    ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                    ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                    ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                    ;
; OUT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                                    ;
; OUT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 52    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_BYTE_CNT_L ; 50    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                         ;
; ST_DATA_W      ; 86    ; Signed Integer                                                                                                                                                                                                                                         ;
; ST_CHANNEL_W   ; 9     ; Signed Integer                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                            ;
; SCHEME         ; round-robin ; String                                                                                                                                                    ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                            ;
; SCHEME         ; round-robin ; String                                                                                                                                                    ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 9      ; Signed Integer                                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 18    ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; no-arb ; String                                                                                                                                                         ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                 ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                  ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                                                                        ;
; IN_PKT_ADDR_H                 ; 34    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                        ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 35    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 41    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 43    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 44    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 46    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 47    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 49    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 72    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 73    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 40    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 50    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 51    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 74    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 76    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_TRANS_WRITE            ; 37    ; Signed Integer                                                                                                                                                        ;
; IN_ST_DATA_W                  ; 77    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                                        ;
; OUT_ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                                        ;
; ST_CHANNEL_W                  ; 9     ; Signed Integer                                                                                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                        ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                        ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                                        ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                        ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                              ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                    ;
; IN_PKT_ADDR_H                 ; 43    ; Signed Integer                                                                                                                    ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                    ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 44    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTE_CNT_L             ; 50    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTE_CNT_H             ; 52    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURSTWRAP_L            ; 53    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURSTWRAP_H            ; 55    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_SIZE_L           ; 56    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_SIZE_H           ; 58    ; Signed Integer                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_L      ; 81    ; Signed Integer                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_H      ; 82    ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_EXCLUSIVE        ; 49    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_TYPE_L           ; 59    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_TYPE_H           ; 60    ; Signed Integer                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_L       ; 83    ; Signed Integer                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_H       ; 85    ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_WRITE            ; 46    ; Signed Integer                                                                                                                    ;
; IN_ST_DATA_W                  ; 86    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                    ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                    ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                    ;
; OUT_ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W                  ; 9     ; Signed Integer                                                                                                                    ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                    ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                    ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                    ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                    ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                    ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                  ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_ADDR_H                 ; 61    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                        ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 62    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 68    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 70    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 71    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 73    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 74    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 76    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 99    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 100   ; Signed Integer                                                                                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 67    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 77    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 78    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 101   ; Signed Integer                                                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 103   ; Signed Integer                                                                                                                                                        ;
; IN_PKT_TRANS_WRITE            ; 64    ; Signed Integer                                                                                                                                                        ;
; IN_ST_DATA_W                  ; 104   ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_ADDR_H                ; 34    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 35    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 41    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 43    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 47    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 49    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 72    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 73    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 40    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 50    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 51    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 74    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 76    ; Signed Integer                                                                                                                                                        ;
; OUT_ST_DATA_W                 ; 77    ; Signed Integer                                                                                                                                                        ;
; ST_CHANNEL_W                  ; 9     ; Signed Integer                                                                                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                        ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                        ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                                        ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                        ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                              ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                    ;
; IN_PKT_ADDR_H                 ; 61    ; Signed Integer                                                                                                                    ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                    ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 62    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTE_CNT_L             ; 68    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTE_CNT_H             ; 70    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURSTWRAP_L            ; 71    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURSTWRAP_H            ; 73    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_SIZE_L           ; 74    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_SIZE_H           ; 76    ; Signed Integer                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_L      ; 99    ; Signed Integer                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_H      ; 100   ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_EXCLUSIVE        ; 67    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_TYPE_L           ; 77    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_TYPE_H           ; 78    ; Signed Integer                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_L       ; 101   ; Signed Integer                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_H       ; 103   ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_WRITE            ; 64    ; Signed Integer                                                                                                                    ;
; IN_ST_DATA_W                  ; 104   ; Signed Integer                                                                                                                    ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                                    ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                    ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                                    ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 49    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_TYPE_L          ; 59    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_TYPE_H          ; 60    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                                    ;
; OUT_ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W                  ; 9     ; Signed Integer                                                                                                                    ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                    ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                    ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                    ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                    ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                    ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 10    ; Signed Integer                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                ;
; inDataWidth     ; 10    ; Signed Integer                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                ;
; outDataWidth    ; 10    ; Signed Integer                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                        ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                        ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_008 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                      ;
+---------------------------+----------+-----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                            ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                            ;
+---------------------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult35 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                     ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                                                                                  ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                                                                                  ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                                                                                  ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                  ;
; LATENCY                                        ; 0            ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                  ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult36 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                     ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                                                                  ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                                                  ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                                                                                  ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                  ;
; LATENCY                                        ; 0            ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                  ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult39 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                     ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                                                                                  ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                                                                                  ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                                                                                  ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                  ;
; LATENCY                                        ; 0            ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                  ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult38 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                     ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                                                                  ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                                                  ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                                                                                  ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                  ;
; LATENCY                                        ; 0            ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                  ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult6 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult7 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult8 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult9 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult10 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                     ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                                                                  ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                                                  ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                                                                                  ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                  ;
; LATENCY                                        ; 0            ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                  ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult11 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                     ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                                                                                  ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                                                                                  ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                                                                                  ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                  ;
; LATENCY                                        ; 0            ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                  ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult12 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                     ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                                                                  ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                                                  ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                                                                                  ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                  ;
; LATENCY                                        ; 0            ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                  ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult13 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                     ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                                                                                  ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                                                                                  ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                                                                                  ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                  ;
; LATENCY                                        ; 0            ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                  ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult14 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                     ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                                                                  ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                                                  ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                                                                                  ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                  ;
; LATENCY                                        ; 0            ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                  ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult15 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                     ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                                                                                  ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                                                                                  ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                                                                                  ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                  ;
; LATENCY                                        ; 0            ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                  ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult16 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                     ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                                                                  ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                                                  ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                                                                                  ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                  ;
; LATENCY                                        ; 0            ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                  ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult17 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                     ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                                                                                  ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                                                                                  ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                                                                                  ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                  ;
; LATENCY                                        ; 0            ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                  ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult18 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                     ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                                                                  ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                                                  ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                                                                                  ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                  ;
; LATENCY                                        ; 0            ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                  ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult19 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                     ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                                                                                  ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                                                                                  ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                                                                                  ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                  ;
; LATENCY                                        ; 0            ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                  ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult43 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                     ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                                                                                  ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                                                                                  ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                                                                                  ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                  ;
; LATENCY                                        ; 0            ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                  ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult44 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                     ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                                                                  ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                                                  ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                                                                                  ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                  ;
; LATENCY                                        ; 0            ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                  ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult47 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                     ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                                                                                  ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                                                                                  ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                                                                                  ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                  ;
; LATENCY                                        ; 0            ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                  ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult46 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                     ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                                                                  ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                                                  ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                                                                                  ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                  ;
; LATENCY                                        ; 0            ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                  ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult30 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                     ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                                                                  ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                                                  ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                                                                                  ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                  ;
; LATENCY                                        ; 0            ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                  ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult31 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                     ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                                                                                  ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                                                                                  ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                                                                                  ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                  ;
; LATENCY                                        ; 0            ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                  ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult28 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                     ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                                                                  ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                                                  ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                                                                                  ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                  ;
; LATENCY                                        ; 0            ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                  ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult26 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                     ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                                                                  ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                                                  ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                                                                                  ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                  ;
; LATENCY                                        ; 0            ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                  ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult25 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                     ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                                                                                  ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                                                                                  ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                                                                                  ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                  ;
; LATENCY                                        ; 0            ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                  ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                                                              ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                                                    ;
; LPM_WIDTHA                                     ; 17           ; Untyped                                                                                                                                                                           ;
; LPM_WIDTHB                                     ; 23           ; Untyped                                                                                                                                                                           ;
; LPM_WIDTHP                                     ; 40           ; Untyped                                                                                                                                                                           ;
; LPM_WIDTHR                                     ; 40           ; Untyped                                                                                                                                                                           ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                                                                                           ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                                                                                           ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                           ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                                                           ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER                                 ; mult_16t     ; Untyped                                                                                                                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                                                           ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div3 ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                                                              ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 18             ; Untyped                                                                                                                                                           ;
; LPM_WIDTHD             ; 3              ; Untyped                                                                                                                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                                                           ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                                                    ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                                                              ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 18             ; Untyped                                                                                                                                                           ;
; LPM_WIDTHD             ; 3              ; Untyped                                                                                                                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                                                           ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                                                    ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div2 ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                                                              ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 18             ; Untyped                                                                                                                                                           ;
; LPM_WIDTHD             ; 3              ; Untyped                                                                                                                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                                                           ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                                                    ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                                                              ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 18             ; Untyped                                                                                                                                                           ;
; LPM_WIDTHD             ; 3              ; Untyped                                                                                                                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                                                           ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                                                    ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div4 ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                                                              ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 18             ; Untyped                                                                                                                                                           ;
; LPM_WIDTHD             ; 3              ; Untyped                                                                                                                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                                                           ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                                                    ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                       ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                             ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                                                                                                    ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                                                                                                                    ;
; LPM_WIDTHP                                     ; 17           ; Untyped                                                                                                                                    ;
; LPM_WIDTHR                                     ; 17           ; Untyped                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                                                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                    ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                       ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                             ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                                                                                                    ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                                                                                                                    ;
; LPM_WIDTHP                                     ; 17           ; Untyped                                                                                                                                    ;
; LPM_WIDTHR                                     ; 17           ; Untyped                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                                                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                    ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                       ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                             ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                                                                                                    ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                                                                                                                    ;
; LPM_WIDTHP                                     ; 17           ; Untyped                                                                                                                                    ;
; LPM_WIDTHR                                     ; 17           ; Untyped                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                                                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                    ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                       ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                             ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                                                                                                    ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                                                                                                                    ;
; LPM_WIDTHP                                     ; 17           ; Untyped                                                                                                                                    ;
; LPM_WIDTHR                                     ; 17           ; Untyped                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                                                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                    ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                                                              ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                                                    ;
; LPM_WIDTHA                                     ; 13           ; Untyped                                                                                                                                                                           ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                                                                                                                           ;
; LPM_WIDTHP                                     ; 25           ; Untyped                                                                                                                                                                           ;
; LPM_WIDTHR                                     ; 25           ; Untyped                                                                                                                                                                           ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                                                                                           ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                                                                                           ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                           ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                                                           ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER                                 ; mult_v5t     ; Untyped                                                                                                                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                                                           ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                      ;
+-------------------------------+---------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                             ;
+-------------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                                 ;
; Entity Instance               ; sdram_pll:sdram_pll_inst|altpll:altpll_component                                                  ;
;     -- OPERATION_MODE         ; NORMAL                                                                                            ;
;     -- PLL_TYPE               ; AUTO                                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                 ;
; Entity Instance               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                            ;
;     -- PLL_TYPE               ; AUTO                                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                 ;
+-------------------------------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                       ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                 ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                     ;
; Entity Instance            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                    ;
; Entity Instance            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                    ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                       ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                                                                                                                                          ;
; Entity Instance                           ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                  ;
; Entity Instance                           ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 12                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                   ;
; Entity Instance                           ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 21                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 21                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                   ;
; Entity Instance                           ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 29                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 29                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                   ;
; Entity Instance                           ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                  ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                                                                                                                     ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                                                                                                      ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 42                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component    ;
;     -- LPM_WIDTHA                     ; 9                                                                                                                                                                                                                                          ;
;     -- LPM_WIDTHB                     ; 6                                                                                                                                                                                                                                          ;
;     -- LPM_WIDTHP                     ; 15                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component     ;
;     -- LPM_WIDTHA                     ; 6                                                                                                                                                                                                                                          ;
;     -- LPM_WIDTHB                     ; 9                                                                                                                                                                                                                                          ;
;     -- LPM_WIDTHP                     ; 15                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component ;
;     -- LPM_WIDTHA                     ; 18                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 36                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult35                                                                                                                    ;
;     -- LPM_WIDTHA                     ; 11                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 22                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult36                                                                                                                    ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult39                                                                                                                    ;
;     -- LPM_WIDTHA                     ; 11                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 22                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult38                                                                                                                    ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult2                                                                                                                     ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult3                                                                                                                     ;
;     -- LPM_WIDTHA                     ; 11                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 22                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult4                                                                                                                     ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult5                                                                                                                     ;
;     -- LPM_WIDTHA                     ; 11                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 22                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult6                                                                                                                     ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult7                                                                                                                     ;
;     -- LPM_WIDTHA                     ; 11                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 22                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult8                                                                                                                     ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult9                                                                                                                     ;
;     -- LPM_WIDTHA                     ; 11                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 22                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult10                                                                                                                    ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult11                                                                                                                    ;
;     -- LPM_WIDTHA                     ; 11                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 22                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult12                                                                                                                    ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult13                                                                                                                    ;
;     -- LPM_WIDTHA                     ; 11                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 22                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult14                                                                                                                    ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult15                                                                                                                    ;
;     -- LPM_WIDTHA                     ; 11                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 22                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult16                                                                                                                    ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult17                                                                                                                    ;
;     -- LPM_WIDTHA                     ; 11                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 22                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult18                                                                                                                    ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult19                                                                                                                    ;
;     -- LPM_WIDTHA                     ; 11                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 22                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult43                                                                                                                    ;
;     -- LPM_WIDTHA                     ; 11                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 22                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult44                                                                                                                    ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult47                                                                                                                    ;
;     -- LPM_WIDTHA                     ; 11                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 22                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult46                                                                                                                    ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult30                                                                                                                    ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult31                                                                                                                    ;
;     -- LPM_WIDTHA                     ; 11                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 22                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult28                                                                                                                    ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult26                                                                                                                    ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult25                                                                                                                    ;
;     -- LPM_WIDTHA                     ; 11                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 22                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult0                                                                                                                     ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult1                                                                                                                     ;
;     -- LPM_WIDTHA                     ; 11                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 22                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|lpm_mult:Mult1                                           ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 23                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 40                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult2                                                                                  ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 5                                                                                                                                                                                                                                          ;
;     -- LPM_WIDTHP                     ; 17                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0                                                                                  ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 5                                                                                                                                                                                                                                          ;
;     -- LPM_WIDTHP                     ; 17                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult1                                                                                  ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 5                                                                                                                                                                                                                                          ;
;     -- LPM_WIDTHP                     ; 17                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult3                                                                                  ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 5                                                                                                                                                                                                                                          ;
;     -- LPM_WIDTHP                     ; 17                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
; Entity Instance                       ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|lpm_mult:Mult0                                           ;
;     -- LPM_WIDTHA                     ; 13                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 25                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                         ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                     ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+---------------------------------------------+
; Port           ; Type  ; Severity ; Details                                     ;
+----------------+-------+----------+---------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                ;
+----------------+-------+----------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                        ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                   ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                            ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                     ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                        ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                   ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                    ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                    ;
; sink_burstsize       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                    ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                            ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                        ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[17..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                   ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                  ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                             ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_009:router_009|Nios_sopc_mm_interconnect_0_router_009_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_005:router_005|Nios_sopc_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_003:router_003|Nios_sopc_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_002:router_002|Nios_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_001:router_001|Nios_sopc_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router:router|Nios_sopc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_nios_pi_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_system_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_s0_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                            ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                     ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_nios_pi_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_system_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                 ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------+
; ci_master_readra   ; Output ; Info     ; Explicitly unconnected                                                                  ;
; ci_master_readrb   ; Output ; Info     ; Explicitly unconnected                                                                  ;
; ci_master_writerc  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; ci_master_a        ; Output ; Info     ; Explicitly unconnected                                                                  ;
; ci_master_b        ; Output ; Info     ; Explicitly unconnected                                                                  ;
; ci_master_c        ; Output ; Info     ; Explicitly unconnected                                                                  ;
; ci_master_ipending ; Output ; Info     ; Explicitly unconnected                                                                  ;
; ci_master_estatus  ; Output ; Info     ; Explicitly unconnected                                                                  ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect" ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                               ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; ci_slave_ipending ; Input ; Info     ; Explicitly unconnected                                                                                ;
; ci_slave_estatus  ; Input ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0" ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                               ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------+
; ci_master_readra    ; Output ; Info     ; Explicitly unconnected                                                                ;
; ci_master_readrb    ; Output ; Info     ; Explicitly unconnected                                                                ;
; ci_master_writerc   ; Output ; Info     ; Explicitly unconnected                                                                ;
; ci_master_a         ; Output ; Info     ; Explicitly unconnected                                                                ;
; ci_master_b         ; Output ; Info     ; Explicitly unconnected                                                                ;
; ci_master_c         ; Output ; Info     ; Explicitly unconnected                                                                ;
; ci_master_ipending  ; Output ; Info     ; Explicitly unconnected                                                                ;
; ci_master_estatus   ; Output ; Info     ; Explicitly unconnected                                                                ;
; ci_master_clk       ; Output ; Info     ; Explicitly unconnected                                                                ;
; ci_master_clken     ; Output ; Info     ; Explicitly unconnected                                                                ;
; ci_master_reset_req ; Output ; Info     ; Explicitly unconnected                                                                ;
; ci_master_reset     ; Output ; Info     ; Explicitly unconnected                                                                ;
; ci_master_start     ; Output ; Info     ; Explicitly unconnected                                                                ;
; ci_master_done      ; Input  ; Info     ; Stuck at GND                                                                          ;
; ci_slave_clk        ; Input  ; Info     ; Stuck at GND                                                                          ;
; ci_slave_clken      ; Input  ; Info     ; Stuck at GND                                                                          ;
; ci_slave_reset_req  ; Input  ; Info     ; Stuck at GND                                                                          ;
; ci_slave_reset      ; Input  ; Info     ; Stuck at GND                                                                          ;
; ci_slave_start      ; Input  ; Info     ; Stuck at GND                                                                          ;
; ci_slave_done       ; Output ; Info     ; Explicitly unconnected                                                                ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                           ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay" ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                                                        ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xout[16..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                            ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay" ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                                                        ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xout[10..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                            ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                               ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                          ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                               ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                          ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                               ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                          ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                     ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                   ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                              ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                   ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                              ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                   ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                              ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                            ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                       ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                   ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                              ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                       ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                  ;
; xout[26] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                           ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                   ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                              ;
; xout[22] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                       ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                   ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                              ;
; xout[18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                       ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                   ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                              ;
; xout[14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                       ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                             ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                        ;
; xout[10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                 ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                              ;
; xout[6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                              ;
; xout[2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                               ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                          ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                           ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                              ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                              ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                           ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                               ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                               ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                     ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                     ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                     ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                         ;
; xout[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                        ;
; xout[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                           ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                      ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                      ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                      ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                            ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                       ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                              ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi" ;
+--------+-------+----------+------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                        ;
+--------+-------+----------+------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                   ;
+--------+-------+----------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart"                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu"                                                                   ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                  ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; A_ci_multi_estatus  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; A_ci_multi_ipending ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; A_ci_multi_status   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; E_ci_combo_status   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_cpu:cpu"       ;
+---------------------+--------+----------+------------------------+
; Port                ; Type   ; Severity ; Details                ;
+---------------------+--------+----------+------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected ;
+---------------------+--------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                        ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_clk   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                   ;
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                         ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                         ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller"                       ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; transfer_mask[15..8]  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; data_out[15..8]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; restart_counter       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; restart_data_in       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; restart_transfer_mask ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer"                             ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                             ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; rom_address ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "rom_address[4..4]" will be connected to GND. ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                              ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; clear_error     ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; ack             ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; auto_init_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst            ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; ena            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                           ;
; clk_cnt[4..3]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                           ;
; clk_cnt[15..5] ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; clk_cnt[2..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; ack_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
; i2c_busy       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; oREADY       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_GESTURE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst"                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Gest_Custom1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
; oX5          ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (1 bits) it drives; bit(s) "oX5[9..1]" have no fanouts ;
; oX5          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; oNewFrame ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; oEndFrame ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; oX5  ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (1 bits) it drives; bit(s) "oX5[9..1]" have no fanouts ;
; oX5  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0"                    ;
+---------------------------+-------+----------+--------------+
; Port                      ; Type  ; Severity ; Details      ;
+---------------------------+-------+----------+--------------+
; mem_nios_pi_s2_chipselect ; Input ; Info     ; Stuck at VCC ;
; mem_nios_pi_s2_clken      ; Input ; Info     ; Stuck at VCC ;
; mem_nios_pi_s2_byteenable ; Input ; Info     ; Stuck at VCC ;
+---------------------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reset_delay:reset_delay_inst"                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; oRSTN   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oRD_RST ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 203                         ;
; cycloneiii_ff         ; 4645                        ;
;     CLR               ; 949                         ;
;     CLR SCLR          ; 17                          ;
;     CLR SCLR SLD      ; 5                           ;
;     CLR SLD           ; 93                          ;
;     ENA               ; 955                         ;
;     ENA CLR           ; 2056                        ;
;     ENA CLR SCLR      ; 47                          ;
;     ENA CLR SCLR SLD  ; 52                          ;
;     ENA CLR SLD       ; 204                         ;
;     ENA SCLR          ; 25                          ;
;     ENA SCLR SLD      ; 13                          ;
;     ENA SLD           ; 13                          ;
;     SCLR              ; 29                          ;
;     SLD               ; 7                           ;
;     plain             ; 180                         ;
; cycloneiii_io_obuf    ; 66                          ;
; cycloneiii_lcell_comb ; 8707                        ;
;     arith             ; 2295                        ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 709                         ;
;         3 data inputs ; 1576                        ;
;     normal            ; 6412                        ;
;         0 data inputs ; 120                         ;
;         1 data inputs ; 169                         ;
;         2 data inputs ; 792                         ;
;         3 data inputs ; 1500                        ;
;         4 data inputs ; 3831                        ;
; cycloneiii_mac_mult   ; 42                          ;
; cycloneiii_mac_out    ; 42                          ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 351                         ;
;                       ;                             ;
; Max LUT depth         ; 26.60                       ;
; Average LUT depth     ; 6.00                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 15                                    ;
; cycloneiii_ff         ; 72                                    ;
;     CLR               ; 2                                     ;
;     ENA               ; 13                                    ;
;     ENA CLR           ; 11                                    ;
;     ENA CLR SLD       ; 2                                     ;
;     SCLR              ; 18                                    ;
;     plain             ; 26                                    ;
; cycloneiii_lcell_comb ; 122                                   ;
;     arith             ; 4                                     ;
;         2 data inputs ; 4                                     ;
;     normal            ; 118                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 18                                    ;
;         3 data inputs ; 22                                    ;
;         4 data inputs ; 54                                    ;
;                       ;                                       ;
; Max LUT depth         ; 14.00                                 ;
; Average LUT depth     ; 3.02                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 191                                      ;
; cycloneiii_ff         ; 91                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 29                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 6                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 167                                      ;
;     arith             ; 9                                        ;
;         2 data inputs ; 9                                        ;
;     normal            ; 158                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 27                                       ;
;         3 data inputs ; 46                                       ;
;         4 data inputs ; 78                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 2.09                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:33     ;
; sld_hub:auto_hub ; 00:00:00     ;
; pzdyqx:nabboc    ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Fri Mar 31 12:55:11 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file MySPI.sv
    Info (12023): Found entity 1: spi_slave File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/MySPI.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file sdram_pll.v
    Info (12023): Found entity 1: sdram_pll File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/sdram_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/Nios_sopc.v
    Info (12023): Found entity 1: Nios_sopc File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/Nios_sopc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_irq_mapper.sv
    Info (12023): Found entity 1: Nios_sopc_irq_mapper File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter_007.v
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_avalon_st_adapter_007 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter_007.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_avalon_st_adapter_001 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_avalon_st_adapter File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_rsp_mux_001 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file Nios_sopc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_rsp_mux File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_rsp_demux_003 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_rsp_demux File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_cmd_mux_003 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_cmd_mux File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_cmd_demux_001 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_cmd_demux File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file Nios_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file Nios_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_009.sv
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_router_009_default_decode File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_009.sv Line: 45
    Info (12023): Found entity 2: Nios_sopc_mm_interconnect_0_router_009 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_009.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_router_005_default_decode File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: Nios_sopc_mm_interconnect_0_router_005 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_router_003_default_decode File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: Nios_sopc_mm_interconnect_0_router_003 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_router_002_default_decode File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: Nios_sopc_mm_interconnect_0_router_002 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_router_001_default_decode File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: Nios_sopc_mm_interconnect_0_router_001 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_router_default_decode File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: Nios_sopc_mm_interconnect_0_router File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_cpu_custom_instruction_master_multi_xconnect.sv
    Info (12023): Found entity 1: Nios_sopc_cpu_custom_instruction_master_multi_xconnect File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_custom_instruction_master_multi_xconnect.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_customins_slave_translator.sv
    Info (12023): Found entity 1: altera_customins_slave_translator File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_customins_slave_translator.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_cpu_custom_instruction_master_comb_xconnect.sv
    Info (12023): Found entity 1: Nios_sopc_cpu_custom_instruction_master_comb_xconnect File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_custom_instruction_master_comb_xconnect.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_customins_master_translator.v
    Info (12023): Found entity 1: altera_customins_master_translator File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_customins_master_translator.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_timer_system.v
    Info (12023): Found entity 1: Nios_sopc_timer_system File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_timer_system.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_sysid_qsys.v
    Info (12023): Found entity 1: Nios_sopc_sysid_qsys File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_sysid_qsys.v Line: 34
Info (12021): Found 2 design units, including 2 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_sdram_controller.v
    Info (12023): Found entity 1: Nios_sopc_sdram_controller_input_efifo_module File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_sdram_controller.v Line: 21
    Info (12023): Found entity 2: Nios_sopc_sdram_controller File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_sdram_controller.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_nios_custom_instr_floating_point_2_0.v
    Info (12023): Found entity 1: Nios_sopc_nios_custom_instr_floating_point_2_0 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_nios_custom_instr_floating_point_2_0.v Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/fpoint2_multi.vhd
    Info (12022): Found design unit 1: fpoint2_multi-fpmulti File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/fpoint2_multi.vhd Line: 37
    Info (12023): Found entity 1: fpoint2_multi File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/fpoint2_multi.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/fpoint2_multi_datapath.vhd
    Info (12022): Found design unit 1: fpoint2_multi_datapath-fp_data_path File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/fpoint2_multi_datapath.vhd Line: 37
    Info (12023): Found entity 1: fpoint2_multi_datapath File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/fpoint2_multi_datapath.vhd Line: 19
Info (12021): Found 1 design units, including 0 entities, in source file Nios_sopc/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd
    Info (12022): Found design unit 1: fpoint2_multi_dspba_library_package (nios_sopc) File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/fpoint2_multi_dspba_library.vhd
    Info (12022): Found design unit 1: fpoint2_multi_dspba_delay-delay File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/fpoint2_multi_dspba_library.vhd Line: 45
    Info (12023): Found entity 1: fpoint2_multi_dspba_delay File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/fpoint2_multi_dspba_library.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/FPAddSub/FPAddSub.vhd
    Info (12022): Found design unit 1: FPAddSub-normal File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 59
    Info (12023): Found entity 1: FPAddSub File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/FPDiv/FPDiv.vhd
    Info (12022): Found design unit 1: FPDiv-beh File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPDiv/FPDiv.vhd Line: 37
    Info (12023): Found entity 1: FPDiv File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPDiv/FPDiv.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/FPMult/FPMult.vhd
    Info (12022): Found design unit 1: FPMult-normal File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPMult/FPMult.vhd Line: 58
    Info (12023): Found entity 1: FPMult File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPMult/FPMult.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/IntToFloat/IntToFloat.vhd
    Info (12022): Found design unit 1: IntToFloat-normal File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/IntToFloat/IntToFloat.vhd Line: 58
    Info (12023): Found entity 1: IntToFloat File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/IntToFloat/IntToFloat.vhd Line: 49
Info (12021): Found 2 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/FloatToInt/FloatToInt.vhd
    Info (12022): Found design unit 1: FloatToInt-normal File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FloatToInt/FloatToInt.vhd Line: 55
    Info (12023): Found entity 1: FloatToInt File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FloatToInt/FloatToInt.vhd Line: 47
Info (12021): Found 2 design units, including 0 entities, in source file Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd
    Info (12022): Found design unit 1: FPSqrt_safe_path (nios_sopc) File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd Line: 18
    Info (12022): Found design unit 2: FPSqrt_safe_path-body File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt.vhd
    Info (12022): Found design unit 1: FPSqrt-normal File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 60
    Info (12023): Found entity 1: FPSqrt File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/fpoint2_combi.vhd
    Info (12022): Found design unit 1: fpoint2_combi-fpcombi File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/fpoint2_combi.vhd Line: 33
    Info (12023): Found entity 1: fpoint2_combi File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/fpoint2_combi.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd
    Info (12022): Found design unit 1: FPMinMaxFused-normal File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd Line: 57
    Info (12023): Found entity 1: FPMinMaxFused File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/FPCompareFused/FPCompareFused.vhd
    Info (12022): Found design unit 1: FPCompareFused-normal File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPCompareFused/FPCompareFused.vhd Line: 56
    Info (12023): Found entity 1: FPCompareFused File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPCompareFused/FPCompareFused.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/FPNeg_Abs/FPNeg.vhd
    Info (12022): Found design unit 1: FPNeg-normal File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPNeg_Abs/FPNeg.vhd Line: 34
    Info (12023): Found entity 1: FPNeg File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPNeg_Abs/FPNeg.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/FPNeg_Abs/FPAbs.vhd
    Info (12022): Found design unit 1: FPAbs-normal File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPNeg_Abs/FPAbs.vhd Line: 34
    Info (12023): Found entity 1: FPAbs File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPNeg_Abs/FPAbs.vhd Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/new_component.v
    Info (12023): Found entity 1: new_component File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/new_component.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mem_Nios_PI.v
    Info (12023): Found entity 1: Nios_sopc_mem_Nios_PI File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mem_Nios_PI.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_jtag_uart.v
    Info (12023): Found entity 1: Nios_sopc_jtag_uart_sim_scfifo_w File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_jtag_uart.v Line: 21
    Info (12023): Found entity 2: Nios_sopc_jtag_uart_scfifo_w File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_jtag_uart.v Line: 78
    Info (12023): Found entity 3: Nios_sopc_jtag_uart_sim_scfifo_r File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_jtag_uart.v Line: 164
    Info (12023): Found entity 4: Nios_sopc_jtag_uart_scfifo_r File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_jtag_uart.v Line: 243
    Info (12023): Found entity 5: Nios_sopc_jtag_uart File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_cpu.v
    Info (12023): Found entity 1: Nios_sopc_cpu File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: Nios_sopc_cpu_cpu_test_bench File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: Nios_sopc_cpu_cpu_debug_slave_wrapper File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: Nios_sopc_cpu_cpu_debug_slave_sysclk File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_mult_cell.v
    Info (12023): Found entity 1: Nios_sopc_cpu_cpu_mult_cell File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: Nios_sopc_cpu_cpu_debug_slave_tck File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 27 design units, including 27 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v
    Info (12023): Found entity 1: Nios_sopc_cpu_cpu_ic_data_module File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: Nios_sopc_cpu_cpu_ic_tag_module File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 89
    Info (12023): Found entity 3: Nios_sopc_cpu_cpu_bht_module File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 158
    Info (12023): Found entity 4: Nios_sopc_cpu_cpu_register_bank_a_module File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 227
    Info (12023): Found entity 5: Nios_sopc_cpu_cpu_register_bank_b_module File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 293
    Info (12023): Found entity 6: Nios_sopc_cpu_cpu_dc_tag_module File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 359
    Info (12023): Found entity 7: Nios_sopc_cpu_cpu_dc_data_module File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 425
    Info (12023): Found entity 8: Nios_sopc_cpu_cpu_dc_victim_module File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 494
    Info (12023): Found entity 9: Nios_sopc_cpu_cpu_nios2_oci_debug File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 562
    Info (12023): Found entity 10: Nios_sopc_cpu_cpu_nios2_oci_break File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 708
    Info (12023): Found entity 11: Nios_sopc_cpu_cpu_nios2_oci_xbrk File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 1001
    Info (12023): Found entity 12: Nios_sopc_cpu_cpu_nios2_oci_dbrk File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 1262
    Info (12023): Found entity 13: Nios_sopc_cpu_cpu_nios2_oci_itrace File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 1451
    Info (12023): Found entity 14: Nios_sopc_cpu_cpu_nios2_oci_td_mode File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 1634
    Info (12023): Found entity 15: Nios_sopc_cpu_cpu_nios2_oci_dtrace File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 1702
    Info (12023): Found entity 16: Nios_sopc_cpu_cpu_nios2_oci_compute_input_tm_cnt File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 1784
    Info (12023): Found entity 17: Nios_sopc_cpu_cpu_nios2_oci_fifo_wrptr_inc File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 1856
    Info (12023): Found entity 18: Nios_sopc_cpu_cpu_nios2_oci_fifo_cnt_inc File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 1899
    Info (12023): Found entity 19: Nios_sopc_cpu_cpu_nios2_oci_fifo File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 1946
    Info (12023): Found entity 20: Nios_sopc_cpu_cpu_nios2_oci_pib File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 2432
    Info (12023): Found entity 21: Nios_sopc_cpu_cpu_nios2_oci_im File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 2455
    Info (12023): Found entity 22: Nios_sopc_cpu_cpu_nios2_performance_monitors File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 2525
    Info (12023): Found entity 23: Nios_sopc_cpu_cpu_nios2_avalon_reg File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 2542
    Info (12023): Found entity 24: Nios_sopc_cpu_cpu_ociram_sp_ram_module File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 2635
    Info (12023): Found entity 25: Nios_sopc_cpu_cpu_nios2_ocimem File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 2700
    Info (12023): Found entity 26: Nios_sopc_cpu_cpu_nios2_oci File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 2881
    Info (12023): Found entity 27: Nios_sopc_cpu_cpu File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v
    Info (12023): Found entity 1: altera_up_accelerometer_spi_serial_bus_controller File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v
    Info (12023): Found entity 1: altera_up_accelerometer_spi_slow_clock_generator File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v
    Info (12023): Found entity 1: altera_up_accelerometer_spi_auto_init File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v Line: 29
Warning (10238): Verilog Module Declaration warning at altera_up_accelerometer_spi_auto_init_ctrl.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "altera_up_accelerometer_spi_auto_init_ctrl" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v
    Info (12023): Found entity 1: altera_up_accelerometer_spi_auto_init_ctrl File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_accelerometer_spi_0.v
    Info (12023): Found entity 1: Nios_sopc_accelerometer_spi_0 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_accelerometer_spi_0.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/MTL_ip.v
    Info (12023): Found entity 1: MTL_ip File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/MTL_ip.v Line: 13
Info (12021): Found 3 design units, including 3 entities, in source file mtl_touch_controller.sv
    Info (12023): Found entity 1: mtl_touch_controller File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_touch_controller.sv Line: 43
    Info (12023): Found entity 2: touch_buffer File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_touch_controller.sv Line: 215
    Info (12023): Found entity 3: pulseGenerator File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_touch_controller.sv Line: 247
Warning (10229): Verilog HDL Expression warning at mtl_display_controller.sv(272): truncated literal to match 8 bits File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 272
Info (12021): Found 1 design units, including 1 entities, in source file mtl_display_controller.sv
    Info (12023): Found entity 1: mtl_display_controller File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 42
Warning (10275): Verilog HDL Module Instantiation warning at mtl_controller.sv(159): ignored dangling comma in List of Port Connections File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_controller.sv Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file mtl_controller.sv
    Info (12023): Found entity 1: mtl_controller File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_controller.sv Line: 42
Info (12021): Found 3 design units, including 3 entities, in source file i2c_touch_config.v
    Info (12023): Found entity 1: i2c_touch_config File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 2
    Info (12023): Found entity 2: i2c_master_byte_ctrl File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 360
    Info (12023): Found entity 3: i2c_master_bit_ctrl File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 640
Info (12021): Found 2 design units, including 2 entities, in source file DE0_NANO.sv
    Info (12023): Found entity 1: DE0_NANO File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 2
    Info (12023): Found entity 2: reset_delay File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 252
Info (12021): Found 1 design units, including 1 entities, in source file MTL_PLL.v
    Info (12023): Found entity 1: MTL_PLL File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/MTL_PLL.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at mtl_controller.sv(174): created implicit net for "rst_Gest_Shoot" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_controller.sv Line: 174
Warning (10236): Verilog HDL Implicit Net warning at mtl_controller.sv(180): created implicit net for "ox5" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_controller.sv Line: 180
Warning (10236): Verilog HDL Implicit Net warning at mtl_controller.sv(190): created implicit net for "Gest_Shoot" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_controller.sv Line: 190
Warning (10236): Verilog HDL Implicit Net warning at MTL_ip.v(142): created implicit net for "ox5" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/MTL_ip.v Line: 142
Warning (10037): Verilog HDL or VHDL warning at Nios_sopc_sdram_controller.v(318): conditional expression evaluates to a constant File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_sdram_controller.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at Nios_sopc_sdram_controller.v(328): conditional expression evaluates to a constant File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_sdram_controller.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at Nios_sopc_sdram_controller.v(338): conditional expression evaluates to a constant File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_sdram_controller.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at Nios_sopc_sdram_controller.v(682): conditional expression evaluates to a constant File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_sdram_controller.v Line: 682
Info (12127): Elaborating entity "DE0_NANO" for the top level hierarchy
Warning (10034): Output port "LED" at DE0_NANO.sv(74) has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 74
Warning (10034): Output port "EPCS_ASDO" at DE0_NANO.sv(95) has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 95
Warning (10034): Output port "EPCS_DCLK" at DE0_NANO.sv(97) has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 97
Warning (10034): Output port "EPCS_NCSO" at DE0_NANO.sv(98) has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 98
Warning (10034): Output port "ADC_CS_N" at DE0_NANO.sv(107) has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 107
Warning (10034): Output port "ADC_SADDR" at DE0_NANO.sv(108) has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 108
Warning (10034): Output port "ADC_SCLK" at DE0_NANO.sv(109) has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 109
Info (12128): Elaborating entity "sdram_pll" for hierarchy "sdram_pll:sdram_pll_inst" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 148
Info (12128): Elaborating entity "altpll" for hierarchy "sdram_pll:sdram_pll_inst|altpll:altpll_component" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/sdram_pll.v Line: 91
Info (12130): Elaborated megafunction instantiation "sdram_pll:sdram_pll_inst|altpll:altpll_component" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/sdram_pll.v Line: 91
Info (12133): Instantiated megafunction "sdram_pll:sdram_pll_inst|altpll:altpll_component" with the following parameter: File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/sdram_pll.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "-167"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sdram_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v
    Info (12023): Found entity 1: sdram_pll_altpll File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/sdram_pll_altpll.v Line: 30
Info (12128): Elaborating entity "sdram_pll_altpll" for hierarchy "sdram_pll:sdram_pll_inst|altpll:altpll_component|sdram_pll_altpll:auto_generated" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "reset_delay" for hierarchy "reset_delay:reset_delay_inst" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 164
Info (12128): Elaborating entity "Nios_sopc" for hierarchy "Nios_sopc:u0" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 225
Info (12128): Elaborating entity "MTL_ip" for hierarchy "Nios_sopc:u0|MTL_ip:mtl_ip" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/Nios_sopc.v Line: 246
Warning (10858): Verilog HDL warning at MTL_ip.v(39): object oX5 used but never assigned File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/MTL_ip.v Line: 39
Warning (10030): Net "oX5" at MTL_ip.v(39) has no driver or initial value, using a default initial value '0' File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/MTL_ip.v Line: 39
Info (12128): Elaborating entity "mtl_controller" for hierarchy "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/MTL_ip.v Line: 149
Warning (10036): Verilog HDL or VHDL warning at mtl_controller.sv(190): object "Gest_Shoot" assigned a value but never read File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_controller.sv Line: 190
Warning (10034): Output port "oX5" at mtl_controller.sv(57) has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_controller.sv Line: 57
Info (12128): Elaborating entity "mtl_display_controller" for hierarchy "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_controller.sv Line: 159
Warning (10036): Verilog HDL or VHDL warning at mtl_display_controller.sv(98): object "display_area_prev" assigned a value but never read File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 98
Warning (10036): Verilog HDL or VHDL warning at mtl_display_controller.sv(106): object "isInRectangle2" assigned a value but never read File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 106
Warning (10036): Verilog HDL or VHDL warning at mtl_display_controller.sv(106): object "isInRectangle3" assigned a value but never read File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 106
Info (12128): Elaborating entity "mtl_touch_controller" for hierarchy "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_controller.sv Line: 187
Warning (10034): Output port "Gest_Custom1" at mtl_touch_controller.sv(51) has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_touch_controller.sv Line: 51
Info (12128): Elaborating entity "i2c_touch_config" for hierarchy "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_touch_controller.sv Line: 159
Warning (10036): Verilog HDL or VHDL warning at i2c_touch_config.v(79): object "iack" assigned a value but never read File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 79
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(162): truncated value with size 32 to match size of target (10) File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 162
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(184): truncated value with size 32 to match size of target (10) File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 184
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(205): truncated value with size 32 to match size of target (10) File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 205
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(232): truncated value with size 32 to match size of target (10) File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 232
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(241): truncated value with size 32 to match size of target (6) File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 241
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(271): truncated value with size 32 to match size of target (10) File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 271
Warning (10766): Verilog HDL Synthesis Attribute warning at i2c_touch_config.v(142): ignoring full_case attribute on case statement with explicit default case item File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 142
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(343): truncated value with size 32 to match size of target (10) File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 343
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(344): truncated value with size 32 to match size of target (9) File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 344
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(345): truncated value with size 32 to match size of target (10) File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 345
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(346): truncated value with size 32 to match size of target (9) File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 346
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(347): truncated value with size 32 to match size of target (10) File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 347
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(348): truncated value with size 32 to match size of target (9) File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 348
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(349): truncated value with size 32 to match size of target (10) File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 349
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(350): truncated value with size 32 to match size of target (9) File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 350
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(351): truncated value with size 32 to match size of target (10) File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 351
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(352): truncated value with size 32 to match size of target (9) File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 352
Warning (10030): Net "data_reg" at i2c_touch_config.v(129) has no driver or initial value, using a default initial value '0' File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 129
Info (12128): Elaborating entity "i2c_master_byte_ctrl" for hierarchy "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 109
Info (12128): Elaborating entity "i2c_master_bit_ctrl" for hierarchy "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 453
Info (10264): Verilog HDL Case Statement information at i2c_touch_config.v(880): all case item expressions in this case statement are onehot File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 880
Info (12128): Elaborating entity "MTL_PLL" for hierarchy "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_controller.sv Line: 203
Info (12128): Elaborating entity "altpll" for hierarchy "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/MTL_PLL.v Line: 95
Info (12130): Elaborated megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/MTL_PLL.v Line: 95
Info (12133): Instantiated megafunction "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component" with the following parameter: File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/MTL_PLL.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "33"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "50"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "33"
    Info (12134): Parameter "clk1_phase_shift" = "10101"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=MTL_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/MTL_PLL_altpll.v
    Info (12023): Found entity 1: MTL_PLL_altpll File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/MTL_PLL_altpll.v Line: 30
Info (12128): Elaborating entity "MTL_PLL_altpll" for hierarchy "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "Nios_sopc_accelerometer_spi_0" for hierarchy "Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/Nios_sopc.v Line: 263
Warning (10230): Verilog HDL assignment warning at Nios_sopc_accelerometer_spi_0.v(226): truncated value with size 32 to match size of target (8) File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_accelerometer_spi_0.v Line: 226
Warning (10230): Verilog HDL assignment warning at Nios_sopc_accelerometer_spi_0.v(241): truncated value with size 8 to match size of target (6) File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_accelerometer_spi_0.v Line: 241
Info (12128): Elaborating entity "altera_up_accelerometer_spi_auto_init_ctrl" for hierarchy "Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_accelerometer_spi_0.v Line: 340
Warning (10230): Verilog HDL assignment warning at altera_up_accelerometer_spi_auto_init_ctrl.v(137): truncated value with size 32 to match size of target (4) File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v Line: 137
Info (12128): Elaborating entity "altera_up_accelerometer_spi_auto_init" for hierarchy "Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_accelerometer_spi_0.v Line: 354
Info (12128): Elaborating entity "altera_up_accelerometer_spi_serial_bus_controller" for hierarchy "Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_accelerometer_spi_0.v Line: 375
Warning (10230): Verilog HDL assignment warning at altera_up_accelerometer_spi_serial_bus_controller.v(240): truncated value with size 32 to match size of target (5) File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v Line: 240
Info (12128): Elaborating entity "altera_up_accelerometer_spi_slow_clock_generator" for hierarchy "Nios_sopc:u0|Nios_sopc_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v Line: 293
Warning (10230): Verilog HDL assignment warning at altera_up_accelerometer_spi_slow_clock_generator.v(110): truncated value with size 32 to match size of target (4) File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v Line: 110
Info (12128): Elaborating entity "Nios_sopc_cpu" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/Nios_sopc.v Line: 321
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu.v Line: 123
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_test_bench" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_test_bench:the_Nios_sopc_cpu_cpu_test_bench" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 6098
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_ic_data_module" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_ic_data_module:Nios_sopc_cpu_cpu_ic_data" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 7112
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_ic_data_module:Nios_sopc_cpu_cpu_ic_data|altsyncram:the_altsyncram" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/altsyncram_cjd1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_ic_data_module:Nios_sopc_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_ic_tag_module" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_ic_tag_module:Nios_sopc_cpu_cpu_ic_tag" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 7178
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_ic_tag_module:Nios_sopc_cpu_cpu_ic_tag|altsyncram:the_altsyncram" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7ad1.tdf
    Info (12023): Found entity 1: altsyncram_7ad1 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/altsyncram_7ad1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7ad1" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_ic_tag_module:Nios_sopc_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_bht_module" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_bht_module:Nios_sopc_cpu_cpu_bht" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 7376
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_bht_module:Nios_sopc_cpu_cpu_bht|altsyncram:the_altsyncram" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf
    Info (12023): Found entity 1: altsyncram_97d1 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/altsyncram_97d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_97d1" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_bht_module:Nios_sopc_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_register_bank_a_module" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 8326
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf
    Info (12023): Found entity 1: altsyncram_fic1 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/altsyncram_fic1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_fic1" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_register_bank_b_module" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_b_module:Nios_sopc_cpu_cpu_register_bank_b" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 8344
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_mult_cell" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 8930
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_mult_cell.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v
    Info (12023): Found entity 1: altera_mult_add_vkp2 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/altera_mult_add_vkp2.v Line: 29
Info (12128): Elaborating entity "altera_mult_add_vkp2" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 455
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/altera_mult_add_vkp2.v Line: 117
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_dc_tag_module" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_tag_module:Nios_sopc_cpu_cpu_dc_tag" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 9352
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_tag_module:Nios_sopc_cpu_cpu_dc_tag|altsyncram:the_altsyncram" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 396
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1jc1.tdf
    Info (12023): Found entity 1: altsyncram_1jc1 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/altsyncram_1jc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1jc1" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_tag_module:Nios_sopc_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_dc_data_module" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_data_module:Nios_sopc_cpu_cpu_dc_data" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 9418
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_data_module:Nios_sopc_cpu_cpu_dc_data|altsyncram:the_altsyncram" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 465
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf
    Info (12023): Found entity 1: altsyncram_kdf1 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/altsyncram_kdf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_kdf1" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_data_module:Nios_sopc_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_dc_victim_module" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 9530
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 534
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf
    Info (12023): Found entity 1: altsyncram_r3d1 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/altsyncram_r3d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_r3d1" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_nios2_oci" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 10428
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_nios2_oci_debug" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_debug:the_Nios_sopc_cpu_cpu_nios2_oci_debug" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_debug:the_Nios_sopc_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 632
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_nios2_oci_break" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_break:the_Nios_sopc_cpu_cpu_nios2_oci_break" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 3128
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_nios2_oci_xbrk" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_xbrk:the_Nios_sopc_cpu_cpu_nios2_oci_xbrk" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 3151
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_nios2_oci_dbrk" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_dbrk:the_Nios_sopc_cpu_cpu_nios2_oci_dbrk" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 3178
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_nios2_oci_itrace" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_itrace:the_Nios_sopc_cpu_cpu_nios2_oci_itrace" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 3216
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_nios2_oci_dtrace" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_dtrace:the_Nios_sopc_cpu_cpu_nios2_oci_dtrace" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 3231
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_nios2_oci_td_mode" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_dtrace:the_Nios_sopc_cpu_cpu_nios2_oci_dtrace|Nios_sopc_cpu_cpu_nios2_oci_td_mode:Nios_sopc_cpu_cpu_nios2_oci_trc_ctrl_td_mode" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 1752
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_nios2_oci_fifo" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_fifo:the_Nios_sopc_cpu_cpu_nios2_oci_fifo" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 3246
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_fifo:the_Nios_sopc_cpu_cpu_nios2_oci_fifo|Nios_sopc_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_Nios_sopc_cpu_cpu_nios2_oci_compute_input_tm_cnt" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 2065
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_fifo:the_Nios_sopc_cpu_cpu_nios2_oci_fifo|Nios_sopc_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_Nios_sopc_cpu_cpu_nios2_oci_fifo_wrptr_inc" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 2074
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_fifo:the_Nios_sopc_cpu_cpu_nios2_oci_fifo|Nios_sopc_cpu_cpu_nios2_oci_fifo_cnt_inc:the_Nios_sopc_cpu_cpu_nios2_oci_fifo_cnt_inc" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 2083
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_nios2_oci_pib" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_pib:the_Nios_sopc_cpu_cpu_nios2_oci_pib" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 3251
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_nios2_oci_im" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_im:the_Nios_sopc_cpu_cpu_nios2_oci_im" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 3265
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_nios2_avalon_reg" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 3284
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_nios2_ocimem" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 3304
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_ociram_sp_ram_module" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|Nios_sopc_cpu_cpu_ociram_sp_ram_module:Nios_sopc_cpu_cpu_ociram_sp_ram" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|Nios_sopc_cpu_cpu_ociram_sp_ram_module:Nios_sopc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 2675
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/altsyncram_ac71.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|Nios_sopc_cpu_cpu_ociram_sp_ram_module:Nios_sopc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_debug_slave_wrapper" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 3406
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_debug_slave_tck" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_debug_slave_sysclk" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_sopc_cpu_cpu_debug_slave_phy" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_sopc_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_sopc_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_sopc_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "Nios_sopc_jtag_uart" for hierarchy "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/Nios_sopc.v Line: 334
Info (12128): Elaborating entity "Nios_sopc_jtag_uart_scfifo_w" for hierarchy "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/scfifo_jr21.tdf Line: 25
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/a_dpfifo_l011.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/scfifo_jr21.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/cntr_do7.tdf Line: 26
Info (12128): Elaborating entity "cntr_do7" for hierarchy "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/altsyncram_nio1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/a_dpfifo_l011.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/cntr_1ob.tdf Line: 26
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/a_dpfifo_l011.tdf Line: 45
Info (12128): Elaborating entity "Nios_sopc_jtag_uart_scfifo_r" for hierarchy "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic" with the following parameter: File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12131): Elaborated megafunction instantiation "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12128): Elaborating entity "Nios_sopc_mem_Nios_PI" for hierarchy "Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/Nios_sopc.v Line: 358
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mem_Nios_PI.v Line: 101
Info (12130): Elaborated megafunction instantiation "Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mem_Nios_PI.v Line: 101
Info (12133): Instantiated megafunction "Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram" with the following parameter: File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mem_Nios_PI.v Line: 101
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "Nios_sopc_mem_Nios_PI.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "128"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b132.tdf
    Info (12023): Found entity 1: altsyncram_b132 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/altsyncram_b132.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_b132" for hierarchy "Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "new_component" for hierarchy "Nios_sopc:u0|new_component:my_spi" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/Nios_sopc.v Line: 370
Info (12128): Elaborating entity "spi_slave" for hierarchy "Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/new_component.v Line: 34
Info (12128): Elaborating entity "Nios_sopc_nios_custom_instr_floating_point_2_0" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/Nios_sopc.v Line: 392
Info (12128): Elaborating entity "fpoint2_combi" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_nios_custom_instr_floating_point_2_0.v Line: 83
Info (12128): Elaborating entity "FPNeg" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPNeg:\ARITH_GEN:neg_map" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/fpoint2_combi.vhd Line: 87
Info (12128): Elaborating entity "FPAbs" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPAbs:\ARITH_GEN:abs_map" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/fpoint2_combi.vhd Line: 92
Info (12128): Elaborating entity "FPMinMaxFused" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPMinMaxFused:\COMP_GEN:FPMinMax" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/fpoint2_combi.vhd Line: 130
Warning (10036): Verilog HDL or VHDL warning at FPMinMaxFused.vhd(63): object "VCC_q" assigned a value but never read File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd Line: 63
Warning (10812): VHDL warning at FPMinMaxFused.vhd(364): sensitivity list already contains join_uid68_fpMinMaxFusedTest_q File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd Line: 364
Info (12128): Elaborating entity "FPCompareFused" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPCompareFused:\COMP_GEN:compare" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/fpoint2_combi.vhd Line: 137
Warning (10036): Verilog HDL or VHDL warning at FPCompareFused.vhd(62): object "VCC_q" assigned a value but never read File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPCompareFused/FPCompareFused.vhd Line: 62
Warning (10492): VHDL Process Statement warning at FPCompareFused.vhd(536): signal "GND_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPCompareFused/FPCompareFused.vhd Line: 536
Info (12128): Elaborating entity "fpoint2_multi" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_nios_custom_instr_floating_point_2_0.v Line: 100
Info (12128): Elaborating entity "fpoint2_multi_datapath" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/fpoint2_multi.vhd Line: 116
Info (12128): Elaborating entity "FPDiv" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/fpoint2_multi_datapath.vhd Line: 127
Info (12128): Elaborating entity "FPMult" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/fpoint2_multi_datapath.vhd Line: 138
Warning (10492): VHDL Process Statement warning at FPMult.vhd(840): signal "cstAllZWE_uid16_fpMulTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPMult/FPMult.vhd Line: 840
Warning (10492): VHDL Process Statement warning at FPMult.vhd(842): signal "cstAllOWE_uid14_fpMulTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPMult/FPMult.vhd Line: 842
Warning (10492): VHDL Process Statement warning at FPMult.vhd(843): signal "cstAllOWE_uid14_fpMulTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPMult/FPMult.vhd Line: 843
Warning (10492): VHDL Process Statement warning at FPMult.vhd(861): signal "cstAllZWF_uid15_fpMulTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPMult/FPMult.vhd Line: 861
Warning (10492): VHDL Process Statement warning at FPMult.vhd(863): signal "cstAllZWF_uid15_fpMulTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPMult/FPMult.vhd Line: 863
Warning (10492): VHDL Process Statement warning at FPMult.vhd(864): signal "oneFracRPostExc2_uid81_fpMulTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPMult/FPMult.vhd Line: 864
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPMult/FPMult.vhd Line: 432
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPMult/FPMult.vhd Line: 458
Info (12130): Elaborated megafunction instantiation "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPMult/FPMult.vhd Line: 458
Info (12133): Instantiated megafunction "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component" with the following parameter: File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPMult/FPMult.vhd Line: 458
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9iu.tdf
    Info (12023): Found entity 1: mult_9iu File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/mult_9iu.tdf Line: 29
Info (12128): Elaborating entity "mult_9iu" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPMult/FPMult.vhd Line: 492
Info (12130): Elaborated megafunction instantiation "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPMult/FPMult.vhd Line: 492
Info (12133): Instantiated megafunction "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component" with the following parameter: File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPMult/FPMult.vhd Line: 492
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_aiu.tdf
    Info (12023): Found entity 1: mult_aiu File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/mult_aiu.tdf Line: 29
Info (12128): Elaborating entity "mult_aiu" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPMult/FPMult.vhd Line: 533
Info (12130): Elaborated megafunction instantiation "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPMult/FPMult.vhd Line: 533
Info (12133): Instantiated megafunction "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component" with the following parameter: File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPMult/FPMult.vhd Line: 533
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_flu.tdf
    Info (12023): Found entity 1: mult_flu File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/mult_flu.tdf Line: 29
Info (12128): Elaborating entity "mult_flu" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component|mult_flu:auto_generated" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPMult/FPMult.vhd Line: 581
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPMult/FPMult.vhd Line: 599
Info (12128): Elaborating entity "FPAddSub" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/fpoint2_multi_datapath.vhd Line: 147
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(657): signal "cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 657
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(676): signal "VCC_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 676
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1281): signal "shiftOutConst_uid90_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1281
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1372): signal "countValue_farPath00_uid105_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1372
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1373): signal "countValue_farPath01_uid104_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1373
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1374): signal "countValue_farPath11_uid102_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1374
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1375): signal "countValue_farPath11_uid102_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1375
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1548): signal "leftShiftStage0Idx7_uid200_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1548
Warning (10812): VHDL warning at FPAddSub.vhd(1590): sensitivity list already contains fracPostNorm_farPath11_uid97_fpAddSubTest_ieeeAdd_b File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1590
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1645): signal "VCC_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1645
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1891): signal "cstAllZWE_uid22_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1891
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1893): signal "cstAllOWE_uid20_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1893
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1894): signal "cstAllOWE_uid20_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1894
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1917): signal "cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1917
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1919): signal "cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1919
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1920): signal "oneFracRPostExc2_uid140_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1920
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 742
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 827
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1292
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1319
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1420
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1476
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1484
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1496
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1508
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1528
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1627
Info (12128): Elaborating entity "IntToFloat" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/fpoint2_multi_datapath.vhd Line: 164
Warning (10492): VHDL Process Statement warning at IntToFloat.vhd(264): signal "zs_uid36_lzcShifterZ1_uid10_fxpToFPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/IntToFloat/IntToFloat.vhd Line: 264
Warning (10492): VHDL Process Statement warning at IntToFloat.vhd(443): signal "maxCount_uid11_fxpToFPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/IntToFloat/IntToFloat.vhd Line: 443
Warning (10492): VHDL Process Statement warning at IntToFloat.vhd(551): signal "expZ_uid30_fxpToFPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/IntToFloat/IntToFloat.vhd Line: 551
Warning (10492): VHDL Process Statement warning at IntToFloat.vhd(552): signal "expInf_uid21_fxpToFPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/IntToFloat/IntToFloat.vhd Line: 552
Warning (10492): VHDL Process Statement warning at IntToFloat.vhd(553): signal "expInf_uid21_fxpToFPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/IntToFloat/IntToFloat.vhd Line: 553
Warning (10492): VHDL Process Statement warning at IntToFloat.vhd(577): signal "fracZ_uid24_fxpToFPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/IntToFloat/IntToFloat.vhd Line: 577
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/IntToFloat/IntToFloat.vhd Line: 331
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/IntToFloat/IntToFloat.vhd Line: 339
Info (12128): Elaborating entity "FloatToInt" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/fpoint2_multi_datapath.vhd Line: 175
Warning (10492): VHDL Process Statement warning at FloatToInt.vhd(165): signal "d0_uid29_fpToFxPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FloatToInt/FloatToInt.vhd Line: 165
Warning (10492): VHDL Process Statement warning at FloatToInt.vhd(166): signal "d1_uid28_fpToFxPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FloatToInt/FloatToInt.vhd Line: 166
Warning (10492): VHDL Process Statement warning at FloatToInt.vhd(167): signal "d3_uid26_fpToFxPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FloatToInt/FloatToInt.vhd Line: 167
Warning (10492): VHDL Process Statement warning at FloatToInt.vhd(168): signal "d3_uid26_fpToFxPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FloatToInt/FloatToInt.vhd Line: 168
Warning (10492): VHDL Process Statement warning at FloatToInt.vhd(327): signal "maxPosValueS_uid36_fpToFxPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FloatToInt/FloatToInt.vhd Line: 327
Warning (10492): VHDL Process Statement warning at FloatToInt.vhd(328): signal "maxNegValueS_uid37_fpToFxPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FloatToInt/FloatToInt.vhd Line: 328
Warning (10492): VHDL Process Statement warning at FloatToInt.vhd(329): signal "maxNegValueU_uid41_fpToFxPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FloatToInt/FloatToInt.vhd Line: 329
Info (12128): Elaborating entity "FPSqrt" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/fpoint2_multi_datapath.vhd Line: 188
Warning (10296): VHDL warning at FPSqrt.vhd(758): ignored assignment of value to null range File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 758
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 312
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist0" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 317
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 347
Info (12130): Elaborated megafunction instantiation "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 347
Info (12133): Instantiated megafunction "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem" with the following parameter: File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 347
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "unused"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "./FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_B"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b9u3.tdf
    Info (12023): Found entity 1: altsyncram_b9u3 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/altsyncram_b9u3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_b9u3" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_b9u3:auto_generated" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 389
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 422
Warning (10445): VHDL Subtype or Type Declaration warning at fpoint2_multi_dspba_library.vhd(51): subtype or type has null range File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/fpoint2_multi_dspba_library.vhd Line: 51
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 436
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 444
Info (12130): Elaborated megafunction instantiation "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 444
Info (12133): Instantiated megafunction "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem" with the following parameter: File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 444
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "unused"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "./FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_B"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "21"
    Info (12134): Parameter "width_b" = "21"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_99u3.tdf
    Info (12023): Found entity 1: altsyncram_99u3 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/altsyncram_99u3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_99u3" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_99u3:auto_generated" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 527
Warning (10445): VHDL Subtype or Type Declaration warning at fpoint2_multi_dspba_library.vhd(51): subtype or type has null range File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/fpoint2_multi_dspba_library.vhd Line: 51
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 549
Info (12130): Elaborated megafunction instantiation "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 549
Info (12133): Instantiated megafunction "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem" with the following parameter: File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 549
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "unused"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "./FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_B"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "29"
    Info (12134): Parameter "width_b" = "29"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0au3.tdf
    Info (12023): Found entity 1: altsyncram_0au3 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/altsyncram_0au3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0au3" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_0au3:auto_generated" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 735
Info (12130): Elaborated megafunction instantiation "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 735
Info (12133): Instantiated megafunction "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem" with the following parameter: File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 735
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = ""
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "numwords_b" = "4"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lip3.tdf
    Info (12023): Found entity 1: altsyncram_lip3 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/altsyncram_lip3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_lip3" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_lip3:auto_generated" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist1" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 893
Info (12128): Elaborating entity "Nios_sopc_sdram_controller" for hierarchy "Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/Nios_sopc.v Line: 415
Info (12128): Elaborating entity "Nios_sopc_sdram_controller_input_efifo_module" for hierarchy "Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_sdram_controller.v Line: 298
Info (12128): Elaborating entity "Nios_sopc_sysid_qsys" for hierarchy "Nios_sopc:u0|Nios_sopc_sysid_qsys:sysid_qsys" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/Nios_sopc.v Line: 422
Info (12128): Elaborating entity "Nios_sopc_timer_system" for hierarchy "Nios_sopc:u0|Nios_sopc_timer_system:timer_system" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/Nios_sopc.v Line: 433
Info (12128): Elaborating entity "altera_customins_master_translator" for hierarchy "Nios_sopc:u0|altera_customins_master_translator:cpu_custom_instruction_master_translator" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/Nios_sopc.v Line: 505
Info (12128): Elaborating entity "Nios_sopc_cpu_custom_instruction_master_comb_xconnect" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu_custom_instruction_master_comb_xconnect:cpu_custom_instruction_master_comb_xconnect" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/Nios_sopc.v Line: 532
Info (12128): Elaborating entity "altera_customins_slave_translator" for hierarchy "Nios_sopc:u0|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/Nios_sopc.v Line: 575
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2) File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_customins_slave_translator.sv Line: 126
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2) File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_customins_slave_translator.sv Line: 132
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2) File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_customins_slave_translator.sv Line: 135
Info (12128): Elaborating entity "Nios_sopc_cpu_custom_instruction_master_multi_xconnect" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/Nios_sopc.v Line: 614
Info (12128): Elaborating entity "altera_customins_slave_translator" for hierarchy "Nios_sopc:u0|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/Nios_sopc.v Line: 657
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2) File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_customins_slave_translator.sv Line: 126
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2) File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_customins_slave_translator.sv Line: 132
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2) File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_customins_slave_translator.sv Line: 135
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/Nios_sopc.v Line: 732
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 799
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 859
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 923
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 987
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 1051
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 1115
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 1179
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 1243
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 1371
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_nios_pi_s1_translator" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 1435
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 1516
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 1597
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 1681
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 1722
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 1806
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 1847
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 2556
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 2597
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 2638
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_router" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router:router" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 2779
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_router_default_decode" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router:router|Nios_sopc_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router.sv Line: 192
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_router_001" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_001:router_001" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 2795
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_router_001_default_decode" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_001:router_001|Nios_sopc_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_router_002" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_002:router_002" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 2811
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_router_002_default_decode" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_002:router_002|Nios_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_router_003" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_003:router_003" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 2827
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_router_003_default_decode" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_003:router_003|Nios_sopc_mm_interconnect_0_router_003_default_decode:the_default_decode" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_router_005" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_005:router_005" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 2859
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_router_005_default_decode" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_005:router_005|Nios_sopc_mm_interconnect_0_router_005_default_decode:the_default_decode" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_005.sv Line: 178
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_router_009" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_009:router_009" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 2923
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_router_009_default_decode" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_009:router_009|Nios_sopc_mm_interconnect_0_router_009_default_decode:the_default_decode" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_009.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 2989
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 3089
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 3139
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_cmd_demux" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 3204
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_cmd_demux_001" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 3227
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_cmd_mux" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 3244
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_cmd_mux_003" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 3301
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_cmd_mux_003.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_rsp_demux" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 3409
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_rsp_demux_003" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 3466
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_rsp_mux" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 3622
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_rsp_mux.sv Line: 422
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_rsp_mux_001" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 3645
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 3711
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 3777
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 3843
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 3909
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_avalon_st_adapter" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 3938
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Nios_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 3967
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|Nios_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_avalon_st_adapter_007" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 4141
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007|Nios_sopc_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter_007.v Line: 200
Info (12128): Elaborating entity "Nios_sopc_irq_mapper" for hierarchy "Nios_sopc:u0|Nios_sopc_irq_mapper:irq_mapper" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/Nios_sopc.v Line: 742
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Nios_sopc:u0|altera_reset_controller:rst_controller" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/Nios_sopc.v Line: 805
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (12020): Port "jdo" on the entity instantiation of "the_Nios_sopc_cpu_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 3216
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2017.03.31.12:55:46 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/ip/sld7325694e/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Info (278001): Inferred 47 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Mult35" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 162
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Mult36" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 163
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Mult39" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 164
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Mult38" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 164
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Mult2" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 135
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Mult3" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 135
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Mult4" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 136
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Mult5" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 136
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Mult6" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 137
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Mult7" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 137
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Mult8" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 138
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Mult9" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 138
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Mult10" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 139
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Mult11" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 139
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Mult12" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 140
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Mult13" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 140
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Mult14" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 141
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Mult15" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 141
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Mult16" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 142
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Mult17" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 142
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Mult18" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 143
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Mult19" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 143
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Mult43" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 172
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Mult44" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 173
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Mult47" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 174
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Mult46" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 174
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Mult30" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 150
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Mult31" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 150
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Mult28" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 149
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Mult26" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 148
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Mult25" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 147
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Mult0" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 134
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Mult1" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 134
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 504
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Div3" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 350
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Div0" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 344
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Div2" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 348
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Div1" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 346
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Div4" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 352
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Mult2" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 347
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Mult0" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 343
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Mult1" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 345
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Mult3" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 349
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 399
Info (12130): Elaborated megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult35" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 162
Info (12133): Instantiated megafunction "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult35" with the following parameter: File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 162
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf
    Info (12023): Found entity 1: mult_p5t File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/mult_p5t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult36" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 163
Info (12133): Instantiated megafunction "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult36" with the following parameter: File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 163
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_t5t.tdf
    Info (12023): Found entity 1: mult_t5t File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/mult_t5t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult2" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 135
Info (12133): Instantiated megafunction "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult2" with the following parameter: File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 135
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult3" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 135
Info (12133): Instantiated megafunction "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult3" with the following parameter: File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/mtl_display_controller.sv Line: 135
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf
    Info (12023): Found entity 1: mult_jp01 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/mult_jp01.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|lpm_mult:Mult1" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 504
Info (12133): Instantiated megafunction "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|lpm_mult:Mult1" with the following parameter: File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 504
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "23"
    Info (12134): Parameter "LPM_WIDTHP" = "40"
    Info (12134): Parameter "LPM_WIDTHR" = "40"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_16t.tdf
    Info (12023): Found entity 1: mult_16t File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/mult_16t.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_mult_cell:the_Nios_sopc_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j011.tdf
    Info (12023): Found entity 1: mult_j011 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/mult_j011.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div3" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 350
Info (12133): Instantiated megafunction "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div3" with the following parameter: File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 350
    Info (12134): Parameter "LPM_WIDTHN" = "18"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf
    Info (12023): Found entity 1: lpm_divide_3jm File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/lpm_divide_3jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/sign_div_unsign_rlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf
    Info (12023): Found entity 1: alt_u_div_a7f File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/alt_u_div_a7f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult2" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 347
Info (12133): Instantiated megafunction "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult2" with the following parameter: File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 347
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult2" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult2" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult2" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf
    Info (12023): Found entity 1: add_sub_bfh File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/add_sub_bfh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult2" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult2" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf
    Info (12023): Found entity 1: add_sub_mgh File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/add_sub_mgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult2" File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|lpm_mult:Mult0" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 399
Info (12133): Instantiated megafunction "Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|lpm_mult:Mult0" with the following parameter: File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 399
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_v5t.tdf
    Info (12023): Found entity 1: mult_v5t File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/db/mult_v5t.tdf Line: 29
Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the OpenCore Plus Hardware Evaluation feature
Warning (265072): Messages from megafunction that supports OpenCore Plus feature
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 48 buffer(s)
    Info (13019): Ignored 48 SOFT buffer(s)
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_2[0]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 113
    Warning (13040): bidirectional pin "GPIO_2[1]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 113
    Warning (13040): bidirectional pin "GPIO_2[2]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 113
    Warning (13040): bidirectional pin "GPIO_2[3]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 113
    Warning (13040): bidirectional pin "GPIO_2[4]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 113
    Warning (13040): bidirectional pin "GPIO_2[5]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 113
    Warning (13040): bidirectional pin "GPIO_2[6]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 113
    Warning (13040): bidirectional pin "GPIO_2[7]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 113
    Warning (13040): bidirectional pin "GPIO_2[8]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 113
    Warning (13040): bidirectional pin "GPIO_2[9]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 113
    Warning (13040): bidirectional pin "GPIO_2[10]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 113
    Warning (13040): bidirectional pin "GPIO_2[11]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 113
    Warning (13040): bidirectional pin "GPIO_2[12]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 113
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 117
Warning (13050): Open-drain buffer(s) that do not directly drive top-level pin(s) are removed
    Warning (13051): Converted the fanout from the open-drain buffer "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|scl_pad_i" to the node "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL" into a wire File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 41
Info (13000): Registers with preset signals will power-up high File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/Nios_sopc/synthesis/submodules/Nios_sopc_sdram_controller.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 74
    Warning (13410): Pin "LED[1]" is stuck at GND File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 74
    Warning (13410): Pin "LED[2]" is stuck at GND File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 74
    Warning (13410): Pin "LED[3]" is stuck at GND File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 74
    Warning (13410): Pin "LED[4]" is stuck at GND File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 74
    Warning (13410): Pin "LED[5]" is stuck at GND File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 74
    Warning (13410): Pin "LED[6]" is stuck at GND File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 74
    Warning (13410): Pin "LED[7]" is stuck at GND File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 74
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 86
    Warning (13410): Pin "EPCS_ASDO" is stuck at GND File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 95
    Warning (13410): Pin "EPCS_DCLK" is stuck at GND File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 97
    Warning (13410): Pin "EPCS_NCSO" is stuck at GND File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 98
    Warning (13410): Pin "ADC_CS_N" is stuck at GND File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 107
    Warning (13410): Pin "ADC_SADDR" is stuck at GND File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 108
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 109
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 432 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|done" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 62
    Info (17048): Logic cell "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_al" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 68
    Info (17048): Logic cell "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|sto" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 76
    Info (17048): Logic cell "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|rd" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 77
    Info (17048): Logic cell "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|wr" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 78
    Info (17048): Logic cell "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|sta" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 75
    Info (17048): Logic cell "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|ack" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/i2c_touch_config.v Line: 80
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (13000): Registers with preset signals will power-up high File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 77
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 80
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 80
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 80
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 80
    Warning (15610): No output dependent on input pin "EPCS_DATA0" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 96
    Warning (15610): No output dependent on input pin "ADC_SDAT" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 110
    Warning (15610): No output dependent on input pin "GPIO_2_IN[0]" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 114
    Warning (15610): No output dependent on input pin "GPIO_2_IN[1]" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 114
    Warning (15610): No output dependent on input pin "GPIO_2_IN[2]" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 114
    Warning (15610): No output dependent on input pin "GPIO_0_IN[0]" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 118
    Warning (15610): No output dependent on input pin "GPIO_0_IN[1]" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.sv Line: 118
Info (21057): Implemented 12064 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 68 output pins
    Info (21060): Implemented 65 bidirectional pins
    Info (21061): Implemented 11476 logic cells
    Info (21064): Implemented 351 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 82 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 191 warnings
    Info: Peak virtual memory: 1249 megabytes
    Info: Processing ended: Fri Mar 31 12:56:38 2017
    Info: Elapsed time: 00:01:27
    Info: Total CPU time (on all processors): 00:02:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project_ACC/DE0_NANO.map.smsg.


