#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Nov 19 08:55:20 2020
# Process ID: 12776
# Current directory: C:/Users/User/Desktop/ECE/Final Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12512 C:\Users\User\Desktop\ECE\Final Project\Final Project.xpr
# Log file: C:/Users/User/Desktop/ECE/Final Project/vivado.log
# Journal file: C:/Users/User/Desktop/ECE/Final Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/User/Desktop/ECE/Final Project/Final Project.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 813.254 ; gain = 129.703
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv" into library work [C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv:1]
[Thu Nov 19 08:59:48 2020] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/synth_1/runme.log
launch_runs impl_2
[Thu Nov 19 09:00:32 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Thu Nov 19 09:01:41 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE24FDA
set_property PROGRAM.FILE {C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/Scroll_Text.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/Scroll_Text.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv" into library work [C:/Users/User/Desktop/ECE/Final Project/RTL/Scroll_Text.sv:1]
[Thu Nov 19 09:05:57 2020] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/synth_1/runme.log
launch_runs impl_2
[Thu Nov 19 09:06:30 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Thu Nov 19 09:07:31 2020] Launched impl_2...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/Scroll_Text.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_2/Scroll_Text.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AE24FDA
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 19 09:10:50 2020...
