// Seed: 2717102769
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    output id_3,
    input id_4,
    input id_5,
    output logic id_6,
    output reg id_7,
    output logic id_8,
    input id_9
);
  defparam id_10.id_11 = 1'b0;
  always @* id_7 <= id_9[1 : ""];
endmodule
