// Seed: 2690535626
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    output tri0 id_3,
    input tri id_4,
    input tri id_5,
    input uwire id_6,
    output uwire id_7,
    output tri1 id_8
);
  logic id_10;
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    input tri1 id_2,
    input wire id_3,
    output supply0 id_4,
    input tri1 id_5,
    output wire id_6,
    output wire id_7,
    output tri0 id_8,
    output wand id_9,
    output tri1 id_10,
    input tri1 id_11,
    input tri id_12,
    output tri0 id_13
);
  assign id_1 = -1'b0 & 1;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_12,
      id_9,
      id_5,
      id_11,
      id_11,
      id_13,
      id_4
  );
endmodule
