/* SPDX-License-Identifier: GPL-2.0+ */
#ifndef __MC68EZ328_H__
#define __MC68EZ328_H__

#include <linux/bitops.h>

#ifdef CONFIG_MC68EZ328
#define MC68EZ328_SCR		0xFFFFF000
#define MC68EZ328_SCR_BET	(1 << 4)
#define MC68EZ328_SCR_SO	(1 << 3)

#define MC68EZ328_GROUPBASEADDR	0xfffff100
#define MC68EZ328_GROUPBASEADDR_A 0x0
#define MC68EZ328_GROUPBASEADDR_B 0x2
#define MC68EZ328_GROUPBASEADDR_C 0x4
#define MC68EZ328_GROUPBASEADDR_D 0x6

#define MC68EZ328_CHIPSELECT	0xfffff110
#define MC68EZ328_CHIPSELECT_A	0x0
#define MC68EZ328_CHIPSELECT_B	0x2
#define MC68EZ328_CHIPSELECT_C	0x4
#define MC68EZ328_CHIPSELECT_D	0x6

#define MC68EZ328_PORTS		0xfffff400
#define MC68EZ328_PORTS_PBSEL		0xb
#define MC68EZ328_PORTS_PESEL		0x23

#define MC68EZ328_UART			0xfffff900
#define MC68EZ328_UART_USTCNT	0x0
#define MC68EZ328_UART_USTCNT_87	(1 << 8)
#define MC68EZ328_UART_USTCNT_TXEN	(1 << 13)
#define MC68EZ328_UART_USTCNT_UEN	(1 << 15)
#define MC68EZ328_UART_UBAUD	0x2
#define MC68EZ328_UART_TXFLAGS	0x6
#define MC68EZ328_UART_TXDATA	0x7

#define MC68EZ328_RTC		0xFFFFFB00
#define MC68EZ328_RTC_WDT	(MC68EZ328_RTC + 0xa)
#define MC68EZ328_DRAMC		0xFFFFFC00
#define MC68EZ328_DRAMC_DRAMMC	0
#define MC68EZ328_DRAMC_DRAMC	0x2
#endif
#endif
