{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604675580080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604675580084 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 06 16:12:59 2020 " "Processing started: Fri Nov 06 16:12:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604675580084 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675580084 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_SOC_ADC -c DE0_NANO_SOC_ADC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_SOC_ADC -c DE0_NANO_SOC_ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675580084 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604675580703 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604675580703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0_nano_soc_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_nano_SoC_ADC-rtl " "Found design unit 1: DE0_nano_SoC_ADC-rtl" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587502 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_nano_SoC_ADC " "Found entity 1: DE0_nano_SoC_ADC" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/de0_nano_soc_qsys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/de0_nano_soc_qsys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_NANO_SOC_QSYS-rtl " "Found design unit 1: DE0_NANO_SOC_QSYS-rtl" {  } { { "DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587505 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS " "Found entity 1: DE0_NANO_SOC_QSYS" {  } { { "DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/de0_nano_soc_qsys_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/de0_nano_soc_qsys_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_nano_soc_qsys_rst_controller-rtl " "Found design unit 1: de0_nano_soc_qsys_rst_controller-rtl" {  } { { "DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587506 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_soc_qsys_rst_controller " "Found entity 1: de0_nano_soc_qsys_rst_controller" {  } { { "DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/de0_nano_soc_qsys_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/de0_nano_soc_qsys_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_nano_soc_qsys_rst_controller_001-rtl " "Found design unit 1: de0_nano_soc_qsys_rst_controller_001-rtl" {  } { { "DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller_001.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587507 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_soc_qsys_rst_controller_001 " "Found entity 1: de0_nano_soc_qsys_rst_controller_001" {  } { { "DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller_001.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/de0_nano_soc_qsys_rst_controller_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/de0_nano_soc_qsys_rst_controller_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_nano_soc_qsys_rst_controller_002-rtl " "Found design unit 1: de0_nano_soc_qsys_rst_controller_002-rtl" {  } { { "DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller_002.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller_002.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587508 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_soc_qsys_rst_controller_002 " "Found entity 1: de0_nano_soc_qsys_rst_controller_002" {  } { { "DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller_002.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_irq_mapper " "Found entity 1: DE0_NANO_SOC_QSYS_irq_mapper" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_irq_mapper.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_mm_interconnect_0 " "Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_soc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587525 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux " "Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_003 " "Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_003" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_003.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_001 " "Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_001" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux " "Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003 " "Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux " "Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux_001" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux " "Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_soc_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587536 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604675587539 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604675587539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005_default_decode " "Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005_default_decode" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587539 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005 " "Found entity 2: DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587539 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604675587540 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604675587540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002_default_decode" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587540 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002 " "Found entity 2: DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587540 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604675587541 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604675587541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001_default_decode" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587541 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001 " "Found entity 2: DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587541 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_NANO_SOC_QSYS_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE0_NANO_SOC_QSYS_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604675587542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_NANO_SOC_QSYS_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE0_NANO_SOC_QSYS_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604675587542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_mm_interconnect_0_router_default_decode " "Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_router_default_decode" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587543 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_NANO_SOC_QSYS_mm_interconnect_0_router " "Found entity 2: DE0_NANO_SOC_QSYS_mm_interconnect_0_router" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/telemetre_us.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/telemetre_us.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Telemetre_us-one " "Found design unit 1: Telemetre_us-one" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/Telemetre_us.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/Telemetre_us.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587551 ""} { "Info" "ISGN_ENTITY_NAME" "1 Telemetre_us " "Found entity 1: Telemetre_us" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/Telemetre_us.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/Telemetre_us.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_sysid_qsys " "Found entity 1: DE0_NANO_SOC_QSYS_sysid_qsys" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_sysid_qsys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_sw " "Found entity 1: DE0_NANO_SOC_QSYS_sw" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_sw.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_pll_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_pll_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_pll_sys " "Found entity 1: DE0_NANO_SOC_QSYS_pll_sys" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_pll_sys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_pll_sys.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_onchip_memory2 " "Found entity 1: DE0_NANO_SOC_QSYS_onchip_memory2" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_onchip_memory2.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675587555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675587555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_nios2_qsys.v 27 27 " "Found 27 design units, including 27 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_nios2_qsys_ic_data_module " "Found entity 1: DE0_NANO_SOC_QSYS_nios2_qsys_ic_data_module" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588098 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag_module " "Found entity 2: DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag_module" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588098 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_NANO_SOC_QSYS_nios2_qsys_bht_module " "Found entity 3: DE0_NANO_SOC_QSYS_nios2_qsys_bht_module" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588098 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a_module " "Found entity 4: DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a_module" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588098 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b_module " "Found entity 5: DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b_module" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588098 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag_module " "Found entity 6: DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag_module" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588098 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE0_NANO_SOC_QSYS_nios2_qsys_dc_data_module " "Found entity 7: DE0_NANO_SOC_QSYS_nios2_qsys_dc_data_module" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588098 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim_module " "Found entity 8: DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim_module" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 490 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588098 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_debug " "Found entity 9: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_debug" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588098 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram_module " "Found entity 10: DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram_module" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588098 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem " "Found entity 11: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 764 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588098 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg " "Found entity 12: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 948 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588098 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_break " "Found entity 13: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_break" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 1041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588098 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_xbrk " "Found entity 14: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_xbrk" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 1336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588098 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dbrk " "Found entity 15: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dbrk" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 1597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588098 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_itrace " "Found entity 16: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_itrace" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 1786 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588098 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_td_mode " "Found entity 17: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_td_mode" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 2170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588098 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dtrace " "Found entity 18: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dtrace" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 2238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588098 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt " "Found entity 19: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 2333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588098 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc " "Found entity 20: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 2405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588098 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc " "Found entity 21: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 2448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588098 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo " "Found entity 22: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 2495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588098 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_pib " "Found entity 23: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_pib" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 2997 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588098 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_im " "Found entity 24: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_im" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 3066 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588098 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE0_NANO_SOC_QSYS_nios2_qsys_nios2_performance_monitors " "Found entity 25: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_performance_monitors" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 3183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588098 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci " "Found entity 26: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 3200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588098 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE0_NANO_SOC_QSYS_nios2_qsys " "Found entity 27: DE0_NANO_SOC_QSYS_nios2_qsys" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 3776 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675588098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_nios2_qsys_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_nios2_qsys_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Found entity 1: DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675588101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_nios2_qsys_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_nios2_qsys_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck " "Found entity 1: DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675588102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Found entity 1: DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675588103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_nios2_qsys_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_nios2_qsys_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell " "Found entity 1: DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675588105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_nios2_qsys_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_nios2_qsys_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_nios2_qsys_oci_test_bench " "Found entity 1: DE0_NANO_SOC_QSYS_nios2_qsys_oci_test_bench" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_oci_test_bench.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675588106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_nios2_qsys_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_nios2_qsys_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_nios2_qsys_test_bench " "Found entity 1: DE0_NANO_SOC_QSYS_nios2_qsys_test_bench" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_test_bench.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675588107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: DE0_NANO_SOC_QSYS_jtag_uart_sim_scfifo_w" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588109 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w " "Found entity 2: DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588109 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_NANO_SOC_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: DE0_NANO_SOC_QSYS_jtag_uart_sim_scfifo_r" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588109 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r " "Found entity 4: DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588109 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0_NANO_SOC_QSYS_jtag_uart " "Found entity 5: DE0_NANO_SOC_QSYS_jtag_uart" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675588109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/adc_ltc2308_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/adc_ltc2308_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2308_fifo " "Found entity 1: adc_ltc2308_fifo" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675588110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/adc_ltc2308.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/adc_ltc2308.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2308 " "Found entity 1: adc_ltc2308" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675588112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_qsys/synthesis/submodules/adc_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/adc_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_data_fifo " "Found entity 1: adc_data_fifo" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/adc_data_fifo.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/adc_data_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675588113 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_NANO_SOC_QSYS_nios2_qsys.v(2138) " "Verilog HDL or VHDL warning at DE0_NANO_SOC_QSYS_nios2_qsys.v(2138): conditional expression evaluates to a constant" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 2138 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1604675588132 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_NANO_SOC_QSYS_nios2_qsys.v(2140) " "Verilog HDL or VHDL warning at DE0_NANO_SOC_QSYS_nios2_qsys.v(2140): conditional expression evaluates to a constant" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 2140 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1604675588132 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_NANO_SOC_QSYS_nios2_qsys.v(2298) " "Verilog HDL or VHDL warning at DE0_NANO_SOC_QSYS_nios2_qsys.v(2298): conditional expression evaluates to a constant" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 2298 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1604675588132 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_NANO_SOC_QSYS_nios2_qsys.v(3128) " "Verilog HDL or VHDL warning at DE0_NANO_SOC_QSYS_nios2_qsys.v(3128): conditional expression evaluates to a constant" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 3128 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1604675588135 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_nano_SoC_ADC " "Elaborating entity \"DE0_nano_SoC_ADC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604675588204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS DE0_NANO_SOC_QSYS:u0 " "Elaborating entity \"DE0_NANO_SOC_QSYS\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\"" {  } { { "DE0_nano_SoC_ADC.vhd" "u0" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675588211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_ltc2308_fifo DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308 " "Elaborating entity \"adc_ltc2308_fifo\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd" "adc_ltc2308" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675588233 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 adc_ltc2308_fifo.v(62) " "Verilog HDL assignment warning at adc_ltc2308_fifo.v(62): truncated value with size 16 to match size of target (12)" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604675588233 "|DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 adc_ltc2308_fifo.v(146) " "Verilog HDL assignment warning at adc_ltc2308_fifo.v(146): truncated value with size 32 to match size of target (12)" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604675588234 "|DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_ltc2308 DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst " "Elaborating entity \"adc_ltc2308\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v" "adc_ltc2308_inst" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675588242 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 adc_ltc2308.v(84) " "Verilog HDL assignment warning at adc_ltc2308.v(84): truncated value with size 32 to match size of target (16)" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604675588243 "|DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adc_ltc2308.v(123) " "Verilog HDL assignment warning at adc_ltc2308.v(123): truncated value with size 32 to match size of target (4)" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604675588243 "|DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adc_ltc2308.v(128) " "Verilog HDL assignment warning at adc_ltc2308.v(128): truncated value with size 32 to match size of target (4)" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604675588243 "|DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adc_ltc2308.v(188) " "Verilog HDL assignment warning at adc_ltc2308.v(188): truncated value with size 32 to match size of target (3)" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604675588244 "|DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adc_ltc2308.v(193) " "Verilog HDL assignment warning at adc_ltc2308.v(193): truncated value with size 32 to match size of target (3)" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604675588244 "|DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_data_fifo DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst " "Elaborating entity \"adc_data_fifo\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v" "adc_data_fifo_inst" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675588251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/adc_data_fifo.v" "dcfifo_component" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/adc_data_fifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675588465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/adc_data_fifo.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/adc_data_fifo.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675588471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675588471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675588471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675588471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675588471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675588471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675588471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675588471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675588471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675588471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675588471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675588471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675588471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675588471 ""}  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/adc_data_fifo.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/adc_data_fifo.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604675588471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_s7q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_s7q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_s7q1 " "Found entity 1: dcfifo_s7q1" {  } { { "db/dcfifo_s7q1.tdf" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/dcfifo_s7q1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675588502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_s7q1 DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated " "Elaborating entity \"dcfifo_s7q1\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675588503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pv6 " "Found entity 1: a_graycounter_pv6" {  } { { "db/a_graycounter_pv6.tdf" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/a_graycounter_pv6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675588535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pv6 DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|a_graycounter_pv6:rdptr_g1p " "Elaborating entity \"a_graycounter_pv6\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|a_graycounter_pv6:rdptr_g1p\"" {  } { { "db/dcfifo_s7q1.tdf" "rdptr_g1p" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/dcfifo_s7q1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675588536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ldc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ldc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ldc " "Found entity 1: a_graycounter_ldc" {  } { { "db/a_graycounter_ldc.tdf" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/a_graycounter_ldc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675588568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ldc DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|a_graycounter_ldc:wrptr_g1p " "Elaborating entity \"a_graycounter_ldc\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|a_graycounter_ldc:wrptr_g1p\"" {  } { { "db/dcfifo_s7q1.tdf" "wrptr_g1p" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/dcfifo_s7q1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675588569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_91b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_91b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_91b1 " "Found entity 1: altsyncram_91b1" {  } { { "db/altsyncram_91b1.tdf" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_91b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675588602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_91b1 DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram " "Elaborating entity \"altsyncram_91b1\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram\"" {  } { { "db/dcfifo_s7q1.tdf" "fifo_ram" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/dcfifo_s7q1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675588602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/alt_synch_pipe_apl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675588616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_s7q1.tdf" "rs_dgwp" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/dcfifo_s7q1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675588617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675588625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe12 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe12\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe12" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/alt_synch_pipe_apl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675588626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/alt_synch_pipe_bpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675588636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_s7q1.tdf" "ws_dgrp" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/dcfifo_s7q1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675588637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675588647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe15 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe15\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe15" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/alt_synch_pipe_bpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675588648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b06.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b06.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b06 " "Found entity 1: cmpr_b06" {  } { { "db/cmpr_b06.tdf" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/cmpr_b06.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675588680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b06 DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|cmpr_b06:rdempty_eq_comp " "Elaborating entity \"cmpr_b06\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|cmpr_b06:rdempty_eq_comp\"" {  } { { "db/dcfifo_s7q1.tdf" "rdempty_eq_comp" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/dcfifo_s7q1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675588681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_jtag_uart DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart " "Elaborating entity \"DE0_NANO_SOC_QSYS_jtag_uart\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd" "jtag_uart" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675588686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w " "Elaborating entity \"DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v" "the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675588694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v" "wfifo" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675588827 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675588831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675588831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675588831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675588831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675588831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675588831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675588831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675588831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675588831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675588831 ""}  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604675588831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675588861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675588862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675588872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675588873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675588882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675588883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675588914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675588914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675588948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675588948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675588984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675588984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675588985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r " "Elaborating entity \"DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v" "the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675588991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v" "DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675589199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675589220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675589220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675589220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675589220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675589220 ""}  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604675589220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675589254 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675589258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675589267 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675589276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_nios2_qsys DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys " "Elaborating entity \"DE0_NANO_SOC_QSYS_nios2_qsys\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd" "nios2_qsys" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675589300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_nios2_qsys_test_bench DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_test_bench:the_DE0_NANO_SOC_QSYS_nios2_qsys_test_bench " "Elaborating entity \"DE0_NANO_SOC_QSYS_nios2_qsys_test_bench\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_test_bench:the_DE0_NANO_SOC_QSYS_nios2_qsys_test_bench\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "the_DE0_NANO_SOC_QSYS_nios2_qsys_test_bench" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 6135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675589582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_nios2_qsys_ic_data_module DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_ic_data_module:DE0_NANO_SOC_QSYS_nios2_qsys_ic_data " "Elaborating entity \"DE0_NANO_SOC_QSYS_nios2_qsys_ic_data_module\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_ic_data_module:DE0_NANO_SOC_QSYS_nios2_qsys_ic_data\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "DE0_NANO_SOC_QSYS_nios2_qsys_ic_data" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 7160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675589617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_ic_data_module:DE0_NANO_SOC_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_ic_data_module:DE0_NANO_SOC_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675589642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_spj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675589684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675589684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_ic_data_module:DE0_NANO_SOC_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_ic_data_module:DE0_NANO_SOC_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675589684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag_module DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag " "Elaborating entity \"DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag_module\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 7226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675589720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675589728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gso1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gso1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gso1 " "Found entity 1: altsyncram_gso1" {  } { { "db/altsyncram_gso1.tdf" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_gso1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675589769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675589769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gso1 DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\|altsyncram_gso1:auto_generated " "Elaborating entity \"altsyncram_gso1\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\|altsyncram_gso1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675589770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_nios2_qsys_bht_module DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_bht_module:DE0_NANO_SOC_QSYS_nios2_qsys_bht " "Elaborating entity \"DE0_NANO_SOC_QSYS_nios2_qsys_bht_module\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_bht_module:DE0_NANO_SOC_QSYS_nios2_qsys_bht\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "DE0_NANO_SOC_QSYS_nios2_qsys_bht" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 7430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675589814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_bht_module:DE0_NANO_SOC_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_bht_module:DE0_NANO_SOC_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675589821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3go1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3go1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3go1 " "Found entity 1: altsyncram_3go1" {  } { { "db/altsyncram_3go1.tdf" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_3go1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675589857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675589857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3go1 DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_bht_module:DE0_NANO_SOC_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\|altsyncram_3go1:auto_generated " "Elaborating entity \"altsyncram_3go1\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_bht_module:DE0_NANO_SOC_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\|altsyncram_3go1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675589858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a_module DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a " "Elaborating entity \"DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a_module\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 7605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675589891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675589899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3un1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3un1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3un1 " "Found entity 1: altsyncram_3un1" {  } { { "db/altsyncram_3un1.tdf" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_3un1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675589940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675589940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3un1 DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_3un1:auto_generated " "Elaborating entity \"altsyncram_3un1\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_3un1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675589940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b_module DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b " "Elaborating entity \"DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b_module\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 7626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4un1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4un1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4un1 " "Found entity 1: altsyncram_4un1" {  } { { "db/altsyncram_4un1.tdf" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_4un1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675590050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675590050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4un1 DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_4un1:auto_generated " "Elaborating entity \"altsyncram_4un1\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_4un1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag_module DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag " "Elaborating entity \"DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag_module\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 7945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j4o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j4o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j4o1 " "Found entity 1: altsyncram_j4o1" {  } { { "db/altsyncram_j4o1.tdf" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_j4o1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675590161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675590161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j4o1 DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\|altsyncram_j4o1:auto_generated " "Elaborating entity \"altsyncram_j4o1\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\|altsyncram_j4o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_nios2_qsys_dc_data_module DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_dc_data_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_data " "Elaborating entity \"DE0_NANO_SOC_QSYS_nios2_qsys_dc_data_module\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_dc_data_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_data\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "DE0_NANO_SOC_QSYS_nios2_qsys_dc_data" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 8002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_dc_data_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_dc_data_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40j1 " "Found entity 1: altsyncram_40j1" {  } { { "db/altsyncram_40j1.tdf" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_40j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675590251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675590251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_40j1 DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_dc_data_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\|altsyncram_40j1:auto_generated " "Elaborating entity \"altsyncram_40j1\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_dc_data_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\|altsyncram_40j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim_module DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim " "Elaborating entity \"DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim_module\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 8132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_baj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675590337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675590337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell " "Elaborating entity \"DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 9839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell.v" "the_altmult_add_part_1" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_ujt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_ujt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_ujt2 " "Found entity 1: altera_mult_add_ujt2" {  } { { "db/altera_mult_add_ujt2.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altera_mult_add_ujt2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675590404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675590404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_ujt2 DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated " "Elaborating entity \"altera_mult_add_ujt2\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_ujt2.v" "altera_mult_add_rtl1" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altera_mult_add_ujt2.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell.v" "the_altmult_add_part_2" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_0kt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_0kt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_0kt2 " "Found entity 1: altera_mult_add_0kt2" {  } { { "db/altera_mult_add_0kt2.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altera_mult_add_0kt2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675590755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675590755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_0kt2 DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated " "Elaborating entity \"altera_mult_add_0kt2\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_0kt2.v" "altera_mult_add_rtl1" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altera_mult_add_0kt2.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci " "Elaborating entity \"DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 10128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675590967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_debug DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_debug " "Elaborating entity \"DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_debug\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_debug\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_debug" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 3423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675591010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "the_altera_std_synchronizer" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675591026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem " "Elaborating entity \"DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 3443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675591054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram_module DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem\|DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram " "Elaborating entity \"DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram_module\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem\|DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675591106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem\|DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem\|DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675591114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d8g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d8g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d8g1 " "Found entity 1: altsyncram_d8g1" {  } { { "db/altsyncram_d8g1.tdf" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_d8g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675591156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675591156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d8g1 DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem\|DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_d8g1:auto_generated " "Elaborating entity \"altsyncram_d8g1\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem\|DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_d8g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675591156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg " "Elaborating entity \"DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 3462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675591222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_break DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_break:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_break " "Elaborating entity \"DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_break\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_break:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_break\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_break" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 3493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675591250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_xbrk DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_xbrk " "Elaborating entity \"DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_xbrk\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_xbrk\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_xbrk" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 3516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675591302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dbrk DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dbrk " "Elaborating entity \"DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dbrk\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dbrk\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dbrk" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 3543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675591333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_itrace DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_itrace:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_itrace " "Elaborating entity \"DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_itrace\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_itrace:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_itrace\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_itrace" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 3584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675591362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dtrace DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dtrace " "Elaborating entity \"DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dtrace\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dtrace\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dtrace" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 3599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675591430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_td_mode DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dtrace\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_td_mode:DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_td_mode\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dtrace\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_td_mode:DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 2287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675591494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo " "Elaborating entity \"DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 3618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675591524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 2622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675591578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 2631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675591614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc " "Elaborating entity \"DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675591644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_nios2_qsys_oci_test_bench DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo\|DE0_NANO_SOC_QSYS_nios2_qsys_oci_test_bench:the_DE0_NANO_SOC_QSYS_nios2_qsys_oci_test_bench " "Elaborating entity \"DE0_NANO_SOC_QSYS_nios2_qsys_oci_test_bench\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo\|DE0_NANO_SOC_QSYS_nios2_qsys_oci_test_bench:the_DE0_NANO_SOC_QSYS_nios2_qsys_oci_test_bench\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "the_DE0_NANO_SOC_QSYS_nios2_qsys_oci_test_bench" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 2648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675591648 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "DE0_NANO_SOC_QSYS_nios2_qsys_oci_test_bench " "Entity \"DE0_NANO_SOC_QSYS_nios2_qsys_oci_test_bench\" contains only dangling pins" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "the_DE0_NANO_SOC_QSYS_nios2_qsys_oci_test_bench" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 2648 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1604675591649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_pib DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_pib:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_pib " "Elaborating entity \"DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_pib\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_pib:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_pib\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_pib" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 3628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675591675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_im DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_im:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_im " "Elaborating entity \"DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_im\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_im:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_im\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_im" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 3649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675591701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Elaborating entity \"DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 3754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675591710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck " "Elaborating entity \"DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675591717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Elaborating entity \"DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675591745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_phy" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675591779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675591783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675591853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675591947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_onchip_memory2 DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2 " "Elaborating entity \"DE0_NANO_SOC_QSYS_onchip_memory2\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd" "onchip_memory2" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675591981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_onchip_memory2.v" "the_altsyncram" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_onchip_memory2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675591988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_onchip_memory2.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_onchip_memory2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675591996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675591996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE0_NANO_SOC_QSYS_onchip_memory2.hex " "Parameter \"init_file\" = \"DE0_NANO_SOC_QSYS_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675591996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675591996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 40000 " "Parameter \"maximum_depth\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675591996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 40000 " "Parameter \"numwords_a\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675591996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675591996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675591996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675591996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675591996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675591996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675591996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675591996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675591996 ""}  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_onchip_memory2.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_onchip_memory2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604675591996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u8o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u8o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u8o1 " "Found entity 1: altsyncram_u8o1" {  } { { "db/altsyncram_u8o1.tdf" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_u8o1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675592045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675592045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u8o1 DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_u8o1:auto_generated " "Elaborating entity \"altsyncram_u8o1\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_u8o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675592046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ala.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ala.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ala " "Found entity 1: decode_ala" {  } { { "db/decode_ala.tdf" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/decode_ala.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675592653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675592653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ala DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_u8o1:auto_generated\|decode_ala:decode3 " "Elaborating entity \"decode_ala\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_u8o1:auto_generated\|decode_ala:decode3\"" {  } { { "db/altsyncram_u8o1.tdf" "decode3" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_u8o1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675592654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675592688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675592688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_u8o1:auto_generated\|mux_7hb:mux2 " "Elaborating entity \"mux_7hb\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_u8o1:auto_generated\|mux_7hb:mux2\"" {  } { { "db/altsyncram_u8o1.tdf" "mux2" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_u8o1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675592689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_pll_sys DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_pll_sys:pll_sys " "Elaborating entity \"DE0_NANO_SOC_QSYS_pll_sys\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_pll_sys:pll_sys\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd" "pll_sys" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675592749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_pll_sys.v" "altera_pll_i" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_pll_sys.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675592789 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1604675592805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_pll_sys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_pll_sys.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675592812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Instantiated megafunction \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 40.000000 MHz " "Parameter \"output_clock_frequency1\" = \"40.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 200.000000 MHz " "Parameter \"output_clock_frequency2\" = \"200.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604675592813 ""}  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_pll_sys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_pll_sys.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604675592813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_sw DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_sw:sw " "Elaborating entity \"DE0_NANO_SOC_QSYS_sw\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_sw:sw\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd" "sw" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675592815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_sysid_qsys DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_sysid_qsys:sysid_qsys " "Elaborating entity \"DE0_NANO_SOC_QSYS_sysid_qsys\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_sysid_qsys:sysid_qsys\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd" "sysid_qsys" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675592822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Telemetre_us DE0_NANO_SOC_QSYS:u0\|Telemetre_us:telemetre_us_inst " "Elaborating entity \"Telemetre_us\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|Telemetre_us:telemetre_us_inst\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd" "telemetre_us_inst" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675592826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_mm_interconnect_0 DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd" "mm_interconnect_0" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675592843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_data_master_translator\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" "nios2_qsys_data_master_translator" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" "nios2_qsys_instruction_master_translator" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:telemetre_us_inst_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:telemetre_us_inst_avalon_slave_0_translator\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" "telemetre_us_inst_avalon_slave_0_translator" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" "nios2_qsys_jtag_debug_module_translator" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" 962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" 1026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sw_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sw_s1_translator\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" "sw_s1_translator" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_ltc2308_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_ltc2308_slave_translator\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" "adc_ltc2308_slave_translator" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" 1154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_data_master_agent\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" "nios2_qsys_data_master_agent" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" 1235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_instruction_master_agent\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" "nios2_qsys_instruction_master_agent" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" 1316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" 1400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" 1441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rdata_fifo\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" "telemetre_us_inst_avalon_slave_0_agent_rdata_fifo" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" 1607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_mm_interconnect_0_router DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_router:router " "Elaborating entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0_router\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_router:router\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" "router" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" 2248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_mm_interconnect_0_router_default_decode DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_router:router\|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0_router_default_decode\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_router:router\|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001 DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001:router_001\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" "router_001" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" 2264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001_default_decode DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001:router_001\|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001_default_decode\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001:router_001\|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002 DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002:router_002\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" "router_002" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" 2280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002_default_decode DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002:router_002\|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002:router_002\|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005 DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005:router_005\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" "router_005" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" 2328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005_default_decode DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005:router_005\|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005_default_decode\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005:router_005\|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" "nios2_qsys_data_master_limiter" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" 2426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" "nios2_qsys_instruction_master_limiter" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" 2476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" "cmd_demux" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" 2529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux_001 DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux_001\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" 2552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" "cmd_mux" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" 2569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003 DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" "cmd_mux_003" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" 2626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" "rsp_demux" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" 2700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_001 DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_001\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" 2717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_003 DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_003\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" "rsp_demux_003" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" 2757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" "rsp_mux" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" 2867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001 DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" 2890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" "crosser" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" 2924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v" 2987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOC_QSYS_irq_mapper DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"DE0_NANO_SOC_QSYS_irq_mapper\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_irq_mapper:irq_mapper\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd" "irq_mapper" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd" 692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_soc_qsys_rst_controller DE0_NANO_SOC_QSYS:u0\|de0_nano_soc_qsys_rst_controller:rst_controller " "Elaborating entity \"de0_nano_soc_qsys_rst_controller\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|de0_nano_soc_qsys_rst_controller:rst_controller\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd" "rst_controller" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE0_NANO_SOC_QSYS:u0\|de0_nano_soc_qsys_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|de0_nano_soc_qsys_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller.vhd" "rst_controller" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE0_NANO_SOC_QSYS:u0\|de0_nano_soc_qsys_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|de0_nano_soc_qsys_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE0_NANO_SOC_QSYS:u0\|de0_nano_soc_qsys_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|de0_nano_soc_qsys_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_soc_qsys_rst_controller_001 DE0_NANO_SOC_QSYS:u0\|de0_nano_soc_qsys_rst_controller_001:rst_controller_001 " "Elaborating entity \"de0_nano_soc_qsys_rst_controller_001\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|de0_nano_soc_qsys_rst_controller_001:rst_controller_001\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd" "rst_controller_001" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE0_NANO_SOC_QSYS:u0\|de0_nano_soc_qsys_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|de0_nano_soc_qsys_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller_001.vhd" "rst_controller_001" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_soc_qsys_rst_controller_002 DE0_NANO_SOC_QSYS:u0\|de0_nano_soc_qsys_rst_controller_002:rst_controller_002 " "Elaborating entity \"de0_nano_soc_qsys_rst_controller_002\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|de0_nano_soc_qsys_rst_controller_002:rst_controller_002\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd" "rst_controller_002" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd" 831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593489 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req de0_nano_soc_qsys_rst_controller_002.vhd(55) " "VHDL Signal Declaration warning at de0_nano_soc_qsys_rst_controller_002.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller_002.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller_002.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604675593490 "|DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_002:rst_controller_002"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE0_NANO_SOC_QSYS:u0\|de0_nano_soc_qsys_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE0_NANO_SOC_QSYS:u0\|de0_nano_soc_qsys_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002\"" {  } { { "DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller_002.vhd" "rst_controller_002" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller_002.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675593495 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" "the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_itrace" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v" 3584 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604675594310 "|DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_itrace:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1604675594828 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.11.06.16:13:17 Progress: Loading sld2332dc68/alt_sld_fab_wrapper_hw.tcl " "2020.11.06.16:13:17 Progress: Loading sld2332dc68/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675597443 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675599221 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675599331 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675601473 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675601556 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675601648 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675601753 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675601756 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675601756 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1604675602440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2332dc68/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2332dc68/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2332dc68/alt_sld_fab.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/ip/sld2332dc68/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675602609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675602609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675602688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675602688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675602690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675602690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675602745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675602745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675602820 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675602820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675602820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675602879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675602879 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_pll_sys.v" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_pll_sys.v" 91 0 0 } } { "DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd" 584 0 0 } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604675603955 "|DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1604675603955 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1604675603955 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1604675606328 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1604675606328 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1604675606361 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1604675606361 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1604675606361 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1604675606361 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1604675606361 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1604675606373 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[0\]\" and its non-tri-state driver." {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1604675606485 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1604675606485 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604675606485 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1604675606485 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[0\]~synth " "Node \"GPIO_0\[0\]~synth\"" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604675607944 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1604675607944 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675608204 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "DE0_NANO_SOC_QSYS:u0\|Telemetre_us:telemetre_us_inst\|output_LEDR\[0\] Low " "Register DE0_NANO_SOC_QSYS:u0\|Telemetre_us:telemetre_us_inst\|output_LEDR\[0\] will power up to Low" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/Telemetre_us.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/Telemetre_us.vhd" 67 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1604675608405 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "DE0_NANO_SOC_QSYS:u0\|Telemetre_us:telemetre_us_inst\|output_LEDR\[1\] Low " "Register DE0_NANO_SOC_QSYS:u0\|Telemetre_us:telemetre_us_inst\|output_LEDR\[1\] will power up to Low" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/Telemetre_us.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/Telemetre_us.vhd" 67 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1604675608405 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "DE0_NANO_SOC_QSYS:u0\|Telemetre_us:telemetre_us_inst\|output_LEDR\[2\] Low " "Register DE0_NANO_SOC_QSYS:u0\|Telemetre_us:telemetre_us_inst\|output_LEDR\[2\] will power up to Low" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/Telemetre_us.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/Telemetre_us.vhd" 67 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1604675608405 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "DE0_NANO_SOC_QSYS:u0\|Telemetre_us:telemetre_us_inst\|output_LEDR\[3\] Low " "Register DE0_NANO_SOC_QSYS:u0\|Telemetre_us:telemetre_us_inst\|output_LEDR\[3\] will power up to Low" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/Telemetre_us.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/Telemetre_us.vhd" 67 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1604675608405 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "DE0_NANO_SOC_QSYS:u0\|Telemetre_us:telemetre_us_inst\|output_LEDR\[4\] Low " "Register DE0_NANO_SOC_QSYS:u0\|Telemetre_us:telemetre_us_inst\|output_LEDR\[4\] will power up to Low" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/Telemetre_us.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/Telemetre_us.vhd" 67 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1604675608405 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "DE0_NANO_SOC_QSYS:u0\|Telemetre_us:telemetre_us_inst\|output_LEDR\[5\] Low " "Register DE0_NANO_SOC_QSYS:u0\|Telemetre_us:telemetre_us_inst\|output_LEDR\[5\] will power up to Low" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/Telemetre_us.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/Telemetre_us.vhd" 67 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1604675608405 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "DE0_NANO_SOC_QSYS:u0\|Telemetre_us:telemetre_us_inst\|output_LEDR\[6\] Low " "Register DE0_NANO_SOC_QSYS:u0\|Telemetre_us:telemetre_us_inst\|output_LEDR\[6\] will power up to Low" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/Telemetre_us.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/Telemetre_us.vhd" 67 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1604675608405 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "DE0_NANO_SOC_QSYS:u0\|Telemetre_us:telemetre_us_inst\|output_LEDR\[7\] Low " "Register DE0_NANO_SOC_QSYS:u0\|Telemetre_us:telemetre_us_inst\|output_LEDR\[7\] will power up to Low" {  } { { "DE0_NANO_SOC_QSYS/synthesis/submodules/Telemetre_us.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/Telemetre_us.vhd" 67 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1604675608405 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1604675608405 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "66 " "66 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604675609743 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675609954 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_ADC.map.smsg " "Generated suppressed messages file D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_ADC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675610366 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "15 0 2 0 0 " "Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604675612226 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675612226 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604675612604 "|DE0_nano_SoC_ADC|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604675612604 "|DE0_nano_SoC_ADC|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604675612604 "|DE0_nano_SoC_ADC|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1604675612604 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4598 " "Implemented 4598 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604675612613 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604675612613 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "72 " "Implemented 72 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1604675612613 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4087 " "Implemented 4087 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604675612613 ""} { "Info" "ICUT_CUT_TM_RAMS" "409 " "Implemented 409 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1604675612613 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1604675612613 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1604675612613 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604675612613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 114 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5052 " "Peak virtual memory: 5052 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604675612665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 06 16:13:32 2020 " "Processing ended: Fri Nov 06 16:13:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604675612665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604675612665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604675612665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675612665 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1604675613855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604675613859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 06 16:13:33 2020 " "Processing started: Fri Nov 06 16:13:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604675613859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1604675613859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_NANO_SOC_ADC -c DE0_NANO_SOC_ADC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_NANO_SOC_ADC -c DE0_NANO_SOC_ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1604675613859 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1604675613919 ""}
{ "Info" "0" "" "Project  = DE0_NANO_SOC_ADC" {  } {  } 0 0 "Project  = DE0_NANO_SOC_ADC" 0 0 "Fitter" 0 0 1604675613920 ""}
{ "Info" "0" "" "Revision = DE0_NANO_SOC_ADC" {  } {  } 0 0 "Revision = DE0_NANO_SOC_ADC" 0 0 "Fitter" 0 0 1604675613920 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1604675614094 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1604675614095 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_NANO_SOC_ADC 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"DE0_NANO_SOC_ADC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1604675614138 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604675614170 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604675614170 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1604675614245 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1604675614509 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1604675614524 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1604675614874 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1604675615021 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1604675619968 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1604675620108 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1604675620108 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 2464 global CLKCTRL_G2 " "DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 2464 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1604675620222 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 133 global CLKCTRL_G6 " "DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 133 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1604675620222 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1604675620222 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 292 global CLKCTRL_G5 " "FPGA_CLK1_50~inputCLKENA0 with 292 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1604675620223 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1604675620223 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604675620223 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_s7q1 " "Entity dcfifo_s7q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1604675621276 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1604675621276 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO_SOC_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE0_NANO_SOC_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1604675621319 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO_SOC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'DE0_NANO_SOC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1604675621326 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.sdc " "Reading SDC File: 'DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1604675621328 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|tick\[1\] FPGA_CLK1_50 " "Register DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|tick\[1\] is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604675621349 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1604675621349 "|DE0_nano_SoC_ADC|FPGA_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Node: DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[3\] DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Register DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[3\] is being clocked by DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604675621349 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1604675621349 "|DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|pre_measure_start"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1604675621406 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1604675621406 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1604675621416 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1604675621416 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1604675621417 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1604675621417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1604675621417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1604675621417 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1604675621417 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1604675621542 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604675621548 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604675621563 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1604675621575 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1604675621595 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1604675621600 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1604675621954 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1604675621961 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 DSP block " "Packed 64 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1604675621961 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1604675621961 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1604675621961 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604675622241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1604675624264 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1604675625053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:27 " "Fitter placement preparation operations ending: elapsed time is 00:00:27" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604675651212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1604675680888 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1604675683449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604675683449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1604675685264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1604675690368 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1604675690368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1604675703473 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1604675703473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:17 " "Fitter routing operations ending: elapsed time is 00:00:17" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604675703477 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.60 " "Total time spent on timing analysis during the Fitter is 2.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1604675708106 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604675708191 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604675709813 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604675709815 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604675711398 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604675717853 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1604675718165 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "72 " "Following 72 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently enabled " "Pin GPIO_0\[0\] has a permanently enabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604675718191 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1604675718191 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_ADC.fit.smsg " "Generated suppressed messages file D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_ADC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1604675718443 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6681 " "Peak virtual memory: 6681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604675719753 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 06 16:15:19 2020 " "Processing ended: Fri Nov 06 16:15:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604675719753 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:46 " "Elapsed time: 00:01:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604675719753 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:58 " "Total CPU time (on all processors): 00:08:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604675719753 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1604675719753 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1604675720798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604675720804 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 06 16:15:20 2020 " "Processing started: Fri Nov 06 16:15:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604675720804 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1604675720804 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE0_NANO_SOC_ADC -c DE0_NANO_SOC_ADC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE0_NANO_SOC_ADC -c DE0_NANO_SOC_ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1604675720804 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1604675721640 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1604675726024 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1604675726034 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1604675726240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604675726312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 06 16:15:26 2020 " "Processing ended: Fri Nov 06 16:15:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604675726312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604675726312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604675726312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1604675726312 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1604675726999 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1604675727474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604675727479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 06 16:15:27 2020 " "Processing started: Fri Nov 06 16:15:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604675727479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675727479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE0_NANO_SOC_ADC -c DE0_NANO_SOC_ADC " "Command: quartus_sta DE0_NANO_SOC_ADC -c DE0_NANO_SOC_ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675727479 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1604675727542 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675728266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675728266 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675728297 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675728297 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_s7q1 " "Entity dcfifo_s7q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1604675728863 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675728863 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO_SOC_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE0_NANO_SOC_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675728911 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO_SOC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'DE0_NANO_SOC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675728920 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.sdc " "Reading SDC File: 'DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675728922 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|tick\[8\] FPGA_CLK1_50 " "Register DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|tick\[8\] is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604675728944 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675728944 "|DE0_nano_SoC_ADC|FPGA_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Node: DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[3\] DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Register DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[3\] is being clocked by DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604675728944 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675728944 "|DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|pre_measure_start"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675728985 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675729101 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1604675729117 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675729117 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1604675729117 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1604675729129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.301 " "Worst-case setup slack is 12.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675729154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675729154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.301               0.000 altera_reserved_tck  " "   12.301               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675729154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675729154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.156 " "Worst-case hold slack is 0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675729159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675729159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 altera_reserved_tck  " "    0.156               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675729159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675729159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.688 " "Worst-case recovery slack is 14.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675729161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675729161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.688               0.000 altera_reserved_tck  " "   14.688               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675729161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675729161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.482 " "Worst-case removal slack is 0.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675729163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675729163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482               0.000 altera_reserved_tck  " "    0.482               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675729163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675729163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.484 " "Worst-case minimum pulse width slack is 15.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675729164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675729164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.484               0.000 altera_reserved_tck  " "   15.484               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675729164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675729164 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675729199 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675729199 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675729199 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675729199 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675729199 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.344 ns " "Worst Case Available Settling Time: 62.344 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675729199 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675729199 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675729199 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675729199 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675729199 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675729199 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675729199 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1604675729203 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675729237 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675731571 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|tick\[8\] FPGA_CLK1_50 " "Register DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|tick\[8\] is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604675731820 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675731820 "|DE0_nano_SoC_ADC|FPGA_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Node: DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[3\] DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Register DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[3\] is being clocked by DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604675731820 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675731820 "|DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|pre_measure_start"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675731939 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1604675731951 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675731951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.391 " "Worst-case setup slack is 12.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675731966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675731966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.391               0.000 altera_reserved_tck  " "   12.391               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675731966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675731966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.132 " "Worst-case hold slack is 0.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675731971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675731971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 altera_reserved_tck  " "    0.132               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675731971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675731971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.758 " "Worst-case recovery slack is 14.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675731974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675731974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.758               0.000 altera_reserved_tck  " "   14.758               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675731974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675731974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.459 " "Worst-case removal slack is 0.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675731977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675731977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 altera_reserved_tck  " "    0.459               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675731977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675731977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.476 " "Worst-case minimum pulse width slack is 15.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675731978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675731978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.476               0.000 altera_reserved_tck  " "   15.476               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675731978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675731978 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675732012 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675732012 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675732012 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675732012 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675732012 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.416 ns " "Worst Case Available Settling Time: 62.416 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675732012 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675732012 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675732012 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675732012 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675732012 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675732012 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675732012 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1604675732015 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675732161 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675734404 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|tick\[8\] FPGA_CLK1_50 " "Register DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|tick\[8\] is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604675734638 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675734638 "|DE0_nano_SoC_ADC|FPGA_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Node: DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[3\] DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Register DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[3\] is being clocked by DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604675734638 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675734638 "|DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|pre_measure_start"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675734764 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1604675734776 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675734776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.364 " "Worst-case setup slack is 14.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675734782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675734782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.364               0.000 altera_reserved_tck  " "   14.364               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675734782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675734782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.043 " "Worst-case hold slack is 0.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675734787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675734787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043               0.000 altera_reserved_tck  " "    0.043               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675734787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675734787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.805 " "Worst-case recovery slack is 15.805" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675734789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675734789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.805               0.000 altera_reserved_tck  " "   15.805               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675734789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675734789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.167 " "Worst-case removal slack is 0.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675734792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675734792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 altera_reserved_tck  " "    0.167               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675734792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675734792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.383 " "Worst-case minimum pulse width slack is 15.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675734793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675734793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.383               0.000 altera_reserved_tck  " "   15.383               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675734793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675734793 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675734826 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675734826 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675734826 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675734826 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675734826 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.652 ns " "Worst Case Available Settling Time: 63.652 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675734826 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675734826 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675734826 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675734826 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675734826 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675734826 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675734826 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1604675734829 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|tick\[8\] FPGA_CLK1_50 " "Register DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|tick\[8\] is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604675735087 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675735087 "|DE0_nano_SoC_ADC|FPGA_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Node: DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[3\] DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Register DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[3\] is being clocked by DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604675735087 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675735087 "|DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|pre_measure_start"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675735210 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1604675735222 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675735222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.691 " "Worst-case setup slack is 14.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675735229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675735229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.691               0.000 altera_reserved_tck  " "   14.691               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675735229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675735229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.024 " "Worst-case hold slack is 0.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675735234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675735234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 altera_reserved_tck  " "    0.024               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675735234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675735234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.996 " "Worst-case recovery slack is 15.996" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675735237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675735237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.996               0.000 altera_reserved_tck  " "   15.996               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675735237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675735237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.138 " "Worst-case removal slack is 0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675735240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675735240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 altera_reserved_tck  " "    0.138               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675735240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675735240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.386 " "Worst-case minimum pulse width slack is 15.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675735241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675735241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.386               0.000 altera_reserved_tck  " "   15.386               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604675735241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675735241 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675735274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675735274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675735274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675735274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675735274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.865 ns " "Worst Case Available Settling Time: 63.865 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675735274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675735274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675735274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675735274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675735274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604675735274 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675735274 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675736846 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675736847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 17 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5240 " "Peak virtual memory: 5240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604675736922 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 06 16:15:36 2020 " "Processing ended: Fri Nov 06 16:15:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604675736922 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604675736922 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604675736922 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675736922 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 144 s " "Quartus Prime Full Compilation was successful. 0 errors, 144 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604675737664 ""}
