$date
	Sun Oct 23 06:49:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#473252
b1101 !
1"
#473254
b1101 &
b1101 %
1$
#473255
0"
#473258
b101000 &
b101000 %
#473262
b10100 &
b10100 %
#473266
b1010 &
b1010 %
#473270
b101 &
b101 %
#473274
b10000 &
b10000 %
#473278
b1000 &
b1000 %
#473282
b100 &
b100 %
#473286
b10 &
b10 %
#473290
b1 &
b1 %
1#
#473294
b0 &
0#
b0 %
0$
#1477424
b100 !
1"
#1477426
b100 &
b100 %
1$
#1477427
0"
#1477430
b10 &
b10 %
#1477434
b1 &
b1 %
1#
#1477438
b0 &
0#
b0 %
0$
#2445679
b10110 !
1"
#2445682
b10110 &
b10110 %
1$
#2445683
0"
#2445686
b1011 &
b1011 %
#2445690
b100010 &
b100010 %
#2445694
b10001 &
b10001 %
#2445698
b110100 &
b110100 %
#2445702
b11010 &
b11010 %
#2445706
b1101 &
b1101 %
#2445710
b101000 &
b101000 %
#2445714
b10100 &
b10100 %
#2445718
b1010 &
b1010 %
#2445722
b101 &
b101 %
#2445726
b10000 &
b10000 %
#2445730
b1000 &
b1000 %
#2445734
b100 &
b100 %
#2445738
b10 &
b10 %
#2445742
b1 &
1#
b1 %
#2445746
b0 &
b0 %
0#
0$
#4500012
