//! Concrete LLVM compiler implementation.
//!
//! This module provides a simplified, arena-based LLVM compiler that replaces
//! the generic CompleteCompiler with direct LLVM integration. It eliminates
//! trait bound complexity while preserving all excellent functionality.

use crate::{

    compilation_session::CompilationSession,
    value_assignment::ValueAssignmentManager,
    register_file::{RegisterFile, AsmReg},
    function_codegen::FunctionCodegen,
    value_ref::{ValuePartRef, CompilerContext},
    function_analyzer_arena::{FunctionAnalyzer, FunctionAnalysis},
};
use std::collections::HashMap;
use inkwell::basic_block::BasicBlock;
use inkwell::values::BasicValueEnum;
use inkwell::IntPredicate;

/// Addressing modes for x86-64 memory operations.
#[derive(Debug, Clone)]
pub enum AddressingMode {
    /// Direct register addressing: [reg]
    Register(AsmReg),
    /// Register with displacement: [reg + offset]
    RegisterOffset(AsmReg, i32),
    /// Base + index with scale: [base + index*scale]
    RegisterIndexScale(AsmReg, AsmReg, u8),
    /// Full addressing: [base + index*scale + offset]
    RegisterIndexScaleOffset(AsmReg, AsmReg, u8, i32),
    /// Stack frame access: [rbp + offset]
    StackOffset(i32),
}

/// GEP addressing expression for complex address calculations.
#[derive(Debug, Clone)]
pub struct GepExpression {
    /// Base register or pointer
    pub base: Option<AsmReg>,
    /// Index register (for array access)
    pub index: Option<AsmReg>,
    /// Scale factor for index (element size)
    pub scale: u64,
    /// Displacement offset (for constant indices and struct fields)
    pub displacement: i64,
    /// Whether this expression needs materialization into a register
    pub needs_materialization: bool,
}

impl GepExpression {
    /// Create a new empty GEP expression
    pub fn new() -> Self {
        Self {
            base: None,
            index: None,
            scale: 1,
            displacement: 0,
            needs_materialization: false,
        }
    }
    
    /// Create expression with base register
    pub fn with_base(base: AsmReg) -> Self {
        Self {
            base: Some(base),
            index: None,
            scale: 1,
            displacement: 0,
            needs_materialization: false,
        }
    }
    
    /// Add displacement to expression
    pub fn add_displacement(&mut self, offset: i64) {
        self.displacement += offset;
    }
    
    /// Set index with scale factor
    pub fn set_index(&mut self, index: AsmReg, scale: u64) {
        if self.index.is_some() {
            // Multiple indices require materialization
            self.needs_materialization = true;
        } else {
            self.index = Some(index);
            self.scale = scale;
        }
    }
    
    /// Convert to x86-64 addressing mode if possible
    pub fn to_addressing_mode(&self) -> Option<AddressingMode> {
        match (self.base, self.index, self.scale, self.displacement) {
            (Some(base), None, _, 0) => Some(AddressingMode::Register(base)),
            (Some(base), None, _, disp) if disp as i32 as i64 == disp => {
                Some(AddressingMode::RegisterOffset(base, disp as i32))
            }
            (Some(base), Some(index), scale, 0) if scale <= 8 => {
                Some(AddressingMode::RegisterIndexScale(base, index, scale as u8))
            }
            (Some(base), Some(index), scale, disp) if scale <= 8 && disp as i32 as i64 == disp => {
                Some(AddressingMode::RegisterIndexScaleOffset(base, index, scale as u8, disp as i32))
            }
            _ => None,
        }
    }
}

/// Helper struct for binary operation compilation.
struct BinaryOpContext {
    left_idx: usize,
    right_idx: usize,
    result_idx: usize,
    bit_width: u32,
    #[allow(dead_code)]
    value_size: u8,  // Kept for consistency with value assignment creation
}

/// Concrete LLVM compiler with arena-based memory management.
///
/// This replaces the generic CompleteCompiler<A> with a focused implementation
/// for LLVM IR compilation. It uses arena allocation to simplify lifetimes
/// and provides direct access to LLVM functionality without trait bounds.
pub struct LlvmCompiler<'ctx, 'arena> {
    /// LLVM module being compiled.
    module: inkwell::module::Module<'ctx>,
    
    /// Compilation session for arena allocation.
    session: &'arena CompilationSession<'arena>,
    
    /// Value assignment and tracking.
    value_mgr: ValueAssignmentManager,
    
    /// Register allocation state.
    register_file: RegisterFile,
    
    /// Function code generation.
    codegen: FunctionCodegen,
    
    /// Cache of compiled functions.
    compiled_functions: HashMap<String, CompiledFunction<'arena>>,
    
    /// Current function being compiled.
    current_function: Option<inkwell::values::FunctionValue<'ctx>>,
}

/// Information about a compiled function.
#[derive(Debug)]
pub struct CompiledFunction<'arena> {
    /// Function name.
    pub name: String,
    
    /// Generated machine code.
    pub code: &'arena [u8],
    
    /// Function entry point offset.
    pub entry_offset: usize,
    
    /// Size of generated code.
    pub code_size: usize,
}

/// Errors that can occur during LLVM compilation.
#[derive(Debug, Clone)]
pub enum LlvmCompilerError {
    /// LLVM-related error.
    LlvmError(String),
    
    /// Register allocation error.
    RegisterAllocation(String),
    
    /// Code generation error.
    CodeGeneration(String),
    
    /// Unsupported instruction.
    UnsupportedInstruction(String),
    
    /// Function not found.
    FunctionNotFound(String),
    
    /// Session error.
    Session(crate::compilation_session::SessionError),
}

impl std::fmt::Display for LlvmCompilerError {
    fn fmt(&self, f: &mut std::fmt::Formatter<'_>) -> std::fmt::Result {
        match self {
            LlvmCompilerError::LlvmError(msg) => write!(f, "LLVM error: {}", msg),
            LlvmCompilerError::RegisterAllocation(msg) => write!(f, "Register allocation error: {}", msg),
            LlvmCompilerError::CodeGeneration(msg) => write!(f, "Code generation error: {}", msg),
            LlvmCompilerError::UnsupportedInstruction(msg) => write!(f, "Unsupported instruction: {}", msg),
            LlvmCompilerError::FunctionNotFound(msg) => write!(f, "Function not found: {}", msg),
            LlvmCompilerError::Session(err) => write!(f, "Session error: {}", err),
        }
    }
}

impl std::error::Error for LlvmCompilerError {}

impl<'ctx, 'arena> LlvmCompiler<'ctx, 'arena> 
where
    'ctx: 'arena,
{
    /// Create a new LLVM compiler.
    pub fn new(
        module: inkwell::module::Module<'ctx>,
        session: &'arena CompilationSession<'arena>,
    ) -> Result<Self, LlvmCompilerError> {
        let value_mgr = ValueAssignmentManager::new();
        // Create register file with GP and XMM registers
        let mut allocatable = crate::register_file::RegBitSet::new();
        allocatable.union(&crate::register_file::RegBitSet::all_in_bank(0, 16)); // GP regs
        allocatable.union(&crate::register_file::RegBitSet::all_in_bank(1, 16)); // XMM regs
        let register_file = RegisterFile::new(16, 2, allocatable);
        let codegen = FunctionCodegen::new()
            .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to create codegen: {:?}", e)))?;
        
        Ok(Self {
            module,
            session,
            value_mgr,
            register_file,
            codegen,
            compiled_functions: HashMap::new(),
            current_function: None,
        })
    }
    
    /// Compile a function by name.
    pub fn compile_function_by_name(&mut self, name: &str) -> Result<(), LlvmCompilerError> {
        // Check if already compiled
        if self.compiled_functions.contains_key(name) {
            return Ok(());
        }
        
        // Find the function in the module
        let function = self.module.get_function(name)
            .ok_or_else(|| LlvmCompilerError::FunctionNotFound(name.to_string()))?;
        
        self.compile_function(function)?;
        Ok(())
    }
    
    /// Compile a specific LLVM function.
    pub fn compile_function(
        &mut self, 
        function: inkwell::values::FunctionValue<'ctx>
    ) -> Result<(), LlvmCompilerError> {
        let function_name = function.get_name().to_str()
            .map_err(|e| LlvmCompilerError::LlvmError(format!("Invalid function name: {:?}", e)))?;
        
        // Check if already compiled
        if self.compiled_functions.contains_key(function_name) {
            return Ok(());
        }
        
        self.current_function = Some(function);
        
        log::info!("{}üîß Compiling LLVM function: {}", function_name);
        
        // Reset compiler state for new function
        self.value_mgr = ValueAssignmentManager::new();
        // Reset register file
        let mut allocatable = crate::register_file::RegBitSet::new();
        allocatable.union(&crate::register_file::RegBitSet::all_in_bank(0, 16)); // GP regs
        allocatable.union(&crate::register_file::RegBitSet::all_in_bank(1, 16)); // XMM regs
        self.register_file = RegisterFile::new(16, 2, allocatable);
        self.codegen = FunctionCodegen::new()
            .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to reset codegen: {:?}", e)))?;
        
        // Process function signature and setup
        self.setup_function_signature(function)?;
        
        // Analyze function using the consuming analyzer
        let analyzer = FunctionAnalyzer::new(self.session, function)
            .map_err(|e| LlvmCompilerError::LlvmError(format!("Failed to create analyzer: {:?}", e)))?;
        
        let analysis = analyzer.analyze()
            .map_err(|e| LlvmCompilerError::LlvmError(format!("Function analysis failed: {:?}", e)))?;
        
        log::debug!("{}üìä Function analysis complete:");
        log::debug!("{}   - {} blocks", analysis.num_blocks);
        log::trace!("{}   - {} instructions", analysis.instruction_count);
        log::trace!("   PHI   - {} PHI nodes", analysis.phi_count);
        
        // Generate prologue
        self.codegen.emit_prologue()
            .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Prologue generation failed: {:?}", e)))?;
        
        // Compile function body with analysis
        self.compile_function_body_with_analysis(function, analysis)?;
        
        // Generate epilogue  
        self.codegen.emit_epilogue()
            .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Epilogue generation failed: {:?}", e)))?;
        
        // Take ownership of codegen and finalize
        let codegen = std::mem::replace(&mut self.codegen, FunctionCodegen::new()
            .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to create replacement codegen: {:?}", e)))?);
        
        // Finalize and get machine code
        let code_bytes = codegen.finalize()
            .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Code finalization failed: {:?}", e)))?;
        
        // Allocate code in session arena
        let code_slice = self.session.alloc_slice(&code_bytes);
        
        // Create compiled function record
        let compiled = CompiledFunction {
            name: function_name.to_string(),
            code: code_slice,
            entry_offset: 0,
            code_size: code_bytes.len(),
        };
        
        // Record statistics
        self.session.record_function_compiled(function_name, code_bytes.len());
        
        // Store in cache
        self.compiled_functions.insert(function_name.to_string(), compiled);
        Ok(())
    }
    
    /// Setup function signature and calling convention.
    fn setup_function_signature(
        &mut self, 
        function: inkwell::values::FunctionValue<'ctx>
    ) -> Result<(), LlvmCompilerError> {
        let function_type = function.get_type();
        
        // Process parameter types
        let param_types = function_type.get_param_types();
        let mut args_vec = Vec::with_capacity(param_types.len());
        
        for &param_type in &param_types {
            args_vec.push(self.llvm_type_to_arg_info(param_type)?);
        }
        
        // Process return type
        let ret_info = if function_type.get_return_type().is_some() {
            let ret_type = function_type.get_return_type().unwrap();
            // Convert BasicTypeEnum to BasicMetadataTypeEnum
            let metadata_ret_type = match ret_type {
                inkwell::types::BasicTypeEnum::IntType(t) => inkwell::types::BasicMetadataTypeEnum::IntType(t),
                inkwell::types::BasicTypeEnum::FloatType(t) => inkwell::types::BasicMetadataTypeEnum::FloatType(t),
                inkwell::types::BasicTypeEnum::PointerType(t) => inkwell::types::BasicMetadataTypeEnum::PointerType(t),
                _ => return Err(LlvmCompilerError::UnsupportedInstruction("Unsupported return type".to_string())),
            };
            vec![self.llvm_type_to_arg_info(metadata_ret_type)?]
        } else {
            vec![]
        };
        
        // Setup calling convention
        self.codegen.process_arguments(&args_vec)
            .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Argument processing failed: {:?}", e)))?;
        
        self.codegen.process_return_values(&ret_info)
            .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Return value processing failed: {:?}", e)))?;
        
        Ok(())
    }
    
    /// Convert LLVM type to ArgInfo.
    fn llvm_type_to_arg_info(
        &self,
        llvm_type: inkwell::types::BasicMetadataTypeEnum<'ctx>
    ) -> Result<crate::function_codegen::ArgInfo, LlvmCompilerError> {
        use inkwell::types::BasicMetadataTypeEnum;
        use crate::function_codegen::ArgInfo;
        
        match llvm_type {
            BasicMetadataTypeEnum::IntType(int_type) => {
                let bit_width = int_type.get_bit_width();
                match bit_width {
                    32 => Ok(ArgInfo::int32()),
                    64 => Ok(ArgInfo::int64()),
                    _ => Err(LlvmCompilerError::UnsupportedInstruction(
                        format!("Unsupported integer bit width: {}", bit_width)
                    ))
                }
            }
            BasicMetadataTypeEnum::FloatType(_) => Ok(ArgInfo::float32()),
            BasicMetadataTypeEnum::PointerType(_) => Ok(ArgInfo::int64()), // Pointers are 64-bit
            _ => Err(LlvmCompilerError::UnsupportedInstruction(
                format!("Unsupported LLVM type: {:?}", llvm_type)
            ))
        }
    }
    
    /// Compile the function body using analysis results.
    fn compile_function_body_with_analysis(
        &mut self, 
        function: inkwell::values::FunctionValue<'ctx>,
        analysis: FunctionAnalysis<'arena>
    ) -> Result<(), LlvmCompilerError> {
        let blocks = function.get_basic_blocks();
        
        // Compile blocks in optimized layout order
        for &block_idx in analysis.block_layout {
            let block = blocks[block_idx];
            
            // Check if this block has PHI nodes
            let phi_nodes = analysis.get_block_phi_nodes(block_idx);
            if !phi_nodes.is_empty() {
                log::debug!("{}üìç Block {} has {} PHI nodes", block_idx, phi_nodes.len());
            }
            
            self.compile_basic_block(block)?;
        }
        
        Ok(())
    }
    
    /// Compile a single basic block.
    fn compile_basic_block(
        &mut self,
        block: BasicBlock<'ctx>
    ) -> Result<(), LlvmCompilerError> {
        // Get block name for label placement
        if let Some(name) = block.get_name().to_str().ok() {
            let block_idx = self.get_block_index_by_name(name)?;
            
            // Place label for this block
            let encoder = self.codegen.encoder_mut();
            
            // Add a NOP to ensure we can place the label
            // This is a workaround for iced-x86's limitation
            encoder.nop()
                .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit nop: {:?}", e)))?;
            
            encoder.place_label_for_block(block_idx)
                .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to place label: {:?}", e)))?;
            
            log::trace!("{}üì¶ Compiling basic block: {} (index {})", name, block_idx);
        } else {
            log::trace!("{}üì¶ Compiling basic block");
        }
        
        // Iterate through instructions in the block
        for instruction in block.get_instructions() {
            self.compile_instruction(instruction)?;
        }
        
        Ok(())
    }
    
    /// Compile a single instruction using direct opcode dispatch.
    fn compile_instruction(
        &mut self,
        instruction: inkwell::values::InstructionValue<'ctx>
    ) -> Result<(), LlvmCompilerError> {
        use inkwell::values::InstructionOpcode;
        
        // Record instruction compilation
        let opcode_name = format!("{:?}", instruction.get_opcode());
        self.session.record_instruction_compiled(&opcode_name);
        
        // Direct opcode dispatch - no trait bounds needed!
        match instruction.get_opcode() {
            InstructionOpcode::Add => self.compile_add_instruction(instruction),
            InstructionOpcode::Sub => self.compile_sub_instruction(instruction),
            InstructionOpcode::Mul => self.compile_mul_instruction(instruction),
            InstructionOpcode::ICmp => self.compile_icmp_instruction(instruction),
            InstructionOpcode::Load => self.compile_load_instruction(instruction),
            InstructionOpcode::Store => self.compile_store_instruction(instruction),
            InstructionOpcode::GetElementPtr => self.compile_gep_instruction(instruction),
            InstructionOpcode::Return => self.compile_return_instruction(instruction),
            InstructionOpcode::Br => self.compile_branch_instruction(instruction),
            InstructionOpcode::Call => self.compile_call_instruction(instruction),
            InstructionOpcode::Alloca => self.compile_alloca_instruction(instruction),
            InstructionOpcode::Phi => self.compile_phi_instruction(instruction),
            
            _ => {
                log::warn!("{}‚ö†Ô∏è  Unsupported instruction: {:?}", instruction.get_opcode());
                // For now, just skip unsupported instructions
                Ok(())
            }
        }
    }
    
    /// Extract common binary operation setup.
    fn setup_binary_operation(
        &mut self,
        instruction: inkwell::values::InstructionValue<'ctx>
    ) -> Result<BinaryOpContext, LlvmCompilerError> {
        // Direct access to LLVM instruction operands
        let operand0 = instruction.get_operand(0).unwrap().left().unwrap();
        let operand1 = instruction.get_operand(1).unwrap().left().unwrap();
        
        // Get bit width from instruction type
        let bit_width = instruction.get_type().into_int_type().get_bit_width();
        
        // Convert LLVM values to our value indices
        let left_idx = self.get_or_create_value_index(operand0)?;
        let right_idx = self.get_or_create_value_index(operand1)?;
        
        // For arithmetic operations, the instruction itself is the result value
        // We'll use the instruction address as a unique ID for now
        use inkwell::values::AsValueRef;
        let inst_ptr = instruction.as_value_ref() as usize;
        let result_idx = inst_ptr % 1024; // Simple hash for value index
        
        // Create value assignments
        let value_size = (bit_width / 8) as u8;
        if self.value_mgr.get_assignment(left_idx).is_none() {
            self.value_mgr.create_assignment(left_idx, 1, value_size);
        }
        if self.value_mgr.get_assignment(right_idx).is_none() {
            self.value_mgr.create_assignment(right_idx, 1, value_size);
        }
        if self.value_mgr.get_assignment(result_idx).is_none() {
            self.value_mgr.create_assignment(result_idx, 1, value_size);
        }
        
        Ok(BinaryOpContext {
            left_idx,
            right_idx,
            result_idx,
            bit_width,
            value_size,
        })
    }

    /// Allocate registers for binary operation.
    fn allocate_binary_op_registers(
        &mut self,
        context: &BinaryOpContext,
        reuse_left: bool,
    ) -> Result<(AsmReg, AsmReg, AsmReg), LlvmCompilerError> {
        let mut ctx = CompilerContext::new(&mut self.value_mgr, &mut self.register_file);
        
        // Create value references
        let mut left_ref = ValuePartRef::new(context.left_idx, 0)
            .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to create left ref: {:?}", e)))?;
        let mut right_ref = ValuePartRef::new(context.right_idx, 0)
            .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to create right ref: {:?}", e)))?;
        let mut result_ref = ValuePartRef::new(context.result_idx, 0)
            .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to create result ref: {:?}", e)))?;
        
        // Load operands to registers
        let left_reg = left_ref.load_to_reg(&mut ctx)
            .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to load left operand: {:?}", e)))?;
        let right_reg = right_ref.load_to_reg(&mut ctx)
            .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to load right operand: {:?}", e)))?;
        
        // Try to reuse left operand register for result if requested
        let result_reg = if reuse_left {
            result_ref.alloc_try_reuse(&mut left_ref, &mut ctx)
                .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to allocate result: {:?}", e)))?
        } else {
            result_ref.load_to_reg(&mut ctx)
                .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to allocate result: {:?}", e)))?
        };
        
        Ok((left_reg, right_reg, result_reg))
    }

    /// Compile ADD instruction with real machine code generation.
    fn compile_add_instruction(
        &mut self,
        instruction: inkwell::values::InstructionValue<'ctx>
    ) -> Result<(), LlvmCompilerError> {
        log::trace!("{}‚ûï Compiling ADD instruction");
        
        let context = self.setup_binary_operation(instruction)?;
        let (left_reg, right_reg, result_reg) = self.allocate_binary_op_registers(&context, true)?;
        
        // Generate optimized ADD instruction
        let encoder = self.codegen.encoder_mut();
        
        match context.bit_width {
            32 => {
                if result_reg == left_reg {
                    // In-place addition
                    encoder.add32_reg_reg(result_reg, right_reg)
                        .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit add32: {:?}", e)))?;
                    log::trace!("   Generated:   Generated: add32 {}:{}, {}:{}", 
                             result_reg.bank, result_reg.id, right_reg.bank, right_reg.id);
                } else {
                    // LEA optimization for non-destructive add
                    encoder.lea(result_reg, left_reg, Some(right_reg), 1, 0)
                        .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit lea32: {:?}", e)))?;
                    log::trace!("   Generated:   Generated: lea32 {}:{}, [{}:{} + {}:{}]", 
                             result_reg.bank, result_reg.id, left_reg.bank, left_reg.id, 
                             right_reg.bank, right_reg.id);
                }
            }
            64 => {
                if result_reg == left_reg {
                    // In-place addition
                    encoder.add64_reg_reg(result_reg, right_reg)
                        .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit add64: {:?}", e)))?;
                    log::trace!("   Generated:   Generated: add64 {}:{}, {}:{}", 
                             result_reg.bank, result_reg.id, right_reg.bank, right_reg.id);
                } else {
                    // LEA optimization for non-destructive add
                    encoder.lea(result_reg, left_reg, Some(right_reg), 1, 0)
                        .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit lea: {:?}", e)))?;
                    log::trace!("   Generated:   Generated: lea {}:{}, [{}:{} + {}:{}]", 
                             result_reg.bank, result_reg.id, left_reg.bank, left_reg.id, 
                             right_reg.bank, right_reg.id);
                }
            }
            _ => {
                return Err(LlvmCompilerError::UnsupportedInstruction(
                    format!("ADD instruction with {}-bit width not supported", context.bit_width)
                ));
            }
        }
        
        Ok(())
    }
    
    /// Compile ICMP instruction with real CMP+SETcc generation.
    fn compile_icmp_instruction(
        &mut self,
        instruction: inkwell::values::InstructionValue<'ctx>
    ) -> Result<(), LlvmCompilerError> {
        log::trace!("{}üîç Compiling ICMP instruction");
        
        // Direct predicate extraction - no trait bounds!
        let predicate = instruction.get_icmp_predicate()
            .ok_or_else(|| LlvmCompilerError::LlvmError("ICMP instruction missing predicate".to_string()))?;
        
        log::debug!("{}   Real predicate extracted: {:?}", predicate);
        
        // Get operands
        let operand0 = instruction.get_operand(0).unwrap().left().unwrap();
        let operand1 = instruction.get_operand(1).unwrap().left().unwrap();
        
        // Convert to value indices
        let left_idx = self.get_or_create_value_index(operand0)?;
        let right_idx = self.get_or_create_value_index(operand1)?;
        
        // ICMP result is a boolean (i1) value
        use inkwell::values::AsValueRef;
        let inst_ptr = instruction.as_value_ref() as usize;
        let result_idx = inst_ptr % 1024;
        
        // Get operand bit width
        let bit_width = operand0.into_int_value().get_type().get_bit_width();
        let value_size = (bit_width / 8) as u8;
        
        // Create value assignments
        if self.value_mgr.get_assignment(left_idx).is_none() {
            self.value_mgr.create_assignment(left_idx, 1, value_size);
        }
        if self.value_mgr.get_assignment(right_idx).is_none() {
            self.value_mgr.create_assignment(right_idx, 1, value_size);
        }
        if self.value_mgr.get_assignment(result_idx).is_none() {
            self.value_mgr.create_assignment(result_idx, 1, 1); // Result is boolean
        }
        
        let mut ctx = CompilerContext::new(&mut self.value_mgr, &mut self.register_file);
        
        // Load operands
        let mut left_ref = ValuePartRef::new(left_idx, 0)
            .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to create left ref: {:?}", e)))?;
        let mut right_ref = ValuePartRef::new(right_idx, 0)
            .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to create right ref: {:?}", e)))?;
        let mut result_ref = ValuePartRef::new(result_idx, 0)
            .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to create result ref: {:?}", e)))?;
        
        let left_reg = left_ref.load_to_reg(&mut ctx)
            .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to load left: {:?}", e)))?;
        let right_reg = right_ref.load_to_reg(&mut ctx)
            .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to load right: {:?}", e)))?;
        let result_reg = result_ref.load_to_reg(&mut ctx)
            .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to allocate result: {:?}", e)))?;
        
        let encoder = self.codegen.encoder_mut();
        
        // Generate CMP instruction
        match bit_width {
            32 => encoder.cmp32_reg_reg(left_reg, right_reg)
                .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit cmp32: {:?}", e)))?,
            64 => encoder.cmp_reg_reg(left_reg, right_reg)
                .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit cmp64: {:?}", e)))?,
            _ => return Err(LlvmCompilerError::UnsupportedInstruction(
                format!("ICMP with {}-bit operands not supported", bit_width)
            ))
        }
        
        // Generate SETcc instruction based on predicate
        match predicate {
            IntPredicate::EQ => encoder.sete_reg(result_reg),
            IntPredicate::NE => encoder.setne_reg(result_reg),
            IntPredicate::SGT => encoder.setg_reg(result_reg),
            IntPredicate::SGE => encoder.setge_reg(result_reg),
            IntPredicate::SLT => encoder.setl_reg(result_reg),
            IntPredicate::SLE => encoder.setle_reg(result_reg),
            IntPredicate::UGT => encoder.seta_reg(result_reg),
            IntPredicate::UGE => encoder.setae_reg(result_reg),
            IntPredicate::ULT => encoder.setb_reg(result_reg),
            IntPredicate::ULE => encoder.setbe_reg(result_reg),
        }.map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit setcc: {:?}", e)))?;
        
        log::trace!("   Generated:   Generated: CMP {}:{}, {}:{}; SET{:?} {}:{}", 
                 left_reg.bank, left_reg.id, right_reg.bank, right_reg.id,
                 predicate, result_reg.bank, result_reg.id);
        
        Ok(())
    }
    
    /// Compile RETURN instruction.
    fn compile_return_instruction(
        &mut self,
        instruction: inkwell::values::InstructionValue<'ctx>
    ) -> Result<(), LlvmCompilerError> {
        log::trace!("{}üîô Compiling RETURN instruction");
        
        let operand_count = instruction.get_num_operands();
        if operand_count > 0 {
            // Return with value
            log::debug!("{}   Return with value");
        } else {
            // Void return
            log::debug!("{}   Void return");
        }
        
        // The epilogue will be generated separately
        Ok(())
    }
    
    /// Compile SUB instruction with real machine code generation.
    fn compile_sub_instruction(&mut self, instruction: inkwell::values::InstructionValue<'ctx>) -> Result<(), LlvmCompilerError> {
        log::trace!("{}‚ûñ Compiling SUB instruction");
        
        let context = self.setup_binary_operation(instruction)?;
        let (left_reg, right_reg, result_reg) = self.allocate_binary_op_registers(&context, true)?;
        
        let encoder = self.codegen.encoder_mut();
        
        match context.bit_width {
            32 => {
                if result_reg == left_reg {
                    encoder.sub32_reg_reg(result_reg, right_reg)
                        .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit sub32: {:?}", e)))?;
                    log::trace!("   Generated:   Generated: sub32 {}:{}, {}:{}", 
                             result_reg.bank, result_reg.id, right_reg.bank, right_reg.id);
                } else {
                    // Move left to result first
                    encoder.mov32_reg_reg(result_reg, left_reg)
                        .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit mov32: {:?}", e)))?;
                    encoder.sub32_reg_reg(result_reg, right_reg)
                        .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit sub32: {:?}", e)))?;
                    log::trace!("   Generated:   Generated: mov32 {}:{}, {}:{}; sub32 {}:{}, {}:{}", 
                             result_reg.bank, result_reg.id, left_reg.bank, left_reg.id,
                             result_reg.bank, result_reg.id, right_reg.bank, right_reg.id);
                }
            }
            64 => {
                if result_reg == left_reg {
                    encoder.sub64_reg_reg(result_reg, right_reg)
                        .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit sub64: {:?}", e)))?;
                    log::trace!("   Generated:   Generated: sub64 {}:{}, {}:{}", 
                             result_reg.bank, result_reg.id, right_reg.bank, right_reg.id);
                } else {
                    // Move left to result first
                    encoder.mov_reg_reg(result_reg, left_reg)
                        .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit mov: {:?}", e)))?;
                    encoder.sub64_reg_reg(result_reg, right_reg)
                        .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit sub64: {:?}", e)))?;
                    log::trace!("   Generated:   Generated: mov {}:{}, {}:{}; sub64 {}:{}, {}:{}", 
                             result_reg.bank, result_reg.id, left_reg.bank, left_reg.id,
                             result_reg.bank, result_reg.id, right_reg.bank, right_reg.id);
                }
            }
            _ => {
                return Err(LlvmCompilerError::UnsupportedInstruction(
                    format!("SUB instruction with {}-bit width not supported", context.bit_width)
                ));
            }
        }
        
        Ok(())
    }
    
    fn compile_mul_instruction(&mut self, instruction: inkwell::values::InstructionValue<'ctx>) -> Result<(), LlvmCompilerError> {
        log::trace!("{}‚úñÔ∏è  Compiling MUL instruction");
        
        let context = self.setup_binary_operation(instruction)?;
        // MUL doesn't reuse left register because it uses RAX
        let (left_reg, right_reg, _) = self.allocate_binary_op_registers(&context, false)?;
        
        // MUL uses RAX for one operand and result
        let rax = AsmReg::new(0, 0); // RAX
        let _rdx = AsmReg::new(0, 2); // RDX (for upper bits)
        
        let encoder = self.codegen.encoder_mut();
        
        // Move left operand to RAX if not already there
        if left_reg != rax {
            encoder.mov_reg_reg(rax, left_reg)
                .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to mov to rax: {:?}", e)))?;
        }
        
        // Generate IMUL instruction
        match context.bit_width {
            32 => {
                // Use two-operand IMUL: rax = rax * right_reg
                encoder.imul32_reg_reg(rax, right_reg)
                    .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit imul32: {:?}", e)))?;
                log::trace!("   Generated:   Generated: imul32 eax, {}:{}", right_reg.bank, right_reg.id);
            }
            64 => {
                // Use two-operand IMUL: rax = rax * right_reg
                encoder.imul_reg_reg(rax, right_reg)
                    .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit imul64: {:?}", e)))?;
                log::trace!("   Generated:   Generated: imul64 rax, {}:{}", right_reg.bank, right_reg.id);
            }
            _ => {
                return Err(LlvmCompilerError::UnsupportedInstruction(
                    format!("MUL instruction with {}-bit width not supported", context.bit_width)
                ));
            }
        }
        
        // Move result from RAX to result register if different
        // Need to allocate result register properly
        let mut ctx = CompilerContext::new(&mut self.value_mgr, &mut self.register_file);
        let mut result_ref = ValuePartRef::new(context.result_idx, 0)
            .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to create result ref: {:?}", e)))?;
        let result_reg = result_ref.load_to_reg(&mut ctx)
            .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to allocate result: {:?}", e)))?;
        
        if result_reg != rax {
            encoder.mov_reg_reg(result_reg, rax)
                .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to mov from rax: {:?}", e)))?;
            log::trace!("   Generated:   Generated: mov {}:{}, rax", result_reg.bank, result_reg.id);
        }
        
        Ok(())
    }
    
    fn compile_load_instruction(&mut self, instruction: inkwell::values::InstructionValue<'ctx>) -> Result<(), LlvmCompilerError> {
        log::trace!("{}üì• Compiling LOAD instruction");
        
        // Load instruction format: %result = load <type>, <type>* <pointer>
        // Get the pointer operand (source address)
        let ptr_operand = instruction.get_operand(0).unwrap().left().unwrap();
        let ptr_idx = self.get_or_create_value_index(ptr_operand)?;
        
        // Get result type and size
        let load_type = instruction.get_type();
        let bit_width = match load_type {
            inkwell::types::AnyTypeEnum::IntType(int_type) => int_type.get_bit_width(),
            inkwell::types::AnyTypeEnum::FloatType(_) => 32,
            inkwell::types::AnyTypeEnum::PointerType(_) => 64,
            _ => return Err(LlvmCompilerError::UnsupportedInstruction(
                format!("Unsupported load type: {:?}", load_type)
            )),
        };
        let value_size = (bit_width / 8) as u8;
        
        // Create result value (the loaded value)
        use inkwell::values::AsValueRef;
        let inst_ptr = instruction.as_value_ref() as usize;
        let result_idx = inst_ptr % 1024;
        
        // Create value assignments
        if self.value_mgr.get_assignment(ptr_idx).is_none() {
            self.value_mgr.create_assignment(ptr_idx, 1, 8); // Pointer is 64-bit
        }
        if self.value_mgr.get_assignment(result_idx).is_none() {
            self.value_mgr.create_assignment(result_idx, 1, value_size);
        }
        
        // Create compiler context
        let mut ctx = CompilerContext::new(&mut self.value_mgr, &mut self.register_file);
        
        // Create value references
        let mut ptr_ref = ValuePartRef::new(ptr_idx, 0)
            .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to create ptr ref: {:?}", e)))?;
        let mut result_ref = ValuePartRef::new(result_idx, 0)
            .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to create result ref: {:?}", e)))?;
        
        // Load pointer to register
        let ptr_reg = ptr_ref.load_to_reg(&mut ctx)
            .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to load pointer: {:?}", e)))?;
        
        // Allocate register for result
        let result_reg = result_ref.load_to_reg(&mut ctx)
            .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to allocate result: {:?}", e)))?;
        
        // Generate MOV instruction from memory to register
        let encoder = self.codegen.encoder_mut();
        
        match bit_width {
            8 => {
                encoder.mov8_reg_mem(result_reg, ptr_reg, 0)
                    .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit mov8: {:?}", e)))?;
                log::trace!("   Generated:   Generated: movb {}:{}, [{}:{}]", 
                         result_reg.bank, result_reg.id, ptr_reg.bank, ptr_reg.id);
            }
            16 => {
                encoder.mov16_reg_mem(result_reg, ptr_reg, 0)
                    .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit mov16: {:?}", e)))?;
                log::trace!("   Generated:   Generated: movw {}:{}, [{}:{}]", 
                         result_reg.bank, result_reg.id, ptr_reg.bank, ptr_reg.id);
            }
            32 => {
                encoder.mov32_reg_mem(result_reg, ptr_reg, 0)
                    .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit mov32: {:?}", e)))?;
                log::trace!("   Generated:   Generated: movl {}:{}, [{}:{}]", 
                         result_reg.bank, result_reg.id, ptr_reg.bank, ptr_reg.id);
            }
            64 => {
                encoder.mov64_reg_mem(result_reg, ptr_reg, 0)
                    .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit mov64: {:?}", e)))?;
                log::trace!("   Generated:   Generated: movq {}:{}, [{}:{}]", 
                         result_reg.bank, result_reg.id, ptr_reg.bank, ptr_reg.id);
            }
            _ => {
                return Err(LlvmCompilerError::UnsupportedInstruction(
                    format!("LOAD instruction with {}-bit width not supported", bit_width)
                ));
            }
        }
        
        Ok(())
    }
    
    fn compile_store_instruction(&mut self, instruction: inkwell::values::InstructionValue<'ctx>) -> Result<(), LlvmCompilerError> {
        log::trace!("{}üì§ Compiling STORE instruction");
        
        // Store instruction format: store <type> <value>, <type>* <pointer>
        // Get the value to store (first operand)
        let value_operand = instruction.get_operand(0).unwrap().left().unwrap();
        let value_idx = self.get_or_create_value_index(value_operand)?;
        
        // Get the pointer destination (second operand)
        let ptr_operand = instruction.get_operand(1).unwrap().left().unwrap();
        let ptr_idx = self.get_or_create_value_index(ptr_operand)?;
        
        // Get value type and size from the value operand
        let value_type = value_operand.get_type();
        let bit_width = match value_type {
            inkwell::types::BasicTypeEnum::IntType(int_type) => int_type.get_bit_width(),
            inkwell::types::BasicTypeEnum::FloatType(_) => 32,
            inkwell::types::BasicTypeEnum::PointerType(_) => 64,
            _ => return Err(LlvmCompilerError::UnsupportedInstruction(
                format!("Unsupported store type: {:?}", value_type)
            )),
        };
        let value_size = (bit_width / 8) as u8;
        
        // Create value assignments
        if self.value_mgr.get_assignment(value_idx).is_none() {
            self.value_mgr.create_assignment(value_idx, 1, value_size);
        }
        if self.value_mgr.get_assignment(ptr_idx).is_none() {
            self.value_mgr.create_assignment(ptr_idx, 1, 8); // Pointer is 64-bit
        }
        
        // Create compiler context
        let mut ctx = CompilerContext::new(&mut self.value_mgr, &mut self.register_file);
        
        // Create value references
        let mut value_ref = ValuePartRef::new(value_idx, 0)
            .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to create value ref: {:?}", e)))?;
        let mut ptr_ref = ValuePartRef::new(ptr_idx, 0)
            .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to create ptr ref: {:?}", e)))?;
        
        // Load value and pointer to registers
        let value_reg = value_ref.load_to_reg(&mut ctx)
            .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to load value: {:?}", e)))?;
        let ptr_reg = ptr_ref.load_to_reg(&mut ctx)
            .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to load pointer: {:?}", e)))?;
        
        // Generate MOV instruction from register to memory
        let encoder = self.codegen.encoder_mut();
        
        match bit_width {
            8 => {
                encoder.mov8_mem_reg(ptr_reg, 0, value_reg)
                    .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit mov8: {:?}", e)))?;
                log::trace!("   Generated:   Generated: movb [{}:{}], {}:{}", 
                         ptr_reg.bank, ptr_reg.id, value_reg.bank, value_reg.id);
            }
            16 => {
                encoder.mov16_mem_reg(ptr_reg, 0, value_reg)
                    .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit mov16: {:?}", e)))?;
                log::trace!("   Generated:   Generated: movw [{}:{}], {}:{}", 
                         ptr_reg.bank, ptr_reg.id, value_reg.bank, value_reg.id);
            }
            32 => {
                encoder.mov32_mem_reg(ptr_reg, 0, value_reg)
                    .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit mov32: {:?}", e)))?;
                log::trace!("   Generated:   Generated: movl [{}:{}], {}:{}", 
                         ptr_reg.bank, ptr_reg.id, value_reg.bank, value_reg.id);
            }
            64 => {
                encoder.mov64_mem_reg(ptr_reg, 0, value_reg)
                    .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit mov64: {:?}", e)))?;
                log::trace!("   Generated:   Generated: movq [{}:{}], {}:{}", 
                         ptr_reg.bank, ptr_reg.id, value_reg.bank, value_reg.id);
            }
            _ => {
                return Err(LlvmCompilerError::UnsupportedInstruction(
                    format!("STORE instruction with {}-bit width not supported", bit_width)
                ));
            }
        }
        
        Ok(())
    }
    
    fn compile_gep_instruction(&mut self, instruction: inkwell::values::InstructionValue<'ctx>) -> Result<(), LlvmCompilerError> {
        log::info!("{}üóÇÔ∏è  Compiling GEP instruction");
        
        // Get operand count
        let operand_count = instruction.get_num_operands();
        if operand_count < 2 {
            return Err(LlvmCompilerError::UnsupportedInstruction(
                "GEP instruction requires at least 2 operands".to_string()
            ));
        }
        
        // Get base pointer (first operand)
        let base_ptr = instruction.get_operand(0).unwrap().left().unwrap();
        let base_idx = self.get_or_create_value_index(base_ptr)?;
        
        // Get result - GEP instruction returns pointer
        use inkwell::values::AsValueRef;
        let inst_ptr = instruction.as_value_ref() as usize;
        let result_idx = inst_ptr % 1024;
        
        // Initialize value assignments
        if self.value_mgr.get_assignment(base_idx).is_none() {
            self.value_mgr.create_assignment(base_idx, 1, 8); // Pointer size
        }
        if self.value_mgr.get_assignment(result_idx).is_none() {
            self.value_mgr.create_assignment(result_idx, 1, 8); // Result is pointer
        }
        
        // Process indices
        let mut indices = Vec::new();
        for i in 1..operand_count {
            if let Some(idx_operand) = instruction.get_operand(i) {
                if let Some(idx_val) = idx_operand.left() {
                    let idx_idx = self.get_or_create_value_index(idx_val)?;
                    if self.value_mgr.get_assignment(idx_idx).is_none() {
                        self.value_mgr.create_assignment(idx_idx, 1, 4); // Index size
                    }
                    indices.push(idx_idx);
                }
            }
        }
        
        // Extract element sizes and constants before creating context
        let mut index_info = Vec::new();
        for (idx_num, &index_idx) in indices.iter().enumerate() {
            let element_size = self.get_gep_element_size(idx_num)?;
            let const_val = self.try_get_constant_index(index_idx);
            index_info.push((index_idx, element_size, const_val));
        }
        
        // Create compiler context
        let mut ctx = CompilerContext::new(&mut self.value_mgr, &mut self.register_file);
        
        // Load base pointer to register
        let mut base_ref = ValuePartRef::new(base_idx, 0)
            .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to create base ref: {:?}", e)))?;
        let base_reg = base_ref.load_to_reg(&mut ctx)
            .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to load base: {:?}", e)))?;
        
        // Create GEP expression
        let mut gep_expr = GepExpression::with_base(base_reg);
        
        // Process each index
        for (idx_num, (index_idx, element_size, const_val)) in index_info.into_iter().enumerate() {
            // Check if index is a constant
            if let Some(const_val) = const_val {
                // Fold constant into displacement
                let offset = element_size as i64 * const_val;
                gep_expr.add_displacement(offset);
                log::debug!("{}   GEP: Folded constant index {} -> displacement {}", const_val, offset);
            } else {
                // Dynamic index
                let mut index_ref = ValuePartRef::new(index_idx, 0)
                    .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to create index ref: {:?}", e)))?;
                let index_reg = index_ref.load_to_reg(&mut ctx)
                    .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to load index: {:?}", e)))?;
                
                if idx_num == 0 && gep_expr.index.is_none() {
                    // First dynamic index - can use scaled addressing
                    gep_expr.set_index(index_reg, element_size);
                    log::debug!("{}   GEP: Set dynamic index with scale {}", element_size);
                } else {
                    // Multiple indices need materialization
                    gep_expr.needs_materialization = true;
                    log::debug!("{}   GEP: Complex index requires materialization");
                }
            }
        }
        
        // Allocate result register
        let mut result_ref = ValuePartRef::new(result_idx, 0)
            .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to create result ref: {:?}", e)))?;
        let result_reg = result_ref.load_to_reg(&mut ctx)
            .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to allocate result: {:?}", e)))?;
        
        // Generate address calculation
        self.materialize_gep_expression(gep_expr, result_reg)?;
        
        log::debug!("{}‚úÖ GEP instruction compiled successfully");
        Ok(())
    }
    
    fn compile_branch_instruction(&mut self, instruction: inkwell::values::InstructionValue<'ctx>) -> Result<(), LlvmCompilerError> {
        log::info!("{}üîÄ Compiling BRANCH instruction");
        
        // LLVM has two types of branch instructions:
        // - Unconditional: br label %dest
        // - Conditional: br i1 %cond, label %iftrue, label %iffalse
        
        let num_operands = instruction.get_num_operands();
        
        // Get current block information
        let current_block = instruction.get_parent().unwrap();
        let current_block_name = current_block.get_name().to_str()
            .map_err(|e| LlvmCompilerError::LlvmError(format!("Invalid current block name: {:?}", e)))?;
        let current_block_idx = self.get_block_index_by_name(current_block_name)?;
        
        match num_operands {
            1 => {
                // Unconditional branch
                let target_operand = instruction.get_operand(0).unwrap().right().unwrap();
                let target_name = target_operand.get_name().to_str()
                    .map_err(|e| LlvmCompilerError::LlvmError(format!("Invalid block name: {:?}", e)))?;
                
                let target_block_idx = self.get_block_index_by_name(target_name)?;
                
                // Generate PHI moves for the target block
                self.generate_phi_moves_for_edge(current_block_idx, target_block_idx)?;
                
                // Generate unconditional jump
                let encoder = self.codegen.encoder_mut();
                encoder.jmp_unconditional_to_block(target_block_idx)
                    .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit jmp: {:?}", e)))?;
                
                log::trace!("   Generated:   Generated: jmp block_{}", target_block_idx);
            }
            3 => {
                // Conditional branch
                let condition = instruction.get_operand(0).unwrap().left().unwrap();
                let true_target = instruction.get_operand(2).unwrap().right().unwrap();
                let false_target = instruction.get_operand(1).unwrap().right().unwrap();
                
                // Get condition value
                let cond_idx = self.get_or_create_value_index(condition)?;
                
                // Get target block indices
                let true_name = true_target.get_name().to_str()
                    .map_err(|e| LlvmCompilerError::LlvmError(format!("Invalid true block name: {:?}", e)))?;
                let false_name = false_target.get_name().to_str()
                    .map_err(|e| LlvmCompilerError::LlvmError(format!("Invalid false block name: {:?}", e)))?;
                
                let true_block_idx = self.get_block_index_by_name(true_name)?;
                let false_block_idx = self.get_block_index_by_name(false_name)?;
                
                // Create value assignment for condition if needed
                if self.value_mgr.get_assignment(cond_idx).is_none() {
                    self.value_mgr.create_assignment(cond_idx, 1, 1); // i1 is 1 byte
                }
                
                // Create compiler context
                let mut ctx = CompilerContext::new(&mut self.value_mgr, &mut self.register_file);
                
                // Load condition to register
                let mut cond_ref = ValuePartRef::new(cond_idx, 0)
                    .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to create cond ref: {:?}", e)))?;
                let cond_reg = cond_ref.load_to_reg(&mut ctx)
                    .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to load condition: {:?}", e)))?;
                
                // Generate PHI moves for false block (must be done before conditional jump)
                self.generate_phi_moves_for_edge(current_block_idx, false_block_idx)?;
                
                // Generate test and conditional jump
                let encoder = self.codegen.encoder_mut();
                
                // TEST cond_reg, cond_reg (sets ZF if zero)
                encoder.test_reg_reg(cond_reg, cond_reg)
                    .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit test: {:?}", e)))?;
                
                // JNE true_block (jump if not equal/not zero)
                encoder.jmp_conditional_to_block(crate::x64_encoder::JumpCondition::NotEqual, true_block_idx)
                    .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit jne: {:?}", e)))?;
                
                // Emit unconditional jump to false block
                encoder.jmp_unconditional_to_block(false_block_idx)
                    .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit jmp: {:?}", e)))?;
                
                log::trace!("   Generated:   Generated: test {}:{}, {}:{}", cond_reg.bank, cond_reg.id, cond_reg.bank, cond_reg.id);
                log::trace!("   Generated:   Generated: jne block_{}", true_block_idx);
                log::trace!("   Generated:   Generated: jmp block_{}", false_block_idx);
                
                // Now generate a separate code sequence for the true branch PHI moves
                // This requires placing code at a different location
                // For now, we'll skip this optimization and rely on the PHI resolver
            }
            _ => {
                return Err(LlvmCompilerError::UnsupportedInstruction(
                    format!("Branch instruction with {} operands not supported", num_operands)
                ));
            }
        }
        
        Ok(())
    }
    
    fn compile_call_instruction(&mut self, instruction: inkwell::values::InstructionValue<'ctx>) -> Result<(), LlvmCompilerError> {
        log::trace!("{}üìû Compiling CALL instruction");
        
        // Get the call instruction details
        use inkwell::values::CallSiteValue;
        let call_site = CallSiteValue::try_from(instruction)
            .map_err(|_| LlvmCompilerError::LlvmError("Failed to cast instruction to CallSiteValue".to_string()))?;
        
        // Get the called function
        let called_value = call_site.get_called_fn_value();
        let function_name = if let Some(func) = called_value {
            func.get_name().to_str()
                .map_err(|e| LlvmCompilerError::LlvmError(format!("Invalid function name: {:?}", e)))?
                .to_string()
        } else {
            // For now, only support direct function calls
            return Err(LlvmCompilerError::UnsupportedInstruction(
                "Indirect function calls not yet supported".to_string()
            ));
        };
        
        log::debug!("{}   Calling function: {}", function_name);
        
        // Get arguments
        let arg_count = call_site.count_arguments();
        log::debug!("{}   Argument count: {}", arg_count);
        
        // Create calling convention assigner
        use crate::calling_convention::{SysVAssigner, CCAssigner, CCAssignment, RegBank};
        let mut cc_assigner = SysVAssigner::new();
        
        // Process arguments and assign them according to System V ABI
        let mut arg_assignments = Vec::new();
        for i in 0..arg_count {
            let arg_value = instruction.get_operand(i).unwrap().left().unwrap();
            let arg_idx = self.get_or_create_value_index(arg_value)?;
            
            // Determine argument type and size
            let arg_type = arg_value.get_type();
            let (bank, size) = match arg_type {
                inkwell::types::BasicTypeEnum::IntType(int_type) => {
                    (RegBank::GeneralPurpose, (int_type.get_bit_width() / 8) as u32)
                }
                inkwell::types::BasicTypeEnum::PointerType(_) => {
                    (RegBank::GeneralPurpose, 8)
                }
                inkwell::types::BasicTypeEnum::FloatType(float_type) => {
                    match float_type.get_context().f32_type() {
                        t if t == float_type => (RegBank::Xmm, 4),
                        _ => (RegBank::Xmm, 8), // f64
                    }
                }
                _ => {
                    return Err(LlvmCompilerError::UnsupportedInstruction(
                        format!("Unsupported argument type: {:?}", arg_type)
                    ));
                }
            };
            
            // Create assignment for this argument
            let mut assignment = CCAssignment::new(bank, size, size);
            cc_assigner.assign_arg(&mut assignment);
            
            log::debug!("{}   Arg {}: v{} -> {:?}", i, arg_idx, assignment);
            
            // Create value assignment if needed
            if self.value_mgr.get_assignment(arg_idx).is_none() {
                self.value_mgr.create_assignment(arg_idx, 1, size as u8);
            }
            
            arg_assignments.push((arg_idx, assignment));
        }
        
        // Create compiler context
        let mut ctx = CompilerContext::new(&mut self.value_mgr, &mut self.register_file);
        
        // Setup arguments in their assigned locations
        for (arg_idx, assignment) in &arg_assignments {
            let mut arg_ref = ValuePartRef::new(*arg_idx, 0)
                .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to create arg ref: {:?}", e)))?;
            
            if let Some(reg) = assignment.reg {
                // Load argument to any register first
                let arg_reg = arg_ref.load_to_reg(&mut ctx)
                    .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to load arg: {:?}", e)))?;
                
                // Move to the correct argument register if needed
                if arg_reg != reg {
                    let encoder = self.codegen.encoder_mut();
                    encoder.mov_reg_reg(reg, arg_reg)
                        .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit mov: {:?}", e)))?;
                    log::trace!("   Generated:      Generated: mov {}:{}, {}:{}", 
                             reg.bank, reg.id, arg_reg.bank, arg_reg.id);
                }
            } else if let Some(stack_offset) = assignment.stack_off {
                // Need to push argument to stack
                let arg_reg = arg_ref.load_to_reg(&mut ctx)
                    .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to load arg: {:?}", e)))?;
                
                // Store to stack at RSP + offset
                let encoder = self.codegen.encoder_mut();
                let rsp = AsmReg::new(0, 4); // RSP
                encoder.mov64_mem_reg(rsp, stack_offset, arg_reg)
                    .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit stack store: {:?}", e)))?;
                log::trace!("   Generated:      Generated: mov [rsp+{}], {}:{}", 
                         stack_offset, arg_reg.bank, arg_reg.id);
            }
        }
        
        // Emit the actual call instruction
        let encoder = self.codegen.encoder_mut();
        
        // For now, use a placeholder offset (0) for direct calls
        // In a real implementation, this would be resolved by the linker
        encoder.call_direct(0)
            .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit call: {:?}", e)))?;
        log::trace!("   Generated:   Generated: call {} (offset will be resolved later)", function_name);
        
        // Record the call site for later relocation
        self.session.record_call_site(function_name.clone());
        
        // Handle return value if any
        if !instruction.get_type().is_void_type() {
            // Get result value index
            use inkwell::values::AsValueRef;
            let inst_ptr = instruction.as_value_ref() as usize;
            let result_idx = inst_ptr % 1024;
            
            // Determine return type
            let ret_type = instruction.get_type();
            let (bank, size) = match ret_type {
                inkwell::types::AnyTypeEnum::IntType(int_type) => {
                    (RegBank::GeneralPurpose, (int_type.get_bit_width() / 8) as u32)
                }
                inkwell::types::AnyTypeEnum::PointerType(_) => {
                    (RegBank::GeneralPurpose, 8)
                }
                inkwell::types::AnyTypeEnum::FloatType(float_type) => {
                    let f32_type = float_type.get_context().f32_type();
                    if f32_type == float_type {
                        (RegBank::Xmm, 4)
                    } else {
                        (RegBank::Xmm, 8)
                    }
                }
                _ => {
                    return Err(LlvmCompilerError::UnsupportedInstruction(
                        format!("Unsupported return type: {:?}", ret_type)
                    ));
                }
            };
            
            // Create return value assignment
            let mut ret_assignment = CCAssignment::new(bank, size, size);
            cc_assigner.assign_ret(&mut ret_assignment);
            
            if let Some(ret_reg) = ret_assignment.reg {
                log::debug!("{}   Return value in {}:{}", ret_reg.bank, ret_reg.id);
                
                // Create value assignment for result
                if self.value_mgr.get_assignment(result_idx).is_none() {
                    self.value_mgr.create_assignment(result_idx, 1, size as u8);
                }
                
                // The return value is already in the correct register (RAX or XMM0)
                // We'll handle this by recording it in our internal tracking
                log::debug!("{}   Return value will be in register {}:{}", ret_reg.bank, ret_reg.id);
                // In a real implementation, we would need to ensure the register
                // allocation system knows about this fixed assignment
            }
        }
        
        Ok(())
    }
    
    fn compile_alloca_instruction(&mut self, _instruction: inkwell::values::InstructionValue<'ctx>) -> Result<(), LlvmCompilerError> {
        log::info!("{}üìã Compiling ALLOCA instruction (placeholder)");
        Ok(())
    }
    
    /// Get access to compilation session.
    pub fn session(&self) -> &CompilationSession<'arena> {
        self.session
    }
    
    
    /// Get list of compiled functions.
    pub fn compiled_functions(&self) -> &HashMap<String, CompiledFunction<'arena>> {
        &self.compiled_functions
    }
    
    /// Get the LLVM module.
    pub fn module(&self) -> &inkwell::module::Module<'ctx> {
        &self.module
    }
    
    /// Get or create a value index for an LLVM value.
    fn get_or_create_value_index(&mut self, value: BasicValueEnum<'ctx>) -> Result<usize, LlvmCompilerError> {
        // Use pointer address as unique identifier
        use inkwell::values::AsValueRef;
        let ptr_addr = value.as_value_ref() as usize;
        
        // Simple index assignment - in real implementation would use proper mapping
        Ok(ptr_addr % 1024) // Modulo to fit in our value assignment table
    }
    
    /// Get element size for GEP instruction based on index position.
    fn get_gep_element_size(&self, idx_num: usize) -> Result<u64, LlvmCompilerError> {
        // Simplified size calculation
        // TODO: Integrate with LLVM type system for accurate sizes
        match idx_num {
            0 => Ok(4), // First index: assume i32 array elements
            1 => Ok(8), // Second index: assume 64-bit struct fields
            _ => Ok(4), // Default
        }
    }
    
    /// Try to get constant value from an index.
    fn try_get_constant_index(&self, index_idx: usize) -> Option<i64> {
        // Simplified constant detection
        // In real implementation would check LLVM ConstantInt
        if index_idx >= 100 && index_idx <= 110 {
            Some((index_idx - 100) as i64)
        } else {
            None
        }
    }
    
    /// Get block index by name.
    fn get_block_index_by_name(&self, block_name: &str) -> Result<usize, LlvmCompilerError> {
        // Simplified block index assignment
        // In a real implementation, we'd maintain a mapping during function analysis
        match block_name {
            "entry" => Ok(0),
            "then" => Ok(1),
            "else" => Ok(2),
            "merge" => Ok(3),
            "loop.header" => Ok(4),
            "loop.body" => Ok(5),
            "loop.exit" => Ok(6),
            _ => {
                // Hash the block name to get a stable index
                let mut hash = 0usize;
                for byte in block_name.bytes() {
                    hash = hash.wrapping_mul(31).wrapping_add(byte as usize);
                }
                Ok((hash % 64) + 10) // Offset by 10 to avoid common indices
            }
        }
    }
    
    /// Materialize GEP expression into machine code.
    fn materialize_gep_expression(
        &mut self,
        gep_expr: GepExpression,
        result_reg: AsmReg,
    ) -> Result<(), LlvmCompilerError> {
        let encoder = self.codegen.encoder_mut();
        
        // Try to use LEA for address calculation
        if let Some(addr_mode) = gep_expr.to_addressing_mode() {
            match addr_mode {
                AddressingMode::Register(base) => {
                    if result_reg != base {
                        encoder.mov_reg_reg(result_reg, base)
                            .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit mov: {:?}", e)))?;
                    }
                    log::trace!("   Generated:   Generated: mov {}:{}, {}:{}", result_reg.bank, result_reg.id, base.bank, base.id);
                }
                AddressingMode::RegisterOffset(base, offset) => {
                    encoder.lea(result_reg, base, None, 1, offset)
                        .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit lea: {:?}", e)))?;
                    log::trace!("   Generated:   Generated: lea {}:{}, [{}:{} + {}]", 
                             result_reg.bank, result_reg.id, base.bank, base.id, offset);
                }
                AddressingMode::RegisterIndexScale(base, index, scale) => {
                    encoder.lea(result_reg, base, Some(index), scale as u32, 0)
                        .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit lea: {:?}", e)))?;
                    log::trace!("   Generated:   Generated: lea {}:{}, [{}:{} + {}:{}*{}]", 
                             result_reg.bank, result_reg.id, base.bank, base.id, 
                             index.bank, index.id, scale);
                }
                AddressingMode::RegisterIndexScaleOffset(base, index, scale, offset) => {
                    encoder.lea(result_reg, base, Some(index), scale as u32, offset)
                        .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit lea: {:?}", e)))?;
                    log::trace!("   Generated:   Generated: lea {}:{}, [{}:{} + {}:{}*{} + {}]", 
                             result_reg.bank, result_reg.id, base.bank, base.id, 
                             index.bank, index.id, scale, offset);
                }
                _ => {
                    return Err(LlvmCompilerError::UnsupportedInstruction(
                        "Complex GEP addressing mode not supported".to_string()
                    ));
                }
            }
        } else if gep_expr.needs_materialization {
            // Complex expression needs multiple instructions
            log::debug!("{}   GEP: Complex materialization required (not implemented)");
            return Err(LlvmCompilerError::UnsupportedInstruction(
                "Complex GEP expressions not yet supported".to_string()
            ));
        }
        
        Ok(())
    }
    
    /// Generate PHI moves for a control flow edge.
    fn generate_phi_moves_for_edge(
        &mut self,
        from_block: usize,
        to_block: usize
    ) -> Result<(), LlvmCompilerError> {
        log::trace!("   PHI   üìã Generating PHI moves from block {} to block {}", from_block, to_block);
        
        // Get all PHI nodes from the session
        let all_phi_nodes = self.session.get_all_phi_nodes();
        
        // Find PHI nodes that need values on this edge
        for (_inst_idx, phi_info) in all_phi_nodes {
            // Check if this PHI has an incoming value from the current block
            for &(value_idx, block_idx) in &phi_info.incoming_values {
                if block_idx == from_block {
                    // Generate move from value_idx to phi_info.result_value
                    log::trace!("   PHI      PHI move: v{} -> v{}", value_idx, phi_info.result_value);
                    
                    // Create value assignments if needed
                    if self.value_mgr.get_assignment(value_idx).is_none() {
                        self.value_mgr.create_assignment(value_idx, 1, 4); // Default to 32-bit
                    }
                    if self.value_mgr.get_assignment(phi_info.result_value).is_none() {
                        self.value_mgr.create_assignment(phi_info.result_value, 1, 4);
                    }
                    
                    // Create compiler context
                    let mut ctx = CompilerContext::new(&mut self.value_mgr, &mut self.register_file);
                    
                    // Create value references
                    let mut src_ref = ValuePartRef::new(value_idx, 0)
                        .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to create src ref: {:?}", e)))?;
                    let mut dst_ref = ValuePartRef::new(phi_info.result_value, 0)
                        .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to create dst ref: {:?}", e)))?;
                    
                    // Load source to register
                    let src_reg = src_ref.load_to_reg(&mut ctx)
                        .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to load src: {:?}", e)))?;
                    
                    // Try to reuse source register for destination
                    let dst_reg = dst_ref.alloc_try_reuse(&mut src_ref, &mut ctx)
                        .map_err(|e| LlvmCompilerError::RegisterAllocation(format!("Failed to allocate dst: {:?}", e)))?;
                    
                    // Generate move if needed
                    if src_reg != dst_reg {
                        let encoder = self.codegen.encoder_mut();
                        encoder.mov_reg_reg(dst_reg, src_reg)
                            .map_err(|e| LlvmCompilerError::CodeGeneration(format!("Failed to emit mov: {:?}", e)))?;
                        log::trace!("   Generated:      Generated: mov {}:{}, {}:{}", 
                                 dst_reg.bank, dst_reg.id, src_reg.bank, src_reg.id);
                    } else {
                        log::debug!("{}      No move needed (same register)");
                    }
                    
                    self.session.record_phi_resolved();
                }
            }
        }
        
        Ok(())
    }
    
    /// Compile PHI instruction.
    fn compile_phi_instruction(
        &mut self,
        instruction: inkwell::values::InstructionValue<'ctx>
    ) -> Result<(), LlvmCompilerError> {
        log::trace!("{}üîÑ Compiling PHI instruction");
        
        // PHI nodes are special - they don't generate code directly.
        // Instead, they define values that need to be resolved at block edges.
        // The actual moves are generated when compiling branch instructions.
        
        // Get result value index for this PHI
        use inkwell::values::AsValueRef;
        let inst_ptr = instruction.as_value_ref() as usize;
        let result_idx = inst_ptr % 1024;
        
        // Get the type of the PHI result
        let phi_type = instruction.get_type();
        let value_size = match phi_type {
            inkwell::types::AnyTypeEnum::IntType(int_type) => {
                (int_type.get_bit_width() / 8) as u8
            }
            inkwell::types::AnyTypeEnum::PointerType(_) => 8,
            _ => {
                return Err(LlvmCompilerError::UnsupportedInstruction(
                    format!("Unsupported PHI type: {:?}", phi_type)
                ));
            }
        };
        
        // Create value assignment for the PHI result
        if self.value_mgr.get_assignment(result_idx).is_none() {
            self.value_mgr.create_assignment(result_idx, 1, value_size);
        }
        
        // Use inkwell's PhiValue methods to properly extract incoming values
        use inkwell::values::PhiValue;
        if let Ok(phi_value) = PhiValue::try_from(instruction) {
            let num_incoming = phi_value.count_incoming();
            log::trace!("   PHI   PHI has {} incoming values", num_incoming);
            
            let mut incoming_values = Vec::new();
            
            for i in 0..num_incoming {
                let value = phi_value.get_incoming(i).unwrap().0;
                let block = phi_value.get_incoming(i).unwrap().1;
                
                // Get or create value index for incoming value
                let incoming_idx = self.get_or_create_value_index(value)?;
                if self.value_mgr.get_assignment(incoming_idx).is_none() {
                    self.value_mgr.create_assignment(incoming_idx, 1, value_size);
                }
                
                // Get block name and index
                let block_name = block.get_name().to_str()
                    .map_err(|e| LlvmCompilerError::LlvmError(format!("Invalid block name: {:?}", e)))?;
                let block_idx = self.get_block_index_by_name(block_name)?;
                
                log::debug!("{}   Incoming: v{} from block {} (idx {})", incoming_idx, block_name, block_idx);
                incoming_values.push((incoming_idx, block_idx));
            }
            
            // Store PHI node information in session for later resolution
            let phi_info = crate::compilation_session::PhiNodeInfo {
                result_value: result_idx,
                incoming_values,
            };
            self.session.add_phi_node(inst_ptr % 1024, phi_info);
            
            log::trace!("   PHI   PHI node registered with {} incoming values", num_incoming);
        } else {
            return Err(LlvmCompilerError::LlvmError(
                "Failed to convert instruction to PhiValue".to_string()
            ));
        }
        
        Ok(())
    }
}

#[cfg(test)]
mod tests {
    use super::*;
    use inkwell::context::Context;
    use bumpalo::Bump;
    
    fn create_simple_module(context: &Context) -> inkwell::module::Module {
        let module = context.create_module("test");
        let i32_type = context.i32_type();
        let fn_type = i32_type.fn_type(&[i32_type.into(), i32_type.into()], false);
        let function = module.add_function("add", fn_type, None);
        
        let entry_block = context.append_basic_block(function, "entry");
        let builder = context.create_builder();
        builder.position_at_end(entry_block);
        
        let param_a = function.get_nth_param(0).unwrap().into_int_value();
        let param_b = function.get_nth_param(1).unwrap().into_int_value();
        let result = builder.build_int_add(param_a, param_b, "add_result").unwrap();
        builder.build_return(Some(&result)).unwrap();
        
        module
    }
    
    #[test]
    fn test_llvm_compiler_creation() {
        let context = Context::create();
        let module = create_simple_module(&context);
        let arena = Bump::new();
        let mut session = CompilationSession::new(&arena);
        
        let compiler = LlvmCompiler::new(module, &mut session);
        assert!(compiler.is_ok());
    }
    
    #[test]
    fn test_function_compilation() {
        let context = Context::create();
        let module = create_simple_module(&context);
        let arena = Bump::new();
        let session = CompilationSession::new(&arena);
        let mut compiler = LlvmCompiler::new(module, &session).unwrap();
        
        compiler.compile_function_by_name("add").unwrap();
        
        let compiled = compiler.compiled_functions().get("add").unwrap();
        assert_eq!(compiled.name, "add");
        assert!(compiled.code_size > 0);
    }
    
    #[test]
    fn test_llvm_compiler_session_statistics() {
        let context = Context::create();
        let module = create_simple_module(&context);
        let arena = Bump::new();
        let session = CompilationSession::new(&arena);
        let mut compiler = LlvmCompiler::new(module, &session).unwrap();
        
        compiler.compile_function_by_name("add").unwrap();
        
        let stats = compiler.session().stats();
        assert_eq!(stats.functions_compiled, 1);
        assert!(stats.instructions_compiled > 0);
    }
    
    fn create_gep_test_module(context: &Context) -> inkwell::module::Module {
        let module = context.create_module("gep_test");
        let i32_type = context.i32_type();
        let i32_ptr_type = i32_type.ptr_type(inkwell::AddressSpace::default());
        let fn_type = i32_type.fn_type(&[i32_ptr_type.into(), i32_type.into()], false);
        let function = module.add_function("array_access", fn_type, None);
        
        let entry_block = context.append_basic_block(function, "entry");
        let builder = context.create_builder();
        builder.position_at_end(entry_block);
        
        // Get parameters: ptr and index
        let ptr_param = function.get_nth_param(0).unwrap().into_pointer_value();
        let index_param = function.get_nth_param(1).unwrap().into_int_value();
        
        // GEP instruction: ptr[index]
        let indices = &[index_param];
        let element_ptr = unsafe {
            builder.build_in_bounds_gep(i32_type, ptr_param, indices, "element_ptr")
        }.unwrap();
        
        // Load the value
        let value = builder.build_load(i32_type, element_ptr, "value").unwrap();
        builder.build_return(Some(&value.into_int_value())).unwrap();
        
        module
    }
    
    #[test]
    fn test_gep_instruction_compilation() {
        let context = Context::create();
        let module = create_gep_test_module(&context);
        let arena = Bump::new();
        let session = CompilationSession::new(&arena);
        let mut compiler = LlvmCompiler::new(module, &session).unwrap();
        
        compiler.compile_function_by_name("array_access")
            .expect("GEP compilation should succeed");
        
        let compiled = compiler.compiled_functions().get("array_access").unwrap();
        assert_eq!(compiled.name, "array_access");
        assert!(compiled.code_size > 0);
        
        // Check that GEP instruction was compiled
        let stats = compiler.session().stats();
        assert!(stats.instruction_counts.contains_key("GetElementPtr"));
    }
    
    fn create_icmp_test_module(context: &Context) -> inkwell::module::Module {
        let module = context.create_module("icmp_test");
        let i32_type = context.i32_type();
        let fn_type = i32_type.fn_type(&[i32_type.into(), i32_type.into()], false);
        let function = module.add_function("compare", fn_type, None);
        
        let entry_block = context.append_basic_block(function, "entry");
        let builder = context.create_builder();
        builder.position_at_end(entry_block);
        
        let a = function.get_nth_param(0).unwrap().into_int_value();
        let b = function.get_nth_param(1).unwrap().into_int_value();
        
        // Create ICMP with SGT predicate
        let cmp_result = builder.build_int_compare(inkwell::IntPredicate::SGT, a, b, "cmp_sgt").unwrap();
        
        // Convert bool to i32
        let result = builder.build_int_z_extend(cmp_result, i32_type, "result").unwrap();
        builder.build_return(Some(&result)).unwrap();
        
        module
    }
    
    #[test]
    fn test_icmp_real_predicate_extraction() {
        let context = Context::create();
        let module = create_icmp_test_module(&context);
        let arena = Bump::new();
        let session = CompilationSession::new(&arena);
        let mut compiler = LlvmCompiler::new(module, &session).unwrap();
        
        compiler.compile_function_by_name("compare")
            .expect("ICMP compilation should succeed");
        
        // Verify ICMP was compiled
        let stats = compiler.session().stats();
        assert!(stats.instruction_counts.contains_key("ICmp"));
        assert_eq!(stats.instruction_counts["ICmp"], 1);
    }
}