;redcode
;assert 1
	SPL 0, #-12
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ 121, 15
	DJN -1, @-20
	CMP 121, 15
	CMP 121, 15
	SLT 270, 60
	SLT 121, 15
	JMP <127, 120
	SUB #12, @12
	MOV -1, <-20
	DJN -1, @-20
	CMP 100, 90
	SUB @121, 106
	SUB @-7, <-25
	SPL 0, -1
	SPL <121, 103
	SLT 12, @18
	SUB @127, 106
	SUB @121, 106
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	ADD #120, 9
	SLT 12, @18
	SUB @127, 106
	SUB @127, 106
	SUB @121, 701
	SUB @121, 103
	SUB @0, @2
	SUB 0, -0
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 103
	SUB @121, 106
	DJN -1, @-20
	SUB #72, @250
	SUB @121, 106
	SUB 700, 600
	JMN @12, #1
	JMZ 121, 15
	SUB 12, @10
	SLT -1, <-20
	SUB @0, @2
	ADD #72, @250
	ADD #72, @250
	JMP 12, <10
	ADD 210, 60
	MOV -1, <-20
	JMZ 121, 15
