// Seed: 814696495
`timescale 1ps / 1ps
module module_0 (
    input  id_0,
    input  id_1,
    output id_2
);
  assign id_2[1] = 1;
  logic id_3;
endmodule
