// Seed: 1541769131
module module_0 (
    input tri0 id_0,
    input wand id_1
);
  wire id_3;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input wand id_2,
    input wire id_3
);
  wire id_5;
  module_0(
      id_3, id_3
  );
endmodule
module module_2 (
    input supply0 id_0,
    output tri1 id_1,
    input supply1 id_2,
    input tri id_3,
    output wand id_4,
    input tri id_5,
    output wor id_6,
    input wire id_7,
    output tri id_8,
    output uwire id_9
    , id_22,
    input wor id_10,
    input tri id_11,
    input wire id_12,
    input wire id_13,
    input supply0 id_14,
    input tri id_15,
    input supply1 id_16,
    output tri1 id_17,
    output tri0 id_18,
    output wor id_19,
    output tri1 id_20
);
  assign id_17 = {id_15, {id_3, 1, 1}} == 1 ? id_2 : 1;
  module_0(
      id_2, id_10
  );
endmodule
