==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_offset=slave
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_rtl -kernel_profile 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_debug -enable 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname table_serch 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 189.736 MB.
INFO: [HLS 200-10] Analyzing design file '/home/nomoto/src/StagedLSH/ver1.2/soft/src/table_serch.cpp' ... 
WARNING: [HLS 207-5527] unexpected pragma parameter 'depth': /home/nomoto/src/StagedLSH/ver1.2/soft/src/table_serch.cpp:161:39
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.02 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.93 seconds; current allocated memory: 191.420 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'haming32(ap_uint<32>, ap_uint<32>)' into 'backet_serch(unsigned int, unsigned int*, unsigned int*, unsigned int*, ap_uint<96>, unsigned int*)' (/home/nomoto/src/StagedLSH/ver1.2/soft/src/table_serch.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'hash_fpga_func(ap_uint<96>, int, int)' into 'table_serch' (/home/nomoto/src/StagedLSH/ver1.2/soft/src/table_serch.cpp:155:0)
INFO: [HLS 214-178] Inlining function 'backet_serch(unsigned int, unsigned int*, unsigned int*, unsigned int*, ap_uint<96>, unsigned int*)' into 'table_serch' (/home/nomoto/src/StagedLSH/ver1.2/soft/src/table_serch.cpp:155:0)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 512 has been inferred on port 'plram0' (/home/nomoto/src/StagedLSH/ver1.2/soft/src/table_serch.cpp:124:26)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 512 has been inferred on port 'aximm0' (/home/nomoto/src/StagedLSH/ver1.2/soft/src/table_serch.cpp:124:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.57 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.71 seconds; current allocated memory: 192.653 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 192.655 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 197.526 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /opt/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:819: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 201.444 MB.
INFO: [XFORM 203-510] Pipelining loop 'screening_loop' in function 'table_serch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'seisa_loop' (/home/nomoto/src/StagedLSH/ver1.2/soft/src/table_serch.cpp:124) in function 'table_serch' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'seisa_loop' (/home/nomoto/src/StagedLSH/ver1.2/soft/src/table_serch.cpp:124) in function 'table_serch' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'seisa_loop' (/home/nomoto/src/StagedLSH/ver1.2/soft/src/table_serch.cpp:124) in function 'table_serch' partially with a factor of 26.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_20_1' in function 'table_serch' completely with a factor of 32.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/nomoto/src/StagedLSH/ver1.2/soft/src/table_serch.cpp:190:31) to (/home/nomoto/src/StagedLSH/ver1.2/soft/src/table_serch.cpp:78:9) in function 'table_serch'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'table_serch' (/home/nomoto/src/StagedLSH/ver1.2/soft/src/table_serch.cpp:149)...61 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 229.123 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'bucket_loop' (/home/nomoto/src/StagedLSH/ver1.2/soft/src/table_serch.cpp:74:9) in function 'table_serch' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'hash_serch' (/home/nomoto/src/StagedLSH/ver1.2/soft/src/table_serch.cpp:190:31) in function 'table_serch' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'flame_serch' (/home/nomoto/src/StagedLSH/ver1.2/soft/src/table_serch.cpp:170:17) in function 'table_serch'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 227.306 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'table_serch' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'table_serch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'screening_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'screening_loop'
INFO: [SCHED 204-61] Pipelining loop 'seisa_loop'.
WARNING: [HLS 200-880] The II Violation in module 'table_serch' (loop 'seisa_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'partselect' operation ('trunc_ln128_s', /home/nomoto/src/StagedLSH/ver1.2/soft/src/table_serch.cpp:128) and 'zext' operation ('shiftreg_0_cast', /home/nomoto/src/StagedLSH/ver1.2/soft/src/table_serch.cpp:128).
WARNING: [HLS 200-880] The II Violation in module 'table_serch' (loop 'seisa_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read on port 'aximm0' (/home/nomoto/src/StagedLSH/ver1.2/soft/src/table_serch.cpp:128) and bus read on port 'aximm0' (/home/nomoto/src/StagedLSH/ver1.2/soft/src/table_serch.cpp:128).
WARNING: [HLS 200-880] The II Violation in module 'table_serch' (loop 'seisa_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read on port 'aximm0' (/home/nomoto/src/StagedLSH/ver1.2/soft/src/table_serch.cpp:128) and bus read on port 'aximm0' (/home/nomoto/src/StagedLSH/ver1.2/soft/src/table_serch.cpp:128).
WARNING: [HLS 200-880] The II Violation in module 'table_serch' (loop 'seisa_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read on port 'aximm0' (/home/nomoto/src/StagedLSH/ver1.2/soft/src/table_serch.cpp:128) and bus read on port 'aximm0' (/home/nomoto/src/StagedLSH/ver1.2/soft/src/table_serch.cpp:128).
