
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
Options:	
Date:		Mon Nov 24 15:30:47 2025
Host:		ra01 (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz 12288KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		[15:30:47.438689] Configured Lic search path (21.01-s002): 5280@192.100.9.133

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.
Sourcing startup file ./.encrc
##  Process: 180           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> getVersion
Sourcing startup file /home/shadab/.cadence/innovus/gui.color.tcl
<CMD> setLayerPreference screen -isVisible 1 -isSelectable 1 -color #ffcbcf -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference areaIo -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference blackBox -isVisible 1 -isSelectable 1 -color #626565 -stipple solid
<CMD> setLayerPreference block -isVisible 1 -isSelectable 1 -color #888b8c -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference pinblock -isVisible 0 -isSelectable 0
<CMD> setLayerPreference obsblock -isVisible 0 -isSelectable 0
<CMD> setLayerPreference bumpBack -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stipple grid
<CMD> setLayerPreference bumpFeed -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stippleData 16 16 {0x11 0x11 0x22 0x22 0x44 0x44 0xf8 0xbe 0x19 0x19 0x2a 0x2a 0x4c 0x4c 0x88 0x88 0x79 0x19 0x2a 0x2a 0x4c 0x4c 0x88 0x88 0x19 0x19 0x22 0x22 0x44 0x44 0x88 0x88}
<CMD> setLayerPreference bump -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stipple dot4
<CMD> setLayerPreference busguide -isVisible 1 -isSelectable 1 -color {pink #ffc0ff #00ff00 #0000ff #ffff00 #ff00ff #00ffff #ff8a00 #00ff8e #8e00ff #8eff00 #ff008e #008aff #ff8a8e #8eff8e #8e8aff #ffff8e #ff8aff #8effff #ff5500 #00ff59 #5900ff #59ff00 #ff0055 #0055ff #bebebe #808080 #a0a0a0 #ff80ff #ff0000} -stippleData 8 8 {0x00 0x00 0x00 0x08 0x10 0x00 0x00 0x00}
<CMD> setLayerPreference clock -isVisible 1 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference coverCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference cover -isVisible 1 -isSelectable 1 -color #ffaa00 -stipple dot4
<CMD> setLayerPreference drcRegion -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference datapath -isVisible 1 -isSelectable 1 -color LightBlue -stippleData 8 4 {0x00 0x00 0xff 0x00}
<CMD> setLayerPreference fence -isVisible 1 -isSelectable 1 -color #ff9966 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference fillBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference fixed -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
<CMD> setLayerPreference floating -isVisible 1 -isSelectable 1 -color orange -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference pgGround -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference guide -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference ilmBlock -isVisible 1 -isSelectable 1 -color #9da3a5 -stipple dot4
<CMD> setLayerPreference io -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference pinio -isVisible 0 -isSelectable 0
<CMD> setLayerPreference obsio -isVisible 0 -isSelectable 0
<CMD> setLayerPreference ioSlot -isVisible 1 -isSelectable 1 -color #009900 -stippleData 8 8 {0x02 0x02 0x02 0x02 0x02 0xff 0x02 0x02}
<CMD> setLayerPreference piniopin -isVisible 0 -isSelectable 0
<CMD> setLayerPreference ioRow -isVisible 1 -isSelectable 0 -color #4b4b4b -stipple none
<CMD> setLayerPreference powerNet -isVisible 1 -isSelectable 1 -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference insideIlm -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference isolation -isVisible 1 -isSelectable 1 -color #00ff00 -stipple dot4
<CMD> setLayerPreference macroOnly -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference congTag -isVisible 1 -isSelectable 1 -color {red orange green} -stipple solid
<CMD> setLayerPreference metalFill -isVisible 1 -isSelectable 1 -color brown -stipple none
<CMD> setLayerPreference hinst -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference obstruct -isVisible 1 -isSelectable 1 -color #582720 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference funcother -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
<CMD> setLayerPreference pinother -isVisible 0 -isSelectable 0
<CMD> setLayerPreference obsother -isVisible 0 -isSelectable 0
<CMD> setLayerPreference obsoverlap -isVisible 1 -isSelectable 1
<CMD> setLayerPreference partialBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference partition -isVisible 1 -isSelectable 1 -color #cf7d5f -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference ptnFeed -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference ptnPinBlk -isVisible 1 -isSelectable 1 -color red -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference phyCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference routeGuide -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference place -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
<CMD> setLayerPreference pgPower -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference pwrdm -isVisible 1 -isSelectable 1 -color {#de0000 gold #9F8050 cyan red green blue yellow magenta orange purple brown pink skyblue navy sandybrown #1569C7 #d0d0d0 #e0e0e0 #d8d8d8 #e8e8e8 #666666 #368229 #293682 #a8a8a8 #b8b8b8 #903390 #d19090 #c023d0 #c84598 #45c898 #98c545} -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference netRect -isVisible 0 -isSelectable 0 -color #004ed2 -stippleData 8 4 {0x12 0x55 0x12 0x55}
<CMD> setLayerPreference pwrswt -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
<CMD> setLayerPreference region -isVisible 1 -isSelectable 1 -color #f3b283 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference sdpConnect -isVisible 1 -isSelectable 1 -color {yellow green magenta} -stipple solid
<CMD> setLayerPreference sdpGroup -isVisible 1 -isSelectable 1 -color {purple #ffc0ff #00ff00 #0000ff #ffff00 #ff00ff #00ffff #ff8a00 #00ff8e #8e00ff #8eff00 #ff008e #008aff #ff8a8e #8eff8e #8e8aff #ffff8e #ff8aff #8effff #ff5500 #00ff59 #5900ff #59ff00 #ff0055 #0055ff #bebebe #808080 #a0a0a0 #ff80ff #ff0000} -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference flop -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
<CMD> setLayerPreference shift -isVisible 1 -isSelectable 1 -color #ff0000 -stipple dot4
<CMD> setLayerPreference net -isVisible 1 -isSelectable 1 -color blue -stipple none
<CMD> setLayerPreference sizeBlkg -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
<CMD> setLayerPreference slotBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference soft -isVisible 1 -isSelectable 1 -color #cc6699 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference softfix -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
<CMD> setLayerPreference power -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference stdRow -isVisible 1 -isSelectable 0 -color #4b4b4b -stipple none
<CMD> setLayerPreference stdCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference pinstdCell -isVisible 0 -isSelectable 0
<CMD> setLayerPreference obsstdCell -isVisible 0 -isSelectable 0
<CMD> setLayerPreference term -isVisible 1 -isSelectable 1 -color #f0d218 -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference trimBlk -isVisible 1 -isSelectable 1 -color lightblue -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference undefBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference unplace -isVisible 1 -isSelectable 1 -color #aa5500 -stipple dot4
<CMD> setLayerPreference customObj -isVisible 1 -isSelectable 1
<CMD> setLayerPreference violation -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference VirtualShape -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference whatIfShape -isVisible 1 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference acsArea -isVisible 0 -isSelectable 1 -stipple none
<CMD> setLayerPreference aggress -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference blockHalo -isVisible 1 -isSelectable 1 -color #d26c6c -stipple solid
<CMD> setLayerPreference pGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference blkLink -isVisible 1 -isSelectable 1 -color green
<CMD> setLayerPreference eol -isVisible 0 -isSelectable 1 -stipple none
<CMD> setLayerPreference bumpConnect -isVisible 1 -isSelectable 1 -color yellow -stipple none
<CMD> setLayerPreference layoutObj -isVisible 0 -isSelectable 1 -color blue -stipple none
<CMD> setLayerPreference channel -isVisible 1 -isSelectable 1 -color red -stipple none
<CMD> setLayerPreference congChan -isVisible 0 -isSelectable 1 -color red -stipple none
<CMD> setLayerPreference congestObj -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference congest -isVisible 0 -isSelectable 1 -color red -stippleData 8 4 {0x12 0x48 0x21 0x84}
<CMD> setLayerPreference densityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference EOLBlk -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference unknowState -isVisible 1 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference effectRes -isVisible 1 -isSelectable 1 -color { #8cf600 #aef600 #d2f600 yellow gold orange DarkOrange red white blue} -stipple none
<CMD> setLayerPreference exceptPG -isVisible 0 -isSelectable 1 -stipple none
<CMD> setLayerPreference fGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference fiGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference fmGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference fpGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference flightLine -isVisible 1 -isSelectable 1 -color blue -stipple none
<CMD> setLayerPreference gcell -isVisible 0 -isSelectable 1 -color yellow -stipple none
<CMD> setLayerPreference gcellOvflow -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference goObj -isVisible 1 -isSelectable 1 -color yellow -stipple none
<CMD> setLayerPreference gridRes -isVisible 1 -isSelectable 1 -color red -stipple none
<CMD> setLayerPreference historymap -isVisible 0 -isSelectable 1 -color red -stippleData 8 4 {0x12 0x48 0x21 0x84}
<CMD> setLayerPreference iGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference lineEndHighGrid -isVisible 0 -isSelectable 1 -color orange -stipple none
<CMD> setLayerPreference lineEndLowGrid -isVisible 0 -isSelectable 1 -color cyan -stipple none
<CMD> setLayerPreference lithoHalo -isVisible 1 -isSelectable 1 -color purple -stipple brick
<CMD> setLayerPreference macroSitePattern -isVisible 0 -isSelectable 1 -color #58d0ca -stipple none
<CMD> setLayerPreference mGrid -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference metalDensityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference nonPrefTrackObj -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference overlapBlk -isVisible 0 -isSelectable 1 -color green -stipple solid
<CMD> setLayerPreference overlapGuide -isVisible 0 -isSelectable 1 -color blue -stipple solid
<CMD> setLayerPreference overlapMacro -isVisible 0 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference pgViaGridObj -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference gdsii -isVisible 0 -isSelectable 1
<CMD> setLayerPreference pinDensityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference pinText -isVisible 1 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference portNum -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference powerDensity -isVisible 0 -isSelectable 1
<CMD> setLayerPreference trackObj -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference reduced -isVisible 1 -isSelectable 1 -color #58d0ca -stipple none
<CMD> setLayerPreference relFPlan -isVisible 1 -isSelectable 1 -color yellow -stipple solid
<CMD> setLayerPreference resizeFPLine2 -isVisible 1 -isSelectable 1 -color green -stipple solid
<CMD> setLayerPreference resizeFPLine1 -isVisible 1 -isSelectable 1 -color yellow -stipple solid
<CMD> setLayerPreference routeCongest -isVisible 0 -isSelectable 1
<CMD> setLayerPreference routingHalo -isVisible 1 -isSelectable 1 -color brown -stipple brick
<CMD> setLayerPreference sitePattern -isVisible 0 -isSelectable 1 -stipple none
<CMD> setLayerPreference shield -isVisible 1 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference timingMap -isVisible 0 -isSelectable 1 -color {#ffffff #fff3f3 #ffe7e7 #ffdbdb #ffcfcf #ffc3c3 #ffb8b8 #ffacac #ffa0a0 #ff9494 #ff8888 #ff7d7d #ff7171 #ff6565 #ff5959 #ff4d4d #ff4242 #ff3636 #ff2a2a #ff1e1e #ff1212 #ff0606 #ff0500 #ff1100 #ff1e00 #ff2a00 #ff3700 #ff4300 #ff5000 #ff5c00 #ff6900 #ff7600 #ff8200 #ff8f00 #ff9b00 #ffa800 #ffb400 #ffc100 #ffcd00 #ffda00 #ffe700 #fff300 #fdfe00 #f2f800 #e6f200 #daec00 #cee600 #c2e000 #b7db00 #abd500 #9fcf00 #93c900 #87c300 #7cbd00 #70b700 #64b100 #58ab00 #4ca500 #409f00 #359a00 #299400 #1d8e00 #118800 #058200 #008205 #008811 #008e1d #009429 #009a35 #009f40 #00a54c #00ab58 #00b164 #00b770 #00bd7c #00c387 #00c993 #00cf9f #00d5ab #00dbb7 #00e0c2 #00e6ce #00ecda #00f2e6 #00f8f2 #00fefd #00f3ff #00e7ff #00daff #00cdff #00c1ff #00b4ff #00a8ff #009bff #008fff #0082ff #0076ff #0069ff #005cff #0050ff #0043ff #0037ff #002aff #001eff #0011ff #0005ff #0000fa #0000f3 #0000ec #0000e5 #0000de #0000d7 #0000d0 #0000c9 #0000c2 #0000bb #0000b3 #0000ac #0000a5 #00009e #000097 #000090 #000089 #000082 #00007b #000074 #00006d} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference slack -isVisible 1 -isSelectable 1
<CMD> setLayerPreference trialTrack -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference trimGridObj -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference trim -isVisible 1 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference userGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference ctdObj -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference clkTree -isVisible 1 -isSelectable 1 -color {#004e72 #004ea8 #004ed2 #004ef2 #00acf2 #00caf2 #00f2f2 #00f2d2 #00f2aa green #8cf600 #aef600 #d2f600 yellow #fed600 #feb800 #fe9800 red #f2f2f6f6f8f8 white} -stipple none
<CMD> setLayerPreference dpt -isVisible 1 -isSelectable 1 -color {gray red green yellow} -stipple none
<CMD> setLayerPreference fpConn -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference flColors -isVisible 0 -isSelectable 1 -color {red orange yellow green blue white white white white white}
<CMD> setLayerPreference gtdObj -isVisible 1 -isSelectable 1 -color {#ffffff #ff0000 #ffc0cb #ffa500 #ffd700 #00ff00 #006400 #1dd8e6 #00008b} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference congestH -isVisible 0 -isSelectable 1 -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff} -stipple none
<CMD> setLayerPreference checkFPlanSpace -isVisible 1 -isSelectable 1 -color {red orange white} -stipple solid
<CMD> setLayerPreference ruler -isVisible 1 -isSelectable 1 -color {lightblue yellow chocolate lightgreen maroon salmon violet navy royalblue darkgreen tomato chartreuse wheat deepskyblue darkorange darkred} -stipple none
<CMD> setLayerPreference substrateNoise -isVisible 0 -isSelectable 1 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference text -isVisible 1 -isSelectable 1 -color {white black} -stipple none
<CMD> setLayerPreference thermal -isVisible 0 -isSelectable 1 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference congestV -isVisible 0 -isSelectable 1 -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff} -stipple none
<CMD> setLayerPreference world -isVisible 1 -isSelectable 1 -color {yellow green blue} -stipple none
<CMD> setLayerPreference M0Wire -isVisible 1 -isSelectable 1 -color sandybrown -stipple slash2
<CMD> setLayerPreference M0Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
<CMD> setLayerPreference M0Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
<CMD> setLayerPreference M0Track -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
<CMD> setLayerPreference M0Pin -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
<CMD> setLayerPreference M0ContPin -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot4
<CMD> setLayerPreference M0RB -isVisible 1 -isSelectable 1 -color sandybrown -stipple brick
<CMD> setLayerPreference M0ContRB -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot8_2
<CMD> setLayerPreference M0Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M0ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M0Text -isVisible 1 -isSelectable 1 -color sandybrown
<CMD> setLayerPreference M0Patch -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M0EOL -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M0ContEOL -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M0LineEnd -isVisible 1 -isSelectable 1 -color sandybrown -stipple none
<CMD> setLayerPreference M1Wire -isVisible 1 -isSelectable 1 -color blue -stipple backslash2
<CMD> setLayerPreference M1Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash2
<CMD> setLayerPreference M1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
<CMD> setLayerPreference M1Track -isVisible 1 -isSelectable 1 -color blue -stipple cross
<CMD> setLayerPreference M1Pin -isVisible 1 -isSelectable 1 -color blue -stipple cross
<CMD> setLayerPreference M1ContPin -isVisible 1 -isSelectable 1 -color blue -stipple dot4
<CMD> setLayerPreference M1RB -isVisible 1 -isSelectable 1 -color blue -stipple brick
<CMD> setLayerPreference M1ContRB -isVisible 1 -isSelectable 1 -color blue -stipple dot8_1
<CMD> setLayerPreference M1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M1Text -isVisible 1 -isSelectable 0 -color blue
<CMD> setLayerPreference M1Patch -isVisible 1 -isSelectable 1 -color blue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M1EOL -isVisible 1 -isSelectable 1 -color blue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M1ContEOL -isVisible 1 -isSelectable 1 -color blue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M1LineEnd -isVisible 1 -isSelectable 1 -color blue -stipple none
<CMD> setLayerPreference M2Wire -isVisible 1 -isSelectable 1 -color red -stipple slash2
<CMD> setLayerPreference M2Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
<CMD> setLayerPreference M2Cont -isVisible 1 -isSelectable 1 -color red -stipple dot4
<CMD> setLayerPreference M2Track -isVisible 1 -isSelectable 1 -color red -stipple cross
<CMD> setLayerPreference M2Pin -isVisible 1 -isSelectable 1 -color red -stipple cross
<CMD> setLayerPreference M2ContPin -isVisible 1 -isSelectable 1 -color red -stipple dot4
<CMD> setLayerPreference M2RB -isVisible 1 -isSelectable 1 -color red -stipple brick
<CMD> setLayerPreference M2ContRB -isVisible 1 -isSelectable 1 -color red -stipple dot8_2
<CMD> setLayerPreference M2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M2Text -isVisible 1 -isSelectable 0 -color red
<CMD> setLayerPreference M2Patch -isVisible 1 -isSelectable 1 -color red -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M2EOL -isVisible 1 -isSelectable 1 -color red -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M2ContEOL -isVisible 1 -isSelectable 1 -color red -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M2LineEnd -isVisible 1 -isSelectable 1 -color red -stipple none
<CMD> setLayerPreference M3Wire -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
<CMD> setLayerPreference M3Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference M3Cont -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
<CMD> setLayerPreference M3Track -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
<CMD> setLayerPreference M3Pin -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
<CMD> setLayerPreference M3ContPin -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
<CMD> setLayerPreference M3RB -isVisible 1 -isSelectable 1 -color #00d000 -stipple brick
<CMD> setLayerPreference M3ContRB -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot8_1
<CMD> setLayerPreference M3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M3Text -isVisible 1 -isSelectable 0 -color #00d000
<CMD> setLayerPreference M3Patch -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M3EOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M3ContEOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M3LineEnd -isVisible 1 -isSelectable 1 -color #00d000 -stipple none
<CMD> setLayerPreference M4Wire -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
<CMD> setLayerPreference M4Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
<CMD> setLayerPreference M4Track -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
<CMD> setLayerPreference M4Pin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
<CMD> setLayerPreference M4ContPin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
<CMD> setLayerPreference M4RB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple brick
<CMD> setLayerPreference M4ContRB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot8_2
<CMD> setLayerPreference M4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M4Text -isVisible 1 -isSelectable 0 -color #d0d000
<CMD> setLayerPreference M4Patch -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M4EOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M4ContEOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M4LineEnd -isVisible 1 -isSelectable 1 -color #d0d000 -stipple none
<CMD> setLayerPreference M5Wire -isVisible 1 -isSelectable 1 -color brown -stipple backslash
<CMD> setLayerPreference M5Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference M5Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
<CMD> setLayerPreference M5Track -isVisible 1 -isSelectable 1 -color brown -stipple cross
<CMD> setLayerPreference M5Pin -isVisible 1 -isSelectable 1 -color brown -stipple cross
<CMD> setLayerPreference M5ContPin -isVisible 1 -isSelectable 1 -color brown -stipple dot4
<CMD> setLayerPreference M5RB -isVisible 1 -isSelectable 1 -color brown -stipple brick
<CMD> setLayerPreference M5ContRB -isVisible 1 -isSelectable 1 -color brown -stipple dot8_1
<CMD> setLayerPreference M5Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M5ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M5Text -isVisible 1 -isSelectable 0 -color brown
<CMD> setLayerPreference M5Patch -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M5EOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M5ContEOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M5LineEnd -isVisible 1 -isSelectable 1 -color brown -stipple none
<CMD> setLayerPreference M6Wire -isVisible 1 -isSelectable 1 -color orange -stipple slash
<CMD> setLayerPreference M6Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M6Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
<CMD> setLayerPreference M6Track -isVisible 1 -isSelectable 1 -color orange -stipple cross
<CMD> setLayerPreference M6Pin -isVisible 1 -isSelectable 1 -color orange -stipple cross
<CMD> setLayerPreference M6ContPin -isVisible 1 -isSelectable 1 -color orange -stipple dot4
<CMD> setLayerPreference M6RB -isVisible 1 -isSelectable 1 -color orange -stipple brick
<CMD> setLayerPreference M6ContRB -isVisible 1 -isSelectable 1 -color orange -stipple dot8_2
<CMD> setLayerPreference M6Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M6ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M6Text -isVisible 1 -isSelectable 0 -color orange
<CMD> setLayerPreference M6Patch -isVisible 1 -isSelectable 1 -color orange -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M6EOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M6ContEOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M6LineEnd -isVisible 1 -isSelectable 1 -color orange -stipple none
<CMD> setLayerPreference M7Wire -isVisible 1 -isSelectable 1 -color #d000d0 -stipple backslash
<CMD> setLayerPreference M7Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference M7Cont -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
<CMD> setLayerPreference M7Track -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
<CMD> setLayerPreference M7Pin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
<CMD> setLayerPreference M7ContPin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
<CMD> setLayerPreference M7RB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple brick
<CMD> setLayerPreference M7ContRB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot8_1
<CMD> setLayerPreference M7Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M7ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M7Text -isVisible 1 -isSelectable 0 -color #d000d0
<CMD> setLayerPreference M7Patch -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M7EOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M7ContEOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M7LineEnd -isVisible 1 -isSelectable 1 -color #d000d0 -stipple none
<CMD> setLayerPreference M8Wire -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple slash
<CMD> setLayerPreference M8Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M8Cont -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
<CMD> setLayerPreference M8Track -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
<CMD> setLayerPreference M8Pin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
<CMD> setLayerPreference M8ContPin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
<CMD> setLayerPreference M8RB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple brick
<CMD> setLayerPreference M8ContRB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot8_2
<CMD> setLayerPreference M8Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M8ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M8Text -isVisible 1 -isSelectable 0 -color #00d0d0
<CMD> setLayerPreference M8Patch -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M8EOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M8ContEOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M8LineEnd -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple none
<CMD> setLayerPreference M9Wire -isVisible 1 -isSelectable 1 -color saddlebrown -stipple backslash
<CMD> setLayerPreference M9Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference M9Cont -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot4
<CMD> setLayerPreference M9Track -isVisible 1 -isSelectable 1 -color saddlebrown -stipple cross
<CMD> setLayerPreference M9Pin -isVisible 1 -isSelectable 1 -color saddlebrown -stipple cross
<CMD> setLayerPreference M9ContPin -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot4
<CMD> setLayerPreference M9RB -isVisible 1 -isSelectable 1 -color saddlebrown -stipple brick
<CMD> setLayerPreference M9ContRB -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot8_1
<CMD> setLayerPreference M9Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M9ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M9Text -isVisible 1 -isSelectable 0 -color saddlebrown
<CMD> setLayerPreference M9Patch -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M9EOL -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M9ContEOL -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M9LineEnd -isVisible 1 -isSelectable 1 -color saddlebrown -stipple none
<CMD> setLayerPreference M10Wire -isVisible 1 -isSelectable 1 -color yellow -stipple slash
<CMD> setLayerPreference M10Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M10Cont -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
<CMD> setLayerPreference M10Track -isVisible 1 -isSelectable 1 -color yellow -stipple cross
<CMD> setLayerPreference M10Pin -isVisible 1 -isSelectable 1 -color yellow -stipple cross
<CMD> setLayerPreference M10ContPin -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
<CMD> setLayerPreference M10RB -isVisible 1 -isSelectable 1 -color yellow -stipple brick
<CMD> setLayerPreference M10ContRB -isVisible 1 -isSelectable 1 -color yellow -stipple dot8_2
<CMD> setLayerPreference M10Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M10ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M10Text -isVisible 1 -isSelectable 0 -color yellow
<CMD> setLayerPreference M10Patch -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M10EOL -isVisible 1 -isSelectable 1 -color yellow -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M10ContEOL -isVisible 1 -isSelectable 1 -color yellow -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M10LineEnd -isVisible 1 -isSelectable 1 -color yellow -stipple none
<CMD> setLayerPreference M11Wire -isVisible 1 -isSelectable 1 -color green -stipple backslash
<CMD> setLayerPreference M11Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference M11Cont -isVisible 1 -isSelectable 1 -color green -stipple dot4
<CMD> setLayerPreference M11Track -isVisible 1 -isSelectable 1 -color green -stipple cross
<CMD> setLayerPreference M11Pin -isVisible 1 -isSelectable 1 -color green -stipple cross
<CMD> setLayerPreference M11ContPin -isVisible 1 -isSelectable 1 -color green -stipple dot4
<CMD> setLayerPreference M11RB -isVisible 1 -isSelectable 1 -color green -stipple brick
<CMD> setLayerPreference M11ContRB -isVisible 1 -isSelectable 1 -color green -stipple dot8_2
<CMD> setLayerPreference M11Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M11ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M11Text -isVisible 1 -isSelectable 0 -color green
<CMD> setLayerPreference M11Patch -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M11EOL -isVisible 1 -isSelectable 1 -color green -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M11ContEOL -isVisible 1 -isSelectable 1 -color green -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M11LineEnd -isVisible 1 -isSelectable 1 -color green -stipple none
<CMD> setLayerPreference M12Wire -isVisible 1 -isSelectable 1 -color magenta -stipple slash
<CMD> setLayerPreference M12Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M12Cont -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
<CMD> setLayerPreference M12Track -isVisible 1 -isSelectable 1 -color magenta -stipple cross
<CMD> setLayerPreference M12Pin -isVisible 1 -isSelectable 1 -color magenta -stipple cross
<CMD> setLayerPreference M12ContPin -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
<CMD> setLayerPreference M12RB -isVisible 1 -isSelectable 1 -color magenta -stipple brick
<CMD> setLayerPreference M12ContRB -isVisible 1 -isSelectable 1 -color magenta -stipple dot8_2
<CMD> setLayerPreference M12Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M12ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M12Text -isVisible 1 -isSelectable 0 -color magenta
<CMD> setLayerPreference M12Patch -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M12EOL -isVisible 1 -isSelectable 1 -color magenta -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M12ContEOL -isVisible 1 -isSelectable 1 -color magenta -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M12LineEnd -isVisible 1 -isSelectable 1 -color magenta -stipple none
<CMD> setLayerPreference M13Wire -isVisible 1 -isSelectable 1 -color pink -stipple slash
<CMD> setLayerPreference M13Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M13Cont -isVisible 1 -isSelectable 1 -color pink -stipple dot4
<CMD> setLayerPreference M13Track -isVisible 1 -isSelectable 1 -color pink -stipple cross
<CMD> setLayerPreference M13Pin -isVisible 1 -isSelectable 1 -color pink -stipple cross
<CMD> setLayerPreference M13ContPin -isVisible 1 -isSelectable 1 -color pink -stipple dot4
<CMD> setLayerPreference M13RB -isVisible 1 -isSelectable 1 -color pink -stipple brick
<CMD> setLayerPreference M13ContRB -isVisible 1 -isSelectable 1 -color pink -stipple dot8_2
<CMD> setLayerPreference M13Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M13ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M13Text -isVisible 1 -isSelectable 0 -color pink
<CMD> setLayerPreference M13Patch -isVisible 1 -isSelectable 1 -color pink -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M13EOL -isVisible 1 -isSelectable 1 -color pink -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M13ContEOL -isVisible 1 -isSelectable 1 -color pink -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M13LineEnd -isVisible 1 -isSelectable 1 -color pink -stipple none
<CMD> setLayerPreference M14Wire -isVisible 1 -isSelectable 1 -color cyan -stipple slash
<CMD> setLayerPreference M14Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M14Cont -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
<CMD> setLayerPreference M14Track -isVisible 1 -isSelectable 1 -color cyan -stipple cross
<CMD> setLayerPreference M14Pin -isVisible 1 -isSelectable 1 -color cyan -stipple cross
<CMD> setLayerPreference M14ContPin -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
<CMD> setLayerPreference M14RB -isVisible 1 -isSelectable 1 -color cyan -stipple brick
<CMD> setLayerPreference M14ContRB -isVisible 1 -isSelectable 1 -color cyan -stipple dot8_2
<CMD> setLayerPreference M14Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M14ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M14Text -isVisible 1 -isSelectable 0 -color cyan
<CMD> setLayerPreference M14Patch -isVisible 1 -isSelectable 1 -color cyan -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M14EOL -isVisible 1 -isSelectable 1 -color cyan -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M14ContEOL -isVisible 1 -isSelectable 1 -color cyan -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M14LineEnd -isVisible 1 -isSelectable 1 -color cyan -stipple none
<CMD> setLayerPreference M15Wire -isVisible 1 -isSelectable 1 -color purple -stipple slash
<CMD> setLayerPreference M15Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M15Cont -isVisible 1 -isSelectable 1 -color purple -stipple dot4
<CMD> setLayerPreference M15Track -isVisible 1 -isSelectable 1 -color purple -stipple cross
<CMD> setLayerPreference M15Pin -isVisible 1 -isSelectable 1 -color purple -stipple cross
<CMD> setLayerPreference M15ContPin -isVisible 1 -isSelectable 1 -color purple -stipple dot4
<CMD> setLayerPreference M15RB -isVisible 1 -isSelectable 1 -color purple -stipple brick
<CMD> setLayerPreference M15ContRB -isVisible 1 -isSelectable 1 -color purple -stipple dot8_2
<CMD> setLayerPreference M15Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M15ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M15Text -isVisible 1 -isSelectable 0 -color purple
<CMD> setLayerPreference M15Patch -isVisible 1 -isSelectable 1 -color purple -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M15EOL -isVisible 1 -isSelectable 1 -color purple -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M15ContEOL -isVisible 1 -isSelectable 1 -color purple -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M15LineEnd -isVisible 1 -isSelectable 1 -color purple -stipple none
<CMD> setLayerPreference M16Wire -isVisible 1 -isSelectable 1 -color olive -stipple slash
<CMD> setLayerPreference M16Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M16Cont -isVisible 1 -isSelectable 1 -color olive -stipple dot4
<CMD> setLayerPreference M16Track -isVisible 1 -isSelectable 1 -color olive -stipple cross
<CMD> setLayerPreference M16Pin -isVisible 1 -isSelectable 1 -color olive -stipple cross
<CMD> setLayerPreference M16ContPin -isVisible 1 -isSelectable 1 -color olive -stipple dot4
<CMD> setLayerPreference M16RB -isVisible 1 -isSelectable 1 -color olive -stipple brick
<CMD> setLayerPreference M16ContRB -isVisible 1 -isSelectable 1 -color olive -stipple dot8_2
<CMD> setLayerPreference M16Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M16ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M16Text -isVisible 1 -isSelectable 0 -color olive
<CMD> setLayerPreference M16Patch -isVisible 1 -isSelectable 1 -color olive -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M16EOL -isVisible 1 -isSelectable 1 -color olive -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M16ContEOL -isVisible 1 -isSelectable 1 -color olive -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M16LineEnd -isVisible 1 -isSelectable 1 -color olive -stipple none
<CMD> setLayerPreference M17Wire -isVisible 1 -isSelectable 1 -color chocolate -stipple slash
<CMD> setLayerPreference M17Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M17Cont -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
<CMD> setLayerPreference M17Track -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
<CMD> setLayerPreference M17Pin -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
<CMD> setLayerPreference M17ContPin -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
<CMD> setLayerPreference M17RB -isVisible 1 -isSelectable 1 -color chocolate -stipple brick
<CMD> setLayerPreference M17ContRB -isVisible 1 -isSelectable 1 -color chocolate -stipple dot8_2
<CMD> setLayerPreference M17Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M17ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M17Text -isVisible 1 -isSelectable 0 -color chocolate
<CMD> setLayerPreference M17Patch -isVisible 1 -isSelectable 1 -color chocolate -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M17EOL -isVisible 1 -isSelectable 1 -color chocolate -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M17ContEOL -isVisible 1 -isSelectable 1 -color chocolate -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M17LineEnd -isVisible 1 -isSelectable 1 -color chocolate -stipple none
<CMD> setLayerPreference M18Wire -isVisible 1 -isSelectable 1 -color deepskyblue -stipple slash
<CMD> setLayerPreference M18Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M18Cont -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
<CMD> setLayerPreference M18Track -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
<CMD> setLayerPreference M18Pin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
<CMD> setLayerPreference M18ContPin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
<CMD> setLayerPreference M18RB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple brick
<CMD> setLayerPreference M18ContRB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot8_2
<CMD> setLayerPreference M18Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M18ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M18Text -isVisible 1 -isSelectable 0 -color deepskyblue
<CMD> setLayerPreference M18Patch -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M18EOL -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M18ContEOL -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M18LineEnd -isVisible 1 -isSelectable 1 -color deepskyblue -stipple none
<CMD> setLayerPreference M19Wire -isVisible 1 -isSelectable 1 -color maroon -stipple slash
<CMD> setLayerPreference M19Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M19Cont -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
<CMD> setLayerPreference M19Track -isVisible 1 -isSelectable 1 -color maroon -stipple cross
<CMD> setLayerPreference M19Pin -isVisible 1 -isSelectable 1 -color maroon -stipple cross
<CMD> setLayerPreference M19ContPin -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
<CMD> setLayerPreference M19RB -isVisible 1 -isSelectable 1 -color maroon -stipple brick
<CMD> setLayerPreference M19ContRB -isVisible 1 -isSelectable 1 -color maroon -stipple dot8_2
<CMD> setLayerPreference M19Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M19ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M19Text -isVisible 1 -isSelectable 0 -color maroon
<CMD> setLayerPreference M19Patch -isVisible 1 -isSelectable 1 -color maroon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M19EOL -isVisible 1 -isSelectable 1 -color maroon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M19ContEOL -isVisible 1 -isSelectable 1 -color maroon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M19LineEnd -isVisible 1 -isSelectable 1 -color maroon -stipple none
<CMD> setLayerPreference M20Wire -isVisible 1 -isSelectable 1 -color salmon -stipple slash
<CMD> setLayerPreference M20Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M20Cont -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
<CMD> setLayerPreference M20Track -isVisible 1 -isSelectable 1 -color salmon -stipple cross
<CMD> setLayerPreference M20Pin -isVisible 1 -isSelectable 1 -color salmon -stipple cross
<CMD> setLayerPreference M20ContPin -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
<CMD> setLayerPreference M20RB -isVisible 1 -isSelectable 1 -color salmon -stipple brick
<CMD> setLayerPreference M20ContRB -isVisible 1 -isSelectable 1 -color salmon -stipple dot8_2
<CMD> setLayerPreference M20Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M20ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M20Text -isVisible 1 -isSelectable 0 -color salmon
<CMD> setLayerPreference M20Patch -isVisible 1 -isSelectable 1 -color salmon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M20EOL -isVisible 1 -isSelectable 1 -color salmon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M20ContEOL -isVisible 1 -isSelectable 1 -color salmon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M20LineEnd -isVisible 1 -isSelectable 1 -color salmon -stipple none
<CMD> setLayerPreference M21Wire -isVisible 1 -isSelectable 1 -color violet -stipple slash
<CMD> setLayerPreference M21Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M21Cont -isVisible 1 -isSelectable 1 -color violet -stipple dot4
<CMD> setLayerPreference M21Track -isVisible 1 -isSelectable 1 -color violet -stipple cross
<CMD> setLayerPreference M21Pin -isVisible 1 -isSelectable 1 -color violet -stipple cross
<CMD> setLayerPreference M21ContPin -isVisible 1 -isSelectable 1 -color violet -stipple dot4
<CMD> setLayerPreference M21RB -isVisible 1 -isSelectable 1 -color violet -stipple brick
<CMD> setLayerPreference M21ContRB -isVisible 1 -isSelectable 1 -color violet -stipple dot8_2
<CMD> setLayerPreference M21Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M21ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M21Text -isVisible 1 -isSelectable 0 -color violet
<CMD> setLayerPreference M21Patch -isVisible 1 -isSelectable 1 -color violet -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M21EOL -isVisible 1 -isSelectable 1 -color violet -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M21ContEOL -isVisible 1 -isSelectable 1 -color violet -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M21LineEnd -isVisible 1 -isSelectable 1 -color violet -stipple none
<CMD> setLayerPreference M22Wire -isVisible 1 -isSelectable 1 -color royalblue -stipple slash
<CMD> setLayerPreference M22Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M22Cont -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
<CMD> setLayerPreference M22Track -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
<CMD> setLayerPreference M22Pin -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
<CMD> setLayerPreference M22ContPin -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
<CMD> setLayerPreference M22RB -isVisible 1 -isSelectable 1 -color royalblue -stipple brick
<CMD> setLayerPreference M22ContRB -isVisible 1 -isSelectable 1 -color royalblue -stipple dot8_2
<CMD> setLayerPreference M22Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M22ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M22Text -isVisible 1 -isSelectable 0 -color royalblue
<CMD> setLayerPreference M22Patch -isVisible 1 -isSelectable 1 -color royalblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M22EOL -isVisible 1 -isSelectable 1 -color royalblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M22ContEOL -isVisible 1 -isSelectable 1 -color royalblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M22LineEnd -isVisible 1 -isSelectable 1 -color royalblue -stipple none
<CMD> setLayerPreference M23Wire -isVisible 1 -isSelectable 1 -color darkgreen -stipple slash
<CMD> setLayerPreference M23Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M23Cont -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
<CMD> setLayerPreference M23Track -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
<CMD> setLayerPreference M23Pin -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
<CMD> setLayerPreference M23ContPin -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
<CMD> setLayerPreference M23RB -isVisible 1 -isSelectable 1 -color darkgreen -stipple brick
<CMD> setLayerPreference M23ContRB -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot8_2
<CMD> setLayerPreference M23Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M23ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M23Text -isVisible 1 -isSelectable 0 -color darkgreen
<CMD> setLayerPreference M23Patch -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M23EOL -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M23ContEOL -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M23LineEnd -isVisible 1 -isSelectable 1 -color darkgreen -stipple none
<CMD> setLayerPreference M24Wire -isVisible 1 -isSelectable 1 -color tomato -stipple slash
<CMD> setLayerPreference M24Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M24Cont -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
<CMD> setLayerPreference M24Track -isVisible 1 -isSelectable 1 -color tomato -stipple cross
<CMD> setLayerPreference M24Pin -isVisible 1 -isSelectable 1 -color tomato -stipple cross
<CMD> setLayerPreference M24ContPin -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
<CMD> setLayerPreference M24RB -isVisible 1 -isSelectable 1 -color tomato -stipple brick
<CMD> setLayerPreference M24ContRB -isVisible 1 -isSelectable 1 -color tomato -stipple dot8_2
<CMD> setLayerPreference M24Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M24ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M24Text -isVisible 1 -isSelectable 0 -color tomato
<CMD> setLayerPreference M24Patch -isVisible 1 -isSelectable 1 -color tomato -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M24EOL -isVisible 1 -isSelectable 1 -color tomato -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M24ContEOL -isVisible 1 -isSelectable 1 -color tomato -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M24LineEnd -isVisible 1 -isSelectable 1 -color tomato -stipple none
<CMD> setLayerPreference M25Wire -isVisible 1 -isSelectable 1 -color chartreuse -stipple slash
<CMD> setLayerPreference M25Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M25Cont -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
<CMD> setLayerPreference M25Track -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
<CMD> setLayerPreference M25Pin -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
<CMD> setLayerPreference M25ContPin -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
<CMD> setLayerPreference M25RB -isVisible 1 -isSelectable 1 -color chartreuse -stipple brick
<CMD> setLayerPreference M25ContRB -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot8_2
<CMD> setLayerPreference M25Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M25ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M25Text -isVisible 1 -isSelectable 0 -color chartreuse
<CMD> setLayerPreference M25Patch -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M25EOL -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M25ContEOL -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M25LineEnd -isVisible 1 -isSelectable 1 -color chartreuse -stipple none
<CMD> setLayerPreference M26Wire -isVisible 1 -isSelectable 1 -color wheat -stipple slash
<CMD> setLayerPreference M26Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M26Cont -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
<CMD> setLayerPreference M26Track -isVisible 1 -isSelectable 1 -color wheat -stipple cross
<CMD> setLayerPreference M26Pin -isVisible 1 -isSelectable 1 -color wheat -stipple cross
<CMD> setLayerPreference M26ContPin -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
<CMD> setLayerPreference M26RB -isVisible 1 -isSelectable 1 -color wheat -stipple brick
<CMD> setLayerPreference M26ContRB -isVisible 1 -isSelectable 1 -color wheat -stipple dot8_2
<CMD> setLayerPreference M26Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M26ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M26Text -isVisible 1 -isSelectable 0 -color wheat
<CMD> setLayerPreference M26Patch -isVisible 1 -isSelectable 1 -color wheat -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M26EOL -isVisible 1 -isSelectable 1 -color wheat -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M26ContEOL -isVisible 1 -isSelectable 1 -color wheat -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M26LineEnd -isVisible 1 -isSelectable 1 -color wheat -stipple none
<CMD> setLayerPreference M27Wire -isVisible 1 -isSelectable 1 -color darkred -stipple slash
<CMD> setLayerPreference M27Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M27Cont -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
<CMD> setLayerPreference M27Track -isVisible 1 -isSelectable 1 -color darkred -stipple cross
<CMD> setLayerPreference M27Pin -isVisible 1 -isSelectable 1 -color darkred -stipple cross
<CMD> setLayerPreference M27ContPin -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
<CMD> setLayerPreference M27RB -isVisible 1 -isSelectable 1 -color darkred -stipple brick
<CMD> setLayerPreference M27ContRB -isVisible 1 -isSelectable 1 -color darkred -stipple dot8_2
<CMD> setLayerPreference M27Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M27ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M27Text -isVisible 1 -isSelectable 0 -color darkred
<CMD> setLayerPreference M27Patch -isVisible 1 -isSelectable 1 -color darkred -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M27EOL -isVisible 1 -isSelectable 1 -color darkred -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M27ContEOL -isVisible 1 -isSelectable 1 -color darkred -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M27LineEnd -isVisible 1 -isSelectable 1 -color darkred -stipple none
<CMD> setLayerPreference M28Wire -isVisible 1 -isSelectable 1 -color plum -stipple slash
<CMD> setLayerPreference M28Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M28Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
<CMD> setLayerPreference M28Track -isVisible 1 -isSelectable 1 -color plum -stipple cross
<CMD> setLayerPreference M28Pin -isVisible 1 -isSelectable 1 -color plum -stipple cross
<CMD> setLayerPreference M28ContPin -isVisible 1 -isSelectable 1 -color plum -stipple dot4
<CMD> setLayerPreference M28RB -isVisible 1 -isSelectable 1 -color plum -stipple brick
<CMD> setLayerPreference M28ContRB -isVisible 1 -isSelectable 1 -color plum -stipple dot8_2
<CMD> setLayerPreference M28Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M28ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M28Text -isVisible 1 -isSelectable 0 -color plum
<CMD> setLayerPreference M28Patch -isVisible 1 -isSelectable 1 -color plum -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M28EOL -isVisible 1 -isSelectable 1 -color plum -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M28ContEOL -isVisible 1 -isSelectable 1 -color plum -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M28LineEnd -isVisible 1 -isSelectable 1 -color plum -stipple none
<CMD> setLayerPreference M29Wire -isVisible 1 -isSelectable 1 -color teal -stipple slash
<CMD> setLayerPreference M29Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M29Cont -isVisible 1 -isSelectable 1 -color teal -stipple dot4
<CMD> setLayerPreference M29Track -isVisible 1 -isSelectable 1 -color teal -stipple cross
<CMD> setLayerPreference M29Pin -isVisible 1 -isSelectable 1 -color teal -stipple cross
<CMD> setLayerPreference M29ContPin -isVisible 1 -isSelectable 1 -color teal -stipple dot4
<CMD> setLayerPreference M29RB -isVisible 1 -isSelectable 1 -color teal -stipple brick
<CMD> setLayerPreference M29ContRB -isVisible 1 -isSelectable 1 -color teal -stipple dot8_2
<CMD> setLayerPreference M29Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M29ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M29Text -isVisible 1 -isSelectable 0 -color teal
<CMD> setLayerPreference M29Patch -isVisible 1 -isSelectable 1 -color teal -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M29EOL -isVisible 1 -isSelectable 1 -color teal -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M29ContEOL -isVisible 1 -isSelectable 1 -color teal -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M29LineEnd -isVisible 1 -isSelectable 1 -color teal -stipple none
<CMD> setLayerPreference M30Wire -isVisible 1 -isSelectable 1 -color lime -stipple slash
<CMD> setLayerPreference M30Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M30Cont -isVisible 1 -isSelectable 1 -color lime -stipple dot4
<CMD> setLayerPreference M30Track -isVisible 1 -isSelectable 1 -color lime -stipple cross
<CMD> setLayerPreference M30Pin -isVisible 1 -isSelectable 1 -color lime -stipple cross
<CMD> setLayerPreference M30ContPin -isVisible 1 -isSelectable 1 -color lime -stipple dot4
<CMD> setLayerPreference M30RB -isVisible 1 -isSelectable 1 -color lime -stipple brick
<CMD> setLayerPreference M30ContRB -isVisible 1 -isSelectable 1 -color lime -stipple dot8_2
<CMD> setLayerPreference M30Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M30ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M30Text -isVisible 1 -isSelectable 0 -color lime
<CMD> setLayerPreference M30Patch -isVisible 1 -isSelectable 1 -color lime -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M30EOL -isVisible 1 -isSelectable 1 -color lime -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M30ContEOL -isVisible 1 -isSelectable 1 -color lime -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M30LineEnd -isVisible 1 -isSelectable 1 -color lime -stipple none
<CMD> setLayerPreference M31Wire -isVisible 1 -isSelectable 1 -color navy -stipple slash
<CMD> setLayerPreference M31Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M31Cont -isVisible 1 -isSelectable 1 -color navy -stipple dot4
<CMD> setLayerPreference M31Track -isVisible 1 -isSelectable 1 -color navy -stipple cross
<CMD> setLayerPreference M31Pin -isVisible 1 -isSelectable 1 -color navy -stipple cross
<CMD> setLayerPreference M31ContPin -isVisible 1 -isSelectable 1 -color navy -stipple dot4
<CMD> setLayerPreference M31RB -isVisible 1 -isSelectable 1 -color navy -stipple brick
<CMD> setLayerPreference M31ContRB -isVisible 1 -isSelectable 1 -color navy -stipple dot8_2
<CMD> setLayerPreference M31Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M31ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M31Text -isVisible 1 -isSelectable 0 -color navy
<CMD> setLayerPreference M31Patch -isVisible 1 -isSelectable 1 -color navy -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M31EOL -isVisible 1 -isSelectable 1 -color navy -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M31ContEOL -isVisible 1 -isSelectable 1 -color navy -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M31LineEnd -isVisible 1 -isSelectable 1 -color navy -stipple none
<CMD> setLayerPreference MB6Wire -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple backslash
<CMD> setLayerPreference MB6Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference MB6Cont -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
<CMD> setLayerPreference MB6Track -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
<CMD> setLayerPreference MB6Pin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
<CMD> setLayerPreference MB6ContPin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
<CMD> setLayerPreference MB6RB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple brick
<CMD> setLayerPreference MB6ContRB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot8_1
<CMD> setLayerPreference MB6Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB6ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB6Text -isVisible 1 -isSelectable 0 -color #00d0d0
<CMD> setLayerPreference MB6Patch -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference MB6EOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB6ContEOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB6LineEnd -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple none
<CMD> setLayerPreference MB5Wire -isVisible 1 -isSelectable 1 -color #d000d0 -stipple slash
<CMD> setLayerPreference MB5Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference MB5Cont -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
<CMD> setLayerPreference MB5Track -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
<CMD> setLayerPreference MB5Pin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
<CMD> setLayerPreference MB5ContPin -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
<CMD> setLayerPreference MB5RB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple brick
<CMD> setLayerPreference MB5ContRB -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot8_2
<CMD> setLayerPreference MB5Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB5ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB5Text -isVisible 1 -isSelectable 0 -color #d000d0
<CMD> setLayerPreference MB5Patch -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference MB5EOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB5ContEOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB5LineEnd -isVisible 1 -isSelectable 1 -color #d000d0 -stipple none
<CMD> setLayerPreference MB4Wire -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
<CMD> setLayerPreference MB4Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference MB4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
<CMD> setLayerPreference MB4Track -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
<CMD> setLayerPreference MB4Pin -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
<CMD> setLayerPreference MB4ContPin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
<CMD> setLayerPreference MB4RB -isVisible 1 -isSelectable 1 -color #00d000 -stipple brick
<CMD> setLayerPreference MB4ContRB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot8_1
<CMD> setLayerPreference MB4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB4Text -isVisible 1 -isSelectable 0 -color #00d000
<CMD> setLayerPreference MB4Patch -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference MB4EOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB4ContEOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB4LineEnd -isVisible 1 -isSelectable 1 -color #00d000 -stipple none
<CMD> setLayerPreference MB3Wire -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
<CMD> setLayerPreference MB3Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference MB3Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
<CMD> setLayerPreference MB3Track -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
<CMD> setLayerPreference MB3Pin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
<CMD> setLayerPreference MB3ContPin -isVisible 1 -isSelectable 1 -color brown -stipple dot4
<CMD> setLayerPreference MB3RB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple brick
<CMD> setLayerPreference MB3ContRB -isVisible 1 -isSelectable 1 -color brown -stipple dot8_2
<CMD> setLayerPreference MB3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB3Text -isVisible 1 -isSelectable 0 -color #d0d000
<CMD> setLayerPreference MB3Patch -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference MB3EOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB3ContEOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB3LineEnd -isVisible 1 -isSelectable 1 -color #d0d000 -stipple none
<CMD> setLayerPreference MB2Wire -isVisible 1 -isSelectable 1 -color brown -stipple backslash
<CMD> setLayerPreference MB2Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference MB2Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
<CMD> setLayerPreference MB2Track -isVisible 1 -isSelectable 1 -color brown -stipple cross
<CMD> setLayerPreference MB2Pin -isVisible 1 -isSelectable 1 -color brown -stipple cross
<CMD> setLayerPreference MB2ContPin -isVisible 1 -isSelectable 1 -color orange -stipple dot4
<CMD> setLayerPreference MB2RB -isVisible 1 -isSelectable 1 -color brown -stipple brick
<CMD> setLayerPreference MB2ContRB -isVisible 1 -isSelectable 1 -color orange -stipple dot8_1
<CMD> setLayerPreference MB2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB2Text -isVisible 1 -isSelectable 0 -color brown
<CMD> setLayerPreference MB2Patch -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference MB2EOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB2ContEOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB2LineEnd -isVisible 1 -isSelectable 1 -color brown -stipple none
<CMD> setLayerPreference MB1Wire -isVisible 1 -isSelectable 1 -color orange -stipple slash
<CMD> setLayerPreference MB1Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference MB1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
<CMD> setLayerPreference MB1Track -isVisible 1 -isSelectable 1 -color blue -stipple cross
<CMD> setLayerPreference MB1Pin -isVisible 1 -isSelectable 1 -color orange -stipple cross
<CMD> setLayerPreference MB1ContPin -isVisible 1 -isSelectable 1 -color blue -stipple dot4
<CMD> setLayerPreference MB1RB -isVisible 1 -isSelectable 1 -color orange -stipple brick
<CMD> setLayerPreference MB1ContRB -isVisible 1 -isSelectable 1 -color blue -stipple dot8_2
<CMD> setLayerPreference MB1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB1Text -isVisible 1 -isSelectable 0 -color orange
<CMD> setLayerPreference MB1Patch -isVisible 1 -isSelectable 1 -color orange -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference MB1EOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB1ContEOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB1LineEnd -isVisible 1 -isSelectable 1 -color orange -stipple none
<CMD> setLayerPreference S65 -isVisible 1 -isSelectable 1 -color blue -stippleData 8 8 {0x00 0x00 0x01 0x02 0x00 0x00 0x00 0x00}
<CMD> setLayerPreference S64 -isVisible 0 -isSelectable 0 -color sandybrown -stippleData 8 8 {0x01 0x02 0x00 0x00 0x00 0x00 0x00 0x00}

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 22.20 fill procedures
<CMD> win
<CMD> is_common_ui_mode
<CMD> restoreDesign /home/shadab/shadab/FPR/work/postCTSopt.inv.dat DTMF_CHIP
#% Begin load design ... (date=11/24 15:31:26, mem=754.1M)
Set Default Input Pin Transition as 0.1 ps.
Loading design 'DTMF_CHIP' saved by 'Innovus' '21.15-s110_1' on 'Fri Nov 21 16:56:21 2025'.
% Begin Load MMMC data ... (date=11/24 15:31:27, mem=756.4M)
% End Load MMMC data ... (date=11/24 15:31:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=757.5M, current mem=757.5M)
dtmf_rc_corner

Loading LEF file /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/lef/all.lef ...
Set DBUPerIGU to M2 pitch 1320.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[13]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[14]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[15]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[1]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[2]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[3]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[4]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[5]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[6]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[7]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[8]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[9]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'OEN' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'I' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Design tech node is not set.

Loading view definition file from /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/viewDefinition.tcl
Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/pllclk_slow.lib' ...
Read 1 cells in library 'pllclk' 
Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/ram_128x16A_slow_syn.lib' ...
Read 1 cells in library 'ram_128x16A' 
Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/ram_256x16A_slow_syn.lib' ...
Read 1 cells in library 'ram_256x16A' 
Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib' ...
**WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
Read 1 cells in library 'rom_512x16A' 
Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/slow.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/slow.lib)
Read 462 cells in library 'tsmc18' 
Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib' ...
**WARN: (TECHLIB-1177):	'index_2' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib, Line 735)
**WARN: (TECHLIB-1177):	'index_2' defined in 'power_lut_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib, Line 741)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib)
Read 4 cells in library 'tpz973g' 
Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/pllclk_fast.lib' ...
Read 1 cells in library 'pllclk' 
Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/ram_128x16A_fast_syn.lib' ...
Read 1 cells in library 'ram_128x16A' 
Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib' ...
**WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
Read 1 cells in library 'rom_512x16A' 
Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/ram_256x16A_fast_syn.lib' ...
Read 1 cells in library 'ram_256x16A' 
Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/fast.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/fast.lib)
Read 470 cells in library 'tsmc18' 
Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib' ...
**WARN: (TECHLIB-1177):	'index_2' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib, Line 735)
**WARN: (TECHLIB-1177):	'index_2' defined in 'power_lut_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib, Line 741)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib)
Read 4 cells in library 'tpz973g' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=22.9M, fe_cpu=0.32min, fe_real=0.68min, fe_mem=1128.6M) ***
% Begin Load netlist data ... (date=11/24 15:31:28, mem=777.9M)
*** Begin netlist parsing (mem=1128.6M) ***
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'pllclk' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'pllclk' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'ram_128x16A' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'ram_128x16A' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'ram_256x16A' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'ram_256x16A' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'rom_512x16A' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'rom_512x16A' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Pin 'VSS' of cell 'PVSS1DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'PVDD1DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Created 478 new cells from 12 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.v.bin'

*** Memory Usage v#1 (Current mem = 1135.562M, initial mem = 476.027M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1135.6M) ***
% End Load netlist data ... (date=11/24 15:31:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=788.3M, current mem=788.3M)
Set top cell to DTMF_CHIP.
Hooked 948 DB cells to tlib cells.
** Removed 8 unused lib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell DTMF_CHIP ...
*** Netlist is unique.
** info: there are 985 modules.
** info: there are 6101 stdCell insts.
** info: there are 71 Pad insts.
** info: there are 4 macros.

*** Memory Usage v#1 (Current mem = 1187.988M, initial mem = 476.027M) ***
*info: set bottom ioPad orient R0
Reading IO assignment file "/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/iofile/dtmf.io" ...
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
Start create_tracks
Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
Loading preference file /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/gui.pref.tcl ...
##  Process: 180           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
**WARN: (IMPOPT-3602):	The specified path group name tdgp_reg2reg_default is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for tdgp_reg2reg_default path_group
**WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for reg2reg path_group
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
Change floorplan default-technical-site to 'tsm3site'.
*Info: initialize multi-corner CTS.
Total number of combinational cells: 266
Total number of sequential cells: 178
Total number of tristate cells: 18
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL
Total number of usable buffers: 18
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: RFRDX2 RFRDX1 RFRDX4 CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
Total number of usable inverters: 21
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY2X1 DLY1X1 DLY4X1 DLY3X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
% Begin Load MMMC data post ... (date=11/24 15:31:29, mem=1141.2M)
% End Load MMMC data post ... (date=11/24 15:31:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1141.2M, current mem=1141.2M)
**WARN: (IMPSYC-2):	Timing information is not defined for cell PDB04DGZ; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
**WARN: (IMPSYC-2):	Timing information is not defined for cell PCORNERDG; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
Reading floorplan file - /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.fp.gz (mem = 1513.3M).
% Begin Load floorplan data ... (date=11/24 15:31:29, mem=1141.3M)
*info: reset 6846 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 3023920 3024240)
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
Start create_tracks
Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.fp.spr.gz (Created by Innovus v21.15-s110_1 on Fri Nov 21 16:56:16 2025, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1141.9M, current mem=1141.9M)
There are 71 io inst loaded
There are 19 nets with weight being set
There are 19 nets with bottomPreferredRoutingLayer being set
There are 19 nets with avoidDetour being set
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
% End Load floorplan data ... (date=11/24 15:31:30, total cpu=0:00:00.0, real=0:00:01.0, peak res=1142.9M, current mem=1142.9M)
Reading congestion map file /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.route.congmap.gz ...
% Begin Load SymbolTable ... (date=11/24 15:31:30, mem=1143.3M)
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
% End Load SymbolTable ... (date=11/24 15:31:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1146.4M, current mem=1146.4M)
Loading place ...
% Begin Load placement data ... (date=11/24 15:31:30, mem=1146.4M)
Reading placement file - /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v21.15-s110_1 on Fri Nov 21 16:56:17 2025, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1520.7M) ***
Total net length = 2.646e+05 (1.272e+05 1.373e+05) (ext = 0.000e+00)
% End Load placement data ... (date=11/24 15:31:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1147.6M, current mem=1147.6M)
Reading PG file /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on       Fri Nov 21 16:56:17 2025)
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1517.7M) ***
% Begin Load routing data ... (date=11/24 15:31:30, mem=1147.7M)
Reading routing file - /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.route.gz.
Reading Innovus routing data (Created by Innovus v21.15-s110_1 on Fri Nov 21 16:56:17 2025 Format: 20.1) ...
*** Total 6471 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1523.7M) ***
% End Load routing data ... (date=11/24 15:31:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1154.6M, current mem=1154.6M)
Loading Drc markers ...
... 2 markers are loaded ...
... 0 geometry drc markers are loaded ...
... 0 antenna drc markers are loaded ...
% Begin Load DEF data ... (date=11/24 15:31:30, mem=1154.6M)
Reading DEF file '/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.scandef.gz', current time is Mon Nov 24 15:31:30 2025 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
DEF file '/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.scandef.gz' is parsed, current time is Mon Nov 24 15:31:31 2025.
% End Load DEF data ... (date=11/24 15:31:31, total cpu=0:00:00.0, real=0:00:01.0, peak res=1155.6M, current mem=1155.6M)
TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
Reading property file /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1527.7M) ***
Reading dirtyarea snapshot file /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.db.da.gz (Create by Innovus v21.15-s110_1 on Fri Nov 21 16:56:18 2025, version: 4).
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/t018s6mlv.capTbl ...
Cap table was created using Encounter 10.10-s002_1.
Process name: t018s6mm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: dtmf_view_setup
    RC-Corner Name        : dtmf_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/t018s6mlv.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/dtmf_rc_corner/t018s6mm.tch'
 
 Analysis View: dtmf_view_hold
    RC-Corner Name        : dtmf_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/t018s6mlv.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/dtmf_rc_corner/t018s6mm.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Loading rc congestion map /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.congmap.gz ...
Start generating vias ..
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=11/24 15:31:32, mem=1167.9M)
'set_default_switching_activity' finished successfully.
% End Load power constraints ... (date=11/24 15:31:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1174.3M, current mem=1174.3M)
dtmf_corner_min dtmf_corner_max
% Begin load AAE data ... (date=11/24 15:31:32, mem=1218.3M)
AAE DB initialization (MEM=1620.28 CPU=0:00:00.0 REAL=0:00:00.0) 
% End load AAE data ... (date=11/24 15:31:32, total cpu=0:00:00.4, real=0:00:00.0, peak res=1224.8M, current mem=1224.8M)
Restoring CCOpt config...
  Extracting original clock gating for vclk2...
    clock_tree vclk2 contains 1 sinks and 0 clock gates.
  Extracting original clock gating for vclk2 done.
  Extracting original clock gating for vclk2<1>...
    clock_tree vclk2<1> contains 12 sinks and 0 clock gates.
  Extracting original clock gating for vclk2<1> done.
  Extracting original clock gating for vclk2<2>...
    clock_tree vclk2<2> contains 9 sinks and 0 clock gates.
  Extracting original clock gating for vclk2<2> done.
  Extracting original clock gating for vclk2<3>...
    clock_tree vclk2<3> contains 129 sinks and 0 clock gates.
  Extracting original clock gating for vclk2<3> done.
  Extracting original clock gating for vclk2<4>...
    clock_tree vclk2<4> contains 1 sinks and 0 clock gates.
  Extracting original clock gating for vclk2<4> done.
  Extracting original clock gating for vclk1...
    clock_tree vclk1 contains 394 sinks and 0 clock gates.
  Extracting original clock gating for vclk1 done.
  The skew group vclk1/common was created. It contains 394 sinks and 1 sources.
  The skew group vclk2/common was created. It contains 152 sinks and 5 sources.
  The skew group vclk1/common was created. It contains 394 sinks and 1 sources.
  The skew group vclk2/common was created. It contains 152 sinks and 5 sources.
**WARN: (IMPCCOPT-2332):	The property locked_originally is deprecated. It still works, but it may be removed in a future release.
**WARN: (IMPCCOPT-2332):	The property locked_originally is deprecated. It still works, but it may be removed in a future release.
**WARN: (IMPCCOPT-2332):	The property locked_originally is deprecated. It still works, but it may be removed in a future release.
Restoring CCOpt config done.
Total number of combinational cells: 266
Total number of sequential cells: 178
Total number of tristate cells: 18
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL
Total number of usable buffers: 18
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
Total number of usable inverters: 18
List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
Total number of unusable inverters: 3
List of identified usable delay cells: DLY2X1 DLY1X1 DLY4X1 DLY3X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version . They will be removed in the next release. 
timing_aocv_enable_gba_combine_launch_capture
timing_enable_backward_compatible_latch_thru_mt_mode
timing_enable_separate_device_slew_effect_sensitivities
#% End load design ... (date=11/24 15:31:32, total cpu=0:00:04.5, real=0:00:07.0, peak res=1248.8M, current mem=1230.7M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            4  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201           50  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPSYC-2             2  Timing information is not defined for ce...
WARNING   IMPVL-159          932  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPOPT-3602          2  The specified path group name %s is not ...
WARNING   IMPCCOPT-2332        3  The property %s is deprecated. It still ...
WARNING   IMPCTE-107           1  The following globals have been obsolete...
WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
WARNING   TECHLIB-302          6  No function defined for cell '%s'. The c...
WARNING   TECHLIB-1177         4  'index_%d' defined in '%s' group should ...
WARNING   TECHLIB-9108        16   '%s' not specified in the library, usin...
*** Message Summary: 1027 warning(s), 0 error(s)

<CMD> setAttribute -net DTMF_INST/TDSP_CORE_INST/read_data -shield_net VDD
<CMD> setAttribute -net DTMF_INST/clk -preferred_extra_space 2
<CMD> getAttribute -net DTMF_INST/clk
#NET DTMF_INST/clk attributes:
#    weight = 2 (default)
#    non_default_rule = default (default)
#    non_default_rule_effort = auto (default)
#    multi_cut_via_effort = low (default)
#    shield_net = none (default)
#    shield_side = two_sides (default)
#    pattern = steiner (default)
#    top_preferred_routing_layer = 31 (default)
#    bottom_preferred_routing_layer = 0 (default)
#    top_preferred_shielding_layer = 31 (default)
#    bottom_preferred_shielding_layer = 0 (default)
#    preferred_routing_layer_effort = low (default)
#    preferred_extra_space = 2
#    is_selected = false (default)
#    avoid_detour = false (default)
#    skip_routing = false (default)
#    skip_antenna_fix = false (default)
#    si_post_route_fix = false (default)
#    max_fanout = 0 (default)
#    mask = 0 (default)
#    layer_mask = 0:0 (default)
#    stripe_layer_range = 0:0 (default)
#    one_side_spacing = 0:0 (default)
#    avoid_chaining = false (default)
#    voltage  = 1.980000
<CMD> selectNet DTMF_INST/TDSP_CORE_INST/read_data
<CMD> zoomBox 737.95200 681.54650 992.74000 474.83200
<CMD> zoomBox 761.18450 502.46850 945.26900 667.26350
<CMD> panPage 0 1
<CMD> zoomBox 777.90350 577.94400 910.90550 697.00900
<CMD> zoomBox 789.98300 596.75550 886.07750 682.78050
<CMD> zoomBox 807.47850 624.00150 850.11700 662.17200
<CMD> zoomBox 812.37350 631.89800 838.55900 655.33950
<CMD> zoomBox 814.71400 634.72700 833.63350 651.66400
<CMD> zoomBox 815.62800 635.82400 831.71000 650.22100
<CMD> selectNet DTMF_INST/TDSP_CORE_INST/read_data
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1279.53 (MB), peak = 1286.21 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration                1
setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               52.5
setNanoRouteMode -routeBottomRoutingLayer           1
setNanoRouteMode -routeSelectedNetOnly              true
setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
setNanoRouteMode -routeTopRoutingLayer              6
setNanoRouteMode -routeWithSiDriven                 true
setNanoRouteMode -routeWithTimingDriven             true
setDesignMode -process                              180
setExtractRCMode -coupling_c_th                     3
setExtractRCMode -engine                            preRoute
setExtractRCMode -lefTechFileMap                    /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/misc/lefdef.layermap
setExtractRCMode -relative_c_th                     0.03
setExtractRCMode -total_c_th                        5
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setSIMode -separate_delta_delay_on_data             true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1735.9M, init mem=1740.9M)
*info: Placed = 6105           (Fixed = 23)
*info: Unplaced = 0           
Placement Density:52.58%(140826/267812)
Placement Density (including fixed std cells):52.58%(140826/267812)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1741.9M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (19) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1741.9M) ***

globalDetailRoute

#Start globalDetailRoute on Mon Nov 24 15:33:08 2025
#
#Generating timing data, please wait...
#6487 total nets, 6412 already routed, 6412 will ignore in trialRoute
#Dump tif for version 2.1
AAE_INFO: Cdb files are: 
 	/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/slow.cdb
	/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/fast.cdb
 
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (EMS-27):	Message (IMPESI-3311) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/FE_OFC81_tdigitO_4/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'pllclk' does not have characterized noise model(s) for 'pllclk' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'pllclk' does not have characterized noise model(s) for 'pllclk' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'SDFFNX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'SDFFNXL' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'SDFFNRX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'PDO04CDG' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'PDO04CDG' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'rom_512x16A' does not have characterized noise model(s) for 'rom_512x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'rom_512x16A' does not have characterized noise model(s) for 'rom_512x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'BUFX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'ram_128x16A' does not have characterized noise model(s) for 'ram_128x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'ram_128x16A' does not have characterized noise model(s) for 'ram_128x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'ram_256x16A' does not have characterized noise model(s) for 'ram_256x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'ram_256x16A' does not have characterized noise model(s) for 'ram_256x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'CLKBUFXL' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'BUFXL' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'CLKBUFX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 6714
End delay calculation. (MEM=2029.49 CPU=0:00:00.8 REAL=0:00:01.0)
#Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1425.48 (MB), peak = 1470.31 (MB)
#Done generating timing data.
#create default rule from bind_ndr_rule rule=0x7fcfeb644110 0x7fcfd0e13538
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=1 (nr_selected_net=1)
#num needed restored net=0
#need_extraction net=0 (total=6846)
#Start reading timing information from file .timing_file_28037.tif.gz ...
#Read in timing information for 57 ports, 6176 instances from timing file .timing_file_28037.tif.gz.
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#Total number of trivial nets (e.g. < 2 pins) = 433 (skipped).
#Total number of selected nets for routing = 1.
#Total number of unselected nets (but routable) for routing = 6412 (skipped).
#Total number of nets in the design = 6846.
#1 routable net do not has any wires.
#6393 skipped nets do not have any wires.
#19 skipped nets have only detail routed wires.
#1 net will be global routed.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Mon Nov 24 15:33:11 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 6844 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Build and mark too close pins for the same net.
#Restoring pin access data from file /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.apa ...
#Done restoring pin access data
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# Metal2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# Metal3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# Metal4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# Metal5       H   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.56000
# Metal6       V   Track-Pitch = 1.32000    Line-2-Via Pitch = 0.95000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1487.25 (MB), peak = 1519.89 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.56000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1492.79 (MB), peak = 1519.89 (MB)
#
#Connectivity extraction summary:
#19 routed net(s) are imported.
#1 (0.22%) nets are without wires.
#433 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 453.
#
#
#Finished routing data preparation on Mon Nov 24 15:33:12 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 27.98 (MB)
#Total memory = 1492.90 (MB)
#Peak memory = 1519.89 (MB)
#
#
#Start global routing on Mon Nov 24 15:33:12 2025
#
#
#Start global routing initialization on Mon Nov 24 15:33:12 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon Nov 24 15:33:12 2025
#
#Start routing resource analysis on Mon Nov 24 15:33:12 2025
#
#Routing resource analysis is done on Mon Nov 24 15:33:12 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H        1030        1670       32580    56.56%
#  Metal2         V        1016        1275       32580    50.47%
#  Metal3         H        1186        1514       32580    52.56%
#  Metal4         V         970        1321       32580    52.12%
#  Metal5         H         691         659       32580    44.56%
#  Metal6         V         579         567       32580    44.96%
#  --------------------------------------------------------------
#  Total                   5474      54.90%      195480    50.21%
#
#  20 nets (0.29%) with 1 preferred extra spacing.
#  1 nets (0.01%) with 2 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Nov 24 15:33:12 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1496.86 (MB), peak = 1519.89 (MB)
#
#
#Global routing initialization is done on Mon Nov 24 15:33:12 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1496.92 (MB), peak = 1519.89 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1501.44 (MB), peak = 1519.89 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1501.57 (MB), peak = 1519.89 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 433 (skipped).
#Total number of selected nets for routing = 1.
#Total number of unselected nets (but routable) for routing = 6412 (skipped).
#Total number of nets in the design = 6846.
#
#6393 skipped nets do not have any wires.
#1 routable net has routed wires.
#19 skipped nets have only detail routed wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#-----------------------------------------
#        Rules   Shielding   Unconstrained  
#-----------------------------------------
#      Default           1               0  
#-----------------------------------------
#        Total           1               0  
#-----------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------------------
#        Rules   Pref Extra Space   Shielding   Unconstrained  
#------------------------------------------------------------
#      Default                 20           1            6392  
#------------------------------------------------------------
#        Total                 20           1            6392  
#------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              0.44 |              1.33 |   665.27   604.79   705.60   645.12 |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal1)     0.44 | (Metal1)     1.33 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              7.11 |              7.11 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 7.11/7.11 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   826.56   483.84   866.88   524.15 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   866.88   483.84   907.20   524.15 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   907.20   483.84   947.51   524.15 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   947.51   483.84   987.84   524.15 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   987.84   483.84  1028.15   524.15 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 21
#Total wire length = 9191 um.
#Total half perimeter of net bounding box = 4153 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 852 um.
#Total wire length on LAYER Metal3 = 3976 um.
#Total wire length on LAYER Metal4 = 3485 um.
#Total wire length on LAYER Metal5 = 569 um.
#Total wire length on LAYER Metal6 = 309 um.
#Total number of vias = 1607
#Up-Via Summary (total 1607):
#           
#-----------------------
# Metal1            578
# Metal2            537
# Metal3            442
# Metal4             46
# Metal5              4
#-----------------------
#                  1607 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.74 (MB)
#Total memory = 1501.64 (MB)
#Peak memory = 1519.89 (MB)
#
#Finished global routing on Mon Nov 24 15:33:12 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1498.51 (MB), peak = 1519.89 (MB)
#Start Track Assignment.
#Done with 1 horizontal wires in 6 hboxes and 2 vertical wires in 6 hboxes.
#Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 21
#Total wire length = 9188 um.
#Total half perimeter of net bounding box = 4153 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 852 um.
#Total wire length on LAYER Metal3 = 3973 um.
#Total wire length on LAYER Metal4 = 3485 um.
#Total wire length on LAYER Metal5 = 569 um.
#Total wire length on LAYER Metal6 = 309 um.
#Total number of vias = 1607
#Up-Via Summary (total 1607):
#           
#-----------------------
# Metal1            578
# Metal2            537
# Metal3            442
# Metal4             46
# Metal5              4
#-----------------------
#                  1607 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1498.80 (MB), peak = 1519.89 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 33.98 (MB)
#Total memory = 1498.80 (MB)
#Peak memory = 1519.89 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#1539 out of 6176 instances (24.9%) need to be verified(marked ipoed), dirty area = 1.4%.
#11.1% of the total area is being checked for drcs
#11.1% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1503.88 (MB), peak = 1528.13 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 21
#Total wire length = 9183 um.
#Total half perimeter of net bounding box = 4153 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 848 um.
#Total wire length on LAYER Metal3 = 3973 um.
#Total wire length on LAYER Metal4 = 3485 um.
#Total wire length on LAYER Metal5 = 569 um.
#Total wire length on LAYER Metal6 = 309 um.
#Total number of vias = 1607
#Up-Via Summary (total 1607):
#           
#-----------------------
# Metal1            578
# Metal2            537
# Metal3            442
# Metal4             46
# Metal5              4
#-----------------------
#                  1607 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.10 (MB)
#Total memory = 1503.90 (MB)
#Peak memory = 1528.13 (MB)
#Analyzing shielding information. 
#  Total shield net = 1 (one-side = 0, hf = 0 ), 1 net need to be shielded.
#  Bottom shield layer is layer 1.
#  Bottom routing layer for shield is layer 1.
#  Start shielding step 1
#  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1503.97 (MB), peak = 1528.13 (MB)
#  Start shielding step 2 
#    Inner loop #1
#  Finished shielding step 2:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1503.21 (MB), peak = 1528.13 (MB)
#  Start shielding step 3
#    Start loop 1
#    Finished loop 1 cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1503.25 (MB), peak = 1528.13 (MB)
#  Finished shielding step 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1503.25 (MB), peak = 1528.13 (MB)
#  Start shielding step 4
#    Inner loop #1
#WARNING (NRDR-33) All the available nets are either not detail routed or they are fixed, skipped, or trivial nets. DRC checking cannot be run.
#  Finished shielding step 4:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1503.27 (MB), peak = 1528.13 (MB)
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1503.27 (MB), peak = 1528.13 (MB)
#-------------------------------------------------------------------------------
#
#	Shielding Summary
#-------------------------------------------------------------------------------
#Primary shielding net(s): VDD 
#Opportunistic shielding net(s): VSS
#
#Number of nets with shield attribute: 1
#Number of nets reported: 1
#Number of nets without shielding: 0
#Average ratio                   : 0.995
#
#Name   Average Length     Shield    Ratio
#Metal2:         146.4      290.6     0.993
#Metal3:          56.1      112.2     1.000
#-------------------------------------------------------------------------------
#Bottom shield layer (Metal1) and above: 
#Average (BotShieldLayer) ratio  : 0.995
#
#Name    Actual Length     Shield    Ratio
#Metal2:         146.4      290.6     0.993
#Metal3:          56.1      112.2     1.000
#-------------------------------------------------------------------------------
#No preferred routing layer range specified
#Done Shielding:    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1503.32 (MB), peak = 1528.13 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.52 (MB)
#Total memory = 1503.32 (MB)
#Peak memory = 1528.13 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 218.61 (MB)
#Total memory = 1508.62 (MB)
#Peak memory = 1528.13 (MB)
#Number of warnings = 2
#Total number of warnings = 5
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Nov 24 15:33:12 2025
#
#Default setup view is reset to dtmf_view_setup.
#Default setup view is reset to dtmf_view_setup.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1498.74 (MB), peak = 1528.13 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPMSMV-1810       132  Net %s, driver %s (cell %s) voltage %g d...
WARNING   IMPESI-3086         19  The cell '%s' does not have characterize...
WARNING   IMPESI-3311      13456  Pin %s of Cell %s for timing library %s ...
*** Message Summary: 13607 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1498.83 (MB), peak = 1528.13 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           52.5
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeTopRoutingLayer                          6
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setDesignMode -process                                          180
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -engine                                        preRoute
setExtractRCMode -lefTechFileMap                                /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/misc/lefdef.layermap
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -socv_accuracy_mode                             low
setSIMode -separate_delta_delay_on_data                         true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2013.7M, init mem=2013.7M)
*info: Placed = 6105           (Fixed = 23)
*info: Unplaced = 0           
Placement Density:52.58%(140826/267812)
Placement Density (including fixed std cells):52.58%(140826/267812)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2013.7M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2013.7M) ***

globalDetailRoute

#Start globalDetailRoute on Mon Nov 24 15:33:14 2025
#
#Generating timing data, please wait...
#6487 total nets, 20 already routed, 20 will ignore in trialRoute
#Dump tif for version 2.1
AAE_INFO: Cdb files are: 
 	/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/slow.cdb
	/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/fast.cdb
 
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/FE_OFC81_tdigitO_4/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'pllclk' does not have characterized noise model(s) for 'pllclk' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'pllclk' does not have characterized noise model(s) for 'pllclk' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'SDFFNX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'SDFFNXL' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'SDFFNRX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'PDO04CDG' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'PDO04CDG' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'rom_512x16A' does not have characterized noise model(s) for 'rom_512x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'rom_512x16A' does not have characterized noise model(s) for 'rom_512x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'BUFX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'ram_128x16A' does not have characterized noise model(s) for 'ram_128x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'ram_128x16A' does not have characterized noise model(s) for 'ram_128x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'ram_256x16A' does not have characterized noise model(s) for 'ram_256x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'ram_256x16A' does not have characterized noise model(s) for 'ram_256x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'CLKBUFXL' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'BUFXL' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'CLKBUFX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 6714
End delay calculation. (MEM=2178.55 CPU=0:00:00.8 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1561.90 (MB), peak = 1612.40 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=1 (nr_selected_net=1)
#num needed restored net=0
#need_extraction net=0 (total=6846)
#Start reading timing information from file .timing_file_28037.tif.gz ...
#Read in timing information for 57 ports, 6176 instances from timing file .timing_file_28037.tif.gz.
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#Total number of trivial nets (e.g. < 2 pins) = 433 (skipped).
#Total number of selected nets for routing = 1.
#Total number of unselected nets (but routable) for routing = 6412 (skipped).
#Total number of nets in the design = 6846.
#6393 skipped nets do not have any wires.
#1 routable net has routed wires.
#19 skipped nets have only detail routed wires.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Start routing data preparation on Mon Nov 24 15:33:17 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 6844 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# Metal2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# Metal3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# Metal4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# Metal5       H   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.56000
# Metal6       V   Track-Pitch = 1.32000    Line-2-Via Pitch = 0.95000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1577.89 (MB), peak = 1612.40 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.56000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1581.20 (MB), peak = 1612.40 (MB)
#
#Connectivity extraction summary:
#20 routed net(s) are imported.
#433 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 453.
#
#
#Finished routing data preparation on Mon Nov 24 15:33:17 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.38 (MB)
#Total memory = 1581.20 (MB)
#Peak memory = 1612.40 (MB)
#
#
#Start global routing on Mon Nov 24 15:33:17 2025
#
#
#Start global routing initialization on Mon Nov 24 15:33:17 2025
#
#WARNING (NRGR-21) Selected nets are already detail routed or no nets are selected.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.38 (MB)
#Total memory = 1581.20 (MB)
#Peak memory = 1612.40 (MB)
#WARNING (NRDR-236) Turning off incremental shielding eco as the global route grid is not available.
#
#Start Detail Routing..
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1581.35 (MB), peak = 1612.40 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 21
#Total wire length = 9183 um.
#Total half perimeter of net bounding box = 4153 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 848 um.
#Total wire length on LAYER Metal3 = 3973 um.
#Total wire length on LAYER Metal4 = 3485 um.
#Total wire length on LAYER Metal5 = 569 um.
#Total wire length on LAYER Metal6 = 309 um.
#Total number of vias = 1607
#Up-Via Summary (total 1607):
#           
#-----------------------
# Metal1            578
# Metal2            537
# Metal3            442
# Metal4             46
# Metal5              4
#-----------------------
#                  1607 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.16 (MB)
#Total memory = 1581.36 (MB)
#Peak memory = 1612.40 (MB)
#Analyzing shielding information. 
#  Total shield net = 1 (one-side = 0, hf = 0 ), 1 net need to be shielded.
#  Bottom shield layer is layer 1.
#  Bottom routing layer for shield is layer 1.
#  Start shielding step 1
#  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1581.36 (MB), peak = 1612.40 (MB)
#  Start shielding step 2 
#    Inner loop #1
#  Finished shielding step 2:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1583.68 (MB), peak = 1612.40 (MB)
#  Start shielding step 3
#    Start loop 1
#    Finished loop 1 cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1583.76 (MB), peak = 1612.40 (MB)
#  Finished shielding step 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1583.76 (MB), peak = 1612.40 (MB)
#  Start shielding step 4
#    Inner loop #1
#WARNING (NRDR-33) All the available nets are either not detail routed or they are fixed, skipped, or trivial nets. DRC checking cannot be run.
#  Finished shielding step 4:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1583.79 (MB), peak = 1612.40 (MB)
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1583.79 (MB), peak = 1612.40 (MB)
#-------------------------------------------------------------------------------
#
#	Shielding Summary
#-------------------------------------------------------------------------------
#Primary shielding net(s): VDD 
#Opportunistic shielding net(s): VSS
#
#Number of nets with shield attribute: 1
#Number of nets reported: 1
#Number of nets without shielding: 0
#Average ratio                   : 0.995
#
#Name   Average Length     Shield    Ratio
#Metal2:         146.4      290.6     0.993
#Metal3:          56.1      112.2     1.000
#-------------------------------------------------------------------------------
#Bottom shield layer (Metal1) and above: 
#Average (BotShieldLayer) ratio  : 0.995
#
#Name    Actual Length     Shield    Ratio
#Metal2:         146.4      290.6     0.993
#Metal3:          56.1      112.2     1.000
#-------------------------------------------------------------------------------
#No preferred routing layer range specified
#Done Shielding:    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1583.79 (MB), peak = 1612.40 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.59 (MB)
#Total memory = 1583.79 (MB)
#Peak memory = 1612.40 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:04
#Increased memory = 78.15 (MB)
#Total memory = 1577.61 (MB)
#Peak memory = 1612.40 (MB)
#Number of warnings = 4
#Total number of warnings = 10
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Nov 24 15:33:18 2025
#
#Default setup view is reset to dtmf_view_setup.
#Default setup view is reset to dtmf_view_setup.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1549.59 (MB), peak = 1612.40 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPMSMV-1810       132  Net %s, driver %s (cell %s) voltage %g d...
WARNING   IMPESI-3086         19  The cell '%s' does not have characterize...
WARNING   IMPESI-3311      13456  Pin %s of Cell %s for timing library %s ...
*** Message Summary: 13607 warning(s), 0 error(s)

<CMD> fit
<CMD> zoomBox 392.87650 334.60400 1093.63200 961.93000
<CMD> zoomBox 493.50200 399.75900 999.79800 853.00200
<CMD> zoomBox 566.20400 446.83400 932.00300 774.30200
<CMD> fit
<CMD> zoomBox 210.02700 198.93650 1351.08950 1220.43100
<CMD> zoomBox 301.47400 264.47750 1271.37750 1132.74800
<CMD> zoomBox 445.27500 367.54050 1146.03050 994.86650
<CMD> zoomBox 549.17050 442.00300 1055.46750 895.24700
<CMD> zoomBox 589.74650 471.08400 1020.09900 856.34150
<CMD> zoomBox 624.23600 495.71950 990.03550 823.18800
<CMD> zoomBox 746.80000 567.64900 803.11350 535.94300
<CMD> zoomBox 749.24750 529.81300 797.11450 572.66400
<CMD> zoomBox 753.09650 534.88200 787.68050 565.84200
<CMD> zoomBox 754.59950 536.86150 783.99600 563.17750
<CMD> zoomBox 757.18450 540.43850 778.42400 559.45250
<CMD> zoomBox 758.19400 541.83550 776.24800 557.99750
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> zoomBox 757.13450 588.93550 778.37450 607.95000
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> zoomBox 755.92700 621.15500 780.91550 643.52500
<CMD> zoomBox 754.50650 618.79900 783.90450 645.11650
<CMD> zoomBox 752.83550 616.02700 787.42150 646.98900
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> zoomBox 756.96950 667.77050 781.95850 690.14100
<CMD> panPage 1 0
<CMD> zoomBox 762.56600 665.34000 791.96500 691.65850
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> zoomBox 814.38200 662.53450 848.96950 693.49750
<CMD> zoomBox 813.08700 659.23400 853.77800 695.66100
<CMD> zoomBox 811.56350 655.35100 859.43550 698.20650
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> zoomBox 781.02650 650.90250 837.34650 701.32100
<CMD> zoomBox 778.89200 645.66950 845.15100 704.98550
<CMD> zoomBox 776.38100 639.51300 854.33300 709.29650
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> panPage 0 -1
<CMD> zoomBox 750.04100 611.33500 841.74950 693.43350
<CMD> panPage 0 -1
<CMD> zoomBox 746.54450 578.85400 854.43700 675.44100
<CMD> zoomBox 742.43100 569.61750 869.36350 683.24900
<CMD> zoomBox 746.54450 578.85400 854.43700 675.44100
<CMD> deselectAll
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> zoomBox 749.26600 524.88000 840.97500 606.97900
<CMD> zoomBox 753.54550 531.13500 819.80550 590.45200
<CMD> zoomBox 755.21700 533.57800 811.53800 583.99750
<CMD> zoomBox 756.45200 535.26100 804.32500 578.11750
<CMD> zoomBox 757.50200 536.69150 798.19400 573.11950
<CMD> zoomBox 758.39400 537.90750 792.98250 568.87150
<CMD> zoomBox 760.85500 560.19100 767.61150 552.00250
<CMD> zoomBox 750.62300 539.93300 784.19250 569.98500
<CMD> zoomBox 729.96600 513.25150 818.97700 592.93550
<CMD> zoomBox 724.11350 505.69200 828.83250 599.43800
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> zoomBox 729.96550 597.62300 818.97700 677.30750
<CMD> zoomBox 724.11300 590.06350 828.83250 683.81000
<CMD> zoomBox 717.22750 581.17000 840.42700 691.46000
<CMD> zoomBox 709.12700 570.70700 854.06800 700.46000
<CMD> zoomBox 694.60050 556.47850 865.11950 709.12950
<CMD> panPage 0 -1
<CMD> zoomBox 709.12650 524.91150 854.06750 654.66450
<CMD> zoomBox 694.60000 510.68300 865.11900 663.33400
<CMD> zoomBox 677.51050 493.94400 878.12100 673.53300
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> zoomBox 657.40500 528.12700 893.41750 739.40850
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort medium
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 0
<CMD> setNanoRouteMode -quiet -drouteEndIteration 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1460.84 (MB), peak = 1612.40 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           52.5
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeSelectedNetOnly                          false
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeTopRoutingLayer                          6
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          180
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -engine                                        preRoute
setExtractRCMode -lefTechFileMap                                /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/misc/lefdef.layermap
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -socv_accuracy_mode                             low
setSIMode -separate_delta_delay_on_data                         true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2054.4M, init mem=2054.4M)
*info: Placed = 6105           (Fixed = 23)
*info: Unplaced = 0           
Placement Density:52.58%(140826/267812)
Placement Density (including fixed std cells):52.58%(140826/267812)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:01.0; mem=2054.4M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2054.4M) ***

globalDetailRoute

#Start globalDetailRoute on Mon Nov 24 16:11:28 2025
#
#Generating timing data, please wait...
#6487 total nets, 20 already routed, 20 will ignore in trialRoute
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1464.24 (MB), peak = 1612.40 (MB)
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: -1.474 -> -0.211, r2r -1.474 -> -0.211, unit 1000.000, clk period 7.000 (ns)
#Stage 1: cpu time = 00:00:03, elapsed time = 00:00:05, memory = 1587.31 (MB), peak = 1612.40 (MB)
#Library Standard Delay: 52.50ps
#Slack threshold: 105.00ps
#*** Analyzed 8 timing critical paths, and collected 6.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1588.05 (MB), peak = 1612.40 (MB)
#Stage 3: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1600.36 (MB), peak = 1612.40 (MB)
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1600.37 (MB), peak = 1612.40 (MB)
#Current view: dtmf_view_setup 
#Current enabled view: dtmf_view_setup 
#Generating timing data took: cpu time = 00:00:04, elapsed time = 00:00:07, memory = 1599.63 (MB), peak = 1612.40 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=6846)
#Start reading timing information from file .timing_file_28037.tif.gz ...
#Read in timing information for 57 ports, 6176 instances from timing file .timing_file_28037.tif.gz.
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#Start routing data preparation on Mon Nov 24 16:11:35 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 6844 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# Metal2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# Metal3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# Metal4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# Metal5       H   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.56000
# Metal6       V   Track-Pitch = 1.32000    Line-2-Via Pitch = 0.95000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1615.66 (MB), peak = 1648.16 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.56000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1619.05 (MB), peak = 1648.16 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 1
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration...
#Setup timing driven global route constraints on 51 nets
#    Honor OPT layer assignment for 0 nets.
#    Honor USER layer assignment for 0 nets.
#    Remove OPT layer assignment for 0 nets.
#    Remove USER layer assignment for 0 nets.
#layer Metal1: Res =   0.33913 (ohm/um), Cap =   0.27709 (ff/um), RC = 0.0939695
#layer Metal2: Res =  0.278571 (ohm/um), Cap =  0.249089 (ff/um), RC =  0.069389
#layer Metal3: Res =  0.278571 (ohm/um), Cap =  0.249743 (ff/um), RC = 0.0695714
#layer Metal4: Res =  0.278571 (ohm/um), Cap =  0.249995 (ff/um), RC = 0.0696413
#layer Metal5: Res =  0.278571 (ohm/um), Cap =  0.244487 (ff/um), RC = 0.0681072
#layer Metal6: Res = 0.0818182 (ohm/um), Cap =  0.327676 (ff/um), RC = 0.0268098
#Metal stack 1: Metal1 (1) - Metal4 (4)
#Metal stack 2: Metal5 (5) - Metal6 (6)
#Prevention stack gain threshold: Min=0.2 ps, 1-stack=105 ps
#0 nets (0 um) assigned to layer Metal5
#0 inserted nodes are removed
#    Honor OPT extra spacing for 0 nets.
#    Honor USER extra spacing for 1 nets.
#    Remove OPT extra spacing for 0 nets.
#    Remove USER extra spacing for 0 nets.
#35 critical nets are selected for extra spacing.
#    Honor OPT detour control for 0 nets.
#    Honor USER detour control for 0 nets.
#    Remove OPT detour control for 0 nets.
#    Remove USER detour control for 0 nets.
#51 critical nets are selected for detour control.
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#| Avoid Detour             |        51 |
#| Prefer Extra Space       |        37 |
#+--------------------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1647.32 (MB), peak = 1658.31 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 433 (skipped).
#Total number of routable nets = 6413.
#Total number of nets in the design = 6846.
#6393 routable nets do not have any wires.
#20 routable nets have routed wires.
#6393 nets will be global routed.
#52 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#20 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Finished routing data preparation on Mon Nov 24 16:11:39 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.01 (MB)
#Total memory = 1647.32 (MB)
#Peak memory = 1658.31 (MB)
#
#
#Start global routing on Mon Nov 24 16:11:39 2025
#
#
#Start global routing initialization on Mon Nov 24 16:11:39 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon Nov 24 16:11:39 2025
#
#Start routing resource analysis on Mon Nov 24 16:11:39 2025
#
#Routing resource analysis is done on Mon Nov 24 16:11:39 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H        1030        1670       32580    56.56%
#  Metal2         V        1015        1276       32580    50.47%
#  Metal3         H        1186        1514       32580    52.56%
#  Metal4         V         970        1321       32580    52.12%
#  Metal5         H         691         659       32580    44.56%
#  Metal6         V         579         567       32580    44.96%
#  --------------------------------------------------------------
#  Total                   5473      54.91%      195480    50.21%
#
#  55 nets (0.80%) with 1 preferred extra spacing.
#  1 nets (0.01%) with 2 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Nov 24 16:11:39 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1650.09 (MB), peak = 1658.31 (MB)
#
#
#Global routing initialization is done on Mon Nov 24 16:11:39 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1650.10 (MB), peak = 1658.31 (MB)
#
#Skip 1/2 round for no nets in the round...
#Route nets in 2/2 round...
#start global routing iteration 1...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1665.63 (MB), peak = 1672.13 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1667.00 (MB), peak = 1672.13 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 433 (skipped).
#Total number of routable nets = 6413.
#Total number of nets in the design = 6846.
#
#6413 routable nets have routed wires.
#52 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#20 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#---------------------------------------------------------------
#        Rules   Pref Extra Space   Avoid Detour   Unconstrained  
#---------------------------------------------------------------
#      Default                 36             16            6341  
#---------------------------------------------------------------
#        Total                 36             16            6341  
#---------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#---------------------------------------------------------------------------
#        Rules   Pref Extra Space   Shielding   Avoid Detour   Unconstrained  
#---------------------------------------------------------------------------
#      Default                 55           1             16            6341  
#---------------------------------------------------------------------------
#        Total                 55           1             16            6341  
#---------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-5)         (6-7)        (8-10)   OverCon
#  --------------------------------------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal2      183(1.13%)    113(0.70%)     35(0.22%)      4(0.02%)   (2.07%)
#  Metal3       52(0.34%)      3(0.02%)      1(0.01%)      0(0.00%)   (0.36%)
#  Metal4       24(0.15%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.15%)
#  Metal5        2(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    261(0.26%)    116(0.12%)     36(0.04%)      4(0.00%)   (0.42%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 10
#  Overflow after GR: 0.06% H + 0.36% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              0.44 |              1.33 |   665.27   604.79   705.60   645.12 |
[hotspot] |   Metal2(V)    |             34.78 |             98.67 |   423.36   645.12   483.84   987.84 |
[hotspot] |   Metal3(H)    |              7.56 |             11.56 |   423.36   685.44   463.68   766.08 |
[hotspot] |   Metal4(V)    |              0.44 |              1.33 |  1008.00   564.48  1048.32   604.79 |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal2)    34.78 | (Metal2)    98.67 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |             26.00 |             83.11 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 26.00/83.11 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   403.19   645.12   483.84   866.88 |       26.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |  1008.00   564.48  1068.47   745.91 |       19.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   907.20   624.96   967.68   745.91 |       11.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   423.36   887.03   463.68   967.68 |        7.11   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   705.60   604.79   766.08   665.27 |        6.22   |
[hotspot] +-----+-------------------------------------+---------------+
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 56
#Total wire length = 315414 um.
#Total half perimeter of net bounding box = 279253 um.
#Total wire length on LAYER Metal1 = 11516 um.
#Total wire length on LAYER Metal2 = 75778 um.
#Total wire length on LAYER Metal3 = 111325 um.
#Total wire length on LAYER Metal4 = 65212 um.
#Total wire length on LAYER Metal5 = 33420 um.
#Total wire length on LAYER Metal6 = 18162 um.
#Total number of vias = 44017
#Up-Via Summary (total 44017):
#           
#-----------------------
# Metal1          22336
# Metal2          14578
# Metal3           5261
# Metal4           1507
# Metal5            335
#-----------------------
#                 44017 
#
#Total number of involved regular nets 1241
#Maximum src to sink distance  1484.8
#Average of max src_to_sink distance  123.0
#Average of ave src_to_sink distance  78.6
#Max overcon = 10 tracks.
#Total overcon = 0.43%.
#Worst layer Gcell overcon rate = 0.37%.
#
#Global routing statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 19.68 (MB)
#Total memory = 1667.00 (MB)
#Peak memory = 1672.13 (MB)
#
#Finished global routing on Mon Nov 24 16:11:46 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1664.26 (MB), peak = 1672.13 (MB)
#Start Track Assignment.
#Done with 10144 horizontal wires in 6 hboxes and 9779 vertical wires in 6 hboxes.
#Done with 2203 horizontal wires in 6 hboxes and 2319 vertical wires in 6 hboxes.
#Done with 6 horizontal wires in 6 hboxes and 6 vertical wires in 6 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1     11401.57 	  0.44%  	  0.00% 	  0.44%
# Metal2     74048.55 	  0.66%  	  0.00% 	  0.57%
# Metal3    104745.64 	  0.11%  	  0.00% 	  0.01%
# Metal4     60222.69 	  0.19%  	  0.00% 	  0.10%
# Metal5     32744.68 	  0.09%  	  0.00% 	  0.00%
# Metal6     17817.92 	  0.15%  	  0.00% 	  0.15%
#------------------------------------------------------------------------
# All      300981.04  	  0.27% 	  0.00% 	  0.15%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 56
#Total wire length = 307734 um.
#Total half perimeter of net bounding box = 279253 um.
#Total wire length on LAYER Metal1 = 11479 um.
#Total wire length on LAYER Metal2 = 73936 um.
#Total wire length on LAYER Metal3 = 107740 um.
#Total wire length on LAYER Metal4 = 63328 um.
#Total wire length on LAYER Metal5 = 33200 um.
#Total wire length on LAYER Metal6 = 18052 um.
#Total number of vias = 44017
#Up-Via Summary (total 44017):
#           
#-----------------------
# Metal1          22336
# Metal2          14578
# Metal3           5261
# Metal4           1507
# Metal5            335
#-----------------------
#                 44017 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1663.75 (MB), peak = 1672.13 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner dtmf_rc_corner /home/shadab/shadab/FPR/QRC/t018s6mm.tch 25.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#SADV_On
# Corner(s) : 
#dtmf_rc_corner [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=56 [6, 147]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/shadab/shadab/FPR/QRC/t018s6mm.tch
#found RESMODEL /home/shadab/shadab/FPR/QRC/t018s6mm.tch 25.000000 
#number model r/c [1,1] [6,147] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1658.70 (MB), peak = 1672.13 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.25 (MB)
#Total memory = 1663.79 (MB)
#Peak memory = 1672.13 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#
#Start Post Track Assignment Wire Spread.
#Done with 1940 horizontal wires in 6 hboxes and 1981 vertical wires in 6 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#7x7 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 36 hboxes with single thread on machine with  Core_i5 4.01GHz 12288KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#Total 6412 nets were built. 217 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:03, elapsed time = 00:00:03 .
#   Increased memory =    10.88 (MB), total memory =  1674.80 (MB), peak memory =  1691.11 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1662.65 (MB), peak = 1691.11 (MB)
#RC Statistics: 27742 Res, 18153 Ground Cap, 6305 XCap (Edge to Edge)
#RC V/H edge ratio: 0.41, Avg V/H Edge Length: 8826.60 (18249), Avg L-Edge Length: 41491.62 (5590)
#Register nets and terms for rcdb /tmp/innovus_temp_28037_ra01_shadab_DC8NHb/nr28037_rjMCQK.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 41454 nodes, 35042 edges, and 16034 xcaps
#217 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/nr28037_rjMCQK.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2342.141M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/nr28037_rjMCQK.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell DTMF_CHIP has rcdb /tmp/innovus_temp_28037_ra01_shadab_DC8NHb/nr28037_rjMCQK.rcdb.d specified
Cell DTMF_CHIP, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.4 real: 0:00:00.0 mem: 2318.141M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 1.94 (MB)
#Total memory = 1665.84 (MB)
#Peak memory = 1691.11 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: -1.962 -> -0.280, r2r -1.956 -> -0.279, unit 1000.000, clk period 7.000 (ns)
#Stage 1: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1656.32 (MB), peak = 1691.11 (MB)
#Library Standard Delay: 52.50ps
#Slack threshold: 0.00ps
#*** Analyzed 9 timing critical paths, and collected 7.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1657.37 (MB), peak = 1691.11 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1658.01 (MB), peak = 1691.11 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
Worst slack reported in the design = 0.029486 (late)
*** writeDesignTiming (0:00:00.3) ***
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1658.50 (MB), peak = 1691.11 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 72
#Number of critical nets: 72
#	level 1 [-1803.8,   -1.9]: 68 nets
#	level 2 [-1803.8, -1000.0]: 2 nets
#	level 3 [-1803.8, -1000.0]: 2 nets
#Total number of nets: 6412
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 2
#Setup timing driven post global route constraints on 72 nets
#7 critical nets are selected for extra spacing.
#Postfix stack gain threshold: Min=0.2 ps, 1-stack=105 ps
#0 nets (0 um) assigned to layer Metal5
#0 inserted nodes are removed
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-5)         (6-7)        (8-10)   OverCon
#  --------------------------------------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal2      176(1.09%)    111(0.69%)     35(0.22%)      4(0.02%)   (2.01%)
#  Metal3       52(0.34%)      3(0.02%)      1(0.01%)      0(0.00%)   (0.36%)
#  Metal4       24(0.15%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.15%)
#  Metal5        2(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    254(0.26%)    114(0.12%)     36(0.04%)      4(0.00%)   (0.41%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 10
#  Overflow after GR: 0.06% H + 0.36% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              0.44 |              1.33 |   665.27   604.79   705.60   645.12 |
[hotspot] |   Metal2(V)    |             33.22 |             88.89 |   423.36   645.12   483.84   987.84 |
[hotspot] |   Metal3(H)    |              7.56 |             11.56 |   423.36   685.44   463.68   766.08 |
[hotspot] |   Metal4(V)    |              0.44 |              1.33 |  1008.00   564.48  1048.32   604.79 |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal2)    33.22 | (Metal2)    88.89 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |             26.00 |             83.11 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 26.00/83.11 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   403.19   645.12   483.84   866.88 |       26.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |  1008.00   564.48  1068.47   745.91 |       19.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   907.20   624.96   967.68   745.91 |       11.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   423.36   887.03   463.68   967.68 |        7.11   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   705.60   604.79   766.08   665.27 |        6.22   |
[hotspot] +-----+-------------------------------------+---------------+
#Max overcon = 10 tracks.
#Total overcon = 0.42%.
#Worst layer Gcell overcon rate = 0.39%.
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#| Avoid Detour             |        53 |
#| Prefer Extra Space       |        44 |
#+--------------------------+-----------+
#
#----------------------------------------------------
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 63
#Total wire length = 307531 um.
#Total half perimeter of net bounding box = 279253 um.
#Total wire length on LAYER Metal1 = 11479 um.
#Total wire length on LAYER Metal2 = 73718 um.
#Total wire length on LAYER Metal3 = 107742 um.
#Total wire length on LAYER Metal4 = 63330 um.
#Total wire length on LAYER Metal5 = 33210 um.
#Total wire length on LAYER Metal6 = 18052 um.
#Total number of vias = 44017
#Up-Via Summary (total 44017):
#           
#-----------------------
# Metal1          22336
# Metal2          14578
# Metal3           5261
# Metal4           1507
# Metal5            335
#-----------------------
#                 44017 
#
#Total number of involved regular nets 1244
#Maximum src to sink distance  1486.3
#Average of max src_to_sink distance  123.9
#Average of ave src_to_sink distance  79.7
#Total number of involved priority nets 19
#Maximum src to sink distance for priority net 466.2
#Average of max src_to_sink distance for priority net 168.0
#Average of ave src_to_sink distance for priority net 117.4
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1665.32 (MB), peak = 1691.11 (MB)
Current (total cpu=0:06:05, real=0:41:11, peak res=1691.1M, current mem=1586.2M)
DTMF_CHIP
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:01.0, peak res=1624.7M, current mem=1624.7M)
Current (total cpu=0:06:05, real=0:41:12, peak res=1691.1M, current mem=1624.7M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1624.77 (MB), peak = 1691.11 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 72
#Number of critical nets: 72
#	level 1 [-1803.8,   -1.9]: 68 nets
#	level 2 [-1803.8, -1000.0]: 2 nets
#	level 3 [-1803.8, -1000.0]: 2 nets
#Total number of nets: 6412
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 319 horizontal wires in 6 hboxes and 378 vertical wires in 6 hboxes.
#Done with 28 horizontal wires in 6 hboxes and 87 vertical wires in 6 hboxes.
#Done with 6 horizontal wires in 6 hboxes and 6 vertical wires in 6 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1     11400.91 	  0.44%  	  0.00% 	  0.44%
# Metal2     74024.75 	  0.62%  	  0.00% 	  0.57%
# Metal3    104660.97 	  0.08%  	  0.00% 	  0.00%
# Metal4     60220.73 	  0.18%  	  0.00% 	  0.10%
# Metal5     32741.56 	  0.08%  	  0.00% 	  0.00%
# Metal6     17817.92 	  0.15%  	  0.00% 	  0.15%
#------------------------------------------------------------------------
# All      300866.83  	  0.25% 	  0.00% 	  0.15%
#Complete Track Assignment With Timing Driven.
#Total number of nets with non-default rule or having extra spacing = 63
#Total wire length = 307703 um.
#Total half perimeter of net bounding box = 279253 um.
#Total wire length on LAYER Metal1 = 11479 um.
#Total wire length on LAYER Metal2 = 73944 um.
#Total wire length on LAYER Metal3 = 107687 um.
#Total wire length on LAYER Metal4 = 63346 um.
#Total wire length on LAYER Metal5 = 33195 um.
#Total wire length on LAYER Metal6 = 18052 um.
#Total number of vias = 44017
#Up-Via Summary (total 44017):
#           
#-----------------------
# Metal1          22336
# Metal2          14578
# Metal3           5261
# Metal4           1507
# Metal5            335
#-----------------------
#                 44017 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1630.28 (MB), peak = 1691.11 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:21
#Elapsed time = 00:00:24
#Increased memory = 21.27 (MB)
#Total memory = 1629.95 (MB)
#Peak memory = 1691.11 (MB)
#WARNING (NRDR-307) Turning off incremental shielding eco because too many nets will be routed.
#Start reading timing information from file .timing_file_28037.tif.gz ...
#Read in timing information for 57 ports, 6176 instances from timing file .timing_file_28037.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 16
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	Metal1        0        0        0        0
#	Metal2        4       10        1       15
#	Metal3        0        1        0        1
#	Totals        4       11        1       16
#cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1642.86 (MB), peak = 1691.11 (MB)
#start 1st optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        2        2
#	Totals        2        2
#    number of process antenna violations = 93
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1641.77 (MB), peak = 1691.11 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 63
#Total wire length = 328780 um.
#Total half perimeter of net bounding box = 279253 um.
#Total wire length on LAYER Metal1 = 25180 um.
#Total wire length on LAYER Metal2 = 98202 um.
#Total wire length on LAYER Metal3 = 101359 um.
#Total wire length on LAYER Metal4 = 57590 um.
#Total wire length on LAYER Metal5 = 28688 um.
#Total wire length on LAYER Metal6 = 17762 um.
#Total number of vias = 45072
#Total number of multi-cut vias = 25869 ( 57.4%)
#Total number of single cut vias = 19203 ( 42.6%)
#Up-Via Summary (total 45072):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         10649 ( 45.9%)     12556 ( 54.1%)      23205
# Metal2          6173 ( 38.9%)      9682 ( 61.1%)      15855
# Metal3          1976 ( 42.4%)      2689 ( 57.6%)       4665
# Metal4           333 ( 30.7%)       751 ( 69.3%)       1084
# Metal5            72 ( 27.4%)       191 ( 72.6%)        263
#-----------------------------------------------------------
#                19203 ( 42.6%)     25869 ( 57.4%)      45072 
#
#Total number of DRC violations = 2
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 2
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Cpu time = 00:00:26
#Elapsed time = 00:00:26
#Increased memory = 11.83 (MB)
#Total memory = 1641.79 (MB)
#Peak memory = 1691.11 (MB)
#Analyzing shielding information. 
#  Total shield net = 1 (one-side = 0, hf = 0 ), 1 net need to be shielded.
#  Bottom shield layer is layer 1.
#  Bottom routing layer for shield is layer 1.
#  Start shielding step 1
#  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1641.85 (MB), peak = 1691.11 (MB)
#  Start shielding step 2 
#    Inner loop #1
#    Inner loop #2
#  Finished shielding step 2:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1641.91 (MB), peak = 1691.11 (MB)
#  Start shielding step 3
#    Start loop 1
#    Finished loop 1 cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1641.70 (MB), peak = 1691.11 (MB)
#  Finished shielding step 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1641.70 (MB), peak = 1691.11 (MB)
#  Start shielding step 4
#    Inner loop #1
#  Finished shielding step 4:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1641.71 (MB), peak = 1691.11 (MB)
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1641.71 (MB), peak = 1691.11 (MB)
#-------------------------------------------------------------------------------
#
#	Shielding Summary
#-------------------------------------------------------------------------------
#Primary shielding net(s): VDD 
#Opportunistic shielding net(s): VSS
#
#Number of nets with shield attribute: 1
#Number of nets reported: 1
#Number of nets without shielding: 0
#Average ratio                   : 0.725
#
#Name   Average Length     Shield    Ratio
#Metal2:         146.4      181.3     0.619
#Metal3:          56.1      112.2     1.000
#-------------------------------------------------------------------------------
#Bottom shield layer (Metal1) and above: 
#Average (BotShieldLayer) ratio  : 0.725
#
#Name    Actual Length     Shield    Ratio
#Metal2:         146.4      181.3     0.619
#Metal3:          56.1      112.2     1.000
#-------------------------------------------------------------------------------
#No preferred routing layer range specified
#Done Shielding:    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1641.72 (MB), peak = 1691.11 (MB)
#Start routing data preparation on Mon Nov 24 16:12:26 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 6844 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.56000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1641.86 (MB), peak = 1691.11 (MB)
#Set shielded net as skip routing for Post Route optimization.
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        2        2
#	Totals        2        2
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1643.66 (MB), peak = 1691.11 (MB)
#CELL_VIEW DTMF_CHIP,init has 2 DRC violations
#Total number of DRC violations = 2
#Total number of process antenna violations = 38
#Total number of net violated process antenna rule = 30
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 2
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Nov 24 16:12:29 2025
#
#
#Start Post Route Wire Spread.
#Done with 1501 horizontal wires in 11 hboxes and 1175 vertical wires in 11 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 62
#Total wire length = 332349 um.
#Total half perimeter of net bounding box = 279048 um.
#Total wire length on LAYER Metal1 = 25339 um.
#Total wire length on LAYER Metal2 = 98540 um.
#Total wire length on LAYER Metal3 = 102317 um.
#Total wire length on LAYER Metal4 = 58522 um.
#Total wire length on LAYER Metal5 = 29687 um.
#Total wire length on LAYER Metal6 = 17944 um.
#Total number of vias = 45067
#Total number of multi-cut vias = 25869 ( 57.4%)
#Total number of single cut vias = 19198 ( 42.6%)
#Up-Via Summary (total 45067):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         10646 ( 45.9%)     12556 ( 54.1%)      23202
# Metal2          6171 ( 38.9%)      9682 ( 61.1%)      15853
# Metal3          1976 ( 42.4%)      2689 ( 57.6%)       4665
# Metal4           333 ( 30.7%)       751 ( 69.3%)       1084
# Metal5            72 ( 27.4%)       191 ( 72.6%)        263
#-----------------------------------------------------------
#                19198 ( 42.6%)     25869 ( 57.4%)      45067 
#
#
#Start DRC checking..
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        2        2
#	Totals        2        2
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1647.61 (MB), peak = 1691.11 (MB)
#CELL_VIEW DTMF_CHIP,init has 2 DRC violations
#Total number of DRC violations = 2
#Total number of process antenna violations = 38
#Total number of net violated process antenna rule = 30
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 2
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        2        2
#	Totals        2        2
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1647.61 (MB), peak = 1691.11 (MB)
#CELL_VIEW DTMF_CHIP,init has 2 DRC violations
#Total number of DRC violations = 2
#Total number of process antenna violations = 38
#Total number of net violated process antenna rule = 30
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 2
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Post Route wire spread is done.
#-------------------------------------------------------------------------------
#
#	Shielding Summary
#-------------------------------------------------------------------------------
#Primary shielding net(s): VDD 
#Opportunistic shielding net(s): VSS
#
#Number of nets with shield attribute: 1
#Number of nets reported: 1
#Number of nets without shielding: 0
#Average ratio                   : 0.725
#
#Name   Average Length     Shield    Ratio
#Metal2:         146.4      181.3     0.619
#Metal3:          56.1      112.2     1.000
#-------------------------------------------------------------------------------
#Bottom shield layer (Metal1) and above: 
#Average (BotShieldLayer) ratio  : 0.725
#
#Name    Actual Length     Shield    Ratio
#Metal2:         146.4      181.3     0.619
#Metal3:          56.1      112.2     1.000
#-------------------------------------------------------------------------------
#No preferred routing layer range specified
#Total number of nets with non-default rule or having extra spacing = 63
#Total wire length = 332552 um.
#Total half perimeter of net bounding box = 279253 um.
#Total wire length on LAYER Metal1 = 25339 um.
#Total wire length on LAYER Metal2 = 98686 um.
#Total wire length on LAYER Metal3 = 102373 um.
#Total wire length on LAYER Metal4 = 58522 um.
#Total wire length on LAYER Metal5 = 29687 um.
#Total wire length on LAYER Metal6 = 17944 um.
#Total number of vias = 45072
#Total number of multi-cut vias = 25869 ( 57.4%)
#Total number of single cut vias = 19203 ( 42.6%)
#Up-Via Summary (total 45072):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         10649 ( 45.9%)     12556 ( 54.1%)      23205
# Metal2          6173 ( 38.9%)      9682 ( 61.1%)      15855
# Metal3          1976 ( 42.4%)      2689 ( 57.6%)       4665
# Metal4           333 ( 30.7%)       751 ( 69.3%)       1084
# Metal5            72 ( 27.4%)       191 ( 72.6%)        263
#-----------------------------------------------------------
#                19203 ( 42.6%)     25869 ( 57.4%)      45072 
#
#detailRoute Statistics:
#Cpu time = 00:00:32
#Elapsed time = 00:00:33
#Increased memory = 17.66 (MB)
#Total memory = 1647.61 (MB)
#Peak memory = 1691.11 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:58
#Elapsed time = 00:01:04
#Increased memory = 173.15 (MB)
#Total memory = 1635.49 (MB)
#Peak memory = 1691.11 (MB)
#Number of warnings = 3
#Total number of warnings = 15
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Nov 24 16:12:32 2025
#
#Default setup view is reset to dtmf_view_setup.
#Default setup view is reset to dtmf_view_setup.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:58, elapsed time = 00:01:05, memory = 1597.36 (MB), peak = 1691.11 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPMSMV-1810       264  Net %s, driver %s (cell %s) voltage %g d...
WARNING   IMPESI-3086         19  The cell '%s' does not have characterize...
WARNING   IMPESI-3311      13456  Pin %s of Cell %s for timing library %s ...
WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 13742 warning(s), 0 error(s)

<CMD> zoomBox 757.24450 649.03350 774.64800 628.88250
<CMD> zoomBox 756.11950 630.08800 775.25300 647.21650
<CMD> zoomBox 757.33350 631.11250 773.59700 645.67200
<CMD> zoomBox 759.24250 632.72400 770.99300 643.24300
<CMD> zoomBox 759.93100 633.33250 769.91900 642.27400
<CMD> zoomBox 760.61900 633.84800 769.10900 641.44850
<CMD> zoomBox 761.20400 634.28600 768.42050 640.74650
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference Metal2 -isVisible 1
<CMD> zoomBox 760.72150 633.97950 769.21150 641.58000
<CMD> zoomBox 760.15150 633.62050 770.14000 642.56250
<CMD> zoomBox 759.47850 633.20100 771.23000 643.72100
<CMD> zoomBox 758.00100 632.03350 774.26600 646.59400
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> zoomBox 757.05800 622.55500 776.19300 639.68500
<CMD> zoomBox 755.94850 621.68150 778.46000 641.83400
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> selectWire 763.8100 545.5800 764.0900 681.3800 2 DTMF_INST/TDSP_CORE_INST/read_data
<CMD> zoomBox 754.54050 608.58200 781.02450 632.29100
<CMD> zoomBox 752.88350 607.39700 784.04150 635.29000
<CMD> panPage 0 -1
<CMD> zoomBox 750.93450 597.63450 787.59100 630.45000
<CMD> zoomBox 748.64150 595.99450 791.76700 634.60100
<CMD> zoomBox 745.94400 594.06450 796.68000 639.48400
<CMD> zoomBox 742.77050 591.79400 802.46000 645.22900
<CMD> zoomBox 739.03600 589.12300 809.25950 651.98800
<CMD> zoomBox 734.64350 585.98050 817.25950 659.93950
<CMD> zoomBox 729.47550 582.28400 826.67100 669.29450
<CMD> zoomBox 723.39550 577.93450 837.74350 680.30050
<CMD> zoomBox 716.24300 572.81800 850.77000 693.24850
<CMD> zoomBox 707.82750 566.79850 866.09500 708.48150
<CMD> panPage 0 -1
<CMD> zoomBox 716.39600 531.11100 850.92350 651.54200
<CMD> zoomBox 723.67950 536.90650 838.02750 639.27250
<CMD> zoomBox 743.40650 552.60300 803.09800 606.03950
<CMD> panPage 0 1
<CMD> zoomBox 746.54550 571.58700 797.28350 617.00850
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 1 0
<CMD> zoomBox 763.92300 669.07950 807.05050 707.68800
<CMD> zoomBox 765.75550 670.87050 802.41400 703.68750
<CMD> zoomBox 767.31350 672.39250 798.47300 700.28700
<CMD> zoomBox 763.92250 669.07850 807.05050 707.68750
<CMD> setLayerPreference Metal1 -isVisible 1
<CMD> setLayerPreference Metal1 -isVisible 0
<CMD> setLayerPreference Metal3 -isVisible 1
<CMD> panPage -1 0
<CMD> panPage 0 -1
<CMD> setLayerPreference Metal5 -isVisible 1
<CMD> setLayerPreference Metal5 -isVisible 0
<CMD> setLayerPreference Metal5 -isVisible 1
<CMD> setLayerPreference Metal5 -isVisible 0
<CMD> setLayerPreference Metal5 -isVisible 1
<CMD> setLayerPreference Metal5 -isVisible 0
<CMD> setLayerPreference Metal4 -isVisible 1
<CMD> setLayerPreference Metal4 -isVisible 0
<CMD> setLayerPreference Metal4 -isVisible 1
<CMD> zoomBox 753.02550 659.41200 789.68500 692.23000
<CMD> zoomBox 756.23650 662.42550 782.72350 686.13700
<CMD> zoomBox 757.49050 663.60250 780.00450 683.75750
<CMD> zoomBox 758.55600 664.60300 777.69350 681.73500
<CMD> zoomBox 759.46950 665.44550 775.73650 680.00800
<CMD> zoomBox 760.24600 666.16200 774.07300 678.54000
<CMD> zoomBox 759.59550 665.42600 775.86300 679.98900
<CMD> zoomBox 761.26800 667.31800 771.25850 676.26150
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> report_timing
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2261.65 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'DTMF_CHIP' of instances=6176 and nets=6846 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design DTMF_CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2257.648M)
Start delay calculation (fullDC) (1 T). (MEM=2273.49)
AAE_INFO: Cdb files are: 
 	/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/slow.cdb
	/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/fast.cdb
 
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/FE_OFC81_tdigitO_4/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'pllclk' does not have characterized noise model(s) for 'pllclk' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'pllclk' does not have characterized noise model(s) for 'pllclk' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'SDFFNX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'SDFFNXL' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'SDFFNRX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'PDO04CDG' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'PDO04CDG' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'rom_512x16A' does not have characterized noise model(s) for 'rom_512x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'rom_512x16A' does not have characterized noise model(s) for 'rom_512x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'BUFX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'ram_128x16A' does not have characterized noise model(s) for 'ram_128x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'ram_128x16A' does not have characterized noise model(s) for 'ram_128x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'ram_256x16A' does not have characterized noise model(s) for 'ram_256x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'ram_256x16A' does not have characterized noise model(s) for 'ram_256x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'CLKBUFXL' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'BUFXL' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'CLKBUFX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 6714
End delay calculation. (MEM=2395.32 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2358.7 CPU=0:00:01.8 REAL=0:00:02.0)
Path 1: VIOLATED Setup Check with Pin DTMF_INST/RESULTS_CONV_INST/gt_reg/CK 
Endpoint:   DTMF_INST/RESULTS_CONV_INST/gt_reg/D     (v) checked with  leading 
edge of 'vclk1'
Beginpoint: DTMF_INST/RESULTS_CONV_INST/r697_reg_2/Q (^) triggered by trailing 
edge of 'vclk2'
Path Groups: {vclk1}
Analysis View: dtmf_view_setup
Other End Arrival Time          0.497
- Setup                         0.990
+ Phase Shift                  14.000
- Uncertainty                   0.250
= Required Time                13.257
- Arrival Time                 14.726
= Slack Time                   -1.469
     Clock Fall Edge                 7.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       7.019
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                              |              |          |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+----------+-------+---------+----------| 
     | DTMF_INST/RESULTS_CONV_INST/r697_reg_2       | CKN v        |          |       |   7.019 |    5.550 | 
     | DTMF_INST/RESULTS_CONV_INST/r697_reg_2       | CKN v -> Q ^ | SDFFNX1  | 0.299 |   7.319 |    5.850 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC346_r697_2 | A ^ -> Y ^   | DLY2X1   | 0.580 |   7.899 |    6.430 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC195_r697_2 | A ^ -> Y ^   | DLY4X1   | 1.566 |   9.465 |    7.996 | 
     | DTMF_INST/RESULTS_CONV_INST/i_491            | AN ^ -> Y ^  | NAND2BX1 | 0.239 |   9.704 |    8.235 | 
     | DTMF_INST/RESULTS_CONV_INST/i_9332           | A ^ -> Y v   | INVX1    | 0.063 |   9.766 |    8.297 | 
     | DTMF_INST/RESULTS_CONV_INST/i_598            | A1 v -> Y ^  | OAI21XL  | 0.244 |  10.011 |    8.542 | 
     | DTMF_INST/RESULTS_CONV_INST/i_684            | A0 ^ -> Y v  | AOI21X1  | 0.142 |  10.153 |    8.684 | 
     | DTMF_INST/RESULTS_CONV_INST/i_818            | A0 v -> Y ^  | OAI21XL  | 0.275 |  10.428 |    8.959 | 
     | DTMF_INST/RESULTS_CONV_INST/i_121            | A0 ^ -> Y v  | AOI21X1  | 0.170 |  10.598 |    9.129 | 
     | DTMF_INST/RESULTS_CONV_INST/i_582            | A1 v -> Y ^  | OAI21XL  | 0.247 |  10.845 |    9.376 | 
     | DTMF_INST/RESULTS_CONV_INST/i_668            | A0 ^ -> Y v  | AOI21X1  | 0.131 |  10.976 |    9.507 | 
     | DTMF_INST/RESULTS_CONV_INST/i_802            | A0 v -> Y ^  | OAI21XL  | 0.216 |  11.192 |    9.723 | 
     | DTMF_INST/RESULTS_CONV_INST/i_105            | A0 ^ -> Y v  | AOI21X1  | 0.131 |  11.322 |    9.853 | 
     | DTMF_INST/RESULTS_CONV_INST/i_570            | A1 v -> Y ^  | OAI21XL  | 0.242 |  11.564 |   10.096 | 
     | DTMF_INST/RESULTS_CONV_INST/i_656            | A0 ^ -> Y v  | AOI21X1  | 0.170 |  11.734 |   10.265 | 
     | DTMF_INST/RESULTS_CONV_INST/i_790            | A0 v -> Y ^  | OAI21XL  | 0.234 |  11.968 |   10.499 | 
     | DTMF_INST/RESULTS_CONV_INST/i_93             | A0 ^ -> Y v  | AOI21X1  | 0.137 |  12.105 |   10.637 | 
     | DTMF_INST/RESULTS_CONV_INST/i_743            | A0 v -> Y ^  | OAI21XL  | 0.237 |  12.343 |   10.874 | 
     | DTMF_INST/RESULTS_CONV_INST/i_2325967        | A0 ^ -> Y v  | AOI21X1  | 0.131 |  12.474 |   11.005 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1671           | AN v -> Y v  | NOR4BX1  | 0.257 |  12.730 |   11.261 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1679           | B1 v -> Y ^  | AOI33X1  | 0.334 |  13.065 |   11.596 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC365_n_2422 | A ^ -> Y ^   | CLKBUFXL | 0.162 |  13.226 |   11.757 | 
     | DTMF_INST/RESULTS_CONV_INST/i_4748           | B ^ -> Y v   | NAND4X1  | 0.169 |  13.395 |   11.926 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC222_n_4172 | A v -> Y v   | DLY4X1   | 1.180 |  14.575 |   13.106 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC366_n_4172 | A v -> Y v   | CLKBUFX1 | 0.151 |  14.726 |   13.257 | 
     | DTMF_INST/RESULTS_CONV_INST/gt_reg           | D v          | SEDFFX1  | 0.000 |  14.726 |   13.257 | 
     +-----------------------------------------------------------------------------------------------------+ 

<CMD> report_timing
Path 1: VIOLATED Setup Check with Pin DTMF_INST/RESULTS_CONV_INST/gt_reg/CK 
Endpoint:   DTMF_INST/RESULTS_CONV_INST/gt_reg/D     (v) checked with  leading 
edge of 'vclk1'
Beginpoint: DTMF_INST/RESULTS_CONV_INST/r697_reg_2/Q (^) triggered by trailing 
edge of 'vclk2'
Path Groups: {vclk1}
Analysis View: dtmf_view_setup
Other End Arrival Time          0.497
- Setup                         0.990
+ Phase Shift                  14.000
- Uncertainty                   0.250
= Required Time                13.257
- Arrival Time                 14.726
= Slack Time                   -1.469
     Clock Fall Edge                 7.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       7.019
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                              |              |          |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+----------+-------+---------+----------| 
     | DTMF_INST/RESULTS_CONV_INST/r697_reg_2       | CKN v        |          |       |   7.019 |    5.550 | 
     | DTMF_INST/RESULTS_CONV_INST/r697_reg_2       | CKN v -> Q ^ | SDFFNX1  | 0.299 |   7.319 |    5.850 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC346_r697_2 | A ^ -> Y ^   | DLY2X1   | 0.580 |   7.899 |    6.430 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC195_r697_2 | A ^ -> Y ^   | DLY4X1   | 1.566 |   9.465 |    7.996 | 
     | DTMF_INST/RESULTS_CONV_INST/i_491            | AN ^ -> Y ^  | NAND2BX1 | 0.239 |   9.704 |    8.235 | 
     | DTMF_INST/RESULTS_CONV_INST/i_9332           | A ^ -> Y v   | INVX1    | 0.063 |   9.766 |    8.297 | 
     | DTMF_INST/RESULTS_CONV_INST/i_598            | A1 v -> Y ^  | OAI21XL  | 0.244 |  10.011 |    8.542 | 
     | DTMF_INST/RESULTS_CONV_INST/i_684            | A0 ^ -> Y v  | AOI21X1  | 0.142 |  10.153 |    8.684 | 
     | DTMF_INST/RESULTS_CONV_INST/i_818            | A0 v -> Y ^  | OAI21XL  | 0.275 |  10.428 |    8.959 | 
     | DTMF_INST/RESULTS_CONV_INST/i_121            | A0 ^ -> Y v  | AOI21X1  | 0.170 |  10.598 |    9.129 | 
     | DTMF_INST/RESULTS_CONV_INST/i_582            | A1 v -> Y ^  | OAI21XL  | 0.247 |  10.845 |    9.376 | 
     | DTMF_INST/RESULTS_CONV_INST/i_668            | A0 ^ -> Y v  | AOI21X1  | 0.131 |  10.976 |    9.507 | 
     | DTMF_INST/RESULTS_CONV_INST/i_802            | A0 v -> Y ^  | OAI21XL  | 0.216 |  11.192 |    9.723 | 
     | DTMF_INST/RESULTS_CONV_INST/i_105            | A0 ^ -> Y v  | AOI21X1  | 0.131 |  11.322 |    9.853 | 
     | DTMF_INST/RESULTS_CONV_INST/i_570            | A1 v -> Y ^  | OAI21XL  | 0.242 |  11.564 |   10.096 | 
     | DTMF_INST/RESULTS_CONV_INST/i_656            | A0 ^ -> Y v  | AOI21X1  | 0.170 |  11.734 |   10.265 | 
     | DTMF_INST/RESULTS_CONV_INST/i_790            | A0 v -> Y ^  | OAI21XL  | 0.234 |  11.968 |   10.499 | 
     | DTMF_INST/RESULTS_CONV_INST/i_93             | A0 ^ -> Y v  | AOI21X1  | 0.137 |  12.105 |   10.637 | 
     | DTMF_INST/RESULTS_CONV_INST/i_743            | A0 v -> Y ^  | OAI21XL  | 0.237 |  12.343 |   10.874 | 
     | DTMF_INST/RESULTS_CONV_INST/i_2325967        | A0 ^ -> Y v  | AOI21X1  | 0.131 |  12.474 |   11.005 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1671           | AN v -> Y v  | NOR4BX1  | 0.257 |  12.730 |   11.261 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1679           | B1 v -> Y ^  | AOI33X1  | 0.334 |  13.065 |   11.596 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC365_n_2422 | A ^ -> Y ^   | CLKBUFXL | 0.162 |  13.226 |   11.757 | 
     | DTMF_INST/RESULTS_CONV_INST/i_4748           | B ^ -> Y v   | NAND4X1  | 0.169 |  13.395 |   11.926 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC222_n_4172 | A v -> Y v   | DLY4X1   | 1.180 |  14.575 |   13.106 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC366_n_4172 | A v -> Y v   | CLKBUFX1 | 0.151 |  14.726 |   13.257 | 
     | DTMF_INST/RESULTS_CONV_INST/gt_reg           | D v          | SEDFFX1  | 0.000 |  14.726 |   13.257 | 
     +-----------------------------------------------------------------------------------------------------+ 

<CMD> timeDesign -postRoute
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
*** timeDesign #1 [begin] : totSession cpu/real = 0:07:21.0/0:47:44.6 (0.2), mem = 2341.0M
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'DTMF_CHIP' of instances=6176 and nets=6846 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design DTMF_CHIP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: dtmf_rc_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2248.0M)
Extracted 10.0018% (CPU Time= 0:00:00.1  MEM= 2319.5M)
Extracted 20.0021% (CPU Time= 0:00:00.1  MEM= 2319.5M)
Extracted 30.0024% (CPU Time= 0:00:00.2  MEM= 2319.5M)
Extracted 40.0027% (CPU Time= 0:00:00.2  MEM= 2319.5M)
Extracted 50.0029% (CPU Time= 0:00:00.3  MEM= 2319.5M)
Extracted 60.0018% (CPU Time= 0:00:00.3  MEM= 2319.5M)
Extracted 70.0021% (CPU Time= 0:00:00.3  MEM= 2319.5M)
Extracted 80.0024% (CPU Time= 0:00:00.4  MEM= 2319.5M)
Extracted 90.0027% (CPU Time= 0:00:00.4  MEM= 2319.5M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 2319.5M)
Number of Extracted Resistors     : 113552
Number of Extracted Ground Cap.   : 119866
Number of Extracted Coupling Cap. : 217252
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: dtmf_rc_corner
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2303.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2303.469M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2301.47)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/FE_OFC81_tdigitO_4/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6714
AAE_INFO-618: Total number of nets in the design is 6846,  98.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2332.76 CPU=0:00:01.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2332.76 CPU=0:00:01.5 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2332.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2332.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2299.88)
Glitch Analysis: View dtmf_view_setup -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View dtmf_view_setup -- Total Number of Nets Analyzed = 6714. 
Total number of fetched objects 6714
AAE_INFO-618: Total number of nets in the design is 6846,  4.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2344.57 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2344.57 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:03.0 totSessionCpu=0:07:24 mem=2344.6M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.427  | -1.427  |  0.079  |
|           TNS (ns):| -1.427  | -1.427  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    140 (140)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.584%
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 4.09 sec
Total Real time: 9.0 sec
Total Memory Usage: 2318.15625 Mbytes
Reset AAE Options
*** timeDesign #1 [finish] : cpu/real = 0:00:04.0/0:00:09.1 (0.4), totSession cpu/real = 0:07:25.0/0:47:53.7 (0.2), mem = 2318.2M
<CMD> timeDesign -postRoute -hold
*** timeDesign #2 [begin] : totSession cpu/real = 0:07:26.6/0:48:09.6 (0.2), mem = 2318.2M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'DTMF_CHIP' of instances=6176 and nets=6846 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design DTMF_CHIP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: dtmf_rc_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2316.2M)
Extracted 10.0018% (CPU Time= 0:00:00.1  MEM= 2387.7M)
Extracted 20.0021% (CPU Time= 0:00:00.2  MEM= 2387.7M)
Extracted 30.0024% (CPU Time= 0:00:00.2  MEM= 2387.7M)
Extracted 40.0027% (CPU Time= 0:00:00.3  MEM= 2387.7M)
Extracted 50.0029% (CPU Time= 0:00:00.3  MEM= 2387.7M)
Extracted 60.0018% (CPU Time= 0:00:00.3  MEM= 2387.7M)
Extracted 70.0021% (CPU Time= 0:00:00.3  MEM= 2387.7M)
Extracted 80.0024% (CPU Time= 0:00:00.4  MEM= 2387.7M)
Extracted 90.0027% (CPU Time= 0:00:00.5  MEM= 2387.7M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 2387.7M)
Number of Extracted Resistors     : 113552
Number of Extracted Ground Cap.   : 119866
Number of Extracted Coupling Cap. : 217252
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: dtmf_rc_corner
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2364.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2364.383M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2301.24)
*** Calculating scaling factor for dtmf_libs_min libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/FE_OFC81_tdigitO_4/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6714
AAE_INFO-618: Total number of nets in the design is 6846,  98.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2334.05 CPU=0:00:01.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2334.05 CPU=0:00:01.5 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2334.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2334.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2302.17)
Glitch Analysis: View dtmf_view_hold -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View dtmf_view_hold -- Total Number of Nets Analyzed = 6714. 
Total number of fetched objects 6714
AAE_INFO-618: Total number of nets in the design is 6846,  1.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2347.86 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2347.86 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:07:30 mem=2347.9M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 dtmf_view_hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.187  | -0.187  |  4.553  |
|           TNS (ns):| -1.905  | -1.905  |  0.000  |
|    Violating Paths:|   17    |   17    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

Density: 52.584%
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 3.48 sec
Total Real time: 5.0 sec
Total Memory Usage: 2266.132812 Mbytes
Reset AAE Options
*** timeDesign #2 [finish] : cpu/real = 0:00:03.5/0:00:04.1 (0.9), totSession cpu/real = 0:07:30.0/0:48:13.7 (0.2), mem = 2266.1M
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1575.6M, totSessionCpu=0:07:34 **
*** optDesign #1 [begin] : totSession cpu/real = 0:07:34.2/0:48:50.4 (0.2), mem = 2266.1M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:34.2/0:48:50.4 (0.2), mem = 2266.1M
**INFO: User settings:
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           52.5
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeSelectedNetOnly                          false
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeTopRoutingLayer                          6
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          180
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -engine                                        postRoute
setExtractRCMode -lefTechFileMap                                /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/misc/lefdef.layermap
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setUsefulSkewMode -ecoRoute                                     false
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -noBoundary                                   false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeHoldViews                                     { dtmf_view_hold }
setOptMode -activeSetupViews                                    { dtmf_view_setup }
setOptMode -autoHoldViews                                       { dtmf_view_hold}
setOptMode -autoSetupViews                                      { dtmf_view_setup}
setOptMode -autoTDGRSetupViews                                  { dtmf_view_setup}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -drcMargin                                           0
setOptMode -fixDrc                                              true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -skew                                           true
setAnalysisMode -usefulSkew                                     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1610.9M, totSessionCpu=0:07:36 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2305.7M, init mem=2305.7M)
*info: Placed = 6105           (Fixed = 23)
*info: Unplaced = 0           
Placement Density:52.58%(140826/267812)
Placement Density (including fixed std cells):52.58%(140826/267812)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2305.7M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.8/0:00:03.0 (0.6), totSession cpu/real = 0:07:36.0/0:48:53.4 (0.2), mem = 2305.7M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
Extraction called for design 'DTMF_CHIP' of instances=6176 and nets=6846 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design DTMF_CHIP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: dtmf_rc_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2297.7M)
Extracted 10.0018% (CPU Time= 0:00:00.1  MEM= 2369.2M)
Extracted 20.0021% (CPU Time= 0:00:00.1  MEM= 2369.2M)
Extracted 30.0024% (CPU Time= 0:00:00.2  MEM= 2369.2M)
Extracted 40.0027% (CPU Time= 0:00:00.3  MEM= 2369.2M)
Extracted 50.0029% (CPU Time= 0:00:00.3  MEM= 2369.2M)
Extracted 60.0018% (CPU Time= 0:00:00.3  MEM= 2369.2M)
Extracted 70.0021% (CPU Time= 0:00:00.3  MEM= 2369.2M)
Extracted 80.0024% (CPU Time= 0:00:00.4  MEM= 2369.2M)
Extracted 90.0027% (CPU Time= 0:00:00.4  MEM= 2369.2M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 2369.2M)
Number of Extracted Resistors     : 113552
Number of Extracted Ground Cap.   : 119866
Number of Extracted Coupling Cap. : 217252
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: dtmf_rc_corner
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2345.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:02.0  MEM: 2345.203M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*** BuildHoldData #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:37.0/0:48:54.8 (0.2), mem = 2373.8M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2371.82)
*** Calculating scaling factor for dtmf_libs_min libraries using the default operating condition of each library.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/FE_OFC81_tdigitO_4/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Glitch Analysis: View dtmf_view_hold -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View dtmf_view_hold -- Total Number of Nets Analyzed = 6714. 
Total number of fetched objects 6714
End delay calculation. (MEM=2407.23 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2407.23 CPU=0:00:00.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:07:38 mem=2407.2M)
Done building cte hold timing graph (HoldAware) cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:07:38 mem=2407.2M ***
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2402.77)
*** Calculating scaling factor for dtmf_libs_max libraries using the default operating condition of each library.
Total number of fetched objects 6714
AAE_INFO-618: Total number of nets in the design is 6846,  98.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2399.11 CPU=0:00:01.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2399.11 CPU=0:00:01.4 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2399.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2399.1M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2345.23)
Glitch Analysis: View dtmf_view_setup -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View dtmf_view_setup -- Total Number of Nets Analyzed = 6714. 
Total number of fetched objects 6714
AAE_INFO-618: Total number of nets in the design is 6846,  4.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2391.01 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2391.01 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:07:41 mem=2391.0M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.427  | -1.427  |  0.079  |
|           TNS (ns):| -1.427  | -1.427  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    140 (140)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.584%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #1) : cpu/real = 0:00:04.2/0:00:04.6 (0.9), totSession cpu/real = 0:07:41.2/0:48:59.4 (0.2), mem = 2406.3M
**optDesign ... cpu = 0:00:07, real = 0:00:09, mem = 1648.0M, totSessionCpu=0:07:41 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:41.4/0:49:00.2 (0.2), mem = 2362.3M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=19, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  6827 (unrouted=433, trialRouted=0, noStatus=0, routed=6394, fixed=0, [crossesIlmBoundary=0, tooFewTerms=376, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 13 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Initializing placement interface...
    Use check_library -place or consult logv if problems occur.
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Initializing placement interface done.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        buffer_cells is set for at least one object
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        inverter_cells is set for at least one object
        primary_delay_corner: dtmf_corner_max (default: )
        route_type is set for at least one object
        target_insertion_delay is set for at least one object
        target_skew is set for at least one object
        target_skew_wire is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        exp_use_early_global_min_max_route_layers: 0 (default: true)
        force_design_routing_status: 1 (default: auto)
        pro_enable_post_commit_delay_update: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk1. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk2<4>. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk2<3>. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk2<2>. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk2<1>. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk2. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
    Library trimming inverters in power domain auto-default and half-corner dtmf_corner_max:setup.late removed 5 of 9 cells
    Original list had 9 cells:
    CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1 CLKINVXL 
    New trimmed list has 4 cells:
    CLKINVX8 CLKINVX4 CLKINVX3 CLKINVXL 
    Clock tree balancer configuration for clock_trees vclk1 vclk2<4> vclk2<3> vclk2<2> vclk2<1> vclk2:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     {CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX1}
      Inverters:   {CLKINVX8 CLKINVX4 CLKINVX3 CLKINVXL}
      Unblocked area available for placement of any clock cells in power_domain auto-default: 303553.958um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner dtmf_corner_max:setup, late and power domain auto-default:
      Slew time target (leaf):    0.398ns
      Slew time target (trunk):   0.398ns
      Slew time target (top):     0.398ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.171ns
      Buffer max distance: 2326.733um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=dtmf_corner_max:setup.late, optimalDrivingDistance=2326.733um, saturatedSlew=0.353ns, speed=6843.333um per ns, cellArea=34.311um^2 per 1000um}
      Inverter  : {lib_cell:CLKINVX8, fastest_considered_half_corner=dtmf_corner_max:setup.late, optimalDrivingDistance=1196.262um, saturatedSlew=0.354ns, speed=4318.636um per ns, cellArea=16.684um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group vclk1/common:
      Sources:                     pin DTMF_INST/TEST_CONTROL_INST/i_150/Y
      Total number of sinks:       394
      Delay constrained sinks:     392
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner dtmf_corner_max:setup.late:
      Skew target:                 0.171ns
    Clock tree balancer configuration for skew_group vclk2/common:
      Sources:                     pin DTMF_INST/TEST_CONTROL_INST/i_152/Y
                                   pin DTMF_INST/TEST_CONTROL_INST/i_154/Y
                                   pin DTMF_INST/TEST_CONTROL_INST/i_156/Y
                                   pin DTMF_INST/TEST_CONTROL_INST/i_158/Y
                                   pin DTMF_INST/TEST_CONTROL_INST/i_160/Y
      Total number of sinks:       152
      Delay constrained sinks:     152
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner dtmf_corner_max:setup.late:
      Skew target:                 0.171ns
    Primary reporting skew groups are:
    skew_group vclk1/common with 394 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
      hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
    Clock DAG library cell distribution initial state {count}:
       Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Checking for illegal sizes of clock logic instances
    Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:04.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Validating CTS configuration
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
  Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
    sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
    misc counts      : r=6, pp=0
    cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
    cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
    sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
    wire capacitance : top=0.000pF, trunk=0.077pF, leaf=1.100pF, total=1.178pF
    wire lengths     : top=0.000um, trunk=577.140um, leaf=8403.775um, total=8980.915um
    hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.398ns count=8 avg=0.196ns sd=0.111ns min=0.073ns max=0.370ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
    Leaf  : target=0.398ns count=11 avg=0.268ns sd=0.065ns min=0.193ns max=0.389ns {5 <= 0.239ns, 4 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
  Primary reporting skew groups PRO initial state:
    skew_group default.vclk1/common: unconstrained
  Skew group summary PRO initial state:
    skew_group vclk1/common: insertion delay [min=0.462, max=0.528, avg=0.497, sd=0.013], skew [0.067 vs 0.171], 100% {0.462, 0.528} (wid=0.056 ws=0.044) (gid=0.472 gs=0.027)
    skew_group vclk2/common: insertion delay [min=0.255, max=0.396, avg=0.369, sd=0.047], skew [0.141 vs 0.171], 100% {0.255, 0.396} (wid=0.024 ws=0.024) (gid=0.384 gs=0.145)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 13 fragments, 13 fraglets and 14 vertices; 121 variables and 376 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 19, tested: 19, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
      cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.077pF, leaf=1.100pF, total=1.178pF
      wire lengths     : top=0.000um, trunk=577.140um, leaf=8403.775um, total=8980.915um
      hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
    Clock DAG net violations after 'PRO Fixing DRVs': none
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.398ns count=8 avg=0.196ns sd=0.111ns min=0.073ns max=0.370ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.268ns sd=0.065ns min=0.193ns max=0.389ns {5 <= 0.239ns, 4 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.vclk1/common: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group vclk1/common: insertion delay [min=0.462, max=0.528], skew [0.067 vs 0.171]
      skew_group vclk2/common: insertion delay [min=0.255, max=0.396], skew [0.141 vs 0.171]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PRO Fixing DRVs
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
  Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
    sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
    misc counts      : r=6, pp=0
    cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
    cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
    sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
    wire capacitance : top=0.000pF, trunk=0.077pF, leaf=1.100pF, total=1.178pF
    wire lengths     : top=0.000um, trunk=577.140um, leaf=8403.775um, total=8980.915um
    hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.398ns count=8 avg=0.196ns sd=0.111ns min=0.073ns max=0.370ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
    Leaf  : target=0.398ns count=11 avg=0.268ns sd=0.065ns min=0.193ns max=0.389ns {5 <= 0.239ns, 4 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
  Primary reporting skew groups PRO final:
    skew_group default.vclk1/common: unconstrained
  Skew group summary PRO final:
    skew_group vclk1/common: insertion delay [min=0.462, max=0.528, avg=0.497, sd=0.013], skew [0.067 vs 0.171], 100% {0.462, 0.528} (wid=0.056 ws=0.044) (gid=0.472 gs=0.027)
    skew_group vclk2/common: insertion delay [min=0.255, max=0.396, avg=0.369, sd=0.047], skew [0.141 vs 0.171], 100% {0.255, 0.396} (wid=0.024 ws=0.024) (gid=0.384 gs=0.145)
PRO done.
Net route status summary:
  Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=19, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  6827 (unrouted=433, trialRouted=0, noStatus=0, routed=6394, fixed=0, [crossesIlmBoundary=0, tooFewTerms=376, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:01.5 real=0:00:06.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PRO
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** ClockDrv #1 [finish] (optDesign #1) : cpu/real = 0:00:01.6/0:00:06.8 (0.2), totSession cpu/real = 0:07:42.9/0:49:07.0 (0.2), mem = 2368.4M
**INFO: Start fixing DRV (Mem = 2368.36M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:43.1/0:49:07.2 (0.2), mem = 2368.4M
Info: 57 io nets excluded
Info: 18 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|   134|   134|     0|     0|     3|     3|    -1.43|    -1.43|       0|       0|       0| 52.58%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|   134|   134|     0|     0|     0|     0|    -1.43|    -1.43|       0|       0|       3| 52.58%| 0:00:00.0|  2547.0M|
|     0|     0|     0.00|     0|     0|     0.00|   134|   134|     0|     0|     0|     0|    -1.43|    -1.43|       0|       0|       0| 52.58%| 0:00:00.0|  2547.0M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=2547.0M) ***

*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.0/0:00:03.4 (0.6), totSession cpu/real = 0:07:45.1/0:49:10.6 (0.2), mem = 2463.9M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:11, real = 0:00:20, mem = 1738.9M, totSessionCpu=0:07:45 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 2463.91M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.03min real=0.05min mem=2463.9M)
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.426  | -1.426  |  0.079  |
|           TNS (ns):| -1.426  | -1.426  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    140 (140)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.584%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:21, mem = 1739.2M, totSessionCpu=0:07:45 **
*** Timing NOT met, worst failing slack is -1.426
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 57 io nets excluded
Info: 18 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:45.3/0:49:10.8 (0.2), mem = 2502.2M
*info: 57 io nets excluded
*info: 18 clock nets excluded
*info: 375 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.426 TNS Slack -1.426 Density 52.58
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.079| 0.000|
|reg2reg   |-1.426|-1.426|
|HEPG      |-1.426|-1.426|
|All Paths |-1.426|-1.426|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+---------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+---------------+---------+----------------------------------------------------+
|  -1.426|   -1.426|  -1.426|   -1.426|   52.58%|   0:00:00.0| 2540.4M|dtmf_view_setup|  reg2reg| DTMF_INST/RESULTS_CONV_INST/gt_reg/D               |
|  -0.423|   -0.423|  -0.423|   -0.423|   52.58%|   0:00:00.0| 2559.5M|dtmf_view_setup|  reg2reg| DTMF_INST/RESULTS_CONV_INST/gt_reg/D               |
|  -0.144|   -0.144|  -0.144|   -0.144|   52.59%|   0:00:00.0| 2580.5M|dtmf_view_setup|  reg2reg| DTMF_INST/RESULTS_CONV_INST/gt_reg/D               |
|  -0.116|   -0.116|  -0.116|   -0.116|   52.59%|   0:00:00.0| 2581.5M|dtmf_view_setup|  reg2reg| DTMF_INST/RESULTS_CONV_INST/gt_reg/D               |
|  -0.079|   -0.079|  -0.079|   -0.079|   52.59%|   0:00:00.0| 2581.5M|dtmf_view_setup|  reg2reg| DTMF_INST/RESULTS_CONV_INST/gt_reg/D               |
|  -0.034|   -0.034|  -0.034|   -0.034|   52.60%|   0:00:00.0| 2581.5M|dtmf_view_setup|  reg2reg| DTMF_INST/RESULTS_CONV_INST/gt_reg/D               |
|   0.000|    0.001|   0.000|    0.000|   52.60%|   0:00:00.0| 2581.5M|             NA|       NA| NA                                                 |
|   0.000|    0.001|   0.000|    0.000|   52.60%|   0:00:00.0| 2581.5M|dtmf_view_setup|       NA| NA                                                 |
+--------+---------+--------+---------+---------+------------+--------+---------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2581.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=2581.5M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.079|0.000|
|reg2reg   |0.001|0.000|
|HEPG      |0.001|0.000|
|All Paths |0.001|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 52.60
Update Timing Windows (Threshold 0.052) ...
Re Calculate Delays on 3 Nets
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+---------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+---------------+---------+----------------------------------------------------+
|  -0.011|   -0.011|  -0.011|   -0.011|   52.60%|   0:00:00.0| 2581.5M|dtmf_view_setup|  reg2reg| DTMF_INST/RESULTS_CONV_INST/gt_reg/D               |
|   0.000|    0.003|   0.000|    0.000|   52.59%|   0:00:00.0| 2581.5M|dtmf_view_setup|       NA| NA                                                 |
+--------+---------+--------+---------+---------+------------+--------+---------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2581.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2581.5M) ***
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.079|0.000|
|reg2reg   |0.003|0.000|
|HEPG      |0.003|0.000|
|All Paths |0.003|0.000|
+----------+-----+-----+


*** Finish Post Route Setup Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=2581.5M) ***
*** WnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.1/0:00:02.7 (0.8), totSession cpu/real = 0:07:47.4/0:49:13.5 (0.2), mem = 2480.5M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
GigaOpt: target slack met, skip TNS optimization
**INFO: flowCheckPoint #3 OptimizationHold
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:07:50 mem=2482.5M ***
*** BuildHoldData #2 [begin] (optDesign #1) : totSession cpu/real = 0:07:49.6/0:49:15.8 (0.2), mem = 2482.5M
Saving timing graph ...
Done save timing graph
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2485.28)
*** Calculating scaling factor for dtmf_libs_min libraries using the default operating condition of each library.
Total number of fetched objects 6714
AAE_INFO-618: Total number of nets in the design is 6846,  98.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2484.7 CPU=0:00:01.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2484.7 CPU=0:00:01.4 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2484.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2484.7M)

Executing IPO callback for view pruning ..

Active hold views:
 dtmf_view_hold
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2469.09)
Glitch Analysis: View dtmf_view_hold -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View dtmf_view_hold -- Total Number of Nets Analyzed = 6714. 
Total number of fetched objects 6714
AAE_INFO-618: Total number of nets in the design is 6846,  1.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2482.51 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2482.51 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:03.0 totSessionCpu=0:07:52 mem=2482.5M)
Done building cte hold timing graph (fixHold) cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:07:52 mem=2482.5M ***
Done building hold timer [575 node(s), 567 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.9 real=0:00:03.0 totSessionCpu=0:07:53 mem=2497.8M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:03.3 real=0:00:03.0 totSessionCpu=0:07:53 mem=2526.3M ***
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 112.9 ps, libStdDelay = 52.5 ps, minBufSize = 53222400 (4.0)
*Info: worst delay setup view: dtmf_view_setup

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup
Hold views included:
 dtmf_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.003  |  0.079  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.187  | -0.187  |  4.553  |
|           TNS (ns):| -1.905  | -1.905  |  0.000  |
|    Violating Paths:|   17    |   17    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    140 (140)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.593%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:31, mem = 1800.1M, totSessionCpu=0:07:54 **
*** BuildHoldData #2 [finish] (optDesign #1) : cpu/real = 0:00:04.7/0:00:05.0 (0.9), totSession cpu/real = 0:07:54.3/0:49:20.8 (0.2), mem = 2516.4M
*** HoldOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:54.3/0:49:20.8 (0.2), mem = 2516.4M
*info: Run optDesign holdfix with 1 thread.
Info: 57 io nets excluded
Info: 19 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:00:04.8 real=0:00:05.0 totSessionCpu=0:07:54 mem=2573.6M density=52.593% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.187|    -1.91|      17|          0|       0(     0)|   52.59%|   0:00:00.0|  2583.6M|
|   1|  -0.187|    -1.91|      17|          0|       0(     0)|   52.59%|   0:00:00.0|  2583.6M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.187|    -1.91|      17|          0|       0(     0)|   52.59%|   0:00:00.0|  2583.6M|
|   1|   0.010|     0.00|       0|         17|       0(     0)|   52.71%|   0:00:01.0|  2607.3M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 17 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)

*** Finished Core Fixing (fixHold) cpu=0:00:05.0 real=0:00:06.0 totSessionCpu=0:07:55 mem=2607.3M density=52.710% ***

*info:
*info: Added a total of 17 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            4 cells of type 'BUFX3' used
*info:           10 cells of type 'DLY1X1' used
*info:            3 cells of type 'DLY2X1' used

*** Finish Post Route Hold Fixing (cpu=0:00:05.0 real=0:00:06.0 totSessionCpu=0:07:55 mem=2607.3M density=52.710%) ***
**INFO: total 17 insts, 0 nets marked don't touch
**INFO: total 17 insts, 0 nets marked don't touch DB property
**INFO: total 17 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.9 (0.4), totSession cpu/real = 0:07:54.7/0:49:21.7 (0.2), mem = 2474.2M
**INFO: Skipping refine place as no non-legal commits were detected
**INFO: flowCheckPoint #4 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:21, real = 0:00:32, mem = 1754.5M, totSessionCpu=0:07:55 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2473.36M, totSessionCpu=0:07:56).
**optDesign ... cpu = 0:00:22, real = 0:00:33, mem = 1758.7M, totSessionCpu=0:07:56 **

Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:07:56 mem=2511.5M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2511.5MB
Summary Report:
Instances move: 0 (out of 6099 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2511.5MB
*** Finished refinePlace (0:07:56 mem=2511.5M) ***
Default Rule : ""
Non Default Rules :
Worst Slack : 0.003 ns

Start Layer Assignment ...
WNS(0.003ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 0 cadidates out of 6863.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 71 (1.0%)

Set Prefer Layer Routing Effort ...
Total Net(6861) IPOed(34) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 0.003 ns

Start Layer Assignment ...
WNS(0.003ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 0 cadidates out of 6863.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 9 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 76 (1.1%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.003  |  0.079  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    140 (140)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.710%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:34, mem = 1718.6M, totSessionCpu=0:07:57 **
**INFO: flowCheckPoint #5 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
Existing Dirty Nets : 34
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 34
*** EcoRoute #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:56.5/0:49:24.0 (0.2), mem = 2430.3M

globalDetailRoute

#Start globalDetailRoute on Mon Nov 24 16:20:19 2025
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=6863)
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 433 (skipped).
#Total number of routable nets = 6430.
#Total number of nets in the design = 6863.
#73 routable nets do not have any wires.
#6357 routable nets have routed wires.
#73 nets will be global routed.
#14 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#79 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Mon Nov 24 16:20:20 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 6861 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# Metal2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# Metal3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# Metal4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# Metal5       H   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.56000
# Metal6       V   Track-Pitch = 1.32000    Line-2-Via Pitch = 0.95000
#Processed 42/0 dirty instances, 53/29 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(36 insts marked dirty, reset pre-exisiting dirty flag on 36 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1716.34 (MB), peak = 1835.99 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.56000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1719.44 (MB), peak = 1835.99 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon Nov 24 16:20:20 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 8.28 (MB)
#Total memory = 1719.50 (MB)
#Peak memory = 1835.99 (MB)
#
#
#Start global routing on Mon Nov 24 16:20:20 2025
#
#
#Start global routing initialization on Mon Nov 24 16:20:20 2025
#
#Number of eco nets is 61
#
#Start global routing data preparation on Mon Nov 24 16:20:20 2025
#
#Start routing resource analysis on Mon Nov 24 16:20:20 2025
#
#Routing resource analysis is done on Mon Nov 24 16:20:20 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H        1017        1683       32580    56.56%
#  Metal2         V         868        1423       32580    50.47%
#  Metal3         H        1042        1658       32580    52.56%
#  Metal4         V         913        1378       32580    52.12%
#  Metal5         H         664         686       32580    44.56%
#  Metal6         V         566         580       32580    44.96%
#  --------------------------------------------------------------
#  Total                   5071      57.89%      195480    50.21%
#
#  74 nets (1.08%) with 1 preferred extra spacing.
#  1 nets (0.01%) with 2 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Nov 24 16:20:20 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1722.66 (MB), peak = 1835.99 (MB)
#
#
#Global routing initialization is done on Mon Nov 24 16:20:20 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1722.72 (MB), peak = 1835.99 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1723.80 (MB), peak = 1835.99 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1723.84 (MB), peak = 1835.99 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 433 (skipped).
#Total number of routable nets = 6430.
#Total number of nets in the design = 6863.
#
#6430 routable nets have routed wires.
#14 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#79 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 14              59  
#------------------------------------------------
#        Total                 14              59  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#---------------------------------------------------------------------------
#        Rules   Pref Extra Space   Shielding   Avoid Detour   Unconstrained  
#---------------------------------------------------------------------------
#      Default                 74           1             18            6337  
#---------------------------------------------------------------------------
#        Total                 74           1             18            6337  
#---------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)   (0.00%)
#  Metal2       12(0.07%)      3(0.02%)   (0.09%)
#  Metal3        0(0.00%)      0(0.00%)   (0.00%)
#  Metal4        0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     12(0.01%)      3(0.00%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.02% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 75
#Total wire length = 333195 um.
#Total half perimeter of net bounding box = 279908 um.
#Total wire length on LAYER Metal1 = 25323 um.
#Total wire length on LAYER Metal2 = 98714 um.
#Total wire length on LAYER Metal3 = 102647 um.
#Total wire length on LAYER Metal4 = 58830 um.
#Total wire length on LAYER Metal5 = 29738 um.
#Total wire length on LAYER Metal6 = 17944 um.
#Total number of vias = 45177
#Total number of multi-cut vias = 25842 ( 57.2%)
#Total number of single cut vias = 19335 ( 42.8%)
#Up-Via Summary (total 45177):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         10689 ( 46.0%)     12547 ( 54.0%)      23236
# Metal2          6225 ( 39.2%)      9667 ( 60.8%)      15892
# Metal3          2012 ( 42.8%)      2686 ( 57.2%)       4698
# Metal4           337 ( 31.0%)       751 ( 69.0%)       1088
# Metal5            72 ( 27.4%)       191 ( 72.6%)        263
#-----------------------------------------------------------
#                19335 ( 42.8%)     25842 ( 57.2%)      45177 
#
#Max overcon = 2 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.45 (MB)
#Total memory = 1723.96 (MB)
#Peak memory = 1835.99 (MB)
#
#Finished global routing on Mon Nov 24 16:20:20 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1721.08 (MB), peak = 1835.99 (MB)
#Start Track Assignment.
#Done with 28 horizontal wires in 6 hboxes and 33 vertical wires in 6 hboxes.
#Done with 1 horizontal wires in 6 hboxes and 4 vertical wires in 6 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 75
#Total wire length = 333156 um.
#Total half perimeter of net bounding box = 279908 um.
#Total wire length on LAYER Metal1 = 25323 um.
#Total wire length on LAYER Metal2 = 98707 um.
#Total wire length on LAYER Metal3 = 102618 um.
#Total wire length on LAYER Metal4 = 58825 um.
#Total wire length on LAYER Metal5 = 29739 um.
#Total wire length on LAYER Metal6 = 17944 um.
#Total number of vias = 45177
#Total number of multi-cut vias = 25842 ( 57.2%)
#Total number of single cut vias = 19335 ( 42.8%)
#Up-Via Summary (total 45177):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         10689 ( 46.0%)     12547 ( 54.0%)      23236
# Metal2          6225 ( 39.2%)      9667 ( 60.8%)      15892
# Metal3          2012 ( 42.8%)      2686 ( 57.2%)       4698
# Metal4           337 ( 31.0%)       751 ( 69.0%)       1088
# Metal5            72 ( 27.4%)       191 ( 72.6%)        263
#-----------------------------------------------------------
#                19335 ( 42.8%)     25842 ( 57.2%)      45177 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1720.51 (MB), peak = 1835.99 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 9.35 (MB)
#Total memory = 1720.51 (MB)
#Peak memory = 1835.99 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.6% of the total area was rechecked for DRC, and 1.8% required routing.
#   number of violations = 10
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        2        2        4
#	Metal2        0        6        6
#	Totals        2        8       10
#36 out of 6193 instances (0.6%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 10
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        2        2        4
#	Metal2        0        6        6
#	Totals        2        8       10
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1722.85 (MB), peak = 1835.99 (MB)
#start 1st optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        2        2
#	Totals        2        2
#    number of process antenna violations = 91
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1722.96 (MB), peak = 1835.99 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 75
#Total wire length = 333221 um.
#Total half perimeter of net bounding box = 279908 um.
#Total wire length on LAYER Metal1 = 25283 um.
#Total wire length on LAYER Metal2 = 98645 um.
#Total wire length on LAYER Metal3 = 102743 um.
#Total wire length on LAYER Metal4 = 58874 um.
#Total wire length on LAYER Metal5 = 29732 um.
#Total wire length on LAYER Metal6 = 17944 um.
#Total number of vias = 45259
#Total number of multi-cut vias = 25810 ( 57.0%)
#Total number of single cut vias = 19449 ( 43.0%)
#Up-Via Summary (total 45259):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         10747 ( 46.2%)     12496 ( 53.8%)      23243
# Metal2          6272 ( 39.3%)      9674 ( 60.7%)      15946
# Metal3          2022 ( 42.8%)      2697 ( 57.2%)       4719
# Metal4           336 ( 30.9%)       752 ( 69.1%)       1088
# Metal5            72 ( 27.4%)       191 ( 72.6%)        263
#-----------------------------------------------------------
#                19449 ( 43.0%)     25810 ( 57.0%)      45259 
#
#Total number of DRC violations = 2
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 2
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 2.45 (MB)
#Total memory = 1722.96 (MB)
#Peak memory = 1835.99 (MB)
#Analyzing shielding information. 
#ECO shield region = 0.00% (per shield region), 2.85% (per design) 
#Skip eco shield as there is no need to change shield wires.
#-------------------------------------------------------------------------------
#
#	Shielding Summary
#-------------------------------------------------------------------------------
#Primary shielding net(s): VDD 
#Opportunistic shielding net(s): VSS
#
#Number of nets with shield attribute: 1
#Number of nets reported: 1
#Number of nets without shielding: 0
#Average ratio                   : 0.725
#
#Name   Average Length     Shield    Ratio
#Metal2:         146.4      181.3     0.619
#Metal3:          56.1      112.2     1.000
#-------------------------------------------------------------------------------
#Bottom shield layer (Metal1) and above: 
#Average (BotShieldLayer) ratio  : 0.725
#
#Name    Actual Length     Shield    Ratio
#Metal2:         146.4      181.3     0.619
#Metal3:          56.1      112.2     1.000
#-------------------------------------------------------------------------------
#No preferred routing layer range specified
#Set shielded net as skip routing for Post Route optimization.
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Nov 24 16:20:24 2025
#
#
#Start Post Route Wire Spread.
#Done with 221 horizontal wires in 11 hboxes and 167 vertical wires in 11 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 74
#Total wire length = 333282 um.
#Total half perimeter of net bounding box = 279703 um.
#Total wire length on LAYER Metal1 = 25301 um.
#Total wire length on LAYER Metal2 = 98533 um.
#Total wire length on LAYER Metal3 = 102730 um.
#Total wire length on LAYER Metal4 = 58948 um.
#Total wire length on LAYER Metal5 = 29811 um.
#Total wire length on LAYER Metal6 = 17960 um.
#Total number of vias = 45254
#Total number of multi-cut vias = 25810 ( 57.0%)
#Total number of single cut vias = 19444 ( 43.0%)
#Up-Via Summary (total 45254):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         10744 ( 46.2%)     12496 ( 53.8%)      23240
# Metal2          6270 ( 39.3%)      9674 ( 60.7%)      15944
# Metal3          2022 ( 42.8%)      2697 ( 57.2%)       4719
# Metal4           336 ( 30.9%)       752 ( 69.1%)       1088
# Metal5            72 ( 27.4%)       191 ( 72.6%)        263
#-----------------------------------------------------------
#                19444 ( 43.0%)     25810 ( 57.0%)      45254 
#
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1723.58 (MB), peak = 1835.99 (MB)
#CELL_VIEW DTMF_CHIP,init has 2 DRC violations
#Total number of DRC violations = 2
#Total number of process antenna violations = 37
#Total number of net violated process antenna rule = 30
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 2
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Post Route wire spread is done.
#-------------------------------------------------------------------------------
#
#	Shielding Summary
#-------------------------------------------------------------------------------
#Primary shielding net(s): VDD 
#Opportunistic shielding net(s): VSS
#
#Number of nets with shield attribute: 1
#Number of nets reported: 1
#Number of nets without shielding: 0
#Average ratio                   : 0.725
#
#Name   Average Length     Shield    Ratio
#Metal2:         146.4      181.3     0.619
#Metal3:          56.1      112.2     1.000
#-------------------------------------------------------------------------------
#Bottom shield layer (Metal1) and above: 
#Average (BotShieldLayer) ratio  : 0.725
#
#Name    Actual Length     Shield    Ratio
#Metal2:         146.4      181.3     0.619
#Metal3:          56.1      112.2     1.000
#-------------------------------------------------------------------------------
#No preferred routing layer range specified
#Total number of nets with non-default rule or having extra spacing = 75
#Total wire length = 333484 um.
#Total half perimeter of net bounding box = 279908 um.
#Total wire length on LAYER Metal1 = 25301 um.
#Total wire length on LAYER Metal2 = 98679 um.
#Total wire length on LAYER Metal3 = 102786 um.
#Total wire length on LAYER Metal4 = 58948 um.
#Total wire length on LAYER Metal5 = 29811 um.
#Total wire length on LAYER Metal6 = 17960 um.
#Total number of vias = 45259
#Total number of multi-cut vias = 25810 ( 57.0%)
#Total number of single cut vias = 19449 ( 43.0%)
#Up-Via Summary (total 45259):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         10747 ( 46.2%)     12496 ( 53.8%)      23243
# Metal2          6272 ( 39.3%)      9674 ( 60.7%)      15946
# Metal3          2022 ( 42.8%)      2697 ( 57.2%)       4719
# Metal4           336 ( 30.9%)       752 ( 69.1%)       1088
# Metal5            72 ( 27.4%)       191 ( 72.6%)        263
#-----------------------------------------------------------
#                19449 ( 43.0%)     25810 ( 57.0%)      45259 
#
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 3.07 (MB)
#Total memory = 1723.59 (MB)
#Peak memory = 1835.99 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:06
#Increased memory = -51.37 (MB)
#Total memory = 1667.26 (MB)
#Peak memory = 1835.99 (MB)
#Number of warnings = 0
#Total number of warnings = 15
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Nov 24 16:20:25 2025
#
*** EcoRoute #1 [finish] (optDesign #1) : cpu/real = 0:00:05.3/0:00:06.0 (0.9), totSession cpu/real = 0:08:01.8/0:49:30.1 (0.2), mem = 2379.3M
**optDesign ... cpu = 0:00:28, real = 0:00:40, mem = 1667.0M, totSessionCpu=0:08:02 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #6 PostEcoSummary
Extraction called for design 'DTMF_CHIP' of instances=6193 and nets=6863 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design DTMF_CHIP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: dtmf_rc_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2379.3M)
Extracted 10.0022% (CPU Time= 0:00:00.1  MEM= 2442.8M)
Extracted 20.0029% (CPU Time= 0:00:00.2  MEM= 2442.8M)
Extracted 30.0022% (CPU Time= 0:00:00.2  MEM= 2442.8M)
Extracted 40.0029% (CPU Time= 0:00:00.3  MEM= 2442.8M)
Extracted 50.0022% (CPU Time= 0:00:00.3  MEM= 2442.8M)
Extracted 60.0029% (CPU Time= 0:00:00.3  MEM= 2442.8M)
Extracted 70.0022% (CPU Time= 0:00:00.3  MEM= 2442.8M)
Extracted 80.0029% (CPU Time= 0:00:00.4  MEM= 2442.8M)
Extracted 90.0022% (CPU Time= 0:00:00.5  MEM= 2442.8M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 2442.8M)
Number of Extracted Resistors     : 114644
Number of Extracted Ground Cap.   : 120975
Number of Extracted Coupling Cap. : 219780
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: dtmf_rc_corner
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2411.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2411.512M)
**optDesign ... cpu = 0:00:29, real = 0:00:41, mem = 1670.0M, totSessionCpu=0:08:03 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2390.05)
*** Calculating scaling factor for dtmf_libs_max libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 6731
AAE_INFO-618: Total number of nets in the design is 6863,  98.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2417.34 CPU=0:00:01.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2417.34 CPU=0:00:01.5 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2417.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2417.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2382.46)
Glitch Analysis: View dtmf_view_setup -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View dtmf_view_setup -- Total Number of Nets Analyzed = 6731. 
Total number of fetched objects 6731
AAE_INFO-618: Total number of nets in the design is 6863,  1.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2425.14 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2425.14 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:03.0 totSessionCpu=0:08:05 mem=2425.1M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.034  | -0.034  |  0.079  |
|           TNS (ns):| -0.034  | -0.034  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    140 (140)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.710%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:31, real = 0:00:44, mem = 1716.3M, totSessionCpu=0:08:05 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #7 OptimizationRecovery
*** Timing NOT met, worst failing slack is -0.034
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 57 io nets excluded
Info: 18 clock nets excluded from IPO operation.
*** TnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:08:05.3/0:49:33.9 (0.2), mem = 2427.1M
*info: 57 io nets excluded
*info: 18 clock nets excluded
*info: 375 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.034 TNS Slack -0.034 Density 52.71
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.079| 0.000|
|reg2reg   |-0.034|-0.034|
|HEPG      |-0.034|-0.034|
|All Paths |-0.034|-0.034|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+---------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+---------------+---------+----------------------------------------------------+
|  -0.034|   -0.034|  -0.034|   -0.034|   52.71%|   0:00:00.0| 2559.4M|dtmf_view_setup|  reg2reg| DTMF_INST/RESULTS_CONV_INST/gt_reg/D               |
|  -0.034|   -0.034|  -0.034|   -0.034|   52.71%|   0:00:00.0| 2559.4M|dtmf_view_setup|  reg2reg| DTMF_INST/RESULTS_CONV_INST/gt_reg/D               |
+--------+---------+--------+---------+---------+------------+--------+---------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2559.4M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:01.0 mem=2559.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.079| 0.000|
|reg2reg   |-0.034|-0.034|
|HEPG      |-0.034|-0.034|
|All Paths |-0.034|-0.034|
+----------+------+------+

OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.079| 0.000|
|reg2reg   |-0.034|-0.034|
|HEPG      |-0.034|-0.034|
|All Paths |-0.034|-0.034|
+----------+------+------+


*** Finish Post Route Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=2559.4M) ***
*** TnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:08:06.0/0:49:34.7 (0.2), mem = 2481.3M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:32, real = 0:00:45, mem = 1763.6M, totSessionCpu=0:08:06 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2452.92M, totSessionCpu=0:08:06).
**optDesign ... cpu = 0:00:32, real = 0:00:45, mem = 1763.8M, totSessionCpu=0:08:06 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #8 FinalSummary
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:32, real = 0:00:45, mem = 1763.9M, totSessionCpu=0:08:06 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2463.73)
*** Calculating scaling factor for dtmf_libs_min libraries using the default operating condition of each library.
Total number of fetched objects 6731
AAE_INFO-618: Total number of nets in the design is 6863,  98.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2463.14 CPU=0:00:01.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2463.14 CPU=0:00:01.4 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2463.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2463.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2420.26)
Glitch Analysis: View dtmf_view_hold -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View dtmf_view_hold -- Total Number of Nets Analyzed = 6731. 
Total number of fetched objects 6731
AAE_INFO-618: Total number of nets in the design is 6863,  1.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2463.94 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2463.94 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:03.0 totSessionCpu=0:08:09 mem=2463.9M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 
Hold views included:
 dtmf_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.034  | -0.034  |  0.079  |
|           TNS (ns):| -0.034  | -0.034  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.005  |  4.553  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    140 (140)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.710%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:36, real = 0:00:49, mem = 1805.1M, totSessionCpu=0:08:10 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      -0.034 ns         -0.034 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          543
Multi-Bit FF Count           :            0
Total Bit Count              :          543
Total FF Count               :          543
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :     1510.251
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              543                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         490.36           2989         -0.034 ns         -0.034 ns  opt_design_postroute
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:00:36.8/0:00:51.1 (0.7), totSession cpu/real = 0:08:10.9/0:49:41.5 (0.2), mem = 2478.1M
<CMD> fit
<CMD> zoomBox -41.79500 47.70150 1537.52950 1461.53400
<CMD> zoomBox 165.14600 239.90150 1306.20850 1261.39600
<CMD> zoomBox 420.56850 474.15700 1016.21100 1007.38400
<CMD> zoomBox 553.90100 596.43950 864.83050 874.78800
<CMD> zoomBox 637.81100 648.57600 775.77250 772.08100
<CMD> zoomBox 663.63650 664.62200 748.36250 740.47000
<CMD> zoomBox 673.39150 703.53250 679.96800 699.80600
<CMD> zoomBox 674.64850 699.56550 678.68800 703.18150
<CMD> zoomBox 674.94850 699.76550 678.38250 702.83950
<CMD> zoomBox 675.72200 700.70800 677.01800 701.86800
<CMD> zoomBox 675.90100 700.95950 676.69750 701.67250
<CMD> zoomBox 675.85300 700.88300 676.79000 701.72200
<CMD> zoomBox 675.79650 700.79300 676.89900 701.78000
<CMD> zoomBox 675.65150 700.56300 677.17750 701.92900
<CMD> fit
<CMD> report_timing
Path 1: VIOLATED Setup Check with Pin DTMF_INST/RESULTS_CONV_INST/gt_reg/CK 
Endpoint:   DTMF_INST/RESULTS_CONV_INST/gt_reg/D      (v) checked with  leading 
edge of 'vclk1'
Beginpoint: DTMF_INST/RESULTS_CONV_INST/r1633_reg_1/Q (v) triggered by trailing 
edge of 'vclk2'
Path Groups: {vclk1}
Analysis View: dtmf_view_setup
Other End Arrival Time          0.494
- Setup                         0.717
+ Phase Shift                  14.000
- Uncertainty                   0.250
= Required Time                13.527
- Arrival Time                 13.560
= Slack Time                   -0.034
     Clock Fall Edge                 7.000
     + Clock Network Latency (Prop)  0.032
     = Beginpoint Arrival Time       7.032
     +------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                               |              |          |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+----------+-------+---------+----------| 
     | DTMF_INST/RESULTS_CONV_INST/r1633_reg_1       | CKN v        |          |       |   7.032 |    6.998 | 
     | DTMF_INST/RESULTS_CONV_INST/r1633_reg_1       | CKN v -> Q v | SDFFNX1  | 0.488 |   7.520 |    7.486 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC298_r1633_1 | A v -> Y v   | DLY4X1   | 1.218 |   8.738 |    8.704 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC184_r1633_1 | A v -> Y v   | DLY4X1   | 1.341 |  10.079 |   10.045 | 
     | DTMF_INST/RESULTS_CONV_INST/i_702             | B v -> Y ^   | NOR2X1   | 0.369 |  10.448 |   10.414 | 
     | DTMF_INST/RESULTS_CONV_INST/i_754             | B0 ^ -> Y v  | AOI21X1  | 0.116 |  10.564 |   10.530 | 
     | DTMF_INST/RESULTS_CONV_INST/i_209010          | A1 v -> Y ^  | OAI21X1  | 0.360 |  10.924 |   10.891 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1613            | A0 ^ -> Y v  | OAI21XL  | 0.166 |  11.091 |   11.057 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1614            | A0 v -> Y ^  | AOI21X1  | 0.196 |  11.287 |   11.253 | 
     | DTMF_INST/RESULTS_CONV_INST/i_776             | C0 ^ -> Y v  | AOI211X1 | 0.125 |  11.412 |   11.379 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1620            | B v -> Y ^   | NOR2BX1  | 0.170 |  11.583 |   11.549 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1621            | A0 ^ -> Y v  | OAI211X1 | 0.147 |  11.729 |   11.696 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1624            | A0 v -> Y ^  | AOI21X1  | 0.218 |  11.947 |   11.913 | 
     | DTMF_INST/RESULTS_CONV_INST/i_2326573         | B0 ^ -> Y v  | AOI211X1 | 0.104 |  12.051 |   12.018 | 
     | DTMF_INST/RESULTS_CONV_INST/i_425             | C v -> Y ^   | NAND4X1  | 0.171 |  12.222 |   12.188 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1652            | B0 ^ -> Y v  | AOI31X1  | 0.136 |  12.358 |   12.324 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC454_n_1852  | A v -> Y v   | CLKBUFX1 | 0.182 |  12.540 |   12.506 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC521_n_1852  | A v -> Y v   | BUFX2    | 0.156 |  12.696 |   12.662 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1680            | C v -> Y ^   | NOR4BX1  | 0.345 |  13.041 |   13.007 | 
     | DTMF_INST/RESULTS_CONV_INST/i_4748            | C ^ -> Y v   | NAND4X1  | 0.204 |  13.245 |   13.211 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC222_n_4172  | A v -> Y v   | BUFX2    | 0.192 |  13.437 |   13.403 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC366_n_4172  | A v -> Y v   | CLKBUFX1 | 0.123 |  13.560 |   13.527 | 
     | DTMF_INST/RESULTS_CONV_INST/gt_reg            | D v          | SEDFFXL  | 0.000 |  13.560 |   13.527 | 
     +------------------------------------------------------------------------------------------------------+ 

<CMD> report_timing -nworst 1 -max_paths 2
Path 1: VIOLATED Setup Check with Pin DTMF_INST/RESULTS_CONV_INST/gt_reg/CK 
Endpoint:   DTMF_INST/RESULTS_CONV_INST/gt_reg/D      (v) checked with  leading 
edge of 'vclk1'
Beginpoint: DTMF_INST/RESULTS_CONV_INST/r1633_reg_1/Q (v) triggered by trailing 
edge of 'vclk2'
Path Groups: {vclk1}
Analysis View: dtmf_view_setup
Other End Arrival Time          0.494
- Setup                         0.717
+ Phase Shift                  14.000
- Uncertainty                   0.250
= Required Time                13.527
- Arrival Time                 13.560
= Slack Time                   -0.034
     Clock Fall Edge                 7.000
     + Clock Network Latency (Prop)  0.032
     = Beginpoint Arrival Time       7.032
     +------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                               |              |          |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+----------+-------+---------+----------| 
     | DTMF_INST/RESULTS_CONV_INST/r1633_reg_1       | CKN v        |          |       |   7.032 |    6.998 | 
     | DTMF_INST/RESULTS_CONV_INST/r1633_reg_1       | CKN v -> Q v | SDFFNX1  | 0.488 |   7.520 |    7.486 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC298_r1633_1 | A v -> Y v   | DLY4X1   | 1.218 |   8.738 |    8.704 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC184_r1633_1 | A v -> Y v   | DLY4X1   | 1.341 |  10.079 |   10.045 | 
     | DTMF_INST/RESULTS_CONV_INST/i_702             | B v -> Y ^   | NOR2X1   | 0.369 |  10.448 |   10.414 | 
     | DTMF_INST/RESULTS_CONV_INST/i_754             | B0 ^ -> Y v  | AOI21X1  | 0.116 |  10.564 |   10.530 | 
     | DTMF_INST/RESULTS_CONV_INST/i_209010          | A1 v -> Y ^  | OAI21X1  | 0.360 |  10.924 |   10.891 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1613            | A0 ^ -> Y v  | OAI21XL  | 0.166 |  11.091 |   11.057 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1614            | A0 v -> Y ^  | AOI21X1  | 0.196 |  11.287 |   11.253 | 
     | DTMF_INST/RESULTS_CONV_INST/i_776             | C0 ^ -> Y v  | AOI211X1 | 0.125 |  11.412 |   11.379 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1620            | B v -> Y ^   | NOR2BX1  | 0.170 |  11.583 |   11.549 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1621            | A0 ^ -> Y v  | OAI211X1 | 0.147 |  11.729 |   11.696 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1624            | A0 v -> Y ^  | AOI21X1  | 0.218 |  11.947 |   11.913 | 
     | DTMF_INST/RESULTS_CONV_INST/i_2326573         | B0 ^ -> Y v  | AOI211X1 | 0.104 |  12.051 |   12.018 | 
     | DTMF_INST/RESULTS_CONV_INST/i_425             | C v -> Y ^   | NAND4X1  | 0.171 |  12.222 |   12.188 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1652            | B0 ^ -> Y v  | AOI31X1  | 0.136 |  12.358 |   12.324 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC454_n_1852  | A v -> Y v   | CLKBUFX1 | 0.182 |  12.540 |   12.506 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC521_n_1852  | A v -> Y v   | BUFX2    | 0.156 |  12.696 |   12.662 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1680            | C v -> Y ^   | NOR4BX1  | 0.345 |  13.041 |   13.007 | 
     | DTMF_INST/RESULTS_CONV_INST/i_4748            | C ^ -> Y v   | NAND4X1  | 0.204 |  13.245 |   13.211 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC222_n_4172  | A v -> Y v   | BUFX2    | 0.192 |  13.437 |   13.403 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC366_n_4172  | A v -> Y v   | CLKBUFX1 | 0.123 |  13.560 |   13.527 | 
     | DTMF_INST/RESULTS_CONV_INST/gt_reg            | D v          | SEDFFXL  | 0.000 |  13.560 |   13.527 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin DTMF_INST/RESULTS_CONV_INST/low_mag_reg_0/CK 
Endpoint:   DTMF_INST/RESULTS_CONV_INST/low_mag_reg_0/D (v) checked with  
leading edge of 'vclk1'
Beginpoint: DTMF_INST/RESULTS_CONV_INST/r941_reg_0/Q    (v) triggered by 
trailing edge of 'vclk2'
Path Groups: {vclk1}
Analysis View: dtmf_view_setup
Other End Arrival Time          0.475
- Setup                         0.735
+ Phase Shift                  14.000
- Uncertainty                   0.250
= Required Time                13.491
- Arrival Time                 13.447
= Slack Time                    0.043
     Clock Fall Edge                 7.000
     + Clock Network Latency (Prop)  0.018
     = Beginpoint Arrival Time       7.018
     +------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                              |              |           |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+-----------+-------+---------+----------| 
     | DTMF_INST/RESULTS_CONV_INST/r941_reg_0       | CKN v        |           |       |   7.018 |    7.061 | 
     | DTMF_INST/RESULTS_CONV_INST/r941_reg_0       | CKN v -> Q v | SDFFNX1   | 0.493 |   7.511 |    7.555 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC291_r941_0 | A v -> Y v   | DLY4X1    | 1.185 |   8.696 |    8.740 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC188_r941_0 | A v -> Y v   | DLY4X1    | 1.307 |  10.003 |   10.046 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1937           | A0 v -> Y ^  | AOI22X1   | 0.241 |  10.243 |   10.287 | 
     | DTMF_INST/RESULTS_CONV_INST/i_7302           | A0 ^ -> Y v  | AOI21X1   | 0.155 |  10.398 |   10.442 | 
     | DTMF_INST/RESULTS_CONV_INST/i_7301           | B0 v -> Y ^  | AOI21X1   | 0.195 |  10.593 |   10.637 | 
     | DTMF_INST/RESULTS_CONV_INST/i_9385           | A ^ -> Y v   | INVX1     | 0.076 |  10.669 |   10.713 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC491_n_5969 | A v -> Y v   | DLY2X1    | 0.534 |  11.204 |   11.247 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC428_n_5969 | A v -> Y v   | DLY4X1    | 1.115 |  12.319 |   12.362 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC355_n_5969 | A v -> Y v   | DLY4X1    | 1.128 |  13.447 |   13.490 | 
     | DTMF_INST/RESULTS_CONV_INST/low_mag_reg_0    | D v          | SDFFRHQX1 | 0.000 |  13.447 |   13.491 | 
     +------------------------------------------------------------------------------------------------------+ 

<CMD> report_timing -max_paths 2 -retime path_slew_propagation 
Path 1: MET Setup Check with Pin DTMF_INST/RESULTS_CONV_INST/gt_reg/CK 
Endpoint:   DTMF_INST/RESULTS_CONV_INST/gt_reg/D      (v) checked with  leading 
edge of 'vclk1'
Beginpoint: DTMF_INST/RESULTS_CONV_INST/r1633_reg_1/Q (v) triggered by trailing 
edge of 'vclk2'
Path Groups: {vclk1}
Analysis View: dtmf_view_setup
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          0.494
- Setup                         0.717
+ Phase Shift                  14.000
- Uncertainty                   0.250
= Required Time                13.526
- Arrival Time                 13.465
= Slack Time                    0.061
= Slack Time(original)         -0.034
     Clock Fall Edge                 7.000
     + Clock Network Latency (Prop)  0.032
     = Beginpoint Arrival Time       7.032
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |   Cell   | Retime | Arrival | Required | 
     |                                               |              |          |  Delay |  Time   |   Time   | 
     |-----------------------------------------------+--------------+----------+--------+---------+----------| 
     | DTMF_INST/RESULTS_CONV_INST/r1633_reg_1       | CKN v        |          |        |   7.032 |    7.093 | 
     | DTMF_INST/RESULTS_CONV_INST/r1633_reg_1       | CKN v -> Q v | SDFFNX1  |  0.488 |   7.520 |    7.581 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC298_r1633_1 |              | DLY4X1   |  0.000 |   7.520 |    7.581 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC298_r1633_1 | A v -> Y v   | DLY4X1   |  1.218 |   8.738 |    8.799 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC184_r1633_1 |              | DLY4X1   |  0.000 |   8.738 |    8.799 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC184_r1633_1 | A v -> Y v   | DLY4X1   |  1.340 |  10.078 |   10.139 | 
     | DTMF_INST/RESULTS_CONV_INST/i_702             |              | NOR2X1   |  0.001 |  10.079 |   10.140 | 
     | DTMF_INST/RESULTS_CONV_INST/i_702             | B v -> Y ^   | NOR2X1   |  0.367 |  10.446 |   10.507 | 
     | DTMF_INST/RESULTS_CONV_INST/i_754             |              | AOI21X1  |  0.000 |  10.446 |   10.507 | 
     | DTMF_INST/RESULTS_CONV_INST/i_754             | B0 ^ -> Y v  | AOI21X1  |  0.116 |  10.562 |   10.623 | 
     | DTMF_INST/RESULTS_CONV_INST/i_209010          |              | OAI21X1  |  0.000 |  10.562 |   10.623 | 
     | DTMF_INST/RESULTS_CONV_INST/i_209010          | A1 v -> Y ^  | OAI21X1  |  0.351 |  10.913 |   10.974 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1613            |              | OAI21XL  |  0.000 |  10.913 |   10.974 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1613            | A0 ^ -> Y v  | OAI21XL  |  0.166 |  11.079 |   11.141 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1614            |              | AOI21X1  |  0.000 |  11.080 |   11.141 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1614            | A0 v -> Y ^  | AOI21X1  |  0.196 |  11.276 |   11.337 | 
     | DTMF_INST/RESULTS_CONV_INST/i_776             |              | AOI211X1 |  0.000 |  11.276 |   11.337 | 
     | DTMF_INST/RESULTS_CONV_INST/i_776             | C0 ^ -> Y v  | AOI211X1 |  0.119 |  11.395 |   11.456 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1620            |              | NOR2BX1  |  0.000 |  11.395 |   11.457 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1620            | B v -> Y ^   | NOR2BX1  |  0.163 |  11.559 |   11.620 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1621            |              | OAI211X1 |  0.000 |  11.559 |   11.620 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1621            | A0 ^ -> Y v  | OAI211X1 |  0.146 |  11.705 |   11.766 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1624            |              | AOI21X1  |  0.000 |  11.705 |   11.766 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1624            | A0 v -> Y ^  | AOI21X1  |  0.209 |  11.914 |   11.976 | 
     | DTMF_INST/RESULTS_CONV_INST/i_2326573         |              | AOI211X1 |  0.000 |  11.914 |   11.976 | 
     | DTMF_INST/RESULTS_CONV_INST/i_2326573         | B0 ^ -> Y v  | AOI211X1 |  0.100 |  12.014 |   12.075 | 
     | DTMF_INST/RESULTS_CONV_INST/i_425             |              | NAND4X1  |  0.000 |  12.014 |   12.075 | 
     | DTMF_INST/RESULTS_CONV_INST/i_425             | C v -> Y ^   | NAND4X1  |  0.155 |  12.169 |   12.231 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1652            |              | AOI31X1  |  0.000 |  12.169 |   12.231 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1652            | B0 ^ -> Y v  | AOI31X1  |  0.131 |  12.301 |   12.362 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC454_n_1852  |              | CLKBUFX1 |  0.001 |  12.302 |   12.363 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC454_n_1852  | A v -> Y v   | CLKBUFX1 |  0.157 |  12.459 |   12.520 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC521_n_1852  |              | BUFX2    |  0.000 |  12.459 |   12.520 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC521_n_1852  | A v -> Y v   | BUFX2    |  0.155 |  12.614 |   12.675 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1680            |              | NOR4BX1  |  0.000 |  12.614 |   12.675 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1680            | C v -> Y ^   | NOR4BX1  |  0.333 |  12.947 |   13.008 | 
     | DTMF_INST/RESULTS_CONV_INST/i_4748            |              | NAND4X1  |  0.000 |  12.947 |   13.008 | 
     | DTMF_INST/RESULTS_CONV_INST/i_4748            | C ^ -> Y v   | NAND4X1  |  0.204 |  13.151 |   13.212 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC222_n_4172  |              | BUFX2    |  0.001 |  13.151 |   13.212 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC222_n_4172  | A v -> Y v   | BUFX2    |  0.191 |  13.342 |   13.403 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC366_n_4172  |              | CLKBUFX1 |  0.000 |  13.342 |   13.404 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC366_n_4172  | A v -> Y v   | CLKBUFX1 |  0.123 |  13.465 |   13.526 | 
     | DTMF_INST/RESULTS_CONV_INST/gt_reg            |              | SEDFFXL  |  0.000 |  13.465 |   13.526 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin DTMF_INST/RESULTS_CONV_INST/low_mag_reg_0/CK 
Endpoint:   DTMF_INST/RESULTS_CONV_INST/low_mag_reg_0/D (v) checked with  
leading edge of 'vclk1'
Beginpoint: DTMF_INST/RESULTS_CONV_INST/r941_reg_0/Q    (v) triggered by 
trailing edge of 'vclk2'
Path Groups: {vclk1}
Analysis View: dtmf_view_setup
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          0.475
- Setup                         0.735
+ Phase Shift                  14.000
- Uncertainty                   0.250
= Required Time                13.491
- Arrival Time                 13.383
= Slack Time                    0.108
= Slack Time(original)          0.043
     Clock Fall Edge                 7.000
     + Clock Network Latency (Prop)  0.018
     = Beginpoint Arrival Time       7.018
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |   Cell    | Retime | Arrival | Required | 
     |                                              |              |           |  Delay |  Time   |   Time   | 
     |----------------------------------------------+--------------+-----------+--------+---------+----------| 
     | DTMF_INST/RESULTS_CONV_INST/r941_reg_0       | CKN v        |           |        |   7.018 |    7.125 | 
     | DTMF_INST/RESULTS_CONV_INST/r941_reg_0       | CKN v -> Q v | SDFFNX1   |  0.493 |   7.511 |    7.619 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC291_r941_0 |              | DLY4X1    |  0.000 |   7.511 |    7.619 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC291_r941_0 | A v -> Y v   | DLY4X1    |  1.185 |   8.696 |    8.804 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC188_r941_0 |              | DLY4X1    |  0.000 |   8.696 |    8.804 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC188_r941_0 | A v -> Y v   | DLY4X1    |  1.306 |  10.002 |   10.110 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1937           |              | AOI22X1   |  0.000 |  10.003 |   10.110 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1937           | A0 v -> Y ^  | AOI22X1   |  0.240 |  10.243 |   10.350 | 
     | DTMF_INST/RESULTS_CONV_INST/i_7302           |              | AOI21X1   |  0.000 |  10.243 |   10.350 | 
     | DTMF_INST/RESULTS_CONV_INST/i_7302           | A0 ^ -> Y v  | AOI21X1   |  0.140 |  10.383 |   10.491 | 
     | DTMF_INST/RESULTS_CONV_INST/i_7301           |              | AOI21X1   |  0.000 |  10.383 |   10.491 | 
     | DTMF_INST/RESULTS_CONV_INST/i_7301           | B0 v -> Y ^  | AOI21X1   |  0.154 |  10.538 |   10.645 | 
     | DTMF_INST/RESULTS_CONV_INST/i_9385           |              | INVX1     |  0.000 |  10.538 |   10.645 | 
     | DTMF_INST/RESULTS_CONV_INST/i_9385           | A ^ -> Y v   | INVX1     |  0.071 |  10.608 |   10.716 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC491_n_5969 |              | DLY2X1    |  0.000 |  10.608 |   10.716 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC491_n_5969 | A v -> Y v   | DLY2X1    |  0.532 |  11.140 |   11.248 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC428_n_5969 |              | DLY4X1    |  0.000 |  11.140 |   11.248 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC428_n_5969 | A v -> Y v   | DLY4X1    |  1.115 |  12.255 |   12.363 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC355_n_5969 |              | DLY4X1    |  0.000 |  12.255 |   12.363 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC355_n_5969 | A v -> Y v   | DLY4X1    |  1.128 |  13.383 |   13.491 | 
     | DTMF_INST/RESULTS_CONV_INST/low_mag_reg_0    |              | SDFFRHQX1 |  0.000 |  13.383 |   13.491 | 
     +-------------------------------------------------------------------------------------------------------+ 
INFO: Path Based Analysis (PBA) performed on total '2' paths

<CMD> report_timing -max_paths 2 -retime path_slew_propagation -derate_summary
**WARN: (TCLCMD-612):	Option '-derate_summary' requires option '-locv'. Ignoring option.
Path 1: MET Setup Check with Pin DTMF_INST/RESULTS_CONV_INST/gt_reg/CK 
Endpoint:   DTMF_INST/RESULTS_CONV_INST/gt_reg/D      (v) checked with  leading 
edge of 'vclk1'
Beginpoint: DTMF_INST/RESULTS_CONV_INST/r1633_reg_1/Q (v) triggered by trailing 
edge of 'vclk2'
Path Groups: {vclk1}
Analysis View: dtmf_view_setup
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          0.494
- Setup                         0.717
+ Phase Shift                  14.000
- Uncertainty                   0.250
= Required Time                13.526
- Arrival Time                 13.465
= Slack Time                    0.061
= Slack Time(original)         -0.034
     Clock Fall Edge                 7.000
     + Clock Network Latency (Prop)  0.032
     = Beginpoint Arrival Time       7.032
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |   Cell   | Retime | Arrival | Required | 
     |                                               |              |          |  Delay |  Time   |   Time   | 
     |-----------------------------------------------+--------------+----------+--------+---------+----------| 
     | DTMF_INST/RESULTS_CONV_INST/r1633_reg_1       | CKN v        |          |        |   7.032 |    7.093 | 
     | DTMF_INST/RESULTS_CONV_INST/r1633_reg_1       | CKN v -> Q v | SDFFNX1  |  0.488 |   7.520 |    7.581 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC298_r1633_1 |              | DLY4X1   |  0.000 |   7.520 |    7.581 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC298_r1633_1 | A v -> Y v   | DLY4X1   |  1.218 |   8.738 |    8.799 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC184_r1633_1 |              | DLY4X1   |  0.000 |   8.738 |    8.799 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC184_r1633_1 | A v -> Y v   | DLY4X1   |  1.340 |  10.078 |   10.139 | 
     | DTMF_INST/RESULTS_CONV_INST/i_702             |              | NOR2X1   |  0.001 |  10.079 |   10.140 | 
     | DTMF_INST/RESULTS_CONV_INST/i_702             | B v -> Y ^   | NOR2X1   |  0.367 |  10.446 |   10.507 | 
     | DTMF_INST/RESULTS_CONV_INST/i_754             |              | AOI21X1  |  0.000 |  10.446 |   10.507 | 
     | DTMF_INST/RESULTS_CONV_INST/i_754             | B0 ^ -> Y v  | AOI21X1  |  0.116 |  10.562 |   10.623 | 
     | DTMF_INST/RESULTS_CONV_INST/i_209010          |              | OAI21X1  |  0.000 |  10.562 |   10.623 | 
     | DTMF_INST/RESULTS_CONV_INST/i_209010          | A1 v -> Y ^  | OAI21X1  |  0.351 |  10.913 |   10.974 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1613            |              | OAI21XL  |  0.000 |  10.913 |   10.974 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1613            | A0 ^ -> Y v  | OAI21XL  |  0.166 |  11.079 |   11.141 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1614            |              | AOI21X1  |  0.000 |  11.080 |   11.141 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1614            | A0 v -> Y ^  | AOI21X1  |  0.196 |  11.276 |   11.337 | 
     | DTMF_INST/RESULTS_CONV_INST/i_776             |              | AOI211X1 |  0.000 |  11.276 |   11.337 | 
     | DTMF_INST/RESULTS_CONV_INST/i_776             | C0 ^ -> Y v  | AOI211X1 |  0.119 |  11.395 |   11.456 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1620            |              | NOR2BX1  |  0.000 |  11.395 |   11.457 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1620            | B v -> Y ^   | NOR2BX1  |  0.163 |  11.559 |   11.620 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1621            |              | OAI211X1 |  0.000 |  11.559 |   11.620 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1621            | A0 ^ -> Y v  | OAI211X1 |  0.146 |  11.705 |   11.766 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1624            |              | AOI21X1  |  0.000 |  11.705 |   11.766 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1624            | A0 v -> Y ^  | AOI21X1  |  0.209 |  11.914 |   11.976 | 
     | DTMF_INST/RESULTS_CONV_INST/i_2326573         |              | AOI211X1 |  0.000 |  11.914 |   11.976 | 
     | DTMF_INST/RESULTS_CONV_INST/i_2326573         | B0 ^ -> Y v  | AOI211X1 |  0.100 |  12.014 |   12.075 | 
     | DTMF_INST/RESULTS_CONV_INST/i_425             |              | NAND4X1  |  0.000 |  12.014 |   12.075 | 
     | DTMF_INST/RESULTS_CONV_INST/i_425             | C v -> Y ^   | NAND4X1  |  0.155 |  12.169 |   12.231 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1652            |              | AOI31X1  |  0.000 |  12.169 |   12.231 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1652            | B0 ^ -> Y v  | AOI31X1  |  0.131 |  12.301 |   12.362 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC454_n_1852  |              | CLKBUFX1 |  0.001 |  12.302 |   12.363 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC454_n_1852  | A v -> Y v   | CLKBUFX1 |  0.157 |  12.459 |   12.520 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC521_n_1852  |              | BUFX2    |  0.000 |  12.459 |   12.520 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC521_n_1852  | A v -> Y v   | BUFX2    |  0.155 |  12.614 |   12.675 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1680            |              | NOR4BX1  |  0.000 |  12.614 |   12.675 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1680            | C v -> Y ^   | NOR4BX1  |  0.333 |  12.947 |   13.008 | 
     | DTMF_INST/RESULTS_CONV_INST/i_4748            |              | NAND4X1  |  0.000 |  12.947 |   13.008 | 
     | DTMF_INST/RESULTS_CONV_INST/i_4748            | C ^ -> Y v   | NAND4X1  |  0.204 |  13.151 |   13.212 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC222_n_4172  |              | BUFX2    |  0.001 |  13.151 |   13.212 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC222_n_4172  | A v -> Y v   | BUFX2    |  0.191 |  13.342 |   13.403 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC366_n_4172  |              | CLKBUFX1 |  0.000 |  13.342 |   13.404 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC366_n_4172  | A v -> Y v   | CLKBUFX1 |  0.123 |  13.465 |   13.526 | 
     | DTMF_INST/RESULTS_CONV_INST/gt_reg            |              | SEDFFXL  |  0.000 |  13.465 |   13.526 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin DTMF_INST/RESULTS_CONV_INST/low_mag_reg_0/CK 
Endpoint:   DTMF_INST/RESULTS_CONV_INST/low_mag_reg_0/D (v) checked with  
leading edge of 'vclk1'
Beginpoint: DTMF_INST/RESULTS_CONV_INST/r941_reg_0/Q    (v) triggered by 
trailing edge of 'vclk2'
Path Groups: {vclk1}
Analysis View: dtmf_view_setup
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          0.475
- Setup                         0.735
+ Phase Shift                  14.000
- Uncertainty                   0.250
= Required Time                13.491
- Arrival Time                 13.383
= Slack Time                    0.108
= Slack Time(original)          0.043
     Clock Fall Edge                 7.000
     + Clock Network Latency (Prop)  0.018
     = Beginpoint Arrival Time       7.018
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |   Cell    | Retime | Arrival | Required | 
     |                                              |              |           |  Delay |  Time   |   Time   | 
     |----------------------------------------------+--------------+-----------+--------+---------+----------| 
     | DTMF_INST/RESULTS_CONV_INST/r941_reg_0       | CKN v        |           |        |   7.018 |    7.125 | 
     | DTMF_INST/RESULTS_CONV_INST/r941_reg_0       | CKN v -> Q v | SDFFNX1   |  0.493 |   7.511 |    7.619 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC291_r941_0 |              | DLY4X1    |  0.000 |   7.511 |    7.619 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC291_r941_0 | A v -> Y v   | DLY4X1    |  1.185 |   8.696 |    8.804 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC188_r941_0 |              | DLY4X1    |  0.000 |   8.696 |    8.804 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC188_r941_0 | A v -> Y v   | DLY4X1    |  1.306 |  10.002 |   10.110 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1937           |              | AOI22X1   |  0.000 |  10.003 |   10.110 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1937           | A0 v -> Y ^  | AOI22X1   |  0.240 |  10.243 |   10.350 | 
     | DTMF_INST/RESULTS_CONV_INST/i_7302           |              | AOI21X1   |  0.000 |  10.243 |   10.350 | 
     | DTMF_INST/RESULTS_CONV_INST/i_7302           | A0 ^ -> Y v  | AOI21X1   |  0.140 |  10.383 |   10.491 | 
     | DTMF_INST/RESULTS_CONV_INST/i_7301           |              | AOI21X1   |  0.000 |  10.383 |   10.491 | 
     | DTMF_INST/RESULTS_CONV_INST/i_7301           | B0 v -> Y ^  | AOI21X1   |  0.154 |  10.538 |   10.645 | 
     | DTMF_INST/RESULTS_CONV_INST/i_9385           |              | INVX1     |  0.000 |  10.538 |   10.645 | 
     | DTMF_INST/RESULTS_CONV_INST/i_9385           | A ^ -> Y v   | INVX1     |  0.071 |  10.608 |   10.716 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC491_n_5969 |              | DLY2X1    |  0.000 |  10.608 |   10.716 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC491_n_5969 | A v -> Y v   | DLY2X1    |  0.532 |  11.140 |   11.248 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC428_n_5969 |              | DLY4X1    |  0.000 |  11.140 |   11.248 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC428_n_5969 | A v -> Y v   | DLY4X1    |  1.115 |  12.255 |   12.363 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC355_n_5969 |              | DLY4X1    |  0.000 |  12.255 |   12.363 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC355_n_5969 | A v -> Y v   | DLY4X1    |  1.128 |  13.383 |   13.491 | 
     | DTMF_INST/RESULTS_CONV_INST/low_mag_reg_0    |              | SDFFRHQX1 |  0.000 |  13.383 |   13.491 | 
     +-------------------------------------------------------------------------------------------------------+ 
INFO: Path Based Analysis (PBA) performed on total '2' paths

<CMD> report_analysis_summary

REPORT ANALYSIS SUMMARY (View:dtmf_view_setup) (EL:Setup)
=========================================================================================================================================================================================================

GroupType:Standard
=========================================================================================================================================================================================================

         All                             IN2REG                          IN2OUT                           REG2REG                              REG2OUT
    -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------  
     WNS:TNS:#VIO                     WNS:TNS:#VIO                     WNS:TNS:#VIO                     WNS:TNS:#VIO                     WNS:TNS:#VIO                     FromClk->ToClk                   
    -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------  
    -0.034:-0.034:1                  0.000:0.000:0                    0.000:0.000:0                    -0.034:-0.034:1                  0.000:0.000:0                    *->vclk1
    -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<CMD> report_power
env CDS_WORKAREA is set to /home/shadab/shadab/FPR/work

Power Net Detected:
        Voltage	    Name
             0V	    VSS
          1.62V	    VDD
Using Power View: dtmf_view_setup.

Begin Power Analysis

             0V	    VSS
          1.62V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1805.99MB/4027.36MB/1809.00MB)

Begin Processing Timing Window Data for Power Calculation

vclk1(142.857MHz) vclk2(71.4286MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1806.66MB/4027.36MB/1809.00MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1806.73MB/4027.36MB/1809.00MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Nov-24 16:27:51 (2025-Nov-24 10:57:51 GMT)
2025-Nov-24 16:27:51 (2025-Nov-24 10:57:51 GMT): 10%
2025-Nov-24 16:27:51 (2025-Nov-24 10:57:51 GMT): 20%
2025-Nov-24 16:27:51 (2025-Nov-24 10:57:51 GMT): 30%
2025-Nov-24 16:27:51 (2025-Nov-24 10:57:51 GMT): 40%
2025-Nov-24 16:27:51 (2025-Nov-24 10:57:51 GMT): 50%
2025-Nov-24 16:27:51 (2025-Nov-24 10:57:51 GMT): 60%
2025-Nov-24 16:27:51 (2025-Nov-24 10:57:51 GMT): 70%
2025-Nov-24 16:27:51 (2025-Nov-24 10:57:51 GMT): 80%
2025-Nov-24 16:27:51 (2025-Nov-24 10:57:51 GMT): 90%

Finished Levelizing
2025-Nov-24 16:27:51 (2025-Nov-24 10:57:51 GMT)

Starting Activity Propagation
2025-Nov-24 16:27:51 (2025-Nov-24 10:57:51 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Nov-24 16:27:51 (2025-Nov-24 10:57:51 GMT): 10%
2025-Nov-24 16:27:51 (2025-Nov-24 10:57:51 GMT): 20%
2025-Nov-24 16:27:51 (2025-Nov-24 10:57:51 GMT): 30%

Finished Activity Propagation
2025-Nov-24 16:27:51 (2025-Nov-24 10:57:51 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1807.31MB/4027.36MB/1809.00MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 3
      # of cell(s) missing leakage table: 4
      ----------------------------------------------------------
CellName                                  Missing Table(s)
PDIDGZ                                    leakage power, 
PDO04CDG                                  leakage power, 
PVDD1DGZ                                  internal power, leakage power, 
PVSS1DGZ                                  internal power, leakage power, 
pllclk                                    internal power, 



Starting Calculating power
2025-Nov-24 16:27:51 (2025-Nov-24 10:57:51 GMT)
 ... Calculating switching power
  instance IOPADS_INST/Ptdigop7 is not connected to any rail
  instance IOPADS_INST/Ptdigop6 is not connected to any rail
  instance IOPADS_INST/Ptdigop5 is not connected to any rail
  instance IOPADS_INST/Ptdigop4 is not connected to any rail
  instance IOPADS_INST/Ptdigop3 is not connected to any rail
  only first five unconnected instances are listed...
2025-Nov-24 16:27:51 (2025-Nov-24 10:57:51 GMT): 10%
2025-Nov-24 16:27:51 (2025-Nov-24 10:57:51 GMT): 20%
2025-Nov-24 16:27:51 (2025-Nov-24 10:57:51 GMT): 30%
2025-Nov-24 16:27:51 (2025-Nov-24 10:57:51 GMT): 40%
2025-Nov-24 16:27:51 (2025-Nov-24 10:57:51 GMT): 50%
 ... Calculating internal and leakage power
2025-Nov-24 16:27:51 (2025-Nov-24 10:57:51 GMT): 60%
2025-Nov-24 16:27:51 (2025-Nov-24 10:57:51 GMT): 70%
2025-Nov-24 16:27:52 (2025-Nov-24 10:57:52 GMT): 80%
2025-Nov-24 16:27:52 (2025-Nov-24 10:57:52 GMT): 90%

Finished Calculating power
2025-Nov-24 16:27:52 (2025-Nov-24 10:57:52 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1807.84MB/4027.36MB/1809.00MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1807.84MB/4027.36MB/1809.00MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=1807.91MB/4027.36MB/1809.00MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1807.93MB/4027.36MB/1809.00MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Nov-24 16:27:52 (2025-Nov-24 10:57:52 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: DTMF_CHIP
*
*	Liberty Libraries used:
*	        dtmf_view_setup: /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/pllclk_slow.lib
*	        dtmf_view_setup: /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/ram_128x16A_slow_syn.lib
*	        dtmf_view_setup: /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/ram_256x16A_slow_syn.lib
*	        dtmf_view_setup: /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/rom_512x16A_slow_syn.lib
*	        dtmf_view_setup: /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/slow.lib
*	        dtmf_view_setup: /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/tpz973gwc-lite_slow.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
  16 instances have no static power
** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Ptestmdip (PDIDGZ) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Pscanenip (PDIDGZ) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Pcornerlr (PCORNERDG) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Pcornerll (PCORNERDG) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Pcornerur (PCORNERDG) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Pcornerul (PCORNERDG) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Pavss0 (PVSS1DGZ) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Pavdd0 (PVDD1DGZ) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Pvdd3 (PVDD1DGZ) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Pvdd2 (PVDD1DGZ) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Pvdd1 (PVDD1DGZ) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Pvdd0 (PVDD1DGZ) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Pvss3 (PVSS1DGZ) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Pvss2 (PVSS1DGZ) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Pvss1 (PVSS1DGZ) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Pvss0 (PVSS1DGZ) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       76.52618274 	   91.9996%
Total Switching Power:       6.65026724 	    7.9949%
Total Leakage Power:         0.00457444 	    0.0055%
Total Power:                83.18102442
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         6.424      0.4528    0.001257       6.878       8.269
Macro                              46.02      0.1206           0       46.14       55.47
IO                                 19.38     0.08053           0       19.46       23.39
Combinational                      4.351       4.932    0.003268       9.287       11.16
Clock (Combinational)             0.3576       1.064   4.933e-05       1.422       1.709
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              76.53        6.65    0.004574       83.18         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                  1.62      19.38     0.08053           0       19.46       23.39
VDD                      1.62      57.15        6.57    0.004574       63.72       76.61


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
vclk2                              0.119      0.2503   2.623e-05      0.3692      0.4439
vclk1                             0.2387      0.8137    2.31e-05       1.052       1.265
-----------------------------------------------------------------------------------------
Total                             0.3576       1.064   4.933e-05       1.422       1.709
-----------------------------------------------------------------------------------------
Clock: vclk2
Clock Period: 0.014000 usec 
Clock Toggle Rate:   142.8571 Mhz 
Clock Static Probability:  0.5000
  
Clock: vclk1
Clock Period: 0.007000 usec 
Clock Toggle Rate:   285.7143 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: DTMF_INST/ARB_INST/ROM_512x16_0_INST (rom_512x16A):            31.21
*              Highest Leakage Power: DTMF_INST/CTS_ccl_a_buf_00042 (CLKBUFX16):        5.029e-06
*                Total Cap:      1.13752e-10 F
*                Total instances in design:  6193
*                Total instances in design with no power:    16
*                Total instances in design with no activty:    16

*                Total Fillers and Decap:     4
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 4 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1809.54MB/4027.36MB/1809.77MB)

<CMD> report_analysis_coverage
     +--------------------------------------------------------------------+ 
     |                   TIMING CHECK COVERAGE SUMMARY                    | 
     |--------------------------------------------------------------------| 
     |      Check Type      | No. of |    Met     | Violated |  Untested  | 
     |                      | Checks |            |          |            | 
     |----------------------+--------+------------+----------+------------| 
     |     ClockPeriod      |   6    |  6 (100%)  |  0 (0%)  |   0 (0%)   | 
     | ExternalDelay (Late) |   25   |  9 (36%)   |  0 (0%)  |  16 (64%)  | 
     |      PulseWidth      |  1361  | 1088 (79%) |  0 (0%)  |  273 (20%) | 
     |       Recovery       |  269   |   0 (0%)   |  0 (0%)  | 269 (100%) | 
     |        Setup         |  1821  |  218 (11%) |  1 (0%)  | 1602 (87%) | 
     +--------------------------------------------------------------------+ 
<CMD> report_tracks
TRACKS Y 560 DO 2700 STEP 1120 LAYER  Metal2 Metal1 ;   
TRACKS X 660 DO 2291 STEP 1320 LAYER  Metal3 Metal2 Metal1 ;   
TRACKS Y 560 DO 2700 STEP 1120 LAYER  Metal4 Metal3 Metal2 ;   
TRACKS X 660 DO 2291 STEP 1320 LAYER  Metal5 Metal4 Metal3 ;   
TRACKS Y 1680 DO 1350 STEP 2240 LAYER  Metal6 Metal5 Metal4 ;   
TRACKS X 660 DO 1146 STEP 2640 LAYER  Metal6 Metal5 ;   
<CMD> report_socv_library

Usage: report_socv_library [-help] [-categories <string>] [-coverage_verbose] [-list_not_annotated] [ -libset <string> | { -delay_corner <string> [ -power_domain <string>] }| { -view <string> [-power_domain <string>]}] [ -libs <string> | -lib_cells <string> ] { -coverage }

**ERROR: (IMPTCM-32):	Wrong number of arguments specified for command "report_socv_library".

<CMD> report_wire_load
**WARN: (TCLCMD-616):	No wire load model has been associated with top level design . Use command 'set_wire_load_model' first.
     +---------------------------------------------------------------------+ 
     |  Design Name   | DTMF_CHIP | 
     | Wire Load Mode | top       | 
     |                |           | 
     |    Instance    |  Module   | WireLoadModel | Library | SelctionType | 
     |----------------+-----------+---------------+---------+--------------| 
<CMD> report_noise
Output report file name prefix is (null) 
**WARN: (IMPESI-2121):	SI delay analysis results are not saved for reporting.  To save and report SI delay results, use 'set_si_mode -separate_delta_delay_on_data true' and enable only delay reporting with 'set_si_mode -enable_delay_report true'.
invalid command name "set_si_mode"
<CMD> report_noise
Output report file name prefix is (null) 
**WARN: (IMPESI-2121):	SI delay analysis results are not saved for reporting.  To save and report SI delay results, use 'set_si_mode -separate_delta_delay_on_data true' and enable only delay reporting with 'set_si_mode -enable_delay_report true'.
invalid command name "set_si_mode"

Usage: set_db [-help] <start> [<chain>] <value> [-dbu] [-index <index_list>] [-quiet] [-verbose]

**ERROR: (IMPTCM-46):	Argument "<value>" is required for command "set_db", either this option is not specified or an option prior to it is not specified correctly.

<CMD> report_noise
Output report file name prefix is (null) 
**WARN: (IMPESI-2121):	SI delay analysis results are not saved for reporting.  To save and report SI delay results, use 'set_si_mode -separate_delta_delay_on_data true' and enable only delay reporting with 'set_si_mode -enable_delay_report true'.
<CMD> setSIMode -enable_glitch_report true
<CMD> report_noise
Output report file name prefix is (null) 
**ERROR: (IMPESI-2109):	Glitch results are not available for reporting. Ensure that parasitics are correctly annotated for all active RC corners, and glitch analysis has also been performed before running report_noise.
<CMD> report_aocv_derate

Usage: report_aocv_derate [-help] [-check_global_derating] [-clock] [-data] -file <string>
                          [-list_cell_not_annotated] [-mesh] [-voltage <float>] [ -design  | -cell <string> ] [ { -delay_corner <string>  [-power_domain <string>] } | -max  | -min  ] [ -early  | -late  ] [ -rise  | -fall  ]

**ERROR: (IMPTCM-32):	Wrong number of arguments specified for command "report_aocv_derate".

<CMD> report_aocv_derate -help

Usage: report_aocv_derate [-help] [-check_global_derating] [-clock] [-data] -file <string>
                          [-list_cell_not_annotated] [-mesh] [-voltage <float>] [ -design  | -cell <string> ] [ { -delay_corner <string>  [-power_domain <string>] } | -max  | -min  ] [ -early  | -late  ] [ -rise  | -fall  ]

-help                      # Prints out the command usage
-cell <string>             # Report the table for the specified [libraryname/cellname]. User can specify list
                           # of cells (string, optional)
-check_global_derating     # Report the  list of cells for which derating table or global derating table was
                           # not specified. (bool, optional)
-clock                     # Report the derate table(s) read for clock. (bool, optional)
-data                      # Report the derate table(s) read for data. (bool, optional)
-delay_corner <string>     # Report the derating table(s) from the specified delay corner.. (string, optional)
-design                    # Report the default Cell/Net derating table(s). (bool, optional)
-early                     # Report the early derating table(s). (bool, optional)
-fall                      # Report the fall transition derate table(s). (bool, optional)
-file <string>             # Name of the output file. When only this option is specified, all the derate tables
                           # will be reported. (string, required)
-late                      # Report the late derating table(s). (bool, optional)
-list_cell_not_annotated   # Report the  list of cells for which derating table was not specified.
                           # (bool, optional)
-max                       # Report the derate table(s) from min aocv libraries. (bool, optional)
-mesh                      # Report the derate table(s) read for mesh. (bool, optional)
-min                       # Report the derate table(s) from max aocv libraries. (bool, optional)
-power_domain <string>     # Derate tables from specific power domain. This option should always be specified
                           # with delay corner. (string, optional)
-rise                      # Report the rise transition derate table(s). (bool, optional)
-voltage <float>           #  All the derating tables for the specified voltage will be reported.
                           # (float, optional)


<CMD> selectWire 428.2200 1218.6200 457.5100 1277.4200 4 VSS
<CMD> saveDesign DTMF_detailrouted.inv
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=11/24 16:33:28, mem=1662.1M)
% Begin Save ccopt configuration ... (date=11/24 16:33:28, mem=1662.1M)
% End Save ccopt configuration ... (date=11/24 16:33:29, total cpu=0:00:00.1, real=0:00:01.0, peak res=1665.0M, current mem=1665.0M)
% Begin Save netlist data ... (date=11/24 16:33:29, mem=1665.0M)
Writing Binary DB to DTMF_detailrouted.inv.dat/DTMF_CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/24 16:33:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1665.2M, current mem=1665.2M)
Saving symbol-table file ...
Saving congestion map file DTMF_detailrouted.inv.dat/DTMF_CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=11/24 16:33:30, mem=1665.6M)
Saving AAE Data ...
% End Save AAE data ... (date=11/24 16:33:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1665.7M, current mem=1665.7M)
Saving preference file DTMF_detailrouted.inv.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/24 16:33:31, mem=1704.0M)
Saving floorplan file ...
Convert 0 swires and 0 svias from compressed groups
% End Save floorplan data ... (date=11/24 16:33:32, total cpu=0:00:00.1, real=0:00:01.0, peak res=1704.7M, current mem=1704.7M)
Saving PG file DTMF_detailrouted.inv.dat/DTMF_CHIP.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Mon Nov 24 16:33:32 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2379.1M) ***
Saving Drc markers ...
... 41 markers are saved ...
... 2 geometry drc markers are saved ...
... 37 antenna drc markers are saved ...
% Begin Save placement data ... (date=11/24 16:33:32, mem=1704.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/24 16:33:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1704.9M, current mem=1704.9M)
% Begin Save routing data ... (date=11/24 16:33:32, mem=1704.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2379.1M) ***
% End Save routing data ... (date=11/24 16:33:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=1705.0M, current mem=1705.0M)
Saving SCANDEF file ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 540 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
Saving property file DTMF_detailrouted.inv.dat/DTMF_CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2579.1M) ***
#Saving pin access data to file DTMF_detailrouted.inv.dat/DTMF_CHIP.apa ...
#
% Begin Save power constraints data ... (date=11/24 16:33:34, mem=1709.8M)
% End Save power constraints data ... (date=11/24 16:33:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1709.9M, current mem=1709.9M)
dtmf_rc_corner
dtmf_rc_corner
dtmf_rc_corner
Generated self-contained design DTMF_detailrouted.inv.dat
#% End save design ... (date=11/24 16:33:35, total cpu=0:00:01.5, real=0:00:07.0, peak res=1709.9M, current mem=1707.9M)
*** Message Summary: 0 warning(s), 0 error(s)


--------------------------------------------------------------------------------
Exiting Innovus on Mon Nov 24 16:33:58 2025
  Total CPU time:     0:09:54
  Total real time:    1:03:14
  Peak memory (main): 1810.41MB


*** Memory Usage v#1 (Current mem = 2437.613M, initial mem = 476.027M) ***
*** Message Summary: 56528 warning(s), 4 error(s)

--- Ending "Innovus" (totcpu=0:09:46, real=1:03:11, mem=2437.6M) ---
