logic__120: 
reg__9: 
reg__12: 
case__25: 
case__44: 
muxpart__6: 
logic__149: 
reg__19: 
counter: 
datapath: 
case__62: 
logic__133: 
reg__13: 
MUX: 
Filter: 
clk_divider: 
logic__3: 
reg__25: 
logic: 
datapath__7: 
case__56: 
case__33: 
case__39: 
case__46: 
reg__27: 
case__6: 
logic__68: 
case__19: 
reg__31: 
logic__25: 
case__28: 
reg__22: 
muxpart: 
reg__10: 
logic__21: 
case__8: 
dsp48e1: 
muxpart__9: 
logic__104: 
logic__17: 
case__32: 
ALU: 
reg__16: 
case__40: 
case__26: 
SSD: 
reg__37: 
logic__136: 
dff_resetless: 
case__20: 
logic__132: 
case__55: 
reg__20: 
case__43: 
case__51: 
reg__24: 
case__48: 
logic__13: 
case__15: 
reg__15: 
case__37: 
datapath__3: 
reg__11: 
reg__32: 
datapath__9: 
muxpart__11: 
logic__38: 
reg: 
logic__130: 
logic__80: 
muxpart__13: 
logic__98: 
case__13: 
muxpart__12: 
reg__8: 
case__45: 
logic__86: 
muxpart__2: 
cathode: 
case__53: 
case__7: 
dsp48e1__1: 
muxpart__7: 
logic__122: 
logic__121: 
case__41: 
reg__6: 
case__57: 
logic__140: 
case__16: 
reg__36: 
case__52: 
muxpart__8: 
case__34: 
case__27: 
reg__33: 
logic__2: 
muxpart__4: 
case__11: 
reg__26: 
reg__23: 
logic__6: 
case__31: 
case__50: 
reg__18: 
case__60: 
reg__17: 
case__59: 
logic__92: 
case__4: 
BCD_on: 
datapath__6: 
logic__110: 
anode_control: 
logic__116: 
case__5: 
datapath__2: 
case__64: 
logic__156: 
reg__30: 
datapath__8: 
case__36: 
case__3: 
logic__141: 
case__14: 
case__17: 
Debounce_cb: 
logic__125: 
case__10: 
register_file: 
logic__148: 
case__30: 
logic__32: 
case__63: 
case__38: 
logic__119: 
logic__128: 
reg__3: 
reg__1: 
datapath__1: 
logic__151: 
case__54: 
muxpart__3: 
case__47: 
case__21: 
reg__21: 
ISA_decode: 
reg__35: 
logic__62: 
reg__5: 
logic__44: 
case__23: 
case__2: 
logic__56: 
logic__74: 
case__42: 
case__18: 
case__24: 
case__9: 
case__29: 
datapath__4: 
muxpart__10: 
Edge_Detector: 
logic__14: 
reg__28: 
case__1: 
reg__7: 
case__61: 
case__35: 
muxpart__5: 
reg__29: 
logic__50: 
logic__153: 
reg__14: 
reg__4: 
logic__145: 
reg__2: 
case: 
datapath__5: 
reg__34: 
case__49: 
refresh_clk: 
case__22: 
case__12: 
logic__12: 
