// Seed: 3031459477
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  always @(1, id_2) begin : LABEL_0
    if (1) if (id_1) id_1 = 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_8,
      id_4
  );
  assign modCall_1.id_1 = 0;
  assign id_10 = 1;
  integer id_15;
  assign id_5 = id_7;
  wire id_16;
  assign id_13 = 1;
endmodule
