$date
	Sat Oct 22 20:53:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#383485
b111 !
1"
#383486
b111 &
b111 %
1$
#383487
0"
#383490
b10110 &
b10110 %
#383494
b1011 &
b1011 %
#383498
b100010 &
b100010 %
#383502
b10001 &
b10001 %
#383506
b110100 &
b110100 %
#383510
b11010 &
b11010 %
#383514
b1101 &
b1101 %
#383518
b101000 &
b101000 %
#383522
b10100 &
b10100 %
#383526
b1010 &
b1010 %
#383530
b101 &
b101 %
#383534
b10000 &
b10000 %
#383538
b1000 &
b1000 %
#383542
b100 &
b100 %
#383546
b10 &
b10 %
#383550
b1 &
1#
b1 %
#383554
b0 &
b0 %
0#
0$
#1376042
b100 &
b100 %
1$
b100 !
1"
#1376043
0"
#1376046
b10 &
b10 %
#1376050
b1 &
b1 %
1#
#1376054
b0 &
0#
b0 %
0$
#2329733
b110 !
1"
#2329734
b110 &
b110 %
1$
#2329735
0"
#2329738
b11 &
b11 %
#2329742
b1010 &
b1010 %
#2329746
b101 &
b101 %
#2329750
b10000 &
b10000 %
#2329754
b1000 &
b1000 %
#2329758
b100 &
b100 %
#2329762
b10 &
b10 %
#2329766
b1 &
1#
b1 %
#2329770
b0 &
b0 %
0#
0$
#4500012
