<div align="center">
  
[![Linkedin Badge](https://img.shields.io/badge/-ayeshaparveen-blue?style=flat&logo=Linkedin&logoColor=white&link=https://www.linkedin.com/in/ayesha-parveen-stack/)](https://www.linkedin.com/in/ayesha-parveen-6620411bb/)
[![Gmail Badge](https://img.shields.io/badge/-ayeshaparveen-c14438?style=flat&logo=Gmail&logoColor=white&link=mailto:aparveen111@myamu.ac.in)](mailto:aparveen826@gmail.com)

</div>

<div align="left">

# üëã Greetings, I'm Ayesha Parveen!

## About Me
I am an enthusiastic learner with a strong foundation in **microelectronics** and a passion for collaborating on innovative semiconductor technologies. With proven skills in **programming** and **problem-solving**, I have completed various projects in both **analog** and **digital system design**. Through these experiences, I have honed my abilities in circuit design, simulation, and verification, consistently striving to develop efficient and impactful solutions.

---

# Skills & Tools

**Languages**: Verilog, C/C++, 8085 Assembly, Python  
**Simulation Tools**: Cadence Virtuoso, Xilinx Vivado, LTspice, eSim, MATLAB  
**Boards**: FPGA, Arduino, STM32 Nucleo, Raspberry Pi  
**Other Skills**: Teamwork, Communication, Leadership, Problem-solving  

## üíº Internship
**IC Design Intern** | *MakerCHIPS, OSCM (Open Source Chip Movement)*<br>
Currently working on IC design flow, device modeling, and verification under Prof. Alex James, using open-source EDA tools (Magic, NgSpice, Makerchip, Xschem).

---

## üõ†Ô∏è Projects

**Low Dropout Voltage Regulator Design**  
- *Description*: Designing an LDO to ensure efficient power management, aiming for low quiescent current and dropout voltage.  
- *Tools*: Cadence Virtuoso  
- *Status*: Ongoing

**Two-Stage Operational Amplifier Design**  
- *Description*: Designed a power-efficient, two-stage operational amplifier at 180nm, ensuring DRC/LVS verification through post-layout simulations.<br>Secured 1st place in the Opamp Design Hackathon 2022 (ZHCET, AMU).
- *Tools*: LTspice, Analog Designer Toolbox (ADT), Electric VLSI  
- *Timeline*: Nov 2022 ‚Äì Jan 2023  

**8-Bit SRAM Mixed Signal Design**  
- *Description*: Designed an 8-bit 6T SRAM as part of a SoC design challenge; recognized in the very good category under top 75 among 2700+ participants by FOSSEE, VSD, and Google.<br>
- *Language*: Verilog | *Tools*: eSim, Makerchip, SKY130 PDK, NgVeri  
- *Timeline*: Sep 2022 ‚Äì Oct 2022  

**Remotely Operated Vehicle (SEA5.0)**  
- *Description*: Led electronics assembly for an ROV controlled via Raspberry Pi, with integrated sensors for maze navigation, object control, and lifting/dropping tasks. Secured AIR 3 in the Marine Technology Society underwater robotics challenge.
- *Languages*: C, Python | *Microcontroller Board*: Raspberry Pi 3B+  
- *Timeline*: Nov 2022 ‚Äì Feb 2023  

---

## üìÑ Publications
- **Autonomous Underwater Vehicles' Control System Design Implementation**<br>
  *2023 IEEE International Conference on Power, Instrumentation, Energy, and Control (PIECON)*  
  [IEEE Xplore Link](https://ieeexplore.ieee.org/document/10085754)

---

## üèÜ Education
- **Bachelor of Technology in Electronics Engineering** | *Aligarh Muslim University, India*<br>
  **GPA**: 9.39/10 | **Duration**: Dec 2021‚ÄìMay 2025  

- **Diploma in Electronics Engineering** | *Aligarh Muslim University*<br>
  **Percentage**: 84.11/100 (Departmental Rank 2) | **Duration**: Aug 2018‚ÄìJune 2021  

---
</div>
