set clock_constraint { \
    name clk \
    module div2 \
    port ap_clk \
    period 12 \
    uncertainty 1.5 \
}

set all_path {}

set false_path {}

