<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>RF/High-Speed System-in-Package Co-Design - Louis Antoine</title>
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.0.0/css/all.min.css">
    <style>
        * {
            margin: 0;
            padding: 0;
            box-sizing: border-box;
        }

        body {
            font-family: -apple-system, BlinkMacSystemFont, 'Segoe UI', Roboto, 'Helvetica Neue', Arial, sans-serif;
            background: linear-gradient(135deg, #0f0f1e 0%, #1a1a2e 100%);
            color: #e0e0e0;
            line-height: 1.6;
            min-height: 100vh;
        }

        .container {
            max-width: 1200px;
            margin: 0 auto;
            padding: 2rem;
        }

        .back-button {
            display: inline-flex;
            align-items: center;
            gap: 0.5rem;
            padding: 0.75rem 1.5rem;
            background: rgba(255, 255, 255, 0.1);
            color: #e5e7eb;
            text-decoration: none;
            border-radius: 25px;
            backdrop-filter: blur(10px);
            border: 1px solid rgba(255, 255, 255, 0.2);
            transition: all 0.3s;
            margin-bottom: 2rem;
        }

        .back-button:hover {
            background: rgba(255, 255, 255, 0.2);
            transform: translateX(-5px);
        }

        .project-header {
            text-align: center;
            padding: 3rem 0;
            border-bottom: 2px solid rgba(102, 126, 234, 0.3);
            margin-bottom: 3rem;
        }

        h1 {
            font-size: 3rem;
            background: linear-gradient(135deg, #667eea 0%, #764ba2 100%);
            -webkit-background-clip: text;
            -webkit-text-fill-color: transparent;
            margin-bottom: 1rem;
        }

        .project-meta {
            display: flex;
            justify-content: center;
            gap: 2rem;
            margin-top: 1.5rem;
            flex-wrap: wrap;
        }

        .meta-item {
            display: flex;
            align-items: center;
            gap: 0.5rem;
            color: #9ca3af;
        }

        .section {
            background: rgba(255, 255, 255, 0.05);
            border-radius: 15px;
            padding: 2rem;
            margin-bottom: 2rem;
            backdrop-filter: blur(10px);
            border: 1px solid rgba(255, 255, 255, 0.1);
        }

        h2 {
            color: #667eea;
            margin-bottom: 1.5rem;
            font-size: 1.8rem;
        }

        h3 {
            color: #9ca3af;
            margin-top: 1.5rem;
            margin-bottom: 1rem;
            font-size: 1.3rem;
        }

        .tech-stack {
            display: flex;
            flex-wrap: wrap;
            gap: 1rem;
            margin-top: 1rem;
        }

        .tech-badge {
            background: linear-gradient(135deg, rgba(102, 126, 234, 0.2) 0%, rgba(118, 75, 162, 0.2) 100%);
            border: 1px solid rgba(102, 126, 234, 0.3);
            padding: 0.5rem 1rem;
            border-radius: 20px;
            font-size: 0.9rem;
        }

        .performance-grid {
            display: grid;
            grid-template-columns: repeat(auto-fit, minmax(200px, 1fr));
            gap: 1.5rem;
            margin-top: 1.5rem;
        }

        .performance-card {
            background: rgba(102, 126, 234, 0.1);
            border: 1px solid rgba(102, 126, 234, 0.3);
            padding: 1.5rem;
            border-radius: 10px;
            text-align: center;
        }

        .performance-value {
            font-size: 2rem;
            font-weight: bold;
            color: #667eea;
            margin-bottom: 0.5rem;
        }

        .performance-label {
            color: #9ca3af;
            font-size: 0.9rem;
        }

        ul {
            list-style-position: inside;
            margin-left: 1rem;
        }

        li {
            margin-bottom: 0.5rem;
            color: #d1d5db;
        }

        .image-placeholder {
            background: linear-gradient(135deg, rgba(102, 126, 234, 0.1) 0%, rgba(118, 75, 162, 0.1) 100%);
            border: 2px dashed rgba(102, 126, 234, 0.3);
            border-radius: 10px;
            padding: 3rem;
            text-align: center;
            color: #9ca3af;
            margin: 2rem 0;
        }

        .subsystem-grid {
            display: grid;
            grid-template-columns: repeat(auto-fit, minmax(300px, 1fr));
            gap: 1.5rem;
            margin-top: 1.5rem;
        }

        .subsystem-card {
            background: rgba(102, 126, 234, 0.05);
            border: 1px solid rgba(102, 126, 234, 0.2);
            padding: 1.5rem;
            border-radius: 10px;
        }

        @media (max-width: 768px) {
            h1 {
                font-size: 2rem;
            }
            
            .container {
                padding: 1rem;
            }
        }
    </style>
</head>
<body>
    <div class="container">
        <a href="index.html" class="back-button">
            <i class="fas fa-arrow-left"></i> Back to Portfolio
        </a>

        <div class="project-header">
            <h1>RF/High-Speed System-in-Package (SiP) Co-Design</h1>
            <p style="font-size: 1.2rem; color: #9ca3af; margin-top: 1rem;">
                3D heterogeneous integration for 5G mmWave and high-speed chiplet interconnects
            </p>
            <div class="project-meta">
                <div class="meta-item">
                    <i class="fas fa-calendar"></i>
                    <span>2023-2024</span>
                </div>
                <div class="meta-item">
                    <i class="fas fa-satellite-dish"></i>
                    <span>mmWave RF Design</span>
                </div>
                <div class="meta-item">
                    <i class="fas fa-microchip"></i>
                    <span>Advanced Packaging</span>
                </div>
            </div>
        </div>

        <div class="section">
            <h2><i class="fas fa-bullseye"></i> Project Overview</h2>
            <p>
                Developed a comprehensive 3D heterogeneous integration solution for RF front-end modules targeting 5G mmWave applications 
                and high-speed chiplet interconnects. This project demonstrates advanced co-design methodologies combining electromagnetic 
                simulation, thermal analysis, and signal integrity optimization for next-generation System-in-Package (SiP) technologies.
            </p>
        </div>

        <div class="section">
            <h2><i class="fas fa-cogs"></i> Technical Implementation</h2>
            
            <h3>System Architecture</h3>
            <div class="subsystem-grid">
                <div class="subsystem-card">
                    <h4 style="color: #667eea; margin-bottom: 1rem;">RF Front-End Module</h4>
                    <ul style="margin-left: 0;">
                        <li>28 GHz phased array antenna (4x4)</li>
                        <li>GaN PA with 20 dBm output power</li>
                        <li>LNA with 2.5 dB noise figure</li>
                        <li>Integrated T/R switch and phase shifters</li>
                    </ul>
                </div>
                <div class="subsystem-card">
                    <h4 style="color: #667eea; margin-bottom: 1rem;">Packaging Technology</h4>
                    <ul style="margin-left: 0;">
                        <li>Fan-out wafer level packaging (FOWLP)</li>
                        <li>Through-silicon vias (TSV) integration</li>
                        <li>Embedded die technology</li>
                        <li>Low-loss organic substrate (Df < 0.003)</li>
                    </ul>
                </div>
            </div>

            <h3>Design Specifications</h3>
            <div class="performance-grid">
                <div class="performance-card">
                    <div class="performance-value">28 GHz</div>
                    <div class="performance-label">Operating Frequency</div>
                </div>
                <div class="performance-card">
                    <div class="performance-value">< -25 dB</div>
                    <div class="performance-label">Isolation</div>
                </div>
                <div class="performance-card">
                    <div class="performance-value">< 0.5 dB</div>
                    <div class="performance-label">Insertion Loss</div>
                </div>
                <div class="performance-card">
                    <div class="performance-value">8 Gbps</div>
                    <div class="performance-label">Digital I/O Speed</div>
                </div>
            </div>

            <h3>Simulation & Analysis Workflow</h3>
            <ul>
                <li><strong>3D EM Simulation:</strong> Full-wave analysis using Ansys HFSS for antenna and passive structures</li>
                <li><strong>Circuit Co-simulation:</strong> ADS Momentum for MMIC and package co-design</li>
                <li><strong>Thermal Analysis:</strong> Ansys Icepak for thermal management optimization</li>
                <li><strong>Signal Integrity:</strong> CST Studio Suite for high-speed digital interconnects</li>
                <li><strong>Power Integrity:</strong> Ansys SIwave for PDN analysis and optimization</li>
            </ul>
        </div>

        <div class="section">
            <h2><i class="fas fa-tools"></i> Tools & Technologies</h2>
            <div class="tech-stack">
                <div class="tech-badge">Ansys HFSS</div>
                <div class="tech-badge">CST Studio Suite</div>
                <div class="tech-badge">Keysight ADS</div>
                <div class="tech-badge">Ansys Icepak</div>
                <div class="tech-badge">Ansys SIwave</div>
                <div class="tech-badge">Cadence Allegro</div>
                <div class="tech-badge">MATLAB</div>
                <div class="tech-badge">Python</div>
            </div>
        </div>

        <div class="section">
            <h2><i class="fas fa-chart-line"></i> Key Results</h2>
            <ul>
                <li>Achieved < -10 dB return loss across 26-30 GHz band</li>
                <li>Antenna gain of 12 dBi with ±45° beam steering capability</li>
                <li>Crosstalk between RF and digital domains < -40 dB</li>
                <li>Thermal resistance of 2.5 °C/W with integrated heat spreader</li>
                <li>Successfully demonstrated 64-QAM modulation at 2 Gsps</li>
            </ul>

            <div class="image-placeholder">
                <i class="fas fa-wave-square" style="font-size: 3rem; margin-bottom: 1rem;"></i>
                <p>S-Parameters & Radiation Pattern Results</p>
            </div>
        </div>

        <div class="section">
            <h2><i class="fas fa-lightbulb"></i> Key Innovations</h2>
            <ul>
                <li><strong>Antenna-in-Package (AiP):</strong> Integrated patch antenna array directly in package substrate</li>
                <li><strong>Electromagnetic Shielding:</strong> Novel compartmental shielding reducing coupling by 20 dB</li>
                <li><strong>Thermal Management:</strong> Embedded thermal vias and copper coin technology</li>
                <li><strong>Transition Optimization:</strong> Optimized via transitions for minimal signal degradation</li>
                <li><strong>Multi-physics Co-design:</strong> Simultaneous EM-thermal-mechanical optimization</li>
            </ul>
        </div>

        <div class="section">
            <h2><i class="fas fa-rocket"></i> Advanced Features</h2>
            <div class="subsystem-grid">
                <div class="subsystem-card">
                    <h4 style="color: #667eea; margin-bottom: 1rem;">Beamforming Capabilities</h4>
                    <ul style="margin-left: 0;">
                        <li>4x4 phased array with 6-bit phase control</li>
                        <li>±45° beam steering in both planes</li>
                        <li>Sidelobe level < -13 dB</li>
                        <li>Beam switching time < 100 ns</li>
                    </ul>
                </div>
                <div class="subsystem-card">
                    <h4 style="color: #667eea; margin-bottom: 1rem;">Chiplet Integration</h4>
                    <ul style="margin-left: 0;">
                        <li>UCIe-compatible die-to-die interface</li>
                        <li>112G SerDes for chiplet communication</li>
                        <li>Advanced interposer with μbumps</li>
                        <li>Known good die (KGD) testing strategy</li>
                    </ul>
                </div>
            </div>
        </div>

        <div class="section">
            <h2><i class="fas fa-industry"></i> Applications</h2>
            <ul>
                <li>5G NR base stations and small cells</li>
                <li>mmWave automotive radar systems</li>
                <li>Satellite communication terminals</li>
                <li>High-performance computing with chiplet architecture</li>
                <li>AI accelerator packaging solutions</li>
                <li>Aerospace and defense phased array systems</li>
            </ul>
        </div>

        <div class="section">
            <h2><i class="fas fa-graduation-cap"></i> Skills Demonstrated</h2>
            <ul>
                <li>Advanced RF and microwave circuit design</li>
                <li>3D electromagnetic simulation and optimization</li>
                <li>System-in-Package (SiP) design methodology</li>
                <li>Signal and power integrity analysis</li>
                <li>Thermal management for high-power electronics</li>
                <li>Multi-physics co-simulation techniques</li>
                <li>Advanced packaging technologies (FOWLP, TSV, RDL)</li>
                <li>Design for manufacturability (DFM) and test (DFT)</li>
            </ul>
        </div>

        <div class="section">
            <h2><i class="fas fa-trophy"></i> Project Outcomes</h2>
            <ul>
                <li>Developed complete design flow for mmWave SiP integration</li>
                <li>Created reusable parametric models for package components</li>
                <li>Established design guidelines for RF-digital co-existence</li>
                <li>Achieved first-pass success in prototype validation</li>
                <li>Reduced package size by 40% compared to discrete solution</li>
            </ul>
        </div>
    </div>
</body>
</html>