# Project 5 ‚Äî Decoder 3‚Üí8 (one-hot) + Enable –Ω–∞ Basys2 (VHDL)

## –¶–µ–ª—å
–†–µ–∞–ª–∏–∑–æ–≤–∞—Ç—å **–¥–µ—à–∏—Ñ—Ä–∞—Ç–æ—Ä 3‚Üí8**: –ø–æ —Ç—Ä—ë—Ö–±–∏—Ç–Ω–æ–º—É –∫–æ–¥—É `A(2..0)` –∞–∫—Ç–∏–≤–∏—Ä–æ–≤–∞—Ç—å —Ä–æ–≤–Ω–æ –æ–¥–∏–Ω –≤—ã—Ö–æ–¥ `Y(i)=1`
(—Ñ–æ—Ä–º–∞—Ç one-hot). –î–æ–±–∞–≤–∏—Ç—å —Å–∏–≥–Ω–∞–ª —Ä–∞–∑—Ä–µ—à–µ–Ω–∏—è `EN`.

üé¨ –í–∏–¥–µ–æ (#13): https://youtu.be/2UXMAMT73CQ
---

## –¢–µ–æ—Ä–∏—è
–î–µ—à–∏—Ñ—Ä–∞—Ç–æ—Ä 3‚Üí8 –ø—Ä–µ–æ–±—Ä–∞–∑—É–µ—Ç –∫–æ–¥ `A` –≤ one-hot –≤–µ–∫—Ç–æ—Ä –¥–ª–∏–Ω–æ–π 8:

- –ø—Ä–∏ `EN=0` –≤—Å–µ –≤—ã—Ö–æ–¥—ã 0
- –ø—Ä–∏ `EN=1` –∞–∫—Ç–∏–≤–µ–Ω —Ä–æ–≤–Ω–æ –æ–¥–∏–Ω –≤—ã—Ö–æ–¥, –Ω–æ–º–µ—Ä –∫–æ—Ç–æ—Ä–æ–≥–æ —Ä–∞–≤–µ–Ω `A`

–ü—Ä–∏–º–µ—Ä:
- `A=000` ‚Üí `Y=00000001`
- `A=011` ‚Üí `Y=00001000`
- `A=111` ‚Üí `Y=10000000`

–≠—Ç–æ –±–∞–∑–æ–≤—ã–π —É–∑–µ–ª, –∫–æ—Ç–æ—Ä—ã–π –∏—Å–ø–æ–ª—å–∑—É–µ—Ç—Å—è –¥–ª—è:
- –≤—ã–±–æ—Ä–∞ –æ–¥–Ω–æ–≥–æ –∏–∑ —É—Å—Ç—Ä–æ–π—Å—Ç–≤/–∫–∞–Ω–∞–ª–æ–≤,
- –∞–¥—Ä–µ—Å–∞—Ü–∏–∏,
- –ø–æ—Å—Ç—Ä–æ–µ–Ω–∏—è —Ç–∞–±–ª–∏—Ü –∏—Å—Ç–∏–Ω–Ω–æ—Å—Ç–∏ –∏ PLA/ROM-–ª–æ–≥–∏–∫–∏.

---

## –ü–æ–¥–∫–ª—é—á–µ–Ω–∏–µ –Ω–∞ Basys2

### –í—Ö–æ–¥—ã (SW)
- `SW(2..0)` ‚Üí `A(2..0)` (–∞–¥—Ä–µ—Å 0..7)
- `SW(3)` ‚Üí `EN` (—Ä–∞–∑—Ä–µ—à–µ–Ω–∏–µ)

### –í—ã—Ö–æ–¥—ã (LED)
- `LED(7..0)` ‚Üí `Y(7..0)` (one-hot)

---

## –†–µ–∞–ª–∏–∑–∞—Ü–∏—è (VHDL)
–°–¥–µ–ª–∞–Ω–æ –ø–æ–≤–µ–¥–µ–Ω—á–µ—Å–∫–∏:
- `y <= (others => '0')` –∫–∞–∫ –∑–Ω–∞—á–µ–Ω–∏–µ –ø–æ —É–º–æ–ª—á–∞–Ω–∏—é (–≤–∞–∂–Ω–æ, —á—Ç–æ–±—ã –Ω–µ —Å–∏–Ω—Ç–µ–∑–∏—Ä–æ–≤–∞–ª–∞—Å—å –∑–∞—â—ë–ª–∫–∞),
- –ø—Ä–∏ `EN=1` –≤—ã–±–∏—Ä–∞–µ–º –æ–¥–∏–Ω –∏–∑ 8 –≤–∞—Ä–∏–∞–Ω—Ç–æ–≤ –≤ `case`.

---

## –°–∏–º—É–ª—è—Ü–∏—è (ISim)
–§–∞–π–ª `tb_P05_Decoder.vhd`:
- –∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä—É–µ—Ç `SW` –Ω—É–ª—è–º–∏ (—á—Ç–æ–±—ã –Ω–µ –±—ã–ª–æ `U/X`),
- –ø–µ—Ä–µ–±–∏—Ä–∞–µ—Ç `EN ‚àà {0,1}` –∏ `A ‚àà {0..7}`,
- —Å—Ä–∞–≤–Ω–∏–≤–∞–µ—Ç `LED` —Å —ç—Ç–∞–ª–æ–Ω–æ–º —á–µ—Ä–µ–∑ `assert`.

–û–∂–∏–¥–∞–µ–º–æ–µ —Å–æ–æ–±—â–µ–Ω–∏–µ –≤ –∫–æ–Ω—Ü–µ:
`TB PASSED: all vectors OK.`

---

## –°–±–æ—Ä–∫–∞ –≤ Xilinx ISE (–∫—Ä–∞—Ç–∫–æ)
1. –î–æ–±–∞–≤–∏—Ç—å `P05_Decoder.vhd` –≤ Implementation (Top Module).
2. –î–æ–±–∞–≤–∏—Ç—å UCF —Å –ø–∏–Ω–∞–º–∏ SW/LED (–º–æ–∂–Ω–æ –æ–±—â–∏–π —à–∞–±–ª–æ–Ω Basys2).
3. Synthesize ‚Üí Implement ‚Üí Generate Programming File.
4. –ü—Ä–æ—à–∏—Ç—å –ø–ª–∞—Ç—É —á–µ—Ä–µ–∑ Adept/JTAG.

---

## –§–∞–π–ª—ã
- `P05_Decoder.vhd` ‚Äî top (—Å–∏–Ω—Ç–µ–∑)
- `tb_P05_Decoder.vhd` ‚Äî testbench
- `.ucf` ‚Äî –æ–≥—Ä–∞–Ω–∏—á–µ–Ω–∏—è –ø–æ–¥ Basys2 (SW/LED)

[![–í–∏–¥–µ–æ #13](https://img.youtube.com/vi/2UXMAMT73CQ/maxresdefault.jpg)](https://youtu.be/2UXMAMT73CQ)
