0.7
2020.2
Nov  8 2024
22:36:57
D:/HK241/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
D:/HK241/project_1/project_1.srcs/sources_1/new/alu.v,1736156113,verilog,,D:/HK241/project_1/project_1.srcs/sources_1/new/alucontrol.v,,alu,,,,,,,,
D:/HK241/project_1/project_1.srcs/sources_1/new/alucontrol.v,1736156038,verilog,,D:/HK241/project_1/project_1.srcs/sources_1/new/control.v,,alu_control,,,,,,,,
D:/HK241/project_1/project_1.srcs/sources_1/new/control.v,1736156081,verilog,,D:/HK241/project_1/project_1.srcs/sources_1/new/dmem.v,,control_unit,,,,,,,,
D:/HK241/project_1/project_1.srcs/sources_1/new/dmem.v,1736241467,verilog,,D:/HK241/project_1/project_1.srcs/sources_1/new/imem.v,,data_memory,,,,,,,,
D:/HK241/project_1/project_1.srcs/sources_1/new/imem.v,1736239883,verilog,,D:/HK241/project_1/project_1.srcs/sources_1/new/reg.v,,instruction_memory,,,,,,,,
D:/HK241/project_1/project_1.srcs/sources_1/new/reg.v,1736155855,verilog,,D:/HK241/project_1/project_1.srcs/sources_1/new/test.v,,register_file,,,,,,,,
D:/HK241/project_1/project_1.srcs/sources_1/new/sim.v,1736156219,verilog,,,,main,,,,,,,,
D:/HK241/project_1/project_1.srcs/sources_1/new/test.v,1736162128,verilog,,D:/HK241/project_1/project_1.srcs/sources_1/new/sim.v,,mips_processor,,,,,,,,
