INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hkamath3/gt-cs3220-spr21.github.io/assignment3_files/assignment3/assignment3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hkamath3/gt-cs3220-spr21.github.io/assignment3_files/assignment3/assignment3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hkamath3/gt-cs3220-spr21.github.io/assignment3_files/assignment3/assignment3.srcs/sources_1/imports/assignment3_frame/agex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGEX_STAGE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hkamath3/gt-cs3220-spr21.github.io/assignment3_files/assignment3/assignment3.srcs/sources_1/imports/assignment3_frame/de_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DE_STAGE
INFO: [VRFC 10-311] analyzing module SXT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hkamath3/gt-cs3220-spr21.github.io/assignment3_files/assignment3/assignment3.srcs/sources_1/imports/assignment3_frame/fe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FE_STAGE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hkamath3/gt-cs3220-spr21.github.io/assignment3_files/assignment3/assignment3.srcs/sources_1/imports/assignment3_frame/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_STAGE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hkamath3/gt-cs3220-spr21.github.io/assignment3_files/assignment3/assignment3.srcs/sources_1/imports/assignment3_frame/project3_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project3_frame
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hkamath3/gt-cs3220-spr21.github.io/assignment3_files/assignment3/assignment3.srcs/sources_1/imports/assignment3_frame/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_STAGE
INFO: [VRFC 10-2458] undeclared symbol HEX2, assumed default net type wire [/home/hkamath3/gt-cs3220-spr21.github.io/assignment3_files/assignment3/assignment3.srcs/sources_1/imports/assignment3_frame/wb_stage.v:43]
INFO: [VRFC 10-2458] undeclared symbol HEX3, assumed default net type wire [/home/hkamath3/gt-cs3220-spr21.github.io/assignment3_files/assignment3/assignment3.srcs/sources_1/imports/assignment3_frame/wb_stage.v:44]
INFO: [VRFC 10-2458] undeclared symbol HEX4, assumed default net type wire [/home/hkamath3/gt-cs3220-spr21.github.io/assignment3_files/assignment3/assignment3.srcs/sources_1/imports/assignment3_frame/wb_stage.v:45]
INFO: [VRFC 10-2458] undeclared symbol HEX5, assumed default net type wire [/home/hkamath3/gt-cs3220-spr21.github.io/assignment3_files/assignment3/assignment3.srcs/sources_1/imports/assignment3_frame/wb_stage.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hkamath3/gt-cs3220-spr21.github.io/assignment3_files/assignment3/assignment3.srcs/sources_1/imports/assignment3_frame/tb_project3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_project3
