===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 36.1617 seconds

  ----User Time----  ----Wall Time----  ----Name----
   11.0135 ( 22.3%)   11.0135 ( 30.5%)  FIR Parser
   26.4365 ( 53.6%)   16.1873 ( 44.8%)  'firrtl.circuit' Pipeline
    0.8677 (  1.8%)    0.8677 (  2.4%)    CreateSiFiveMetadata
    3.1305 (  6.3%)    1.7345 (  4.8%)    'firrtl.module' Pipeline
    2.8308 (  5.7%)    1.5740 (  4.4%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.2996 (  0.6%)    0.1605 (  0.4%)      LowerCHIRRTL
    0.3295 (  0.7%)    0.3295 (  0.9%)    InferWidths
    1.4097 (  2.9%)    1.4097 (  3.9%)    InferResets
    0.0945 (  0.2%)    0.0945 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.1044 (  0.2%)    0.1044 (  0.3%)    PrefixModules
    1.6481 (  3.3%)    1.6481 (  4.6%)    LowerFIRRTLTypes
   11.3416 ( 23.0%)    6.2225 ( 17.2%)    'firrtl.module' Pipeline
    3.6049 (  7.3%)    1.9389 (  5.4%)      ExpandWhens
    7.7366 ( 15.7%)    4.2836 ( 11.8%)      Canonicalizer
    0.3643 (  0.7%)    0.3643 (  1.0%)    Inliner
    1.2066 (  2.4%)    1.2066 (  3.3%)    IMConstProp
    0.0473 (  0.1%)    0.0473 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    4.1143 (  8.3%)    2.2921 (  6.3%)    'firrtl.module' Pipeline
    4.1143 (  8.3%)    2.2921 (  6.3%)      Canonicalizer
    1.8547 (  3.8%)    1.8547 (  5.1%)  LowerFIRRTLToHW
    1.0754 (  2.2%)    1.0754 (  3.0%)  HWMemSimImpl
    5.5279 ( 11.2%)    2.9193 (  8.1%)  'hw.module' Pipeline
    0.1700 (  0.3%)    0.0892 (  0.2%)    HWCleanup
    1.7046 (  3.5%)    0.9487 (  2.6%)    CSE
    0.0071 (  0.0%)    0.0039 (  0.0%)      (A) DominanceInfo
    2.3280 (  4.7%)    1.1724 (  3.2%)    Canonicalizer
    1.2410 (  2.5%)    0.6835 (  1.9%)    PrettifyVerilog
    0.0189 (  0.0%)    0.0098 (  0.0%)    HWLegalizeModules
    0.3585 (  0.7%)    0.3585 (  1.0%)  HWLegalizeNames
    2.7345 (  5.5%)    2.7345 (  7.6%)  ExportVerilog
    0.0044 (  0.0%)    0.0044 (  0.0%)  Rest
   49.3303 (100.0%)   36.1617 (100.0%)  Total

{
  totalTime: 36.204,
  maxMemory: 1044365312
}
