<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>MPAMHCR_EL2</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">MPAMHCR_EL2, MPAM Hypervisor Control Register (EL2)</h1><p>The MPAMHCR_EL2 characteristics are:</p><h2>Purpose</h2>
        <p>Controls the PARTID virtualization features of MPAM. It controls the mapping of virtual PARTIDs into physical PARTIDs in <a href="AArch64-mpam0_el1.html">MPAM0_EL1</a> when EL0_VPMEN == 1 and in <a href="AArch64-mpam1_el1.html">MPAM1_EL1</a> when EL1_VPMEN == 1.</p>
      <h2>Configuration</h2><p>This register is present only when FEAT_MPAM is implemented and MPAMIDR_EL1.HAS_HCR == 1. Otherwise, direct accesses to MPAMHCR_EL2 are <span class="arm-defined-word">UNDEFINED</span>.</p>
        <p>This register has no effect if EL2 is not enabled in the current Security state.</p>
      <h2>Attributes</h2>
        <p>MPAMHCR_EL2 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_32">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-31_31">TRAP_MPAMIDR_EL1</a></td><td class="lr" colspan="22"><a href="#fieldset_0-30_9">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-8_8">GSTAPP_PLK</a></td><td class="lr" colspan="6"><a href="#fieldset_0-7_2">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-1_1">EL1_VPMEN</a></td><td class="lr" colspan="1"><a href="#fieldset_0-0_0">EL0_VPMEN</a></td></tr></tbody></table><h4 id="fieldset_0-63_32">Bits [63:32]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-31_31">TRAP_MPAMIDR_EL1, bit [31]</h4><div class="field">
      <p>Trap accesses from EL1 to <a href="AArch64-mpamidr_el1.html">MPAMIDR_EL1</a> to EL2.</p>
    <table class="valuetable"><tr><th>TRAP_MPAMIDR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This control does not cause any instructions to be trapped.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Direct accesses to <a href="AArch64-mpamidr_el1.html">MPAMIDR_EL1</a> from EL1 are trapped to EL2.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset:<ul>
            <li>When EL3 is not implemented,
            this field resets to
            <span class="binarynumber">1</span>.
</li>
          
            <li>When EL3 is implemented,
            this field resets to
            an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li>
          </ul></li></ul></div><h4 id="fieldset_0-30_9">Bits [30:9]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-8_8">GSTAPP_PLK, bit [8]</h4><div class="field">
      <p>Make the PARTIDs at EL0 the same as the PARTIDs at EL1. When executing at EL0, EL2 is enabled, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE == 0 and GSTAPP_PLK = 1, <a href="AArch64-mpam1_el1.html">MPAM1_EL1</a> is used instead of <a href="AArch64-mpam0_el1.html">MPAM0_EL1</a> to generate MPAM labels for memory requests.</p>
    <table class="valuetable"><tr><th>GSTAPP_PLK</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-mpam0_el1.html">MPAM0_EL1</a> is used to generate MPAM labels when executing at EL0.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-mpam1_el1.html">MPAM1_EL1</a> is used to generate MPAM labels when executing at EL0 with EL2 enabled and <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE == 0. Otherwise <a href="AArch64-mpam0_el1.html">MPAM0_EL1</a> is used.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-7_2">Bits [7:2]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-1_1">EL1_VPMEN, bit [1]</h4><div class="field">
      <p>Enable the virtual PARTID mapping of the PARTID fields in MPAM1_EL1 when executing at EL1. This bit also enables virtual PARTID mapping when <a href="AArch64-mpam1_el1.html">MPAM1_EL1</a> is used to generate MPAM labels for memory requests at EL0 due to GSTAPP_PLK == 1.</p>
    <table class="valuetable"><tr><th>EL1_VPMEN</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-mpam1_el1.html">MPAM1_EL1</a>.PARTID_I and <a href="AArch64-mpam1_el1.html">MPAM1_EL1</a>.PARTID_D are physical PARTIDs that are used to label memory system requests.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-mpam1_el1.html">MPAM1_EL1</a>.PARTID_I and <a href="AArch64-mpam1_el1.html">MPAM1_EL1</a>.PARTID_D are virtual PARTIDs that are used to index the PhyPARTID fields of <a href="AArch64-mpamvpm0_el2.html">MPAMVPM0_EL2</a> to <a href="AArch64-mpamvpm7_el2.html">MPAMVPM7_EL2</a> registers to map the virtual PARTID into a physical PARTID to label memory system requests.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-0_0">EL0_VPMEN, bit [0]</h4><div class="field"><p>Enable the virtual PARTID mapping of the PARTID fields of <a href="AArch64-mpam0_el1.html">MPAM0_EL1</a> unless <a href="AArch64-hcr_el2.html">HCR_EL2</a>.E2H == 1 and <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE == 1.</p>
<p>When <a href="AArch64-hcr_el2.html">HCR_EL2</a>.E2H == 1 and <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE == 1, EL0_VPMEN is ignored and MPAM0_EL1 PARTID fields are not mapped.</p>
<p>When <a href="AArch64-mpamhcr_el2.html">MPAMHCR_EL2</a>.GSTAPP_PLK == 1 and <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE == 0, <a href="AArch64-mpam1_el1.html">MPAM1_EL1</a> is used as the source of PARTIDs and the virtual PARTID mapping of <a href="AArch64-mpam1_el1.html">MPAM1_EL1</a> PARTIDs is controlled by <a href="AArch64-mpamhcr_el2.html">MPAMHCR_EL2</a>.EL1_VPMEN.</p><table class="valuetable"><tr><th>EL0_VPMEN</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-mpam0_el1.html">MPAM0_EL1</a>.PARTID_I and <a href="AArch64-mpam0_el1.html">MPAM0_EL1</a>.PARTID_D are physical PARTIDs that are used to label memory system requests.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-mpam0_el1.html">MPAM0_EL1</a>.PARTID_I and <a href="AArch64-mpam0_el1.html">MPAM0_EL1</a>.PARTID_D are virtual PARTIDs that are used to index the PhyPARTID fields of <a href="AArch64-mpamvpm0_el2.html">MPAMVPM0_EL2</a> to <a href="AArch64-mpamvpm7_el2.html">MPAMVPM7_EL2</a> registers to map the virtual PARTID into a physical PARTID to label memory system requests.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><div class="access_mechanisms"><h2>Accessing MPAMHCR_EL2</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><h4 class="assembler">MRS &lt;Xt&gt;, MPAMHCR_EL2</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b1010</td><td>0b0100</td><td>0b000</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.&lt;NV2,NV&gt; == '11' then
        X[t, 64] = NVMem[0x930];
    elsif EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        if HaveEL(EL3) &amp;&amp; MPAM3_EL3.TRAPLOWER == '1' then
            if Halted() &amp;&amp; EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; MPAM3_EL3.TRAPLOWER == '1' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = MPAMHCR_EL2;
elsif PSTATE.EL == EL3 then
    X[t, 64] = MPAMHCR_EL2;
                </p><h4 class="assembler">MSR MPAMHCR_EL2, &lt;Xt&gt;</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b1010</td><td>0b0100</td><td>0b000</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.&lt;NV2,NV&gt; == '11' then
        NVMem[0x930] = X[t, 64];
    elsif EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        if HaveEL(EL3) &amp;&amp; MPAM3_EL3.TRAPLOWER == '1' then
            if Halted() &amp;&amp; EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; MPAM3_EL3.TRAPLOWER == '1' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        MPAMHCR_EL2 = X[t, 64];
elsif PSTATE.EL == EL3 then
    MPAMHCR_EL2 = X[t, 64];
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:07; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
