{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1546431967731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546431967731 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 02 20:26:07 2019 " "Processing started: Wed Jan 02 20:26:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546431967731 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1546431967731 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGAagain -c VGAagain " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGAagain -c VGAagain" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1546431967731 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1546431969287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaagain.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaagain.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAagain " "Found entity 1: VGAagain" {  } { { "VGAagain.v" "" { Text "C:/Learning/DigitalDesign/VGAagain/VGAagain.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546431969423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546431969423 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Vga.v(58) " "Verilog HDL information at Vga.v(58): always construct contains both blocking and non-blocking assignments" {  } { { "Vga.v" "" { Text "C:/Learning/DigitalDesign/VGAagain/Vga.v" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1546431969427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga640x480 " "Found entity 1: vga640x480" {  } { { "Vga.v" "" { Text "C:/Learning/DigitalDesign/VGAagain/Vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546431969427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546431969427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgagame.v 1 1 " "Found 1 design units, including 1 entities, in source file vgagame.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaGame_main " "Found entity 1: VgaGame_main" {  } { { "VGAgame.v" "" { Text "C:/Learning/DigitalDesign/VGAagain/VGAgame.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546431969435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546431969435 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGAagain " "Elaborating entity \"VGAagain\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1546431969504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VgaGame_main VgaGame_main:b2v_inst " "Elaborating entity \"VgaGame_main\" for hierarchy \"VgaGame_main:b2v_inst\"" {  } { { "VGAagain.v" "b2v_inst" { Text "C:/Learning/DigitalDesign/VGAagain/VGAagain.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546431969504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga640x480 VgaGame_main:b2v_inst\|vga640x480:vag_show " "Elaborating entity \"vga640x480\" for hierarchy \"VgaGame_main:b2v_inst\|vga640x480:vag_show\"" {  } { { "VGAgame.v" "vag_show" { Text "C:/Learning/DigitalDesign/VGAagain/VGAgame.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546431969512 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inDisplayArea Vga.v(59) " "Verilog HDL Always Construct warning at Vga.v(59): variable \"inDisplayArea\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Vga.v" "" { Text "C:/Learning/DigitalDesign/VGAagain/Vga.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1546431969512 "|VGAagain|VgaGame_main:b2v_inst|vga640x480:vag_show"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CounterX Vga.v(60) " "Verilog HDL Always Construct warning at Vga.v(60): variable \"CounterX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Vga.v" "" { Text "C:/Learning/DigitalDesign/VGAagain/Vga.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1546431969512 "|VGAagain|VgaGame_main:b2v_inst|vga640x480:vag_show"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CounterY Vga.v(61) " "Verilog HDL Always Construct warning at Vga.v(61): variable \"CounterY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Vga.v" "" { Text "C:/Learning/DigitalDesign/VGAagain/Vga.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1546431969512 "|VGAagain|VgaGame_main:b2v_inst|vga640x480:vag_show"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "b\[0\] VCC " "Pin \"b\[0\]\" is stuck at VCC" {  } { { "VGAagain.v" "" { Text "C:/Learning/DigitalDesign/VGAagain/VGAagain.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546431970613 "|VGAagain|b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[1\] VCC " "Pin \"b\[1\]\" is stuck at VCC" {  } { { "VGAagain.v" "" { Text "C:/Learning/DigitalDesign/VGAagain/VGAagain.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546431970613 "|VGAagain|b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[2\] VCC " "Pin \"b\[2\]\" is stuck at VCC" {  } { { "VGAagain.v" "" { Text "C:/Learning/DigitalDesign/VGAagain/VGAagain.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546431970613 "|VGAagain|b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[3\] VCC " "Pin \"b\[3\]\" is stuck at VCC" {  } { { "VGAagain.v" "" { Text "C:/Learning/DigitalDesign/VGAagain/VGAagain.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546431970613 "|VGAagain|b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[4\] VCC " "Pin \"b\[4\]\" is stuck at VCC" {  } { { "VGAagain.v" "" { Text "C:/Learning/DigitalDesign/VGAagain/VGAagain.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546431970613 "|VGAagain|b[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[5\] VCC " "Pin \"b\[5\]\" is stuck at VCC" {  } { { "VGAagain.v" "" { Text "C:/Learning/DigitalDesign/VGAagain/VGAagain.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546431970613 "|VGAagain|b[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[6\] VCC " "Pin \"b\[6\]\" is stuck at VCC" {  } { { "VGAagain.v" "" { Text "C:/Learning/DigitalDesign/VGAagain/VGAagain.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546431970613 "|VGAagain|b[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[7\] VCC " "Pin \"b\[7\]\" is stuck at VCC" {  } { { "VGAagain.v" "" { Text "C:/Learning/DigitalDesign/VGAagain/VGAagain.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546431970613 "|VGAagain|b[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[0\] GND " "Pin \"g\[0\]\" is stuck at GND" {  } { { "VGAagain.v" "" { Text "C:/Learning/DigitalDesign/VGAagain/VGAagain.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546431970613 "|VGAagain|g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[1\] GND " "Pin \"g\[1\]\" is stuck at GND" {  } { { "VGAagain.v" "" { Text "C:/Learning/DigitalDesign/VGAagain/VGAagain.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546431970613 "|VGAagain|g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[2\] GND " "Pin \"g\[2\]\" is stuck at GND" {  } { { "VGAagain.v" "" { Text "C:/Learning/DigitalDesign/VGAagain/VGAagain.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546431970613 "|VGAagain|g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[3\] GND " "Pin \"g\[3\]\" is stuck at GND" {  } { { "VGAagain.v" "" { Text "C:/Learning/DigitalDesign/VGAagain/VGAagain.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546431970613 "|VGAagain|g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[4\] GND " "Pin \"g\[4\]\" is stuck at GND" {  } { { "VGAagain.v" "" { Text "C:/Learning/DigitalDesign/VGAagain/VGAagain.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546431970613 "|VGAagain|g[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[5\] GND " "Pin \"g\[5\]\" is stuck at GND" {  } { { "VGAagain.v" "" { Text "C:/Learning/DigitalDesign/VGAagain/VGAagain.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546431970613 "|VGAagain|g[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[6\] GND " "Pin \"g\[6\]\" is stuck at GND" {  } { { "VGAagain.v" "" { Text "C:/Learning/DigitalDesign/VGAagain/VGAagain.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546431970613 "|VGAagain|g[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[7\] GND " "Pin \"g\[7\]\" is stuck at GND" {  } { { "VGAagain.v" "" { Text "C:/Learning/DigitalDesign/VGAagain/VGAagain.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546431970613 "|VGAagain|g[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[0\] GND " "Pin \"r\[0\]\" is stuck at GND" {  } { { "VGAagain.v" "" { Text "C:/Learning/DigitalDesign/VGAagain/VGAagain.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546431970613 "|VGAagain|r[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[1\] GND " "Pin \"r\[1\]\" is stuck at GND" {  } { { "VGAagain.v" "" { Text "C:/Learning/DigitalDesign/VGAagain/VGAagain.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546431970613 "|VGAagain|r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[2\] GND " "Pin \"r\[2\]\" is stuck at GND" {  } { { "VGAagain.v" "" { Text "C:/Learning/DigitalDesign/VGAagain/VGAagain.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546431970613 "|VGAagain|r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[3\] GND " "Pin \"r\[3\]\" is stuck at GND" {  } { { "VGAagain.v" "" { Text "C:/Learning/DigitalDesign/VGAagain/VGAagain.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546431970613 "|VGAagain|r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[4\] GND " "Pin \"r\[4\]\" is stuck at GND" {  } { { "VGAagain.v" "" { Text "C:/Learning/DigitalDesign/VGAagain/VGAagain.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546431970613 "|VGAagain|r[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[5\] GND " "Pin \"r\[5\]\" is stuck at GND" {  } { { "VGAagain.v" "" { Text "C:/Learning/DigitalDesign/VGAagain/VGAagain.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546431970613 "|VGAagain|r[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[6\] GND " "Pin \"r\[6\]\" is stuck at GND" {  } { { "VGAagain.v" "" { Text "C:/Learning/DigitalDesign/VGAagain/VGAagain.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546431970613 "|VGAagain|r[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[7\] GND " "Pin \"r\[7\]\" is stuck at GND" {  } { { "VGAagain.v" "" { Text "C:/Learning/DigitalDesign/VGAagain/VGAagain.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546431970613 "|VGAagain|r[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1546431970613 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1546431970746 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Learning/DigitalDesign/VGAagain/output_files/VGAagain.map.smsg " "Generated suppressed messages file C:/Learning/DigitalDesign/VGAagain/output_files/VGAagain.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1546431971022 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1546431971246 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546431971246 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1546431971329 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1546431971329 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1546431971329 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1546431971329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546431971377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 02 20:26:11 2019 " "Processing ended: Wed Jan 02 20:26:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546431971377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546431971377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546431971377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1546431971377 ""}
