<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar 24 15:42:13 2017


Command Line:  synthesis -f Interface_BH1750_impl_Interface_BH1750_lattice.synproj -gui 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/FPGA/General_Interface/Interface_BH1750 (searchpath added)
-p D:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data (searchpath added)
-p D:/FPGA/General_Interface/Interface_BH1750/impl_Interface_BH1750 (searchpath added)
-p D:/FPGA/General_Interface/Interface_BH1750 (searchpath added)
Verilog design file = D:/FPGA/General_Interface/Interface_BH1750/Interface_BH1750.v
Verilog design file = D:/FPGA/General_Interface/Interface_BH1750/BH1750.v
Verilog design file = D:/FPGA/General_Interface/Interface_BH1750/Data_Process.v
Verilog design file = D:/FPGA/General_Interface/Interface_BH1750/BIN_To_BCD.v
Verilog design file = D:/FPGA/General_Interface/Interface_BH1750/seg_led.v
Verilog design file = D:/FPGA/General_Interface/Interface_BH1750/led_scan.v
Verilog design file = D:/FPGA/General_Interface/Interface_BH1750/rgb_led.v
Verilog design file = D:/FPGA/General_Interface/Interface_BH1750/clk_div.v
NGD file = Interface_BH1750_impl_Interface_BH1750.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
WARNING - synthesis: Setting Interface_BH1750 as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file D:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file d:/fpga/general_interface/interface_bh1750/interface_bh1750.v. VERI-1482
Analyzing Verilog file d:/fpga/general_interface/interface_bh1750/bh1750.v. VERI-1482
Analyzing Verilog file d:/fpga/general_interface/interface_bh1750/data_process.v. VERI-1482
Analyzing Verilog file d:/fpga/general_interface/interface_bh1750/bin_to_bcd.v. VERI-1482
Analyzing Verilog file d:/fpga/general_interface/interface_bh1750/seg_led.v. VERI-1482
Analyzing Verilog file d:/fpga/general_interface/interface_bh1750/led_scan.v. VERI-1482
Analyzing Verilog file d:/fpga/general_interface/interface_bh1750/rgb_led.v. VERI-1482
Analyzing Verilog file d:/fpga/general_interface/interface_bh1750/clk_div.v. VERI-1482
Analyzing Verilog file D:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): Interface_BH1750
INFO - synthesis: d:/fpga/general_interface/interface_bh1750/interface_bh1750.v(1): compiling module Interface_BH1750. VERI-1018
INFO - synthesis: d:/fpga/general_interface/interface_bh1750/bh1750.v(1): compiling module BH1750. VERI-1018
INFO - synthesis: d:/fpga/general_interface/interface_bh1750/data_process.v(1): compiling module Data_Process. VERI-1018
INFO - synthesis: d:/fpga/general_interface/interface_bh1750/bin_to_bcd.v(1): compiling module BIN_To_BCD. VERI-1018
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/bin_to_bcd.v(19): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/bin_to_bcd.v(22): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: d:/fpga/general_interface/interface_bh1750/seg_led.v(1): compiling module seg_led. VERI-1018
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/seg_led.v(8): net seg does not have a driver. VDB-1002
INFO - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(1): compiling module led_scan. VERI-1018
INFO - synthesis: d:/fpga/general_interface/interface_bh1750/clk_div.v(1): compiling module clk_div(COUNTER_NUM=100000). VERI-1018
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(37): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(40): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: d:/fpga/general_interface/interface_bh1750/clk_div.v(1): compiling module clk_div(COUNTER_NUM=1200). VERI-1018
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(107): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(107): temp_cnt should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(108): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(108): temp_cnt should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(109): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(109): temp_cnt should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(110): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(110): temp_cnt should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(111): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(111): temp_cnt should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(112): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(112): temp_cnt should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(113): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(113): temp_cnt should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(114): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(114): temp_cnt should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(115): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(115): temp_cnt should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(116): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(116): temp_cnt should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(117): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(117): temp_cnt should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(118): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(118): temp_cnt should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(119): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(119): temp_cnt should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(120): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(120): temp_cnt should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(121): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(121): temp_cnt should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(122): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(122): temp_cnt should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(65): net cache does not have a driver. VDB-1002
INFO - synthesis: d:/fpga/general_interface/interface_bh1750/rgb_led.v(1): compiling module rgb_led. VERI-1018
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/rgb_led.v(17): expression size 32 truncated to fit in target size 6. VERI-1209
Loading NGL library 'D:/lscc/diamond/3.9_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = Interface_BH1750.
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/seg_led.v(8): ram seg_original_ramnet has no write-port on it. VDB-1038
WARNING - synthesis: d:/fpga/general_interface/interface_bh1750/led_scan.v(65): ram cache_original_ramnet has no write-port on it. VDB-1038



GSR instance connected to net rst_c.
Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in Interface_BH1750_drc.log.
Loading NGL library 'D:/lscc/diamond/3.9_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file Interface_BH1750_impl_Interface_BH1750.ngd.

################### Begin Area Report (Interface_BH1750)######################
Number of register bits => 128 of 4635 (2 % )
BB => 1
CCU2D => 81
FD1P3AX => 22
FD1P3AY => 3
FD1P3IX => 19
FD1P3JX => 1
FD1S1A => 4
FD1S3AX => 3
FD1S3IX => 76
GSR => 1
IB => 2
LUT4 => 548
OB => 50
PFUMX => 34
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : clk_c, loads : 120
  Net : u1/clk_100khz, loads : 6
  Net : u5/line_7__N_474, loads : 4
  Net : u5/clk16Hz_uut/clk16Hz, loads : 4
Clock Enable Nets
Number of Clock Enables: 10
Top 10 highest fanout Clock Enables:
  Net : u1/clk_c_enable_17, loads : 6
  Net : u1/clk_100khz_enable_2, loads : 1
  Net : u1/clk_100khz_enable_3, loads : 1
  Net : u5/get_num_flag_N_642, loads : 1
  Net : u1/clk_100khz_enable_1, loads : 1
  Net : clk_c_enable_22, loads : 1
  Net : u1/clk_c_enable_13, loads : 1
  Net : clk_c_enable_20, loads : 1
  Net : clk_c_enable_28, loads : 1
  Net : clk_c_enable_41, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : u1/cnt_1, loads : 103
  Net : u1/cnt_0, loads : 77
  Net : u1/cnt_3, loads : 70
  Net : u1/cnt_2, loads : 68
  Net : u1/cnt_4, loads : 60
  Net : u1/cnt_5, loads : 51
  Net : u5/temp_cnt_1, loads : 38
  Net : u1/cnt_6, loads : 37
  Net : u5/temp_cnt_2, loads : 37
  Net : u1/cnt_11, loads : 36
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk3 [get_nets \u5/line_7__N_474]       |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets clk16Hz]                 |    1.000 MHz|  471.921 MHz|     1  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk_100khz]              |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_c]                   |    1.000 MHz|   67.797 MHz|     8  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 108.176  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 6.334  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
