Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jan 11 23:06:36 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/dpram_small/post_route_timing.rpt
| Design       : dpram_small
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
address_a[6]                   ram_reg/ADDRARDADDR[10]        inf           
address_a[7]                   ram_reg/ADDRARDADDR[11]        inf           
address_a[8]                   ram_reg/ADDRARDADDR[12]        inf           
address_a[0]                   ram_reg/ADDRARDADDR[4]         inf           
address_a[1]                   ram_reg/ADDRARDADDR[5]         inf           
address_a[2]                   ram_reg/ADDRARDADDR[6]         inf           
address_a[3]                   ram_reg/ADDRARDADDR[7]         inf           
address_a[4]                   ram_reg/ADDRARDADDR[8]         inf           
address_a[5]                   ram_reg/ADDRARDADDR[9]         inf           
address_b[6]                   ram_reg/ADDRBWRADDR[10]        inf           
address_b[7]                   ram_reg/ADDRBWRADDR[11]        inf           
address_b[8]                   ram_reg/ADDRBWRADDR[12]        inf           
address_b[0]                   ram_reg/ADDRBWRADDR[4]         inf           
address_b[1]                   ram_reg/ADDRBWRADDR[5]         inf           
address_b[2]                   ram_reg/ADDRBWRADDR[6]         inf           
address_b[3]                   ram_reg/ADDRBWRADDR[7]         inf           
address_b[4]                   ram_reg/ADDRBWRADDR[8]         inf           
address_b[5]                   ram_reg/ADDRBWRADDR[9]         inf           
data_a[0]                      ram_reg/DIADI[0]               inf           
data_a[10]                     ram_reg/DIADI[10]              inf           
data_a[11]                     ram_reg/DIADI[11]              inf           
data_a[12]                     ram_reg/DIADI[12]              inf           
data_a[13]                     ram_reg/DIADI[13]              inf           
data_a[14]                     ram_reg/DIADI[14]              inf           
data_a[15]                     ram_reg/DIADI[15]              inf           
data_a[1]                      ram_reg/DIADI[1]               inf           
data_a[2]                      ram_reg/DIADI[2]               inf           
data_a[3]                      ram_reg/DIADI[3]               inf           
data_a[4]                      ram_reg/DIADI[4]               inf           
data_a[5]                      ram_reg/DIADI[5]               inf           
data_a[6]                      ram_reg/DIADI[6]               inf           
data_a[7]                      ram_reg/DIADI[7]               inf           
data_a[8]                      ram_reg/DIADI[8]               inf           
data_a[9]                      ram_reg/DIADI[9]               inf           
data_b[0]                      ram_reg/DIBDI[0]               inf           
data_b[10]                     ram_reg/DIBDI[10]              inf           
data_b[11]                     ram_reg/DIBDI[11]              inf           
data_b[12]                     ram_reg/DIBDI[12]              inf           
data_b[13]                     ram_reg/DIBDI[13]              inf           
data_b[14]                     ram_reg/DIBDI[14]              inf           
data_b[15]                     ram_reg/DIBDI[15]              inf           
data_b[1]                      ram_reg/DIBDI[1]               inf           
data_b[2]                      ram_reg/DIBDI[2]               inf           
data_b[3]                      ram_reg/DIBDI[3]               inf           
data_b[4]                      ram_reg/DIBDI[4]               inf           
data_b[5]                      ram_reg/DIBDI[5]               inf           
data_b[6]                      ram_reg/DIBDI[6]               inf           
data_b[7]                      ram_reg/DIBDI[7]               inf           
data_b[8]                      ram_reg/DIBDI[8]               inf           
data_b[9]                      ram_reg/DIBDI[9]               inf           
wren_a                         ram_reg/WEA[0]                 inf           
wren_a                         ram_reg/WEA[1]                 inf           
wren_b                         ram_reg/WEBWE[0]               inf           
wren_b                         ram_reg/WEBWE[1]               inf           
ram_reg/CLKARDCLK              out_a[0]                       inf           
ram_reg/CLKARDCLK              out_a[10]                      inf           
ram_reg/CLKARDCLK              out_a[11]                      inf           
ram_reg/CLKARDCLK              out_a[12]                      inf           
ram_reg/CLKARDCLK              out_a[13]                      inf           
ram_reg/CLKARDCLK              out_a[14]                      inf           
ram_reg/CLKARDCLK              out_a[15]                      inf           
ram_reg/CLKARDCLK              out_a[1]                       inf           
ram_reg/CLKARDCLK              out_a[2]                       inf           
ram_reg/CLKARDCLK              out_a[3]                       inf           
ram_reg/CLKARDCLK              out_a[4]                       inf           
ram_reg/CLKARDCLK              out_a[5]                       inf           
ram_reg/CLKARDCLK              out_a[6]                       inf           
ram_reg/CLKARDCLK              out_a[7]                       inf           
ram_reg/CLKARDCLK              out_a[8]                       inf           
ram_reg/CLKARDCLK              out_a[9]                       inf           
ram_reg/CLKBWRCLK              out_b[0]                       inf           
ram_reg/CLKBWRCLK              out_b[10]                      inf           
ram_reg/CLKBWRCLK              out_b[11]                      inf           
ram_reg/CLKBWRCLK              out_b[12]                      inf           
ram_reg/CLKBWRCLK              out_b[13]                      inf           
ram_reg/CLKBWRCLK              out_b[14]                      inf           
ram_reg/CLKBWRCLK              out_b[15]                      inf           
ram_reg/CLKBWRCLK              out_b[1]                       inf           
ram_reg/CLKBWRCLK              out_b[2]                       inf           
ram_reg/CLKBWRCLK              out_b[3]                       inf           
ram_reg/CLKBWRCLK              out_b[4]                       inf           
ram_reg/CLKBWRCLK              out_b[5]                       inf           
ram_reg/CLKBWRCLK              out_b[6]                       inf           
ram_reg/CLKBWRCLK              out_b[7]                       inf           
ram_reg/CLKBWRCLK              out_b[8]                       inf           
ram_reg/CLKBWRCLK              out_b[9]                       inf           



