

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
DEBUG2 File name parsing = test.ptx
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
6301c61be597335677a684db17935111  /home/min/a/gupta286/ece695_ftc/gpgpusim-workloads/matrixMulOpt/matrixMul
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=matrixMul.cu
self exe links to: /home/min/a/gupta286/ece695_ftc/gpgpusim-workloads/matrixMulOpt/matrixMul
Running md5sum using "md5sum /home/min/a/gupta286/ece695_ftc/gpgpusim-workloads/matrixMulOpt/matrixMul "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/min/a/gupta286/ece695_ftc/gpgpusim-workloads/matrixMulOpt/matrixMul > _cuobjdump_complete_output_BvZcZU"
Parsing file _cuobjdump_complete_output_BvZcZU
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: matrixMul.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: matrixMul.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z12matrixMulGPUPiS_S_i : hostFun 0x0x401226, fat_cubin_handle = 1
DEBUG File name parsing 2 = test.ptx
GPGPU-Sim PTX: overriding embedded ptx with 'test.ptx' (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_16200_38_non_const_As" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_16204_38_non_const_Bs" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12matrixMulGPUPiS_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12matrixMulGPUPiS_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z12matrixMulGPUPiS_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12matrixMulGPUPiS_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z12matrixMulGPUPiS_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12matrixMulGPUPiS_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12matrixMulGPUPiS_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z12matrixMulGPUPiS_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x078 (_1.ptx:52) @%p1 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:152) mov.u32 %r122, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2f0 (_1.ptx:144) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f8 (_1.ptx:145) bra.uni BB0_4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2f8 (_1.ptx:145) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:152) mov.u32 %r122, %ctaid.y;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12matrixMulGPUPiS_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12matrixMulGPUPiS_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_5FtYGh"
Running: cat _ptx_5FtYGh | sed 's/.version 1.5/.version 1.4/' | sed '/addk_k/d' | sed 's/_quadi//' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_eCzssE
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_eCzssE --output-file  /dev/null 2> _ptx_5FtYGhinfo"
GPGPU-Sim PTX: Kernel '_Z12matrixMulGPUPiS_S_i' : regs=26, lmem=0, smem=2048, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_5FtYGh _ptx2_eCzssE _ptx_5FtYGhinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.

GPGPU-Sim PTX: cudaLaunch for 0x0x401226 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12matrixMulGPUPiS_S_i' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
kernel '_Z12matrixMulGPUPiS_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z12matrixMulGPUPiS_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z12matrixMulGPUPiS_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z12matrixMulGPUPiS_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z12matrixMulGPUPiS_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z12matrixMulGPUPiS_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z12matrixMulGPUPiS_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z12matrixMulGPUPiS_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z12matrixMulGPUPiS_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z12matrixMulGPUPiS_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z12matrixMulGPUPiS_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z12matrixMulGPUPiS_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z12matrixMulGPUPiS_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z12matrixMulGPUPiS_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z12matrixMulGPUPiS_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z12matrixMulGPUPiS_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:01 / Fri Dec 16 02:49:14 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(1,3,0) tid=(15,15,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(1,3,0) tid=(15,13,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,3,0) tid=(15,15,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(3,1,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 467776 (ipc=116.9) sim_rate=233888 (inst/sec) elapsed = 0:0:00:02 / Fri Dec 16 02:49:16 2016
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,3,0) tid=(15,1,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(2,2,0) tid=(15,11,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(1,1,0) tid=(15,9,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(0,0,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 822240 (ipc=126.5) sim_rate=274080 (inst/sec) elapsed = 0:0:00:03 / Fri Dec 16 02:49:17 2016
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(3,0,0) tid=(15,11,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(3,2,0) tid=(15,13,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(3,1,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8786,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z12matrixMulGPUPiS_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8810,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z12matrixMulGPUPiS_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8824,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z12matrixMulGPUPiS_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8848,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z12matrixMulGPUPiS_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8884,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z12matrixMulGPUPiS_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8906,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z12matrixMulGPUPiS_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8913,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z12matrixMulGPUPiS_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8915,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z12matrixMulGPUPiS_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8932,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z12matrixMulGPUPiS_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8937,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z12matrixMulGPUPiS_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8939,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z12matrixMulGPUPiS_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8952,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z12matrixMulGPUPiS_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8954,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z12matrixMulGPUPiS_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8956,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z12matrixMulGPUPiS_S_i').
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 1183232 (ipc=131.5) sim_rate=295808 (inst/sec) elapsed = 0:0:00:04 / Fri Dec 16 02:49:18 2016
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(0,0,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9837,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (12525,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z12matrixMulGPUPiS_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z12matrixMulGPUPiS_S_i' finished on shader 1.
The GPU Elapsed Time:3.705502 Sec.
kernel_name = _Z12matrixMulGPUPiS_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 12526
gpu_sim_insn = 1228800
gpu_ipc =      98.1000
gpu_tot_sim_cycle = 12526
gpu_tot_sim_insn = 1228800
gpu_tot_ipc =      98.1000
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 661
gpu_stall_icnt2sh    = 7156
gpu_total_sim_rate=307200

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20583
	L1I_total_cache_misses = 871
	L1I_total_cache_miss_rate = 0.0423
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 80, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 288, Miss = 160, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 144, Miss = 80, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 80, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 80, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 80, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 144, Miss = 80, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 144, Miss = 80, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 144, Miss = 80, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 144, Miss = 80, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[10]: Access = 144, Miss = 80, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[11]: Access = 144, Miss = 80, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 144, Miss = 80, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 144, Miss = 80, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 144, Miss = 80, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2304
	L1D_total_cache_misses = 1280
	L1D_total_cache_miss_rate = 0.5556
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 26
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 768
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.6250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 246
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1024
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 288
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 26
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19712
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 871
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
302, 302, 302, 302, 302, 302, 302, 302, 
gpgpu_n_tot_thrd_icount = 1236992
gpgpu_n_tot_w_icount = 38656
gpgpu_n_stall_shd_mem = 58768
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1024
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 32768
gpgpu_n_store_insn = 4096
gpgpu_n_shmem_insn = 557056
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 24576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 246
gpgpu_stall_shd_mem[c_mem][bk_conf] = 246
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 57344
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1178
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:80530	W0_Idle:86579	W0_Scoreboard:68427	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:38656
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8192 {8:1024,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18432 {72:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 840 {8:105,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 139264 {136:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 14280 {136:105,}
maxmrqlatency = 137 
maxdqlatency = 0 
maxmflatency = 530 
averagemflatency = 301 
max_icnt2mem_latency = 77 
max_icnt2sh_latency = 12525 
mrq_lat_table:260 	12 	13 	15 	33 	85 	189 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	364 	919 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	877 	355 	150 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	52 	648 	286 	53 	0 	0 	0 	0 	0 	0 	256 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       332         0         0         0      1507      1519      1822      1841         0         0         0         0         0         0         0         0 
dram[1]:      1206         0         0         0      1504      1516      1821      1838         0         0         0         0         0         0         0         0 
dram[2]:      2776         0         0         0      1510      1513      1835      1835         0         0         0         0         0         0         0         0 
dram[3]:      8235         0         0         0      1509      1510      1833      1832         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1503      1516      1829      1843         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1501      1515      1826      1841         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 40.000000 42.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 40.000000 42.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan 10.000000 12.000000 40.000000 38.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan 10.000000 12.000000 40.000000 38.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 42.000000 38.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 42.000000 38.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 616/30 = 20.533333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        22        22         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0        10        10        22        22         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0        10        12        22        20         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0        10        12        22        20         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        22        20         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        22        20         0         0         0         0         0         0         0         0 
total reads: 392
min_bank_accesses = 0!
chip skew: 67/64 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0         0         0        18        20         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0        18        20         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0        18        18         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0        18        18         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0        20        18         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0        20        18         0         0         0         0         0         0         0         0 
total reads: 224
min_bank_accesses = 0!
chip skew: 38/36 = 1.06
average mf latency per bank:
dram[0]:       1300    none      none      none        1219      1421       504       441    none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none        1257      1452       469       420    none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none        1291      1318       489       460    none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none        1341      1365       453       440    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        1230      1390       458       432    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none        1135      1351       431       431    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       389       435       488       527         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       402       442       471       530         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       386       425       476       490         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       399       432       481       487         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       425       453       526       492         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       348       436       523       489         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16534 n_nop=16353 n_act=7 n_pre=2 n_req=105 n_rd=134 n_write=38 bw_util=0.02081
n_activity=1066 dram_eff=0.3227
bk0: 6a 16463i bk1: 0a 16533i bk2: 0a 16536i bk3: 0a 16536i bk4: 20a 16477i bk5: 20a 16466i bk6: 44a 16067i bk7: 44a 16010i bk8: 0a 16533i bk9: 0a 16533i bk10: 0a 16533i bk11: 0a 16533i bk12: 0a 16533i bk13: 0a 16533i bk14: 0a 16533i bk15: 0a 16535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.323394
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16534 n_nop=16359 n_act=5 n_pre=0 n_req=104 n_rd=132 n_write=38 bw_util=0.02056
n_activity=985 dram_eff=0.3452
bk0: 4a 16515i bk1: 0a 16535i bk2: 0a 16536i bk3: 0a 16536i bk4: 20a 16477i bk5: 20a 16465i bk6: 44a 16100i bk7: 44a 16002i bk8: 0a 16533i bk9: 0a 16533i bk10: 0a 16533i bk11: 0a 16533i bk12: 0a 16533i bk13: 0a 16533i bk14: 0a 16533i bk15: 0a 16535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.325572
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16534 n_nop=16361 n_act=5 n_pre=0 n_req=102 n_rd=132 n_write=36 bw_util=0.02032
n_activity=925 dram_eff=0.3632
bk0: 4a 16515i bk1: 0a 16536i bk2: 0a 16536i bk3: 0a 16536i bk4: 20a 16477i bk5: 24a 16429i bk6: 44a 16079i bk7: 40a 16061i bk8: 0a 16531i bk9: 0a 16533i bk10: 0a 16533i bk11: 0a 16533i bk12: 0a 16533i bk13: 0a 16533i bk14: 0a 16533i bk15: 0a 16533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.300532
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16534 n_nop=16363 n_act=5 n_pre=0 n_req=101 n_rd=130 n_write=36 bw_util=0.02008
n_activity=909 dram_eff=0.3652
bk0: 2a 16519i bk1: 0a 16535i bk2: 0a 16535i bk3: 0a 16535i bk4: 20a 16469i bk5: 24a 16434i bk6: 44a 16077i bk7: 40a 16062i bk8: 0a 16531i bk9: 0a 16533i bk10: 0a 16533i bk11: 0a 16534i bk12: 0a 16534i bk13: 0a 16534i bk14: 0a 16534i bk15: 0a 16534i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.300048
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16534 n_nop=16364 n_act=4 n_pre=0 n_req=102 n_rd=128 n_write=38 bw_util=0.02008
n_activity=942 dram_eff=0.3524
bk0: 0a 16535i bk1: 0a 16536i bk2: 0a 16536i bk3: 0a 16536i bk4: 20a 16480i bk5: 24a 16455i bk6: 44a 16045i bk7: 40a 16082i bk8: 0a 16531i bk9: 0a 16533i bk10: 0a 16533i bk11: 0a 16533i bk12: 0a 16533i bk13: 0a 16533i bk14: 0a 16534i bk15: 0a 16534i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.332769
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16534 n_nop=16364 n_act=4 n_pre=0 n_req=102 n_rd=128 n_write=38 bw_util=0.02008
n_activity=939 dram_eff=0.3536
bk0: 0a 16535i bk1: 0a 16536i bk2: 0a 16536i bk3: 0a 16536i bk4: 20a 16479i bk5: 24a 16456i bk6: 44a 16044i bk7: 40a 16081i bk8: 0a 16531i bk9: 0a 16533i bk10: 0a 16533i bk11: 0a 16533i bk12: 0a 16533i bk13: 0a 16533i bk14: 0a 16534i bk15: 0a 16534i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.333495

========= L2 cache stats =========
L2_cache_bank[0]: Access = 153, Miss = 35, Miss_rate = 0.229, Pending_hits = 70, Reservation_fails = 342
L2_cache_bank[1]: Access = 104, Miss = 32, Miss_rate = 0.308, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 138, Miss = 34, Miss_rate = 0.246, Pending_hits = 68, Reservation_fails = 201
L2_cache_bank[3]: Access = 104, Miss = 32, Miss_rate = 0.308, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 138, Miss = 34, Miss_rate = 0.246, Pending_hits = 60, Reservation_fails = 174
L2_cache_bank[5]: Access = 108, Miss = 32, Miss_rate = 0.296, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[6]: Access = 123, Miss = 33, Miss_rate = 0.268, Pending_hits = 58, Reservation_fails = 104
L2_cache_bank[7]: Access = 108, Miss = 32, Miss_rate = 0.296, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[8]: Access = 104, Miss = 32, Miss_rate = 0.308, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[9]: Access = 108, Miss = 32, Miss_rate = 0.296, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[10]: Access = 104, Miss = 32, Miss_rate = 0.308, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[11]: Access = 108, Miss = 32, Miss_rate = 0.296, Pending_hits = 58, Reservation_fails = 0
L2_total_cache_accesses = 1400
L2_total_cache_misses = 392
L2_total_cache_miss_rate = 0.2800
L2_total_cache_pending_hits = 712
L2_total_cache_reservation_fails = 821
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 592
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 256
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 77
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 712
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=5946
icnt_total_pkts_simt_to_mem=1912
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.0582
	minimum = 6
	maximum = 94
Network latency average = 14.3975
	minimum = 6
	maximum = 89
Slowest packet = 514
Flit latency average = 13.9757
	minimum = 6
	maximum = 85
Slowest flit = 1204
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00827908
	minimum = 0.00702539 (at node 0)
	maximum = 0.0134121 (at node 1)
Accepted packet rate average = 0.00827908
	minimum = 0.00702539 (at node 0)
	maximum = 0.0134121 (at node 1)
Injected flit rate average = 0.0232346
	minimum = 0.00958007 (at node 0)
	maximum = 0.0522912 (at node 15)
Accepted flit rate average= 0.0232346
	minimum = 0.0118154 (at node 20)
	maximum = 0.0566821 (at node 1)
Injected packet length average = 2.80643
Accepted packet length average = 2.80643
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.0582 (1 samples)
	minimum = 6 (1 samples)
	maximum = 94 (1 samples)
Network latency average = 14.3975 (1 samples)
	minimum = 6 (1 samples)
	maximum = 89 (1 samples)
Flit latency average = 13.9757 (1 samples)
	minimum = 6 (1 samples)
	maximum = 85 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00827908 (1 samples)
	minimum = 0.00702539 (1 samples)
	maximum = 0.0134121 (1 samples)
Accepted packet rate average = 0.00827908 (1 samples)
	minimum = 0.00702539 (1 samples)
	maximum = 0.0134121 (1 samples)
Injected flit rate average = 0.0232346 (1 samples)
	minimum = 0.00958007 (1 samples)
	maximum = 0.0522912 (1 samples)
Accepted flit rate average = 0.0232346 (1 samples)
	minimum = 0.0118154 (1 samples)
	maximum = 0.0566821 (1 samples)
Injected packet size average = 2.80643 (1 samples)
Accepted packet size average = 2.80643 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 307200 (inst/sec)
gpgpu_simulation_rate = 3131 (cycle/sec)
The CPU Elapsed Time:0.001399 Sec.
Verifying
Verify Success!!
