
CNC_Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011bd0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a1c  08011d60  08011d60  00012d60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801277c  0801277c  000140c8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801277c  0801277c  0001377c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012784  08012784  000140c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012784  08012784  00013784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012788  08012788  00013788  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000c8  20000000  0801278c  00014000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000033bc  200000c8  08012854  000140c8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20003484  08012854  00014484  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000140c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000243d4  00000000  00000000  000140f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006275  00000000  00000000  000384cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002168  00000000  00000000  0003e748  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000194f  00000000  00000000  000408b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b062  00000000  00000000  000421ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002c91c  00000000  00000000  0006d261  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fbcbe  00000000  00000000  00099b7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0019583b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009138  00000000  00000000  00195880  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  0019e9b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000c8 	.word	0x200000c8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08011d48 	.word	0x08011d48

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000cc 	.word	0x200000cc
 80001cc:	08011d48 	.word	0x08011d48

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_ldivmod>:
 8000270:	b97b      	cbnz	r3, 8000292 <__aeabi_ldivmod+0x22>
 8000272:	b972      	cbnz	r2, 8000292 <__aeabi_ldivmod+0x22>
 8000274:	2900      	cmp	r1, #0
 8000276:	bfbe      	ittt	lt
 8000278:	2000      	movlt	r0, #0
 800027a:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 800027e:	e006      	blt.n	800028e <__aeabi_ldivmod+0x1e>
 8000280:	bf08      	it	eq
 8000282:	2800      	cmpeq	r0, #0
 8000284:	bf1c      	itt	ne
 8000286:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 800028a:	f04f 30ff 	movne.w	r0, #4294967295
 800028e:	f000 b9d3 	b.w	8000638 <__aeabi_idiv0>
 8000292:	f1ad 0c08 	sub.w	ip, sp, #8
 8000296:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800029a:	2900      	cmp	r1, #0
 800029c:	db09      	blt.n	80002b2 <__aeabi_ldivmod+0x42>
 800029e:	2b00      	cmp	r3, #0
 80002a0:	db1a      	blt.n	80002d8 <__aeabi_ldivmod+0x68>
 80002a2:	f000 f84d 	bl	8000340 <__udivmoddi4>
 80002a6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ae:	b004      	add	sp, #16
 80002b0:	4770      	bx	lr
 80002b2:	4240      	negs	r0, r0
 80002b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	db1b      	blt.n	80002f4 <__aeabi_ldivmod+0x84>
 80002bc:	f000 f840 	bl	8000340 <__udivmoddi4>
 80002c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c8:	b004      	add	sp, #16
 80002ca:	4240      	negs	r0, r0
 80002cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002d0:	4252      	negs	r2, r2
 80002d2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d6:	4770      	bx	lr
 80002d8:	4252      	negs	r2, r2
 80002da:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002de:	f000 f82f 	bl	8000340 <__udivmoddi4>
 80002e2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ea:	b004      	add	sp, #16
 80002ec:	4240      	negs	r0, r0
 80002ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002f2:	4770      	bx	lr
 80002f4:	4252      	negs	r2, r2
 80002f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002fa:	f000 f821 	bl	8000340 <__udivmoddi4>
 80002fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000302:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000306:	b004      	add	sp, #16
 8000308:	4252      	negs	r2, r2
 800030a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800030e:	4770      	bx	lr

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b988 	b.w	8000638 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	468e      	mov	lr, r1
 8000348:	4604      	mov	r4, r0
 800034a:	4688      	mov	r8, r1
 800034c:	2b00      	cmp	r3, #0
 800034e:	d14a      	bne.n	80003e6 <__udivmoddi4+0xa6>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d962      	bls.n	800041c <__udivmoddi4+0xdc>
 8000356:	fab2 f682 	clz	r6, r2
 800035a:	b14e      	cbz	r6, 8000370 <__udivmoddi4+0x30>
 800035c:	f1c6 0320 	rsb	r3, r6, #32
 8000360:	fa01 f806 	lsl.w	r8, r1, r6
 8000364:	fa20 f303 	lsr.w	r3, r0, r3
 8000368:	40b7      	lsls	r7, r6
 800036a:	ea43 0808 	orr.w	r8, r3, r8
 800036e:	40b4      	lsls	r4, r6
 8000370:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000374:	fa1f fc87 	uxth.w	ip, r7
 8000378:	fbb8 f1fe 	udiv	r1, r8, lr
 800037c:	0c23      	lsrs	r3, r4, #16
 800037e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000382:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000386:	fb01 f20c 	mul.w	r2, r1, ip
 800038a:	429a      	cmp	r2, r3
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0x62>
 800038e:	18fb      	adds	r3, r7, r3
 8000390:	f101 30ff 	add.w	r0, r1, #4294967295
 8000394:	f080 80ea 	bcs.w	800056c <__udivmoddi4+0x22c>
 8000398:	429a      	cmp	r2, r3
 800039a:	f240 80e7 	bls.w	800056c <__udivmoddi4+0x22c>
 800039e:	3902      	subs	r1, #2
 80003a0:	443b      	add	r3, r7
 80003a2:	1a9a      	subs	r2, r3, r2
 80003a4:	b2a3      	uxth	r3, r4
 80003a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80003ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80003b6:	459c      	cmp	ip, r3
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x8e>
 80003ba:	18fb      	adds	r3, r7, r3
 80003bc:	f100 32ff 	add.w	r2, r0, #4294967295
 80003c0:	f080 80d6 	bcs.w	8000570 <__udivmoddi4+0x230>
 80003c4:	459c      	cmp	ip, r3
 80003c6:	f240 80d3 	bls.w	8000570 <__udivmoddi4+0x230>
 80003ca:	443b      	add	r3, r7
 80003cc:	3802      	subs	r0, #2
 80003ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003d2:	eba3 030c 	sub.w	r3, r3, ip
 80003d6:	2100      	movs	r1, #0
 80003d8:	b11d      	cbz	r5, 80003e2 <__udivmoddi4+0xa2>
 80003da:	40f3      	lsrs	r3, r6
 80003dc:	2200      	movs	r2, #0
 80003de:	e9c5 3200 	strd	r3, r2, [r5]
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d905      	bls.n	80003f6 <__udivmoddi4+0xb6>
 80003ea:	b10d      	cbz	r5, 80003f0 <__udivmoddi4+0xb0>
 80003ec:	e9c5 0100 	strd	r0, r1, [r5]
 80003f0:	2100      	movs	r1, #0
 80003f2:	4608      	mov	r0, r1
 80003f4:	e7f5      	b.n	80003e2 <__udivmoddi4+0xa2>
 80003f6:	fab3 f183 	clz	r1, r3
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d146      	bne.n	800048c <__udivmoddi4+0x14c>
 80003fe:	4573      	cmp	r3, lr
 8000400:	d302      	bcc.n	8000408 <__udivmoddi4+0xc8>
 8000402:	4282      	cmp	r2, r0
 8000404:	f200 8105 	bhi.w	8000612 <__udivmoddi4+0x2d2>
 8000408:	1a84      	subs	r4, r0, r2
 800040a:	eb6e 0203 	sbc.w	r2, lr, r3
 800040e:	2001      	movs	r0, #1
 8000410:	4690      	mov	r8, r2
 8000412:	2d00      	cmp	r5, #0
 8000414:	d0e5      	beq.n	80003e2 <__udivmoddi4+0xa2>
 8000416:	e9c5 4800 	strd	r4, r8, [r5]
 800041a:	e7e2      	b.n	80003e2 <__udivmoddi4+0xa2>
 800041c:	2a00      	cmp	r2, #0
 800041e:	f000 8090 	beq.w	8000542 <__udivmoddi4+0x202>
 8000422:	fab2 f682 	clz	r6, r2
 8000426:	2e00      	cmp	r6, #0
 8000428:	f040 80a4 	bne.w	8000574 <__udivmoddi4+0x234>
 800042c:	1a8a      	subs	r2, r1, r2
 800042e:	0c03      	lsrs	r3, r0, #16
 8000430:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000434:	b280      	uxth	r0, r0
 8000436:	b2bc      	uxth	r4, r7
 8000438:	2101      	movs	r1, #1
 800043a:	fbb2 fcfe 	udiv	ip, r2, lr
 800043e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000442:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000446:	fb04 f20c 	mul.w	r2, r4, ip
 800044a:	429a      	cmp	r2, r3
 800044c:	d907      	bls.n	800045e <__udivmoddi4+0x11e>
 800044e:	18fb      	adds	r3, r7, r3
 8000450:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x11c>
 8000456:	429a      	cmp	r2, r3
 8000458:	f200 80e0 	bhi.w	800061c <__udivmoddi4+0x2dc>
 800045c:	46c4      	mov	ip, r8
 800045e:	1a9b      	subs	r3, r3, r2
 8000460:	fbb3 f2fe 	udiv	r2, r3, lr
 8000464:	fb0e 3312 	mls	r3, lr, r2, r3
 8000468:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800046c:	fb02 f404 	mul.w	r4, r2, r4
 8000470:	429c      	cmp	r4, r3
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x144>
 8000474:	18fb      	adds	r3, r7, r3
 8000476:	f102 30ff 	add.w	r0, r2, #4294967295
 800047a:	d202      	bcs.n	8000482 <__udivmoddi4+0x142>
 800047c:	429c      	cmp	r4, r3
 800047e:	f200 80ca 	bhi.w	8000616 <__udivmoddi4+0x2d6>
 8000482:	4602      	mov	r2, r0
 8000484:	1b1b      	subs	r3, r3, r4
 8000486:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800048a:	e7a5      	b.n	80003d8 <__udivmoddi4+0x98>
 800048c:	f1c1 0620 	rsb	r6, r1, #32
 8000490:	408b      	lsls	r3, r1
 8000492:	fa22 f706 	lsr.w	r7, r2, r6
 8000496:	431f      	orrs	r7, r3
 8000498:	fa0e f401 	lsl.w	r4, lr, r1
 800049c:	fa20 f306 	lsr.w	r3, r0, r6
 80004a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80004a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80004a8:	4323      	orrs	r3, r4
 80004aa:	fa00 f801 	lsl.w	r8, r0, r1
 80004ae:	fa1f fc87 	uxth.w	ip, r7
 80004b2:	fbbe f0f9 	udiv	r0, lr, r9
 80004b6:	0c1c      	lsrs	r4, r3, #16
 80004b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80004bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004c4:	45a6      	cmp	lr, r4
 80004c6:	fa02 f201 	lsl.w	r2, r2, r1
 80004ca:	d909      	bls.n	80004e0 <__udivmoddi4+0x1a0>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f100 3aff 	add.w	sl, r0, #4294967295
 80004d2:	f080 809c 	bcs.w	800060e <__udivmoddi4+0x2ce>
 80004d6:	45a6      	cmp	lr, r4
 80004d8:	f240 8099 	bls.w	800060e <__udivmoddi4+0x2ce>
 80004dc:	3802      	subs	r0, #2
 80004de:	443c      	add	r4, r7
 80004e0:	eba4 040e 	sub.w	r4, r4, lr
 80004e4:	fa1f fe83 	uxth.w	lr, r3
 80004e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ec:	fb09 4413 	mls	r4, r9, r3, r4
 80004f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004f8:	45a4      	cmp	ip, r4
 80004fa:	d908      	bls.n	800050e <__udivmoddi4+0x1ce>
 80004fc:	193c      	adds	r4, r7, r4
 80004fe:	f103 3eff 	add.w	lr, r3, #4294967295
 8000502:	f080 8082 	bcs.w	800060a <__udivmoddi4+0x2ca>
 8000506:	45a4      	cmp	ip, r4
 8000508:	d97f      	bls.n	800060a <__udivmoddi4+0x2ca>
 800050a:	3b02      	subs	r3, #2
 800050c:	443c      	add	r4, r7
 800050e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000512:	eba4 040c 	sub.w	r4, r4, ip
 8000516:	fba0 ec02 	umull	lr, ip, r0, r2
 800051a:	4564      	cmp	r4, ip
 800051c:	4673      	mov	r3, lr
 800051e:	46e1      	mov	r9, ip
 8000520:	d362      	bcc.n	80005e8 <__udivmoddi4+0x2a8>
 8000522:	d05f      	beq.n	80005e4 <__udivmoddi4+0x2a4>
 8000524:	b15d      	cbz	r5, 800053e <__udivmoddi4+0x1fe>
 8000526:	ebb8 0203 	subs.w	r2, r8, r3
 800052a:	eb64 0409 	sbc.w	r4, r4, r9
 800052e:	fa04 f606 	lsl.w	r6, r4, r6
 8000532:	fa22 f301 	lsr.w	r3, r2, r1
 8000536:	431e      	orrs	r6, r3
 8000538:	40cc      	lsrs	r4, r1
 800053a:	e9c5 6400 	strd	r6, r4, [r5]
 800053e:	2100      	movs	r1, #0
 8000540:	e74f      	b.n	80003e2 <__udivmoddi4+0xa2>
 8000542:	fbb1 fcf2 	udiv	ip, r1, r2
 8000546:	0c01      	lsrs	r1, r0, #16
 8000548:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800054c:	b280      	uxth	r0, r0
 800054e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000552:	463b      	mov	r3, r7
 8000554:	4638      	mov	r0, r7
 8000556:	463c      	mov	r4, r7
 8000558:	46b8      	mov	r8, r7
 800055a:	46be      	mov	lr, r7
 800055c:	2620      	movs	r6, #32
 800055e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000562:	eba2 0208 	sub.w	r2, r2, r8
 8000566:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800056a:	e766      	b.n	800043a <__udivmoddi4+0xfa>
 800056c:	4601      	mov	r1, r0
 800056e:	e718      	b.n	80003a2 <__udivmoddi4+0x62>
 8000570:	4610      	mov	r0, r2
 8000572:	e72c      	b.n	80003ce <__udivmoddi4+0x8e>
 8000574:	f1c6 0220 	rsb	r2, r6, #32
 8000578:	fa2e f302 	lsr.w	r3, lr, r2
 800057c:	40b7      	lsls	r7, r6
 800057e:	40b1      	lsls	r1, r6
 8000580:	fa20 f202 	lsr.w	r2, r0, r2
 8000584:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000588:	430a      	orrs	r2, r1
 800058a:	fbb3 f8fe 	udiv	r8, r3, lr
 800058e:	b2bc      	uxth	r4, r7
 8000590:	fb0e 3318 	mls	r3, lr, r8, r3
 8000594:	0c11      	lsrs	r1, r2, #16
 8000596:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800059a:	fb08 f904 	mul.w	r9, r8, r4
 800059e:	40b0      	lsls	r0, r6
 80005a0:	4589      	cmp	r9, r1
 80005a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80005a6:	b280      	uxth	r0, r0
 80005a8:	d93e      	bls.n	8000628 <__udivmoddi4+0x2e8>
 80005aa:	1879      	adds	r1, r7, r1
 80005ac:	f108 3cff 	add.w	ip, r8, #4294967295
 80005b0:	d201      	bcs.n	80005b6 <__udivmoddi4+0x276>
 80005b2:	4589      	cmp	r9, r1
 80005b4:	d81f      	bhi.n	80005f6 <__udivmoddi4+0x2b6>
 80005b6:	eba1 0109 	sub.w	r1, r1, r9
 80005ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80005be:	fb09 f804 	mul.w	r8, r9, r4
 80005c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005c6:	b292      	uxth	r2, r2
 80005c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005cc:	4542      	cmp	r2, r8
 80005ce:	d229      	bcs.n	8000624 <__udivmoddi4+0x2e4>
 80005d0:	18ba      	adds	r2, r7, r2
 80005d2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005d6:	d2c4      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005d8:	4542      	cmp	r2, r8
 80005da:	d2c2      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005dc:	f1a9 0102 	sub.w	r1, r9, #2
 80005e0:	443a      	add	r2, r7
 80005e2:	e7be      	b.n	8000562 <__udivmoddi4+0x222>
 80005e4:	45f0      	cmp	r8, lr
 80005e6:	d29d      	bcs.n	8000524 <__udivmoddi4+0x1e4>
 80005e8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005f0:	3801      	subs	r0, #1
 80005f2:	46e1      	mov	r9, ip
 80005f4:	e796      	b.n	8000524 <__udivmoddi4+0x1e4>
 80005f6:	eba7 0909 	sub.w	r9, r7, r9
 80005fa:	4449      	add	r1, r9
 80005fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000600:	fbb1 f9fe 	udiv	r9, r1, lr
 8000604:	fb09 f804 	mul.w	r8, r9, r4
 8000608:	e7db      	b.n	80005c2 <__udivmoddi4+0x282>
 800060a:	4673      	mov	r3, lr
 800060c:	e77f      	b.n	800050e <__udivmoddi4+0x1ce>
 800060e:	4650      	mov	r0, sl
 8000610:	e766      	b.n	80004e0 <__udivmoddi4+0x1a0>
 8000612:	4608      	mov	r0, r1
 8000614:	e6fd      	b.n	8000412 <__udivmoddi4+0xd2>
 8000616:	443b      	add	r3, r7
 8000618:	3a02      	subs	r2, #2
 800061a:	e733      	b.n	8000484 <__udivmoddi4+0x144>
 800061c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000620:	443b      	add	r3, r7
 8000622:	e71c      	b.n	800045e <__udivmoddi4+0x11e>
 8000624:	4649      	mov	r1, r9
 8000626:	e79c      	b.n	8000562 <__udivmoddi4+0x222>
 8000628:	eba1 0109 	sub.w	r1, r1, r9
 800062c:	46c4      	mov	ip, r8
 800062e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000632:	fb09 f804 	mul.w	r8, r9, r4
 8000636:	e7c4      	b.n	80005c2 <__udivmoddi4+0x282>

08000638 <__aeabi_idiv0>:
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop

0800063c <has_header_tail>:
	return 0;
}

// Validação genérica de header/tail
static inline int has_header_tail(const uint8_t *raw, uint32_t len,
		uint8_t header, uint8_t tail) {
 800063c:	b480      	push	{r7}
 800063e:	b085      	sub	sp, #20
 8000640:	af00      	add	r7, sp, #0
 8000642:	60f8      	str	r0, [r7, #12]
 8000644:	60b9      	str	r1, [r7, #8]
 8000646:	4611      	mov	r1, r2
 8000648:	461a      	mov	r2, r3
 800064a:	460b      	mov	r3, r1
 800064c:	71fb      	strb	r3, [r7, #7]
 800064e:	4613      	mov	r3, r2
 8000650:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000652:	68fb      	ldr	r3, [r7, #12]
 8000654:	2b00      	cmp	r3, #0
 8000656:	d011      	beq.n	800067c <has_header_tail+0x40>
 8000658:	68bb      	ldr	r3, [r7, #8]
 800065a:	2b01      	cmp	r3, #1
 800065c:	d90e      	bls.n	800067c <has_header_tail+0x40>
 800065e:	68fb      	ldr	r3, [r7, #12]
 8000660:	781b      	ldrb	r3, [r3, #0]
 8000662:	79fa      	ldrb	r2, [r7, #7]
 8000664:	429a      	cmp	r2, r3
 8000666:	d109      	bne.n	800067c <has_header_tail+0x40>
 8000668:	68bb      	ldr	r3, [r7, #8]
 800066a:	3b01      	subs	r3, #1
 800066c:	68fa      	ldr	r2, [r7, #12]
 800066e:	4413      	add	r3, r2
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	79ba      	ldrb	r2, [r7, #6]
 8000674:	429a      	cmp	r2, r3
 8000676:	d101      	bne.n	800067c <has_header_tail+0x40>
 8000678:	2301      	movs	r3, #1
 800067a:	e000      	b.n	800067e <has_header_tail+0x42>
 800067c:	2300      	movs	r3, #0
}
 800067e:	4618      	mov	r0, r3
 8000680:	3714      	adds	r7, #20
 8000682:	46bd      	mov	sp, r7
 8000684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000688:	4770      	bx	lr

0800068a <frame_expect_req>:
// =====================
// Validadores de frame
// =====================
// Garante comprimento mínimo, header/tail corretos e tipo esperado
static inline int frame_expect_req(const uint8_t *raw, uint32_t len,
		req_msg_type_t type, uint32_t min_len) {
 800068a:	b580      	push	{r7, lr}
 800068c:	b084      	sub	sp, #16
 800068e:	af00      	add	r7, sp, #0
 8000690:	60f8      	str	r0, [r7, #12]
 8000692:	60b9      	str	r1, [r7, #8]
 8000694:	603b      	str	r3, [r7, #0]
 8000696:	4613      	mov	r3, r2
 8000698:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d003      	beq.n	80006a8 <frame_expect_req+0x1e>
 80006a0:	68ba      	ldr	r2, [r7, #8]
 80006a2:	683b      	ldr	r3, [r7, #0]
 80006a4:	429a      	cmp	r2, r3
 80006a6:	d202      	bcs.n	80006ae <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 80006a8:	f04f 33ff 	mov.w	r3, #4294967295
 80006ac:	e012      	b.n	80006d4 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 80006ae:	2355      	movs	r3, #85	@ 0x55
 80006b0:	22aa      	movs	r2, #170	@ 0xaa
 80006b2:	68b9      	ldr	r1, [r7, #8]
 80006b4:	68f8      	ldr	r0, [r7, #12]
 80006b6:	f7ff ffc1 	bl	800063c <has_header_tail>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d005      	beq.n	80006cc <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 80006c0:	68fb      	ldr	r3, [r7, #12]
 80006c2:	3301      	adds	r3, #1
 80006c4:	781b      	ldrb	r3, [r3, #0]
 80006c6:	79fa      	ldrb	r2, [r7, #7]
 80006c8:	429a      	cmp	r2, r3
 80006ca:	d002      	beq.n	80006d2 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 80006cc:	f06f 0301 	mvn.w	r3, #1
 80006d0:	e000      	b.n	80006d4 <frame_expect_req+0x4a>
	return PROTO_OK;
 80006d2:	2300      	movs	r3, #0
}
 80006d4:	4618      	mov	r0, r3
 80006d6:	3710      	adds	r7, #16
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}

080006dc <encoder_status_req_decoder>:
#include "Protocol/Requests/encoder_status_request.h"

int encoder_status_req_decoder(const uint8_t *raw, uint32_t len, encoder_status_req_t *out) {
 80006dc:	b580      	push	{r7, lr}
 80006de:	b086      	sub	sp, #24
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	60f8      	str	r0, [r7, #12]
 80006e4:	60b9      	str	r1, [r7, #8]
 80006e6:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 80006e8:	68fb      	ldr	r3, [r7, #12]
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d002      	beq.n	80006f4 <encoder_status_req_decoder+0x18>
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d102      	bne.n	80006fa <encoder_status_req_decoder+0x1e>
 80006f4:	f04f 33ff 	mov.w	r3, #4294967295
 80006f8:	e011      	b.n	800071e <encoder_status_req_decoder+0x42>
    int st = frame_expect_req(raw, len, REQ_ENCODER_STATUS, 4);
 80006fa:	2304      	movs	r3, #4
 80006fc:	2225      	movs	r2, #37	@ 0x25
 80006fe:	68b9      	ldr	r1, [r7, #8]
 8000700:	68f8      	ldr	r0, [r7, #12]
 8000702:	f7ff ffc2 	bl	800068a <frame_expect_req>
 8000706:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 8000708:	697b      	ldr	r3, [r7, #20]
 800070a:	2b00      	cmp	r3, #0
 800070c:	d001      	beq.n	8000712 <encoder_status_req_decoder+0x36>
 800070e:	697b      	ldr	r3, [r7, #20]
 8000710:	e005      	b.n	800071e <encoder_status_req_decoder+0x42>
    out->frameId = raw[2];
 8000712:	68fb      	ldr	r3, [r7, #12]
 8000714:	3302      	adds	r3, #2
 8000716:	781a      	ldrb	r2, [r3, #0]
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	701a      	strb	r2, [r3, #0]
    return PROTO_OK;
 800071c:	2300      	movs	r3, #0
}
 800071e:	4618      	mov	r0, r3
 8000720:	3718      	adds	r7, #24
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}

08000726 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000726:	b480      	push	{r7}
 8000728:	b085      	sub	sp, #20
 800072a:	af00      	add	r7, sp, #0
 800072c:	60f8      	str	r0, [r7, #12]
 800072e:	60b9      	str	r1, [r7, #8]
 8000730:	4611      	mov	r1, r2
 8000732:	461a      	mov	r2, r3
 8000734:	460b      	mov	r3, r1
 8000736:	71fb      	strb	r3, [r7, #7]
 8000738:	4613      	mov	r3, r2
 800073a:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d011      	beq.n	8000766 <has_header_tail+0x40>
 8000742:	68bb      	ldr	r3, [r7, #8]
 8000744:	2b01      	cmp	r3, #1
 8000746:	d90e      	bls.n	8000766 <has_header_tail+0x40>
 8000748:	68fb      	ldr	r3, [r7, #12]
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	79fa      	ldrb	r2, [r7, #7]
 800074e:	429a      	cmp	r2, r3
 8000750:	d109      	bne.n	8000766 <has_header_tail+0x40>
 8000752:	68bb      	ldr	r3, [r7, #8]
 8000754:	3b01      	subs	r3, #1
 8000756:	68fa      	ldr	r2, [r7, #12]
 8000758:	4413      	add	r3, r2
 800075a:	781b      	ldrb	r3, [r3, #0]
 800075c:	79ba      	ldrb	r2, [r7, #6]
 800075e:	429a      	cmp	r2, r3
 8000760:	d101      	bne.n	8000766 <has_header_tail+0x40>
 8000762:	2301      	movs	r3, #1
 8000764:	e000      	b.n	8000768 <has_header_tail+0x42>
 8000766:	2300      	movs	r3, #0
}
 8000768:	4618      	mov	r0, r3
 800076a:	3714      	adds	r7, #20
 800076c:	46bd      	mov	sp, r7
 800076e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000772:	4770      	bx	lr

08000774 <be16_read>:
static inline uint16_t be16_read(const uint8_t *p) {
 8000774:	b480      	push	{r7}
 8000776:	b083      	sub	sp, #12
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
	return (uint16_t) ((((uint16_t) p[0]) << 8) | p[1]);
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	b21b      	sxth	r3, r3
 8000782:	021b      	lsls	r3, r3, #8
 8000784:	b21a      	sxth	r2, r3
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	3301      	adds	r3, #1
 800078a:	781b      	ldrb	r3, [r3, #0]
 800078c:	b21b      	sxth	r3, r3
 800078e:	4313      	orrs	r3, r2
 8000790:	b21b      	sxth	r3, r3
 8000792:	b29b      	uxth	r3, r3
}
 8000794:	4618      	mov	r0, r3
 8000796:	370c      	adds	r7, #12
 8000798:	46bd      	mov	sp, r7
 800079a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079e:	4770      	bx	lr

080007a0 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b084      	sub	sp, #16
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	60f8      	str	r0, [r7, #12]
 80007a8:	60b9      	str	r1, [r7, #8]
 80007aa:	603b      	str	r3, [r7, #0]
 80007ac:	4613      	mov	r3, r2
 80007ae:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d003      	beq.n	80007be <frame_expect_req+0x1e>
 80007b6:	68ba      	ldr	r2, [r7, #8]
 80007b8:	683b      	ldr	r3, [r7, #0]
 80007ba:	429a      	cmp	r2, r3
 80007bc:	d202      	bcs.n	80007c4 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 80007be:	f04f 33ff 	mov.w	r3, #4294967295
 80007c2:	e012      	b.n	80007ea <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 80007c4:	2355      	movs	r3, #85	@ 0x55
 80007c6:	22aa      	movs	r2, #170	@ 0xaa
 80007c8:	68b9      	ldr	r1, [r7, #8]
 80007ca:	68f8      	ldr	r0, [r7, #12]
 80007cc:	f7ff ffab 	bl	8000726 <has_header_tail>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d005      	beq.n	80007e2 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	3301      	adds	r3, #1
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	79fa      	ldrb	r2, [r7, #7]
 80007de:	429a      	cmp	r2, r3
 80007e0:	d002      	beq.n	80007e8 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 80007e2:	f06f 0301 	mvn.w	r3, #1
 80007e6:	e000      	b.n	80007ea <frame_expect_req+0x4a>
	return PROTO_OK;
 80007e8:	2300      	movs	r3, #0
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	3710      	adds	r7, #16
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}

080007f2 <led_ctrl_req_decoder>:
// [7]=paridade (XOR dos bytes 1..6), [8]=0x55

#define LED_CTRL_PARITY_LAST_INDEX 6u
#define LED_CTRL_PARITY_INDEX 7u

int led_ctrl_req_decoder(const uint8_t *raw, uint32_t len, led_ctrl_req_t *out) {
 80007f2:	b580      	push	{r7, lr}
 80007f4:	b086      	sub	sp, #24
 80007f6:	af00      	add	r7, sp, #0
 80007f8:	60f8      	str	r0, [r7, #12]
 80007fa:	60b9      	str	r1, [r7, #8]
 80007fc:	607a      	str	r2, [r7, #4]
    if (!raw || !out)
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	2b00      	cmp	r3, #0
 8000802:	d002      	beq.n	800080a <led_ctrl_req_decoder+0x18>
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	2b00      	cmp	r3, #0
 8000808:	d102      	bne.n	8000810 <led_ctrl_req_decoder+0x1e>
        return PROTO_ERR_ARG;
 800080a:	f04f 33ff 	mov.w	r3, #4294967295
 800080e:	e02a      	b.n	8000866 <led_ctrl_req_decoder+0x74>
    if (len > LED_CTRL_REQ_PADDED_TOTAL_LEN)
 8000810:	68bb      	ldr	r3, [r7, #8]
 8000812:	2b2a      	cmp	r3, #42	@ 0x2a
 8000814:	d902      	bls.n	800081c <led_ctrl_req_decoder+0x2a>
        return PROTO_ERR_RANGE;
 8000816:	f06f 0303 	mvn.w	r3, #3
 800081a:	e024      	b.n	8000866 <led_ctrl_req_decoder+0x74>
    int st = frame_expect_req(raw, len, REQ_LED_CTRL, LED_CTRL_REQ_TOTAL_LEN);
 800081c:	2309      	movs	r3, #9
 800081e:	2207      	movs	r2, #7
 8000820:	68b9      	ldr	r1, [r7, #8]
 8000822:	68f8      	ldr	r0, [r7, #12]
 8000824:	f7ff ffbc 	bl	80007a0 <frame_expect_req>
 8000828:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK)
 800082a:	697b      	ldr	r3, [r7, #20]
 800082c:	2b00      	cmp	r3, #0
 800082e:	d001      	beq.n	8000834 <led_ctrl_req_decoder+0x42>
        return st;
 8000830:	697b      	ldr	r3, [r7, #20]
 8000832:	e018      	b.n	8000866 <led_ctrl_req_decoder+0x74>
    out->frameId = raw[2];
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	3302      	adds	r3, #2
 8000838:	781a      	ldrb	r2, [r3, #0]
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	701a      	strb	r2, [r3, #0]
    out->ledMask = raw[3];
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	3303      	adds	r3, #3
 8000842:	781a      	ldrb	r2, [r3, #0]
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	705a      	strb	r2, [r3, #1]
    out->channel[0].mode = raw[4];
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	3304      	adds	r3, #4
 800084c:	781a      	ldrb	r2, [r3, #0]
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	709a      	strb	r2, [r3, #2]
    out->channel[0].frequency = be16_read(raw + 5);
 8000852:	68fb      	ldr	r3, [r7, #12]
 8000854:	3305      	adds	r3, #5
 8000856:	4618      	mov	r0, r3
 8000858:	f7ff ff8c 	bl	8000774 <be16_read>
 800085c:	4603      	mov	r3, r0
 800085e:	461a      	mov	r2, r3
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	809a      	strh	r2, [r3, #4]
    return PROTO_OK;
 8000864:	2300      	movs	r3, #0
}
 8000866:	4618      	mov	r0, r3
 8000868:	3718      	adds	r7, #24
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}

0800086e <has_header_tail>:
		uint8_t header, uint8_t tail) {
 800086e:	b480      	push	{r7}
 8000870:	b085      	sub	sp, #20
 8000872:	af00      	add	r7, sp, #0
 8000874:	60f8      	str	r0, [r7, #12]
 8000876:	60b9      	str	r1, [r7, #8]
 8000878:	4611      	mov	r1, r2
 800087a:	461a      	mov	r2, r3
 800087c:	460b      	mov	r3, r1
 800087e:	71fb      	strb	r3, [r7, #7]
 8000880:	4613      	mov	r3, r2
 8000882:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	2b00      	cmp	r3, #0
 8000888:	d011      	beq.n	80008ae <has_header_tail+0x40>
 800088a:	68bb      	ldr	r3, [r7, #8]
 800088c:	2b01      	cmp	r3, #1
 800088e:	d90e      	bls.n	80008ae <has_header_tail+0x40>
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	79fa      	ldrb	r2, [r7, #7]
 8000896:	429a      	cmp	r2, r3
 8000898:	d109      	bne.n	80008ae <has_header_tail+0x40>
 800089a:	68bb      	ldr	r3, [r7, #8]
 800089c:	3b01      	subs	r3, #1
 800089e:	68fa      	ldr	r2, [r7, #12]
 80008a0:	4413      	add	r3, r2
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	79ba      	ldrb	r2, [r7, #6]
 80008a6:	429a      	cmp	r2, r3
 80008a8:	d101      	bne.n	80008ae <has_header_tail+0x40>
 80008aa:	2301      	movs	r3, #1
 80008ac:	e000      	b.n	80008b0 <has_header_tail+0x42>
 80008ae:	2300      	movs	r3, #0
}
 80008b0:	4618      	mov	r0, r3
 80008b2:	3714      	adds	r7, #20
 80008b4:	46bd      	mov	sp, r7
 80008b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ba:	4770      	bx	lr

080008bc <be16_read>:
static inline uint16_t be16_read(const uint8_t *p) {
 80008bc:	b480      	push	{r7}
 80008be:	b083      	sub	sp, #12
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
	return (uint16_t) ((((uint16_t) p[0]) << 8) | p[1]);
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	781b      	ldrb	r3, [r3, #0]
 80008c8:	b21b      	sxth	r3, r3
 80008ca:	021b      	lsls	r3, r3, #8
 80008cc:	b21a      	sxth	r2, r3
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	3301      	adds	r3, #1
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	b21b      	sxth	r3, r3
 80008d6:	4313      	orrs	r3, r2
 80008d8:	b21b      	sxth	r3, r3
 80008da:	b29b      	uxth	r3, r3
}
 80008dc:	4618      	mov	r0, r3
 80008de:	370c      	adds	r7, #12
 80008e0:	46bd      	mov	sp, r7
 80008e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e6:	4770      	bx	lr

080008e8 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b084      	sub	sp, #16
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	60f8      	str	r0, [r7, #12]
 80008f0:	60b9      	str	r1, [r7, #8]
 80008f2:	603b      	str	r3, [r7, #0]
 80008f4:	4613      	mov	r3, r2
 80008f6:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d003      	beq.n	8000906 <frame_expect_req+0x1e>
 80008fe:	68ba      	ldr	r2, [r7, #8]
 8000900:	683b      	ldr	r3, [r7, #0]
 8000902:	429a      	cmp	r2, r3
 8000904:	d202      	bcs.n	800090c <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000906:	f04f 33ff 	mov.w	r3, #4294967295
 800090a:	e012      	b.n	8000932 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 800090c:	2355      	movs	r3, #85	@ 0x55
 800090e:	22aa      	movs	r2, #170	@ 0xaa
 8000910:	68b9      	ldr	r1, [r7, #8]
 8000912:	68f8      	ldr	r0, [r7, #12]
 8000914:	f7ff ffab 	bl	800086e <has_header_tail>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d005      	beq.n	800092a <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 800091e:	68fb      	ldr	r3, [r7, #12]
 8000920:	3301      	adds	r3, #1
 8000922:	781b      	ldrb	r3, [r3, #0]
 8000924:	79fa      	ldrb	r2, [r7, #7]
 8000926:	429a      	cmp	r2, r3
 8000928:	d002      	beq.n	8000930 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 800092a:	f06f 0301 	mvn.w	r3, #1
 800092e:	e000      	b.n	8000932 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000930:	2300      	movs	r3, #0
}
 8000932:	4618      	mov	r0, r3
 8000934:	3710      	adds	r7, #16
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}

0800093a <motion_auto_friction_req_decoder>:
#include "Protocol/Requests/motion_auto_friction_request.h"

int motion_auto_friction_req_decoder(const uint8_t *raw, uint32_t len,
                                     motion_auto_friction_req_t *out) {
 800093a:	b580      	push	{r7, lr}
 800093c:	b086      	sub	sp, #24
 800093e:	af00      	add	r7, sp, #0
 8000940:	60f8      	str	r0, [r7, #12]
 8000942:	60b9      	str	r1, [r7, #8]
 8000944:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	2b00      	cmp	r3, #0
 800094a:	d002      	beq.n	8000952 <motion_auto_friction_req_decoder+0x18>
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	2b00      	cmp	r3, #0
 8000950:	d102      	bne.n	8000958 <motion_auto_friction_req_decoder+0x1e>
 8000952:	f04f 33ff 	mov.w	r3, #4294967295
 8000956:	e024      	b.n	80009a2 <motion_auto_friction_req_decoder+0x68>
    int st = frame_expect_req(raw, len, REQ_MOTION_AUTO_FRICTION, 8);
 8000958:	2308      	movs	r3, #8
 800095a:	2269      	movs	r2, #105	@ 0x69
 800095c:	68b9      	ldr	r1, [r7, #8]
 800095e:	68f8      	ldr	r0, [r7, #12]
 8000960:	f7ff ffc2 	bl	80008e8 <frame_expect_req>
 8000964:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 8000966:	697b      	ldr	r3, [r7, #20]
 8000968:	2b00      	cmp	r3, #0
 800096a:	d001      	beq.n	8000970 <motion_auto_friction_req_decoder+0x36>
 800096c:	697b      	ldr	r3, [r7, #20]
 800096e:	e018      	b.n	80009a2 <motion_auto_friction_req_decoder+0x68>
    out->frameId          = raw[2];
 8000970:	68fb      	ldr	r3, [r7, #12]
 8000972:	3302      	adds	r3, #2
 8000974:	781a      	ldrb	r2, [r3, #0]
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	701a      	strb	r2, [r3, #0]
    out->revolutions      = raw[3];
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	3303      	adds	r3, #3
 800097e:	781a      	ldrb	r2, [r3, #0]
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	705a      	strb	r2, [r3, #1]
    out->friction_segment = raw[4];
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	3304      	adds	r3, #4
 8000988:	781a      	ldrb	r2, [r3, #0]
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	709a      	strb	r2, [r3, #2]
    out->sample_limit     = be16_read(&raw[5]);
 800098e:	68fb      	ldr	r3, [r7, #12]
 8000990:	3305      	adds	r3, #5
 8000992:	4618      	mov	r0, r3
 8000994:	f7ff ff92 	bl	80008bc <be16_read>
 8000998:	4603      	mov	r3, r0
 800099a:	461a      	mov	r2, r3
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	809a      	strh	r2, [r3, #4]
    return PROTO_OK;
 80009a0:	2300      	movs	r3, #0
}
 80009a2:	4618      	mov	r0, r3
 80009a4:	3718      	adds	r7, #24
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}

080009aa <motion_auto_friction_req_make_default>:
int motion_auto_friction_req_set_parity(uint8_t *raw, uint32_t len) {
    (void)raw; (void)len;
    return 0;
}

motion_auto_friction_req_t motion_auto_friction_req_make_default(void) {
 80009aa:	b480      	push	{r7}
 80009ac:	b085      	sub	sp, #20
 80009ae:	af00      	add	r7, sp, #0
 80009b0:	6078      	str	r0, [r7, #4]
    motion_auto_friction_req_t d = {0};
 80009b2:	f107 0308 	add.w	r3, r7, #8
 80009b6:	2200      	movs	r2, #0
 80009b8:	601a      	str	r2, [r3, #0]
 80009ba:	809a      	strh	r2, [r3, #4]
    return d;
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	461a      	mov	r2, r3
 80009c0:	f107 0308 	add.w	r3, r7, #8
 80009c4:	6818      	ldr	r0, [r3, #0]
 80009c6:	6010      	str	r0, [r2, #0]
 80009c8:	889b      	ldrh	r3, [r3, #4]
 80009ca:	8093      	strh	r3, [r2, #4]
}
 80009cc:	6878      	ldr	r0, [r7, #4]
 80009ce:	3714      	adds	r7, #20
 80009d0:	46bd      	mov	sp, r7
 80009d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d6:	4770      	bx	lr

080009d8 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 80009d8:	b480      	push	{r7}
 80009da:	b085      	sub	sp, #20
 80009dc:	af00      	add	r7, sp, #0
 80009de:	60f8      	str	r0, [r7, #12]
 80009e0:	60b9      	str	r1, [r7, #8]
 80009e2:	4611      	mov	r1, r2
 80009e4:	461a      	mov	r2, r3
 80009e6:	460b      	mov	r3, r1
 80009e8:	71fb      	strb	r3, [r7, #7]
 80009ea:	4613      	mov	r3, r2
 80009ec:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 80009ee:	68fb      	ldr	r3, [r7, #12]
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d011      	beq.n	8000a18 <has_header_tail+0x40>
 80009f4:	68bb      	ldr	r3, [r7, #8]
 80009f6:	2b01      	cmp	r3, #1
 80009f8:	d90e      	bls.n	8000a18 <has_header_tail+0x40>
 80009fa:	68fb      	ldr	r3, [r7, #12]
 80009fc:	781b      	ldrb	r3, [r3, #0]
 80009fe:	79fa      	ldrb	r2, [r7, #7]
 8000a00:	429a      	cmp	r2, r3
 8000a02:	d109      	bne.n	8000a18 <has_header_tail+0x40>
 8000a04:	68bb      	ldr	r3, [r7, #8]
 8000a06:	3b01      	subs	r3, #1
 8000a08:	68fa      	ldr	r2, [r7, #12]
 8000a0a:	4413      	add	r3, r2
 8000a0c:	781b      	ldrb	r3, [r3, #0]
 8000a0e:	79ba      	ldrb	r2, [r7, #6]
 8000a10:	429a      	cmp	r2, r3
 8000a12:	d101      	bne.n	8000a18 <has_header_tail+0x40>
 8000a14:	2301      	movs	r3, #1
 8000a16:	e000      	b.n	8000a1a <has_header_tail+0x42>
 8000a18:	2300      	movs	r3, #0
}
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	3714      	adds	r7, #20
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a24:	4770      	bx	lr

08000a26 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000a26:	b580      	push	{r7, lr}
 8000a28:	b084      	sub	sp, #16
 8000a2a:	af00      	add	r7, sp, #0
 8000a2c:	60f8      	str	r0, [r7, #12]
 8000a2e:	60b9      	str	r1, [r7, #8]
 8000a30:	603b      	str	r3, [r7, #0]
 8000a32:	4613      	mov	r3, r2
 8000a34:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d003      	beq.n	8000a44 <frame_expect_req+0x1e>
 8000a3c:	68ba      	ldr	r2, [r7, #8]
 8000a3e:	683b      	ldr	r3, [r7, #0]
 8000a40:	429a      	cmp	r2, r3
 8000a42:	d202      	bcs.n	8000a4a <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000a44:	f04f 33ff 	mov.w	r3, #4294967295
 8000a48:	e012      	b.n	8000a70 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000a4a:	2355      	movs	r3, #85	@ 0x55
 8000a4c:	22aa      	movs	r2, #170	@ 0xaa
 8000a4e:	68b9      	ldr	r1, [r7, #8]
 8000a50:	68f8      	ldr	r0, [r7, #12]
 8000a52:	f7ff ffc1 	bl	80009d8 <has_header_tail>
 8000a56:	4603      	mov	r3, r0
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d005      	beq.n	8000a68 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	3301      	adds	r3, #1
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	79fa      	ldrb	r2, [r7, #7]
 8000a64:	429a      	cmp	r2, r3
 8000a66:	d002      	beq.n	8000a6e <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000a68:	f06f 0301 	mvn.w	r3, #1
 8000a6c:	e000      	b.n	8000a70 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000a6e:	2300      	movs	r3, #0
}
 8000a70:	4618      	mov	r0, r3
 8000a72:	3710      	adds	r7, #16
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd80      	pop	{r7, pc}

08000a78 <move_end_req_decoder>:
#include "Protocol/Requests/move_end_request.h"

int move_end_req_decoder(const uint8_t *raw, uint32_t len, move_end_req_t *out) {
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b086      	sub	sp, #24
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	60f8      	str	r0, [r7, #12]
 8000a80:	60b9      	str	r1, [r7, #8]
 8000a82:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d002      	beq.n	8000a90 <move_end_req_decoder+0x18>
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d102      	bne.n	8000a96 <move_end_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 8000a90:	f04f 33ff 	mov.w	r3, #4294967295
 8000a94:	e011      	b.n	8000aba <move_end_req_decoder+0x42>
	int st = frame_expect_req(raw, len, REQ_MOVE_END, 4);
 8000a96:	2304      	movs	r3, #4
 8000a98:	2206      	movs	r2, #6
 8000a9a:	68b9      	ldr	r1, [r7, #8]
 8000a9c:	68f8      	ldr	r0, [r7, #12]
 8000a9e:	f7ff ffc2 	bl	8000a26 <frame_expect_req>
 8000aa2:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 8000aa4:	697b      	ldr	r3, [r7, #20]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <move_end_req_decoder+0x36>
		return st;
 8000aaa:	697b      	ldr	r3, [r7, #20]
 8000aac:	e005      	b.n	8000aba <move_end_req_decoder+0x42>
	out->frameId = raw[2];
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	3302      	adds	r3, #2
 8000ab2:	781a      	ldrb	r2, [r3, #0]
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	701a      	strb	r2, [r3, #0]
	return PROTO_OK;
 8000ab8:	2300      	movs	r3, #0
}
 8000aba:	4618      	mov	r0, r3
 8000abc:	3718      	adds	r7, #24
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}

08000ac2 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000ac2:	b480      	push	{r7}
 8000ac4:	b085      	sub	sp, #20
 8000ac6:	af00      	add	r7, sp, #0
 8000ac8:	60f8      	str	r0, [r7, #12]
 8000aca:	60b9      	str	r1, [r7, #8]
 8000acc:	4611      	mov	r1, r2
 8000ace:	461a      	mov	r2, r3
 8000ad0:	460b      	mov	r3, r1
 8000ad2:	71fb      	strb	r3, [r7, #7]
 8000ad4:	4613      	mov	r3, r2
 8000ad6:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d011      	beq.n	8000b02 <has_header_tail+0x40>
 8000ade:	68bb      	ldr	r3, [r7, #8]
 8000ae0:	2b01      	cmp	r3, #1
 8000ae2:	d90e      	bls.n	8000b02 <has_header_tail+0x40>
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	79fa      	ldrb	r2, [r7, #7]
 8000aea:	429a      	cmp	r2, r3
 8000aec:	d109      	bne.n	8000b02 <has_header_tail+0x40>
 8000aee:	68bb      	ldr	r3, [r7, #8]
 8000af0:	3b01      	subs	r3, #1
 8000af2:	68fa      	ldr	r2, [r7, #12]
 8000af4:	4413      	add	r3, r2
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	79ba      	ldrb	r2, [r7, #6]
 8000afa:	429a      	cmp	r2, r3
 8000afc:	d101      	bne.n	8000b02 <has_header_tail+0x40>
 8000afe:	2301      	movs	r3, #1
 8000b00:	e000      	b.n	8000b04 <has_header_tail+0x42>
 8000b02:	2300      	movs	r3, #0
}
 8000b04:	4618      	mov	r0, r3
 8000b06:	3714      	adds	r7, #20
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0e:	4770      	bx	lr

08000b10 <be16_read>:
static inline uint16_t be16_read(const uint8_t *p) {
 8000b10:	b480      	push	{r7}
 8000b12:	b083      	sub	sp, #12
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
	return (uint16_t) ((((uint16_t) p[0]) << 8) | p[1]);
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	b21b      	sxth	r3, r3
 8000b1e:	021b      	lsls	r3, r3, #8
 8000b20:	b21a      	sxth	r2, r3
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	3301      	adds	r3, #1
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	b21b      	sxth	r3, r3
 8000b2a:	4313      	orrs	r3, r2
 8000b2c:	b21b      	sxth	r3, r3
 8000b2e:	b29b      	uxth	r3, r3
}
 8000b30:	4618      	mov	r0, r3
 8000b32:	370c      	adds	r7, #12
 8000b34:	46bd      	mov	sp, r7
 8000b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3a:	4770      	bx	lr

08000b3c <be32_read>:
static inline uint32_t be32_read(const uint8_t *p) {
 8000b3c:	b480      	push	{r7}
 8000b3e:	b083      	sub	sp, #12
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
	return (((uint32_t) p[0] << 24) | ((uint32_t) p[1] << 16)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	781b      	ldrb	r3, [r3, #0]
 8000b48:	061a      	lsls	r2, r3, #24
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	3301      	adds	r3, #1
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	041b      	lsls	r3, r3, #16
 8000b52:	431a      	orrs	r2, r3
			| ((uint32_t) p[2] << 8) | (uint32_t) p[3]);
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	3302      	adds	r3, #2
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	021b      	lsls	r3, r3, #8
 8000b5c:	4313      	orrs	r3, r2
 8000b5e:	687a      	ldr	r2, [r7, #4]
 8000b60:	3203      	adds	r2, #3
 8000b62:	7812      	ldrb	r2, [r2, #0]
 8000b64:	4313      	orrs	r3, r2
}
 8000b66:	4618      	mov	r0, r3
 8000b68:	370c      	adds	r7, #12
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b70:	4770      	bx	lr

08000b72 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000b72:	b580      	push	{r7, lr}
 8000b74:	b084      	sub	sp, #16
 8000b76:	af00      	add	r7, sp, #0
 8000b78:	60f8      	str	r0, [r7, #12]
 8000b7a:	60b9      	str	r1, [r7, #8]
 8000b7c:	603b      	str	r3, [r7, #0]
 8000b7e:	4613      	mov	r3, r2
 8000b80:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d003      	beq.n	8000b90 <frame_expect_req+0x1e>
 8000b88:	68ba      	ldr	r2, [r7, #8]
 8000b8a:	683b      	ldr	r3, [r7, #0]
 8000b8c:	429a      	cmp	r2, r3
 8000b8e:	d202      	bcs.n	8000b96 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000b90:	f04f 33ff 	mov.w	r3, #4294967295
 8000b94:	e012      	b.n	8000bbc <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000b96:	2355      	movs	r3, #85	@ 0x55
 8000b98:	22aa      	movs	r2, #170	@ 0xaa
 8000b9a:	68b9      	ldr	r1, [r7, #8]
 8000b9c:	68f8      	ldr	r0, [r7, #12]
 8000b9e:	f7ff ff90 	bl	8000ac2 <has_header_tail>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d005      	beq.n	8000bb4 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	3301      	adds	r3, #1
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	79fa      	ldrb	r2, [r7, #7]
 8000bb0:	429a      	cmp	r2, r3
 8000bb2:	d002      	beq.n	8000bba <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000bb4:	f06f 0301 	mvn.w	r3, #1
 8000bb8:	e000      	b.n	8000bbc <frame_expect_req+0x4a>
	return PROTO_OK;
 8000bba:	2300      	movs	r3, #0
}
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	3710      	adds	r7, #16
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}

08000bc4 <move_queue_add_req_decoder>:
#include "Protocol/Requests/move_queue_add_request.h"

int move_queue_add_req_decoder(const uint8_t *raw, uint32_t len,
		move_queue_add_req_t *out) {
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b086      	sub	sp, #24
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	60f8      	str	r0, [r7, #12]
 8000bcc:	60b9      	str	r1, [r7, #8]
 8000bce:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d002      	beq.n	8000bdc <move_queue_add_req_decoder+0x18>
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d102      	bne.n	8000be2 <move_queue_add_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 8000bdc:	f04f 33ff 	mov.w	r3, #4294967295
 8000be0:	e09a      	b.n	8000d18 <move_queue_add_req_decoder+0x154>
	int st = frame_expect_req(raw, len, REQ_MOVE_QUEUE_ADD, 42);
 8000be2:	232a      	movs	r3, #42	@ 0x2a
 8000be4:	2201      	movs	r2, #1
 8000be6:	68b9      	ldr	r1, [r7, #8]
 8000be8:	68f8      	ldr	r0, [r7, #12]
 8000bea:	f7ff ffc2 	bl	8000b72 <frame_expect_req>
 8000bee:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 8000bf0:	697b      	ldr	r3, [r7, #20]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d001      	beq.n	8000bfa <move_queue_add_req_decoder+0x36>
		return st;
 8000bf6:	697b      	ldr	r3, [r7, #20]
 8000bf8:	e08e      	b.n	8000d18 <move_queue_add_req_decoder+0x154>
	out->frameId = raw[2];
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	3302      	adds	r3, #2
 8000bfe:	781a      	ldrb	r2, [r3, #0]
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	701a      	strb	r2, [r3, #0]
	out->dirMask = raw[3];
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	3303      	adds	r3, #3
 8000c08:	781a      	ldrb	r2, [r3, #0]
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	705a      	strb	r2, [r3, #1]
	out->vx = be16_read(&raw[4]);
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	3304      	adds	r3, #4
 8000c12:	4618      	mov	r0, r3
 8000c14:	f7ff ff7c 	bl	8000b10 <be16_read>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	461a      	mov	r2, r3
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	805a      	strh	r2, [r3, #2]
	out->sx = be32_read(&raw[6]);
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	3306      	adds	r3, #6
 8000c24:	4618      	mov	r0, r3
 8000c26:	f7ff ff89 	bl	8000b3c <be32_read>
 8000c2a:	4602      	mov	r2, r0
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	605a      	str	r2, [r3, #4]
	out->vy = be16_read(&raw[10]);
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	330a      	adds	r3, #10
 8000c34:	4618      	mov	r0, r3
 8000c36:	f7ff ff6b 	bl	8000b10 <be16_read>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	461a      	mov	r2, r3
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	811a      	strh	r2, [r3, #8]
	out->sy = be32_read(&raw[12]);
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	330c      	adds	r3, #12
 8000c46:	4618      	mov	r0, r3
 8000c48:	f7ff ff78 	bl	8000b3c <be32_read>
 8000c4c:	4602      	mov	r2, r0
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	60da      	str	r2, [r3, #12]
	out->vz = be16_read(&raw[16]);
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	3310      	adds	r3, #16
 8000c56:	4618      	mov	r0, r3
 8000c58:	f7ff ff5a 	bl	8000b10 <be16_read>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	461a      	mov	r2, r3
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	821a      	strh	r2, [r3, #16]
	out->sz = be32_read(&raw[18]);
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	3312      	adds	r3, #18
 8000c68:	4618      	mov	r0, r3
 8000c6a:	f7ff ff67 	bl	8000b3c <be32_read>
 8000c6e:	4602      	mov	r2, r0
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	615a      	str	r2, [r3, #20]
	out->kp_x = be16_read(&raw[22]);
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	3316      	adds	r3, #22
 8000c78:	4618      	mov	r0, r3
 8000c7a:	f7ff ff49 	bl	8000b10 <be16_read>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	461a      	mov	r2, r3
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	831a      	strh	r2, [r3, #24]
	out->ki_x = be16_read(&raw[24]);
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	3318      	adds	r3, #24
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f7ff ff40 	bl	8000b10 <be16_read>
 8000c90:	4603      	mov	r3, r0
 8000c92:	461a      	mov	r2, r3
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	835a      	strh	r2, [r3, #26]
	out->kd_x = be16_read(&raw[26]);
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	331a      	adds	r3, #26
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f7ff ff37 	bl	8000b10 <be16_read>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	461a      	mov	r2, r3
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	839a      	strh	r2, [r3, #28]
	out->kp_y = be16_read(&raw[28]);
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	331c      	adds	r3, #28
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f7ff ff2e 	bl	8000b10 <be16_read>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	461a      	mov	r2, r3
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	83da      	strh	r2, [r3, #30]
	out->ki_y = be16_read(&raw[30]);
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	331e      	adds	r3, #30
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	f7ff ff25 	bl	8000b10 <be16_read>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	461a      	mov	r2, r3
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	841a      	strh	r2, [r3, #32]
	out->kd_y = be16_read(&raw[32]);
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	3320      	adds	r3, #32
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f7ff ff1c 	bl	8000b10 <be16_read>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	461a      	mov	r2, r3
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	845a      	strh	r2, [r3, #34]	@ 0x22
	out->kp_z = be16_read(&raw[34]);
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	3322      	adds	r3, #34	@ 0x22
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f7ff ff13 	bl	8000b10 <be16_read>
 8000cea:	4603      	mov	r3, r0
 8000cec:	461a      	mov	r2, r3
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	849a      	strh	r2, [r3, #36]	@ 0x24
	out->ki_z = be16_read(&raw[36]);
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	3324      	adds	r3, #36	@ 0x24
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f7ff ff0a 	bl	8000b10 <be16_read>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	461a      	mov	r2, r3
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	84da      	strh	r2, [r3, #38]	@ 0x26
	out->kd_z = be16_read(&raw[38]);
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	3326      	adds	r3, #38	@ 0x26
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f7ff ff01 	bl	8000b10 <be16_read>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	461a      	mov	r2, r3
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	851a      	strh	r2, [r3, #40]	@ 0x28
	return PROTO_OK;
 8000d16:	2300      	movs	r3, #0
}
 8000d18:	4618      	mov	r0, r3
 8000d1a:	3718      	adds	r7, #24
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	bd80      	pop	{r7, pc}

08000d20 <move_queue_add_req_make_default>:
int move_queue_add_req_set_parity(uint8_t *raw, uint32_t len) {
	if (!raw || len < 42)
		return PROTO_ERR_ARG;
	return parity_set_bit_1N(raw, 39, 40);
}
move_queue_add_req_t move_queue_add_req_make_default(void) {
 8000d20:	b5b0      	push	{r4, r5, r7, lr}
 8000d22:	b08e      	sub	sp, #56	@ 0x38
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
	move_queue_add_req_t d = { 0 };
 8000d28:	f107 030c 	add.w	r3, r7, #12
 8000d2c:	222c      	movs	r2, #44	@ 0x2c
 8000d2e:	2100      	movs	r1, #0
 8000d30:	4618      	mov	r0, r3
 8000d32:	f010 f8eb 	bl	8010f0c <memset>
	return d;
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	461d      	mov	r5, r3
 8000d3a:	f107 040c 	add.w	r4, r7, #12
 8000d3e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d40:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d42:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d44:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d46:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000d4a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8000d4e:	6878      	ldr	r0, [r7, #4]
 8000d50:	3738      	adds	r7, #56	@ 0x38
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bdb0      	pop	{r4, r5, r7, pc}

08000d56 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000d56:	b480      	push	{r7}
 8000d58:	b085      	sub	sp, #20
 8000d5a:	af00      	add	r7, sp, #0
 8000d5c:	60f8      	str	r0, [r7, #12]
 8000d5e:	60b9      	str	r1, [r7, #8]
 8000d60:	4611      	mov	r1, r2
 8000d62:	461a      	mov	r2, r3
 8000d64:	460b      	mov	r3, r1
 8000d66:	71fb      	strb	r3, [r7, #7]
 8000d68:	4613      	mov	r3, r2
 8000d6a:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d011      	beq.n	8000d96 <has_header_tail+0x40>
 8000d72:	68bb      	ldr	r3, [r7, #8]
 8000d74:	2b01      	cmp	r3, #1
 8000d76:	d90e      	bls.n	8000d96 <has_header_tail+0x40>
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	79fa      	ldrb	r2, [r7, #7]
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d109      	bne.n	8000d96 <has_header_tail+0x40>
 8000d82:	68bb      	ldr	r3, [r7, #8]
 8000d84:	3b01      	subs	r3, #1
 8000d86:	68fa      	ldr	r2, [r7, #12]
 8000d88:	4413      	add	r3, r2
 8000d8a:	781b      	ldrb	r3, [r3, #0]
 8000d8c:	79ba      	ldrb	r2, [r7, #6]
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d101      	bne.n	8000d96 <has_header_tail+0x40>
 8000d92:	2301      	movs	r3, #1
 8000d94:	e000      	b.n	8000d98 <has_header_tail+0x42>
 8000d96:	2300      	movs	r3, #0
}
 8000d98:	4618      	mov	r0, r3
 8000d9a:	3714      	adds	r7, #20
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da2:	4770      	bx	lr

08000da4 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b084      	sub	sp, #16
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	60f8      	str	r0, [r7, #12]
 8000dac:	60b9      	str	r1, [r7, #8]
 8000dae:	603b      	str	r3, [r7, #0]
 8000db0:	4613      	mov	r3, r2
 8000db2:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d003      	beq.n	8000dc2 <frame_expect_req+0x1e>
 8000dba:	68ba      	ldr	r2, [r7, #8]
 8000dbc:	683b      	ldr	r3, [r7, #0]
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d202      	bcs.n	8000dc8 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000dc2:	f04f 33ff 	mov.w	r3, #4294967295
 8000dc6:	e012      	b.n	8000dee <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000dc8:	2355      	movs	r3, #85	@ 0x55
 8000dca:	22aa      	movs	r2, #170	@ 0xaa
 8000dcc:	68b9      	ldr	r1, [r7, #8]
 8000dce:	68f8      	ldr	r0, [r7, #12]
 8000dd0:	f7ff ffc1 	bl	8000d56 <has_header_tail>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d005      	beq.n	8000de6 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000dda:	68fb      	ldr	r3, [r7, #12]
 8000ddc:	3301      	adds	r3, #1
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	79fa      	ldrb	r2, [r7, #7]
 8000de2:	429a      	cmp	r2, r3
 8000de4:	d002      	beq.n	8000dec <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000de6:	f06f 0301 	mvn.w	r3, #1
 8000dea:	e000      	b.n	8000dee <frame_expect_req+0x4a>
	return PROTO_OK;
 8000dec:	2300      	movs	r3, #0
}
 8000dee:	4618      	mov	r0, r3
 8000df0:	3710      	adds	r7, #16
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}

08000df6 <move_queue_status_req_decoder>:
#include "Protocol/Requests/move_queue_status_request.h"

int move_queue_status_req_decoder(const uint8_t *raw, uint32_t len,
		move_queue_status_req_t *out) {
 8000df6:	b580      	push	{r7, lr}
 8000df8:	b086      	sub	sp, #24
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	60f8      	str	r0, [r7, #12]
 8000dfe:	60b9      	str	r1, [r7, #8]
 8000e00:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d002      	beq.n	8000e0e <move_queue_status_req_decoder+0x18>
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d102      	bne.n	8000e14 <move_queue_status_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 8000e0e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e12:	e011      	b.n	8000e38 <move_queue_status_req_decoder+0x42>
	int st = frame_expect_req(raw, len, REQ_MOVE_QUEUE_STATUS, 4);
 8000e14:	2304      	movs	r3, #4
 8000e16:	2202      	movs	r2, #2
 8000e18:	68b9      	ldr	r1, [r7, #8]
 8000e1a:	68f8      	ldr	r0, [r7, #12]
 8000e1c:	f7ff ffc2 	bl	8000da4 <frame_expect_req>
 8000e20:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 8000e22:	697b      	ldr	r3, [r7, #20]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d001      	beq.n	8000e2c <move_queue_status_req_decoder+0x36>
		return st;
 8000e28:	697b      	ldr	r3, [r7, #20]
 8000e2a:	e005      	b.n	8000e38 <move_queue_status_req_decoder+0x42>
	out->frameId = raw[2];
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	3302      	adds	r3, #2
 8000e30:	781a      	ldrb	r2, [r3, #0]
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	701a      	strb	r2, [r3, #0]
	return PROTO_OK;
 8000e36:	2300      	movs	r3, #0
}
 8000e38:	4618      	mov	r0, r3
 8000e3a:	3718      	adds	r7, #24
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}

08000e40 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000e40:	b480      	push	{r7}
 8000e42:	b085      	sub	sp, #20
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	60f8      	str	r0, [r7, #12]
 8000e48:	60b9      	str	r1, [r7, #8]
 8000e4a:	4611      	mov	r1, r2
 8000e4c:	461a      	mov	r2, r3
 8000e4e:	460b      	mov	r3, r1
 8000e50:	71fb      	strb	r3, [r7, #7]
 8000e52:	4613      	mov	r3, r2
 8000e54:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d011      	beq.n	8000e80 <has_header_tail+0x40>
 8000e5c:	68bb      	ldr	r3, [r7, #8]
 8000e5e:	2b01      	cmp	r3, #1
 8000e60:	d90e      	bls.n	8000e80 <has_header_tail+0x40>
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	781b      	ldrb	r3, [r3, #0]
 8000e66:	79fa      	ldrb	r2, [r7, #7]
 8000e68:	429a      	cmp	r2, r3
 8000e6a:	d109      	bne.n	8000e80 <has_header_tail+0x40>
 8000e6c:	68bb      	ldr	r3, [r7, #8]
 8000e6e:	3b01      	subs	r3, #1
 8000e70:	68fa      	ldr	r2, [r7, #12]
 8000e72:	4413      	add	r3, r2
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	79ba      	ldrb	r2, [r7, #6]
 8000e78:	429a      	cmp	r2, r3
 8000e7a:	d101      	bne.n	8000e80 <has_header_tail+0x40>
 8000e7c:	2301      	movs	r3, #1
 8000e7e:	e000      	b.n	8000e82 <has_header_tail+0x42>
 8000e80:	2300      	movs	r3, #0
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	3714      	adds	r7, #20
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr

08000e8e <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000e8e:	b580      	push	{r7, lr}
 8000e90:	b084      	sub	sp, #16
 8000e92:	af00      	add	r7, sp, #0
 8000e94:	60f8      	str	r0, [r7, #12]
 8000e96:	60b9      	str	r1, [r7, #8]
 8000e98:	603b      	str	r3, [r7, #0]
 8000e9a:	4613      	mov	r3, r2
 8000e9c:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d003      	beq.n	8000eac <frame_expect_req+0x1e>
 8000ea4:	68ba      	ldr	r2, [r7, #8]
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	429a      	cmp	r2, r3
 8000eaa:	d202      	bcs.n	8000eb2 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000eac:	f04f 33ff 	mov.w	r3, #4294967295
 8000eb0:	e012      	b.n	8000ed8 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000eb2:	2355      	movs	r3, #85	@ 0x55
 8000eb4:	22aa      	movs	r2, #170	@ 0xaa
 8000eb6:	68b9      	ldr	r1, [r7, #8]
 8000eb8:	68f8      	ldr	r0, [r7, #12]
 8000eba:	f7ff ffc1 	bl	8000e40 <has_header_tail>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d005      	beq.n	8000ed0 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	3301      	adds	r3, #1
 8000ec8:	781b      	ldrb	r3, [r3, #0]
 8000eca:	79fa      	ldrb	r2, [r7, #7]
 8000ecc:	429a      	cmp	r2, r3
 8000ece:	d002      	beq.n	8000ed6 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000ed0:	f06f 0301 	mvn.w	r3, #1
 8000ed4:	e000      	b.n	8000ed8 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000ed6:	2300      	movs	r3, #0
}
 8000ed8:	4618      	mov	r0, r3
 8000eda:	3710      	adds	r7, #16
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}

08000ee0 <set_microsteps_axes_req_decoder>:
#include "Protocol/Requests/set_microsteps_axes_request.h"

int set_microsteps_axes_req_decoder(const uint8_t *raw, uint32_t len,
                                    set_microsteps_axes_req_t *out) {
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b086      	sub	sp, #24
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	60f8      	str	r0, [r7, #12]
 8000ee8:	60b9      	str	r1, [r7, #8]
 8000eea:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d002      	beq.n	8000ef8 <set_microsteps_axes_req_decoder+0x18>
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d102      	bne.n	8000efe <set_microsteps_axes_req_decoder+0x1e>
 8000ef8:	f04f 33ff 	mov.w	r3, #4294967295
 8000efc:	e020      	b.n	8000f40 <set_microsteps_axes_req_decoder+0x60>
    int st = frame_expect_req(raw, len, REQ_SET_MICROSTEPS_AX, 7);
 8000efe:	2307      	movs	r3, #7
 8000f00:	2227      	movs	r2, #39	@ 0x27
 8000f02:	68b9      	ldr	r1, [r7, #8]
 8000f04:	68f8      	ldr	r0, [r7, #12]
 8000f06:	f7ff ffc2 	bl	8000e8e <frame_expect_req>
 8000f0a:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 8000f0c:	697b      	ldr	r3, [r7, #20]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d001      	beq.n	8000f16 <set_microsteps_axes_req_decoder+0x36>
 8000f12:	697b      	ldr	r3, [r7, #20]
 8000f14:	e014      	b.n	8000f40 <set_microsteps_axes_req_decoder+0x60>
    out->frameId = raw[2];
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	3302      	adds	r3, #2
 8000f1a:	781a      	ldrb	r2, [r3, #0]
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	701a      	strb	r2, [r3, #0]
    out->ms_x = raw[3];
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	3303      	adds	r3, #3
 8000f24:	781a      	ldrb	r2, [r3, #0]
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	705a      	strb	r2, [r3, #1]
    out->ms_y = raw[4];
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	3304      	adds	r3, #4
 8000f2e:	781a      	ldrb	r2, [r3, #0]
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	709a      	strb	r2, [r3, #2]
    out->ms_z = raw[5];
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	3305      	adds	r3, #5
 8000f38:	781a      	ldrb	r2, [r3, #0]
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	70da      	strb	r2, [r3, #3]
    return PROTO_OK;
 8000f3e:	2300      	movs	r3, #0
}
 8000f40:	4618      	mov	r0, r3
 8000f42:	3718      	adds	r7, #24
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}

08000f48 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000f48:	b480      	push	{r7}
 8000f4a:	b085      	sub	sp, #20
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	60f8      	str	r0, [r7, #12]
 8000f50:	60b9      	str	r1, [r7, #8]
 8000f52:	4611      	mov	r1, r2
 8000f54:	461a      	mov	r2, r3
 8000f56:	460b      	mov	r3, r1
 8000f58:	71fb      	strb	r3, [r7, #7]
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d011      	beq.n	8000f88 <has_header_tail+0x40>
 8000f64:	68bb      	ldr	r3, [r7, #8]
 8000f66:	2b01      	cmp	r3, #1
 8000f68:	d90e      	bls.n	8000f88 <has_header_tail+0x40>
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	79fa      	ldrb	r2, [r7, #7]
 8000f70:	429a      	cmp	r2, r3
 8000f72:	d109      	bne.n	8000f88 <has_header_tail+0x40>
 8000f74:	68bb      	ldr	r3, [r7, #8]
 8000f76:	3b01      	subs	r3, #1
 8000f78:	68fa      	ldr	r2, [r7, #12]
 8000f7a:	4413      	add	r3, r2
 8000f7c:	781b      	ldrb	r3, [r3, #0]
 8000f7e:	79ba      	ldrb	r2, [r7, #6]
 8000f80:	429a      	cmp	r2, r3
 8000f82:	d101      	bne.n	8000f88 <has_header_tail+0x40>
 8000f84:	2301      	movs	r3, #1
 8000f86:	e000      	b.n	8000f8a <has_header_tail+0x42>
 8000f88:	2300      	movs	r3, #0
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	3714      	adds	r7, #20
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr

08000f96 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000f96:	b580      	push	{r7, lr}
 8000f98:	b084      	sub	sp, #16
 8000f9a:	af00      	add	r7, sp, #0
 8000f9c:	60f8      	str	r0, [r7, #12]
 8000f9e:	60b9      	str	r1, [r7, #8]
 8000fa0:	603b      	str	r3, [r7, #0]
 8000fa2:	4613      	mov	r3, r2
 8000fa4:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d003      	beq.n	8000fb4 <frame_expect_req+0x1e>
 8000fac:	68ba      	ldr	r2, [r7, #8]
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	429a      	cmp	r2, r3
 8000fb2:	d202      	bcs.n	8000fba <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000fb4:	f04f 33ff 	mov.w	r3, #4294967295
 8000fb8:	e012      	b.n	8000fe0 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000fba:	2355      	movs	r3, #85	@ 0x55
 8000fbc:	22aa      	movs	r2, #170	@ 0xaa
 8000fbe:	68b9      	ldr	r1, [r7, #8]
 8000fc0:	68f8      	ldr	r0, [r7, #12]
 8000fc2:	f7ff ffc1 	bl	8000f48 <has_header_tail>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d005      	beq.n	8000fd8 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	3301      	adds	r3, #1
 8000fd0:	781b      	ldrb	r3, [r3, #0]
 8000fd2:	79fa      	ldrb	r2, [r7, #7]
 8000fd4:	429a      	cmp	r2, r3
 8000fd6:	d002      	beq.n	8000fde <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000fd8:	f06f 0301 	mvn.w	r3, #1
 8000fdc:	e000      	b.n	8000fe0 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000fde:	2300      	movs	r3, #0
}
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	3710      	adds	r7, #16
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}

08000fe8 <set_microsteps_req_decoder>:
#include "Protocol/Requests/set_microsteps_request.h"

int set_microsteps_req_decoder(const uint8_t *raw, uint32_t len, set_microsteps_req_t *out) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	60f8      	str	r0, [r7, #12]
 8000ff0:	60b9      	str	r1, [r7, #8]
 8000ff2:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d002      	beq.n	8001000 <set_microsteps_req_decoder+0x18>
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d102      	bne.n	8001006 <set_microsteps_req_decoder+0x1e>
 8001000:	f04f 33ff 	mov.w	r3, #4294967295
 8001004:	e017      	b.n	8001036 <set_microsteps_req_decoder+0x4e>
    int st = frame_expect_req(raw, len, REQ_SET_MICROSTEPS, 5);
 8001006:	2305      	movs	r3, #5
 8001008:	2226      	movs	r2, #38	@ 0x26
 800100a:	68b9      	ldr	r1, [r7, #8]
 800100c:	68f8      	ldr	r0, [r7, #12]
 800100e:	f7ff ffc2 	bl	8000f96 <frame_expect_req>
 8001012:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <set_microsteps_req_decoder+0x36>
 800101a:	697b      	ldr	r3, [r7, #20]
 800101c:	e00b      	b.n	8001036 <set_microsteps_req_decoder+0x4e>
    out->frameId = raw[2];
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	3302      	adds	r3, #2
 8001022:	781a      	ldrb	r2, [r3, #0]
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	701a      	strb	r2, [r3, #0]
    out->microsteps = (uint16_t)raw[3];
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	3303      	adds	r3, #3
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	461a      	mov	r2, r3
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	805a      	strh	r2, [r3, #2]
    return PROTO_OK;
 8001034:	2300      	movs	r3, #0
}
 8001036:	4618      	mov	r0, r3
 8001038:	3718      	adds	r7, #24
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}

0800103e <has_header_tail>:
		uint8_t header, uint8_t tail) {
 800103e:	b480      	push	{r7}
 8001040:	b085      	sub	sp, #20
 8001042:	af00      	add	r7, sp, #0
 8001044:	60f8      	str	r0, [r7, #12]
 8001046:	60b9      	str	r1, [r7, #8]
 8001048:	4611      	mov	r1, r2
 800104a:	461a      	mov	r2, r3
 800104c:	460b      	mov	r3, r1
 800104e:	71fb      	strb	r3, [r7, #7]
 8001050:	4613      	mov	r3, r2
 8001052:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d011      	beq.n	800107e <has_header_tail+0x40>
 800105a:	68bb      	ldr	r3, [r7, #8]
 800105c:	2b01      	cmp	r3, #1
 800105e:	d90e      	bls.n	800107e <has_header_tail+0x40>
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	79fa      	ldrb	r2, [r7, #7]
 8001066:	429a      	cmp	r2, r3
 8001068:	d109      	bne.n	800107e <has_header_tail+0x40>
 800106a:	68bb      	ldr	r3, [r7, #8]
 800106c:	3b01      	subs	r3, #1
 800106e:	68fa      	ldr	r2, [r7, #12]
 8001070:	4413      	add	r3, r2
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	79ba      	ldrb	r2, [r7, #6]
 8001076:	429a      	cmp	r2, r3
 8001078:	d101      	bne.n	800107e <has_header_tail+0x40>
 800107a:	2301      	movs	r3, #1
 800107c:	e000      	b.n	8001080 <has_header_tail+0x42>
 800107e:	2300      	movs	r3, #0
}
 8001080:	4618      	mov	r0, r3
 8001082:	3714      	adds	r7, #20
 8001084:	46bd      	mov	sp, r7
 8001086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108a:	4770      	bx	lr

0800108c <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 800108c:	b580      	push	{r7, lr}
 800108e:	b084      	sub	sp, #16
 8001090:	af00      	add	r7, sp, #0
 8001092:	60f8      	str	r0, [r7, #12]
 8001094:	60b9      	str	r1, [r7, #8]
 8001096:	603b      	str	r3, [r7, #0]
 8001098:	4613      	mov	r3, r2
 800109a:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d003      	beq.n	80010aa <frame_expect_req+0x1e>
 80010a2:	68ba      	ldr	r2, [r7, #8]
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	429a      	cmp	r2, r3
 80010a8:	d202      	bcs.n	80010b0 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 80010aa:	f04f 33ff 	mov.w	r3, #4294967295
 80010ae:	e012      	b.n	80010d6 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 80010b0:	2355      	movs	r3, #85	@ 0x55
 80010b2:	22aa      	movs	r2, #170	@ 0xaa
 80010b4:	68b9      	ldr	r1, [r7, #8]
 80010b6:	68f8      	ldr	r0, [r7, #12]
 80010b8:	f7ff ffc1 	bl	800103e <has_header_tail>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d005      	beq.n	80010ce <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	3301      	adds	r3, #1
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	79fa      	ldrb	r2, [r7, #7]
 80010ca:	429a      	cmp	r2, r3
 80010cc:	d002      	beq.n	80010d4 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 80010ce:	f06f 0301 	mvn.w	r3, #1
 80010d2:	e000      	b.n	80010d6 <frame_expect_req+0x4a>
	return PROTO_OK;
 80010d4:	2300      	movs	r3, #0
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	3710      	adds	r7, #16
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}

080010de <set_origin_req_decoder>:
#include "Protocol/Requests/set_origin_request.h"

int set_origin_req_decoder(const uint8_t *raw, uint32_t len, set_origin_req_t *out) {
 80010de:	b580      	push	{r7, lr}
 80010e0:	b086      	sub	sp, #24
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	60f8      	str	r0, [r7, #12]
 80010e6:	60b9      	str	r1, [r7, #8]
 80010e8:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d002      	beq.n	80010f6 <set_origin_req_decoder+0x18>
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d102      	bne.n	80010fc <set_origin_req_decoder+0x1e>
 80010f6:	f04f 33ff 	mov.w	r3, #4294967295
 80010fa:	e01e      	b.n	800113a <set_origin_req_decoder+0x5c>
    int st = frame_expect_req(raw, len, REQ_SET_ORIGIN, 6);
 80010fc:	2306      	movs	r3, #6
 80010fe:	2224      	movs	r2, #36	@ 0x24
 8001100:	68b9      	ldr	r1, [r7, #8]
 8001102:	68f8      	ldr	r0, [r7, #12]
 8001104:	f7ff ffc2 	bl	800108c <frame_expect_req>
 8001108:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 800110a:	697b      	ldr	r3, [r7, #20]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d001      	beq.n	8001114 <set_origin_req_decoder+0x36>
 8001110:	697b      	ldr	r3, [r7, #20]
 8001112:	e012      	b.n	800113a <set_origin_req_decoder+0x5c>
    out->frameId = raw[2];
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	3302      	adds	r3, #2
 8001118:	781a      	ldrb	r2, [r3, #0]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	701a      	strb	r2, [r3, #0]
    out->mask = raw[3] & 0x07u;
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	3303      	adds	r3, #3
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	f003 0307 	and.w	r3, r3, #7
 8001128:	b2da      	uxtb	r2, r3
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	705a      	strb	r2, [r3, #1]
    out->mode = raw[4];
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	3304      	adds	r3, #4
 8001132:	781a      	ldrb	r2, [r3, #0]
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	709a      	strb	r2, [r3, #2]
    return PROTO_OK;
 8001138:	2300      	movs	r3, #0
}
 800113a:	4618      	mov	r0, r3
 800113c:	3718      	adds	r7, #24
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}

08001142 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8001142:	b480      	push	{r7}
 8001144:	b085      	sub	sp, #20
 8001146:	af00      	add	r7, sp, #0
 8001148:	60f8      	str	r0, [r7, #12]
 800114a:	60b9      	str	r1, [r7, #8]
 800114c:	4611      	mov	r1, r2
 800114e:	461a      	mov	r2, r3
 8001150:	460b      	mov	r3, r1
 8001152:	71fb      	strb	r3, [r7, #7]
 8001154:	4613      	mov	r3, r2
 8001156:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d011      	beq.n	8001182 <has_header_tail+0x40>
 800115e:	68bb      	ldr	r3, [r7, #8]
 8001160:	2b01      	cmp	r3, #1
 8001162:	d90e      	bls.n	8001182 <has_header_tail+0x40>
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	79fa      	ldrb	r2, [r7, #7]
 800116a:	429a      	cmp	r2, r3
 800116c:	d109      	bne.n	8001182 <has_header_tail+0x40>
 800116e:	68bb      	ldr	r3, [r7, #8]
 8001170:	3b01      	subs	r3, #1
 8001172:	68fa      	ldr	r2, [r7, #12]
 8001174:	4413      	add	r3, r2
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	79ba      	ldrb	r2, [r7, #6]
 800117a:	429a      	cmp	r2, r3
 800117c:	d101      	bne.n	8001182 <has_header_tail+0x40>
 800117e:	2301      	movs	r3, #1
 8001180:	e000      	b.n	8001184 <has_header_tail+0x42>
 8001182:	2300      	movs	r3, #0
}
 8001184:	4618      	mov	r0, r3
 8001186:	3714      	adds	r7, #20
 8001188:	46bd      	mov	sp, r7
 800118a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118e:	4770      	bx	lr

08001190 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8001190:	b580      	push	{r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af00      	add	r7, sp, #0
 8001196:	60f8      	str	r0, [r7, #12]
 8001198:	60b9      	str	r1, [r7, #8]
 800119a:	603b      	str	r3, [r7, #0]
 800119c:	4613      	mov	r3, r2
 800119e:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d003      	beq.n	80011ae <frame_expect_req+0x1e>
 80011a6:	68ba      	ldr	r2, [r7, #8]
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	429a      	cmp	r2, r3
 80011ac:	d202      	bcs.n	80011b4 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 80011ae:	f04f 33ff 	mov.w	r3, #4294967295
 80011b2:	e012      	b.n	80011da <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 80011b4:	2355      	movs	r3, #85	@ 0x55
 80011b6:	22aa      	movs	r2, #170	@ 0xaa
 80011b8:	68b9      	ldr	r1, [r7, #8]
 80011ba:	68f8      	ldr	r0, [r7, #12]
 80011bc:	f7ff ffc1 	bl	8001142 <has_header_tail>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d005      	beq.n	80011d2 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	3301      	adds	r3, #1
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	79fa      	ldrb	r2, [r7, #7]
 80011ce:	429a      	cmp	r2, r3
 80011d0:	d002      	beq.n	80011d8 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 80011d2:	f06f 0301 	mvn.w	r3, #1
 80011d6:	e000      	b.n	80011da <frame_expect_req+0x4a>
	return PROTO_OK;
 80011d8:	2300      	movs	r3, #0
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3710      	adds	r7, #16
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}

080011e2 <start_move_req_decoder>:
#include "Protocol/Requests/start_move_request.h"

int start_move_req_decoder(const uint8_t *raw, uint32_t len,
		start_move_req_t *out) {
 80011e2:	b580      	push	{r7, lr}
 80011e4:	b086      	sub	sp, #24
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	60f8      	str	r0, [r7, #12]
 80011ea:	60b9      	str	r1, [r7, #8]
 80011ec:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d002      	beq.n	80011fa <start_move_req_decoder+0x18>
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d102      	bne.n	8001200 <start_move_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 80011fa:	f04f 33ff 	mov.w	r3, #4294967295
 80011fe:	e011      	b.n	8001224 <start_move_req_decoder+0x42>
	int st = frame_expect_req(raw, len, REQ_START_MOVE, 4);
 8001200:	2304      	movs	r3, #4
 8001202:	2203      	movs	r2, #3
 8001204:	68b9      	ldr	r1, [r7, #8]
 8001206:	68f8      	ldr	r0, [r7, #12]
 8001208:	f7ff ffc2 	bl	8001190 <frame_expect_req>
 800120c:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <start_move_req_decoder+0x36>
		return st;
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	e005      	b.n	8001224 <start_move_req_decoder+0x42>
	out->frameId = raw[2];
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	3302      	adds	r3, #2
 800121c:	781a      	ldrb	r2, [r3, #0]
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	701a      	strb	r2, [r3, #0]
	return PROTO_OK;
 8001222:	2300      	movs	r3, #0
}
 8001224:	4618      	mov	r0, r3
 8001226:	3718      	adds	r7, #24
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}

0800122c <be32_write>:
}
static inline void be16_write(uint8_t *p, uint16_t v) {
	p[0] = (uint8_t) (v >> 8);
	p[1] = (uint8_t) v;
}
static inline void be32_write(uint8_t *p, uint32_t v) {
 800122c:	b480      	push	{r7}
 800122e:	b083      	sub	sp, #12
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
 8001234:	6039      	str	r1, [r7, #0]
	p[0] = (uint8_t) (v >> 24);
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	0e1b      	lsrs	r3, r3, #24
 800123a:	b2da      	uxtb	r2, r3
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	701a      	strb	r2, [r3, #0]
	p[1] = (uint8_t) (v >> 16);
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	0c1a      	lsrs	r2, r3, #16
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	3301      	adds	r3, #1
 8001248:	b2d2      	uxtb	r2, r2
 800124a:	701a      	strb	r2, [r3, #0]
	p[2] = (uint8_t) (v >> 8);
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	0a1a      	lsrs	r2, r3, #8
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	3302      	adds	r3, #2
 8001254:	b2d2      	uxtb	r2, r2
 8001256:	701a      	strb	r2, [r3, #0]
	p[3] = (uint8_t) v;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	3303      	adds	r3, #3
 800125c:	683a      	ldr	r2, [r7, #0]
 800125e:	b2d2      	uxtb	r2, r2
 8001260:	701a      	strb	r2, [r3, #0]
}
 8001262:	bf00      	nop
 8001264:	370c      	adds	r7, #12
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr

0800126e <resp_init>:
// =====================
static inline void req_init(uint8_t *raw, req_msg_type_t type) {
	raw[0] = REQ_HEADER;
	raw[1] = (uint8_t) type;
}
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 800126e:	b480      	push	{r7}
 8001270:	b083      	sub	sp, #12
 8001272:	af00      	add	r7, sp, #0
 8001274:	6078      	str	r0, [r7, #4]
 8001276:	460b      	mov	r3, r1
 8001278:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	22ab      	movs	r2, #171	@ 0xab
 800127e:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	3301      	adds	r3, #1
 8001284:	78fa      	ldrb	r2, [r7, #3]
 8001286:	701a      	strb	r2, [r3, #0]
}
 8001288:	bf00      	nop
 800128a:	370c      	adds	r7, #12
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr

08001294 <resp_set_tail>:
static inline void req_set_tail(uint8_t *raw, uint32_t tail_index) {
	raw[tail_index] = REQ_TAIL;
}
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
 800129c:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 800129e:	687a      	ldr	r2, [r7, #4]
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	4413      	add	r3, r2
 80012a4:	2254      	movs	r2, #84	@ 0x54
 80012a6:	701a      	strb	r2, [r3, #0]
}
 80012a8:	bf00      	nop
 80012aa:	370c      	adds	r7, #12
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr

080012b4 <encoder_status_resp_encoder>:
#include "Protocol/Responses/encoder_status_response.h"

int encoder_status_resp_encoder(const encoder_status_resp_t *in, uint8_t *raw, uint32_t len) {
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	60f8      	str	r0, [r7, #12]
 80012bc:	60b9      	str	r1, [r7, #8]
 80012be:	607a      	str	r2, [r7, #4]
    if (!raw || !in || len < 20) return PROTO_ERR_ARG;
 80012c0:	68bb      	ldr	r3, [r7, #8]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d005      	beq.n	80012d2 <encoder_status_resp_encoder+0x1e>
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d002      	beq.n	80012d2 <encoder_status_resp_encoder+0x1e>
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2b13      	cmp	r3, #19
 80012d0:	d802      	bhi.n	80012d8 <encoder_status_resp_encoder+0x24>
 80012d2:	f04f 33ff 	mov.w	r3, #4294967295
 80012d6:	e03b      	b.n	8001350 <encoder_status_resp_encoder+0x9c>
    resp_init(raw, RESP_ENCODER_STATUS);
 80012d8:	2125      	movs	r1, #37	@ 0x25
 80012da:	68b8      	ldr	r0, [r7, #8]
 80012dc:	f7ff ffc7 	bl	800126e <resp_init>
    raw[2] = in->frameId;
 80012e0:	68bb      	ldr	r3, [r7, #8]
 80012e2:	3302      	adds	r3, #2
 80012e4:	68fa      	ldr	r2, [r7, #12]
 80012e6:	7812      	ldrb	r2, [r2, #0]
 80012e8:	701a      	strb	r2, [r3, #0]
    raw[3] = in->pidErrX;
 80012ea:	68bb      	ldr	r3, [r7, #8]
 80012ec:	3303      	adds	r3, #3
 80012ee:	68fa      	ldr	r2, [r7, #12]
 80012f0:	7852      	ldrb	r2, [r2, #1]
 80012f2:	701a      	strb	r2, [r3, #0]
    raw[4] = in->pidErrY;
 80012f4:	68bb      	ldr	r3, [r7, #8]
 80012f6:	3304      	adds	r3, #4
 80012f8:	68fa      	ldr	r2, [r7, #12]
 80012fa:	7892      	ldrb	r2, [r2, #2]
 80012fc:	701a      	strb	r2, [r3, #0]
    raw[5] = in->pidErrZ;
 80012fe:	68bb      	ldr	r3, [r7, #8]
 8001300:	3305      	adds	r3, #5
 8001302:	68fa      	ldr	r2, [r7, #12]
 8001304:	78d2      	ldrb	r2, [r2, #3]
 8001306:	701a      	strb	r2, [r3, #0]
    raw[6] = in->delta;
 8001308:	68bb      	ldr	r3, [r7, #8]
 800130a:	3306      	adds	r3, #6
 800130c:	68fa      	ldr	r2, [r7, #12]
 800130e:	7912      	ldrb	r2, [r2, #4]
 8001310:	701a      	strb	r2, [r3, #0]
    be32_write(&raw[7],  (uint32_t)in->absX);
 8001312:	68bb      	ldr	r3, [r7, #8]
 8001314:	1dda      	adds	r2, r3, #7
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	689b      	ldr	r3, [r3, #8]
 800131a:	4619      	mov	r1, r3
 800131c:	4610      	mov	r0, r2
 800131e:	f7ff ff85 	bl	800122c <be32_write>
    be32_write(&raw[11], (uint32_t)in->absY);
 8001322:	68bb      	ldr	r3, [r7, #8]
 8001324:	f103 020b 	add.w	r2, r3, #11
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	68db      	ldr	r3, [r3, #12]
 800132c:	4619      	mov	r1, r3
 800132e:	4610      	mov	r0, r2
 8001330:	f7ff ff7c 	bl	800122c <be32_write>
    be32_write(&raw[15], (uint32_t)in->absZ);
 8001334:	68bb      	ldr	r3, [r7, #8]
 8001336:	f103 020f 	add.w	r2, r3, #15
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	691b      	ldr	r3, [r3, #16]
 800133e:	4619      	mov	r1, r3
 8001340:	4610      	mov	r0, r2
 8001342:	f7ff ff73 	bl	800122c <be32_write>
    resp_set_tail(raw, 19);
 8001346:	2113      	movs	r1, #19
 8001348:	68b8      	ldr	r0, [r7, #8]
 800134a:	f7ff ffa3 	bl	8001294 <resp_set_tail>
    return PROTO_OK;
 800134e:	2300      	movs	r3, #0
}
 8001350:	4618      	mov	r0, r3
 8001352:	3710      	adds	r7, #16
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}

08001358 <xor_reduce_bytes>:
static inline uint8_t xor_reduce_bytes(const uint8_t *p, uint32_t n) {
 8001358:	b480      	push	{r7}
 800135a:	b085      	sub	sp, #20
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	6039      	str	r1, [r7, #0]
	uint8_t x = 0;
 8001362:	2300      	movs	r3, #0
 8001364:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 8001366:	2300      	movs	r3, #0
 8001368:	60bb      	str	r3, [r7, #8]
 800136a:	e009      	b.n	8001380 <xor_reduce_bytes+0x28>
		x ^= p[i];
 800136c:	687a      	ldr	r2, [r7, #4]
 800136e:	68bb      	ldr	r3, [r7, #8]
 8001370:	4413      	add	r3, r2
 8001372:	781a      	ldrb	r2, [r3, #0]
 8001374:	7bfb      	ldrb	r3, [r7, #15]
 8001376:	4053      	eors	r3, r2
 8001378:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 800137a:	68bb      	ldr	r3, [r7, #8]
 800137c:	3301      	adds	r3, #1
 800137e:	60bb      	str	r3, [r7, #8]
 8001380:	68ba      	ldr	r2, [r7, #8]
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	429a      	cmp	r2, r3
 8001386:	d3f1      	bcc.n	800136c <xor_reduce_bytes+0x14>
	return x;
 8001388:	7bfb      	ldrb	r3, [r7, #15]
}
 800138a:	4618      	mov	r0, r3
 800138c:	3714      	adds	r7, #20
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr

08001396 <set_parity_byte>:
		uint32_t parity_index) {
 8001396:	b590      	push	{r4, r7, lr}
 8001398:	b085      	sub	sp, #20
 800139a:	af00      	add	r7, sp, #0
 800139c:	60f8      	str	r0, [r7, #12]
 800139e:	60b9      	str	r1, [r7, #8]
 80013a0:	607a      	str	r2, [r7, #4]
 80013a2:	603b      	str	r3, [r7, #0]
	if (!raw)
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d102      	bne.n	80013b0 <set_parity_byte+0x1a>
		return -1;
 80013aa:	f04f 33ff 	mov.w	r3, #4294967295
 80013ae:	e00b      	b.n	80013c8 <set_parity_byte+0x32>
	raw[parity_index] = xor_reduce_bytes(raw + start, count);
 80013b0:	68fa      	ldr	r2, [r7, #12]
 80013b2:	68bb      	ldr	r3, [r7, #8]
 80013b4:	18d0      	adds	r0, r2, r3
 80013b6:	68fa      	ldr	r2, [r7, #12]
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	18d4      	adds	r4, r2, r3
 80013bc:	6879      	ldr	r1, [r7, #4]
 80013be:	f7ff ffcb 	bl	8001358 <xor_reduce_bytes>
 80013c2:	4603      	mov	r3, r0
 80013c4:	7023      	strb	r3, [r4, #0]
	return 0;
 80013c6:	2300      	movs	r3, #0
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	3714      	adds	r7, #20
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd90      	pop	{r4, r7, pc}

080013d0 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	460b      	mov	r3, r1
 80013da:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	22ab      	movs	r2, #171	@ 0xab
 80013e0:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	3301      	adds	r3, #1
 80013e6:	78fa      	ldrb	r2, [r7, #3]
 80013e8:	701a      	strb	r2, [r3, #0]
}
 80013ea:	bf00      	nop
 80013ec:	370c      	adds	r7, #12
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr

080013f6 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 80013f6:	b480      	push	{r7}
 80013f8:	b083      	sub	sp, #12
 80013fa:	af00      	add	r7, sp, #0
 80013fc:	6078      	str	r0, [r7, #4]
 80013fe:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8001400:	687a      	ldr	r2, [r7, #4]
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	4413      	add	r3, r2
 8001406:	2254      	movs	r2, #84	@ 0x54
 8001408:	701a      	strb	r2, [r3, #0]
}
 800140a:	bf00      	nop
 800140c:	370c      	adds	r7, #12
 800140e:	46bd      	mov	sp, r7
 8001410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001414:	4770      	bx	lr

08001416 <parity_set_byte_1N>:
// =====================
// Wrappers de paridade (intervalo 1..N)
// =====================
// Assume que a paridade cobre os bytes do índice 1 (tipo) até last_index inclusive
static inline int parity_set_byte_1N(uint8_t *raw, uint32_t last_index,
		uint32_t parity_index) {
 8001416:	b580      	push	{r7, lr}
 8001418:	b084      	sub	sp, #16
 800141a:	af00      	add	r7, sp, #0
 800141c:	60f8      	str	r0, [r7, #12]
 800141e:	60b9      	str	r1, [r7, #8]
 8001420:	607a      	str	r2, [r7, #4]
	return set_parity_byte(raw, 1, last_index, parity_index);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	68ba      	ldr	r2, [r7, #8]
 8001426:	2101      	movs	r1, #1
 8001428:	68f8      	ldr	r0, [r7, #12]
 800142a:	f7ff ffb4 	bl	8001396 <set_parity_byte>
 800142e:	4603      	mov	r3, r0
}
 8001430:	4618      	mov	r0, r3
 8001432:	3710      	adds	r7, #16
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}

08001438 <led_ctrl_resp_encoder>:
uint8_t led_ctrl_resp_calc_parity(const led_ctrl_resp_t *in) {
	uint8_t b[4] = { RESP_LED_CTRL, in ? in->frameId : 0, in ? in->ledMask : 0,
			in ? in->status : 0 };
	return xor_reduce_bytes(b, 4);
}
int led_ctrl_resp_encoder(const led_ctrl_resp_t *in, uint8_t *raw, uint32_t len) {
 8001438:	b580      	push	{r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af00      	add	r7, sp, #0
 800143e:	60f8      	str	r0, [r7, #12]
 8001440:	60b9      	str	r1, [r7, #8]
 8001442:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 7)
 8001444:	68bb      	ldr	r3, [r7, #8]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d005      	beq.n	8001456 <led_ctrl_resp_encoder+0x1e>
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d002      	beq.n	8001456 <led_ctrl_resp_encoder+0x1e>
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2b06      	cmp	r3, #6
 8001454:	d802      	bhi.n	800145c <led_ctrl_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 8001456:	f04f 33ff 	mov.w	r3, #4294967295
 800145a:	e01c      	b.n	8001496 <led_ctrl_resp_encoder+0x5e>
	resp_init(raw, RESP_LED_CTRL);
 800145c:	2107      	movs	r1, #7
 800145e:	68b8      	ldr	r0, [r7, #8]
 8001460:	f7ff ffb6 	bl	80013d0 <resp_init>
	raw[2] = in->frameId;
 8001464:	68bb      	ldr	r3, [r7, #8]
 8001466:	3302      	adds	r3, #2
 8001468:	68fa      	ldr	r2, [r7, #12]
 800146a:	7812      	ldrb	r2, [r2, #0]
 800146c:	701a      	strb	r2, [r3, #0]
	raw[3] = in->ledMask;
 800146e:	68bb      	ldr	r3, [r7, #8]
 8001470:	3303      	adds	r3, #3
 8001472:	68fa      	ldr	r2, [r7, #12]
 8001474:	7852      	ldrb	r2, [r2, #1]
 8001476:	701a      	strb	r2, [r3, #0]
	raw[4] = in->status;
 8001478:	68bb      	ldr	r3, [r7, #8]
 800147a:	3304      	adds	r3, #4
 800147c:	68fa      	ldr	r2, [r7, #12]
 800147e:	7892      	ldrb	r2, [r2, #2]
 8001480:	701a      	strb	r2, [r3, #0]
	parity_set_byte_1N(raw, 4, 5);
 8001482:	2205      	movs	r2, #5
 8001484:	2104      	movs	r1, #4
 8001486:	68b8      	ldr	r0, [r7, #8]
 8001488:	f7ff ffc5 	bl	8001416 <parity_set_byte_1N>
	resp_set_tail(raw, 6);
 800148c:	2106      	movs	r1, #6
 800148e:	68b8      	ldr	r0, [r7, #8]
 8001490:	f7ff ffb1 	bl	80013f6 <resp_set_tail>
	return PROTO_OK;
 8001494:	2300      	movs	r3, #0
}
 8001496:	4618      	mov	r0, r3
 8001498:	3710      	adds	r7, #16
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}

0800149e <be16_write>:
static inline void be16_write(uint8_t *p, uint16_t v) {
 800149e:	b480      	push	{r7}
 80014a0:	b083      	sub	sp, #12
 80014a2:	af00      	add	r7, sp, #0
 80014a4:	6078      	str	r0, [r7, #4]
 80014a6:	460b      	mov	r3, r1
 80014a8:	807b      	strh	r3, [r7, #2]
	p[0] = (uint8_t) (v >> 8);
 80014aa:	887b      	ldrh	r3, [r7, #2]
 80014ac:	0a1b      	lsrs	r3, r3, #8
 80014ae:	b29b      	uxth	r3, r3
 80014b0:	b2da      	uxtb	r2, r3
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	701a      	strb	r2, [r3, #0]
	p[1] = (uint8_t) v;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	3301      	adds	r3, #1
 80014ba:	887a      	ldrh	r2, [r7, #2]
 80014bc:	b2d2      	uxtb	r2, r2
 80014be:	701a      	strb	r2, [r3, #0]
}
 80014c0:	bf00      	nop
 80014c2:	370c      	adds	r7, #12
 80014c4:	46bd      	mov	sp, r7
 80014c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ca:	4770      	bx	lr

080014cc <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 80014cc:	b480      	push	{r7}
 80014ce:	b083      	sub	sp, #12
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
 80014d4:	460b      	mov	r3, r1
 80014d6:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	22ab      	movs	r2, #171	@ 0xab
 80014dc:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	3301      	adds	r3, #1
 80014e2:	78fa      	ldrb	r2, [r7, #3]
 80014e4:	701a      	strb	r2, [r3, #0]
}
 80014e6:	bf00      	nop
 80014e8:	370c      	adds	r7, #12
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr

080014f2 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 80014f2:	b480      	push	{r7}
 80014f4:	b083      	sub	sp, #12
 80014f6:	af00      	add	r7, sp, #0
 80014f8:	6078      	str	r0, [r7, #4]
 80014fa:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 80014fc:	687a      	ldr	r2, [r7, #4]
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	4413      	add	r3, r2
 8001502:	2254      	movs	r2, #84	@ 0x54
 8001504:	701a      	strb	r2, [r3, #0]
}
 8001506:	bf00      	nop
 8001508:	370c      	adds	r7, #12
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr

08001512 <motion_auto_friction_resp_encoder>:
#include "Protocol/Responses/motion_auto_friction_response.h"

int motion_auto_friction_resp_encoder(const motion_auto_friction_resp_t *in,
                                      uint8_t *raw, uint32_t len) {
 8001512:	b580      	push	{r7, lr}
 8001514:	b084      	sub	sp, #16
 8001516:	af00      	add	r7, sp, #0
 8001518:	60f8      	str	r0, [r7, #12]
 800151a:	60b9      	str	r1, [r7, #8]
 800151c:	607a      	str	r2, [r7, #4]
    if (!raw || !in || len < 9) return PROTO_ERR_ARG;
 800151e:	68bb      	ldr	r3, [r7, #8]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d005      	beq.n	8001530 <motion_auto_friction_resp_encoder+0x1e>
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d002      	beq.n	8001530 <motion_auto_friction_resp_encoder+0x1e>
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	2b08      	cmp	r3, #8
 800152e:	d802      	bhi.n	8001536 <motion_auto_friction_resp_encoder+0x24>
 8001530:	f04f 33ff 	mov.w	r3, #4294967295
 8001534:	e024      	b.n	8001580 <motion_auto_friction_resp_encoder+0x6e>
    resp_init(raw, RESP_MOTION_AUTO_FRICTION);
 8001536:	2169      	movs	r1, #105	@ 0x69
 8001538:	68b8      	ldr	r0, [r7, #8]
 800153a:	f7ff ffc7 	bl	80014cc <resp_init>
    raw[2] = in->frameId;
 800153e:	68bb      	ldr	r3, [r7, #8]
 8001540:	3302      	adds	r3, #2
 8001542:	68fa      	ldr	r2, [r7, #12]
 8001544:	7812      	ldrb	r2, [r2, #0]
 8001546:	701a      	strb	r2, [r3, #0]
    raw[3] = in->status;
 8001548:	68bb      	ldr	r3, [r7, #8]
 800154a:	3303      	adds	r3, #3
 800154c:	68fa      	ldr	r2, [r7, #12]
 800154e:	7852      	ldrb	r2, [r2, #1]
 8001550:	701a      	strb	r2, [r3, #0]
    raw[4] = in->revolutions;
 8001552:	68bb      	ldr	r3, [r7, #8]
 8001554:	3304      	adds	r3, #4
 8001556:	68fa      	ldr	r2, [r7, #12]
 8001558:	7892      	ldrb	r2, [r2, #2]
 800155a:	701a      	strb	r2, [r3, #0]
    raw[5] = in->friction_segment;
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	3305      	adds	r3, #5
 8001560:	68fa      	ldr	r2, [r7, #12]
 8001562:	78d2      	ldrb	r2, [r2, #3]
 8001564:	701a      	strb	r2, [r3, #0]
    be16_write(&raw[6], in->sample_limit);
 8001566:	68bb      	ldr	r3, [r7, #8]
 8001568:	1d9a      	adds	r2, r3, #6
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	889b      	ldrh	r3, [r3, #4]
 800156e:	4619      	mov	r1, r3
 8001570:	4610      	mov	r0, r2
 8001572:	f7ff ff94 	bl	800149e <be16_write>
    resp_set_tail(raw, 8);
 8001576:	2108      	movs	r1, #8
 8001578:	68b8      	ldr	r0, [r7, #8]
 800157a:	f7ff ffba 	bl	80014f2 <resp_set_tail>
    return PROTO_OK;
 800157e:	2300      	movs	r3, #0
}
 8001580:	4618      	mov	r0, r3
 8001582:	3710      	adds	r7, #16
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}

08001588 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8001588:	b480      	push	{r7}
 800158a:	b083      	sub	sp, #12
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
 8001590:	460b      	mov	r3, r1
 8001592:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	22ab      	movs	r2, #171	@ 0xab
 8001598:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	3301      	adds	r3, #1
 800159e:	78fa      	ldrb	r2, [r7, #3]
 80015a0:	701a      	strb	r2, [r3, #0]
}
 80015a2:	bf00      	nop
 80015a4:	370c      	adds	r7, #12
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr

080015ae <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 80015ae:	b480      	push	{r7}
 80015b0:	b083      	sub	sp, #12
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	6078      	str	r0, [r7, #4]
 80015b6:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 80015b8:	687a      	ldr	r2, [r7, #4]
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	4413      	add	r3, r2
 80015be:	2254      	movs	r2, #84	@ 0x54
 80015c0:	701a      	strb	r2, [r3, #0]
}
 80015c2:	bf00      	nop
 80015c4:	370c      	adds	r7, #12
 80015c6:	46bd      	mov	sp, r7
 80015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015cc:	4770      	bx	lr

080015ce <move_end_resp_encoder>:
		return st;
	out->frameId = raw[2];
	out->status  = raw[3];
	return PROTO_OK;
}
int move_end_resp_encoder(const move_end_resp_t *in, uint8_t *raw, uint32_t len) {
 80015ce:	b580      	push	{r7, lr}
 80015d0:	b084      	sub	sp, #16
 80015d2:	af00      	add	r7, sp, #0
 80015d4:	60f8      	str	r0, [r7, #12]
 80015d6:	60b9      	str	r1, [r7, #8]
 80015d8:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 5)
 80015da:	68bb      	ldr	r3, [r7, #8]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d005      	beq.n	80015ec <move_end_resp_encoder+0x1e>
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d002      	beq.n	80015ec <move_end_resp_encoder+0x1e>
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	2b04      	cmp	r3, #4
 80015ea:	d802      	bhi.n	80015f2 <move_end_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 80015ec:	f04f 33ff 	mov.w	r3, #4294967295
 80015f0:	e012      	b.n	8001618 <move_end_resp_encoder+0x4a>
	resp_init(raw, RESP_MOVE_END);
 80015f2:	2106      	movs	r1, #6
 80015f4:	68b8      	ldr	r0, [r7, #8]
 80015f6:	f7ff ffc7 	bl	8001588 <resp_init>
	raw[2] = in->frameId;
 80015fa:	68bb      	ldr	r3, [r7, #8]
 80015fc:	3302      	adds	r3, #2
 80015fe:	68fa      	ldr	r2, [r7, #12]
 8001600:	7812      	ldrb	r2, [r2, #0]
 8001602:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 8001604:	68bb      	ldr	r3, [r7, #8]
 8001606:	3303      	adds	r3, #3
 8001608:	68fa      	ldr	r2, [r7, #12]
 800160a:	7852      	ldrb	r2, [r2, #1]
 800160c:	701a      	strb	r2, [r3, #0]
	resp_set_tail(raw, 4);
 800160e:	2104      	movs	r1, #4
 8001610:	68b8      	ldr	r0, [r7, #8]
 8001612:	f7ff ffcc 	bl	80015ae <resp_set_tail>
	return PROTO_OK;
 8001616:	2300      	movs	r3, #0
}
 8001618:	4618      	mov	r0, r3
 800161a:	3710      	adds	r7, #16
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}

08001620 <xor_bit_reduce_bytes>:
static inline uint8_t xor_bit_reduce_bytes(const uint8_t *p, uint32_t n) {
 8001620:	b480      	push	{r7}
 8001622:	b085      	sub	sp, #20
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
 8001628:	6039      	str	r1, [r7, #0]
	uint8_t x = 0;
 800162a:	2300      	movs	r3, #0
 800162c:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 800162e:	2300      	movs	r3, #0
 8001630:	60bb      	str	r3, [r7, #8]
 8001632:	e009      	b.n	8001648 <xor_bit_reduce_bytes+0x28>
		x ^= p[i];
 8001634:	687a      	ldr	r2, [r7, #4]
 8001636:	68bb      	ldr	r3, [r7, #8]
 8001638:	4413      	add	r3, r2
 800163a:	781a      	ldrb	r2, [r3, #0]
 800163c:	7bfb      	ldrb	r3, [r7, #15]
 800163e:	4053      	eors	r3, r2
 8001640:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 8001642:	68bb      	ldr	r3, [r7, #8]
 8001644:	3301      	adds	r3, #1
 8001646:	60bb      	str	r3, [r7, #8]
 8001648:	68ba      	ldr	r2, [r7, #8]
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	429a      	cmp	r2, r3
 800164e:	d3f1      	bcc.n	8001634 <xor_bit_reduce_bytes+0x14>
	x ^= (uint8_t) (x >> 4);
 8001650:	7bfb      	ldrb	r3, [r7, #15]
 8001652:	091b      	lsrs	r3, r3, #4
 8001654:	b2da      	uxtb	r2, r3
 8001656:	7bfb      	ldrb	r3, [r7, #15]
 8001658:	4053      	eors	r3, r2
 800165a:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 2);
 800165c:	7bfb      	ldrb	r3, [r7, #15]
 800165e:	089b      	lsrs	r3, r3, #2
 8001660:	b2da      	uxtb	r2, r3
 8001662:	7bfb      	ldrb	r3, [r7, #15]
 8001664:	4053      	eors	r3, r2
 8001666:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 1);
 8001668:	7bfb      	ldrb	r3, [r7, #15]
 800166a:	085b      	lsrs	r3, r3, #1
 800166c:	b2da      	uxtb	r2, r3
 800166e:	7bfb      	ldrb	r3, [r7, #15]
 8001670:	4053      	eors	r3, r2
 8001672:	73fb      	strb	r3, [r7, #15]
	return (uint8_t) (x & 0x1);
 8001674:	7bfb      	ldrb	r3, [r7, #15]
 8001676:	f003 0301 	and.w	r3, r3, #1
 800167a:	b2db      	uxtb	r3, r3
}
 800167c:	4618      	mov	r0, r3
 800167e:	3714      	adds	r7, #20
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr

08001688 <set_parity_bit>:
		uint32_t parity_index) {
 8001688:	b580      	push	{r7, lr}
 800168a:	b084      	sub	sp, #16
 800168c:	af00      	add	r7, sp, #0
 800168e:	60f8      	str	r0, [r7, #12]
 8001690:	60b9      	str	r1, [r7, #8]
 8001692:	607a      	str	r2, [r7, #4]
 8001694:	603b      	str	r3, [r7, #0]
	if (!raw)
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d102      	bne.n	80016a2 <set_parity_bit+0x1a>
		return -1;
 800169c:	f04f 33ff 	mov.w	r3, #4294967295
 80016a0:	e010      	b.n	80016c4 <set_parity_bit+0x3c>
	raw[parity_index] = (uint8_t) (xor_bit_reduce_bytes(raw + start, count)
 80016a2:	68fa      	ldr	r2, [r7, #12]
 80016a4:	68bb      	ldr	r3, [r7, #8]
 80016a6:	4413      	add	r3, r2
 80016a8:	6879      	ldr	r1, [r7, #4]
 80016aa:	4618      	mov	r0, r3
 80016ac:	f7ff ffb8 	bl	8001620 <xor_bit_reduce_bytes>
 80016b0:	4603      	mov	r3, r0
 80016b2:	4619      	mov	r1, r3
 80016b4:	68fa      	ldr	r2, [r7, #12]
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	4413      	add	r3, r2
 80016ba:	f001 0201 	and.w	r2, r1, #1
 80016be:	b2d2      	uxtb	r2, r2
 80016c0:	701a      	strb	r2, [r3, #0]
	return 0;
 80016c2:	2300      	movs	r3, #0
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	3710      	adds	r7, #16
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}

080016cc <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 80016cc:	b480      	push	{r7}
 80016ce:	b083      	sub	sp, #12
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
 80016d4:	460b      	mov	r3, r1
 80016d6:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	22ab      	movs	r2, #171	@ 0xab
 80016dc:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	3301      	adds	r3, #1
 80016e2:	78fa      	ldrb	r2, [r7, #3]
 80016e4:	701a      	strb	r2, [r3, #0]
}
 80016e6:	bf00      	nop
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr

080016f2 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 80016f2:	b480      	push	{r7}
 80016f4:	b083      	sub	sp, #12
 80016f6:	af00      	add	r7, sp, #0
 80016f8:	6078      	str	r0, [r7, #4]
 80016fa:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 80016fc:	687a      	ldr	r2, [r7, #4]
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	4413      	add	r3, r2
 8001702:	2254      	movs	r2, #84	@ 0x54
 8001704:	701a      	strb	r2, [r3, #0]
}
 8001706:	bf00      	nop
 8001708:	370c      	adds	r7, #12
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr

08001712 <parity_set_bit_1N>:
static inline int parity_check_byte_1N(const uint8_t *raw, uint32_t last_index,
		uint32_t parity_index) {
	return check_parity_byte(raw, 1, last_index, parity_index);
}
static inline int parity_set_bit_1N(uint8_t *raw, uint32_t last_index,
		uint32_t parity_index) {
 8001712:	b580      	push	{r7, lr}
 8001714:	b084      	sub	sp, #16
 8001716:	af00      	add	r7, sp, #0
 8001718:	60f8      	str	r0, [r7, #12]
 800171a:	60b9      	str	r1, [r7, #8]
 800171c:	607a      	str	r2, [r7, #4]
	return set_parity_bit(raw, 1, last_index, parity_index);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	68ba      	ldr	r2, [r7, #8]
 8001722:	2101      	movs	r1, #1
 8001724:	68f8      	ldr	r0, [r7, #12]
 8001726:	f7ff ffaf 	bl	8001688 <set_parity_bit>
 800172a:	4603      	mov	r3, r0
}
 800172c:	4618      	mov	r0, r3
 800172e:	3710      	adds	r7, #16
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}

08001734 <move_queue_add_ack_resp_encoder>:
	uint8_t b[3] = { RESP_MOVE_QUEUE_ADD_ACK, in ? in->frameId : 0,
			in ? in->status : 0 };
	return xor_bit_reduce_bytes(b, 3);
}
int move_queue_add_ack_resp_encoder(const move_queue_add_ack_resp_t *in,
		uint8_t *raw, uint32_t len) {
 8001734:	b580      	push	{r7, lr}
 8001736:	b084      	sub	sp, #16
 8001738:	af00      	add	r7, sp, #0
 800173a:	60f8      	str	r0, [r7, #12]
 800173c:	60b9      	str	r1, [r7, #8]
 800173e:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 6)
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d005      	beq.n	8001752 <move_queue_add_ack_resp_encoder+0x1e>
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d002      	beq.n	8001752 <move_queue_add_ack_resp_encoder+0x1e>
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2b05      	cmp	r3, #5
 8001750:	d802      	bhi.n	8001758 <move_queue_add_ack_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 8001752:	f04f 33ff 	mov.w	r3, #4294967295
 8001756:	e017      	b.n	8001788 <move_queue_add_ack_resp_encoder+0x54>
	resp_init(raw, RESP_MOVE_QUEUE_ADD_ACK);
 8001758:	2101      	movs	r1, #1
 800175a:	68b8      	ldr	r0, [r7, #8]
 800175c:	f7ff ffb6 	bl	80016cc <resp_init>
	raw[2] = in->frameId;
 8001760:	68bb      	ldr	r3, [r7, #8]
 8001762:	3302      	adds	r3, #2
 8001764:	68fa      	ldr	r2, [r7, #12]
 8001766:	7812      	ldrb	r2, [r2, #0]
 8001768:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 800176a:	68bb      	ldr	r3, [r7, #8]
 800176c:	3303      	adds	r3, #3
 800176e:	68fa      	ldr	r2, [r7, #12]
 8001770:	7852      	ldrb	r2, [r2, #1]
 8001772:	701a      	strb	r2, [r3, #0]
	parity_set_bit_1N(raw, 3, 4);
 8001774:	2204      	movs	r2, #4
 8001776:	2103      	movs	r1, #3
 8001778:	68b8      	ldr	r0, [r7, #8]
 800177a:	f7ff ffca 	bl	8001712 <parity_set_bit_1N>
	resp_set_tail(raw, 5);
 800177e:	2105      	movs	r1, #5
 8001780:	68b8      	ldr	r0, [r7, #8]
 8001782:	f7ff ffb6 	bl	80016f2 <resp_set_tail>
	return PROTO_OK;
 8001786:	2300      	movs	r3, #0
}
 8001788:	4618      	mov	r0, r3
 800178a:	3710      	adds	r7, #16
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}

08001790 <xor_bit_reduce_bytes>:
static inline uint8_t xor_bit_reduce_bytes(const uint8_t *p, uint32_t n) {
 8001790:	b480      	push	{r7}
 8001792:	b085      	sub	sp, #20
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	6039      	str	r1, [r7, #0]
	uint8_t x = 0;
 800179a:	2300      	movs	r3, #0
 800179c:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 800179e:	2300      	movs	r3, #0
 80017a0:	60bb      	str	r3, [r7, #8]
 80017a2:	e009      	b.n	80017b8 <xor_bit_reduce_bytes+0x28>
		x ^= p[i];
 80017a4:	687a      	ldr	r2, [r7, #4]
 80017a6:	68bb      	ldr	r3, [r7, #8]
 80017a8:	4413      	add	r3, r2
 80017aa:	781a      	ldrb	r2, [r3, #0]
 80017ac:	7bfb      	ldrb	r3, [r7, #15]
 80017ae:	4053      	eors	r3, r2
 80017b0:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 80017b2:	68bb      	ldr	r3, [r7, #8]
 80017b4:	3301      	adds	r3, #1
 80017b6:	60bb      	str	r3, [r7, #8]
 80017b8:	68ba      	ldr	r2, [r7, #8]
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	429a      	cmp	r2, r3
 80017be:	d3f1      	bcc.n	80017a4 <xor_bit_reduce_bytes+0x14>
	x ^= (uint8_t) (x >> 4);
 80017c0:	7bfb      	ldrb	r3, [r7, #15]
 80017c2:	091b      	lsrs	r3, r3, #4
 80017c4:	b2da      	uxtb	r2, r3
 80017c6:	7bfb      	ldrb	r3, [r7, #15]
 80017c8:	4053      	eors	r3, r2
 80017ca:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 2);
 80017cc:	7bfb      	ldrb	r3, [r7, #15]
 80017ce:	089b      	lsrs	r3, r3, #2
 80017d0:	b2da      	uxtb	r2, r3
 80017d2:	7bfb      	ldrb	r3, [r7, #15]
 80017d4:	4053      	eors	r3, r2
 80017d6:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 1);
 80017d8:	7bfb      	ldrb	r3, [r7, #15]
 80017da:	085b      	lsrs	r3, r3, #1
 80017dc:	b2da      	uxtb	r2, r3
 80017de:	7bfb      	ldrb	r3, [r7, #15]
 80017e0:	4053      	eors	r3, r2
 80017e2:	73fb      	strb	r3, [r7, #15]
	return (uint8_t) (x & 0x1);
 80017e4:	7bfb      	ldrb	r3, [r7, #15]
 80017e6:	f003 0301 	and.w	r3, r3, #1
 80017ea:	b2db      	uxtb	r3, r3
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	3714      	adds	r7, #20
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr

080017f8 <set_parity_bit>:
		uint32_t parity_index) {
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b084      	sub	sp, #16
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	60f8      	str	r0, [r7, #12]
 8001800:	60b9      	str	r1, [r7, #8]
 8001802:	607a      	str	r2, [r7, #4]
 8001804:	603b      	str	r3, [r7, #0]
	if (!raw)
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d102      	bne.n	8001812 <set_parity_bit+0x1a>
		return -1;
 800180c:	f04f 33ff 	mov.w	r3, #4294967295
 8001810:	e010      	b.n	8001834 <set_parity_bit+0x3c>
	raw[parity_index] = (uint8_t) (xor_bit_reduce_bytes(raw + start, count)
 8001812:	68fa      	ldr	r2, [r7, #12]
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	4413      	add	r3, r2
 8001818:	6879      	ldr	r1, [r7, #4]
 800181a:	4618      	mov	r0, r3
 800181c:	f7ff ffb8 	bl	8001790 <xor_bit_reduce_bytes>
 8001820:	4603      	mov	r3, r0
 8001822:	4619      	mov	r1, r3
 8001824:	68fa      	ldr	r2, [r7, #12]
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	4413      	add	r3, r2
 800182a:	f001 0201 	and.w	r2, r1, #1
 800182e:	b2d2      	uxtb	r2, r2
 8001830:	701a      	strb	r2, [r3, #0]
	return 0;
 8001832:	2300      	movs	r3, #0
}
 8001834:	4618      	mov	r0, r3
 8001836:	3710      	adds	r7, #16
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}

0800183c <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 800183c:	b480      	push	{r7}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
 8001844:	460b      	mov	r3, r1
 8001846:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	22ab      	movs	r2, #171	@ 0xab
 800184c:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	3301      	adds	r3, #1
 8001852:	78fa      	ldrb	r2, [r7, #3]
 8001854:	701a      	strb	r2, [r3, #0]
}
 8001856:	bf00      	nop
 8001858:	370c      	adds	r7, #12
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr

08001862 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8001862:	b480      	push	{r7}
 8001864:	b083      	sub	sp, #12
 8001866:	af00      	add	r7, sp, #0
 8001868:	6078      	str	r0, [r7, #4]
 800186a:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 800186c:	687a      	ldr	r2, [r7, #4]
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	4413      	add	r3, r2
 8001872:	2254      	movs	r2, #84	@ 0x54
 8001874:	701a      	strb	r2, [r3, #0]
}
 8001876:	bf00      	nop
 8001878:	370c      	adds	r7, #12
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr

08001882 <parity_set_bit_1N>:
		uint32_t parity_index) {
 8001882:	b580      	push	{r7, lr}
 8001884:	b084      	sub	sp, #16
 8001886:	af00      	add	r7, sp, #0
 8001888:	60f8      	str	r0, [r7, #12]
 800188a:	60b9      	str	r1, [r7, #8]
 800188c:	607a      	str	r2, [r7, #4]
	return set_parity_bit(raw, 1, last_index, parity_index);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	68ba      	ldr	r2, [r7, #8]
 8001892:	2101      	movs	r1, #1
 8001894:	68f8      	ldr	r0, [r7, #12]
 8001896:	f7ff ffaf 	bl	80017f8 <set_parity_bit>
 800189a:	4603      	mov	r3, r0
}
 800189c:	4618      	mov	r0, r3
 800189e:	3710      	adds	r7, #16
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}

080018a4 <move_queue_status_resp_encoder>:
			in ? in->pidErrZ : 0, in ? in->pctX : 0, in ? in->pctY : 0,
			in ? in->pctZ : 0 };
	return xor_bit_reduce_bytes(b, 9);
}
int move_queue_status_resp_encoder(const move_queue_status_resp_t *in,
		uint8_t *raw, uint32_t len) {
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b084      	sub	sp, #16
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	60f8      	str	r0, [r7, #12]
 80018ac:	60b9      	str	r1, [r7, #8]
 80018ae:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 12)
 80018b0:	68bb      	ldr	r3, [r7, #8]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d005      	beq.n	80018c2 <move_queue_status_resp_encoder+0x1e>
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d002      	beq.n	80018c2 <move_queue_status_resp_encoder+0x1e>
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2b0b      	cmp	r3, #11
 80018c0:	d802      	bhi.n	80018c8 <move_queue_status_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 80018c2:	f04f 33ff 	mov.w	r3, #4294967295
 80018c6:	e035      	b.n	8001934 <move_queue_status_resp_encoder+0x90>
	resp_init(raw, RESP_MOVE_QUEUE_STATUS);
 80018c8:	2102      	movs	r1, #2
 80018ca:	68b8      	ldr	r0, [r7, #8]
 80018cc:	f7ff ffb6 	bl	800183c <resp_init>
	raw[2] = in->frameId;
 80018d0:	68bb      	ldr	r3, [r7, #8]
 80018d2:	3302      	adds	r3, #2
 80018d4:	68fa      	ldr	r2, [r7, #12]
 80018d6:	7812      	ldrb	r2, [r2, #0]
 80018d8:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 80018da:	68bb      	ldr	r3, [r7, #8]
 80018dc:	3303      	adds	r3, #3
 80018de:	68fa      	ldr	r2, [r7, #12]
 80018e0:	7852      	ldrb	r2, [r2, #1]
 80018e2:	701a      	strb	r2, [r3, #0]
	raw[4] = in->pidErrX;
 80018e4:	68bb      	ldr	r3, [r7, #8]
 80018e6:	3304      	adds	r3, #4
 80018e8:	68fa      	ldr	r2, [r7, #12]
 80018ea:	7892      	ldrb	r2, [r2, #2]
 80018ec:	701a      	strb	r2, [r3, #0]
	raw[5] = in->pidErrY;
 80018ee:	68bb      	ldr	r3, [r7, #8]
 80018f0:	3305      	adds	r3, #5
 80018f2:	68fa      	ldr	r2, [r7, #12]
 80018f4:	78d2      	ldrb	r2, [r2, #3]
 80018f6:	701a      	strb	r2, [r3, #0]
	raw[6] = in->pidErrZ;
 80018f8:	68bb      	ldr	r3, [r7, #8]
 80018fa:	3306      	adds	r3, #6
 80018fc:	68fa      	ldr	r2, [r7, #12]
 80018fe:	7912      	ldrb	r2, [r2, #4]
 8001900:	701a      	strb	r2, [r3, #0]
	raw[7] = in->pctX;
 8001902:	68bb      	ldr	r3, [r7, #8]
 8001904:	3307      	adds	r3, #7
 8001906:	68fa      	ldr	r2, [r7, #12]
 8001908:	7952      	ldrb	r2, [r2, #5]
 800190a:	701a      	strb	r2, [r3, #0]
	raw[8] = in->pctY;
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	3308      	adds	r3, #8
 8001910:	68fa      	ldr	r2, [r7, #12]
 8001912:	7992      	ldrb	r2, [r2, #6]
 8001914:	701a      	strb	r2, [r3, #0]
	raw[9] = in->pctZ;
 8001916:	68bb      	ldr	r3, [r7, #8]
 8001918:	3309      	adds	r3, #9
 800191a:	68fa      	ldr	r2, [r7, #12]
 800191c:	79d2      	ldrb	r2, [r2, #7]
 800191e:	701a      	strb	r2, [r3, #0]
	parity_set_bit_1N(raw, 9, 10);
 8001920:	220a      	movs	r2, #10
 8001922:	2109      	movs	r1, #9
 8001924:	68b8      	ldr	r0, [r7, #8]
 8001926:	f7ff ffac 	bl	8001882 <parity_set_bit_1N>
	resp_set_tail(raw, 11);
 800192a:	210b      	movs	r1, #11
 800192c:	68b8      	ldr	r0, [r7, #8]
 800192e:	f7ff ff98 	bl	8001862 <resp_set_tail>
	return PROTO_OK;
 8001932:	2300      	movs	r3, #0
}
 8001934:	4618      	mov	r0, r3
 8001936:	3710      	adds	r7, #16
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}

0800193c <be32_write>:
static inline void be32_write(uint8_t *p, uint32_t v) {
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
 8001944:	6039      	str	r1, [r7, #0]
	p[0] = (uint8_t) (v >> 24);
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	0e1b      	lsrs	r3, r3, #24
 800194a:	b2da      	uxtb	r2, r3
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	701a      	strb	r2, [r3, #0]
	p[1] = (uint8_t) (v >> 16);
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	0c1a      	lsrs	r2, r3, #16
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	3301      	adds	r3, #1
 8001958:	b2d2      	uxtb	r2, r2
 800195a:	701a      	strb	r2, [r3, #0]
	p[2] = (uint8_t) (v >> 8);
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	0a1a      	lsrs	r2, r3, #8
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	3302      	adds	r3, #2
 8001964:	b2d2      	uxtb	r2, r2
 8001966:	701a      	strb	r2, [r3, #0]
	p[3] = (uint8_t) v;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	3303      	adds	r3, #3
 800196c:	683a      	ldr	r2, [r7, #0]
 800196e:	b2d2      	uxtb	r2, r2
 8001970:	701a      	strb	r2, [r3, #0]
}
 8001972:	bf00      	nop
 8001974:	370c      	adds	r7, #12
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr

0800197e <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 800197e:	b480      	push	{r7}
 8001980:	b083      	sub	sp, #12
 8001982:	af00      	add	r7, sp, #0
 8001984:	6078      	str	r0, [r7, #4]
 8001986:	460b      	mov	r3, r1
 8001988:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	22ab      	movs	r2, #171	@ 0xab
 800198e:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	3301      	adds	r3, #1
 8001994:	78fa      	ldrb	r2, [r7, #3]
 8001996:	701a      	strb	r2, [r3, #0]
}
 8001998:	bf00      	nop
 800199a:	370c      	adds	r7, #12
 800199c:	46bd      	mov	sp, r7
 800199e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a2:	4770      	bx	lr

080019a4 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 80019a4:	b480      	push	{r7}
 80019a6:	b083      	sub	sp, #12
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
 80019ac:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 80019ae:	687a      	ldr	r2, [r7, #4]
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	4413      	add	r3, r2
 80019b4:	2254      	movs	r2, #84	@ 0x54
 80019b6:	701a      	strb	r2, [r3, #0]
}
 80019b8:	bf00      	nop
 80019ba:	370c      	adds	r7, #12
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr

080019c4 <set_origin_resp_encoder>:
#include "Protocol/Responses/set_origin_response.h"

int set_origin_resp_encoder(const set_origin_resp_t *in, uint8_t *raw, uint32_t len) {
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b084      	sub	sp, #16
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	60f8      	str	r0, [r7, #12]
 80019cc:	60b9      	str	r1, [r7, #8]
 80019ce:	607a      	str	r2, [r7, #4]
    if (!raw || !in || len < 16) return PROTO_ERR_ARG;
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d005      	beq.n	80019e2 <set_origin_resp_encoder+0x1e>
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d002      	beq.n	80019e2 <set_origin_resp_encoder+0x1e>
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2b0f      	cmp	r3, #15
 80019e0:	d802      	bhi.n	80019e8 <set_origin_resp_encoder+0x24>
 80019e2:	f04f 33ff 	mov.w	r3, #4294967295
 80019e6:	e026      	b.n	8001a36 <set_origin_resp_encoder+0x72>
    resp_init(raw, RESP_SET_ORIGIN);
 80019e8:	2124      	movs	r1, #36	@ 0x24
 80019ea:	68b8      	ldr	r0, [r7, #8]
 80019ec:	f7ff ffc7 	bl	800197e <resp_init>
    raw[2] = in->frameId;
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	3302      	adds	r3, #2
 80019f4:	68fa      	ldr	r2, [r7, #12]
 80019f6:	7812      	ldrb	r2, [r2, #0]
 80019f8:	701a      	strb	r2, [r3, #0]
    be32_write(&raw[3], (uint32_t)in->x0);
 80019fa:	68bb      	ldr	r3, [r7, #8]
 80019fc:	1cda      	adds	r2, r3, #3
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	4619      	mov	r1, r3
 8001a04:	4610      	mov	r0, r2
 8001a06:	f7ff ff99 	bl	800193c <be32_write>
    be32_write(&raw[7], (uint32_t)in->y0);
 8001a0a:	68bb      	ldr	r3, [r7, #8]
 8001a0c:	1dda      	adds	r2, r3, #7
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	689b      	ldr	r3, [r3, #8]
 8001a12:	4619      	mov	r1, r3
 8001a14:	4610      	mov	r0, r2
 8001a16:	f7ff ff91 	bl	800193c <be32_write>
    be32_write(&raw[11], (uint32_t)in->z0);
 8001a1a:	68bb      	ldr	r3, [r7, #8]
 8001a1c:	f103 020b 	add.w	r2, r3, #11
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	68db      	ldr	r3, [r3, #12]
 8001a24:	4619      	mov	r1, r3
 8001a26:	4610      	mov	r0, r2
 8001a28:	f7ff ff88 	bl	800193c <be32_write>
    resp_set_tail(raw, 15);
 8001a2c:	210f      	movs	r1, #15
 8001a2e:	68b8      	ldr	r0, [r7, #8]
 8001a30:	f7ff ffb8 	bl	80019a4 <resp_set_tail>
    return PROTO_OK;
 8001a34:	2300      	movs	r3, #0
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	3710      	adds	r7, #16
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}

08001a3e <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8001a3e:	b480      	push	{r7}
 8001a40:	b083      	sub	sp, #12
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	6078      	str	r0, [r7, #4]
 8001a46:	460b      	mov	r3, r1
 8001a48:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	22ab      	movs	r2, #171	@ 0xab
 8001a4e:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	3301      	adds	r3, #1
 8001a54:	78fa      	ldrb	r2, [r7, #3]
 8001a56:	701a      	strb	r2, [r3, #0]
}
 8001a58:	bf00      	nop
 8001a5a:	370c      	adds	r7, #12
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a62:	4770      	bx	lr

08001a64 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8001a64:	b480      	push	{r7}
 8001a66:	b083      	sub	sp, #12
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
 8001a6c:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8001a6e:	687a      	ldr	r2, [r7, #4]
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	4413      	add	r3, r2
 8001a74:	2254      	movs	r2, #84	@ 0x54
 8001a76:	701a      	strb	r2, [r3, #0]
}
 8001a78:	bf00      	nop
 8001a7a:	370c      	adds	r7, #12
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a82:	4770      	bx	lr

08001a84 <start_move_resp_encoder>:
	out->status = raw[3];
	out->depth  = raw[4];
	return PROTO_OK;
}
int start_move_resp_encoder(const start_move_resp_t *in, uint8_t *raw,
		uint32_t len) {
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b084      	sub	sp, #16
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	60f8      	str	r0, [r7, #12]
 8001a8c:	60b9      	str	r1, [r7, #8]
 8001a8e:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 6)
 8001a90:	68bb      	ldr	r3, [r7, #8]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d005      	beq.n	8001aa2 <start_move_resp_encoder+0x1e>
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d002      	beq.n	8001aa2 <start_move_resp_encoder+0x1e>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2b05      	cmp	r3, #5
 8001aa0:	d802      	bhi.n	8001aa8 <start_move_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 8001aa2:	f04f 33ff 	mov.w	r3, #4294967295
 8001aa6:	e017      	b.n	8001ad8 <start_move_resp_encoder+0x54>
	resp_init(raw, RESP_START_MOVE);
 8001aa8:	2103      	movs	r1, #3
 8001aaa:	68b8      	ldr	r0, [r7, #8]
 8001aac:	f7ff ffc7 	bl	8001a3e <resp_init>
	raw[2] = in->frameId;
 8001ab0:	68bb      	ldr	r3, [r7, #8]
 8001ab2:	3302      	adds	r3, #2
 8001ab4:	68fa      	ldr	r2, [r7, #12]
 8001ab6:	7812      	ldrb	r2, [r2, #0]
 8001ab8:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 8001aba:	68bb      	ldr	r3, [r7, #8]
 8001abc:	3303      	adds	r3, #3
 8001abe:	68fa      	ldr	r2, [r7, #12]
 8001ac0:	7852      	ldrb	r2, [r2, #1]
 8001ac2:	701a      	strb	r2, [r3, #0]
	raw[4] = in->depth;
 8001ac4:	68bb      	ldr	r3, [r7, #8]
 8001ac6:	3304      	adds	r3, #4
 8001ac8:	68fa      	ldr	r2, [r7, #12]
 8001aca:	7892      	ldrb	r2, [r2, #2]
 8001acc:	701a      	strb	r2, [r3, #0]
	resp_set_tail(raw, 5);
 8001ace:	2105      	movs	r1, #5
 8001ad0:	68b8      	ldr	r0, [r7, #8]
 8001ad2:	f7ff ffc7 	bl	8001a64 <resp_set_tail>
	return PROTO_OK;
 8001ad6:	2300      	movs	r3, #0
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	3710      	adds	r7, #16
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}

08001ae0 <resp_fifo_create>:
struct response_fifo_s {
    node_t *head, *tail;
    int count;
};

response_fifo_t* resp_fifo_create(void) {
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
    return (response_fifo_t*)calloc(1, sizeof(response_fifo_t));
 8001ae4:	210c      	movs	r1, #12
 8001ae6:	2001      	movs	r0, #1
 8001ae8:	f00e ff2e 	bl	8010948 <calloc>
 8001aec:	4603      	mov	r3, r0
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	bd80      	pop	{r7, pc}

08001af2 <resp_fifo_push>:
        free(n);
    }
    free(q);
}

int resp_fifo_push(response_fifo_t *q, const uint8_t *frame, uint32_t len) {
 8001af2:	b580      	push	{r7, lr}
 8001af4:	b086      	sub	sp, #24
 8001af6:	af00      	add	r7, sp, #0
 8001af8:	60f8      	str	r0, [r7, #12]
 8001afa:	60b9      	str	r1, [r7, #8]
 8001afc:	607a      	str	r2, [r7, #4]
    if (!q || !frame || len == 0) return PROTO_ERR_ARG;
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d005      	beq.n	8001b10 <resp_fifo_push+0x1e>
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d002      	beq.n	8001b10 <resp_fifo_push+0x1e>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d102      	bne.n	8001b16 <resp_fifo_push+0x24>
 8001b10:	f04f 33ff 	mov.w	r3, #4294967295
 8001b14:	e03d      	b.n	8001b92 <resp_fifo_push+0xa0>
    node_t *n = (node_t*)malloc(sizeof(*n));
 8001b16:	200c      	movs	r0, #12
 8001b18:	f00e ff32 	bl	8010980 <malloc>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	617b      	str	r3, [r7, #20]
    if (!n) return PROTO_ERR_ALLOC;
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d102      	bne.n	8001b2c <resp_fifo_push+0x3a>
 8001b26:	f06f 0302 	mvn.w	r3, #2
 8001b2a:	e032      	b.n	8001b92 <resp_fifo_push+0xa0>
    n->buf = (uint8_t*)malloc(len);
 8001b2c:	6878      	ldr	r0, [r7, #4]
 8001b2e:	f00e ff27 	bl	8010980 <malloc>
 8001b32:	4603      	mov	r3, r0
 8001b34:	461a      	mov	r2, r3
 8001b36:	697b      	ldr	r3, [r7, #20]
 8001b38:	601a      	str	r2, [r3, #0]
    if (!n->buf) { free(n); return PROTO_ERR_ALLOC; }
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d105      	bne.n	8001b4e <resp_fifo_push+0x5c>
 8001b42:	6978      	ldr	r0, [r7, #20]
 8001b44:	f00e ff24 	bl	8010990 <free>
 8001b48:	f06f 0302 	mvn.w	r3, #2
 8001b4c:	e021      	b.n	8001b92 <resp_fifo_push+0xa0>
    memcpy(n->buf, frame, len);
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	687a      	ldr	r2, [r7, #4]
 8001b54:	68b9      	ldr	r1, [r7, #8]
 8001b56:	4618      	mov	r0, r3
 8001b58:	f00f fa63 	bl	8011022 <memcpy>
    n->len = len;
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	687a      	ldr	r2, [r7, #4]
 8001b60:	605a      	str	r2, [r3, #4]
    n->next = NULL;
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	2200      	movs	r2, #0
 8001b66:	609a      	str	r2, [r3, #8]
    if (q->tail) q->tail->next = n; else q->head = n;
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d004      	beq.n	8001b7a <resp_fifo_push+0x88>
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	697a      	ldr	r2, [r7, #20]
 8001b76:	609a      	str	r2, [r3, #8]
 8001b78:	e002      	b.n	8001b80 <resp_fifo_push+0x8e>
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	697a      	ldr	r2, [r7, #20]
 8001b7e:	601a      	str	r2, [r3, #0]
    q->tail = n;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	697a      	ldr	r2, [r7, #20]
 8001b84:	605a      	str	r2, [r3, #4]
    q->count++;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	689b      	ldr	r3, [r3, #8]
 8001b8a:	1c5a      	adds	r2, r3, #1
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	609a      	str	r2, [r3, #8]
    return PROTO_OK;
 8001b90:	2300      	movs	r3, #0
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	3718      	adds	r7, #24
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}

08001b9a <resp_fifo_pop>:

int resp_fifo_pop(response_fifo_t *q, uint8_t *out, uint32_t max_len) {
 8001b9a:	b580      	push	{r7, lr}
 8001b9c:	b086      	sub	sp, #24
 8001b9e:	af00      	add	r7, sp, #0
 8001ba0:	60f8      	str	r0, [r7, #12]
 8001ba2:	60b9      	str	r1, [r7, #8]
 8001ba4:	607a      	str	r2, [r7, #4]
    if (!q || !q->head || !out) return 0;
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d006      	beq.n	8001bba <resp_fifo_pop+0x20>
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d002      	beq.n	8001bba <resp_fifo_pop+0x20>
 8001bb4:	68bb      	ldr	r3, [r7, #8]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d101      	bne.n	8001bbe <resp_fifo_pop+0x24>
 8001bba:	2300      	movs	r3, #0
 8001bbc:	e02e      	b.n	8001c1c <resp_fifo_pop+0x82>
    node_t *n = q->head;
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	617b      	str	r3, [r7, #20]
    if (n->len > max_len) return PROTO_ERR_RANGE;
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	687a      	ldr	r2, [r7, #4]
 8001bca:	429a      	cmp	r2, r3
 8001bcc:	d202      	bcs.n	8001bd4 <resp_fifo_pop+0x3a>
 8001bce:	f06f 0303 	mvn.w	r3, #3
 8001bd2:	e023      	b.n	8001c1c <resp_fifo_pop+0x82>
    memcpy(out, n->buf, n->len);
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	6819      	ldr	r1, [r3, #0]
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	461a      	mov	r2, r3
 8001bde:	68b8      	ldr	r0, [r7, #8]
 8001be0:	f00f fa1f 	bl	8011022 <memcpy>
    int ret = (int)n->len;
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	613b      	str	r3, [r7, #16]
    q->head = n->next;
 8001bea:	697b      	ldr	r3, [r7, #20]
 8001bec:	689a      	ldr	r2, [r3, #8]
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	601a      	str	r2, [r3, #0]
    if (!q->head) q->tail = NULL;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d102      	bne.n	8001c00 <resp_fifo_pop+0x66>
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	605a      	str	r2, [r3, #4]
    q->count--;
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	1e5a      	subs	r2, r3, #1
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	609a      	str	r2, [r3, #8]
    free(n->buf);
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f00e febe 	bl	8010990 <free>
    free(n);
 8001c14:	6978      	ldr	r0, [r7, #20]
 8001c16:	f00e febb 	bl	8010990 <free>
    return ret;
 8001c1a:	693b      	ldr	r3, [r7, #16]
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3718      	adds	r7, #24
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}

08001c24 <router_init>:
int resp_fifo_count(const response_fifo_t *q) { return q ? q->count : 0; }

// ---------- Router mínimo ----------
static router_handlers_t g_handlers;  // cópia local dos handlers

void router_init(router_t *r, response_fifo_t *resp_fifo, const router_handlers_t *h) {
 8001c24:	b5b0      	push	{r4, r5, r7, lr}
 8001c26:	b084      	sub	sp, #16
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	60f8      	str	r0, [r7, #12]
 8001c2c:	60b9      	str	r1, [r7, #8]
 8001c2e:	607a      	str	r2, [r7, #4]
    if (!r) return;
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d01e      	beq.n	8001c74 <router_init+0x50>
    memset(r, 0, sizeof(*r));
 8001c36:	2248      	movs	r2, #72	@ 0x48
 8001c38:	2100      	movs	r1, #0
 8001c3a:	68f8      	ldr	r0, [r7, #12]
 8001c3c:	f00f f966 	bl	8010f0c <memset>
    r->resp = resp_fifo;
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	68ba      	ldr	r2, [r7, #8]
 8001c44:	645a      	str	r2, [r3, #68]	@ 0x44
    memset(&g_handlers, 0, sizeof g_handlers);
 8001c46:	2238      	movs	r2, #56	@ 0x38
 8001c48:	2100      	movs	r1, #0
 8001c4a:	480c      	ldr	r0, [pc, #48]	@ (8001c7c <router_init+0x58>)
 8001c4c:	f00f f95e 	bl	8010f0c <memset>
    if (h) g_handlers = *h;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d00f      	beq.n	8001c76 <router_init+0x52>
 8001c56:	4a09      	ldr	r2, [pc, #36]	@ (8001c7c <router_init+0x58>)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	4614      	mov	r4, r2
 8001c5c:	461d      	mov	r5, r3
 8001c5e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c60:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c62:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c64:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c6a:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001c6e:	e884 0003 	stmia.w	r4, {r0, r1}
 8001c72:	e000      	b.n	8001c76 <router_init+0x52>
    if (!r) return;
 8001c74:	bf00      	nop
}
 8001c76:	3710      	adds	r7, #16
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bdb0      	pop	{r4, r5, r7, pc}
 8001c7c:	200000e4 	.word	0x200000e4

08001c80 <dispatch>:

static void dispatch(router_t *r, const uint8_t *f, uint32_t len) {
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b086      	sub	sp, #24
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	60f8      	str	r0, [r7, #12]
 8001c88:	60b9      	str	r1, [r7, #8]
 8001c8a:	607a      	str	r2, [r7, #4]
    if (!r || !f || len < 4) return;
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	f000 8183 	beq.w	8001f9a <dispatch+0x31a>
 8001c94:	68bb      	ldr	r3, [r7, #8]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	f000 817f 	beq.w	8001f9a <dispatch+0x31a>
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2b03      	cmp	r3, #3
 8001ca0:	f240 817b 	bls.w	8001f9a <dispatch+0x31a>
    uint8_t type = f[1];
 8001ca4:	68bb      	ldr	r3, [r7, #8]
 8001ca6:	3301      	adds	r3, #1
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	75fb      	strb	r3, [r7, #23]

    // Helper pra reduzir ruído
    #define CALL(h) do{ if (g_handlers.h) g_handlers.h(r, f, len); }while(0)

    switch (type) {
 8001cac:	7dfb      	ldrb	r3, [r7, #23]
 8001cae:	3b01      	subs	r3, #1
 8001cb0:	2b68      	cmp	r3, #104	@ 0x68
 8001cb2:	f200 8174 	bhi.w	8001f9e <dispatch+0x31e>
 8001cb6:	a201      	add	r2, pc, #4	@ (adr r2, 8001cbc <dispatch+0x3c>)
 8001cb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cbc:	08001e61 	.word	0x08001e61
 8001cc0:	08001e79 	.word	0x08001e79
 8001cc4:	08001e91 	.word	0x08001e91
 8001cc8:	08001ea9 	.word	0x08001ea9
 8001ccc:	08001ebf 	.word	0x08001ebf
 8001cd0:	08001ed5 	.word	0x08001ed5
 8001cd4:	08001eeb 	.word	0x08001eeb
 8001cd8:	08001f9f 	.word	0x08001f9f
 8001cdc:	08001f9f 	.word	0x08001f9f
 8001ce0:	08001f9f 	.word	0x08001f9f
 8001ce4:	08001f9f 	.word	0x08001f9f
 8001ce8:	08001f9f 	.word	0x08001f9f
 8001cec:	08001f9f 	.word	0x08001f9f
 8001cf0:	08001f9f 	.word	0x08001f9f
 8001cf4:	08001f9f 	.word	0x08001f9f
 8001cf8:	08001f9f 	.word	0x08001f9f
 8001cfc:	08001f9f 	.word	0x08001f9f
 8001d00:	08001f9f 	.word	0x08001f9f
 8001d04:	08001f9f 	.word	0x08001f9f
 8001d08:	08001f9f 	.word	0x08001f9f
 8001d0c:	08001f9f 	.word	0x08001f9f
 8001d10:	08001f9f 	.word	0x08001f9f
 8001d14:	08001f9f 	.word	0x08001f9f
 8001d18:	08001f9f 	.word	0x08001f9f
 8001d1c:	08001f9f 	.word	0x08001f9f
 8001d20:	08001f9f 	.word	0x08001f9f
 8001d24:	08001f9f 	.word	0x08001f9f
 8001d28:	08001f9f 	.word	0x08001f9f
 8001d2c:	08001f9f 	.word	0x08001f9f
 8001d30:	08001f9f 	.word	0x08001f9f
 8001d34:	08001f9f 	.word	0x08001f9f
 8001d38:	08001f01 	.word	0x08001f01
 8001d3c:	08001f9f 	.word	0x08001f9f
 8001d40:	08001f9f 	.word	0x08001f9f
 8001d44:	08001f9f 	.word	0x08001f9f
 8001d48:	08001f17 	.word	0x08001f17
 8001d4c:	08001f2d 	.word	0x08001f2d
 8001d50:	08001f43 	.word	0x08001f43
 8001d54:	08001f59 	.word	0x08001f59
 8001d58:	08001f9f 	.word	0x08001f9f
 8001d5c:	08001f9f 	.word	0x08001f9f
 8001d60:	08001f9f 	.word	0x08001f9f
 8001d64:	08001f9f 	.word	0x08001f9f
 8001d68:	08001f9f 	.word	0x08001f9f
 8001d6c:	08001f9f 	.word	0x08001f9f
 8001d70:	08001f9f 	.word	0x08001f9f
 8001d74:	08001f9f 	.word	0x08001f9f
 8001d78:	08001f9f 	.word	0x08001f9f
 8001d7c:	08001f9f 	.word	0x08001f9f
 8001d80:	08001f9f 	.word	0x08001f9f
 8001d84:	08001f9f 	.word	0x08001f9f
 8001d88:	08001f9f 	.word	0x08001f9f
 8001d8c:	08001f9f 	.word	0x08001f9f
 8001d90:	08001f9f 	.word	0x08001f9f
 8001d94:	08001f9f 	.word	0x08001f9f
 8001d98:	08001f9f 	.word	0x08001f9f
 8001d9c:	08001f9f 	.word	0x08001f9f
 8001da0:	08001f9f 	.word	0x08001f9f
 8001da4:	08001f9f 	.word	0x08001f9f
 8001da8:	08001f9f 	.word	0x08001f9f
 8001dac:	08001f9f 	.word	0x08001f9f
 8001db0:	08001f9f 	.word	0x08001f9f
 8001db4:	08001f9f 	.word	0x08001f9f
 8001db8:	08001f9f 	.word	0x08001f9f
 8001dbc:	08001f9f 	.word	0x08001f9f
 8001dc0:	08001f9f 	.word	0x08001f9f
 8001dc4:	08001f9f 	.word	0x08001f9f
 8001dc8:	08001f9f 	.word	0x08001f9f
 8001dcc:	08001f9f 	.word	0x08001f9f
 8001dd0:	08001f9f 	.word	0x08001f9f
 8001dd4:	08001f9f 	.word	0x08001f9f
 8001dd8:	08001f9f 	.word	0x08001f9f
 8001ddc:	08001f9f 	.word	0x08001f9f
 8001de0:	08001f9f 	.word	0x08001f9f
 8001de4:	08001f9f 	.word	0x08001f9f
 8001de8:	08001f9f 	.word	0x08001f9f
 8001dec:	08001f9f 	.word	0x08001f9f
 8001df0:	08001f9f 	.word	0x08001f9f
 8001df4:	08001f9f 	.word	0x08001f9f
 8001df8:	08001f9f 	.word	0x08001f9f
 8001dfc:	08001f9f 	.word	0x08001f9f
 8001e00:	08001f9f 	.word	0x08001f9f
 8001e04:	08001f9f 	.word	0x08001f9f
 8001e08:	08001f9f 	.word	0x08001f9f
 8001e0c:	08001f9f 	.word	0x08001f9f
 8001e10:	08001f9f 	.word	0x08001f9f
 8001e14:	08001f9f 	.word	0x08001f9f
 8001e18:	08001f9f 	.word	0x08001f9f
 8001e1c:	08001f9f 	.word	0x08001f9f
 8001e20:	08001f9f 	.word	0x08001f9f
 8001e24:	08001f9f 	.word	0x08001f9f
 8001e28:	08001f9f 	.word	0x08001f9f
 8001e2c:	08001f9f 	.word	0x08001f9f
 8001e30:	08001f9f 	.word	0x08001f9f
 8001e34:	08001f9f 	.word	0x08001f9f
 8001e38:	08001f9f 	.word	0x08001f9f
 8001e3c:	08001f9f 	.word	0x08001f9f
 8001e40:	08001f9f 	.word	0x08001f9f
 8001e44:	08001f9f 	.word	0x08001f9f
 8001e48:	08001f9f 	.word	0x08001f9f
 8001e4c:	08001f9f 	.word	0x08001f9f
 8001e50:	08001f9f 	.word	0x08001f9f
 8001e54:	08001f9f 	.word	0x08001f9f
 8001e58:	08001f6f 	.word	0x08001f6f
 8001e5c:	08001f85 	.word	0x08001f85
        case REQ_MOVE_QUEUE_ADD:     CALL(on_move_queue_add);     break;
 8001e60:	4b5f      	ldr	r3, [pc, #380]	@ (8001fe0 <dispatch+0x360>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	f000 809c 	beq.w	8001fa2 <dispatch+0x322>
 8001e6a:	4b5d      	ldr	r3, [pc, #372]	@ (8001fe0 <dispatch+0x360>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	687a      	ldr	r2, [r7, #4]
 8001e70:	68b9      	ldr	r1, [r7, #8]
 8001e72:	68f8      	ldr	r0, [r7, #12]
 8001e74:	4798      	blx	r3
 8001e76:	e094      	b.n	8001fa2 <dispatch+0x322>
        case REQ_MOVE_QUEUE_STATUS:  CALL(on_move_queue_status);  break;
 8001e78:	4b59      	ldr	r3, [pc, #356]	@ (8001fe0 <dispatch+0x360>)
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	f000 8092 	beq.w	8001fa6 <dispatch+0x326>
 8001e82:	4b57      	ldr	r3, [pc, #348]	@ (8001fe0 <dispatch+0x360>)
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	687a      	ldr	r2, [r7, #4]
 8001e88:	68b9      	ldr	r1, [r7, #8]
 8001e8a:	68f8      	ldr	r0, [r7, #12]
 8001e8c:	4798      	blx	r3
 8001e8e:	e08a      	b.n	8001fa6 <dispatch+0x326>
        case REQ_START_MOVE:         CALL(on_start_move);         break;
 8001e90:	4b53      	ldr	r3, [pc, #332]	@ (8001fe0 <dispatch+0x360>)
 8001e92:	689b      	ldr	r3, [r3, #8]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	f000 8088 	beq.w	8001faa <dispatch+0x32a>
 8001e9a:	4b51      	ldr	r3, [pc, #324]	@ (8001fe0 <dispatch+0x360>)
 8001e9c:	689b      	ldr	r3, [r3, #8]
 8001e9e:	687a      	ldr	r2, [r7, #4]
 8001ea0:	68b9      	ldr	r1, [r7, #8]
 8001ea2:	68f8      	ldr	r0, [r7, #12]
 8001ea4:	4798      	blx	r3
 8001ea6:	e080      	b.n	8001faa <dispatch+0x32a>
        case REQ_MOVE_HOME:          CALL(on_move_home);          break;
 8001ea8:	4b4d      	ldr	r3, [pc, #308]	@ (8001fe0 <dispatch+0x360>)
 8001eaa:	68db      	ldr	r3, [r3, #12]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d07e      	beq.n	8001fae <dispatch+0x32e>
 8001eb0:	4b4b      	ldr	r3, [pc, #300]	@ (8001fe0 <dispatch+0x360>)
 8001eb2:	68db      	ldr	r3, [r3, #12]
 8001eb4:	687a      	ldr	r2, [r7, #4]
 8001eb6:	68b9      	ldr	r1, [r7, #8]
 8001eb8:	68f8      	ldr	r0, [r7, #12]
 8001eba:	4798      	blx	r3
 8001ebc:	e077      	b.n	8001fae <dispatch+0x32e>
        case REQ_MOVE_PROBE_LEVEL:   CALL(on_move_probe_level);   break;
 8001ebe:	4b48      	ldr	r3, [pc, #288]	@ (8001fe0 <dispatch+0x360>)
 8001ec0:	691b      	ldr	r3, [r3, #16]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d075      	beq.n	8001fb2 <dispatch+0x332>
 8001ec6:	4b46      	ldr	r3, [pc, #280]	@ (8001fe0 <dispatch+0x360>)
 8001ec8:	691b      	ldr	r3, [r3, #16]
 8001eca:	687a      	ldr	r2, [r7, #4]
 8001ecc:	68b9      	ldr	r1, [r7, #8]
 8001ece:	68f8      	ldr	r0, [r7, #12]
 8001ed0:	4798      	blx	r3
 8001ed2:	e06e      	b.n	8001fb2 <dispatch+0x332>
        case REQ_MOVE_END:           CALL(on_move_end);           break;
 8001ed4:	4b42      	ldr	r3, [pc, #264]	@ (8001fe0 <dispatch+0x360>)
 8001ed6:	695b      	ldr	r3, [r3, #20]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d06c      	beq.n	8001fb6 <dispatch+0x336>
 8001edc:	4b40      	ldr	r3, [pc, #256]	@ (8001fe0 <dispatch+0x360>)
 8001ede:	695b      	ldr	r3, [r3, #20]
 8001ee0:	687a      	ldr	r2, [r7, #4]
 8001ee2:	68b9      	ldr	r1, [r7, #8]
 8001ee4:	68f8      	ldr	r0, [r7, #12]
 8001ee6:	4798      	blx	r3
 8001ee8:	e065      	b.n	8001fb6 <dispatch+0x336>
        case REQ_LED_CTRL:           CALL(on_led_ctrl);           break;
 8001eea:	4b3d      	ldr	r3, [pc, #244]	@ (8001fe0 <dispatch+0x360>)
 8001eec:	699b      	ldr	r3, [r3, #24]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d063      	beq.n	8001fba <dispatch+0x33a>
 8001ef2:	4b3b      	ldr	r3, [pc, #236]	@ (8001fe0 <dispatch+0x360>)
 8001ef4:	699b      	ldr	r3, [r3, #24]
 8001ef6:	687a      	ldr	r2, [r7, #4]
 8001ef8:	68b9      	ldr	r1, [r7, #8]
 8001efa:	68f8      	ldr	r0, [r7, #12]
 8001efc:	4798      	blx	r3
 8001efe:	e05c      	b.n	8001fba <dispatch+0x33a>
        case REQ_STM32_STATUS:       CALL(on_fpga_status);        break;
 8001f00:	4b37      	ldr	r3, [pc, #220]	@ (8001fe0 <dispatch+0x360>)
 8001f02:	69db      	ldr	r3, [r3, #28]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d05a      	beq.n	8001fbe <dispatch+0x33e>
 8001f08:	4b35      	ldr	r3, [pc, #212]	@ (8001fe0 <dispatch+0x360>)
 8001f0a:	69db      	ldr	r3, [r3, #28]
 8001f0c:	687a      	ldr	r2, [r7, #4]
 8001f0e:	68b9      	ldr	r1, [r7, #8]
 8001f10:	68f8      	ldr	r0, [r7, #12]
 8001f12:	4798      	blx	r3
 8001f14:	e053      	b.n	8001fbe <dispatch+0x33e>
        case REQ_SET_ORIGIN:         CALL(on_set_origin);         break;
 8001f16:	4b32      	ldr	r3, [pc, #200]	@ (8001fe0 <dispatch+0x360>)
 8001f18:	6a1b      	ldr	r3, [r3, #32]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d051      	beq.n	8001fc2 <dispatch+0x342>
 8001f1e:	4b30      	ldr	r3, [pc, #192]	@ (8001fe0 <dispatch+0x360>)
 8001f20:	6a1b      	ldr	r3, [r3, #32]
 8001f22:	687a      	ldr	r2, [r7, #4]
 8001f24:	68b9      	ldr	r1, [r7, #8]
 8001f26:	68f8      	ldr	r0, [r7, #12]
 8001f28:	4798      	blx	r3
 8001f2a:	e04a      	b.n	8001fc2 <dispatch+0x342>
        case REQ_ENCODER_STATUS:     CALL(on_encoder_status);     break;
 8001f2c:	4b2c      	ldr	r3, [pc, #176]	@ (8001fe0 <dispatch+0x360>)
 8001f2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d048      	beq.n	8001fc6 <dispatch+0x346>
 8001f34:	4b2a      	ldr	r3, [pc, #168]	@ (8001fe0 <dispatch+0x360>)
 8001f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f38:	687a      	ldr	r2, [r7, #4]
 8001f3a:	68b9      	ldr	r1, [r7, #8]
 8001f3c:	68f8      	ldr	r0, [r7, #12]
 8001f3e:	4798      	blx	r3
 8001f40:	e041      	b.n	8001fc6 <dispatch+0x346>
        case REQ_SET_MICROSTEPS:     CALL(on_set_microsteps);     break;
 8001f42:	4b27      	ldr	r3, [pc, #156]	@ (8001fe0 <dispatch+0x360>)
 8001f44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d03f      	beq.n	8001fca <dispatch+0x34a>
 8001f4a:	4b25      	ldr	r3, [pc, #148]	@ (8001fe0 <dispatch+0x360>)
 8001f4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f4e:	687a      	ldr	r2, [r7, #4]
 8001f50:	68b9      	ldr	r1, [r7, #8]
 8001f52:	68f8      	ldr	r0, [r7, #12]
 8001f54:	4798      	blx	r3
 8001f56:	e038      	b.n	8001fca <dispatch+0x34a>
        case REQ_SET_MICROSTEPS_AX:  CALL(on_set_microsteps_axes);break;
 8001f58:	4b21      	ldr	r3, [pc, #132]	@ (8001fe0 <dispatch+0x360>)
 8001f5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d036      	beq.n	8001fce <dispatch+0x34e>
 8001f60:	4b1f      	ldr	r3, [pc, #124]	@ (8001fe0 <dispatch+0x360>)
 8001f62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f64:	687a      	ldr	r2, [r7, #4]
 8001f66:	68b9      	ldr	r1, [r7, #8]
 8001f68:	68f8      	ldr	r0, [r7, #12]
 8001f6a:	4798      	blx	r3
 8001f6c:	e02f      	b.n	8001fce <dispatch+0x34e>
        case REQ_TEST_HELLO:         CALL(on_test_hello);         break;
 8001f6e:	4b1c      	ldr	r3, [pc, #112]	@ (8001fe0 <dispatch+0x360>)
 8001f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d02d      	beq.n	8001fd2 <dispatch+0x352>
 8001f76:	4b1a      	ldr	r3, [pc, #104]	@ (8001fe0 <dispatch+0x360>)
 8001f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f7a:	687a      	ldr	r2, [r7, #4]
 8001f7c:	68b9      	ldr	r1, [r7, #8]
 8001f7e:	68f8      	ldr	r0, [r7, #12]
 8001f80:	4798      	blx	r3
 8001f82:	e026      	b.n	8001fd2 <dispatch+0x352>
        case REQ_MOTION_AUTO_FRICTION: CALL(on_motion_auto_friction); break;
 8001f84:	4b16      	ldr	r3, [pc, #88]	@ (8001fe0 <dispatch+0x360>)
 8001f86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d024      	beq.n	8001fd6 <dispatch+0x356>
 8001f8c:	4b14      	ldr	r3, [pc, #80]	@ (8001fe0 <dispatch+0x360>)
 8001f8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f90:	687a      	ldr	r2, [r7, #4]
 8001f92:	68b9      	ldr	r1, [r7, #8]
 8001f94:	68f8      	ldr	r0, [r7, #12]
 8001f96:	4798      	blx	r3
 8001f98:	e01d      	b.n	8001fd6 <dispatch+0x356>
    if (!r || !f || len < 4) return;
 8001f9a:	bf00      	nop
 8001f9c:	e01c      	b.n	8001fd8 <dispatch+0x358>
        default: /* desconhecido */  break;
 8001f9e:	bf00      	nop
 8001fa0:	e01a      	b.n	8001fd8 <dispatch+0x358>
        case REQ_MOVE_QUEUE_ADD:     CALL(on_move_queue_add);     break;
 8001fa2:	bf00      	nop
 8001fa4:	e018      	b.n	8001fd8 <dispatch+0x358>
        case REQ_MOVE_QUEUE_STATUS:  CALL(on_move_queue_status);  break;
 8001fa6:	bf00      	nop
 8001fa8:	e016      	b.n	8001fd8 <dispatch+0x358>
        case REQ_START_MOVE:         CALL(on_start_move);         break;
 8001faa:	bf00      	nop
 8001fac:	e014      	b.n	8001fd8 <dispatch+0x358>
        case REQ_MOVE_HOME:          CALL(on_move_home);          break;
 8001fae:	bf00      	nop
 8001fb0:	e012      	b.n	8001fd8 <dispatch+0x358>
        case REQ_MOVE_PROBE_LEVEL:   CALL(on_move_probe_level);   break;
 8001fb2:	bf00      	nop
 8001fb4:	e010      	b.n	8001fd8 <dispatch+0x358>
        case REQ_MOVE_END:           CALL(on_move_end);           break;
 8001fb6:	bf00      	nop
 8001fb8:	e00e      	b.n	8001fd8 <dispatch+0x358>
        case REQ_LED_CTRL:           CALL(on_led_ctrl);           break;
 8001fba:	bf00      	nop
 8001fbc:	e00c      	b.n	8001fd8 <dispatch+0x358>
        case REQ_STM32_STATUS:       CALL(on_fpga_status);        break;
 8001fbe:	bf00      	nop
 8001fc0:	e00a      	b.n	8001fd8 <dispatch+0x358>
        case REQ_SET_ORIGIN:         CALL(on_set_origin);         break;
 8001fc2:	bf00      	nop
 8001fc4:	e008      	b.n	8001fd8 <dispatch+0x358>
        case REQ_ENCODER_STATUS:     CALL(on_encoder_status);     break;
 8001fc6:	bf00      	nop
 8001fc8:	e006      	b.n	8001fd8 <dispatch+0x358>
        case REQ_SET_MICROSTEPS:     CALL(on_set_microsteps);     break;
 8001fca:	bf00      	nop
 8001fcc:	e004      	b.n	8001fd8 <dispatch+0x358>
        case REQ_SET_MICROSTEPS_AX:  CALL(on_set_microsteps_axes);break;
 8001fce:	bf00      	nop
 8001fd0:	e002      	b.n	8001fd8 <dispatch+0x358>
        case REQ_TEST_HELLO:         CALL(on_test_hello);         break;
 8001fd2:	bf00      	nop
 8001fd4:	e000      	b.n	8001fd8 <dispatch+0x358>
        case REQ_MOTION_AUTO_FRICTION: CALL(on_motion_auto_friction); break;
 8001fd6:	bf00      	nop
    }
    #undef CALL
}
 8001fd8:	3718      	adds	r7, #24
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	200000e4 	.word	0x200000e4

08001fe4 <router_feed_bytes>:

// Como o app já entrega um frame completo, basta validar header/tail e despachar.
void router_feed_bytes(router_t *r, const uint8_t *data, uint32_t len) {
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b084      	sub	sp, #16
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	60f8      	str	r0, [r7, #12]
 8001fec:	60b9      	str	r1, [r7, #8]
 8001fee:	607a      	str	r2, [r7, #4]
    if (!r || !data || len < 4) return;
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d016      	beq.n	8002024 <router_feed_bytes+0x40>
 8001ff6:	68bb      	ldr	r3, [r7, #8]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d013      	beq.n	8002024 <router_feed_bytes+0x40>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2b03      	cmp	r3, #3
 8002000:	d910      	bls.n	8002024 <router_feed_bytes+0x40>
    if (data[0] != REQ_HEADER) return;
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	781b      	ldrb	r3, [r3, #0]
 8002006:	2baa      	cmp	r3, #170	@ 0xaa
 8002008:	d10e      	bne.n	8002028 <router_feed_bytes+0x44>
    if (data[len - 1] != REQ_TAIL) return;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	3b01      	subs	r3, #1
 800200e:	68ba      	ldr	r2, [r7, #8]
 8002010:	4413      	add	r3, r2
 8002012:	781b      	ldrb	r3, [r3, #0]
 8002014:	2b55      	cmp	r3, #85	@ 0x55
 8002016:	d109      	bne.n	800202c <router_feed_bytes+0x48>
    dispatch(r, data, len);
 8002018:	687a      	ldr	r2, [r7, #4]
 800201a:	68b9      	ldr	r1, [r7, #8]
 800201c:	68f8      	ldr	r0, [r7, #12]
 800201e:	f7ff fe2f 	bl	8001c80 <dispatch>
 8002022:	e004      	b.n	800202e <router_feed_bytes+0x4a>
    if (!r || !data || len < 4) return;
 8002024:	bf00      	nop
 8002026:	e002      	b.n	800202e <router_feed_bytes+0x4a>
    if (data[0] != REQ_HEADER) return;
 8002028:	bf00      	nop
 800202a:	e000      	b.n	800202e <router_feed_bytes+0x4a>
    if (data[len - 1] != REQ_TAIL) return;
 800202c:	bf00      	nop
}
 800202e:	3710      	adds	r7, #16
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}

08002034 <home_service_init>:

LOG_SVC_DEFINE(LOG_SVC_HOME, "home");

static home_status_t g_home;

void home_service_init(void) {
 8002034:	b580      	push	{r7, lr}
 8002036:	b084      	sub	sp, #16
 8002038:	af04      	add	r7, sp, #16
	g_home.axis_done_mask = 0;
 800203a:	4b0b      	ldr	r3, [pc, #44]	@ (8002068 <home_service_init+0x34>)
 800203c:	2200      	movs	r2, #0
 800203e:	701a      	strb	r2, [r3, #0]
	g_home.error_flags = 0;
 8002040:	4b09      	ldr	r3, [pc, #36]	@ (8002068 <home_service_init+0x34>)
 8002042:	2200      	movs	r2, #0
 8002044:	705a      	strb	r2, [r3, #1]

	LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "ok");
 8002046:	4a09      	ldr	r2, [pc, #36]	@ (800206c <home_service_init+0x38>)
 8002048:	4b09      	ldr	r3, [pc, #36]	@ (8002070 <home_service_init+0x3c>)
 800204a:	9302      	str	r3, [sp, #8]
 800204c:	4b09      	ldr	r3, [pc, #36]	@ (8002074 <home_service_init+0x40>)
 800204e:	9301      	str	r3, [sp, #4]
 8002050:	4b09      	ldr	r3, [pc, #36]	@ (8002078 <home_service_init+0x44>)
 8002052:	9300      	str	r3, [sp, #0]
 8002054:	4613      	mov	r3, r2
 8002056:	2200      	movs	r2, #0
 8002058:	2100      	movs	r1, #0
 800205a:	2003      	movs	r0, #3
 800205c:	f000 fd3a 	bl	8002ad4 <log_event_auto>
}
 8002060:	bf00      	nop
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	2000011c 	.word	0x2000011c
 800206c:	08011d60 	.word	0x08011d60
 8002070:	08011d68 	.word	0x08011d68
 8002074:	08011d6c 	.word	0x08011d6c
 8002078:	08011d70 	.word	0x08011d70

0800207c <home_on_move_home>:
const home_status_t* home_status_get(void) {
	return &g_home;
}

void home_on_move_home(const uint8_t *frame, uint32_t len) {
 800207c:	b580      	push	{r7, lr}
 800207e:	b086      	sub	sp, #24
 8002080:	af04      	add	r7, sp, #16
 8002082:	6078      	str	r0, [r7, #4]
 8002084:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len; /* implementar FSM de homing */

	LOGT_THIS(LOG_STATE_RECEIVED, PROTO_OK, "move_home", "not_implemented");
 8002086:	4a08      	ldr	r2, [pc, #32]	@ (80020a8 <home_on_move_home+0x2c>)
 8002088:	4b08      	ldr	r3, [pc, #32]	@ (80020ac <home_on_move_home+0x30>)
 800208a:	9302      	str	r3, [sp, #8]
 800208c:	4b08      	ldr	r3, [pc, #32]	@ (80020b0 <home_on_move_home+0x34>)
 800208e:	9301      	str	r3, [sp, #4]
 8002090:	4b08      	ldr	r3, [pc, #32]	@ (80020b4 <home_on_move_home+0x38>)
 8002092:	9300      	str	r3, [sp, #0]
 8002094:	4613      	mov	r3, r2
 8002096:	2200      	movs	r2, #0
 8002098:	2101      	movs	r1, #1
 800209a:	2003      	movs	r0, #3
 800209c:	f000 fd1a 	bl	8002ad4 <log_event_auto>
}
 80020a0:	bf00      	nop
 80020a2:	3708      	adds	r7, #8
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}
 80020a8:	08011d60 	.word	0x08011d60
 80020ac:	08011d78 	.word	0x08011d78
 80020b0:	08011d6c 	.word	0x08011d6c
 80020b4:	08011d88 	.word	0x08011d88

080020b8 <led_gpio_config_output>:
#else
#define LED_GPIO_ON_LEVEL  GPIO_PIN_RESET
#define LED_GPIO_OFF_LEVEL GPIO_PIN_SET
#endif

static void led_gpio_config_output(const led_channel_state_t *led) {
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b088      	sub	sp, #32
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
    if (!led)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d019      	beq.n	80020fa <led_gpio_config_output+0x42>
        return;
    GPIO_InitTypeDef gi = {0};
 80020c6:	f107 030c 	add.w	r3, r7, #12
 80020ca:	2200      	movs	r2, #0
 80020cc:	601a      	str	r2, [r3, #0]
 80020ce:	605a      	str	r2, [r3, #4]
 80020d0:	609a      	str	r2, [r3, #8]
 80020d2:	60da      	str	r2, [r3, #12]
 80020d4:	611a      	str	r2, [r3, #16]
    gi.Pin = led->pin;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	889b      	ldrh	r3, [r3, #4]
 80020da:	60fb      	str	r3, [r7, #12]
    gi.Mode = GPIO_MODE_OUTPUT_PP;
 80020dc:	2301      	movs	r3, #1
 80020de:	613b      	str	r3, [r7, #16]
    gi.Pull = GPIO_NOPULL;
 80020e0:	2300      	movs	r3, #0
 80020e2:	617b      	str	r3, [r7, #20]
    gi.Speed = GPIO_SPEED_FREQ_LOW;
 80020e4:	2300      	movs	r3, #0
 80020e6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(led->port, &gi);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f107 020c 	add.w	r2, r7, #12
 80020f0:	4611      	mov	r1, r2
 80020f2:	4618      	mov	r0, r3
 80020f4:	f006 fdda 	bl	8008cac <HAL_GPIO_Init>
 80020f8:	e000      	b.n	80020fc <led_gpio_config_output+0x44>
        return;
 80020fa:	bf00      	nop
}
 80020fc:	3720      	adds	r7, #32
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}

08002102 <led_gpio_config_pwm>:

static void led_gpio_config_pwm(const led_channel_state_t *led) {
 8002102:	b580      	push	{r7, lr}
 8002104:	b088      	sub	sp, #32
 8002106:	af00      	add	r7, sp, #0
 8002108:	6078      	str	r0, [r7, #4]
    if (!led)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d01c      	beq.n	800214a <led_gpio_config_pwm+0x48>
        return;
    GPIO_InitTypeDef gi = {0};
 8002110:	f107 030c 	add.w	r3, r7, #12
 8002114:	2200      	movs	r2, #0
 8002116:	601a      	str	r2, [r3, #0]
 8002118:	605a      	str	r2, [r3, #4]
 800211a:	609a      	str	r2, [r3, #8]
 800211c:	60da      	str	r2, [r3, #12]
 800211e:	611a      	str	r2, [r3, #16]
    gi.Pin = led->pin;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	889b      	ldrh	r3, [r3, #4]
 8002124:	60fb      	str	r3, [r7, #12]
    gi.Mode = GPIO_MODE_AF_PP;
 8002126:	2302      	movs	r3, #2
 8002128:	613b      	str	r3, [r7, #16]
    gi.Pull = GPIO_NOPULL;
 800212a:	2300      	movs	r3, #0
 800212c:	617b      	str	r3, [r7, #20]
    gi.Speed = GPIO_SPEED_FREQ_LOW;
 800212e:	2300      	movs	r3, #0
 8002130:	61bb      	str	r3, [r7, #24]
    gi.Alternate = led->alternate;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	689b      	ldr	r3, [r3, #8]
 8002136:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(led->port, &gi);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f107 020c 	add.w	r2, r7, #12
 8002140:	4611      	mov	r1, r2
 8002142:	4618      	mov	r0, r3
 8002144:	f006 fdb2 	bl	8008cac <HAL_GPIO_Init>
 8002148:	e000      	b.n	800214c <led_gpio_config_pwm+0x4a>
        return;
 800214a:	bf00      	nop
}
 800214c:	3720      	adds	r7, #32
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
	...

08002154 <led_push_response>:
 *    resposta; em caso negativo, registra o erro e abandona o envio para evitar
 *    inserir dados inválidos na fila.
 *  - Após a codificação, confere o resultado de app_resp_push para sinalizar e
 *    logar falhas na fila de saída (por exemplo, quando estiver cheia).
 */
static void led_push_response(uint8_t frame_id, uint8_t mask, uint8_t status) {
 8002154:	b580      	push	{r7, lr}
 8002156:	b088      	sub	sp, #32
 8002158:	af02      	add	r7, sp, #8
 800215a:	4603      	mov	r3, r0
 800215c:	71fb      	strb	r3, [r7, #7]
 800215e:	460b      	mov	r3, r1
 8002160:	71bb      	strb	r3, [r7, #6]
 8002162:	4613      	mov	r3, r2
 8002164:	717b      	strb	r3, [r7, #5]
    uint8_t raw[7];
    led_ctrl_resp_t resp = { frame_id, mask, status };
 8002166:	79fb      	ldrb	r3, [r7, #7]
 8002168:	733b      	strb	r3, [r7, #12]
 800216a:	79bb      	ldrb	r3, [r7, #6]
 800216c:	737b      	strb	r3, [r7, #13]
 800216e:	797b      	ldrb	r3, [r7, #5]
 8002170:	73bb      	strb	r3, [r7, #14]
    if (led_ctrl_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) {
 8002172:	f107 0110 	add.w	r1, r7, #16
 8002176:	f107 030c 	add.w	r3, r7, #12
 800217a:	2207      	movs	r2, #7
 800217c:	4618      	mov	r0, r3
 800217e:	f7ff f95b 	bl	8001438 <led_ctrl_resp_encoder>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	d00c      	beq.n	80021a2 <led_push_response+0x4e>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "resp", "failed to encode led ack");
 8002188:	4a12      	ldr	r2, [pc, #72]	@ (80021d4 <led_push_response+0x80>)
 800218a:	4b13      	ldr	r3, [pc, #76]	@ (80021d8 <led_push_response+0x84>)
 800218c:	9301      	str	r3, [sp, #4]
 800218e:	4b13      	ldr	r3, [pc, #76]	@ (80021dc <led_push_response+0x88>)
 8002190:	9300      	str	r3, [sp, #0]
 8002192:	4613      	mov	r3, r2
 8002194:	f06f 0201 	mvn.w	r2, #1
 8002198:	2164      	movs	r1, #100	@ 0x64
 800219a:	2001      	movs	r0, #1
 800219c:	f000 fc9a 	bl	8002ad4 <log_event_auto>
 80021a0:	e014      	b.n	80021cc <led_push_response+0x78>
        return;
    }
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 80021a2:	f107 0310 	add.w	r3, r7, #16
 80021a6:	2107      	movs	r1, #7
 80021a8:	4618      	mov	r0, r3
 80021aa:	f004 fed3 	bl	8006f54 <app_resp_push>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d00b      	beq.n	80021cc <led_push_response+0x78>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "resp", "failed to queue led ack");
 80021b4:	4a07      	ldr	r2, [pc, #28]	@ (80021d4 <led_push_response+0x80>)
 80021b6:	4b0a      	ldr	r3, [pc, #40]	@ (80021e0 <led_push_response+0x8c>)
 80021b8:	9301      	str	r3, [sp, #4]
 80021ba:	4b08      	ldr	r3, [pc, #32]	@ (80021dc <led_push_response+0x88>)
 80021bc:	9300      	str	r3, [sp, #0]
 80021be:	4613      	mov	r3, r2
 80021c0:	f06f 0203 	mvn.w	r2, #3
 80021c4:	2164      	movs	r1, #100	@ 0x64
 80021c6:	2001      	movs	r0, #1
 80021c8:	f000 fc84 	bl	8002ad4 <log_event_auto>
    }
}
 80021cc:	3718      	adds	r7, #24
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	08011d94 	.word	0x08011d94
 80021d8:	08011d98 	.word	0x08011d98
 80021dc:	08011db4 	.word	0x08011db4
 80021e0:	08011dbc 	.word	0x08011dbc

080021e4 <led_timer_get_clock>:

static uint32_t led_timer_get_clock(void) {
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
    uint32_t clk = HAL_RCC_GetPCLK2Freq();
 80021ea:	f008 fd17 	bl	800ac1c <HAL_RCC_GetPCLK2Freq>
 80021ee:	6078      	str	r0, [r7, #4]
#if defined(RCC_CFGR_PPRE2) && defined(RCC_CFGR_PPRE2_DIV1)
    uint32_t presc = (RCC->CFGR & RCC_CFGR_PPRE2);
 80021f0:	4b09      	ldr	r3, [pc, #36]	@ (8002218 <led_timer_get_clock+0x34>)
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80021f8:	603b      	str	r3, [r7, #0]
    if (presc != RCC_CFGR_PPRE2_DIV1 && presc != 0u) {
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d005      	beq.n	800220c <led_timer_get_clock+0x28>
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d002      	beq.n	800220c <led_timer_get_clock+0x28>
        clk *= 2u;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	005b      	lsls	r3, r3, #1
 800220a:	607b      	str	r3, [r7, #4]
    }
#endif
    return clk;
 800220c:	687b      	ldr	r3, [r7, #4]
}
 800220e:	4618      	mov	r0, r3
 8002210:	3708      	adds	r7, #8
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	40021000 	.word	0x40021000

0800221c <led_compute_period_ticks>:
 * ~1,22 kHz (80 MHz / 65 536). Para atingir frequências como 1 Hz ou 0,2 Hz
 * é necessário reduzir o clock efetivo do TIM15 via prescaler (por exemplo,
 * PSC = 7999 → divisor efetivo 8 000 → f_min ≈ 0,15 Hz).
 */

static uint32_t led_compute_period_ticks(uint16_t freq_centi_hz) {
 800221c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002220:	b094      	sub	sp, #80	@ 0x50
 8002222:	af00      	add	r7, sp, #0
 8002224:	4603      	mov	r3, r0
 8002226:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    if (freq_centi_hz == 0u)
 8002228:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800222a:	2b00      	cmp	r3, #0
 800222c:	d101      	bne.n	8002232 <led_compute_period_ticks+0x16>
        return 0u;
 800222e:	2300      	movs	r3, #0
 8002230:	e066      	b.n	8002300 <led_compute_period_ticks+0xe4>

    uint32_t timer_clk = led_timer_get_clock();
 8002232:	f7ff ffd7 	bl	80021e4 <led_timer_get_clock>
 8002236:	6478      	str	r0, [r7, #68]	@ 0x44
    uint32_t prescaler = (uint32_t)htim15.Init.Prescaler + 1u;
 8002238:	4b34      	ldr	r3, [pc, #208]	@ (800230c <led_compute_period_ticks+0xf0>)
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	3301      	adds	r3, #1
 800223e:	643b      	str	r3, [r7, #64]	@ 0x40
    if (prescaler == 0u)
 8002240:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002242:	2b00      	cmp	r3, #0
 8002244:	d101      	bne.n	800224a <led_compute_period_ticks+0x2e>
        return 0u;
 8002246:	2300      	movs	r3, #0
 8002248:	e05a      	b.n	8002300 <led_compute_period_ticks+0xe4>

    uint32_t clk_per_second = timer_clk / prescaler;
 800224a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800224c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800224e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002252:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (clk_per_second == 0u)
 8002254:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002256:	2b00      	cmp	r3, #0
 8002258:	d101      	bne.n	800225e <led_compute_period_ticks+0x42>
        return 0u;
 800225a:	2300      	movs	r3, #0
 800225c:	e050      	b.n	8002300 <led_compute_period_ticks+0xe4>

    uint64_t scaled_clock = (uint64_t)clk_per_second * 100u;
 800225e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002260:	2200      	movs	r2, #0
 8002262:	4698      	mov	r8, r3
 8002264:	4691      	mov	r9, r2
 8002266:	4642      	mov	r2, r8
 8002268:	464b      	mov	r3, r9
 800226a:	1891      	adds	r1, r2, r2
 800226c:	60b9      	str	r1, [r7, #8]
 800226e:	415b      	adcs	r3, r3
 8002270:	60fb      	str	r3, [r7, #12]
 8002272:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002276:	eb12 0408 	adds.w	r4, r2, r8
 800227a:	eb43 0509 	adc.w	r5, r3, r9
 800227e:	f04f 0200 	mov.w	r2, #0
 8002282:	f04f 0300 	mov.w	r3, #0
 8002286:	016b      	lsls	r3, r5, #5
 8002288:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 800228c:	0162      	lsls	r2, r4, #5
 800228e:	eb14 0a02 	adds.w	sl, r4, r2
 8002292:	eb45 0b03 	adc.w	fp, r5, r3
 8002296:	eb1a 0308 	adds.w	r3, sl, r8
 800229a:	603b      	str	r3, [r7, #0]
 800229c:	eb4b 0309 	adc.w	r3, fp, r9
 80022a0:	607b      	str	r3, [r7, #4]
 80022a2:	e9d7 3400 	ldrd	r3, r4, [r7]
 80022a6:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30
    uint64_t ticks = (scaled_clock + ((uint64_t)freq_centi_hz / 2u)) / (uint64_t)freq_centi_hz;
 80022aa:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80022ac:	085b      	lsrs	r3, r3, #1
 80022ae:	b29b      	uxth	r3, r3
 80022b0:	b29b      	uxth	r3, r3
 80022b2:	2200      	movs	r2, #0
 80022b4:	623b      	str	r3, [r7, #32]
 80022b6:	627a      	str	r2, [r7, #36]	@ 0x24
 80022b8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80022bc:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80022c0:	4621      	mov	r1, r4
 80022c2:	1889      	adds	r1, r1, r2
 80022c4:	61b9      	str	r1, [r7, #24]
 80022c6:	4629      	mov	r1, r5
 80022c8:	eb43 0101 	adc.w	r1, r3, r1
 80022cc:	61f9      	str	r1, [r7, #28]
 80022ce:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80022d0:	2200      	movs	r2, #0
 80022d2:	613b      	str	r3, [r7, #16]
 80022d4:	617a      	str	r2, [r7, #20]
 80022d6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80022da:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80022de:	f7fe f817 	bl	8000310 <__aeabi_uldivmod>
 80022e2:	4602      	mov	r2, r0
 80022e4:	460b      	mov	r3, r1
 80022e6:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    if (ticks > 0xFFFFFFFFu)
 80022ea:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80022ee:	2b01      	cmp	r3, #1
 80022f0:	d305      	bcc.n	80022fe <led_compute_period_ticks+0xe2>
        ticks = 0xFFFFFFFFu;
 80022f2:	f04f 32ff 	mov.w	r2, #4294967295
 80022f6:	f04f 0300 	mov.w	r3, #0
 80022fa:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    return (uint32_t)ticks;
 80022fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002300:	4618      	mov	r0, r3
 8002302:	3750      	adds	r7, #80	@ 0x50
 8002304:	46bd      	mov	sp, r7
 8002306:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800230a:	bf00      	nop
 800230c:	20003260 	.word	0x20003260

08002310 <led_apply_pwm>:

static void led_apply_pwm(uint32_t period_ticks, uint32_t pulse_ticks) {
 8002310:	b580      	push	{r7, lr}
 8002312:	b084      	sub	sp, #16
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
 8002318:	6039      	str	r1, [r7, #0]
    if (period_ticks == 0u)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d101      	bne.n	8002324 <led_apply_pwm+0x14>
        period_ticks = 1u;
 8002320:	2301      	movs	r3, #1
 8002322:	607b      	str	r3, [r7, #4]
    if (pulse_ticks > period_ticks)
 8002324:	683a      	ldr	r2, [r7, #0]
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	429a      	cmp	r2, r3
 800232a:	d901      	bls.n	8002330 <led_apply_pwm+0x20>
        pulse_ticks = period_ticks;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	603b      	str	r3, [r7, #0]

    uint32_t arr = (period_ticks > 0u) ? (period_ticks - 1u) : 0u;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d002      	beq.n	800233c <led_apply_pwm+0x2c>
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	3b01      	subs	r3, #1
 800233a:	e000      	b.n	800233e <led_apply_pwm+0x2e>
 800233c:	2300      	movs	r3, #0
 800233e:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_AUTORELOAD(&htim15, arr);
 8002340:	4b0a      	ldr	r3, [pc, #40]	@ (800236c <led_apply_pwm+0x5c>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	68fa      	ldr	r2, [r7, #12]
 8002346:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002348:	4a08      	ldr	r2, [pc, #32]	@ (800236c <led_apply_pwm+0x5c>)
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_1, pulse_ticks);
 800234e:	4b07      	ldr	r3, [pc, #28]	@ (800236c <led_apply_pwm+0x5c>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	683a      	ldr	r2, [r7, #0]
 8002354:	635a      	str	r2, [r3, #52]	@ 0x34
    HAL_TIM_GenerateEvent(&htim15, TIM_EVENTSOURCE_UPDATE);
 8002356:	2101      	movs	r1, #1
 8002358:	4804      	ldr	r0, [pc, #16]	@ (800236c <led_apply_pwm+0x5c>)
 800235a:	f00b ffd1 	bl	800e300 <HAL_TIM_GenerateEvent>
    htim15.Init.Period = arr;
 800235e:	4a03      	ldr	r2, [pc, #12]	@ (800236c <led_apply_pwm+0x5c>)
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	60d3      	str	r3, [r2, #12]
}
 8002364:	bf00      	nop
 8002366:	3710      	adds	r7, #16
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}
 800236c:	20003260 	.word	0x20003260

08002370 <led_force_off>:

static void led_force_off(led_channel_state_t *led) {
 8002370:	b580      	push	{r7, lr}
 8002372:	b088      	sub	sp, #32
 8002374:	af04      	add	r7, sp, #16
 8002376:	6078      	str	r0, [r7, #4]
    if (!led)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d029      	beq.n	80023d2 <led_force_off+0x62>
        return;
    HAL_StatusTypeDef st = led_pwm_stop();
 800237e:	f000 f913 	bl	80025a8 <led_pwm_stop>
 8002382:	4603      	mov	r3, r0
 8002384:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) {
 8002386:	7bfb      	ldrb	r3, [r7, #15]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d00d      	beq.n	80023a8 <led_force_off+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao parar PWM do TIM15 (%d)", (int)st);
 800238c:	4a13      	ldr	r2, [pc, #76]	@ (80023dc <led_force_off+0x6c>)
 800238e:	7bfb      	ldrb	r3, [r7, #15]
 8002390:	9302      	str	r3, [sp, #8]
 8002392:	4b13      	ldr	r3, [pc, #76]	@ (80023e0 <led_force_off+0x70>)
 8002394:	9301      	str	r3, [sp, #4]
 8002396:	4b13      	ldr	r3, [pc, #76]	@ (80023e4 <led_force_off+0x74>)
 8002398:	9300      	str	r3, [sp, #0]
 800239a:	4613      	mov	r3, r2
 800239c:	f06f 0203 	mvn.w	r2, #3
 80023a0:	2164      	movs	r1, #100	@ 0x64
 80023a2:	2001      	movs	r0, #1
 80023a4:	f000 fb96 	bl	8002ad4 <log_event_auto>
    }
    led_gpio_config_output(led);
 80023a8:	6878      	ldr	r0, [r7, #4]
 80023aa:	f7ff fe85 	bl	80020b8 <led_gpio_config_output>
    HAL_GPIO_WritePin(led->port, led->pin, LED_GPIO_OFF_LEVEL);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6818      	ldr	r0, [r3, #0]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	889b      	ldrh	r3, [r3, #4]
 80023b6:	2200      	movs	r2, #0
 80023b8:	4619      	mov	r1, r3
 80023ba:	f006 ff23 	bl	8009204 <HAL_GPIO_WritePin>
    led->mode = LED_MODE_OFF;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2200      	movs	r2, #0
 80023c2:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = 0u;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2200      	movs	r2, #0
 80023c8:	81da      	strh	r2, [r3, #14]
    led->is_on = 0u;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2200      	movs	r2, #0
 80023ce:	735a      	strb	r2, [r3, #13]
 80023d0:	e000      	b.n	80023d4 <led_force_off+0x64>
        return;
 80023d2:	bf00      	nop
}
 80023d4:	3710      	adds	r7, #16
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	08011d94 	.word	0x08011d94
 80023e0:	08011dd4 	.word	0x08011dd4
 80023e4:	08011df8 	.word	0x08011df8

080023e8 <led_force_on>:

static void led_force_on(led_channel_state_t *led) {
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b088      	sub	sp, #32
 80023ec:	af04      	add	r7, sp, #16
 80023ee:	6078      	str	r0, [r7, #4]
    if (!led)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d029      	beq.n	800244a <led_force_on+0x62>
        return;
    HAL_StatusTypeDef st = led_pwm_stop();
 80023f6:	f000 f8d7 	bl	80025a8 <led_pwm_stop>
 80023fa:	4603      	mov	r3, r0
 80023fc:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) {
 80023fe:	7bfb      	ldrb	r3, [r7, #15]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d00d      	beq.n	8002420 <led_force_on+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao parar PWM do TIM15 (%d)", (int)st);
 8002404:	4a13      	ldr	r2, [pc, #76]	@ (8002454 <led_force_on+0x6c>)
 8002406:	7bfb      	ldrb	r3, [r7, #15]
 8002408:	9302      	str	r3, [sp, #8]
 800240a:	4b13      	ldr	r3, [pc, #76]	@ (8002458 <led_force_on+0x70>)
 800240c:	9301      	str	r3, [sp, #4]
 800240e:	4b13      	ldr	r3, [pc, #76]	@ (800245c <led_force_on+0x74>)
 8002410:	9300      	str	r3, [sp, #0]
 8002412:	4613      	mov	r3, r2
 8002414:	f06f 0203 	mvn.w	r2, #3
 8002418:	2164      	movs	r1, #100	@ 0x64
 800241a:	2001      	movs	r0, #1
 800241c:	f000 fb5a 	bl	8002ad4 <log_event_auto>
    }
    led_gpio_config_output(led);
 8002420:	6878      	ldr	r0, [r7, #4]
 8002422:	f7ff fe49 	bl	80020b8 <led_gpio_config_output>
    HAL_GPIO_WritePin(led->port, led->pin, LED_GPIO_ON_LEVEL);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6818      	ldr	r0, [r3, #0]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	889b      	ldrh	r3, [r3, #4]
 800242e:	2201      	movs	r2, #1
 8002430:	4619      	mov	r1, r3
 8002432:	f006 fee7 	bl	8009204 <HAL_GPIO_WritePin>
    led->mode = LED_MODE_ON;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2201      	movs	r2, #1
 800243a:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = 0u;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2200      	movs	r2, #0
 8002440:	81da      	strh	r2, [r3, #14]
    led->is_on = 1u;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2201      	movs	r2, #1
 8002446:	735a      	strb	r2, [r3, #13]
 8002448:	e000      	b.n	800244c <led_force_on+0x64>
        return;
 800244a:	bf00      	nop
}
 800244c:	3710      	adds	r7, #16
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	08011d94 	.word	0x08011d94
 8002458:	08011dd4 	.word	0x08011dd4
 800245c:	08011df8 	.word	0x08011df8

08002460 <led_force_blink>:

static void led_force_blink(led_channel_state_t *led, uint16_t freq_centi_hz) {
 8002460:	b580      	push	{r7, lr}
 8002462:	b086      	sub	sp, #24
 8002464:	af02      	add	r7, sp, #8
 8002466:	6078      	str	r0, [r7, #4]
 8002468:	460b      	mov	r3, r1
 800246a:	807b      	strh	r3, [r7, #2]
    if (!led || freq_centi_hz == 0u)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d03c      	beq.n	80024ec <led_force_blink+0x8c>
 8002472:	887b      	ldrh	r3, [r7, #2]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d039      	beq.n	80024ec <led_force_blink+0x8c>
        return;
    uint32_t period_ticks = led_compute_period_ticks(freq_centi_hz);
 8002478:	887b      	ldrh	r3, [r7, #2]
 800247a:	4618      	mov	r0, r3
 800247c:	f7ff fece 	bl	800221c <led_compute_period_ticks>
 8002480:	60f8      	str	r0, [r7, #12]
    if (period_ticks < 2u)
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	2b01      	cmp	r3, #1
 8002486:	d801      	bhi.n	800248c <led_force_blink+0x2c>
        period_ticks = 2u;
 8002488:	2302      	movs	r3, #2
 800248a:	60fb      	str	r3, [r7, #12]
    if (period_ticks > (uint32_t)0x10000u)
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002492:	d902      	bls.n	800249a <led_force_blink+0x3a>
        period_ticks = 0x10000u;
 8002494:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002498:	60fb      	str	r3, [r7, #12]

    uint32_t pulse_ticks = period_ticks / 2u;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	085b      	lsrs	r3, r3, #1
 800249e:	60bb      	str	r3, [r7, #8]
    led_gpio_config_pwm(led);
 80024a0:	6878      	ldr	r0, [r7, #4]
 80024a2:	f7ff fe2e 	bl	8002102 <led_gpio_config_pwm>
    led_apply_pwm(period_ticks, pulse_ticks);
 80024a6:	68b9      	ldr	r1, [r7, #8]
 80024a8:	68f8      	ldr	r0, [r7, #12]
 80024aa:	f7ff ff31 	bl	8002310 <led_apply_pwm>
    if (led_pwm_start() != HAL_OK) {
 80024ae:	f000 f85d 	bl	800256c <led_pwm_start>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d00f      	beq.n	80024d8 <led_force_blink+0x78>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao iniciar PWM do TIM15");
 80024b8:	4a0e      	ldr	r2, [pc, #56]	@ (80024f4 <led_force_blink+0x94>)
 80024ba:	4b0f      	ldr	r3, [pc, #60]	@ (80024f8 <led_force_blink+0x98>)
 80024bc:	9301      	str	r3, [sp, #4]
 80024be:	4b0f      	ldr	r3, [pc, #60]	@ (80024fc <led_force_blink+0x9c>)
 80024c0:	9300      	str	r3, [sp, #0]
 80024c2:	4613      	mov	r3, r2
 80024c4:	f06f 0203 	mvn.w	r2, #3
 80024c8:	2164      	movs	r1, #100	@ 0x64
 80024ca:	2001      	movs	r0, #1
 80024cc:	f000 fb02 	bl	8002ad4 <log_event_auto>
        led_force_off(led);
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f7ff ff4d 	bl	8002370 <led_force_off>
        return;
 80024d6:	e00a      	b.n	80024ee <led_force_blink+0x8e>
    }
    led->mode = LED_MODE_BLINK;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2202      	movs	r2, #2
 80024dc:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = freq_centi_hz;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	887a      	ldrh	r2, [r7, #2]
 80024e2:	81da      	strh	r2, [r3, #14]
    led->is_on = 0u;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2200      	movs	r2, #0
 80024e8:	735a      	strb	r2, [r3, #13]
 80024ea:	e000      	b.n	80024ee <led_force_blink+0x8e>
        return;
 80024ec:	bf00      	nop
}
 80024ee:	3710      	adds	r7, #16
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}
 80024f4:	08011d94 	.word	0x08011d94
 80024f8:	08011e00 	.word	0x08011e00
 80024fc:	08011df8 	.word	0x08011df8

08002500 <led_apply_config>:

static void led_apply_config(led_channel_state_t *led, uint8_t mode, uint16_t freq_centi_hz) {
 8002500:	b580      	push	{r7, lr}
 8002502:	b084      	sub	sp, #16
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
 8002508:	460b      	mov	r3, r1
 800250a:	70fb      	strb	r3, [r7, #3]
 800250c:	4613      	mov	r3, r2
 800250e:	803b      	strh	r3, [r7, #0]
    if (!led)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d026      	beq.n	8002564 <led_apply_config+0x64>
        return;

    if (mode > LED_MODE_BLINK)
 8002516:	78fb      	ldrb	r3, [r7, #3]
 8002518:	2b02      	cmp	r3, #2
 800251a:	d901      	bls.n	8002520 <led_apply_config+0x20>
        mode = LED_MODE_OFF;
 800251c:	2300      	movs	r3, #0
 800251e:	70fb      	strb	r3, [r7, #3]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002520:	f3ef 8310 	mrs	r3, PRIMASK
 8002524:	60bb      	str	r3, [r7, #8]
  return(result);
 8002526:	68bb      	ldr	r3, [r7, #8]

    uint32_t primask = __get_PRIMASK();
 8002528:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800252a:	b672      	cpsid	i
}
 800252c:	bf00      	nop
    __disable_irq();

    if (mode == LED_MODE_ON) {
 800252e:	78fb      	ldrb	r3, [r7, #3]
 8002530:	2b01      	cmp	r3, #1
 8002532:	d103      	bne.n	800253c <led_apply_config+0x3c>
        led_force_on(led);
 8002534:	6878      	ldr	r0, [r7, #4]
 8002536:	f7ff ff57 	bl	80023e8 <led_force_on>
 800253a:	e00e      	b.n	800255a <led_apply_config+0x5a>
    } else if (mode == LED_MODE_BLINK && freq_centi_hz > 0u) {
 800253c:	78fb      	ldrb	r3, [r7, #3]
 800253e:	2b02      	cmp	r3, #2
 8002540:	d108      	bne.n	8002554 <led_apply_config+0x54>
 8002542:	883b      	ldrh	r3, [r7, #0]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d005      	beq.n	8002554 <led_apply_config+0x54>
        led_force_blink(led, freq_centi_hz);
 8002548:	883b      	ldrh	r3, [r7, #0]
 800254a:	4619      	mov	r1, r3
 800254c:	6878      	ldr	r0, [r7, #4]
 800254e:	f7ff ff87 	bl	8002460 <led_force_blink>
 8002552:	e002      	b.n	800255a <led_apply_config+0x5a>
    } else {
        led_force_off(led);
 8002554:	6878      	ldr	r0, [r7, #4]
 8002556:	f7ff ff0b 	bl	8002370 <led_force_off>
    }

    if (primask == 0u) {
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d102      	bne.n	8002566 <led_apply_config+0x66>
  __ASM volatile ("cpsie i" : : : "memory");
 8002560:	b662      	cpsie	i
}
 8002562:	e000      	b.n	8002566 <led_apply_config+0x66>
        return;
 8002564:	bf00      	nop
        __enable_irq();
    }
}
 8002566:	3710      	adds	r7, #16
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}

0800256c <led_pwm_start>:

static HAL_StatusTypeDef led_pwm_start(void) {
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af00      	add	r7, sp, #0
    if (g_pwm_running)
 8002572:	4b0b      	ldr	r3, [pc, #44]	@ (80025a0 <led_pwm_start+0x34>)
 8002574:	781b      	ldrb	r3, [r3, #0]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d001      	beq.n	800257e <led_pwm_start+0x12>
        return HAL_OK;
 800257a:	2300      	movs	r3, #0
 800257c:	e00c      	b.n	8002598 <led_pwm_start+0x2c>

    HAL_StatusTypeDef st = HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 800257e:	2100      	movs	r1, #0
 8002580:	4808      	ldr	r0, [pc, #32]	@ (80025a4 <led_pwm_start+0x38>)
 8002582:	f00a fe03 	bl	800d18c <HAL_TIM_PWM_Start>
 8002586:	4603      	mov	r3, r0
 8002588:	71fb      	strb	r3, [r7, #7]
#if defined(TIM_CHANNEL_1N)
    if (st == HAL_OK) {
        st = HAL_TIMEx_PWMN_Start(&htim15, TIM_CHANNEL_1);
    }
#endif
    if (st == HAL_OK) {
 800258a:	79fb      	ldrb	r3, [r7, #7]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d102      	bne.n	8002596 <led_pwm_start+0x2a>
        g_pwm_running = 1u;
 8002590:	4b03      	ldr	r3, [pc, #12]	@ (80025a0 <led_pwm_start+0x34>)
 8002592:	2201      	movs	r2, #1
 8002594:	701a      	strb	r2, [r3, #0]
    }
    return st;
 8002596:	79fb      	ldrb	r3, [r7, #7]
}
 8002598:	4618      	mov	r0, r3
 800259a:	3708      	adds	r7, #8
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	2000011e 	.word	0x2000011e
 80025a4:	20003260 	.word	0x20003260

080025a8 <led_pwm_stop>:

static HAL_StatusTypeDef led_pwm_stop(void) {
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
    if (!g_pwm_running)
 80025ae:	4b17      	ldr	r3, [pc, #92]	@ (800260c <led_pwm_stop+0x64>)
 80025b0:	781b      	ldrb	r3, [r3, #0]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d101      	bne.n	80025ba <led_pwm_stop+0x12>
        return HAL_OK;
 80025b6:	2300      	movs	r3, #0
 80025b8:	e024      	b.n	8002604 <led_pwm_stop+0x5c>

    HAL_StatusTypeDef st = HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_1);
 80025ba:	2100      	movs	r1, #0
 80025bc:	4814      	ldr	r0, [pc, #80]	@ (8002610 <led_pwm_stop+0x68>)
 80025be:	f00a ff95 	bl	800d4ec <HAL_TIM_PWM_Stop>
 80025c2:	4603      	mov	r3, r0
 80025c4:	71fb      	strb	r3, [r7, #7]
#if defined(TIM_CHANNEL_1N)
    if (st == HAL_OK) {
        st = HAL_TIMEx_PWMN_Stop(&htim15, TIM_CHANNEL_1);
    }
#endif
    if (st == HAL_OK) {
 80025c6:	79fb      	ldrb	r3, [r7, #7]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d11a      	bne.n	8002602 <led_pwm_stop+0x5a>
        __HAL_TIM_DISABLE(&htim15);
 80025cc:	4b10      	ldr	r3, [pc, #64]	@ (8002610 <led_pwm_stop+0x68>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	6a1a      	ldr	r2, [r3, #32]
 80025d2:	f241 1311 	movw	r3, #4369	@ 0x1111
 80025d6:	4013      	ands	r3, r2
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d10f      	bne.n	80025fc <led_pwm_stop+0x54>
 80025dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002610 <led_pwm_stop+0x68>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	6a1a      	ldr	r2, [r3, #32]
 80025e2:	f240 4344 	movw	r3, #1092	@ 0x444
 80025e6:	4013      	ands	r3, r2
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d107      	bne.n	80025fc <led_pwm_stop+0x54>
 80025ec:	4b08      	ldr	r3, [pc, #32]	@ (8002610 <led_pwm_stop+0x68>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	681a      	ldr	r2, [r3, #0]
 80025f2:	4b07      	ldr	r3, [pc, #28]	@ (8002610 <led_pwm_stop+0x68>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f022 0201 	bic.w	r2, r2, #1
 80025fa:	601a      	str	r2, [r3, #0]
        g_pwm_running = 0u;
 80025fc:	4b03      	ldr	r3, [pc, #12]	@ (800260c <led_pwm_stop+0x64>)
 80025fe:	2200      	movs	r2, #0
 8002600:	701a      	strb	r2, [r3, #0]
    }
    return st;
 8002602:	79fb      	ldrb	r3, [r7, #7]
}
 8002604:	4618      	mov	r0, r3
 8002606:	3708      	adds	r7, #8
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}
 800260c:	2000011e 	.word	0x2000011e
 8002610:	20003260 	.word	0x20003260

08002614 <led_service_init>:

void led_service_init(void) {
 8002614:	b580      	push	{r7, lr}
 8002616:	b08a      	sub	sp, #40	@ 0x28
 8002618:	af02      	add	r7, sp, #8
    g_pwm_running = 0u;
 800261a:	4b42      	ldr	r3, [pc, #264]	@ (8002724 <led_service_init+0x110>)
 800261c:	2200      	movs	r2, #0
 800261e:	701a      	strb	r2, [r3, #0]

    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 8002620:	2300      	movs	r3, #0
 8002622:	61fb      	str	r3, [r7, #28]
 8002624:	e02d      	b.n	8002682 <led_service_init+0x6e>
        led_gpio_config_output(&g_leds[i]);
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	011b      	lsls	r3, r3, #4
 800262a:	4a3f      	ldr	r2, [pc, #252]	@ (8002728 <led_service_init+0x114>)
 800262c:	4413      	add	r3, r2
 800262e:	4618      	mov	r0, r3
 8002630:	f7ff fd42 	bl	80020b8 <led_gpio_config_output>
        HAL_GPIO_WritePin(g_leds[i].port, g_leds[i].pin, LED_GPIO_OFF_LEVEL);
 8002634:	4a3c      	ldr	r2, [pc, #240]	@ (8002728 <led_service_init+0x114>)
 8002636:	69fb      	ldr	r3, [r7, #28]
 8002638:	011b      	lsls	r3, r3, #4
 800263a:	4413      	add	r3, r2
 800263c:	6818      	ldr	r0, [r3, #0]
 800263e:	4a3a      	ldr	r2, [pc, #232]	@ (8002728 <led_service_init+0x114>)
 8002640:	69fb      	ldr	r3, [r7, #28]
 8002642:	011b      	lsls	r3, r3, #4
 8002644:	4413      	add	r3, r2
 8002646:	3304      	adds	r3, #4
 8002648:	881b      	ldrh	r3, [r3, #0]
 800264a:	2200      	movs	r2, #0
 800264c:	4619      	mov	r1, r3
 800264e:	f006 fdd9 	bl	8009204 <HAL_GPIO_WritePin>
        g_leds[i].mode = LED_MODE_OFF;
 8002652:	4a35      	ldr	r2, [pc, #212]	@ (8002728 <led_service_init+0x114>)
 8002654:	69fb      	ldr	r3, [r7, #28]
 8002656:	011b      	lsls	r3, r3, #4
 8002658:	4413      	add	r3, r2
 800265a:	330c      	adds	r3, #12
 800265c:	2200      	movs	r2, #0
 800265e:	701a      	strb	r2, [r3, #0]
        g_leds[i].frequency_centi_hz = 0u;
 8002660:	4a31      	ldr	r2, [pc, #196]	@ (8002728 <led_service_init+0x114>)
 8002662:	69fb      	ldr	r3, [r7, #28]
 8002664:	011b      	lsls	r3, r3, #4
 8002666:	4413      	add	r3, r2
 8002668:	330e      	adds	r3, #14
 800266a:	2200      	movs	r2, #0
 800266c:	801a      	strh	r2, [r3, #0]
        g_leds[i].is_on = 0u;
 800266e:	4a2e      	ldr	r2, [pc, #184]	@ (8002728 <led_service_init+0x114>)
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	011b      	lsls	r3, r3, #4
 8002674:	4413      	add	r3, r2
 8002676:	330d      	adds	r3, #13
 8002678:	2200      	movs	r2, #0
 800267a:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	3301      	adds	r3, #1
 8002680:	61fb      	str	r3, [r7, #28]
 8002682:	69fb      	ldr	r3, [r7, #28]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d0ce      	beq.n	8002626 <led_service_init+0x12>
    }

    if (htim15.Instance != TIM15) {
 8002688:	4b28      	ldr	r3, [pc, #160]	@ (800272c <led_service_init+0x118>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a28      	ldr	r2, [pc, #160]	@ (8002730 <led_service_init+0x11c>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d001      	beq.n	8002696 <led_service_init+0x82>
        MX_TIM15_Init();
 8002692:	f005 fb97 	bl	8007dc4 <MX_TIM15_Init>
    }

    if (HAL_TIM_PWM_Init(&htim15) != HAL_OK) {
 8002696:	4825      	ldr	r0, [pc, #148]	@ (800272c <led_service_init+0x118>)
 8002698:	f00a fc64 	bl	800cf64 <HAL_TIM_PWM_Init>
 800269c:	4603      	mov	r3, r0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d00c      	beq.n	80026bc <led_service_init+0xa8>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao inicializar PWM do TIM15");
 80026a2:	4a24      	ldr	r2, [pc, #144]	@ (8002734 <led_service_init+0x120>)
 80026a4:	4b24      	ldr	r3, [pc, #144]	@ (8002738 <led_service_init+0x124>)
 80026a6:	9301      	str	r3, [sp, #4]
 80026a8:	4b24      	ldr	r3, [pc, #144]	@ (800273c <led_service_init+0x128>)
 80026aa:	9300      	str	r3, [sp, #0]
 80026ac:	4613      	mov	r3, r2
 80026ae:	f06f 0203 	mvn.w	r2, #3
 80026b2:	2164      	movs	r1, #100	@ 0x64
 80026b4:	2001      	movs	r0, #1
 80026b6:	f000 fa0d 	bl	8002ad4 <log_event_auto>
        return;
 80026ba:	e02f      	b.n	800271c <led_service_init+0x108>
    }

    TIM_OC_InitTypeDef oc = {0};
 80026bc:	463b      	mov	r3, r7
 80026be:	2200      	movs	r2, #0
 80026c0:	601a      	str	r2, [r3, #0]
 80026c2:	605a      	str	r2, [r3, #4]
 80026c4:	609a      	str	r2, [r3, #8]
 80026c6:	60da      	str	r2, [r3, #12]
 80026c8:	611a      	str	r2, [r3, #16]
 80026ca:	615a      	str	r2, [r3, #20]
 80026cc:	619a      	str	r2, [r3, #24]
    oc.OCMode = TIM_OCMODE_PWM1;
 80026ce:	2360      	movs	r3, #96	@ 0x60
 80026d0:	603b      	str	r3, [r7, #0]
#if LED_ACTIVE_HIGH
    oc.OCPolarity = TIM_OCPOLARITY_HIGH;
 80026d2:	2300      	movs	r3, #0
 80026d4:	60bb      	str	r3, [r7, #8]
    oc.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80026d6:	2300      	movs	r3, #0
 80026d8:	60fb      	str	r3, [r7, #12]
#else
    oc.OCPolarity = TIM_OCPOLARITY_LOW;
    oc.OCNPolarity = TIM_OCNPOLARITY_LOW;
#endif
    oc.OCFastMode = TIM_OCFAST_DISABLE;
 80026da:	2300      	movs	r3, #0
 80026dc:	613b      	str	r3, [r7, #16]
    oc.OCIdleState = TIM_OCIDLESTATE_RESET;
 80026de:	2300      	movs	r3, #0
 80026e0:	617b      	str	r3, [r7, #20]
    oc.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80026e2:	2300      	movs	r3, #0
 80026e4:	61bb      	str	r3, [r7, #24]
    oc.Pulse = 0u;
 80026e6:	2300      	movs	r3, #0
 80026e8:	607b      	str	r3, [r7, #4]

    if (HAL_TIM_PWM_ConfigChannel(&htim15, &oc, TIM_CHANNEL_1) != HAL_OK) {
 80026ea:	463b      	mov	r3, r7
 80026ec:	2200      	movs	r2, #0
 80026ee:	4619      	mov	r1, r3
 80026f0:	480e      	ldr	r0, [pc, #56]	@ (800272c <led_service_init+0x118>)
 80026f2:	f00b fbb7 	bl	800de64 <HAL_TIM_PWM_ConfigChannel>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d00c      	beq.n	8002716 <led_service_init+0x102>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao configurar canal PWM do TIM15");
 80026fc:	4a0d      	ldr	r2, [pc, #52]	@ (8002734 <led_service_init+0x120>)
 80026fe:	4b10      	ldr	r3, [pc, #64]	@ (8002740 <led_service_init+0x12c>)
 8002700:	9301      	str	r3, [sp, #4]
 8002702:	4b0e      	ldr	r3, [pc, #56]	@ (800273c <led_service_init+0x128>)
 8002704:	9300      	str	r3, [sp, #0]
 8002706:	4613      	mov	r3, r2
 8002708:	f06f 0203 	mvn.w	r2, #3
 800270c:	2164      	movs	r1, #100	@ 0x64
 800270e:	2001      	movs	r0, #1
 8002710:	f000 f9e0 	bl	8002ad4 <log_event_auto>
        return;
 8002714:	e002      	b.n	800271c <led_service_init+0x108>
    }

    led_force_off(&g_leds[0]);
 8002716:	4804      	ldr	r0, [pc, #16]	@ (8002728 <led_service_init+0x114>)
 8002718:	f7ff fe2a 	bl	8002370 <led_force_off>
}
 800271c:	3720      	adds	r7, #32
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	2000011e 	.word	0x2000011e
 8002728:	20000000 	.word	0x20000000
 800272c:	20003260 	.word	0x20003260
 8002730:	40014000 	.word	0x40014000
 8002734:	08011d94 	.word	0x08011d94
 8002738:	08011e20 	.word	0x08011e20
 800273c:	08011df8 	.word	0x08011df8
 8002740:	08011e44 	.word	0x08011e44

08002744 <led_on_led_ctrl>:

void led_on_led_ctrl(const uint8_t *frame, uint32_t len) {
 8002744:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002746:	b097      	sub	sp, #92	@ 0x5c
 8002748:	af0a      	add	r7, sp, #40	@ 0x28
 800274a:	6178      	str	r0, [r7, #20]
 800274c:	6139      	str	r1, [r7, #16]
    led_ctrl_req_t req;
    if (!frame)
 800274e:	697b      	ldr	r3, [r7, #20]
 8002750:	2b00      	cmp	r3, #0
 8002752:	f000 80d2 	beq.w	80028fa <led_on_led_ctrl+0x1b6>
        return;
    if (len < LED_CTRL_REQ_TOTAL_LEN || len > LED_CTRL_REQ_PADDED_TOTAL_LEN) {
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	2b08      	cmp	r3, #8
 800275a:	d902      	bls.n	8002762 <led_on_led_ctrl+0x1e>
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	2b2a      	cmp	r3, #42	@ 0x2a
 8002760:	d90e      	bls.n	8002780 <led_on_led_ctrl+0x3c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "len", "invalid led frame len=%lu", (unsigned long)len);
 8002762:	4a68      	ldr	r2, [pc, #416]	@ (8002904 <led_on_led_ctrl+0x1c0>)
 8002764:	693b      	ldr	r3, [r7, #16]
 8002766:	9302      	str	r3, [sp, #8]
 8002768:	4b67      	ldr	r3, [pc, #412]	@ (8002908 <led_on_led_ctrl+0x1c4>)
 800276a:	9301      	str	r3, [sp, #4]
 800276c:	4b67      	ldr	r3, [pc, #412]	@ (800290c <led_on_led_ctrl+0x1c8>)
 800276e:	9300      	str	r3, [sp, #0]
 8002770:	4613      	mov	r3, r2
 8002772:	f06f 0203 	mvn.w	r2, #3
 8002776:	2164      	movs	r1, #100	@ 0x64
 8002778:	2001      	movs	r0, #1
 800277a:	f000 f9ab 	bl	8002ad4 <log_event_auto>
        return;
 800277e:	e0bd      	b.n	80028fc <led_on_led_ctrl+0x1b8>
    }
    proto_result_t decode_status = led_ctrl_req_decoder(frame, len, &req);
 8002780:	f107 031c 	add.w	r3, r7, #28
 8002784:	461a      	mov	r2, r3
 8002786:	6939      	ldr	r1, [r7, #16]
 8002788:	6978      	ldr	r0, [r7, #20]
 800278a:	f7fe f832 	bl	80007f2 <led_ctrl_req_decoder>
 800278e:	4603      	mov	r3, r0
 8002790:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (decode_status != PROTO_OK) {
 8002794:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002798:	2b00      	cmp	r3, #0
 800279a:	d00f      	beq.n	80027bc <led_on_led_ctrl+0x78>
        LOGA_THIS(LOG_STATE_ERROR, decode_status, "decode", "failed to decode led request (%d)", (int)decode_status);
 800279c:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 80027a0:	4958      	ldr	r1, [pc, #352]	@ (8002904 <led_on_led_ctrl+0x1c0>)
 80027a2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80027a6:	9302      	str	r3, [sp, #8]
 80027a8:	4b59      	ldr	r3, [pc, #356]	@ (8002910 <led_on_led_ctrl+0x1cc>)
 80027aa:	9301      	str	r3, [sp, #4]
 80027ac:	4b59      	ldr	r3, [pc, #356]	@ (8002914 <led_on_led_ctrl+0x1d0>)
 80027ae:	9300      	str	r3, [sp, #0]
 80027b0:	460b      	mov	r3, r1
 80027b2:	2164      	movs	r1, #100	@ 0x64
 80027b4:	2001      	movs	r0, #1
 80027b6:	f000 f98d 	bl	8002ad4 <log_event_auto>
        return;
 80027ba:	e09f      	b.n	80028fc <led_on_led_ctrl+0x1b8>
    }

    const uint8_t requested_mask = req.ledMask;
 80027bc:	7f7b      	ldrb	r3, [r7, #29]
 80027be:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    const uint8_t valid_mask = LED_MASK_LED1;
 80027c2:	2301      	movs	r3, #1
 80027c4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    uint8_t ack_mask = 0u;
 80027c8:	2300      	movs	r3, #0
 80027ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    uint8_t status = PROTO_OK;
 80027ce:	2300      	movs	r3, #0
 80027d0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 80027d4:	2300      	movs	r3, #0
 80027d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80027d8:	e02d      	b.n	8002836 <led_on_led_ctrl+0xf2>
        uint8_t mask_bit = LED_MASK_LED1;
 80027da:	2301      	movs	r3, #1
 80027dc:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        if ((requested_mask & mask_bit) == 0u) {
 80027e0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80027e4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80027e8:	4013      	ands	r3, r2
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d01e      	beq.n	800282e <led_on_led_ctrl+0xea>
            continue;
        }
        ack_mask |= mask_bit;
 80027f0:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80027f4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80027f8:	4313      	orrs	r3, r2
 80027fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        led_apply_config(&g_leds[i], req.channel[i].mode, req.channel[i].frequency);
 80027fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002800:	011b      	lsls	r3, r3, #4
 8002802:	4a45      	ldr	r2, [pc, #276]	@ (8002918 <led_on_led_ctrl+0x1d4>)
 8002804:	1898      	adds	r0, r3, r2
 8002806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002808:	009b      	lsls	r3, r3, #2
 800280a:	3320      	adds	r3, #32
 800280c:	f107 0210 	add.w	r2, r7, #16
 8002810:	4413      	add	r3, r2
 8002812:	f813 1c12 	ldrb.w	r1, [r3, #-18]
 8002816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002818:	009b      	lsls	r3, r3, #2
 800281a:	3320      	adds	r3, #32
 800281c:	f107 0210 	add.w	r2, r7, #16
 8002820:	4413      	add	r3, r2
 8002822:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8002826:	461a      	mov	r2, r3
 8002828:	f7ff fe6a 	bl	8002500 <led_apply_config>
 800282c:	e000      	b.n	8002830 <led_on_led_ctrl+0xec>
            continue;
 800282e:	bf00      	nop
    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 8002830:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002832:	3301      	adds	r3, #1
 8002834:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002836:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002838:	2b00      	cmp	r3, #0
 800283a:	d0ce      	beq.n	80027da <led_on_led_ctrl+0x96>
    }

    if ((requested_mask & (uint8_t)~valid_mask) != 0u) {
 800283c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002840:	43db      	mvns	r3, r3
 8002842:	b2da      	uxtb	r2, r3
 8002844:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002848:	4013      	ands	r3, r2
 800284a:	b2db      	uxtb	r3, r3
 800284c:	2b00      	cmp	r3, #0
 800284e:	d003      	beq.n	8002858 <led_on_led_ctrl+0x114>
        status = PROTO_WARN;
 8002850:	2301      	movs	r3, #1
 8002852:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8002856:	e00a      	b.n	800286e <led_on_led_ctrl+0x12a>
    } else if (ack_mask == 0u && requested_mask != 0u) {
 8002858:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800285c:	2b00      	cmp	r3, #0
 800285e:	d106      	bne.n	800286e <led_on_led_ctrl+0x12a>
 8002860:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002864:	2b00      	cmp	r3, #0
 8002866:	d002      	beq.n	800286e <led_on_led_ctrl+0x12a>
        status = PROTO_WARN;
 8002868:	2301      	movs	r3, #1
 800286a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    }

    led_push_response(req.frameId, ack_mask, status);
 800286e:	7f3b      	ldrb	r3, [r7, #28]
 8002870:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8002874:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 8002878:	4618      	mov	r0, r3
 800287a:	f7ff fc6b 	bl	8002154 <led_push_response>

    LOGA_THIS(LOG_STATE_APPLIED, status, "applied",
 800287e:	f897 402e 	ldrb.w	r4, [r7, #46]	@ 0x2e
 8002882:	4e20      	ldr	r6, [pc, #128]	@ (8002904 <led_on_led_ctrl+0x1c0>)
 8002884:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002888:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 800288c:	4b22      	ldr	r3, [pc, #136]	@ (8002918 <led_on_led_ctrl+0x1d4>)
 800288e:	7b1b      	ldrb	r3, [r3, #12]
 8002890:	60fb      	str	r3, [r7, #12]
 8002892:	4b21      	ldr	r3, [pc, #132]	@ (8002918 <led_on_led_ctrl+0x1d4>)
 8002894:	89db      	ldrh	r3, [r3, #14]
 8002896:	4821      	ldr	r0, [pc, #132]	@ (800291c <led_on_led_ctrl+0x1d8>)
 8002898:	fba0 0303 	umull	r0, r3, r0, r3
 800289c:	095b      	lsrs	r3, r3, #5
 800289e:	b29b      	uxth	r3, r3
 80028a0:	60bb      	str	r3, [r7, #8]
 80028a2:	4b1d      	ldr	r3, [pc, #116]	@ (8002918 <led_on_led_ctrl+0x1d4>)
 80028a4:	89db      	ldrh	r3, [r3, #14]
 80028a6:	481d      	ldr	r0, [pc, #116]	@ (800291c <led_on_led_ctrl+0x1d8>)
 80028a8:	fba0 5003 	umull	r5, r0, r0, r3
 80028ac:	0940      	lsrs	r0, r0, #5
 80028ae:	2564      	movs	r5, #100	@ 0x64
 80028b0:	fb05 f000 	mul.w	r0, r5, r0
 80028b4:	1a1b      	subs	r3, r3, r0
 80028b6:	b29b      	uxth	r3, r3
 80028b8:	461d      	mov	r5, r3
 80028ba:	4b17      	ldr	r3, [pc, #92]	@ (8002918 <led_on_led_ctrl+0x1d4>)
 80028bc:	7b5b      	ldrb	r3, [r3, #13]
 80028be:	607b      	str	r3, [r7, #4]
 80028c0:	4b17      	ldr	r3, [pc, #92]	@ (8002920 <led_on_led_ctrl+0x1dc>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028c6:	3301      	adds	r3, #1
 80028c8:	4815      	ldr	r0, [pc, #84]	@ (8002920 <led_on_led_ctrl+0x1dc>)
 80028ca:	6800      	ldr	r0, [r0, #0]
 80028cc:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 80028ce:	9009      	str	r0, [sp, #36]	@ 0x24
 80028d0:	9308      	str	r3, [sp, #32]
 80028d2:	6878      	ldr	r0, [r7, #4]
 80028d4:	9007      	str	r0, [sp, #28]
 80028d6:	9506      	str	r5, [sp, #24]
 80028d8:	68b8      	ldr	r0, [r7, #8]
 80028da:	9005      	str	r0, [sp, #20]
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	9304      	str	r3, [sp, #16]
 80028e0:	9103      	str	r1, [sp, #12]
 80028e2:	9202      	str	r2, [sp, #8]
 80028e4:	4b0f      	ldr	r3, [pc, #60]	@ (8002924 <led_on_led_ctrl+0x1e0>)
 80028e6:	9301      	str	r3, [sp, #4]
 80028e8:	4b0f      	ldr	r3, [pc, #60]	@ (8002928 <led_on_led_ctrl+0x1e4>)
 80028ea:	9300      	str	r3, [sp, #0]
 80028ec:	4633      	mov	r3, r6
 80028ee:	4622      	mov	r2, r4
 80028f0:	2102      	movs	r1, #2
 80028f2:	2001      	movs	r0, #1
 80028f4:	f000 f8ee 	bl	8002ad4 <log_event_auto>
 80028f8:	e000      	b.n	80028fc <led_on_led_ctrl+0x1b8>
        return;
 80028fa:	bf00      	nop
              (unsigned long)(g_leds[0].frequency_centi_hz / 100u),
              (unsigned long)(g_leds[0].frequency_centi_hz % 100u),
              g_leds[0].is_on,
              (unsigned long)(__HAL_TIM_GET_AUTORELOAD(&htim15) + 1u),
              (unsigned long)__HAL_TIM_GET_COMPARE(&htim15, TIM_CHANNEL_1));
 80028fc:	3734      	adds	r7, #52	@ 0x34
 80028fe:	46bd      	mov	sp, r7
 8002900:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002902:	bf00      	nop
 8002904:	08011d94 	.word	0x08011d94
 8002908:	08011e6c 	.word	0x08011e6c
 800290c:	08011e88 	.word	0x08011e88
 8002910:	08011e8c 	.word	0x08011e8c
 8002914:	08011eb0 	.word	0x08011eb0
 8002918:	20000000 	.word	0x20000000
 800291c:	51eb851f 	.word	0x51eb851f
 8002920:	20003260 	.word	0x20003260
 8002924:	08011eb8 	.word	0x08011eb8
 8002928:	08011f08 	.word	0x08011f08

0800292c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800292c:	b480      	push	{r7}
 800292e:	b083      	sub	sp, #12
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002934:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002938:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 800293c:	f003 0301 	and.w	r3, r3, #1
 8002940:	2b00      	cmp	r3, #0
 8002942:	d013      	beq.n	800296c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8002944:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002948:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 800294c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002950:	2b00      	cmp	r3, #0
 8002952:	d00b      	beq.n	800296c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8002954:	e000      	b.n	8002958 <ITM_SendChar+0x2c>
    {
      __NOP();
 8002956:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8002958:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d0f9      	beq.n	8002956 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8002962:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	b2d2      	uxtb	r2, r2
 800296a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800296c:	687b      	ldr	r3, [r7, #4]
}
 800296e:	4618      	mov	r0, r3
 8002970:	370c      	adds	r7, #12
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr
	...

0800297c <log_service_init>:
// mesmo quando o SWO estiver habilitado.
#ifndef LOG_FORCE_UART
#define LOG_FORCE_UART 0
#endif

void log_service_init(void){
 800297c:	b580      	push	{r7, lr}
 800297e:	af00      	add	r7, sp, #0
    // Garante stdout sem buffer para que o printf descarregue imediatamente na UART.
    setvbuf(stdout, NULL, _IONBF, 0);
 8002980:	4b04      	ldr	r3, [pc, #16]	@ (8002994 <log_service_init+0x18>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	6898      	ldr	r0, [r3, #8]
 8002986:	2300      	movs	r3, #0
 8002988:	2202      	movs	r2, #2
 800298a:	2100      	movs	r1, #0
 800298c:	f00e f98a 	bl	8010ca4 <setvbuf>
}
 8002990:	bf00      	nop
 8002992:	bd80      	pop	{r7, pc}
 8002994:	20000078 	.word	0x20000078

08002998 <log_event_ids>:

void log_poll(void){
    // No-op: a transmissão é síncrona via _write/HAL_UART_Transmit.
}

void log_event_ids(uint8_t service_id, uint8_t state_id, int32_t status){
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
 800299e:	4603      	mov	r3, r0
 80029a0:	603a      	str	r2, [r7, #0]
 80029a2:	71fb      	strb	r3, [r7, #7]
 80029a4:	460b      	mov	r3, r1
 80029a6:	71bb      	strb	r3, [r7, #6]
    printf("L:svc=%u,state=%u,status=%ld\r\n", (unsigned)service_id, (unsigned)state_id, (long)status);
 80029a8:	79f9      	ldrb	r1, [r7, #7]
 80029aa:	79ba      	ldrb	r2, [r7, #6]
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	4803      	ldr	r0, [pc, #12]	@ (80029bc <log_event_ids+0x24>)
 80029b0:	f00e f966 	bl	8010c80 <iprintf>
}
 80029b4:	bf00      	nop
 80029b6:	3708      	adds	r7, #8
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}
 80029bc:	08011f10 	.word	0x08011f10

080029c0 <log_event_names>:

void log_event_names(const char* service_name, const char* state_name, const char* status_text){
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b084      	sub	sp, #16
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	60f8      	str	r0, [r7, #12]
 80029c8:	60b9      	str	r1, [r7, #8]
 80029ca:	607a      	str	r2, [r7, #4]
    if(!service_name) service_name = "?";
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d101      	bne.n	80029d6 <log_event_names+0x16>
 80029d2:	4b0b      	ldr	r3, [pc, #44]	@ (8002a00 <log_event_names+0x40>)
 80029d4:	60fb      	str	r3, [r7, #12]
    if(!state_name) state_name = "?";
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d101      	bne.n	80029e0 <log_event_names+0x20>
 80029dc:	4b08      	ldr	r3, [pc, #32]	@ (8002a00 <log_event_names+0x40>)
 80029de:	60bb      	str	r3, [r7, #8]
    if(!status_text) status_text = "?";
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d101      	bne.n	80029ea <log_event_names+0x2a>
 80029e6:	4b06      	ldr	r3, [pc, #24]	@ (8002a00 <log_event_names+0x40>)
 80029e8:	607b      	str	r3, [r7, #4]
    printf("LOG:service=%s,state=%s,status=%s\r\n", service_name, state_name, status_text);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	68ba      	ldr	r2, [r7, #8]
 80029ee:	68f9      	ldr	r1, [r7, #12]
 80029f0:	4804      	ldr	r0, [pc, #16]	@ (8002a04 <log_event_names+0x44>)
 80029f2:	f00e f945 	bl	8010c80 <iprintf>
}
 80029f6:	bf00      	nop
 80029f8:	3710      	adds	r7, #16
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	08011f30 	.word	0x08011f30
 8002a04:	08011f34 	.word	0x08011f34

08002a08 <log_swo_enabled>:

// Verifica em tempo de execução se o SWO/ITM está habilitado (porta 0).
static inline int log_swo_enabled(void)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	af00      	add	r7, sp, #0
    return ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk) &&
 8002a0c:	4b11      	ldr	r3, [pc, #68]	@ (8002a54 <log_swo_enabled+0x4c>)
 8002a0e:	68db      	ldr	r3, [r3, #12]
 8002a10:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
            (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d017      	beq.n	8002a48 <log_swo_enabled+0x40>
            (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
 8002a18:	4b0f      	ldr	r3, [pc, #60]	@ (8002a58 <log_swo_enabled+0x50>)
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	f003 0320 	and.w	r3, r3, #32
    return ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk) &&
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d011      	beq.n	8002a48 <log_swo_enabled+0x40>
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 8002a24:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002a28:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8002a2c:	f003 0301 	and.w	r3, r3, #1
            (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d009      	beq.n	8002a48 <log_swo_enabled+0x40>
            (ITM->TER & (1UL << 0)));
 8002a34:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002a38:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8002a3c:	f003 0301 	and.w	r3, r3, #1
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d001      	beq.n	8002a48 <log_swo_enabled+0x40>
 8002a44:	2301      	movs	r3, #1
 8002a46:	e000      	b.n	8002a4a <log_swo_enabled+0x42>
 8002a48:	2300      	movs	r3, #0
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a52:	4770      	bx	lr
 8002a54:	e000edf0 	.word	0xe000edf0
 8002a58:	e0042000 	.word	0xe0042000

08002a5c <_write>:

// Retarget de printf: usa SWO quando disponível; senão, USART1.
int _write(int fd, char *ptr, int len)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b086      	sub	sp, #24
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	60f8      	str	r0, [r7, #12]
 8002a64:	60b9      	str	r1, [r7, #8]
 8002a66:	607a      	str	r2, [r7, #4]
    if (fd != 1 && fd != 2)
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	2b01      	cmp	r3, #1
 8002a6c:	d005      	beq.n	8002a7a <_write+0x1e>
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	2b02      	cmp	r3, #2
 8002a72:	d002      	beq.n	8002a7a <_write+0x1e>
        return -1;
 8002a74:	f04f 33ff 	mov.w	r3, #4294967295
 8002a78:	e026      	b.n	8002ac8 <_write+0x6c>

    if (!LOG_FORCE_UART && log_swo_enabled()) {
 8002a7a:	f7ff ffc5 	bl	8002a08 <log_swo_enabled>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d012      	beq.n	8002aaa <_write+0x4e>
        // Envia sem desabilitar interrupções para não afetar o tempo do TIM6
        for (int i = 0; i < len; ++i) {
 8002a84:	2300      	movs	r3, #0
 8002a86:	617b      	str	r3, [r7, #20]
 8002a88:	e009      	b.n	8002a9e <_write+0x42>
            ITM_SendChar((uint32_t)ptr[i]);
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	68ba      	ldr	r2, [r7, #8]
 8002a8e:	4413      	add	r3, r2
 8002a90:	781b      	ldrb	r3, [r3, #0]
 8002a92:	4618      	mov	r0, r3
 8002a94:	f7ff ff4a 	bl	800292c <ITM_SendChar>
        for (int i = 0; i < len; ++i) {
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	3301      	adds	r3, #1
 8002a9c:	617b      	str	r3, [r7, #20]
 8002a9e:	697a      	ldr	r2, [r7, #20]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	429a      	cmp	r2, r3
 8002aa4:	dbf1      	blt.n	8002a8a <_write+0x2e>
        }
        return len;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	e00e      	b.n	8002ac8 <_write+0x6c>
    }

    // Fallback: UART1 síncrona
    if (HAL_UART_Transmit(&huart1, (uint8_t *)ptr, (uint16_t)len, HAL_MAX_DELAY) == HAL_OK)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	b29a      	uxth	r2, r3
 8002aae:	f04f 33ff 	mov.w	r3, #4294967295
 8002ab2:	68b9      	ldr	r1, [r7, #8]
 8002ab4:	4806      	ldr	r0, [pc, #24]	@ (8002ad0 <_write+0x74>)
 8002ab6:	f00d f885 	bl	800fbc4 <HAL_UART_Transmit>
 8002aba:	4603      	mov	r3, r0
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d101      	bne.n	8002ac4 <_write+0x68>
        return len;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	e001      	b.n	8002ac8 <_write+0x6c>
    return -1;
 8002ac4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	3718      	adds	r7, #24
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	200032ac 	.word	0x200032ac

08002ad4 <log_event_auto>:

void log_event_auto(log_service_id_t service_id, log_state_id_t state_id, int32_t status,
                    const char* service_name, const char* state_name,
                    const char* fmt, ...){
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b0a8      	sub	sp, #160	@ 0xa0
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	60ba      	str	r2, [r7, #8]
 8002adc:	607b      	str	r3, [r7, #4]
 8002ade:	4603      	mov	r3, r0
 8002ae0:	73fb      	strb	r3, [r7, #15]
 8002ae2:	460b      	mov	r3, r1
 8002ae4:	73bb      	strb	r3, [r7, #14]
    (void)service_id;
    (void)state_id;
    (void)status;

    char text[128];
    if(fmt && fmt[0]){
 8002ae6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d010      	beq.n	8002b10 <log_event_auto+0x3c>
 8002aee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002af2:	781b      	ldrb	r3, [r3, #0]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d00b      	beq.n	8002b10 <log_event_auto+0x3c>
        va_list ap;
        va_start(ap, fmt);
 8002af8:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 8002afc:	617b      	str	r3, [r7, #20]
        (void)vsnprintf(text, sizeof text, fmt, ap);
 8002afe:	f107 0018 	add.w	r0, r7, #24
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002b08:	2180      	movs	r1, #128	@ 0x80
 8002b0a:	f00e f9f1 	bl	8010ef0 <vsniprintf>
    if(fmt && fmt[0]){
 8002b0e:	e003      	b.n	8002b18 <log_event_auto+0x44>
        va_end(ap);
    }else{
        text[0] = '?';
 8002b10:	233f      	movs	r3, #63	@ 0x3f
 8002b12:	763b      	strb	r3, [r7, #24]
        text[1] = '\0';
 8002b14:	2300      	movs	r3, #0
 8002b16:	767b      	strb	r3, [r7, #25]
    }
    const char* svc = service_name ? service_name : "?";
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d001      	beq.n	8002b22 <log_event_auto+0x4e>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	e000      	b.n	8002b24 <log_event_auto+0x50>
 8002b22:	4b0d      	ldr	r3, [pc, #52]	@ (8002b58 <log_event_auto+0x84>)
 8002b24:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    const char* stn = state_name ? state_name : "?";
 8002b28:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d002      	beq.n	8002b36 <log_event_auto+0x62>
 8002b30:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002b34:	e000      	b.n	8002b38 <log_event_auto+0x64>
 8002b36:	4b08      	ldr	r3, [pc, #32]	@ (8002b58 <log_event_auto+0x84>)
 8002b38:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    printf("LOG:service=%s,state=%s,status=%s\r\n", svc, stn, text);
 8002b3c:	f107 0318 	add.w	r3, r7, #24
 8002b40:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8002b44:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8002b48:	4804      	ldr	r0, [pc, #16]	@ (8002b5c <log_event_auto+0x88>)
 8002b4a:	f00e f899 	bl	8010c80 <iprintf>
}
 8002b4e:	bf00      	nop
 8002b50:	37a0      	adds	r7, #160	@ 0xa0
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	08011f30 	.word	0x08011f30
 8002b5c:	08011f34 	.word	0x08011f34

08002b60 <gpio_bsrr_set>:
    { GPIOB, GPIO_PIN_1, GPIOA, GPIO_PIN_2, GPIOD, GPIO_PIN_14,
      MOTION_ENCODER_TYPE_TIM, &htim5, NULL, 32u },
};

static inline void gpio_bsrr_set(GPIO_TypeDef *port, uint16_t pin)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b083      	sub	sp, #12
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
 8002b68:	460b      	mov	r3, r1
 8002b6a:	807b      	strh	r3, [r7, #2]
    if (!port) return;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d003      	beq.n	8002b7a <gpio_bsrr_set+0x1a>
    port->BSRR = pin;
 8002b72:	887a      	ldrh	r2, [r7, #2]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	619a      	str	r2, [r3, #24]
 8002b78:	e000      	b.n	8002b7c <gpio_bsrr_set+0x1c>
    if (!port) return;
 8002b7a:	bf00      	nop
}
 8002b7c:	370c      	adds	r7, #12
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr

08002b86 <gpio_bsrr_reset>:
static inline void gpio_bsrr_reset(GPIO_TypeDef *port, uint16_t pin)
{
 8002b86:	b480      	push	{r7}
 8002b88:	b083      	sub	sp, #12
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	6078      	str	r0, [r7, #4]
 8002b8e:	460b      	mov	r3, r1
 8002b90:	807b      	strh	r3, [r7, #2]
    if (!port) return;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d004      	beq.n	8002ba2 <gpio_bsrr_reset+0x1c>
    port->BSRR = ((uint32_t)pin) << 16u;
 8002b98:	887b      	ldrh	r3, [r7, #2]
 8002b9a:	041a      	lsls	r2, r3, #16
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	619a      	str	r2, [r3, #24]
 8002ba0:	e000      	b.n	8002ba4 <gpio_bsrr_reset+0x1e>
    if (!port) return;
 8002ba2:	bf00      	nop
}
 8002ba4:	370c      	adds	r7, #12
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bac:	4770      	bx	lr
	...

08002bb0 <motion_hw_init>:

void motion_hw_init(void)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b082      	sub	sp, #8
 8002bb4:	af00      	add	r7, sp, #0
    // Garante STEP baixo e drivers desabilitados
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	71fb      	strb	r3, [r7, #7]
 8002bba:	e02b      	b.n	8002c14 <motion_hw_init+0x64>
        gpio_bsrr_reset(g_axis[i].step_port, g_axis[i].step_pin);
 8002bbc:	79fa      	ldrb	r2, [r7, #7]
 8002bbe:	493d      	ldr	r1, [pc, #244]	@ (8002cb4 <motion_hw_init+0x104>)
 8002bc0:	4613      	mov	r3, r2
 8002bc2:	00db      	lsls	r3, r3, #3
 8002bc4:	4413      	add	r3, r2
 8002bc6:	009b      	lsls	r3, r3, #2
 8002bc8:	440b      	add	r3, r1
 8002bca:	6818      	ldr	r0, [r3, #0]
 8002bcc:	79fa      	ldrb	r2, [r7, #7]
 8002bce:	4939      	ldr	r1, [pc, #228]	@ (8002cb4 <motion_hw_init+0x104>)
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	00db      	lsls	r3, r3, #3
 8002bd4:	4413      	add	r3, r2
 8002bd6:	009b      	lsls	r3, r3, #2
 8002bd8:	440b      	add	r3, r1
 8002bda:	3304      	adds	r3, #4
 8002bdc:	881b      	ldrh	r3, [r3, #0]
 8002bde:	4619      	mov	r1, r3
 8002be0:	f7ff ffd1 	bl	8002b86 <gpio_bsrr_reset>
        // Enable ativo em baixo: mantém alto (desabilitado)
        gpio_bsrr_set(g_axis[i].ena_port, g_axis[i].ena_pin);
 8002be4:	79fa      	ldrb	r2, [r7, #7]
 8002be6:	4933      	ldr	r1, [pc, #204]	@ (8002cb4 <motion_hw_init+0x104>)
 8002be8:	4613      	mov	r3, r2
 8002bea:	00db      	lsls	r3, r3, #3
 8002bec:	4413      	add	r3, r2
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	440b      	add	r3, r1
 8002bf2:	3310      	adds	r3, #16
 8002bf4:	6818      	ldr	r0, [r3, #0]
 8002bf6:	79fa      	ldrb	r2, [r7, #7]
 8002bf8:	492e      	ldr	r1, [pc, #184]	@ (8002cb4 <motion_hw_init+0x104>)
 8002bfa:	4613      	mov	r3, r2
 8002bfc:	00db      	lsls	r3, r3, #3
 8002bfe:	4413      	add	r3, r2
 8002c00:	009b      	lsls	r3, r3, #2
 8002c02:	440b      	add	r3, r1
 8002c04:	3314      	adds	r3, #20
 8002c06:	881b      	ldrh	r3, [r3, #0]
 8002c08:	4619      	mov	r1, r3
 8002c0a:	f7ff ffa9 	bl	8002b60 <gpio_bsrr_set>
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 8002c0e:	79fb      	ldrb	r3, [r7, #7]
 8002c10:	3301      	adds	r3, #1
 8002c12:	71fb      	strb	r3, [r7, #7]
 8002c14:	79fb      	ldrb	r3, [r7, #7]
 8002c16:	2b02      	cmp	r3, #2
 8002c18:	d9d0      	bls.n	8002bbc <motion_hw_init+0xc>
    }

    // Zera contadores e inicia encoders conforme o tipo de periférico
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	71bb      	strb	r3, [r7, #6]
 8002c1e:	e034      	b.n	8002c8a <motion_hw_init+0xda>
        const motion_axis_hw_t *axis = &g_axis[i];
 8002c20:	79ba      	ldrb	r2, [r7, #6]
 8002c22:	4613      	mov	r3, r2
 8002c24:	00db      	lsls	r3, r3, #3
 8002c26:	4413      	add	r3, r2
 8002c28:	009b      	lsls	r3, r3, #2
 8002c2a:	4a22      	ldr	r2, [pc, #136]	@ (8002cb4 <motion_hw_init+0x104>)
 8002c2c:	4413      	add	r3, r2
 8002c2e:	603b      	str	r3, [r7, #0]
        if (axis->encoder_type == MOTION_ENCODER_TYPE_TIM) {
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	7d9b      	ldrb	r3, [r3, #22]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d110      	bne.n	8002c5a <motion_hw_init+0xaa>
            __HAL_TIM_SET_COUNTER(axis->tim, 0u);
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	699b      	ldr	r3, [r3, #24]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	625a      	str	r2, [r3, #36]	@ 0x24
            if (HAL_TIM_Encoder_Start(axis->tim, TIM_CHANNEL_ALL) != HAL_OK) {
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	699b      	ldr	r3, [r3, #24]
 8002c46:	213c      	movs	r1, #60	@ 0x3c
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f00a ff45 	bl	800dad8 <HAL_TIM_Encoder_Start>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d017      	beq.n	8002c84 <motion_hw_init+0xd4>
                Error_Handler();
 8002c54:	f004 fd56 	bl	8007704 <Error_Handler>
 8002c58:	e014      	b.n	8002c84 <motion_hw_init+0xd4>
            }
        } else if (axis->encoder_type == MOTION_ENCODER_TYPE_LPTIM) {
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	7d9b      	ldrb	r3, [r3, #22]
 8002c5e:	2b01      	cmp	r3, #1
 8002c60:	d110      	bne.n	8002c84 <motion_hw_init+0xd4>
            (void)HAL_LPTIM_Encoder_Stop(axis->lptim);
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	69db      	ldr	r3, [r3, #28]
 8002c66:	4618      	mov	r0, r3
 8002c68:	f006 fdc6 	bl	80097f8 <HAL_LPTIM_Encoder_Stop>
            if (HAL_LPTIM_Encoder_Start(axis->lptim, LPTIM_ENCODER_PERIOD) != HAL_OK) {
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	69db      	ldr	r3, [r3, #28]
 8002c70:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002c74:	4618      	mov	r0, r3
 8002c76:	f006 fd35 	bl	80096e4 <HAL_LPTIM_Encoder_Start>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d001      	beq.n	8002c84 <motion_hw_init+0xd4>
                Error_Handler();
 8002c80:	f004 fd40 	bl	8007704 <Error_Handler>
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 8002c84:	79bb      	ldrb	r3, [r7, #6]
 8002c86:	3301      	adds	r3, #1
 8002c88:	71bb      	strb	r3, [r7, #6]
 8002c8a:	79bb      	ldrb	r3, [r7, #6]
 8002c8c:	2b02      	cmp	r3, #2
 8002c8e:	d9c7      	bls.n	8002c20 <motion_hw_init+0x70>
#endif
        }
    }

    // Mantém os EN dos eixos Y (1) e Z (2) ativados (nível baixo) conforme solicitado
    gpio_bsrr_reset(g_axis[1].ena_port, g_axis[1].ena_pin);
 8002c90:	4b09      	ldr	r3, [pc, #36]	@ (8002cb8 <motion_hw_init+0x108>)
 8002c92:	2220      	movs	r2, #32
 8002c94:	4611      	mov	r1, r2
 8002c96:	4618      	mov	r0, r3
 8002c98:	f7ff ff75 	bl	8002b86 <gpio_bsrr_reset>
    gpio_bsrr_reset(g_axis[2].ena_port, g_axis[2].ena_pin);
 8002c9c:	4b07      	ldr	r3, [pc, #28]	@ (8002cbc <motion_hw_init+0x10c>)
 8002c9e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002ca2:	4611      	mov	r1, r2
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f7ff ff6e 	bl	8002b86 <gpio_bsrr_reset>
}
 8002caa:	bf00      	nop
 8002cac:	3708      	adds	r7, #8
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	08012688 	.word	0x08012688
 8002cb8:	48000800 	.word	0x48000800
 8002cbc:	48000c00 	.word	0x48000c00

08002cc0 <motion_hw_set_dir>:

void motion_hw_set_dir(uint8_t axis, uint8_t dir)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b082      	sub	sp, #8
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	460a      	mov	r2, r1
 8002cca:	71fb      	strb	r3, [r7, #7]
 8002ccc:	4613      	mov	r3, r2
 8002cce:	71bb      	strb	r3, [r7, #6]
    if (axis >= MOTION_AXIS_COUNT) return;
 8002cd0:	79fb      	ldrb	r3, [r7, #7]
 8002cd2:	2b02      	cmp	r3, #2
 8002cd4:	d82e      	bhi.n	8002d34 <motion_hw_set_dir+0x74>
    if (dir) gpio_bsrr_set(g_axis[axis].dir_port, g_axis[axis].dir_pin);
 8002cd6:	79bb      	ldrb	r3, [r7, #6]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d015      	beq.n	8002d08 <motion_hw_set_dir+0x48>
 8002cdc:	79fa      	ldrb	r2, [r7, #7]
 8002cde:	4917      	ldr	r1, [pc, #92]	@ (8002d3c <motion_hw_set_dir+0x7c>)
 8002ce0:	4613      	mov	r3, r2
 8002ce2:	00db      	lsls	r3, r3, #3
 8002ce4:	4413      	add	r3, r2
 8002ce6:	009b      	lsls	r3, r3, #2
 8002ce8:	440b      	add	r3, r1
 8002cea:	3308      	adds	r3, #8
 8002cec:	6818      	ldr	r0, [r3, #0]
 8002cee:	79fa      	ldrb	r2, [r7, #7]
 8002cf0:	4912      	ldr	r1, [pc, #72]	@ (8002d3c <motion_hw_set_dir+0x7c>)
 8002cf2:	4613      	mov	r3, r2
 8002cf4:	00db      	lsls	r3, r3, #3
 8002cf6:	4413      	add	r3, r2
 8002cf8:	009b      	lsls	r3, r3, #2
 8002cfa:	440b      	add	r3, r1
 8002cfc:	330c      	adds	r3, #12
 8002cfe:	881b      	ldrh	r3, [r3, #0]
 8002d00:	4619      	mov	r1, r3
 8002d02:	f7ff ff2d 	bl	8002b60 <gpio_bsrr_set>
 8002d06:	e016      	b.n	8002d36 <motion_hw_set_dir+0x76>
    else     gpio_bsrr_reset(g_axis[axis].dir_port, g_axis[axis].dir_pin);
 8002d08:	79fa      	ldrb	r2, [r7, #7]
 8002d0a:	490c      	ldr	r1, [pc, #48]	@ (8002d3c <motion_hw_set_dir+0x7c>)
 8002d0c:	4613      	mov	r3, r2
 8002d0e:	00db      	lsls	r3, r3, #3
 8002d10:	4413      	add	r3, r2
 8002d12:	009b      	lsls	r3, r3, #2
 8002d14:	440b      	add	r3, r1
 8002d16:	3308      	adds	r3, #8
 8002d18:	6818      	ldr	r0, [r3, #0]
 8002d1a:	79fa      	ldrb	r2, [r7, #7]
 8002d1c:	4907      	ldr	r1, [pc, #28]	@ (8002d3c <motion_hw_set_dir+0x7c>)
 8002d1e:	4613      	mov	r3, r2
 8002d20:	00db      	lsls	r3, r3, #3
 8002d22:	4413      	add	r3, r2
 8002d24:	009b      	lsls	r3, r3, #2
 8002d26:	440b      	add	r3, r1
 8002d28:	330c      	adds	r3, #12
 8002d2a:	881b      	ldrh	r3, [r3, #0]
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	f7ff ff2a 	bl	8002b86 <gpio_bsrr_reset>
 8002d32:	e000      	b.n	8002d36 <motion_hw_set_dir+0x76>
    if (axis >= MOTION_AXIS_COUNT) return;
 8002d34:	bf00      	nop
}
 8002d36:	3708      	adds	r7, #8
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bd80      	pop	{r7, pc}
 8002d3c:	08012688 	.word	0x08012688

08002d40 <motion_hw_enable>:

void motion_hw_enable(uint8_t axis, uint8_t enable)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b082      	sub	sp, #8
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	4603      	mov	r3, r0
 8002d48:	460a      	mov	r2, r1
 8002d4a:	71fb      	strb	r3, [r7, #7]
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	71bb      	strb	r3, [r7, #6]
    if (axis >= MOTION_AXIS_COUNT) return;
 8002d50:	79fb      	ldrb	r3, [r7, #7]
 8002d52:	2b02      	cmp	r3, #2
 8002d54:	d82e      	bhi.n	8002db4 <motion_hw_enable+0x74>
    // Enable ativo em baixo: enable=1 -> força baixo
    if (enable) gpio_bsrr_reset(g_axis[axis].ena_port, g_axis[axis].ena_pin);
 8002d56:	79bb      	ldrb	r3, [r7, #6]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d015      	beq.n	8002d88 <motion_hw_enable+0x48>
 8002d5c:	79fa      	ldrb	r2, [r7, #7]
 8002d5e:	4917      	ldr	r1, [pc, #92]	@ (8002dbc <motion_hw_enable+0x7c>)
 8002d60:	4613      	mov	r3, r2
 8002d62:	00db      	lsls	r3, r3, #3
 8002d64:	4413      	add	r3, r2
 8002d66:	009b      	lsls	r3, r3, #2
 8002d68:	440b      	add	r3, r1
 8002d6a:	3310      	adds	r3, #16
 8002d6c:	6818      	ldr	r0, [r3, #0]
 8002d6e:	79fa      	ldrb	r2, [r7, #7]
 8002d70:	4912      	ldr	r1, [pc, #72]	@ (8002dbc <motion_hw_enable+0x7c>)
 8002d72:	4613      	mov	r3, r2
 8002d74:	00db      	lsls	r3, r3, #3
 8002d76:	4413      	add	r3, r2
 8002d78:	009b      	lsls	r3, r3, #2
 8002d7a:	440b      	add	r3, r1
 8002d7c:	3314      	adds	r3, #20
 8002d7e:	881b      	ldrh	r3, [r3, #0]
 8002d80:	4619      	mov	r1, r3
 8002d82:	f7ff ff00 	bl	8002b86 <gpio_bsrr_reset>
 8002d86:	e016      	b.n	8002db6 <motion_hw_enable+0x76>
    else        gpio_bsrr_set(g_axis[axis].ena_port, g_axis[axis].ena_pin);
 8002d88:	79fa      	ldrb	r2, [r7, #7]
 8002d8a:	490c      	ldr	r1, [pc, #48]	@ (8002dbc <motion_hw_enable+0x7c>)
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	00db      	lsls	r3, r3, #3
 8002d90:	4413      	add	r3, r2
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	440b      	add	r3, r1
 8002d96:	3310      	adds	r3, #16
 8002d98:	6818      	ldr	r0, [r3, #0]
 8002d9a:	79fa      	ldrb	r2, [r7, #7]
 8002d9c:	4907      	ldr	r1, [pc, #28]	@ (8002dbc <motion_hw_enable+0x7c>)
 8002d9e:	4613      	mov	r3, r2
 8002da0:	00db      	lsls	r3, r3, #3
 8002da2:	4413      	add	r3, r2
 8002da4:	009b      	lsls	r3, r3, #2
 8002da6:	440b      	add	r3, r1
 8002da8:	3314      	adds	r3, #20
 8002daa:	881b      	ldrh	r3, [r3, #0]
 8002dac:	4619      	mov	r1, r3
 8002dae:	f7ff fed7 	bl	8002b60 <gpio_bsrr_set>
 8002db2:	e000      	b.n	8002db6 <motion_hw_enable+0x76>
    if (axis >= MOTION_AXIS_COUNT) return;
 8002db4:	bf00      	nop
}
 8002db6:	3708      	adds	r7, #8
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}
 8002dbc:	08012688 	.word	0x08012688

08002dc0 <motion_hw_step_high>:

void motion_hw_step_high(uint8_t axis)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b082      	sub	sp, #8
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return;
 8002dca:	79fb      	ldrb	r3, [r7, #7]
 8002dcc:	2b02      	cmp	r3, #2
 8002dce:	d814      	bhi.n	8002dfa <motion_hw_step_high+0x3a>
    gpio_bsrr_set(g_axis[axis].step_port, g_axis[axis].step_pin);
 8002dd0:	79fa      	ldrb	r2, [r7, #7]
 8002dd2:	490c      	ldr	r1, [pc, #48]	@ (8002e04 <motion_hw_step_high+0x44>)
 8002dd4:	4613      	mov	r3, r2
 8002dd6:	00db      	lsls	r3, r3, #3
 8002dd8:	4413      	add	r3, r2
 8002dda:	009b      	lsls	r3, r3, #2
 8002ddc:	440b      	add	r3, r1
 8002dde:	6818      	ldr	r0, [r3, #0]
 8002de0:	79fa      	ldrb	r2, [r7, #7]
 8002de2:	4908      	ldr	r1, [pc, #32]	@ (8002e04 <motion_hw_step_high+0x44>)
 8002de4:	4613      	mov	r3, r2
 8002de6:	00db      	lsls	r3, r3, #3
 8002de8:	4413      	add	r3, r2
 8002dea:	009b      	lsls	r3, r3, #2
 8002dec:	440b      	add	r3, r1
 8002dee:	3304      	adds	r3, #4
 8002df0:	881b      	ldrh	r3, [r3, #0]
 8002df2:	4619      	mov	r1, r3
 8002df4:	f7ff feb4 	bl	8002b60 <gpio_bsrr_set>
 8002df8:	e000      	b.n	8002dfc <motion_hw_step_high+0x3c>
    if (axis >= MOTION_AXIS_COUNT) return;
 8002dfa:	bf00      	nop
}
 8002dfc:	3708      	adds	r7, #8
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	08012688 	.word	0x08012688

08002e08 <motion_hw_step_low>:
void motion_hw_step_low(uint8_t axis)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	4603      	mov	r3, r0
 8002e10:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return;
 8002e12:	79fb      	ldrb	r3, [r7, #7]
 8002e14:	2b02      	cmp	r3, #2
 8002e16:	d814      	bhi.n	8002e42 <motion_hw_step_low+0x3a>
    gpio_bsrr_reset(g_axis[axis].step_port, g_axis[axis].step_pin);
 8002e18:	79fa      	ldrb	r2, [r7, #7]
 8002e1a:	490c      	ldr	r1, [pc, #48]	@ (8002e4c <motion_hw_step_low+0x44>)
 8002e1c:	4613      	mov	r3, r2
 8002e1e:	00db      	lsls	r3, r3, #3
 8002e20:	4413      	add	r3, r2
 8002e22:	009b      	lsls	r3, r3, #2
 8002e24:	440b      	add	r3, r1
 8002e26:	6818      	ldr	r0, [r3, #0]
 8002e28:	79fa      	ldrb	r2, [r7, #7]
 8002e2a:	4908      	ldr	r1, [pc, #32]	@ (8002e4c <motion_hw_step_low+0x44>)
 8002e2c:	4613      	mov	r3, r2
 8002e2e:	00db      	lsls	r3, r3, #3
 8002e30:	4413      	add	r3, r2
 8002e32:	009b      	lsls	r3, r3, #2
 8002e34:	440b      	add	r3, r1
 8002e36:	3304      	adds	r3, #4
 8002e38:	881b      	ldrh	r3, [r3, #0]
 8002e3a:	4619      	mov	r1, r3
 8002e3c:	f7ff fea3 	bl	8002b86 <gpio_bsrr_reset>
 8002e40:	e000      	b.n	8002e44 <motion_hw_step_low+0x3c>
    if (axis >= MOTION_AXIS_COUNT) return;
 8002e42:	bf00      	nop
}
 8002e44:	3708      	adds	r7, #8
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	08012688 	.word	0x08012688

08002e50 <motion_hw_encoder_read_raw>:

uint32_t motion_hw_encoder_read_raw(uint8_t axis)
{
 8002e50:	b480      	push	{r7}
 8002e52:	b085      	sub	sp, #20
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	4603      	mov	r3, r0
 8002e58:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return 0;
 8002e5a:	79fb      	ldrb	r3, [r7, #7]
 8002e5c:	2b02      	cmp	r3, #2
 8002e5e:	d901      	bls.n	8002e64 <motion_hw_encoder_read_raw+0x14>
 8002e60:	2300      	movs	r3, #0
 8002e62:	e015      	b.n	8002e90 <motion_hw_encoder_read_raw+0x40>
    const motion_axis_hw_t *hw = &g_axis[axis];
 8002e64:	79fa      	ldrb	r2, [r7, #7]
 8002e66:	4613      	mov	r3, r2
 8002e68:	00db      	lsls	r3, r3, #3
 8002e6a:	4413      	add	r3, r2
 8002e6c:	009b      	lsls	r3, r3, #2
 8002e6e:	4a0b      	ldr	r2, [pc, #44]	@ (8002e9c <motion_hw_encoder_read_raw+0x4c>)
 8002e70:	4413      	add	r3, r2
 8002e72:	60fb      	str	r3, [r7, #12]
    if (hw->encoder_type == MOTION_ENCODER_TYPE_TIM) {
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	7d9b      	ldrb	r3, [r3, #22]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d104      	bne.n	8002e86 <motion_hw_encoder_read_raw+0x36>
        return (uint32_t)__HAL_TIM_GET_COUNTER(hw->tim);
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	699b      	ldr	r3, [r3, #24]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e84:	e004      	b.n	8002e90 <motion_hw_encoder_read_raw+0x40>
    } else {
        return (uint32_t)(hw->lptim->Instance->CNT & 0xFFFFu);
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	69db      	ldr	r3, [r3, #28]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	69db      	ldr	r3, [r3, #28]
 8002e8e:	b29b      	uxth	r3, r3
    }
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3714      	adds	r7, #20
 8002e94:	46bd      	mov	sp, r7
 8002e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9a:	4770      	bx	lr
 8002e9c:	08012688 	.word	0x08012688

08002ea0 <motion_hw_encoder_bits>:

uint8_t motion_hw_encoder_bits(uint8_t axis)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b083      	sub	sp, #12
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return 0u;
 8002eaa:	79fb      	ldrb	r3, [r7, #7]
 8002eac:	2b02      	cmp	r3, #2
 8002eae:	d901      	bls.n	8002eb4 <motion_hw_encoder_bits+0x14>
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	e008      	b.n	8002ec6 <motion_hw_encoder_bits+0x26>
    return g_axis[axis].counter_bits;
 8002eb4:	79fa      	ldrb	r2, [r7, #7]
 8002eb6:	4907      	ldr	r1, [pc, #28]	@ (8002ed4 <motion_hw_encoder_bits+0x34>)
 8002eb8:	4613      	mov	r3, r2
 8002eba:	00db      	lsls	r3, r3, #3
 8002ebc:	4413      	add	r3, r2
 8002ebe:	009b      	lsls	r3, r3, #2
 8002ec0:	440b      	add	r3, r1
 8002ec2:	3320      	adds	r3, #32
 8002ec4:	781b      	ldrb	r3, [r3, #0]
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	370c      	adds	r7, #12
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed0:	4770      	bx	lr
 8002ed2:	bf00      	nop
 8002ed4:	08012688 	.word	0x08012688

08002ed8 <resp_init>:
// =====================
static inline void req_init(uint8_t *raw, req_msg_type_t type) {
	raw[0] = REQ_HEADER;
	raw[1] = (uint8_t) type;
}
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
 8002ee0:	460b      	mov	r3, r1
 8002ee2:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	22ab      	movs	r2, #171	@ 0xab
 8002ee8:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	3301      	adds	r3, #1
 8002eee:	78fa      	ldrb	r2, [r7, #3]
 8002ef0:	701a      	strb	r2, [r3, #0]
}
 8002ef2:	bf00      	nop
 8002ef4:	370c      	adds	r7, #12
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efc:	4770      	bx	lr

08002efe <resp_set_tail>:
static inline void req_set_tail(uint8_t *raw, uint32_t tail_index) {
	raw[tail_index] = REQ_TAIL;
}
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8002efe:	b480      	push	{r7}
 8002f00:	b083      	sub	sp, #12
 8002f02:	af00      	add	r7, sp, #0
 8002f04:	6078      	str	r0, [r7, #4]
 8002f06:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8002f08:	687a      	ldr	r2, [r7, #4]
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	4413      	add	r3, r2
 8002f0e:	2254      	movs	r2, #84	@ 0x54
 8002f10:	701a      	strb	r2, [r3, #0]
}
 8002f12:	bf00      	nop
 8002f14:	370c      	adds	r7, #12
 8002f16:	46bd      	mov	sp, r7
 8002f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1c:	4770      	bx	lr
	...

08002f20 <motion_auto_friction_is_armed>:
    .axis_friction        = MOTION_AUTO_FRICTION_TARGET_AXIS,
    .toggle_segment_index = MOTION_AUTO_FRICTION_DEFAULT_TOGGLE_SEGMENT,
    .sample_limit         = MOTION_AUTO_FRICTION_DEFAULT_SAMPLE_LIMIT,
};

static inline uint8_t motion_auto_friction_is_armed(void) {
 8002f20:	b480      	push	{r7}
 8002f22:	af00      	add	r7, sp, #0
    return g_auto_friction_test.armed;
 8002f24:	4b03      	ldr	r3, [pc, #12]	@ (8002f34 <motion_auto_friction_is_armed+0x14>)
 8002f26:	781b      	ldrb	r3, [r3, #0]
}
 8002f28:	4618      	mov	r0, r3
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f30:	4770      	bx	lr
 8002f32:	bf00      	nop
 8002f34:	20000010 	.word	0x20000010

08002f38 <motion_test_b2_on_press>:

/* Estado do botão B2 para alternância com debounce/hold */
static volatile uint8_t  g_b2_pressed = 0u;
static volatile uint32_t g_b2_t0_ms  = 0u;

void motion_test_b2_on_press(void) {
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	af00      	add	r7, sp, #0
    if (g_b2_pressed) return;
 8002f3c:	4b07      	ldr	r3, [pc, #28]	@ (8002f5c <motion_test_b2_on_press+0x24>)
 8002f3e:	781b      	ldrb	r3, [r3, #0]
 8002f40:	b2db      	uxtb	r3, r3
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d108      	bne.n	8002f58 <motion_test_b2_on_press+0x20>
    g_b2_pressed = 1u;
 8002f46:	4b05      	ldr	r3, [pc, #20]	@ (8002f5c <motion_test_b2_on_press+0x24>)
 8002f48:	2201      	movs	r2, #1
 8002f4a:	701a      	strb	r2, [r3, #0]
    g_b2_t0_ms = HAL_GetTick();
 8002f4c:	f005 fa1c 	bl	8008388 <HAL_GetTick>
 8002f50:	4603      	mov	r3, r0
 8002f52:	4a03      	ldr	r2, [pc, #12]	@ (8002f60 <motion_test_b2_on_press+0x28>)
 8002f54:	6013      	str	r3, [r2, #0]
 8002f56:	e000      	b.n	8002f5a <motion_test_b2_on_press+0x22>
    if (g_b2_pressed) return;
 8002f58:	bf00      	nop
}
 8002f5a:	bd80      	pop	{r7, pc}
 8002f5c:	20002e58 	.word	0x20002e58
 8002f60:	20002e5c 	.word	0x20002e5c

08002f64 <motion_test_b2_on_release>:

void motion_test_b2_on_release(void) {
 8002f64:	b590      	push	{r4, r7, lr}
 8002f66:	b08b      	sub	sp, #44	@ 0x2c
 8002f68:	af06      	add	r7, sp, #24
    if (!g_b2_pressed) return;
 8002f6a:	4b2a      	ldr	r3, [pc, #168]	@ (8003014 <motion_test_b2_on_release+0xb0>)
 8002f6c:	781b      	ldrb	r3, [r3, #0]
 8002f6e:	b2db      	uxtb	r3, r3
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d04b      	beq.n	800300c <motion_test_b2_on_release+0xa8>
    uint32_t now = HAL_GetTick();
 8002f74:	f005 fa08 	bl	8008388 <HAL_GetTick>
 8002f78:	60f8      	str	r0, [r7, #12]
    uint32_t dt  = now - g_b2_t0_ms;
 8002f7a:	4b27      	ldr	r3, [pc, #156]	@ (8003018 <motion_test_b2_on_release+0xb4>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	68fa      	ldr	r2, [r7, #12]
 8002f80:	1ad3      	subs	r3, r2, r3
 8002f82:	60bb      	str	r3, [r7, #8]
    g_b2_pressed = 0u;
 8002f84:	4b23      	ldr	r3, [pc, #140]	@ (8003014 <motion_test_b2_on_release+0xb0>)
 8002f86:	2200      	movs	r2, #0
 8002f88:	701a      	strb	r2, [r3, #0]
    if ((uint32_t)MOTION_TEST_B2_HOLD_MS == 0u || dt >= (uint32_t)MOTION_TEST_B2_HOLD_MS) {
        static uint32_t last_toggle = 0u;
        if ((uint32_t)(now - last_toggle) >= (uint32_t)MOTION_TEST_B2_DEBOUNCE_MS) {
 8002f8a:	4b24      	ldr	r3, [pc, #144]	@ (800301c <motion_test_b2_on_release+0xb8>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	68fa      	ldr	r2, [r7, #12]
 8002f90:	1ad3      	subs	r3, r2, r3
 8002f92:	2bc7      	cmp	r3, #199	@ 0xc7
 8002f94:	d93b      	bls.n	800300e <motion_test_b2_on_release+0xaa>
            last_toggle = now;
 8002f96:	4a21      	ldr	r2, [pc, #132]	@ (800301c <motion_test_b2_on_release+0xb8>)
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	6013      	str	r3, [r2, #0]
#if MOTION_FRICTION_ENABLE
            if (motion_auto_friction_is_armed()) {
 8002f9c:	f7ff ffc0 	bl	8002f20 <motion_auto_friction_is_armed>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d00b      	beq.n	8002fbe <motion_test_b2_on_release+0x5a>
                LOGA_THIS(LOG_STATE_APPLIED, 0, "b2_toggle", "ignored_auto_fric_active");
 8002fa6:	4a1e      	ldr	r2, [pc, #120]	@ (8003020 <motion_test_b2_on_release+0xbc>)
 8002fa8:	4b1e      	ldr	r3, [pc, #120]	@ (8003024 <motion_test_b2_on_release+0xc0>)
 8002faa:	9301      	str	r3, [sp, #4]
 8002fac:	4b1e      	ldr	r3, [pc, #120]	@ (8003028 <motion_test_b2_on_release+0xc4>)
 8002fae:	9300      	str	r3, [sp, #0]
 8002fb0:	4613      	mov	r3, r2
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	2102      	movs	r1, #2
 8002fb6:	2002      	movs	r0, #2
 8002fb8:	f7ff fd8c 	bl	8002ad4 <log_event_auto>
                return;
 8002fbc:	e027      	b.n	800300e <motion_test_b2_on_release+0xaa>
            }
            uint8_t cur = g_axis_friction_enabled[AXIS_X];
 8002fbe:	4b1b      	ldr	r3, [pc, #108]	@ (800302c <motion_test_b2_on_release+0xc8>)
 8002fc0:	781b      	ldrb	r3, [r3, #0]
 8002fc2:	71fb      	strb	r3, [r7, #7]
            g_axis_friction_enabled[AXIS_X] = (cur ? 0u : 1u);
 8002fc4:	79fb      	ldrb	r3, [r7, #7]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	bf0c      	ite	eq
 8002fca:	2301      	moveq	r3, #1
 8002fcc:	2300      	movne	r3, #0
 8002fce:	b2db      	uxtb	r3, r3
 8002fd0:	461a      	mov	r2, r3
 8002fd2:	4b16      	ldr	r3, [pc, #88]	@ (800302c <motion_test_b2_on_release+0xc8>)
 8002fd4:	701a      	strb	r2, [r3, #0]

            LOGA_THIS(LOG_STATE_APPLIED,
 8002fd6:	4b15      	ldr	r3, [pc, #84]	@ (800302c <motion_test_b2_on_release+0xc8>)
 8002fd8:	781b      	ldrb	r3, [r3, #0]
 8002fda:	b2db      	uxtb	r3, r3
 8002fdc:	461c      	mov	r4, r3
 8002fde:	4910      	ldr	r1, [pc, #64]	@ (8003020 <motion_test_b2_on_release+0xbc>)
 8002fe0:	4b12      	ldr	r3, [pc, #72]	@ (800302c <motion_test_b2_on_release+0xc8>)
 8002fe2:	781b      	ldrb	r3, [r3, #0]
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	4b11      	ldr	r3, [pc, #68]	@ (8003030 <motion_test_b2_on_release+0xcc>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a11      	ldr	r2, [pc, #68]	@ (8003034 <motion_test_b2_on_release+0xd0>)
 8002fee:	8812      	ldrh	r2, [r2, #0]
 8002ff0:	9204      	str	r2, [sp, #16]
 8002ff2:	9303      	str	r3, [sp, #12]
 8002ff4:	9002      	str	r0, [sp, #8]
 8002ff6:	4b10      	ldr	r3, [pc, #64]	@ (8003038 <motion_test_b2_on_release+0xd4>)
 8002ff8:	9301      	str	r3, [sp, #4]
 8002ffa:	4b0b      	ldr	r3, [pc, #44]	@ (8003028 <motion_test_b2_on_release+0xc4>)
 8002ffc:	9300      	str	r3, [sp, #0]
 8002ffe:	460b      	mov	r3, r1
 8003000:	4622      	mov	r2, r4
 8003002:	2102      	movs	r1, #2
 8003004:	2002      	movs	r0, #2
 8003006:	f7ff fd65 	bl	8002ad4 <log_event_auto>
 800300a:	e000      	b.n	800300e <motion_test_b2_on_release+0xaa>
    if (!g_b2_pressed) return;
 800300c:	bf00      	nop
#else
            (void)now; (void)dt; /* evita warning se atrito estiver desligado em build */
#endif
        }
    }
}
 800300e:	3714      	adds	r7, #20
 8003010:	46bd      	mov	sp, r7
 8003012:	bd90      	pop	{r4, r7, pc}
 8003014:	20002e58 	.word	0x20002e58
 8003018:	20002e5c 	.word	0x20002e5c
 800301c:	20002efc 	.word	0x20002efc
 8003020:	08011f58 	.word	0x08011f58
 8003024:	08011f60 	.word	0x08011f60
 8003028:	08011f7c 	.word	0x08011f7c
 800302c:	20002e30 	.word	0x20002e30
 8003030:	20002e34 	.word	0x20002e34
 8003034:	20002e40 	.word	0x20002e40
 8003038:	08011f88 	.word	0x08011f88

0800303c <dda_steps_per_rev_axis>:
#define STEPS_PER_REV_BASE   400u
#define DDA_STEPS_PER_REV    (STEPS_PER_REV_BASE * MICROSTEP_FACTOR)
/* Encoders por rotação (fornecido): X/Z = 40000, Y = 5000 */
static const uint32_t ENC_COUNTS_PER_REV[3] = { 40000u, 5000u, 40000u}; // X,Y,Z 
static volatile uint16_t g_microstep_factor[MOTION_AXIS_COUNT] = { MICROSTEP_FACTOR, MICROSTEP_FACTOR, MICROSTEP_FACTOR };
static inline uint32_t dda_steps_per_rev_axis(uint8_t axis) {
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
 8003042:	4603      	mov	r3, r0
 8003044:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) axis = 0;
 8003046:	79fb      	ldrb	r3, [r7, #7]
 8003048:	2b02      	cmp	r3, #2
 800304a:	d901      	bls.n	8003050 <dda_steps_per_rev_axis+0x14>
 800304c:	2300      	movs	r3, #0
 800304e:	71fb      	strb	r3, [r7, #7]
    return STEPS_PER_REV_BASE * (uint32_t)g_microstep_factor[axis];
 8003050:	79fb      	ldrb	r3, [r7, #7]
 8003052:	4a07      	ldr	r2, [pc, #28]	@ (8003070 <dda_steps_per_rev_axis+0x34>)
 8003054:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003058:	b29b      	uxth	r3, r3
 800305a:	461a      	mov	r2, r3
 800305c:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8003060:	fb02 f303 	mul.w	r3, r2, r3
}
 8003064:	4618      	mov	r0, r3
 8003066:	370c      	adds	r7, #12
 8003068:	46bd      	mov	sp, r7
 800306a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306e:	4770      	bx	lr
 8003070:	20000058 	.word	0x20000058

08003074 <motion_csv_print>:
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
            (ITM->TER & (1UL << 0)));
}

static inline void motion_csv_print(uint8_t axis, uint32_t id, uint32_t t_val, int32_t rel, uint32_t steps)
{
 8003074:	b480      	push	{r7}
 8003076:	b085      	sub	sp, #20
 8003078:	af00      	add	r7, sp, #0
 800307a:	60b9      	str	r1, [r7, #8]
 800307c:	607a      	str	r2, [r7, #4]
 800307e:	603b      	str	r3, [r7, #0]
 8003080:	4603      	mov	r3, r0
 8003082:	73fb      	strb	r3, [r7, #15]
           (unsigned long)t_val,
           (int)rel,
           (unsigned long)steps);
#endif
#endif /* MOTION_CSV_TEXT_ENABLE */
}
 8003084:	bf00      	nop
 8003086:	3714      	adds	r7, #20
 8003088:	46bd      	mov	sp, r7
 800308a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308e:	4770      	bx	lr

08003090 <motion_lock>:
static volatile uint8_t g_demo_speed_idx = 1u;

/* =======================
 *  Helpers de lock
 * ======================= */
static inline uint32_t motion_lock(void) {
 8003090:	b480      	push	{r7}
 8003092:	b083      	sub	sp, #12
 8003094:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003096:	f3ef 8310 	mrs	r3, PRIMASK
 800309a:	603b      	str	r3, [r7, #0]
  return(result);
 800309c:	683b      	ldr	r3, [r7, #0]
    uint32_t primask = __get_PRIMASK();
 800309e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 80030a0:	b672      	cpsid	i
}
 80030a2:	bf00      	nop
    __disable_irq();
    return primask;
 80030a4:	687b      	ldr	r3, [r7, #4]
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	370c      	adds	r7, #12
 80030aa:	46bd      	mov	sp, r7
 80030ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b0:	4770      	bx	lr

080030b2 <motion_unlock>:
static inline void motion_unlock(uint32_t primask) {
 80030b2:	b480      	push	{r7}
 80030b4:	b085      	sub	sp, #20
 80030b6:	af00      	add	r7, sp, #0
 80030b8:	6078      	str	r0, [r7, #4]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	f383 8810 	msr	PRIMASK, r3
}
 80030c4:	bf00      	nop
    __set_PRIMASK(primask);
}
 80030c6:	bf00      	nop
 80030c8:	3714      	adds	r7, #20
 80030ca:	46bd      	mov	sp, r7
 80030cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d0:	4770      	bx	lr

080030d2 <motion_auto_friction_clear_samples>:

#if MOTION_FRICTION_ENABLE
static void motion_auto_friction_clear_samples(motion_auto_friction_test_t *test) {
 80030d2:	b480      	push	{r7}
 80030d4:	b085      	sub	sp, #20
 80030d6:	af00      	add	r7, sp, #0
 80030d8:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0u; i < 2u; ++i) {
 80030da:	2300      	movs	r3, #0
 80030dc:	73fb      	strb	r3, [r7, #15]
 80030de:	e029      	b.n	8003134 <motion_auto_friction_clear_samples+0x62>
        test->sample_count[i] = 0u;
 80030e0:	7bfa      	ldrb	r2, [r7, #15]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	3204      	adds	r2, #4
 80030e6:	2100      	movs	r1, #0
 80030e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        test->sum_base[i] = 0u;
 80030ec:	7bfb      	ldrb	r3, [r7, #15]
 80030ee:	687a      	ldr	r2, [r7, #4]
 80030f0:	3303      	adds	r3, #3
 80030f2:	00db      	lsls	r3, r3, #3
 80030f4:	18d1      	adds	r1, r2, r3
 80030f6:	f04f 0200 	mov.w	r2, #0
 80030fa:	f04f 0300 	mov.w	r3, #0
 80030fe:	e9c1 2300 	strd	r2, r3, [r1]
        test->sum_cmd[i] = 0u;
 8003102:	7bfb      	ldrb	r3, [r7, #15]
 8003104:	687a      	ldr	r2, [r7, #4]
 8003106:	3305      	adds	r3, #5
 8003108:	00db      	lsls	r3, r3, #3
 800310a:	18d1      	adds	r1, r2, r3
 800310c:	f04f 0200 	mov.w	r2, #0
 8003110:	f04f 0300 	mov.w	r3, #0
 8003114:	e9c1 2300 	strd	r2, r3, [r1]
        test->sum_act[i] = 0u;
 8003118:	7bfb      	ldrb	r3, [r7, #15]
 800311a:	687a      	ldr	r2, [r7, #4]
 800311c:	3307      	adds	r3, #7
 800311e:	00db      	lsls	r3, r3, #3
 8003120:	18d1      	adds	r1, r2, r3
 8003122:	f04f 0200 	mov.w	r2, #0
 8003126:	f04f 0300 	mov.w	r3, #0
 800312a:	e9c1 2300 	strd	r2, r3, [r1]
    for (uint8_t i = 0u; i < 2u; ++i) {
 800312e:	7bfb      	ldrb	r3, [r7, #15]
 8003130:	3301      	adds	r3, #1
 8003132:	73fb      	strb	r3, [r7, #15]
 8003134:	7bfb      	ldrb	r3, [r7, #15]
 8003136:	2b01      	cmp	r3, #1
 8003138:	d9d2      	bls.n	80030e0 <motion_auto_friction_clear_samples+0xe>
    }
}
 800313a:	bf00      	nop
 800313c:	bf00      	nop
 800313e:	3714      	adds	r7, #20
 8003140:	46bd      	mov	sp, r7
 8003142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003146:	4770      	bx	lr

08003148 <motion_auto_friction_test_arm>:

void motion_auto_friction_test_arm(uint16_t toggle_segment_index, uint16_t sample_limit) {
 8003148:	b590      	push	{r4, r7, lr}
 800314a:	b087      	sub	sp, #28
 800314c:	af02      	add	r7, sp, #8
 800314e:	4603      	mov	r3, r0
 8003150:	460a      	mov	r2, r1
 8003152:	80fb      	strh	r3, [r7, #6]
 8003154:	4613      	mov	r3, r2
 8003156:	80bb      	strh	r3, [r7, #4]
    motion_auto_friction_test_t *test = &g_auto_friction_test;
 8003158:	4b28      	ldr	r3, [pc, #160]	@ (80031fc <motion_auto_friction_test_arm+0xb4>)
 800315a:	60fb      	str	r3, [r7, #12]
    uint32_t primask = motion_lock();
 800315c:	f7ff ff98 	bl	8003090 <motion_lock>
 8003160:	60b8      	str	r0, [r7, #8]
    test->armed = 1u;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	2201      	movs	r2, #1
 8003166:	701a      	strb	r2, [r3, #0]
    test->collecting = 0u;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	2200      	movs	r2, #0
 800316c:	705a      	strb	r2, [r3, #1]
    test->friction_applied = 0u;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	2200      	movs	r2, #0
 8003172:	709a      	strb	r2, [r3, #2]
    test->result_reported = 0u;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	2200      	movs	r2, #0
 8003178:	719a      	strb	r2, [r3, #6]
    test->current_segment = 0u;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	2200      	movs	r2, #0
 800317e:	819a      	strh	r2, [r3, #12]
    test->toggle_segment_index = (toggle_segment_index == 0u)
 8003180:	88fb      	ldrh	r3, [r7, #6]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d001      	beq.n	800318a <motion_auto_friction_test_arm+0x42>
 8003186:	88fa      	ldrh	r2, [r7, #6]
 8003188:	e000      	b.n	800318c <motion_auto_friction_test_arm+0x44>
 800318a:	2203      	movs	r2, #3
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	811a      	strh	r2, [r3, #8]
                                 ? MOTION_AUTO_FRICTION_DEFAULT_TOGGLE_SEGMENT
                                 : toggle_segment_index;
    test->sample_limit = (sample_limit == 0u)
 8003190:	88bb      	ldrh	r3, [r7, #4]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d001      	beq.n	800319a <motion_auto_friction_test_arm+0x52>
 8003196:	88ba      	ldrh	r2, [r7, #4]
 8003198:	e001      	b.n	800319e <motion_auto_friction_test_arm+0x56>
 800319a:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	815a      	strh	r2, [r3, #10]
                         ? MOTION_AUTO_FRICTION_DEFAULT_SAMPLE_LIMIT
                         : sample_limit;
    motion_auto_friction_clear_samples(test);
 80031a2:	68f8      	ldr	r0, [r7, #12]
 80031a4:	f7ff ff95 	bl	80030d2 <motion_auto_friction_clear_samples>
    test->prev_friction_state = g_axis_friction_enabled[test->axis_friction];
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	795b      	ldrb	r3, [r3, #5]
 80031ac:	461a      	mov	r2, r3
 80031ae:	4b14      	ldr	r3, [pc, #80]	@ (8003200 <motion_auto_friction_test_arm+0xb8>)
 80031b0:	5c9b      	ldrb	r3, [r3, r2]
 80031b2:	b2da      	uxtb	r2, r3
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	70da      	strb	r2, [r3, #3]
    g_axis_friction_enabled[test->axis_friction] = 0u;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	795b      	ldrb	r3, [r3, #5]
 80031bc:	461a      	mov	r2, r3
 80031be:	4b10      	ldr	r3, [pc, #64]	@ (8003200 <motion_auto_friction_test_arm+0xb8>)
 80031c0:	2100      	movs	r1, #0
 80031c2:	5499      	strb	r1, [r3, r2]
    motion_unlock(primask);
 80031c4:	68b8      	ldr	r0, [r7, #8]
 80031c6:	f7ff ff74 	bl	80030b2 <motion_unlock>

    printf("[AUTO-FRIC] armed toggle_seg=%u sample_limit=%u monitor_axis=%u friction_axis=%u prev=%u\r\n",
           (unsigned)test->toggle_segment_index,
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	891b      	ldrh	r3, [r3, #8]
    printf("[AUTO-FRIC] armed toggle_seg=%u sample_limit=%u monitor_axis=%u friction_axis=%u prev=%u\r\n",
 80031ce:	4619      	mov	r1, r3
           (unsigned)test->sample_limit,
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	895b      	ldrh	r3, [r3, #10]
    printf("[AUTO-FRIC] armed toggle_seg=%u sample_limit=%u monitor_axis=%u friction_axis=%u prev=%u\r\n",
 80031d4:	4618      	mov	r0, r3
           (unsigned)test->axis_monitor,
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	791b      	ldrb	r3, [r3, #4]
    printf("[AUTO-FRIC] armed toggle_seg=%u sample_limit=%u monitor_axis=%u friction_axis=%u prev=%u\r\n",
 80031da:	461c      	mov	r4, r3
           (unsigned)test->axis_friction,
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	795b      	ldrb	r3, [r3, #5]
    printf("[AUTO-FRIC] armed toggle_seg=%u sample_limit=%u monitor_axis=%u friction_axis=%u prev=%u\r\n",
 80031e0:	461a      	mov	r2, r3
           (unsigned)test->prev_friction_state);
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	78db      	ldrb	r3, [r3, #3]
    printf("[AUTO-FRIC] armed toggle_seg=%u sample_limit=%u monitor_axis=%u friction_axis=%u prev=%u\r\n",
 80031e6:	9301      	str	r3, [sp, #4]
 80031e8:	9200      	str	r2, [sp, #0]
 80031ea:	4623      	mov	r3, r4
 80031ec:	4602      	mov	r2, r0
 80031ee:	4805      	ldr	r0, [pc, #20]	@ (8003204 <motion_auto_friction_test_arm+0xbc>)
 80031f0:	f00d fd46 	bl	8010c80 <iprintf>
}
 80031f4:	bf00      	nop
 80031f6:	3714      	adds	r7, #20
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd90      	pop	{r4, r7, pc}
 80031fc:	20000010 	.word	0x20000010
 8003200:	20002e30 	.word	0x20002e30
 8003204:	08011fa4 	.word	0x08011fa4

08003208 <motion_auto_friction_test_disarm>:

void motion_auto_friction_test_disarm(void) {
 8003208:	b580      	push	{r7, lr}
 800320a:	b082      	sub	sp, #8
 800320c:	af00      	add	r7, sp, #0
    motion_auto_friction_test_t *test = &g_auto_friction_test;
 800320e:	4b12      	ldr	r3, [pc, #72]	@ (8003258 <motion_auto_friction_test_disarm+0x50>)
 8003210:	607b      	str	r3, [r7, #4]
    uint32_t primask = motion_lock();
 8003212:	f7ff ff3d 	bl	8003090 <motion_lock>
 8003216:	6038      	str	r0, [r7, #0]
    g_axis_friction_enabled[test->axis_friction] = test->prev_friction_state;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	795b      	ldrb	r3, [r3, #5]
 800321c:	461a      	mov	r2, r3
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	78d9      	ldrb	r1, [r3, #3]
 8003222:	4b0e      	ldr	r3, [pc, #56]	@ (800325c <motion_auto_friction_test_disarm+0x54>)
 8003224:	5499      	strb	r1, [r3, r2]
    test->armed = 0u;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2200      	movs	r2, #0
 800322a:	701a      	strb	r2, [r3, #0]
    test->collecting = 0u;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2200      	movs	r2, #0
 8003230:	705a      	strb	r2, [r3, #1]
    test->friction_applied = 0u;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2200      	movs	r2, #0
 8003236:	709a      	strb	r2, [r3, #2]
    test->result_reported = 0u;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2200      	movs	r2, #0
 800323c:	719a      	strb	r2, [r3, #6]
    test->current_segment = 0u;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2200      	movs	r2, #0
 8003242:	819a      	strh	r2, [r3, #12]
    motion_auto_friction_clear_samples(test);
 8003244:	6878      	ldr	r0, [r7, #4]
 8003246:	f7ff ff44 	bl	80030d2 <motion_auto_friction_clear_samples>
    motion_unlock(primask);
 800324a:	6838      	ldr	r0, [r7, #0]
 800324c:	f7ff ff31 	bl	80030b2 <motion_unlock>
}
 8003250:	bf00      	nop
 8003252:	3708      	adds	r7, #8
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}
 8003258:	20000010 	.word	0x20000010
 800325c:	20002e30 	.word	0x20002e30

08003260 <motion_auto_friction_on_segment_begin_locked>:

static void motion_auto_friction_on_segment_begin_locked(const move_queue_add_req_t *seg) {
 8003260:	b580      	push	{r7, lr}
 8003262:	b084      	sub	sp, #16
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
    (void)seg;
    motion_auto_friction_test_t *test = &g_auto_friction_test;
 8003268:	4b1c      	ldr	r3, [pc, #112]	@ (80032dc <motion_auto_friction_on_segment_begin_locked+0x7c>)
 800326a:	60fb      	str	r3, [r7, #12]
    if (!test->armed) return;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	781b      	ldrb	r3, [r3, #0]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d02f      	beq.n	80032d4 <motion_auto_friction_on_segment_begin_locked+0x74>
    if (test->collecting == 0u) {
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	785b      	ldrb	r3, [r3, #1]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d102      	bne.n	8003282 <motion_auto_friction_on_segment_begin_locked+0x22>
        test->collecting = 1u;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	2201      	movs	r2, #1
 8003280:	705a      	strb	r2, [r3, #1]
    }
    if (test->current_segment < UINT16_MAX) {
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	899b      	ldrh	r3, [r3, #12]
 8003286:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800328a:	4293      	cmp	r3, r2
 800328c:	d005      	beq.n	800329a <motion_auto_friction_on_segment_begin_locked+0x3a>
        test->current_segment++;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	899b      	ldrh	r3, [r3, #12]
 8003292:	3301      	adds	r3, #1
 8003294:	b29a      	uxth	r2, r3
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	819a      	strh	r2, [r3, #12]
    }
    if (!test->friction_applied && test->current_segment == test->toggle_segment_index) {
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	789b      	ldrb	r3, [r3, #2]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d119      	bne.n	80032d6 <motion_auto_friction_on_segment_begin_locked+0x76>
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	899a      	ldrh	r2, [r3, #12]
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	891b      	ldrh	r3, [r3, #8]
 80032aa:	429a      	cmp	r2, r3
 80032ac:	d113      	bne.n	80032d6 <motion_auto_friction_on_segment_begin_locked+0x76>
        g_axis_friction_enabled[test->axis_friction] = 1u;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	795b      	ldrb	r3, [r3, #5]
 80032b2:	461a      	mov	r2, r3
 80032b4:	4b0a      	ldr	r3, [pc, #40]	@ (80032e0 <motion_auto_friction_on_segment_begin_locked+0x80>)
 80032b6:	2101      	movs	r1, #1
 80032b8:	5499      	strb	r1, [r3, r2]
        test->friction_applied = 1u;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2201      	movs	r2, #1
 80032be:	709a      	strb	r2, [r3, #2]
        printf("[AUTO-FRIC] friction axis %u enabled at segment %u\r\n",
               (unsigned)test->axis_friction,
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	795b      	ldrb	r3, [r3, #5]
        printf("[AUTO-FRIC] friction axis %u enabled at segment %u\r\n",
 80032c4:	4619      	mov	r1, r3
               (unsigned)test->current_segment);
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	899b      	ldrh	r3, [r3, #12]
        printf("[AUTO-FRIC] friction axis %u enabled at segment %u\r\n",
 80032ca:	461a      	mov	r2, r3
 80032cc:	4805      	ldr	r0, [pc, #20]	@ (80032e4 <motion_auto_friction_on_segment_begin_locked+0x84>)
 80032ce:	f00d fcd7 	bl	8010c80 <iprintf>
 80032d2:	e000      	b.n	80032d6 <motion_auto_friction_on_segment_begin_locked+0x76>
    if (!test->armed) return;
 80032d4:	bf00      	nop
    }
}
 80032d6:	3710      	adds	r7, #16
 80032d8:	46bd      	mov	sp, r7
 80032da:	bd80      	pop	{r7, pc}
 80032dc:	20000010 	.word	0x20000010
 80032e0:	20002e30 	.word	0x20002e30
 80032e4:	08012000 	.word	0x08012000

080032e8 <motion_auto_friction_record_sample>:

static void motion_auto_friction_record_sample(uint8_t axis,
                                               uint32_t v_base_sps,
                                               uint32_t v_cmd_sps,
                                               uint32_t v_act_sps) {
 80032e8:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80032ec:	b08d      	sub	sp, #52	@ 0x34
 80032ee:	af00      	add	r7, sp, #0
 80032f0:	6239      	str	r1, [r7, #32]
 80032f2:	61fa      	str	r2, [r7, #28]
 80032f4:	61bb      	str	r3, [r7, #24]
 80032f6:	4603      	mov	r3, r0
 80032f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    motion_auto_friction_test_t *test = &g_auto_friction_test;
 80032fc:	4b45      	ldr	r3, [pc, #276]	@ (8003414 <motion_auto_friction_record_sample+0x12c>)
 80032fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (!test->armed || !test->collecting) return;
 8003300:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003302:	781b      	ldrb	r3, [r3, #0]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d07a      	beq.n	80033fe <motion_auto_friction_record_sample+0x116>
 8003308:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800330a:	785b      	ldrb	r3, [r3, #1]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d076      	beq.n	80033fe <motion_auto_friction_record_sample+0x116>
    if (axis != test->axis_monitor) return;
 8003310:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003312:	791b      	ldrb	r3, [r3, #4]
 8003314:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8003318:	429a      	cmp	r2, r3
 800331a:	d172      	bne.n	8003402 <motion_auto_friction_record_sample+0x11a>
    uint8_t phase = test->friction_applied ? 1u : 0u;
 800331c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800331e:	789b      	ldrb	r3, [r3, #2]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d001      	beq.n	8003328 <motion_auto_friction_record_sample+0x40>
 8003324:	2301      	movs	r3, #1
 8003326:	e000      	b.n	800332a <motion_auto_friction_record_sample+0x42>
 8003328:	2300      	movs	r3, #0
 800332a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    if (test->sample_count[phase] >= test->sample_limit) return;
 800332e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003332:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003334:	3304      	adds	r3, #4
 8003336:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800333a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800333c:	895b      	ldrh	r3, [r3, #10]
 800333e:	429a      	cmp	r2, r3
 8003340:	d261      	bcs.n	8003406 <motion_auto_friction_record_sample+0x11e>
    test->sum_base[phase] += v_base_sps;
 8003342:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003346:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003348:	3303      	adds	r3, #3
 800334a:	00db      	lsls	r3, r3, #3
 800334c:	4413      	add	r3, r2
 800334e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003352:	6a3b      	ldr	r3, [r7, #32]
 8003354:	2200      	movs	r2, #0
 8003356:	469a      	mov	sl, r3
 8003358:	4693      	mov	fp, r2
 800335a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800335e:	eb10 020a 	adds.w	r2, r0, sl
 8003362:	613a      	str	r2, [r7, #16]
 8003364:	eb41 020b 	adc.w	r2, r1, fp
 8003368:	617a      	str	r2, [r7, #20]
 800336a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800336c:	3303      	adds	r3, #3
 800336e:	00db      	lsls	r3, r3, #3
 8003370:	4413      	add	r3, r2
 8003372:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003376:	e9c3 1200 	strd	r1, r2, [r3]
    test->sum_cmd[phase]  += v_cmd_sps;
 800337a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800337e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003380:	3305      	adds	r3, #5
 8003382:	00db      	lsls	r3, r3, #3
 8003384:	4413      	add	r3, r2
 8003386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800338a:	69f9      	ldr	r1, [r7, #28]
 800338c:	2000      	movs	r0, #0
 800338e:	4688      	mov	r8, r1
 8003390:	4681      	mov	r9, r0
 8003392:	f897 102b 	ldrb.w	r1, [r7, #43]	@ 0x2b
 8003396:	eb12 0008 	adds.w	r0, r2, r8
 800339a:	60b8      	str	r0, [r7, #8]
 800339c:	eb43 0309 	adc.w	r3, r3, r9
 80033a0:	60fb      	str	r3, [r7, #12]
 80033a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80033a4:	1d4b      	adds	r3, r1, #5
 80033a6:	00db      	lsls	r3, r3, #3
 80033a8:	4413      	add	r3, r2
 80033aa:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80033ae:	e9c3 1200 	strd	r1, r2, [r3]
    test->sum_act[phase]  += v_act_sps;
 80033b2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80033b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80033b8:	3307      	adds	r3, #7
 80033ba:	00db      	lsls	r3, r3, #3
 80033bc:	4413      	add	r3, r2
 80033be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033c2:	69b9      	ldr	r1, [r7, #24]
 80033c4:	2000      	movs	r0, #0
 80033c6:	460c      	mov	r4, r1
 80033c8:	4605      	mov	r5, r0
 80033ca:	f897 102b 	ldrb.w	r1, [r7, #43]	@ 0x2b
 80033ce:	1910      	adds	r0, r2, r4
 80033d0:	6038      	str	r0, [r7, #0]
 80033d2:	416b      	adcs	r3, r5
 80033d4:	607b      	str	r3, [r7, #4]
 80033d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80033d8:	1dcb      	adds	r3, r1, #7
 80033da:	00db      	lsls	r3, r3, #3
 80033dc:	4413      	add	r3, r2
 80033de:	e9d7 1200 	ldrd	r1, r2, [r7]
 80033e2:	e9c3 1200 	strd	r1, r2, [r3]
    test->sample_count[phase]++;
 80033e6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80033ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80033ec:	1d19      	adds	r1, r3, #4
 80033ee:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80033f2:	1c51      	adds	r1, r2, #1
 80033f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80033f6:	3304      	adds	r3, #4
 80033f8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80033fc:	e004      	b.n	8003408 <motion_auto_friction_record_sample+0x120>
    if (!test->armed || !test->collecting) return;
 80033fe:	bf00      	nop
 8003400:	e002      	b.n	8003408 <motion_auto_friction_record_sample+0x120>
    if (axis != test->axis_monitor) return;
 8003402:	bf00      	nop
 8003404:	e000      	b.n	8003408 <motion_auto_friction_record_sample+0x120>
    if (test->sample_count[phase] >= test->sample_limit) return;
 8003406:	bf00      	nop
}
 8003408:	3734      	adds	r7, #52	@ 0x34
 800340a:	46bd      	mov	sp, r7
 800340c:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8003410:	4770      	bx	lr
 8003412:	bf00      	nop
 8003414:	20000010 	.word	0x20000010

08003418 <motion_auto_friction_avg>:

static uint32_t motion_auto_friction_avg(uint64_t sum, uint32_t count) {
 8003418:	b5b0      	push	{r4, r5, r7, lr}
 800341a:	b084      	sub	sp, #16
 800341c:	af00      	add	r7, sp, #0
 800341e:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8003422:	607a      	str	r2, [r7, #4]
    if (count == 0u) return 0u;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d101      	bne.n	800342e <motion_auto_friction_avg+0x16>
 800342a:	2300      	movs	r3, #0
 800342c:	e00c      	b.n	8003448 <motion_auto_friction_avg+0x30>
    return (uint32_t)(sum / (uint64_t)count);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2200      	movs	r2, #0
 8003432:	461c      	mov	r4, r3
 8003434:	4615      	mov	r5, r2
 8003436:	4622      	mov	r2, r4
 8003438:	462b      	mov	r3, r5
 800343a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800343e:	f7fc ff67 	bl	8000310 <__aeabi_uldivmod>
 8003442:	4602      	mov	r2, r0
 8003444:	460b      	mov	r3, r1
 8003446:	4613      	mov	r3, r2
}
 8003448:	4618      	mov	r0, r3
 800344a:	3710      	adds	r7, #16
 800344c:	46bd      	mov	sp, r7
 800344e:	bdb0      	pop	{r4, r5, r7, pc}

08003450 <motion_auto_abs_i32>:

static uint32_t motion_auto_abs_i32(int32_t v) {
 8003450:	b480      	push	{r7}
 8003452:	b083      	sub	sp, #12
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
    return (uint32_t)((v < 0) ? -v : v);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2b00      	cmp	r3, #0
 800345c:	bfb8      	it	lt
 800345e:	425b      	neglt	r3, r3
}
 8003460:	4618      	mov	r0, r3
 8003462:	370c      	adds	r7, #12
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr

0800346c <motion_auto_friction_finalize>:

static void motion_auto_friction_finalize(void) {
 800346c:	b580      	push	{r7, lr}
 800346e:	b082      	sub	sp, #8
 8003470:	af00      	add	r7, sp, #0
    motion_auto_friction_test_t *test = &g_auto_friction_test;
 8003472:	4b0e      	ldr	r3, [pc, #56]	@ (80034ac <motion_auto_friction_finalize+0x40>)
 8003474:	607b      	str	r3, [r7, #4]
    g_axis_friction_enabled[test->axis_friction] = test->prev_friction_state;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	795b      	ldrb	r3, [r3, #5]
 800347a:	461a      	mov	r2, r3
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	78d9      	ldrb	r1, [r3, #3]
 8003480:	4b0b      	ldr	r3, [pc, #44]	@ (80034b0 <motion_auto_friction_finalize+0x44>)
 8003482:	5499      	strb	r1, [r3, r2]
    test->armed = 0u;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2200      	movs	r2, #0
 8003488:	701a      	strb	r2, [r3, #0]
    test->collecting = 0u;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2200      	movs	r2, #0
 800348e:	705a      	strb	r2, [r3, #1]
    test->friction_applied = 0u;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2200      	movs	r2, #0
 8003494:	709a      	strb	r2, [r3, #2]
    test->result_reported = 0u;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2200      	movs	r2, #0
 800349a:	719a      	strb	r2, [r3, #6]
    motion_auto_friction_clear_samples(test);
 800349c:	6878      	ldr	r0, [r7, #4]
 800349e:	f7ff fe18 	bl	80030d2 <motion_auto_friction_clear_samples>
}
 80034a2:	bf00      	nop
 80034a4:	3708      	adds	r7, #8
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
 80034aa:	bf00      	nop
 80034ac:	20000010 	.word	0x20000010
 80034b0:	20002e30 	.word	0x20002e30

080034b4 <motion_auto_friction_maybe_report>:

static void motion_auto_friction_maybe_report(void) {
 80034b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80034b8:	b0aa      	sub	sp, #168	@ 0xa8
 80034ba:	af0c      	add	r7, sp, #48	@ 0x30
    motion_auto_friction_test_t *test = &g_auto_friction_test;
 80034bc:	4ba2      	ldr	r3, [pc, #648]	@ (8003748 <motion_auto_friction_maybe_report+0x294>)
 80034be:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (!test->armed) return;
 80034c0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80034c2:	781b      	ldrb	r3, [r3, #0]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	f000 8132 	beq.w	800372e <motion_auto_friction_maybe_report+0x27a>
    if (test->result_reported) return;
 80034ca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80034cc:	799b      	ldrb	r3, [r3, #6]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	f040 812f 	bne.w	8003732 <motion_auto_friction_maybe_report+0x27e>
    if (!test->collecting) return;
 80034d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80034d6:	785b      	ldrb	r3, [r3, #1]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	f000 812c 	beq.w	8003736 <motion_auto_friction_maybe_report+0x282>
    if (g_status.state == MOTION_RUNNING || g_has_active_segment) return;
 80034de:	4b9b      	ldr	r3, [pc, #620]	@ (800374c <motion_auto_friction_maybe_report+0x298>)
 80034e0:	781b      	ldrb	r3, [r3, #0]
 80034e2:	b2db      	uxtb	r3, r3
 80034e4:	2b02      	cmp	r3, #2
 80034e6:	f000 8128 	beq.w	800373a <motion_auto_friction_maybe_report+0x286>
 80034ea:	4b99      	ldr	r3, [pc, #612]	@ (8003750 <motion_auto_friction_maybe_report+0x29c>)
 80034ec:	781b      	ldrb	r3, [r3, #0]
 80034ee:	b2db      	uxtb	r3, r3
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	f040 8122 	bne.w	800373a <motion_auto_friction_maybe_report+0x286>
    if (g_queue_count != 0u) return;
 80034f6:	4b97      	ldr	r3, [pc, #604]	@ (8003754 <motion_auto_friction_maybe_report+0x2a0>)
 80034f8:	881b      	ldrh	r3, [r3, #0]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	f040 811f 	bne.w	800373e <motion_auto_friction_maybe_report+0x28a>

    test->result_reported = 1u;
 8003500:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003502:	2301      	movs	r3, #1
 8003504:	7193      	strb	r3, [r2, #6]
    uint32_t before_samples = test->sample_count[0];
 8003506:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003508:	691b      	ldr	r3, [r3, #16]
 800350a:	667b      	str	r3, [r7, #100]	@ 0x64
    uint32_t after_samples  = test->sample_count[1];
 800350c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800350e:	695b      	ldr	r3, [r3, #20]
 8003510:	663b      	str	r3, [r7, #96]	@ 0x60
    uint32_t avg_base_before = motion_auto_friction_avg(test->sum_base[0], before_samples);
 8003512:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003514:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8003518:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800351a:	f7ff ff7d 	bl	8003418 <motion_auto_friction_avg>
 800351e:	65f8      	str	r0, [r7, #92]	@ 0x5c
    uint32_t avg_base_after  = motion_auto_friction_avg(test->sum_base[1], after_samples);
 8003520:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003522:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8003526:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003528:	f7ff ff76 	bl	8003418 <motion_auto_friction_avg>
 800352c:	65b8      	str	r0, [r7, #88]	@ 0x58
    uint32_t avg_cmd_before  = motion_auto_friction_avg(test->sum_cmd[0], before_samples);
 800352e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003530:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8003534:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003536:	f7ff ff6f 	bl	8003418 <motion_auto_friction_avg>
 800353a:	6578      	str	r0, [r7, #84]	@ 0x54
    uint32_t avg_cmd_after   = motion_auto_friction_avg(test->sum_cmd[1], after_samples);
 800353c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800353e:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 8003542:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003544:	f7ff ff68 	bl	8003418 <motion_auto_friction_avg>
 8003548:	6538      	str	r0, [r7, #80]	@ 0x50
    uint32_t avg_act_before  = motion_auto_friction_avg(test->sum_act[0], before_samples);
 800354a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800354c:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8003550:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003552:	f7ff ff61 	bl	8003418 <motion_auto_friction_avg>
 8003556:	64f8      	str	r0, [r7, #76]	@ 0x4c
    uint32_t avg_act_after   = motion_auto_friction_avg(test->sum_act[1], after_samples);
 8003558:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800355a:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800355e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003560:	f7ff ff5a 	bl	8003418 <motion_auto_friction_avg>
 8003564:	64b8      	str	r0, [r7, #72]	@ 0x48

    int32_t delta_cmd = (int32_t)avg_cmd_after - (int32_t)avg_cmd_before;
 8003566:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003568:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800356a:	1ad3      	subs	r3, r2, r3
 800356c:	647b      	str	r3, [r7, #68]	@ 0x44
    int32_t delta_act = (int32_t)avg_act_after - (int32_t)avg_act_before;
 800356e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003570:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003572:	1ad3      	subs	r3, r2, r3
 8003574:	643b      	str	r3, [r7, #64]	@ 0x40
    const char *effect = "INCONCLUSIVE";
 8003576:	4b78      	ldr	r3, [pc, #480]	@ (8003758 <motion_auto_friction_maybe_report+0x2a4>)
 8003578:	677b      	str	r3, [r7, #116]	@ 0x74
    int32_t delta_cmd_pm = 0;
 800357a:	2300      	movs	r3, #0
 800357c:	673b      	str	r3, [r7, #112]	@ 0x70
    int32_t delta_act_pm = 0;
 800357e:	2300      	movs	r3, #0
 8003580:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (before_samples > 0u && after_samples > 0u) {
 8003582:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003584:	2b00      	cmp	r3, #0
 8003586:	f000 80b1 	beq.w	80036ec <motion_auto_friction_maybe_report+0x238>
 800358a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800358c:	2b00      	cmp	r3, #0
 800358e:	f000 80ad 	beq.w	80036ec <motion_auto_friction_maybe_report+0x238>
        uint32_t ref_cmd = (avg_cmd_before == 0u) ? 1u : avg_cmd_before;
 8003592:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003594:	2b00      	cmp	r3, #0
 8003596:	d001      	beq.n	800359c <motion_auto_friction_maybe_report+0xe8>
 8003598:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800359a:	e000      	b.n	800359e <motion_auto_friction_maybe_report+0xea>
 800359c:	2301      	movs	r3, #1
 800359e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        uint32_t ref_act = (avg_act_before == 0u) ? 1u : avg_act_before;
 80035a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d001      	beq.n	80035aa <motion_auto_friction_maybe_report+0xf6>
 80035a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80035a8:	e000      	b.n	80035ac <motion_auto_friction_maybe_report+0xf8>
 80035aa:	2301      	movs	r3, #1
 80035ac:	63bb      	str	r3, [r7, #56]	@ 0x38
        delta_cmd_pm = (int32_t)(((int64_t)delta_cmd * 1000LL) / (int64_t)ref_cmd);
 80035ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80035b0:	17da      	asrs	r2, r3, #31
 80035b2:	623b      	str	r3, [r7, #32]
 80035b4:	627a      	str	r2, [r7, #36]	@ 0x24
 80035b6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80035ba:	f04f 0000 	mov.w	r0, #0
 80035be:	f04f 0100 	mov.w	r1, #0
 80035c2:	0159      	lsls	r1, r3, #5
 80035c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80035c8:	0150      	lsls	r0, r2, #5
 80035ca:	4602      	mov	r2, r0
 80035cc:	460b      	mov	r3, r1
 80035ce:	6a39      	ldr	r1, [r7, #32]
 80035d0:	1a54      	subs	r4, r2, r1
 80035d2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80035d4:	eb63 0501 	sbc.w	r5, r3, r1
 80035d8:	f04f 0200 	mov.w	r2, #0
 80035dc:	f04f 0300 	mov.w	r3, #0
 80035e0:	00ab      	lsls	r3, r5, #2
 80035e2:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 80035e6:	00a2      	lsls	r2, r4, #2
 80035e8:	4614      	mov	r4, r2
 80035ea:	461d      	mov	r5, r3
 80035ec:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80035f0:	460b      	mov	r3, r1
 80035f2:	18e3      	adds	r3, r4, r3
 80035f4:	60bb      	str	r3, [r7, #8]
 80035f6:	4613      	mov	r3, r2
 80035f8:	eb45 0303 	adc.w	r3, r5, r3
 80035fc:	60fb      	str	r3, [r7, #12]
 80035fe:	f04f 0200 	mov.w	r2, #0
 8003602:	f04f 0300 	mov.w	r3, #0
 8003606:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800360a:	4629      	mov	r1, r5
 800360c:	00cb      	lsls	r3, r1, #3
 800360e:	4621      	mov	r1, r4
 8003610:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003614:	4621      	mov	r1, r4
 8003616:	00ca      	lsls	r2, r1, #3
 8003618:	4610      	mov	r0, r2
 800361a:	4619      	mov	r1, r3
 800361c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800361e:	2200      	movs	r2, #0
 8003620:	61bb      	str	r3, [r7, #24]
 8003622:	61fa      	str	r2, [r7, #28]
 8003624:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003628:	f7fc fe22 	bl	8000270 <__aeabi_ldivmod>
 800362c:	4602      	mov	r2, r0
 800362e:	460b      	mov	r3, r1
 8003630:	4613      	mov	r3, r2
 8003632:	673b      	str	r3, [r7, #112]	@ 0x70
        delta_act_pm = (int32_t)(((int64_t)delta_act * 1000LL) / (int64_t)ref_act);
 8003634:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003636:	17da      	asrs	r2, r3, #31
 8003638:	469a      	mov	sl, r3
 800363a:	4693      	mov	fp, r2
 800363c:	4652      	mov	r2, sl
 800363e:	465b      	mov	r3, fp
 8003640:	f04f 0000 	mov.w	r0, #0
 8003644:	f04f 0100 	mov.w	r1, #0
 8003648:	0159      	lsls	r1, r3, #5
 800364a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800364e:	0150      	lsls	r0, r2, #5
 8003650:	4602      	mov	r2, r0
 8003652:	460b      	mov	r3, r1
 8003654:	ebb2 080a 	subs.w	r8, r2, sl
 8003658:	eb63 090b 	sbc.w	r9, r3, fp
 800365c:	f04f 0200 	mov.w	r2, #0
 8003660:	f04f 0300 	mov.w	r3, #0
 8003664:	ea4f 0389 	mov.w	r3, r9, lsl #2
 8003668:	ea43 7398 	orr.w	r3, r3, r8, lsr #30
 800366c:	ea4f 0288 	mov.w	r2, r8, lsl #2
 8003670:	4690      	mov	r8, r2
 8003672:	4699      	mov	r9, r3
 8003674:	eb18 030a 	adds.w	r3, r8, sl
 8003678:	603b      	str	r3, [r7, #0]
 800367a:	eb49 030b 	adc.w	r3, r9, fp
 800367e:	607b      	str	r3, [r7, #4]
 8003680:	f04f 0200 	mov.w	r2, #0
 8003684:	f04f 0300 	mov.w	r3, #0
 8003688:	e9d7 4500 	ldrd	r4, r5, [r7]
 800368c:	4629      	mov	r1, r5
 800368e:	00cb      	lsls	r3, r1, #3
 8003690:	4621      	mov	r1, r4
 8003692:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003696:	4621      	mov	r1, r4
 8003698:	00ca      	lsls	r2, r1, #3
 800369a:	4610      	mov	r0, r2
 800369c:	4619      	mov	r1, r3
 800369e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036a0:	2200      	movs	r2, #0
 80036a2:	613b      	str	r3, [r7, #16]
 80036a4:	617a      	str	r2, [r7, #20]
 80036a6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80036aa:	f7fc fde1 	bl	8000270 <__aeabi_ldivmod>
 80036ae:	4602      	mov	r2, r0
 80036b0:	460b      	mov	r3, r1
 80036b2:	4613      	mov	r3, r2
 80036b4:	66fb      	str	r3, [r7, #108]	@ 0x6c
        uint32_t cmd_abs = motion_auto_abs_i32(delta_cmd_pm);
 80036b6:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 80036b8:	f7ff feca 	bl	8003450 <motion_auto_abs_i32>
 80036bc:	6378      	str	r0, [r7, #52]	@ 0x34
        uint32_t act_abs = motion_auto_abs_i32(delta_act_pm);
 80036be:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80036c0:	f7ff fec6 	bl	8003450 <motion_auto_abs_i32>
 80036c4:	6338      	str	r0, [r7, #48]	@ 0x30
        uint8_t detected = (cmd_abs >= MOTION_AUTO_FRICTION_EFFECT_THRESHOLD_PM) ||
 80036c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036c8:	2b13      	cmp	r3, #19
 80036ca:	d802      	bhi.n	80036d2 <motion_auto_friction_maybe_report+0x21e>
 80036cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036ce:	2b13      	cmp	r3, #19
 80036d0:	d901      	bls.n	80036d6 <motion_auto_friction_maybe_report+0x222>
 80036d2:	2301      	movs	r3, #1
 80036d4:	e000      	b.n	80036d8 <motion_auto_friction_maybe_report+0x224>
 80036d6:	2300      	movs	r3, #0
 80036d8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                           (act_abs >= MOTION_AUTO_FRICTION_EFFECT_THRESHOLD_PM);
        effect = detected ? "EFFECT" : "NO_EFFECT";
 80036dc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d001      	beq.n	80036e8 <motion_auto_friction_maybe_report+0x234>
 80036e4:	4b1d      	ldr	r3, [pc, #116]	@ (800375c <motion_auto_friction_maybe_report+0x2a8>)
 80036e6:	e000      	b.n	80036ea <motion_auto_friction_maybe_report+0x236>
 80036e8:	4b1d      	ldr	r3, [pc, #116]	@ (8003760 <motion_auto_friction_maybe_report+0x2ac>)
 80036ea:	677b      	str	r3, [r7, #116]	@ 0x74

    printf("[AUTO-FRIC] toggle_seg=%u samples(before=%lu,after=%lu) "
           "base_avg(before=%lu,after=%lu) cmd_avg(before=%lu,after=%lu) "
           "act_avg(before=%lu,after=%lu) delta_cmd=%ld delta_act=%ld "
           "delta_cmd_pm=%ld delta_act_pm=%ld result=%s\r\n",
           (unsigned)test->toggle_segment_index,
 80036ec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80036ee:	891b      	ldrh	r3, [r3, #8]
    printf("[AUTO-FRIC] toggle_seg=%u samples(before=%lu,after=%lu) "
 80036f0:	4619      	mov	r1, r3
 80036f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80036f4:	930a      	str	r3, [sp, #40]	@ 0x28
 80036f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80036f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80036fa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80036fc:	9308      	str	r3, [sp, #32]
 80036fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003700:	9307      	str	r3, [sp, #28]
 8003702:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003704:	9306      	str	r3, [sp, #24]
 8003706:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003708:	9305      	str	r3, [sp, #20]
 800370a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800370c:	9304      	str	r3, [sp, #16]
 800370e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003710:	9303      	str	r3, [sp, #12]
 8003712:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003714:	9302      	str	r3, [sp, #8]
 8003716:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003718:	9301      	str	r3, [sp, #4]
 800371a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800371c:	9300      	str	r3, [sp, #0]
 800371e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003720:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003722:	4810      	ldr	r0, [pc, #64]	@ (8003764 <motion_auto_friction_maybe_report+0x2b0>)
 8003724:	f00d faac 	bl	8010c80 <iprintf>
           (unsigned long)avg_act_before,  (unsigned long)avg_act_after,
           (long)delta_cmd, (long)delta_act,
           (long)delta_cmd_pm, (long)delta_act_pm,
           effect);

    motion_auto_friction_finalize();
 8003728:	f7ff fea0 	bl	800346c <motion_auto_friction_finalize>
 800372c:	e008      	b.n	8003740 <motion_auto_friction_maybe_report+0x28c>
    if (!test->armed) return;
 800372e:	bf00      	nop
 8003730:	e006      	b.n	8003740 <motion_auto_friction_maybe_report+0x28c>
    if (test->result_reported) return;
 8003732:	bf00      	nop
 8003734:	e004      	b.n	8003740 <motion_auto_friction_maybe_report+0x28c>
    if (!test->collecting) return;
 8003736:	bf00      	nop
 8003738:	e002      	b.n	8003740 <motion_auto_friction_maybe_report+0x28c>
    if (g_status.state == MOTION_RUNNING || g_has_active_segment) return;
 800373a:	bf00      	nop
 800373c:	e000      	b.n	8003740 <motion_auto_friction_maybe_report+0x28c>
    if (g_queue_count != 0u) return;
 800373e:	bf00      	nop
}
 8003740:	3778      	adds	r7, #120	@ 0x78
 8003742:	46bd      	mov	sp, r7
 8003744:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003748:	20000010 	.word	0x20000010
 800374c:	20000124 	.word	0x20000124
 8003750:	200001bc 	.word	0x200001bc
 8003754:	20002dc2 	.word	0x20002dc2
 8003758:	08012038 	.word	0x08012038
 800375c:	08012048 	.word	0x08012048
 8003760:	08012050 	.word	0x08012050
 8003764:	0801205c 	.word	0x0801205c

08003768 <motion_auto_friction_make_segment_template>:

static move_queue_add_req_t motion_auto_friction_make_segment_template(void) {
 8003768:	b5b0      	push	{r4, r5, r7, lr}
 800376a:	b08e      	sub	sp, #56	@ 0x38
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
    move_queue_add_req_t seg = move_queue_add_req_make_default();
 8003770:	f107 030c 	add.w	r3, r7, #12
 8003774:	4618      	mov	r0, r3
 8003776:	f7fd fad3 	bl	8000d20 <move_queue_add_req_make_default>
    seg.dirMask = MOTION_AUTO_FRICTION_SEG_DIRMASK;
 800377a:	2307      	movs	r3, #7
 800377c:	737b      	strb	r3, [r7, #13]
    seg.vx = MOTION_AUTO_FRICTION_SEG_VX;
 800377e:	230a      	movs	r3, #10
 8003780:	81fb      	strh	r3, [r7, #14]
    seg.vy = MOTION_AUTO_FRICTION_SEG_VY;
 8003782:	2308      	movs	r3, #8
 8003784:	82bb      	strh	r3, [r7, #20]
    seg.vz = MOTION_AUTO_FRICTION_SEG_VZ;
 8003786:	2306      	movs	r3, #6
 8003788:	83bb      	strh	r3, [r7, #28]
    seg.sx = MOTION_AUTO_FRICTION_SEG_SX;
 800378a:	f44f 6316 	mov.w	r3, #2400	@ 0x960
 800378e:	613b      	str	r3, [r7, #16]
    seg.sy = MOTION_AUTO_FRICTION_SEG_SY;
 8003790:	f44f 6316 	mov.w	r3, #2400	@ 0x960
 8003794:	61bb      	str	r3, [r7, #24]
    seg.sz = MOTION_AUTO_FRICTION_SEG_SZ;
 8003796:	f44f 6316 	mov.w	r3, #2400	@ 0x960
 800379a:	623b      	str	r3, [r7, #32]
    return seg;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	461d      	mov	r5, r3
 80037a0:	f107 040c 	add.w	r4, r7, #12
 80037a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80037a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80037a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80037aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80037ac:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80037b0:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 80037b4:	6878      	ldr	r0, [r7, #4]
 80037b6:	3738      	adds	r7, #56	@ 0x38
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bdb0      	pop	{r4, r5, r7, pc}

080037bc <motion_auto_friction_enqueue_segments_locked>:

static proto_result_t motion_auto_friction_enqueue_segments_locked(uint8_t revolutions) {
 80037bc:	b580      	push	{r7, lr}
 80037be:	b08e      	sub	sp, #56	@ 0x38
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	4603      	mov	r3, r0
 80037c4:	71fb      	strb	r3, [r7, #7]
    if (revolutions == 0u) return PROTO_ERR_ARG;
 80037c6:	79fb      	ldrb	r3, [r7, #7]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d102      	bne.n	80037d2 <motion_auto_friction_enqueue_segments_locked+0x16>
 80037cc:	f04f 33ff 	mov.w	r3, #4294967295
 80037d0:	e027      	b.n	8003822 <motion_auto_friction_enqueue_segments_locked+0x66>
    move_queue_add_req_t seg = motion_auto_friction_make_segment_template();
 80037d2:	f107 0308 	add.w	r3, r7, #8
 80037d6:	4618      	mov	r0, r3
 80037d8:	f7ff ffc6 	bl	8003768 <motion_auto_friction_make_segment_template>
    for (uint8_t i = 0; i < revolutions; ++i) {
 80037dc:	2300      	movs	r3, #0
 80037de:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80037e2:	e018      	b.n	8003816 <motion_auto_friction_enqueue_segments_locked+0x5a>
        seg.frameId = (uint8_t)(MOTION_AUTO_FRICTION_FRAME_BASE + i);
 80037e4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80037e8:	3b40      	subs	r3, #64	@ 0x40
 80037ea:	b2db      	uxtb	r3, r3
 80037ec:	723b      	strb	r3, [r7, #8]
        proto_result_t st = motion_queue_push_locked(&seg);
 80037ee:	f107 0308 	add.w	r3, r7, #8
 80037f2:	4618      	mov	r0, r3
 80037f4:	f000 fc1a 	bl	800402c <motion_queue_push_locked>
 80037f8:	4603      	mov	r3, r0
 80037fa:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
        if (st != PROTO_OK) {
 80037fe:	f997 3036 	ldrsb.w	r3, [r7, #54]	@ 0x36
 8003802:	2b00      	cmp	r3, #0
 8003804:	d002      	beq.n	800380c <motion_auto_friction_enqueue_segments_locked+0x50>
            return st;
 8003806:	f997 3036 	ldrsb.w	r3, [r7, #54]	@ 0x36
 800380a:	e00a      	b.n	8003822 <motion_auto_friction_enqueue_segments_locked+0x66>
    for (uint8_t i = 0; i < revolutions; ++i) {
 800380c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003810:	3301      	adds	r3, #1
 8003812:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8003816:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800381a:	79fb      	ldrb	r3, [r7, #7]
 800381c:	429a      	cmp	r2, r3
 800381e:	d3e1      	bcc.n	80037e4 <motion_auto_friction_enqueue_segments_locked+0x28>
        }
    }
    return PROTO_OK;
 8003820:	2300      	movs	r3, #0
}
 8003822:	4618      	mov	r0, r3
 8003824:	3738      	adds	r7, #56	@ 0x38
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}
	...

0800382c <motion_select_master_axis_progress>:
/* =======================
 *  Seleção de Mestre (modo progress)
 * ======================= */
#if MOTION_PROGRESS_MODE
static inline int8_t motion_select_master_axis_progress(void)
{
 800382c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003830:	b092      	sub	sp, #72	@ 0x48
 8003832:	af00      	add	r7, sp, #0
    int8_t master = -1;
 8003834:	23ff      	movs	r3, #255	@ 0xff
 8003836:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint32_t m_num = 0u, m_den = 1u;
 800383a:	2300      	movs	r3, #0
 800383c:	643b      	str	r3, [r7, #64]	@ 0x40
 800383e:	2301      	movs	r3, #1
 8003840:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* 1) Preferir o menor progresso ENTRE eixos que ainda têm trabalho (ativo+fila)
          e que participam do segmento atual (total_steps>0). */
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003842:	2300      	movs	r3, #0
 8003844:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8003848:	e075      	b.n	8003936 <motion_select_master_axis_progress+0x10a>
        /* total restante (ativo + fila) em O(1) */
        const motion_axis_state_t *ax = &g_axis_state[axis];
 800384a:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800384e:	4613      	mov	r3, r2
 8003850:	005b      	lsls	r3, r3, #1
 8003852:	4413      	add	r3, r2
 8003854:	011b      	lsls	r3, r3, #4
 8003856:	4a5c      	ldr	r2, [pc, #368]	@ (80039c8 <motion_select_master_axis_progress+0x19c>)
 8003858:	4413      	add	r3, r2
 800385a:	623b      	str	r3, [r7, #32]
        uint32_t active = (ax->total_steps > ax->emitted_steps)
 800385c:	6a3b      	ldr	r3, [r7, #32]
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	6a3b      	ldr	r3, [r7, #32]
 8003862:	689b      	ldr	r3, [r3, #8]
                          ? (ax->total_steps - ax->emitted_steps) : 0u;
 8003864:	429a      	cmp	r2, r3
 8003866:	d905      	bls.n	8003874 <motion_select_master_axis_progress+0x48>
 8003868:	6a3b      	ldr	r3, [r7, #32]
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	6a3b      	ldr	r3, [r7, #32]
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	1ad3      	subs	r3, r2, r3
 8003872:	e000      	b.n	8003876 <motion_select_master_axis_progress+0x4a>
 8003874:	2300      	movs	r3, #0
        uint32_t active = (ax->total_steps > ax->emitted_steps)
 8003876:	61fb      	str	r3, [r7, #28]
        uint32_t rem_total = active + g_queue_rem_steps[axis];
 8003878:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800387c:	4a53      	ldr	r2, [pc, #332]	@ (80039cc <motion_select_master_axis_progress+0x1a0>)
 800387e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003882:	69fa      	ldr	r2, [r7, #28]
 8003884:	4413      	add	r3, r2
 8003886:	61bb      	str	r3, [r7, #24]
        if (rem_total == 0u) continue; /* não escolher quem já acabou de vez */
 8003888:	69bb      	ldr	r3, [r7, #24]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d04b      	beq.n	8003926 <motion_select_master_axis_progress+0xfa>
        if (ax->total_steps == 0u) continue; /* não participa do segmento atual */
 800388e:	6a3b      	ldr	r3, [r7, #32]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d049      	beq.n	800392a <motion_select_master_axis_progress+0xfe>

        uint32_t num = ax->emitted_steps; /* progresso acumulado */
 8003896:	6a3b      	ldr	r3, [r7, #32]
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	617b      	str	r3, [r7, #20]
        uint32_t den = ax->total_steps;   /* tamanho do segmento */
 800389c:	6a3b      	ldr	r3, [r7, #32]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	613b      	str	r3, [r7, #16]
        if (master < 0) { master = (int8_t)axis; m_num = num; m_den = den; }
 80038a2:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	da08      	bge.n	80038bc <motion_select_master_axis_progress+0x90>
 80038aa:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80038ae:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	643b      	str	r3, [r7, #64]	@ 0x40
 80038b6:	693b      	ldr	r3, [r7, #16]
 80038b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80038ba:	e037      	b.n	800392c <motion_select_master_axis_progress+0x100>
        else if ((uint64_t)num * (uint64_t)m_den < (uint64_t)m_num * (uint64_t)den) {
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	2200      	movs	r2, #0
 80038c0:	4698      	mov	r8, r3
 80038c2:	4691      	mov	r9, r2
 80038c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80038c6:	2200      	movs	r2, #0
 80038c8:	469a      	mov	sl, r3
 80038ca:	4693      	mov	fp, r2
 80038cc:	fb0a f209 	mul.w	r2, sl, r9
 80038d0:	fb08 f30b 	mul.w	r3, r8, fp
 80038d4:	4413      	add	r3, r2
 80038d6:	fba8 010a 	umull	r0, r1, r8, sl
 80038da:	440b      	add	r3, r1
 80038dc:	4619      	mov	r1, r3
 80038de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038e0:	2200      	movs	r2, #0
 80038e2:	60bb      	str	r3, [r7, #8]
 80038e4:	60fa      	str	r2, [r7, #12]
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	2200      	movs	r2, #0
 80038ea:	603b      	str	r3, [r7, #0]
 80038ec:	607a      	str	r2, [r7, #4]
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	683a      	ldr	r2, [r7, #0]
 80038f2:	fb02 f203 	mul.w	r2, r2, r3
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	68be      	ldr	r6, [r7, #8]
 80038fa:	fb06 f303 	mul.w	r3, r6, r3
 80038fe:	4413      	add	r3, r2
 8003900:	68ba      	ldr	r2, [r7, #8]
 8003902:	683e      	ldr	r6, [r7, #0]
 8003904:	fba2 4506 	umull	r4, r5, r2, r6
 8003908:	442b      	add	r3, r5
 800390a:	461d      	mov	r5, r3
 800390c:	42a0      	cmp	r0, r4
 800390e:	eb71 0305 	sbcs.w	r3, r1, r5
 8003912:	d20b      	bcs.n	800392c <motion_select_master_axis_progress+0x100>
            master = (int8_t)axis; m_num = num; m_den = den;
 8003914:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8003918:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800391c:	697b      	ldr	r3, [r7, #20]
 800391e:	643b      	str	r3, [r7, #64]	@ 0x40
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003924:	e002      	b.n	800392c <motion_select_master_axis_progress+0x100>
        if (rem_total == 0u) continue; /* não escolher quem já acabou de vez */
 8003926:	bf00      	nop
 8003928:	e000      	b.n	800392c <motion_select_master_axis_progress+0x100>
        if (ax->total_steps == 0u) continue; /* não participa do segmento atual */
 800392a:	bf00      	nop
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800392c:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8003930:	3301      	adds	r3, #1
 8003932:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8003936:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800393a:	2b02      	cmp	r3, #2
 800393c:	d985      	bls.n	800384a <motion_select_master_axis_progress+0x1e>
        }
    }

    /* 2) Fallback: se ninguém do segmento atual tem rem_total>0, escolha
          o eixo com MAIOR rem_total geral (apontando para o próximo da fila). */
    if (master < 0) {
 800393e:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8003942:	2b00      	cmp	r3, #0
 8003944:	da37      	bge.n	80039b6 <motion_select_master_axis_progress+0x18a>
        uint32_t best_rem = 0u;
 8003946:	2300      	movs	r3, #0
 8003948:	637b      	str	r3, [r7, #52]	@ 0x34
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800394a:	2300      	movs	r3, #0
 800394c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8003950:	e02d      	b.n	80039ae <motion_select_master_axis_progress+0x182>
            const motion_axis_state_t *ax = &g_axis_state[axis];
 8003952:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8003956:	4613      	mov	r3, r2
 8003958:	005b      	lsls	r3, r3, #1
 800395a:	4413      	add	r3, r2
 800395c:	011b      	lsls	r3, r3, #4
 800395e:	4a1a      	ldr	r2, [pc, #104]	@ (80039c8 <motion_select_master_axis_progress+0x19c>)
 8003960:	4413      	add	r3, r2
 8003962:	62fb      	str	r3, [r7, #44]	@ 0x2c
            uint32_t active = (ax->total_steps > ax->emitted_steps)
 8003964:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003966:	681a      	ldr	r2, [r3, #0]
 8003968:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800396a:	689b      	ldr	r3, [r3, #8]
                              ? (ax->total_steps - ax->emitted_steps) : 0u;
 800396c:	429a      	cmp	r2, r3
 800396e:	d905      	bls.n	800397c <motion_select_master_axis_progress+0x150>
 8003970:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003972:	681a      	ldr	r2, [r3, #0]
 8003974:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	1ad3      	subs	r3, r2, r3
 800397a:	e000      	b.n	800397e <motion_select_master_axis_progress+0x152>
 800397c:	2300      	movs	r3, #0
            uint32_t active = (ax->total_steps > ax->emitted_steps)
 800397e:	62bb      	str	r3, [r7, #40]	@ 0x28
            uint32_t rem_total = active + g_queue_rem_steps[axis];
 8003980:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003984:	4a11      	ldr	r2, [pc, #68]	@ (80039cc <motion_select_master_axis_progress+0x1a0>)
 8003986:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800398a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800398c:	4413      	add	r3, r2
 800398e:	627b      	str	r3, [r7, #36]	@ 0x24
            if (rem_total > best_rem) { best_rem = rem_total; master = (int8_t)axis; }
 8003990:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003992:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003994:	429a      	cmp	r2, r3
 8003996:	d905      	bls.n	80039a4 <motion_select_master_axis_progress+0x178>
 8003998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800399a:	637b      	str	r3, [r7, #52]	@ 0x34
 800399c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80039a0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80039a4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80039a8:	3301      	adds	r3, #1
 80039aa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80039ae:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80039b2:	2b02      	cmp	r3, #2
 80039b4:	d9cd      	bls.n	8003952 <motion_select_master_axis_progress+0x126>
        }
    }

    return master;
 80039b6:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	3748      	adds	r7, #72	@ 0x48
 80039be:	46bd      	mov	sp, r7
 80039c0:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80039c4:	4770      	bx	lr
 80039c6:	bf00      	nop
 80039c8:	2000012c 	.word	0x2000012c
 80039cc:	20002dc8 	.word	0x20002dc8

080039d0 <motion_total_for_axis>:
#endif /* MOTION_PROGRESS_MODE */
/* =======================
 *  Helpers de acesso por eixo
 * ======================= */
static inline uint32_t motion_total_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 80039d0:	b480      	push	{r7}
 80039d2:	b083      	sub	sp, #12
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
 80039d8:	460b      	mov	r3, r1
 80039da:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 80039dc:	78fb      	ldrb	r3, [r7, #3]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d002      	beq.n	80039e8 <motion_total_for_axis+0x18>
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	d003      	beq.n	80039ee <motion_total_for_axis+0x1e>
 80039e6:	e005      	b.n	80039f4 <motion_total_for_axis+0x24>
        case AXIS_X: return req->sx;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	e004      	b.n	80039f8 <motion_total_for_axis+0x28>
        case AXIS_Y: return req->sy;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	68db      	ldr	r3, [r3, #12]
 80039f2:	e001      	b.n	80039f8 <motion_total_for_axis+0x28>
        case AXIS_Z:
        default:     return req->sz;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	695b      	ldr	r3, [r3, #20]
    }
}
 80039f8:	4618      	mov	r0, r3
 80039fa:	370c      	adds	r7, #12
 80039fc:	46bd      	mov	sp, r7
 80039fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a02:	4770      	bx	lr

08003a04 <motion_velocity_for_axis>:

static inline uint16_t motion_velocity_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8003a04:	b480      	push	{r7}
 8003a06:	b083      	sub	sp, #12
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
 8003a0c:	460b      	mov	r3, r1
 8003a0e:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8003a10:	78fb      	ldrb	r3, [r7, #3]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d002      	beq.n	8003a1c <motion_velocity_for_axis+0x18>
 8003a16:	2b01      	cmp	r3, #1
 8003a18:	d003      	beq.n	8003a22 <motion_velocity_for_axis+0x1e>
 8003a1a:	e005      	b.n	8003a28 <motion_velocity_for_axis+0x24>
        case AXIS_X: return req->vx;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	885b      	ldrh	r3, [r3, #2]
 8003a20:	e004      	b.n	8003a2c <motion_velocity_for_axis+0x28>
        case AXIS_Y: return req->vy;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	891b      	ldrh	r3, [r3, #8]
 8003a26:	e001      	b.n	8003a2c <motion_velocity_for_axis+0x28>
        case AXIS_Z:
        default:     return req->vz;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	8a1b      	ldrh	r3, [r3, #16]
    }
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	370c      	adds	r7, #12
 8003a30:	46bd      	mov	sp, r7
 8003a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a36:	4770      	bx	lr

08003a38 <motion_kp_for_axis>:

static inline uint16_t motion_kp_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8003a38:	b480      	push	{r7}
 8003a3a:	b083      	sub	sp, #12
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
 8003a40:	460b      	mov	r3, r1
 8003a42:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8003a44:	78fb      	ldrb	r3, [r7, #3]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d002      	beq.n	8003a50 <motion_kp_for_axis+0x18>
 8003a4a:	2b01      	cmp	r3, #1
 8003a4c:	d003      	beq.n	8003a56 <motion_kp_for_axis+0x1e>
 8003a4e:	e005      	b.n	8003a5c <motion_kp_for_axis+0x24>
        case AXIS_X: return req->kp_x;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	8b1b      	ldrh	r3, [r3, #24]
 8003a54:	e004      	b.n	8003a60 <motion_kp_for_axis+0x28>
        case AXIS_Y: return req->kp_y;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	8bdb      	ldrh	r3, [r3, #30]
 8003a5a:	e001      	b.n	8003a60 <motion_kp_for_axis+0x28>
        case AXIS_Z:
        default:     return req->kp_z;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
    }
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	370c      	adds	r7, #12
 8003a64:	46bd      	mov	sp, r7
 8003a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6a:	4770      	bx	lr

08003a6c <motion_ki_for_axis>:

static inline uint16_t motion_ki_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8003a6c:	b480      	push	{r7}
 8003a6e:	b083      	sub	sp, #12
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
 8003a74:	460b      	mov	r3, r1
 8003a76:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8003a78:	78fb      	ldrb	r3, [r7, #3]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d002      	beq.n	8003a84 <motion_ki_for_axis+0x18>
 8003a7e:	2b01      	cmp	r3, #1
 8003a80:	d003      	beq.n	8003a8a <motion_ki_for_axis+0x1e>
 8003a82:	e005      	b.n	8003a90 <motion_ki_for_axis+0x24>
        case AXIS_X: return req->ki_x;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	8b5b      	ldrh	r3, [r3, #26]
 8003a88:	e004      	b.n	8003a94 <motion_ki_for_axis+0x28>
        case AXIS_Y: return req->ki_y;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	8c1b      	ldrh	r3, [r3, #32]
 8003a8e:	e001      	b.n	8003a94 <motion_ki_for_axis+0x28>
        case AXIS_Z:
        default:     return req->ki_z;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
    }
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	370c      	adds	r7, #12
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9e:	4770      	bx	lr

08003aa0 <motion_kd_for_axis>:

static inline uint16_t motion_kd_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8003aa0:	b480      	push	{r7}
 8003aa2:	b083      	sub	sp, #12
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
 8003aa8:	460b      	mov	r3, r1
 8003aaa:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8003aac:	78fb      	ldrb	r3, [r7, #3]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d002      	beq.n	8003ab8 <motion_kd_for_axis+0x18>
 8003ab2:	2b01      	cmp	r3, #1
 8003ab4:	d003      	beq.n	8003abe <motion_kd_for_axis+0x1e>
 8003ab6:	e005      	b.n	8003ac4 <motion_kd_for_axis+0x24>
        case AXIS_X: return req->kd_x;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	8b9b      	ldrh	r3, [r3, #28]
 8003abc:	e004      	b.n	8003ac8 <motion_kd_for_axis+0x28>
        case AXIS_Y: return req->kd_y;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8003ac2:	e001      	b.n	8003ac8 <motion_kd_for_axis+0x28>
        case AXIS_Z:
        default:     return req->kd_z;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    }
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	370c      	adds	r7, #12
 8003acc:	46bd      	mov	sp, r7
 8003ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad2:	4770      	bx	lr

08003ad4 <motion_clamp_error>:

static inline int8_t motion_clamp_error(int32_t value) {
 8003ad4:	b480      	push	{r7}
 8003ad6:	b083      	sub	sp, #12
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
    if (value > 127)  return 127;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2b7f      	cmp	r3, #127	@ 0x7f
 8003ae0:	dd01      	ble.n	8003ae6 <motion_clamp_error+0x12>
 8003ae2:	237f      	movs	r3, #127	@ 0x7f
 8003ae4:	e008      	b.n	8003af8 <motion_clamp_error+0x24>
    if (value < -128) return -128;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 8003aec:	da02      	bge.n	8003af4 <motion_clamp_error+0x20>
 8003aee:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
 8003af2:	e001      	b.n	8003af8 <motion_clamp_error+0x24>
    return (int8_t)value;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	b25b      	sxtb	r3, r3
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	370c      	adds	r7, #12
 8003afc:	46bd      	mov	sp, r7
 8003afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b02:	4770      	bx	lr

08003b04 <motion_apply_friction>:

#if MOTION_FRICTION_ENABLE
static inline uint32_t motion_apply_friction(uint8_t axis, uint32_t v_cmd_sps)
{
 8003b04:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003b08:	b088      	sub	sp, #32
 8003b0a:	af00      	add	r7, sp, #0
 8003b0c:	6039      	str	r1, [r7, #0]
 8003b0e:	4601      	mov	r1, r0
 8003b10:	71f9      	strb	r1, [r7, #7]
    uint32_t v = v_cmd_sps;
 8003b12:	6839      	ldr	r1, [r7, #0]
 8003b14:	61f9      	str	r1, [r7, #28]
    if (v == 0u) return 0u;
 8003b16:	69f9      	ldr	r1, [r7, #28]
 8003b18:	2900      	cmp	r1, #0
 8003b1a:	d101      	bne.n	8003b20 <motion_apply_friction+0x1c>
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	e050      	b.n	8003bc2 <motion_apply_friction+0xbe>
    if (axis >= MOTION_AXIS_COUNT) return v;
 8003b20:	79f9      	ldrb	r1, [r7, #7]
 8003b22:	2902      	cmp	r1, #2
 8003b24:	d901      	bls.n	8003b2a <motion_apply_friction+0x26>
 8003b26:	69fb      	ldr	r3, [r7, #28]
 8003b28:	e04b      	b.n	8003bc2 <motion_apply_friction+0xbe>
    if (!g_axis_friction_enabled[axis]) return v;
 8003b2a:	79f9      	ldrb	r1, [r7, #7]
 8003b2c:	4827      	ldr	r0, [pc, #156]	@ (8003bcc <motion_apply_friction+0xc8>)
 8003b2e:	5c41      	ldrb	r1, [r0, r1]
 8003b30:	b2c9      	uxtb	r1, r1
 8003b32:	2900      	cmp	r1, #0
 8003b34:	d101      	bne.n	8003b3a <motion_apply_friction+0x36>
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	e043      	b.n	8003bc2 <motion_apply_friction+0xbe>

    uint32_t C    = g_axis_friction_C_sps[axis];
 8003b3a:	79f9      	ldrb	r1, [r7, #7]
 8003b3c:	4824      	ldr	r0, [pc, #144]	@ (8003bd0 <motion_apply_friction+0xcc>)
 8003b3e:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
 8003b42:	61b9      	str	r1, [r7, #24]
    uint16_t B_pm = g_axis_friction_B_pm[axis];
 8003b44:	79f9      	ldrb	r1, [r7, #7]
 8003b46:	4823      	ldr	r0, [pc, #140]	@ (8003bd4 <motion_apply_friction+0xd0>)
 8003b48:	f830 1011 	ldrh.w	r1, [r0, r1, lsl #1]
 8003b4c:	82f9      	strh	r1, [r7, #22]

    /* Região de atrito estático: se v <= C, motor não "anda" */
    if (v <= C) {
 8003b4e:	69f8      	ldr	r0, [r7, #28]
 8003b50:	69b9      	ldr	r1, [r7, #24]
 8003b52:	4288      	cmp	r0, r1
 8003b54:	d801      	bhi.n	8003b5a <motion_apply_friction+0x56>
        return 0u;
 8003b56:	2300      	movs	r3, #0
 8003b58:	e033      	b.n	8003bc2 <motion_apply_friction+0xbe>
    }

    /* Tira o offset C (Coulomb) */
    uint32_t v_after_c = v - C;
 8003b5a:	69f8      	ldr	r0, [r7, #28]
 8003b5c:	69b9      	ldr	r1, [r7, #24]
 8003b5e:	1a41      	subs	r1, r0, r1
 8003b60:	6139      	str	r1, [r7, #16]

    /* Atrito viscoso proporcional à velocidade: B% de v_cmd */
    uint32_t visc = (uint32_t)(((uint64_t)v * (uint64_t)B_pm) / 1000u);
 8003b62:	69f9      	ldr	r1, [r7, #28]
 8003b64:	2000      	movs	r0, #0
 8003b66:	4688      	mov	r8, r1
 8003b68:	4681      	mov	r9, r0
 8003b6a:	8af9      	ldrh	r1, [r7, #22]
 8003b6c:	2000      	movs	r0, #0
 8003b6e:	460a      	mov	r2, r1
 8003b70:	4603      	mov	r3, r0
 8003b72:	fb02 f009 	mul.w	r0, r2, r9
 8003b76:	fb08 f103 	mul.w	r1, r8, r3
 8003b7a:	4401      	add	r1, r0
 8003b7c:	fba8 4502 	umull	r4, r5, r8, r2
 8003b80:	194b      	adds	r3, r1, r5
 8003b82:	461d      	mov	r5, r3
 8003b84:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003b88:	f04f 0300 	mov.w	r3, #0
 8003b8c:	4620      	mov	r0, r4
 8003b8e:	4629      	mov	r1, r5
 8003b90:	f7fc fbbe 	bl	8000310 <__aeabi_uldivmod>
 8003b94:	4602      	mov	r2, r0
 8003b96:	460b      	mov	r3, r1
 8003b98:	4613      	mov	r3, r2
 8003b9a:	60fb      	str	r3, [r7, #12]

    if (visc >= v_after_c) {
 8003b9c:	68fa      	ldr	r2, [r7, #12]
 8003b9e:	693b      	ldr	r3, [r7, #16]
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	d301      	bcc.n	8003ba8 <motion_apply_friction+0xa4>
        return 0u;
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	e00c      	b.n	8003bc2 <motion_apply_friction+0xbe>
    }

    v = v_after_c - visc;
 8003ba8:	693a      	ldr	r2, [r7, #16]
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	1ad3      	subs	r3, r2, r3
 8003bae:	61fb      	str	r3, [r7, #28]

    if (v > MOTION_MAX_SPS) v = MOTION_MAX_SPS;
 8003bb0:	69fb      	ldr	r3, [r7, #28]
 8003bb2:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d902      	bls.n	8003bc0 <motion_apply_friction+0xbc>
 8003bba:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8003bbe:	61fb      	str	r3, [r7, #28]
    return v;
 8003bc0:	69fb      	ldr	r3, [r7, #28]
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	3720      	adds	r7, #32
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003bcc:	20002e30 	.word	0x20002e30
 8003bd0:	20002e34 	.word	0x20002e34
 8003bd4:	20002e40 	.word	0x20002e40

08003bd8 <motion_refresh_status_locked>:
}

/* =======================
 *  Status e fila
 * ======================= */
static void motion_refresh_status_locked(void) {
 8003bd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003bdc:	b0ab      	sub	sp, #172	@ 0xac
 8003bde:	af00      	add	r7, sp, #0
    /* depth reportado cabe em 8 bits; faz clamp para 255 */
    uint32_t depth32 = (uint32_t)g_queue_count + (uint32_t)(g_has_active_segment ? 1u : 0u);
 8003be0:	4bbd      	ldr	r3, [pc, #756]	@ (8003ed8 <motion_refresh_status_locked+0x300>)
 8003be2:	881b      	ldrh	r3, [r3, #0]
 8003be4:	461a      	mov	r2, r3
 8003be6:	4bbd      	ldr	r3, [pc, #756]	@ (8003edc <motion_refresh_status_locked+0x304>)
 8003be8:	781b      	ldrb	r3, [r3, #0]
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d001      	beq.n	8003bf4 <motion_refresh_status_locked+0x1c>
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	e000      	b.n	8003bf6 <motion_refresh_status_locked+0x1e>
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	4413      	add	r3, r2
 8003bf8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (depth32 > 255u) depth32 = 255u;
 8003bfc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003c00:	2bff      	cmp	r3, #255	@ 0xff
 8003c02:	d902      	bls.n	8003c0a <motion_refresh_status_locked+0x32>
 8003c04:	23ff      	movs	r3, #255	@ 0xff
 8003c06:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    g_status.queue_depth = (uint8_t)depth32;
 8003c0a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003c0e:	b2db      	uxtb	r3, r3
 8003c10:	4ab3      	ldr	r2, [pc, #716]	@ (8003ee0 <motion_refresh_status_locked+0x308>)
 8003c12:	7053      	strb	r3, [r2, #1]

    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003c14:	2300      	movs	r3, #0
 8003c16:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
 8003c1a:	e179      	b.n	8003f10 <motion_refresh_status_locked+0x338>
        const motion_axis_state_t *ax = &g_axis_state[axis];
 8003c1c:	f897 20a3 	ldrb.w	r2, [r7, #163]	@ 0xa3
 8003c20:	4613      	mov	r3, r2
 8003c22:	005b      	lsls	r3, r3, #1
 8003c24:	4413      	add	r3, r2
 8003c26:	011b      	lsls	r3, r3, #4
 8003c28:	4aae      	ldr	r2, [pc, #696]	@ (8003ee4 <motion_refresh_status_locked+0x30c>)
 8003c2a:	4413      	add	r3, r2
 8003c2c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        uint32_t total = ax->total_steps;
 8003c30:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
        uint32_t emitted = ax->emitted_steps;
 8003c3a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
        uint8_t pct = 0u;
 8003c44:	2300      	movs	r3, #0
 8003c46:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

        if (g_has_active_segment && total > 0u) {
 8003c4a:	4ba4      	ldr	r3, [pc, #656]	@ (8003edc <motion_refresh_status_locked+0x304>)
 8003c4c:	781b      	ldrb	r3, [r3, #0]
 8003c4e:	b2db      	uxtb	r3, r3
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d04c      	beq.n	8003cee <motion_refresh_status_locked+0x116>
 8003c54:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d048      	beq.n	8003cee <motion_refresh_status_locked+0x116>
            uint64_t scaled = (uint64_t)emitted * 100u;
 8003c5c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003c60:	2200      	movs	r2, #0
 8003c62:	663b      	str	r3, [r7, #96]	@ 0x60
 8003c64:	667a      	str	r2, [r7, #100]	@ 0x64
 8003c66:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8003c6a:	1891      	adds	r1, r2, r2
 8003c6c:	6239      	str	r1, [r7, #32]
 8003c6e:	415b      	adcs	r3, r3
 8003c70:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c72:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003c76:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8003c78:	eb12 0801 	adds.w	r8, r2, r1
 8003c7c:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8003c7e:	eb43 0901 	adc.w	r9, r3, r1
 8003c82:	f04f 0200 	mov.w	r2, #0
 8003c86:	f04f 0300 	mov.w	r3, #0
 8003c8a:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8003c8e:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8003c92:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8003c96:	eb18 0102 	adds.w	r1, r8, r2
 8003c9a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003c9c:	eb49 0303 	adc.w	r3, r9, r3
 8003ca0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ca2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ca4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 8003ca8:	4602      	mov	r2, r0
 8003caa:	189b      	adds	r3, r3, r2
 8003cac:	61bb      	str	r3, [r7, #24]
 8003cae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003cb0:	460a      	mov	r2, r1
 8003cb2:	4153      	adcs	r3, r2
 8003cb4:	61fb      	str	r3, [r7, #28]
 8003cb6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003cba:	e9c7 2320 	strd	r2, r3, [r7, #128]	@ 0x80
            pct = (uint8_t)(scaled / total);
 8003cbe:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	643b      	str	r3, [r7, #64]	@ 0x40
 8003cc6:	647a      	str	r2, [r7, #68]	@ 0x44
 8003cc8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003ccc:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003cd0:	f7fc fb1e 	bl	8000310 <__aeabi_uldivmod>
 8003cd4:	4602      	mov	r2, r0
 8003cd6:	460b      	mov	r3, r1
 8003cd8:	4613      	mov	r3, r2
 8003cda:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
            if (pct > 100u) pct = 100u;
 8003cde:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 8003ce2:	2b64      	cmp	r3, #100	@ 0x64
 8003ce4:	d95a      	bls.n	8003d9c <motion_refresh_status_locked+0x1c4>
 8003ce6:	2364      	movs	r3, #100	@ 0x64
 8003ce8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
        if (g_has_active_segment && total > 0u) {
 8003cec:	e056      	b.n	8003d9c <motion_refresh_status_locked+0x1c4>
        } else if (total == 0u && g_has_active_segment) {
 8003cee:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d108      	bne.n	8003d08 <motion_refresh_status_locked+0x130>
 8003cf6:	4b79      	ldr	r3, [pc, #484]	@ (8003edc <motion_refresh_status_locked+0x304>)
 8003cf8:	781b      	ldrb	r3, [r3, #0]
 8003cfa:	b2db      	uxtb	r3, r3
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d003      	beq.n	8003d08 <motion_refresh_status_locked+0x130>
            pct = 100u;
 8003d00:	2364      	movs	r3, #100	@ 0x64
 8003d02:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 8003d06:	e04a      	b.n	8003d9e <motion_refresh_status_locked+0x1c6>
        } else if (!g_has_active_segment && total > 0u) {
 8003d08:	4b74      	ldr	r3, [pc, #464]	@ (8003edc <motion_refresh_status_locked+0x304>)
 8003d0a:	781b      	ldrb	r3, [r3, #0]
 8003d0c:	b2db      	uxtb	r3, r3
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d145      	bne.n	8003d9e <motion_refresh_status_locked+0x1c6>
 8003d12:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d041      	beq.n	8003d9e <motion_refresh_status_locked+0x1c6>
            pct = (emitted >= total) ? 100u : (uint8_t)(((uint64_t)emitted * 100u) / total);
 8003d1a:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8003d1e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003d22:	429a      	cmp	r2, r3
 8003d24:	d236      	bcs.n	8003d94 <motion_refresh_status_locked+0x1bc>
 8003d26:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	469a      	mov	sl, r3
 8003d2e:	4693      	mov	fp, r2
 8003d30:	4652      	mov	r2, sl
 8003d32:	465b      	mov	r3, fp
 8003d34:	1891      	adds	r1, r2, r2
 8003d36:	6139      	str	r1, [r7, #16]
 8003d38:	415b      	adcs	r3, r3
 8003d3a:	617b      	str	r3, [r7, #20]
 8003d3c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003d40:	eb12 040a 	adds.w	r4, r2, sl
 8003d44:	eb43 050b 	adc.w	r5, r3, fp
 8003d48:	f04f 0200 	mov.w	r2, #0
 8003d4c:	f04f 0300 	mov.w	r3, #0
 8003d50:	016b      	lsls	r3, r5, #5
 8003d52:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8003d56:	0162      	lsls	r2, r4, #5
 8003d58:	18a1      	adds	r1, r4, r2
 8003d5a:	60b9      	str	r1, [r7, #8]
 8003d5c:	eb45 0303 	adc.w	r3, r5, r3
 8003d60:	60fb      	str	r3, [r7, #12]
 8003d62:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003d66:	460b      	mov	r3, r1
 8003d68:	eb13 030a 	adds.w	r3, r3, sl
 8003d6c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003d6e:	4613      	mov	r3, r2
 8003d70:	eb43 030b 	adc.w	r3, r3, fp
 8003d74:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d76:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d7e:	637a      	str	r2, [r7, #52]	@ 0x34
 8003d80:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8003d84:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8003d88:	f7fc fac2 	bl	8000310 <__aeabi_uldivmod>
 8003d8c:	4602      	mov	r2, r0
 8003d8e:	460b      	mov	r3, r1
 8003d90:	b2d3      	uxtb	r3, r2
 8003d92:	e000      	b.n	8003d96 <motion_refresh_status_locked+0x1be>
 8003d94:	2364      	movs	r3, #100	@ 0x64
 8003d96:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 8003d9a:	e000      	b.n	8003d9e <motion_refresh_status_locked+0x1c6>
        if (g_has_active_segment && total > 0u) {
 8003d9c:	bf00      	nop

        /* Erro em UNIDADES DE PASSOS (alinhado ao PI de posição)
         * desired_steps = passos emitidos no segmento (target_steps)
         * actual_steps  = encoder_rel convertido para passos DDA
         */
        int64_t enc_rel = g_encoder_position[axis] - g_encoder_origin[axis];
 8003d9e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003da2:	4a51      	ldr	r2, [pc, #324]	@ (8003ee8 <motion_refresh_status_locked+0x310>)
 8003da4:	00db      	lsls	r3, r3, #3
 8003da6:	4413      	add	r3, r2
 8003da8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003dac:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003db0:	4a4e      	ldr	r2, [pc, #312]	@ (8003eec <motion_refresh_status_locked+0x314>)
 8003db2:	00db      	lsls	r3, r3, #3
 8003db4:	4413      	add	r3, r2
 8003db6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dba:	1a86      	subs	r6, r0, r2
 8003dbc:	603e      	str	r6, [r7, #0]
 8003dbe:	eb61 0303 	sbc.w	r3, r1, r3
 8003dc2:	607b      	str	r3, [r7, #4]
 8003dc4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003dc8:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
        if (enc_rel > (int64_t)INT32_MAX) enc_rel = INT32_MAX;
 8003dcc:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8003dd0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8003dd4:	f173 0300 	sbcs.w	r3, r3, #0
 8003dd8:	db06      	blt.n	8003de8 <motion_refresh_status_locked+0x210>
 8003dda:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8003dde:	f04f 0300 	mov.w	r3, #0
 8003de2:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
 8003de6:	e00c      	b.n	8003e02 <motion_refresh_status_locked+0x22a>
        else if (enc_rel < (int64_t)INT32_MIN) enc_rel = INT32_MIN;
 8003de8:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8003dec:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8003df0:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8003df4:	da05      	bge.n	8003e02 <motion_refresh_status_locked+0x22a>
 8003df6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003dfa:	f04f 33ff 	mov.w	r3, #4294967295
 8003dfe:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
        int64_t num = enc_rel * (int64_t)dda_steps_per_rev_axis(axis);
 8003e02:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003e06:	4618      	mov	r0, r3
 8003e08:	f7ff f918 	bl	800303c <dda_steps_per_rev_axis>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	2200      	movs	r2, #0
 8003e10:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003e12:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003e14:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003e18:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	fb02 f203 	mul.w	r2, r2, r3
 8003e22:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003e26:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58
 8003e2a:	fb01 f303 	mul.w	r3, r1, r3
 8003e2e:	441a      	add	r2, r3
 8003e30:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003e34:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8003e36:	fba3 1301 	umull	r1, r3, r3, r1
 8003e3a:	657b      	str	r3, [r7, #84]	@ 0x54
 8003e3c:	460b      	mov	r3, r1
 8003e3e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003e40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e42:	18d3      	adds	r3, r2, r3
 8003e44:	657b      	str	r3, [r7, #84]	@ 0x54
 8003e46:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003e4a:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
 8003e4e:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
        int32_t actual_steps = (ENC_COUNTS_PER_REV[axis]
 8003e52:	f897 20a3 	ldrb.w	r2, [r7, #163]	@ 0xa3
 8003e56:	4b26      	ldr	r3, [pc, #152]	@ (8003ef0 <motion_refresh_status_locked+0x318>)
 8003e58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
                                ? (int32_t)(num / (int64_t)ENC_COUNTS_PER_REV[axis])
                                : 0);
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d011      	beq.n	8003e84 <motion_refresh_status_locked+0x2ac>
                                ? (int32_t)(num / (int64_t)ENC_COUNTS_PER_REV[axis])
 8003e60:	f897 20a3 	ldrb.w	r2, [r7, #163]	@ 0xa3
 8003e64:	4b22      	ldr	r3, [pc, #136]	@ (8003ef0 <motion_refresh_status_locked+0x318>)
 8003e66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003e6e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003e70:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003e74:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8003e78:	f7fc f9fa 	bl	8000270 <__aeabi_ldivmod>
 8003e7c:	4602      	mov	r2, r0
 8003e7e:	460b      	mov	r3, r1
                                : 0);
 8003e80:	4613      	mov	r3, r2
 8003e82:	e000      	b.n	8003e86 <motion_refresh_status_locked+0x2ae>
 8003e84:	2300      	movs	r3, #0
        int32_t actual_steps = (ENC_COUNTS_PER_REV[axis]
 8003e86:	677b      	str	r3, [r7, #116]	@ 0x74
        int32_t desired_steps = (int32_t)ax->target_steps;
 8003e88:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	673b      	str	r3, [r7, #112]	@ 0x70
        int32_t err = desired_steps - actual_steps;
 8003e90:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8003e92:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e94:	1ad3      	subs	r3, r2, r3
 8003e96:	66fb      	str	r3, [r7, #108]	@ 0x6c
        int8_t  err8 = motion_clamp_error(err);
 8003e98:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8003e9a:	f7ff fe1b 	bl	8003ad4 <motion_clamp_error>
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

        switch (axis) {
 8003ea4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d002      	beq.n	8003eb2 <motion_refresh_status_locked+0x2da>
 8003eac:	2b01      	cmp	r3, #1
 8003eae:	d009      	beq.n	8003ec4 <motion_refresh_status_locked+0x2ec>
 8003eb0:	e020      	b.n	8003ef4 <motion_refresh_status_locked+0x31c>
            case AXIS_X: g_status.pctX = pct; g_status.pidErrX = err8; break;
 8003eb2:	4a0b      	ldr	r2, [pc, #44]	@ (8003ee0 <motion_refresh_status_locked+0x308>)
 8003eb4:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 8003eb8:	7093      	strb	r3, [r2, #2]
 8003eba:	4a09      	ldr	r2, [pc, #36]	@ (8003ee0 <motion_refresh_status_locked+0x308>)
 8003ebc:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8003ec0:	7153      	strb	r3, [r2, #5]
 8003ec2:	e020      	b.n	8003f06 <motion_refresh_status_locked+0x32e>
            case AXIS_Y: g_status.pctY = pct; g_status.pidErrY = err8; break;
 8003ec4:	4a06      	ldr	r2, [pc, #24]	@ (8003ee0 <motion_refresh_status_locked+0x308>)
 8003ec6:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 8003eca:	70d3      	strb	r3, [r2, #3]
 8003ecc:	4a04      	ldr	r2, [pc, #16]	@ (8003ee0 <motion_refresh_status_locked+0x308>)
 8003ece:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8003ed2:	7193      	strb	r3, [r2, #6]
 8003ed4:	e017      	b.n	8003f06 <motion_refresh_status_locked+0x32e>
 8003ed6:	bf00      	nop
 8003ed8:	20002dc2 	.word	0x20002dc2
 8003edc:	200001bc 	.word	0x200001bc
 8003ee0:	20000124 	.word	0x20000124
 8003ee4:	2000012c 	.word	0x2000012c
 8003ee8:	20002dd8 	.word	0x20002dd8
 8003eec:	20002e00 	.word	0x20002e00
 8003ef0:	080126f4 	.word	0x080126f4
            case AXIS_Z:
            default:     g_status.pctZ = pct; g_status.pidErrZ = err8; break;
 8003ef4:	4a0c      	ldr	r2, [pc, #48]	@ (8003f28 <motion_refresh_status_locked+0x350>)
 8003ef6:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 8003efa:	7113      	strb	r3, [r2, #4]
 8003efc:	4a0a      	ldr	r2, [pc, #40]	@ (8003f28 <motion_refresh_status_locked+0x350>)
 8003efe:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8003f02:	71d3      	strb	r3, [r2, #7]
 8003f04:	bf00      	nop
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003f06:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003f0a:	3301      	adds	r3, #1
 8003f0c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
 8003f10:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003f14:	2b02      	cmp	r3, #2
 8003f16:	f67f ae81 	bls.w	8003c1c <motion_refresh_status_locked+0x44>
        }
    }
}
 8003f1a:	bf00      	nop
 8003f1c:	bf00      	nop
 8003f1e:	37ac      	adds	r7, #172	@ 0xac
 8003f20:	46bd      	mov	sp, r7
 8003f22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f26:	bf00      	nop
 8003f28:	20000124 	.word	0x20000124

08003f2c <motion_stop_all_axes_locked>:


static void motion_stop_all_axes_locked(void) {
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b082      	sub	sp, #8
 8003f30:	af00      	add	r7, sp, #0
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003f32:	2300      	movs	r3, #0
 8003f34:	71fb      	strb	r3, [r7, #7]
 8003f36:	e045      	b.n	8003fc4 <motion_stop_all_axes_locked+0x98>
        motion_hw_step_low(axis);
 8003f38:	79fb      	ldrb	r3, [r7, #7]
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	f7fe ff64 	bl	8002e08 <motion_hw_step_low>
        motion_hw_enable(axis, 0u);
 8003f40:	79fb      	ldrb	r3, [r7, #7]
 8003f42:	2100      	movs	r1, #0
 8003f44:	4618      	mov	r0, r3
 8003f46:	f7fe fefb 	bl	8002d40 <motion_hw_enable>

        motion_axis_state_t *ax = &g_axis_state[axis];
 8003f4a:	79fa      	ldrb	r2, [r7, #7]
 8003f4c:	4613      	mov	r3, r2
 8003f4e:	005b      	lsls	r3, r3, #1
 8003f50:	4413      	add	r3, r2
 8003f52:	011b      	lsls	r3, r3, #4
 8003f54:	4a1f      	ldr	r2, [pc, #124]	@ (8003fd4 <motion_stop_all_axes_locked+0xa8>)
 8003f56:	4413      	add	r3, r2
 8003f58:	603b      	str	r3, [r7, #0]
        ax->total_steps       = 0u;
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	601a      	str	r2, [r3, #0]
        ax->target_steps      = 0u;
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	2200      	movs	r2, #0
 8003f64:	605a      	str	r2, [r3, #4]
        ax->emitted_steps     = 0u;
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	609a      	str	r2, [r3, #8]

        ax->velocity_per_tick = 0u;
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	819a      	strh	r2, [r3, #12]
        ax->kp = 0u; ax->ki = 0u; ax->kd = 0u;
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	2200      	movs	r2, #0
 8003f76:	81da      	strh	r2, [r3, #14]
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	821a      	strh	r2, [r3, #16]
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	2200      	movs	r2, #0
 8003f82:	825a      	strh	r2, [r3, #18]

        /* limpa controle de pulso/guardas */
        ax->step_high         = 0u;
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	2200      	movs	r2, #0
 8003f88:	751a      	strb	r2, [r3, #20]
        ax->step_low          = 0u;
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	755a      	strb	r2, [r3, #21]
        ax->en_settle_ticks   = 0u;
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	2200      	movs	r2, #0
 8003f94:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
        ax->dir_settle_ticks  = 0u;
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

        /* limpa DDA/rampa */
        ax->dda_accum_q16     = 0u;
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	619a      	str	r2, [r3, #24]
        ax->dda_inc_q16       = 0u;
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	61da      	str	r2, [r3, #28]
        ax->v_target_sps      = 0u;
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	621a      	str	r2, [r3, #32]
        ax->v_actual_sps      = 0u;
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	625a      	str	r2, [r3, #36]	@ 0x24
        ax->accel_sps2        = 0u;
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	629a      	str	r2, [r3, #40]	@ 0x28
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003fbe:	79fb      	ldrb	r3, [r7, #7]
 8003fc0:	3301      	adds	r3, #1
 8003fc2:	71fb      	strb	r3, [r7, #7]
 8003fc4:	79fb      	ldrb	r3, [r7, #7]
 8003fc6:	2b02      	cmp	r3, #2
 8003fc8:	d9b6      	bls.n	8003f38 <motion_stop_all_axes_locked+0xc>
    }
}
 8003fca:	bf00      	nop
 8003fcc:	bf00      	nop
 8003fce:	3708      	adds	r7, #8
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bd80      	pop	{r7, pc}
 8003fd4:	2000012c 	.word	0x2000012c

08003fd8 <motion_queue_clear_locked>:


static void motion_queue_clear_locked(void) {
 8003fd8:	b480      	push	{r7}
 8003fda:	b083      	sub	sp, #12
 8003fdc:	af00      	add	r7, sp, #0
    g_queue_head = 0u;
 8003fde:	4b0f      	ldr	r3, [pc, #60]	@ (800401c <motion_queue_clear_locked+0x44>)
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	701a      	strb	r2, [r3, #0]
    g_queue_tail = 0u;
 8003fe4:	4b0e      	ldr	r3, [pc, #56]	@ (8004020 <motion_queue_clear_locked+0x48>)
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	701a      	strb	r2, [r3, #0]
    g_queue_count = 0u;
 8003fea:	4b0e      	ldr	r3, [pc, #56]	@ (8004024 <motion_queue_clear_locked+0x4c>)
 8003fec:	2200      	movs	r2, #0
 8003fee:	801a      	strh	r2, [r3, #0]
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) g_queue_rem_steps[a] = 0u;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	71fb      	strb	r3, [r7, #7]
 8003ff4:	e007      	b.n	8004006 <motion_queue_clear_locked+0x2e>
 8003ff6:	79fb      	ldrb	r3, [r7, #7]
 8003ff8:	4a0b      	ldr	r2, [pc, #44]	@ (8004028 <motion_queue_clear_locked+0x50>)
 8003ffa:	2100      	movs	r1, #0
 8003ffc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8004000:	79fb      	ldrb	r3, [r7, #7]
 8004002:	3301      	adds	r3, #1
 8004004:	71fb      	strb	r3, [r7, #7]
 8004006:	79fb      	ldrb	r3, [r7, #7]
 8004008:	2b02      	cmp	r3, #2
 800400a:	d9f4      	bls.n	8003ff6 <motion_queue_clear_locked+0x1e>
}
 800400c:	bf00      	nop
 800400e:	bf00      	nop
 8004010:	370c      	adds	r7, #12
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr
 800401a:	bf00      	nop
 800401c:	20002dc0 	.word	0x20002dc0
 8004020:	20002dc1 	.word	0x20002dc1
 8004024:	20002dc2 	.word	0x20002dc2
 8004028:	20002dc8 	.word	0x20002dc8

0800402c <motion_queue_push_locked>:

static proto_result_t motion_queue_push_locked(const move_queue_add_req_t *req) {
 800402c:	b5b0      	push	{r4, r5, r7, lr}
 800402e:	b084      	sub	sp, #16
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
    if (g_queue_count >= MOTION_QUEUE_CAPACITY)
 8004034:	4b22      	ldr	r3, [pc, #136]	@ (80040c0 <motion_queue_push_locked+0x94>)
 8004036:	881b      	ldrh	r3, [r3, #0]
 8004038:	2bff      	cmp	r3, #255	@ 0xff
 800403a:	d902      	bls.n	8004042 <motion_queue_push_locked+0x16>
        return PROTO_ERR_RANGE;
 800403c:	f06f 0303 	mvn.w	r3, #3
 8004040:	e039      	b.n	80040b6 <motion_queue_push_locked+0x8a>
    g_queue[g_queue_tail].req = *req;
 8004042:	4b20      	ldr	r3, [pc, #128]	@ (80040c4 <motion_queue_push_locked+0x98>)
 8004044:	781b      	ldrb	r3, [r3, #0]
 8004046:	4619      	mov	r1, r3
 8004048:	4a1f      	ldr	r2, [pc, #124]	@ (80040c8 <motion_queue_push_locked+0x9c>)
 800404a:	232c      	movs	r3, #44	@ 0x2c
 800404c:	fb01 f303 	mul.w	r3, r1, r3
 8004050:	441a      	add	r2, r3
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	4614      	mov	r4, r2
 8004056:	461d      	mov	r5, r3
 8004058:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800405a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800405c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800405e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004060:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004064:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    g_queue_tail = (uint8_t)((g_queue_tail + 1u) % MOTION_QUEUE_CAPACITY);
 8004068:	4b16      	ldr	r3, [pc, #88]	@ (80040c4 <motion_queue_push_locked+0x98>)
 800406a:	781b      	ldrb	r3, [r3, #0]
 800406c:	3301      	adds	r3, #1
 800406e:	b2da      	uxtb	r2, r3
 8004070:	4b14      	ldr	r3, [pc, #80]	@ (80040c4 <motion_queue_push_locked+0x98>)
 8004072:	701a      	strb	r2, [r3, #0]
    ++g_queue_count;
 8004074:	4b12      	ldr	r3, [pc, #72]	@ (80040c0 <motion_queue_push_locked+0x94>)
 8004076:	881b      	ldrh	r3, [r3, #0]
 8004078:	3301      	adds	r3, #1
 800407a:	b29a      	uxth	r2, r3
 800407c:	4b10      	ldr	r3, [pc, #64]	@ (80040c0 <motion_queue_push_locked+0x94>)
 800407e:	801a      	strh	r2, [r3, #0]
    /* Atualiza soma de passos restantes na FILA (por eixo) */
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8004080:	2300      	movs	r3, #0
 8004082:	73fb      	strb	r3, [r7, #15]
 8004084:	e011      	b.n	80040aa <motion_queue_push_locked+0x7e>
        g_queue_rem_steps[a] += motion_total_for_axis(req, a);
 8004086:	7bfb      	ldrb	r3, [r7, #15]
 8004088:	4619      	mov	r1, r3
 800408a:	6878      	ldr	r0, [r7, #4]
 800408c:	f7ff fca0 	bl	80039d0 <motion_total_for_axis>
 8004090:	4601      	mov	r1, r0
 8004092:	7bfb      	ldrb	r3, [r7, #15]
 8004094:	4a0d      	ldr	r2, [pc, #52]	@ (80040cc <motion_queue_push_locked+0xa0>)
 8004096:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800409a:	7bfb      	ldrb	r3, [r7, #15]
 800409c:	440a      	add	r2, r1
 800409e:	490b      	ldr	r1, [pc, #44]	@ (80040cc <motion_queue_push_locked+0xa0>)
 80040a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 80040a4:	7bfb      	ldrb	r3, [r7, #15]
 80040a6:	3301      	adds	r3, #1
 80040a8:	73fb      	strb	r3, [r7, #15]
 80040aa:	7bfb      	ldrb	r3, [r7, #15]
 80040ac:	2b02      	cmp	r3, #2
 80040ae:	d9ea      	bls.n	8004086 <motion_queue_push_locked+0x5a>
    }
    motion_refresh_status_locked();
 80040b0:	f7ff fd92 	bl	8003bd8 <motion_refresh_status_locked>
    return PROTO_OK;
 80040b4:	2300      	movs	r3, #0
}
 80040b6:	4618      	mov	r0, r3
 80040b8:	3710      	adds	r7, #16
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bdb0      	pop	{r4, r5, r7, pc}
 80040be:	bf00      	nop
 80040c0:	20002dc2 	.word	0x20002dc2
 80040c4:	20002dc1 	.word	0x20002dc1
 80040c8:	200001c0 	.word	0x200001c0
 80040cc:	20002dc8 	.word	0x20002dc8

080040d0 <motion_queue_pop_locked>:

static int motion_queue_pop_locked(move_queue_add_req_t *out) {
 80040d0:	b5b0      	push	{r4, r5, r7, lr}
 80040d2:	b090      	sub	sp, #64	@ 0x40
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
    if (g_queue_count == 0u) return 0;
 80040d8:	4b34      	ldr	r3, [pc, #208]	@ (80041ac <motion_queue_pop_locked+0xdc>)
 80040da:	881b      	ldrh	r3, [r3, #0]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d101      	bne.n	80040e4 <motion_queue_pop_locked+0x14>
 80040e0:	2300      	movs	r3, #0
 80040e2:	e05f      	b.n	80041a4 <motion_queue_pop_locked+0xd4>
    move_queue_add_req_t tmp = g_queue[g_queue_head].req;
 80040e4:	4b32      	ldr	r3, [pc, #200]	@ (80041b0 <motion_queue_pop_locked+0xe0>)
 80040e6:	781b      	ldrb	r3, [r3, #0]
 80040e8:	4619      	mov	r1, r3
 80040ea:	4a32      	ldr	r2, [pc, #200]	@ (80041b4 <motion_queue_pop_locked+0xe4>)
 80040ec:	232c      	movs	r3, #44	@ 0x2c
 80040ee:	fb01 f303 	mul.w	r3, r1, r3
 80040f2:	4413      	add	r3, r2
 80040f4:	f107 040c 	add.w	r4, r7, #12
 80040f8:	461d      	mov	r5, r3
 80040fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80040fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80040fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004100:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004102:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004106:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    if (out) *out = tmp;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d00b      	beq.n	8004128 <motion_queue_pop_locked+0x58>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	461d      	mov	r5, r3
 8004114:	f107 040c 	add.w	r4, r7, #12
 8004118:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800411a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800411c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800411e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004120:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8004124:	e885 0007 	stmia.w	r5, {r0, r1, r2}
    g_queue_head = (uint8_t)((g_queue_head + 1u) % MOTION_QUEUE_CAPACITY);
 8004128:	4b21      	ldr	r3, [pc, #132]	@ (80041b0 <motion_queue_pop_locked+0xe0>)
 800412a:	781b      	ldrb	r3, [r3, #0]
 800412c:	3301      	adds	r3, #1
 800412e:	b2da      	uxtb	r2, r3
 8004130:	4b1f      	ldr	r3, [pc, #124]	@ (80041b0 <motion_queue_pop_locked+0xe0>)
 8004132:	701a      	strb	r2, [r3, #0]
    --g_queue_count;
 8004134:	4b1d      	ldr	r3, [pc, #116]	@ (80041ac <motion_queue_pop_locked+0xdc>)
 8004136:	881b      	ldrh	r3, [r3, #0]
 8004138:	3b01      	subs	r3, #1
 800413a:	b29a      	uxth	r2, r3
 800413c:	4b1b      	ldr	r3, [pc, #108]	@ (80041ac <motion_queue_pop_locked+0xdc>)
 800413e:	801a      	strh	r2, [r3, #0]
    /* Remove da soma de fila aquilo que saiu da fila */
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8004140:	2300      	movs	r3, #0
 8004142:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8004146:	e028      	b.n	800419a <motion_queue_pop_locked+0xca>
        uint32_t s = motion_total_for_axis(&tmp, a);
 8004148:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800414c:	f107 030c 	add.w	r3, r7, #12
 8004150:	4611      	mov	r1, r2
 8004152:	4618      	mov	r0, r3
 8004154:	f7ff fc3c 	bl	80039d0 <motion_total_for_axis>
 8004158:	63b8      	str	r0, [r7, #56]	@ 0x38
        if (g_queue_rem_steps[a] >= s) g_queue_rem_steps[a] -= s;
 800415a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800415e:	4a16      	ldr	r2, [pc, #88]	@ (80041b8 <motion_queue_pop_locked+0xe8>)
 8004160:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004164:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004166:	429a      	cmp	r2, r3
 8004168:	d80c      	bhi.n	8004184 <motion_queue_pop_locked+0xb4>
 800416a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800416e:	4a12      	ldr	r2, [pc, #72]	@ (80041b8 <motion_queue_pop_locked+0xe8>)
 8004170:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004174:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004178:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800417a:	1a8a      	subs	r2, r1, r2
 800417c:	490e      	ldr	r1, [pc, #56]	@ (80041b8 <motion_queue_pop_locked+0xe8>)
 800417e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8004182:	e005      	b.n	8004190 <motion_queue_pop_locked+0xc0>
        else g_queue_rem_steps[a] = 0u;
 8004184:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004188:	4a0b      	ldr	r2, [pc, #44]	@ (80041b8 <motion_queue_pop_locked+0xe8>)
 800418a:	2100      	movs	r1, #0
 800418c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8004190:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004194:	3301      	adds	r3, #1
 8004196:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800419a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800419e:	2b02      	cmp	r3, #2
 80041a0:	d9d2      	bls.n	8004148 <motion_queue_pop_locked+0x78>
    }
    return 1;
 80041a2:	2301      	movs	r3, #1
}
 80041a4:	4618      	mov	r0, r3
 80041a6:	3740      	adds	r7, #64	@ 0x40
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bdb0      	pop	{r4, r5, r7, pc}
 80041ac:	20002dc2 	.word	0x20002dc2
 80041b0:	20002dc0 	.word	0x20002dc0
 80041b4:	200001c0 	.word	0x200001c0
 80041b8:	20002dc8 	.word	0x20002dc8

080041bc <motion_begin_segment_locked>:

static void motion_begin_segment_locked(const move_queue_add_req_t *seg) {
 80041bc:	b580      	push	{r7, lr}
 80041be:	b086      	sub	sp, #24
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
    if (!seg) return;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	f000 80b2 	beq.w	8004330 <motion_begin_segment_locked+0x174>

    g_has_active_segment = 1u;
 80041cc:	4b5a      	ldr	r3, [pc, #360]	@ (8004338 <motion_begin_segment_locked+0x17c>)
 80041ce:	2201      	movs	r2, #1
 80041d0:	701a      	strb	r2, [r3, #0]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80041d2:	2300      	movs	r3, #0
 80041d4:	75fb      	strb	r3, [r7, #23]
 80041d6:	e0a3      	b.n	8004320 <motion_begin_segment_locked+0x164>
        motion_axis_state_t *ax = &g_axis_state[axis];
 80041d8:	7dfa      	ldrb	r2, [r7, #23]
 80041da:	4613      	mov	r3, r2
 80041dc:	005b      	lsls	r3, r3, #1
 80041de:	4413      	add	r3, r2
 80041e0:	011b      	lsls	r3, r3, #4
 80041e2:	4a56      	ldr	r2, [pc, #344]	@ (800433c <motion_begin_segment_locked+0x180>)
 80041e4:	4413      	add	r3, r2
 80041e6:	613b      	str	r3, [r7, #16]
        uint32_t total   = motion_total_for_axis(seg, axis);
 80041e8:	7dfb      	ldrb	r3, [r7, #23]
 80041ea:	4619      	mov	r1, r3
 80041ec:	6878      	ldr	r0, [r7, #4]
 80041ee:	f7ff fbef 	bl	80039d0 <motion_total_for_axis>
 80041f2:	60f8      	str	r0, [r7, #12]
        uint16_t velTick = motion_velocity_for_axis(seg, axis);
 80041f4:	7dfb      	ldrb	r3, [r7, #23]
 80041f6:	4619      	mov	r1, r3
 80041f8:	6878      	ldr	r0, [r7, #4]
 80041fa:	f7ff fc03 	bl	8003a04 <motion_velocity_for_axis>
 80041fe:	4603      	mov	r3, r0
 8004200:	817b      	strh	r3, [r7, #10]

        ax->total_steps       = total;
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	68fa      	ldr	r2, [r7, #12]
 8004206:	601a      	str	r2, [r3, #0]
        ax->target_steps      = 0u;
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	2200      	movs	r2, #0
 800420c:	605a      	str	r2, [r3, #4]
        ax->emitted_steps     = 0u;
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	2200      	movs	r2, #0
 8004212:	609a      	str	r2, [r3, #8]

        ax->velocity_per_tick = velTick;
 8004214:	693b      	ldr	r3, [r7, #16]
 8004216:	897a      	ldrh	r2, [r7, #10]
 8004218:	819a      	strh	r2, [r3, #12]
        ax->kp = motion_kp_for_axis(seg, axis);
 800421a:	7dfb      	ldrb	r3, [r7, #23]
 800421c:	4619      	mov	r1, r3
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f7ff fc0a 	bl	8003a38 <motion_kp_for_axis>
 8004224:	4603      	mov	r3, r0
 8004226:	461a      	mov	r2, r3
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	81da      	strh	r2, [r3, #14]
        ax->ki = motion_ki_for_axis(seg, axis);
 800422c:	7dfb      	ldrb	r3, [r7, #23]
 800422e:	4619      	mov	r1, r3
 8004230:	6878      	ldr	r0, [r7, #4]
 8004232:	f7ff fc1b 	bl	8003a6c <motion_ki_for_axis>
 8004236:	4603      	mov	r3, r0
 8004238:	461a      	mov	r2, r3
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	821a      	strh	r2, [r3, #16]
        ax->kd = motion_kd_for_axis(seg, axis);
 800423e:	7dfb      	ldrb	r3, [r7, #23]
 8004240:	4619      	mov	r1, r3
 8004242:	6878      	ldr	r0, [r7, #4]
 8004244:	f7ff fc2c 	bl	8003aa0 <motion_kd_for_axis>
 8004248:	4603      	mov	r3, r0
 800424a:	461a      	mov	r2, r3
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	825a      	strh	r2, [r3, #18]

        /* guardas para atender DIR/ENABLE timings do TMC5160 */
        ax->step_high         = 0u;
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	2200      	movs	r2, #0
 8004254:	751a      	strb	r2, [r3, #20]
        ax->step_low          = 0u; 
 8004256:	693b      	ldr	r3, [r7, #16]
 8004258:	2200      	movs	r2, #0
 800425a:	755a      	strb	r2, [r3, #21]
        ax->en_settle_ticks   = (total > 0u) ? MOTION_ENABLE_SETTLE_TICKS : 0u;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d001      	beq.n	8004266 <motion_begin_segment_locked+0xaa>
 8004262:	2202      	movs	r2, #2
 8004264:	e000      	b.n	8004268 <motion_begin_segment_locked+0xac>
 8004266:	2200      	movs	r2, #0
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
        ax->dir_settle_ticks  = MOTION_DIR_SETUP_TICKS;
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	2201      	movs	r2, #1
 8004272:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

        ax->dda_accum_q16     = 0u;
 8004276:	693b      	ldr	r3, [r7, #16]
 8004278:	2200      	movs	r2, #0
 800427a:	619a      	str	r2, [r3, #24]
        ax->dda_inc_q16       = 0u;
 800427c:	693b      	ldr	r3, [r7, #16]
 800427e:	2200      	movs	r2, #0
 8004280:	61da      	str	r2, [r3, #28]
        ax->v_target_sps      = ((uint32_t)velTick) * 1000u;  /* steps/s alvo (derivado do seu campo) */
 8004282:	897b      	ldrh	r3, [r7, #10]
 8004284:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004288:	fb03 f202 	mul.w	r2, r3, r2
 800428c:	693b      	ldr	r3, [r7, #16]
 800428e:	621a      	str	r2, [r3, #32]
        if (ax->v_target_sps > MOTION_MAX_SPS) ax->v_target_sps = MOTION_MAX_SPS;
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	6a1b      	ldr	r3, [r3, #32]
 8004294:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8004298:	4293      	cmp	r3, r2
 800429a:	d903      	bls.n	80042a4 <motion_begin_segment_locked+0xe8>
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 80042a2:	621a      	str	r2, [r3, #32]
        /* Preserva v_actual_sps ao encadear segmentos (rampa só no início da lista) */
        if (g_status.state != MOTION_RUNNING) {
 80042a4:	4b26      	ldr	r3, [pc, #152]	@ (8004340 <motion_begin_segment_locked+0x184>)
 80042a6:	781b      	ldrb	r3, [r3, #0]
 80042a8:	b2db      	uxtb	r3, r3
 80042aa:	2b02      	cmp	r3, #2
 80042ac:	d002      	beq.n	80042b4 <motion_begin_segment_locked+0xf8>
            ax->v_actual_sps  = 0u;
 80042ae:	693b      	ldr	r3, [r7, #16]
 80042b0:	2200      	movs	r2, #0
 80042b2:	625a      	str	r2, [r3, #36]	@ 0x24
        }
        ax->accel_sps2        = DEMO_ACCEL_SPS2;
 80042b4:	693b      	ldr	r3, [r7, #16]
 80042b6:	4a23      	ldr	r2, [pc, #140]	@ (8004344 <motion_begin_segment_locked+0x188>)
 80042b8:	629a      	str	r2, [r3, #40]	@ 0x28

        motion_hw_step_low(axis);
 80042ba:	7dfb      	ldrb	r3, [r7, #23]
 80042bc:	4618      	mov	r0, r3
 80042be:	f7fe fda3 	bl	8002e08 <motion_hw_step_low>
        motion_hw_set_dir(axis, (uint8_t)((seg->dirMask >> axis) & 0x1u));
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	785b      	ldrb	r3, [r3, #1]
 80042c6:	461a      	mov	r2, r3
 80042c8:	7dfb      	ldrb	r3, [r7, #23]
 80042ca:	fa42 f303 	asr.w	r3, r2, r3
 80042ce:	b2db      	uxtb	r3, r3
 80042d0:	f003 0301 	and.w	r3, r3, #1
 80042d4:	b2da      	uxtb	r2, r3
 80042d6:	7dfb      	ldrb	r3, [r7, #23]
 80042d8:	4611      	mov	r1, r2
 80042da:	4618      	mov	r0, r3
 80042dc:	f7fe fcf0 	bl	8002cc0 <motion_hw_set_dir>

        if (total > 0u) motion_hw_enable(axis, 1u);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d005      	beq.n	80042f2 <motion_begin_segment_locked+0x136>
 80042e6:	7dfb      	ldrb	r3, [r7, #23]
 80042e8:	2101      	movs	r1, #1
 80042ea:	4618      	mov	r0, r3
 80042ec:	f7fe fd28 	bl	8002d40 <motion_hw_enable>
 80042f0:	e004      	b.n	80042fc <motion_begin_segment_locked+0x140>
        else            motion_hw_enable(axis, 0u);
 80042f2:	7dfb      	ldrb	r3, [r7, #23]
 80042f4:	2100      	movs	r1, #0
 80042f6:	4618      	mov	r0, r3
 80042f8:	f7fe fd22 	bl	8002d40 <motion_hw_enable>

        /* Não zera origem automaticamente; mantém a referência definida via set_origin */
        g_encoder_delta_tick[axis] = 0;
 80042fc:	7dfb      	ldrb	r3, [r7, #23]
 80042fe:	4a12      	ldr	r2, [pc, #72]	@ (8004348 <motion_begin_segment_locked+0x18c>)
 8004300:	2100      	movs	r1, #0
 8004302:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        g_pi_i_accum[axis] = 0;
 8004306:	7dfb      	ldrb	r3, [r7, #23]
 8004308:	4a10      	ldr	r2, [pc, #64]	@ (800434c <motion_begin_segment_locked+0x190>)
 800430a:	2100      	movs	r1, #0
 800430c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        g_pi_prev_err[axis] = 0;
 8004310:	7dfb      	ldrb	r3, [r7, #23]
 8004312:	4a0f      	ldr	r2, [pc, #60]	@ (8004350 <motion_begin_segment_locked+0x194>)
 8004314:	2100      	movs	r1, #0
 8004316:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800431a:	7dfb      	ldrb	r3, [r7, #23]
 800431c:	3301      	adds	r3, #1
 800431e:	75fb      	strb	r3, [r7, #23]
 8004320:	7dfb      	ldrb	r3, [r7, #23]
 8004322:	2b02      	cmp	r3, #2
 8004324:	f67f af58 	bls.w	80041d8 <motion_begin_segment_locked+0x1c>
    }
#if MOTION_FRICTION_ENABLE
    motion_auto_friction_on_segment_begin_locked(seg);
 8004328:	6878      	ldr	r0, [r7, #4]
 800432a:	f7fe ff99 	bl	8003260 <motion_auto_friction_on_segment_begin_locked>
 800432e:	e000      	b.n	8004332 <motion_begin_segment_locked+0x176>
    if (!seg) return;
 8004330:	bf00      	nop
           (unsigned)seg->vx, (unsigned)seg->vy, (unsigned)seg->vz,
           (unsigned long)motion_total_for_axis(seg, AXIS_X),
           (unsigned long)motion_total_for_axis(seg, AXIS_Y),
           (unsigned long)motion_total_for_axis(seg, AXIS_Z));
#endif
}
 8004332:	3718      	adds	r7, #24
 8004334:	46bd      	mov	sp, r7
 8004336:	bd80      	pop	{r7, pc}
 8004338:	200001bc 	.word	0x200001bc
 800433c:	2000012c 	.word	0x2000012c
 8004340:	20000124 	.word	0x20000124
 8004344:	00030d40 	.word	0x00030d40
 8004348:	20002e18 	.word	0x20002e18
 800434c:	20002e78 	.word	0x20002e78
 8004350:	20002e84 	.word	0x20002e84

08004354 <motion_try_start_next_locked>:

static uint8_t motion_try_start_next_locked(void) {
 8004354:	b580      	push	{r7, lr}
 8004356:	b08c      	sub	sp, #48	@ 0x30
 8004358:	af00      	add	r7, sp, #0
    move_queue_add_req_t next;
    if (!motion_queue_pop_locked(&next))
 800435a:	1d3b      	adds	r3, r7, #4
 800435c:	4618      	mov	r0, r3
 800435e:	f7ff feb7 	bl	80040d0 <motion_queue_pop_locked>
 8004362:	4603      	mov	r3, r0
 8004364:	2b00      	cmp	r3, #0
 8004366:	d101      	bne.n	800436c <motion_try_start_next_locked+0x18>
        return 0u;
 8004368:	2300      	movs	r3, #0
 800436a:	e007      	b.n	800437c <motion_try_start_next_locked+0x28>
    motion_begin_segment_locked(&next);
 800436c:	1d3b      	adds	r3, r7, #4
 800436e:	4618      	mov	r0, r3
 8004370:	f7ff ff24 	bl	80041bc <motion_begin_segment_locked>
    g_active_frame_id = next.frameId;
 8004374:	793a      	ldrb	r2, [r7, #4]
 8004376:	4b03      	ldr	r3, [pc, #12]	@ (8004384 <motion_try_start_next_locked+0x30>)
 8004378:	701a      	strb	r2, [r3, #0]
#if MOTION_DEBUG_FLOW
    printf("[FLOW pop_next id=%u remaining=%u]\\r\\n", (unsigned)g_active_frame_id, (unsigned)g_queue_count);
#endif
    return 1u;
 800437a:	2301      	movs	r3, #1
}
 800437c:	4618      	mov	r0, r3
 800437e:	3730      	adds	r7, #48	@ 0x30
 8004380:	46bd      	mov	sp, r7
 8004382:	bd80      	pop	{r7, pc}
 8004384:	20002dc4 	.word	0x20002dc4

08004388 <motion_update_encoders>:

/* =======================
 *  Encoders
 * ======================= */
static void motion_update_encoders(void) {
 8004388:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800438c:	b088      	sub	sp, #32
 800438e:	af00      	add	r7, sp, #0
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004390:	2300      	movs	r3, #0
 8004392:	77fb      	strb	r3, [r7, #31]
 8004394:	e067      	b.n	8004466 <motion_update_encoders+0xde>
        uint32_t now = motion_hw_encoder_read_raw(axis);
 8004396:	7ffb      	ldrb	r3, [r7, #31]
 8004398:	4618      	mov	r0, r3
 800439a:	f7fe fd59 	bl	8002e50 <motion_hw_encoder_read_raw>
 800439e:	61b8      	str	r0, [r7, #24]
        uint8_t bits = motion_hw_encoder_bits(axis);
 80043a0:	7ffb      	ldrb	r3, [r7, #31]
 80043a2:	4618      	mov	r0, r3
 80043a4:	f7fe fd7c 	bl	8002ea0 <motion_hw_encoder_bits>
 80043a8:	4603      	mov	r3, r0
 80043aa:	75fb      	strb	r3, [r7, #23]
        if (bits == 16u) {
 80043ac:	7dfb      	ldrb	r3, [r7, #23]
 80043ae:	2b10      	cmp	r3, #16
 80043b0:	d12d      	bne.n	800440e <motion_update_encoders+0x86>
            uint16_t prev = (uint16_t)g_encoder_last_raw[axis];
 80043b2:	7ffb      	ldrb	r3, [r7, #31]
 80043b4:	4a30      	ldr	r2, [pc, #192]	@ (8004478 <motion_update_encoders+0xf0>)
 80043b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043ba:	81fb      	strh	r3, [r7, #14]
            int16_t delta = (int16_t)((uint16_t)now - prev);
 80043bc:	69bb      	ldr	r3, [r7, #24]
 80043be:	b29a      	uxth	r2, r3
 80043c0:	89fb      	ldrh	r3, [r7, #14]
 80043c2:	1ad3      	subs	r3, r2, r3
 80043c4:	b29b      	uxth	r3, r3
 80043c6:	81bb      	strh	r3, [r7, #12]
            g_encoder_last_raw[axis] = (uint16_t)now;
 80043c8:	69bb      	ldr	r3, [r7, #24]
 80043ca:	b29a      	uxth	r2, r3
 80043cc:	7ffb      	ldrb	r3, [r7, #31]
 80043ce:	4611      	mov	r1, r2
 80043d0:	4a29      	ldr	r2, [pc, #164]	@ (8004478 <motion_update_encoders+0xf0>)
 80043d2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_encoder_position[axis] += delta;
 80043d6:	7ffb      	ldrb	r3, [r7, #31]
 80043d8:	4a28      	ldr	r2, [pc, #160]	@ (800447c <motion_update_encoders+0xf4>)
 80043da:	00db      	lsls	r3, r3, #3
 80043dc:	4413      	add	r3, r2
 80043de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043e2:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 80043e6:	17c8      	asrs	r0, r1, #31
 80043e8:	460c      	mov	r4, r1
 80043ea:	4605      	mov	r5, r0
 80043ec:	7ff9      	ldrb	r1, [r7, #31]
 80043ee:	eb12 0a04 	adds.w	sl, r2, r4
 80043f2:	eb43 0b05 	adc.w	fp, r3, r5
 80043f6:	4a21      	ldr	r2, [pc, #132]	@ (800447c <motion_update_encoders+0xf4>)
 80043f8:	00cb      	lsls	r3, r1, #3
 80043fa:	4413      	add	r3, r2
 80043fc:	e9c3 ab00 	strd	sl, fp, [r3]
            g_encoder_delta_tick[axis] = (int32_t)delta;
 8004400:	7ffb      	ldrb	r3, [r7, #31]
 8004402:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8004406:	491e      	ldr	r1, [pc, #120]	@ (8004480 <motion_update_encoders+0xf8>)
 8004408:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800440c:	e028      	b.n	8004460 <motion_update_encoders+0xd8>
#if MOTION_DEBUG_ENCODERS
            // Prints antigos removidos; CSV emitido no TIM7
#endif
        } else {
            int32_t delta = (int32_t)(now - g_encoder_last_raw[axis]);
 800440e:	7ffb      	ldrb	r3, [r7, #31]
 8004410:	4a19      	ldr	r2, [pc, #100]	@ (8004478 <motion_update_encoders+0xf0>)
 8004412:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004416:	69ba      	ldr	r2, [r7, #24]
 8004418:	1ad3      	subs	r3, r2, r3
 800441a:	613b      	str	r3, [r7, #16]
            g_encoder_last_raw[axis] = now;
 800441c:	7ffb      	ldrb	r3, [r7, #31]
 800441e:	4916      	ldr	r1, [pc, #88]	@ (8004478 <motion_update_encoders+0xf0>)
 8004420:	69ba      	ldr	r2, [r7, #24]
 8004422:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            g_encoder_position[axis] += delta;
 8004426:	7ffb      	ldrb	r3, [r7, #31]
 8004428:	4a14      	ldr	r2, [pc, #80]	@ (800447c <motion_update_encoders+0xf4>)
 800442a:	00db      	lsls	r3, r3, #3
 800442c:	4413      	add	r3, r2
 800442e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004432:	6939      	ldr	r1, [r7, #16]
 8004434:	17c8      	asrs	r0, r1, #31
 8004436:	4688      	mov	r8, r1
 8004438:	4681      	mov	r9, r0
 800443a:	7ff9      	ldrb	r1, [r7, #31]
 800443c:	eb12 0008 	adds.w	r0, r2, r8
 8004440:	6038      	str	r0, [r7, #0]
 8004442:	eb43 0309 	adc.w	r3, r3, r9
 8004446:	607b      	str	r3, [r7, #4]
 8004448:	4a0c      	ldr	r2, [pc, #48]	@ (800447c <motion_update_encoders+0xf4>)
 800444a:	00cb      	lsls	r3, r1, #3
 800444c:	4413      	add	r3, r2
 800444e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004452:	e9c3 1200 	strd	r1, r2, [r3]
            g_encoder_delta_tick[axis] = delta;
 8004456:	7ffb      	ldrb	r3, [r7, #31]
 8004458:	4909      	ldr	r1, [pc, #36]	@ (8004480 <motion_update_encoders+0xf8>)
 800445a:	693a      	ldr	r2, [r7, #16]
 800445c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004460:	7ffb      	ldrb	r3, [r7, #31]
 8004462:	3301      	adds	r3, #1
 8004464:	77fb      	strb	r3, [r7, #31]
 8004466:	7ffb      	ldrb	r3, [r7, #31]
 8004468:	2b02      	cmp	r3, #2
 800446a:	d994      	bls.n	8004396 <motion_update_encoders+0xe>
#if MOTION_DEBUG_ENCODERS
            // Prints antigos removidos; CSV emitido no TIM7
#endif
        }
    }
}
 800446c:	bf00      	nop
 800446e:	bf00      	nop
 8004470:	3720      	adds	r7, #32
 8004472:	46bd      	mov	sp, r7
 8004474:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004478:	20002df0 	.word	0x20002df0
 800447c:	20002dd8 	.word	0x20002dd8
 8004480:	20002e18 	.word	0x20002e18

08004484 <motion_send_queue_add_ack>:

/* =======================
 *  Envio de respostas
 * ======================= */
static void motion_send_queue_add_ack(uint8_t frame_id, uint8_t status) {
 8004484:	b580      	push	{r7, lr}
 8004486:	b088      	sub	sp, #32
 8004488:	af02      	add	r7, sp, #8
 800448a:	4603      	mov	r3, r0
 800448c:	460a      	mov	r2, r1
 800448e:	71fb      	strb	r3, [r7, #7]
 8004490:	4613      	mov	r3, r2
 8004492:	71bb      	strb	r3, [r7, #6]
    uint8_t raw[6];
    move_queue_add_ack_resp_t resp = { frame_id, status };
 8004494:	79fb      	ldrb	r3, [r7, #7]
 8004496:	733b      	strb	r3, [r7, #12]
 8004498:	79bb      	ldrb	r3, [r7, #6]
 800449a:	737b      	strb	r3, [r7, #13]
    if (move_queue_add_ack_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) {
 800449c:	f107 0110 	add.w	r1, r7, #16
 80044a0:	f107 030c 	add.w	r3, r7, #12
 80044a4:	2206      	movs	r2, #6
 80044a6:	4618      	mov	r0, r3
 80044a8:	f7fd f944 	bl	8001734 <move_queue_add_ack_resp_encoder>
 80044ac:	4603      	mov	r3, r0
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d00c      	beq.n	80044cc <motion_send_queue_add_ack+0x48>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "ack", "encode_fail");
 80044b2:	4a12      	ldr	r2, [pc, #72]	@ (80044fc <motion_send_queue_add_ack+0x78>)
 80044b4:	4b12      	ldr	r3, [pc, #72]	@ (8004500 <motion_send_queue_add_ack+0x7c>)
 80044b6:	9301      	str	r3, [sp, #4]
 80044b8:	4b12      	ldr	r3, [pc, #72]	@ (8004504 <motion_send_queue_add_ack+0x80>)
 80044ba:	9300      	str	r3, [sp, #0]
 80044bc:	4613      	mov	r3, r2
 80044be:	f06f 0201 	mvn.w	r2, #1
 80044c2:	2164      	movs	r1, #100	@ 0x64
 80044c4:	2002      	movs	r0, #2
 80044c6:	f7fe fb05 	bl	8002ad4 <log_event_auto>
 80044ca:	e014      	b.n	80044f6 <motion_send_queue_add_ack+0x72>
        return;
    }
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 80044cc:	f107 0310 	add.w	r3, r7, #16
 80044d0:	2106      	movs	r1, #6
 80044d2:	4618      	mov	r0, r3
 80044d4:	f002 fd3e 	bl	8006f54 <app_resp_push>
 80044d8:	4603      	mov	r3, r0
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d00b      	beq.n	80044f6 <motion_send_queue_add_ack+0x72>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "ack", "queue_full");
 80044de:	4a07      	ldr	r2, [pc, #28]	@ (80044fc <motion_send_queue_add_ack+0x78>)
 80044e0:	4b09      	ldr	r3, [pc, #36]	@ (8004508 <motion_send_queue_add_ack+0x84>)
 80044e2:	9301      	str	r3, [sp, #4]
 80044e4:	4b07      	ldr	r3, [pc, #28]	@ (8004504 <motion_send_queue_add_ack+0x80>)
 80044e6:	9300      	str	r3, [sp, #0]
 80044e8:	4613      	mov	r3, r2
 80044ea:	f06f 0203 	mvn.w	r2, #3
 80044ee:	2164      	movs	r1, #100	@ 0x64
 80044f0:	2002      	movs	r0, #2
 80044f2:	f7fe faef 	bl	8002ad4 <log_event_auto>
    }
}
 80044f6:	3718      	adds	r7, #24
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}
 80044fc:	08011f58 	.word	0x08011f58
 8004500:	0801213c 	.word	0x0801213c
 8004504:	08012148 	.word	0x08012148
 8004508:	0801214c 	.word	0x0801214c

0800450c <motion_send_queue_status_response>:

static void motion_send_queue_status_response(uint8_t frame_id) {
 800450c:	b580      	push	{r7, lr}
 800450e:	b08a      	sub	sp, #40	@ 0x28
 8004510:	af02      	add	r7, sp, #8
 8004512:	4603      	mov	r3, r0
 8004514:	71fb      	strb	r3, [r7, #7]
    uint8_t raw[12];
    move_queue_status_resp_t resp = {
 8004516:	79fb      	ldrb	r3, [r7, #7]
 8004518:	733b      	strb	r3, [r7, #12]
        .frameId = frame_id,
        .status  = (uint8_t)g_status.state,
 800451a:	4b27      	ldr	r3, [pc, #156]	@ (80045b8 <motion_send_queue_status_response+0xac>)
 800451c:	781b      	ldrb	r3, [r3, #0]
 800451e:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8004520:	737b      	strb	r3, [r7, #13]
        .pidErrX = (uint8_t)g_status.pidErrX,
 8004522:	4b25      	ldr	r3, [pc, #148]	@ (80045b8 <motion_send_queue_status_response+0xac>)
 8004524:	795b      	ldrb	r3, [r3, #5]
 8004526:	b25b      	sxtb	r3, r3
 8004528:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 800452a:	73bb      	strb	r3, [r7, #14]
        .pidErrY = (uint8_t)g_status.pidErrY,
 800452c:	4b22      	ldr	r3, [pc, #136]	@ (80045b8 <motion_send_queue_status_response+0xac>)
 800452e:	799b      	ldrb	r3, [r3, #6]
 8004530:	b25b      	sxtb	r3, r3
 8004532:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8004534:	73fb      	strb	r3, [r7, #15]
        .pidErrZ = (uint8_t)g_status.pidErrZ,
 8004536:	4b20      	ldr	r3, [pc, #128]	@ (80045b8 <motion_send_queue_status_response+0xac>)
 8004538:	79db      	ldrb	r3, [r3, #7]
 800453a:	b25b      	sxtb	r3, r3
 800453c:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 800453e:	743b      	strb	r3, [r7, #16]
        .pctX    = g_status.pctX,
 8004540:	4b1d      	ldr	r3, [pc, #116]	@ (80045b8 <motion_send_queue_status_response+0xac>)
 8004542:	789b      	ldrb	r3, [r3, #2]
 8004544:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8004546:	747b      	strb	r3, [r7, #17]
        .pctY    = g_status.pctY,
 8004548:	4b1b      	ldr	r3, [pc, #108]	@ (80045b8 <motion_send_queue_status_response+0xac>)
 800454a:	78db      	ldrb	r3, [r3, #3]
 800454c:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 800454e:	74bb      	strb	r3, [r7, #18]
        .pctZ    = g_status.pctZ,
 8004550:	4b19      	ldr	r3, [pc, #100]	@ (80045b8 <motion_send_queue_status_response+0xac>)
 8004552:	791b      	ldrb	r3, [r3, #4]
 8004554:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8004556:	74fb      	strb	r3, [r7, #19]
    };
    if (move_queue_status_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) {
 8004558:	f107 0114 	add.w	r1, r7, #20
 800455c:	f107 030c 	add.w	r3, r7, #12
 8004560:	220c      	movs	r2, #12
 8004562:	4618      	mov	r0, r3
 8004564:	f7fd f99e 	bl	80018a4 <move_queue_status_resp_encoder>
 8004568:	4603      	mov	r3, r0
 800456a:	2b00      	cmp	r3, #0
 800456c:	d00c      	beq.n	8004588 <motion_send_queue_status_response+0x7c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "status", "encode_fail");
 800456e:	4a13      	ldr	r2, [pc, #76]	@ (80045bc <motion_send_queue_status_response+0xb0>)
 8004570:	4b13      	ldr	r3, [pc, #76]	@ (80045c0 <motion_send_queue_status_response+0xb4>)
 8004572:	9301      	str	r3, [sp, #4]
 8004574:	4b13      	ldr	r3, [pc, #76]	@ (80045c4 <motion_send_queue_status_response+0xb8>)
 8004576:	9300      	str	r3, [sp, #0]
 8004578:	4613      	mov	r3, r2
 800457a:	f06f 0201 	mvn.w	r2, #1
 800457e:	2164      	movs	r1, #100	@ 0x64
 8004580:	2002      	movs	r0, #2
 8004582:	f7fe faa7 	bl	8002ad4 <log_event_auto>
 8004586:	e014      	b.n	80045b2 <motion_send_queue_status_response+0xa6>
        return;
    }
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 8004588:	f107 0314 	add.w	r3, r7, #20
 800458c:	210c      	movs	r1, #12
 800458e:	4618      	mov	r0, r3
 8004590:	f002 fce0 	bl	8006f54 <app_resp_push>
 8004594:	4603      	mov	r3, r0
 8004596:	2b00      	cmp	r3, #0
 8004598:	d00b      	beq.n	80045b2 <motion_send_queue_status_response+0xa6>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "status", "queue_full");
 800459a:	4a08      	ldr	r2, [pc, #32]	@ (80045bc <motion_send_queue_status_response+0xb0>)
 800459c:	4b0a      	ldr	r3, [pc, #40]	@ (80045c8 <motion_send_queue_status_response+0xbc>)
 800459e:	9301      	str	r3, [sp, #4]
 80045a0:	4b08      	ldr	r3, [pc, #32]	@ (80045c4 <motion_send_queue_status_response+0xb8>)
 80045a2:	9300      	str	r3, [sp, #0]
 80045a4:	4613      	mov	r3, r2
 80045a6:	f06f 0203 	mvn.w	r2, #3
 80045aa:	2164      	movs	r1, #100	@ 0x64
 80045ac:	2002      	movs	r0, #2
 80045ae:	f7fe fa91 	bl	8002ad4 <log_event_auto>
    }
}
 80045b2:	3720      	adds	r7, #32
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bd80      	pop	{r7, pc}
 80045b8:	20000124 	.word	0x20000124
 80045bc:	08011f58 	.word	0x08011f58
 80045c0:	0801213c 	.word	0x0801213c
 80045c4:	08012158 	.word	0x08012158
 80045c8:	0801214c 	.word	0x0801214c

080045cc <motion_send_start_response>:

static void motion_send_start_response(uint8_t frame_id, uint8_t status, uint8_t depth) {
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b088      	sub	sp, #32
 80045d0:	af02      	add	r7, sp, #8
 80045d2:	4603      	mov	r3, r0
 80045d4:	71fb      	strb	r3, [r7, #7]
 80045d6:	460b      	mov	r3, r1
 80045d8:	71bb      	strb	r3, [r7, #6]
 80045da:	4613      	mov	r3, r2
 80045dc:	717b      	strb	r3, [r7, #5]
    uint8_t raw[6];
    start_move_resp_t resp; resp.frameId = frame_id; resp.status = status; resp.depth = depth;
 80045de:	79fb      	ldrb	r3, [r7, #7]
 80045e0:	733b      	strb	r3, [r7, #12]
 80045e2:	79bb      	ldrb	r3, [r7, #6]
 80045e4:	737b      	strb	r3, [r7, #13]
 80045e6:	797b      	ldrb	r3, [r7, #5]
 80045e8:	73bb      	strb	r3, [r7, #14]
    if (start_move_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 80045ea:	f107 0110 	add.w	r1, r7, #16
 80045ee:	f107 030c 	add.w	r3, r7, #12
 80045f2:	2206      	movs	r2, #6
 80045f4:	4618      	mov	r0, r3
 80045f6:	f7fd fa45 	bl	8001a84 <start_move_resp_encoder>
 80045fa:	4603      	mov	r3, r0
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d115      	bne.n	800462c <motion_send_start_response+0x60>
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 8004600:	f107 0310 	add.w	r3, r7, #16
 8004604:	2106      	movs	r1, #6
 8004606:	4618      	mov	r0, r3
 8004608:	f002 fca4 	bl	8006f54 <app_resp_push>
 800460c:	4603      	mov	r3, r0
 800460e:	2b00      	cmp	r3, #0
 8004610:	d00d      	beq.n	800462e <motion_send_start_response+0x62>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "start", "resp_queue_full");
 8004612:	4a08      	ldr	r2, [pc, #32]	@ (8004634 <motion_send_start_response+0x68>)
 8004614:	4b08      	ldr	r3, [pc, #32]	@ (8004638 <motion_send_start_response+0x6c>)
 8004616:	9301      	str	r3, [sp, #4]
 8004618:	4b08      	ldr	r3, [pc, #32]	@ (800463c <motion_send_start_response+0x70>)
 800461a:	9300      	str	r3, [sp, #0]
 800461c:	4613      	mov	r3, r2
 800461e:	f06f 0203 	mvn.w	r2, #3
 8004622:	2164      	movs	r1, #100	@ 0x64
 8004624:	2002      	movs	r0, #2
 8004626:	f7fe fa55 	bl	8002ad4 <log_event_auto>
 800462a:	e000      	b.n	800462e <motion_send_start_response+0x62>
    if (start_move_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 800462c:	bf00      	nop
    }
}
 800462e:	3718      	adds	r7, #24
 8004630:	46bd      	mov	sp, r7
 8004632:	bd80      	pop	{r7, pc}
 8004634:	08011f58 	.word	0x08011f58
 8004638:	08012160 	.word	0x08012160
 800463c:	08012170 	.word	0x08012170

08004640 <motion_send_move_end_response>:

static void motion_send_move_end_response(uint8_t frame_id, uint8_t status) {
 8004640:	b580      	push	{r7, lr}
 8004642:	b088      	sub	sp, #32
 8004644:	af02      	add	r7, sp, #8
 8004646:	4603      	mov	r3, r0
 8004648:	460a      	mov	r2, r1
 800464a:	71fb      	strb	r3, [r7, #7]
 800464c:	4613      	mov	r3, r2
 800464e:	71bb      	strb	r3, [r7, #6]
    uint8_t raw[5];
    move_end_resp_t resp; resp.frameId = frame_id; resp.status = status;
 8004650:	79fb      	ldrb	r3, [r7, #7]
 8004652:	733b      	strb	r3, [r7, #12]
 8004654:	79bb      	ldrb	r3, [r7, #6]
 8004656:	737b      	strb	r3, [r7, #13]
    if (move_end_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 8004658:	f107 0110 	add.w	r1, r7, #16
 800465c:	f107 030c 	add.w	r3, r7, #12
 8004660:	2205      	movs	r2, #5
 8004662:	4618      	mov	r0, r3
 8004664:	f7fc ffb3 	bl	80015ce <move_end_resp_encoder>
 8004668:	4603      	mov	r3, r0
 800466a:	2b00      	cmp	r3, #0
 800466c:	d115      	bne.n	800469a <motion_send_move_end_response+0x5a>
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 800466e:	f107 0310 	add.w	r3, r7, #16
 8004672:	2105      	movs	r1, #5
 8004674:	4618      	mov	r0, r3
 8004676:	f002 fc6d 	bl	8006f54 <app_resp_push>
 800467a:	4603      	mov	r3, r0
 800467c:	2b00      	cmp	r3, #0
 800467e:	d00d      	beq.n	800469c <motion_send_move_end_response+0x5c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "move_end", "resp_queue_full");
 8004680:	4a08      	ldr	r2, [pc, #32]	@ (80046a4 <motion_send_move_end_response+0x64>)
 8004682:	4b09      	ldr	r3, [pc, #36]	@ (80046a8 <motion_send_move_end_response+0x68>)
 8004684:	9301      	str	r3, [sp, #4]
 8004686:	4b09      	ldr	r3, [pc, #36]	@ (80046ac <motion_send_move_end_response+0x6c>)
 8004688:	9300      	str	r3, [sp, #0]
 800468a:	4613      	mov	r3, r2
 800468c:	f06f 0203 	mvn.w	r2, #3
 8004690:	2164      	movs	r1, #100	@ 0x64
 8004692:	2002      	movs	r0, #2
 8004694:	f7fe fa1e 	bl	8002ad4 <log_event_auto>
 8004698:	e000      	b.n	800469c <motion_send_move_end_response+0x5c>
    if (move_end_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 800469a:	bf00      	nop
    }
}
 800469c:	3718      	adds	r7, #24
 800469e:	46bd      	mov	sp, r7
 80046a0:	bd80      	pop	{r7, pc}
 80046a2:	bf00      	nop
 80046a4:	08011f58 	.word	0x08011f58
 80046a8:	08012160 	.word	0x08012160
 80046ac:	08012178 	.word	0x08012178

080046b0 <motion_service_init>:


/* =======================
 *  Init
 * ======================= */
void motion_service_init(void) {
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b088      	sub	sp, #32
 80046b4:	af04      	add	r7, sp, #16
    uint32_t primask = motion_lock();
 80046b6:	f7fe fceb 	bl	8003090 <motion_lock>
 80046ba:	60b8      	str	r0, [r7, #8]

    memset(&g_status, 0, sizeof g_status);
 80046bc:	2208      	movs	r2, #8
 80046be:	2100      	movs	r1, #0
 80046c0:	4870      	ldr	r0, [pc, #448]	@ (8004884 <motion_service_init+0x1d4>)
 80046c2:	f00c fc23 	bl	8010f0c <memset>
    memset(g_axis_state, 0, sizeof g_axis_state);
 80046c6:	2290      	movs	r2, #144	@ 0x90
 80046c8:	2100      	movs	r1, #0
 80046ca:	486f      	ldr	r0, [pc, #444]	@ (8004888 <motion_service_init+0x1d8>)
 80046cc:	f00c fc1e 	bl	8010f0c <memset>
    memset(g_queue, 0, sizeof g_queue);
 80046d0:	f44f 5230 	mov.w	r2, #11264	@ 0x2c00
 80046d4:	2100      	movs	r1, #0
 80046d6:	486d      	ldr	r0, [pc, #436]	@ (800488c <motion_service_init+0x1dc>)
 80046d8:	f00c fc18 	bl	8010f0c <memset>
    memset(g_encoder_position, 0, sizeof g_encoder_position);
 80046dc:	2218      	movs	r2, #24
 80046de:	2100      	movs	r1, #0
 80046e0:	486b      	ldr	r0, [pc, #428]	@ (8004890 <motion_service_init+0x1e0>)
 80046e2:	f00c fc13 	bl	8010f0c <memset>
    memset(g_encoder_last_raw, 0, sizeof g_encoder_last_raw);
 80046e6:	220c      	movs	r2, #12
 80046e8:	2100      	movs	r1, #0
 80046ea:	486a      	ldr	r0, [pc, #424]	@ (8004894 <motion_service_init+0x1e4>)
 80046ec:	f00c fc0e 	bl	8010f0c <memset>
    memset(g_encoder_origin, 0, sizeof g_encoder_origin);
 80046f0:	2218      	movs	r2, #24
 80046f2:	2100      	movs	r1, #0
 80046f4:	4868      	ldr	r0, [pc, #416]	@ (8004898 <motion_service_init+0x1e8>)
 80046f6:	f00c fc09 	bl	8010f0c <memset>
    memset(g_encoder_delta_tick, 0, sizeof g_encoder_delta_tick);
 80046fa:	220c      	movs	r2, #12
 80046fc:	2100      	movs	r1, #0
 80046fe:	4867      	ldr	r0, [pc, #412]	@ (800489c <motion_service_init+0x1ec>)
 8004700:	f00c fc04 	bl	8010f0c <memset>
    memset(g_pi_i_accum, 0, sizeof g_pi_i_accum);
 8004704:	220c      	movs	r2, #12
 8004706:	2100      	movs	r1, #0
 8004708:	4865      	ldr	r0, [pc, #404]	@ (80048a0 <motion_service_init+0x1f0>)
 800470a:	f00c fbff 	bl	8010f0c <memset>
    memset(g_pi_prev_err, 0, sizeof g_pi_prev_err);
 800470e:	220c      	movs	r2, #12
 8004710:	2100      	movs	r1, #0
 8004712:	4864      	ldr	r0, [pc, #400]	@ (80048a4 <motion_service_init+0x1f4>)
 8004714:	f00c fbfa 	bl	8010f0c <memset>
    memset(g_origin_base32, 0, sizeof g_origin_base32);
 8004718:	220c      	movs	r2, #12
 800471a:	2100      	movs	r1, #0
 800471c:	4862      	ldr	r0, [pc, #392]	@ (80048a8 <motion_service_init+0x1f8>)
 800471e:	f00c fbf5 	bl	8010f0c <memset>
    memset(g_pi_d_filt, 0, sizeof g_pi_d_filt);
 8004722:	220c      	movs	r2, #12
 8004724:	2100      	movs	r1, #0
 8004726:	4861      	ldr	r0, [pc, #388]	@ (80048ac <motion_service_init+0x1fc>)
 8004728:	f00c fbf0 	bl	8010f0c <memset>
    memset(g_v_accum, 0, sizeof g_v_accum);
 800472c:	220c      	movs	r2, #12
 800472e:	2100      	movs	r1, #0
 8004730:	485f      	ldr	r0, [pc, #380]	@ (80048b0 <motion_service_init+0x200>)
 8004732:	f00c fbeb 	bl	8010f0c <memset>
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) g_queue_rem_steps[a] = 0u;
 8004736:	2300      	movs	r3, #0
 8004738:	73fb      	strb	r3, [r7, #15]
 800473a:	e007      	b.n	800474c <motion_service_init+0x9c>
 800473c:	7bfb      	ldrb	r3, [r7, #15]
 800473e:	4a5d      	ldr	r2, [pc, #372]	@ (80048b4 <motion_service_init+0x204>)
 8004740:	2100      	movs	r1, #0
 8004742:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8004746:	7bfb      	ldrb	r3, [r7, #15]
 8004748:	3301      	adds	r3, #1
 800474a:	73fb      	strb	r3, [r7, #15]
 800474c:	7bfb      	ldrb	r3, [r7, #15]
 800474e:	2b02      	cmp	r3, #2
 8004750:	d9f4      	bls.n	800473c <motion_service_init+0x8c>
    memset((void*)g_csv_active, 0, sizeof g_csv_active);
 8004752:	2203      	movs	r2, #3
 8004754:	2100      	movs	r1, #0
 8004756:	4858      	ldr	r0, [pc, #352]	@ (80048b8 <motion_service_init+0x208>)
 8004758:	f00c fbd8 	bl	8010f0c <memset>
    memset((void*)g_csv_t0_ms, 0, sizeof g_csv_t0_ms);
 800475c:	220c      	movs	r2, #12
 800475e:	2100      	movs	r1, #0
 8004760:	4856      	ldr	r0, [pc, #344]	@ (80048bc <motion_service_init+0x20c>)
 8004762:	f00c fbd3 	bl	8010f0c <memset>
    memset((void*)g_csv_stepcount, 0, sizeof g_csv_stepcount);
 8004766:	220c      	movs	r2, #12
 8004768:	2100      	movs	r1, #0
 800476a:	4855      	ldr	r0, [pc, #340]	@ (80048c0 <motion_service_init+0x210>)
 800476c:	f00c fbce 	bl	8010f0c <memset>
    memset((void*)g_csv_next_ms, 0, sizeof g_csv_next_ms);
 8004770:	220c      	movs	r2, #12
 8004772:	2100      	movs	r1, #0
 8004774:	4853      	ldr	r0, [pc, #332]	@ (80048c4 <motion_service_init+0x214>)
 8004776:	f00c fbc9 	bl	8010f0c <memset>
    memset((void*)g_csv_armed, 0, sizeof g_csv_armed);
 800477a:	2203      	movs	r2, #3
 800477c:	2100      	movs	r1, #0
 800477e:	4852      	ldr	r0, [pc, #328]	@ (80048c8 <motion_service_init+0x218>)
 8004780:	f00c fbc4 	bl	8010f0c <memset>
    memset((void*)g_csv_t0_t6, 0, sizeof g_csv_t0_t6);
 8004784:	220c      	movs	r2, #12
 8004786:	2100      	movs	r1, #0
 8004788:	4850      	ldr	r0, [pc, #320]	@ (80048cc <motion_service_init+0x21c>)
 800478a:	f00c fbbf 	bl	8010f0c <memset>
    memset((void*)g_csv_next_t6, 0, sizeof g_csv_next_t6);
 800478e:	220c      	movs	r2, #12
 8004790:	2100      	movs	r1, #0
 8004792:	484f      	ldr	r0, [pc, #316]	@ (80048d0 <motion_service_init+0x220>)
 8004794:	f00c fbba 	bl	8010f0c <memset>
    memset((void*)g_csv_seq, 0, sizeof g_csv_seq);
 8004798:	220c      	movs	r2, #12
 800479a:	2100      	movs	r1, #0
 800479c:	484d      	ldr	r0, [pc, #308]	@ (80048d4 <motion_service_init+0x224>)
 800479e:	f00c fbb5 	bl	8010f0c <memset>
    g_tim6_ticks = 0u;
 80047a2:	4b4d      	ldr	r3, [pc, #308]	@ (80048d8 <motion_service_init+0x228>)
 80047a4:	2200      	movs	r2, #0
 80047a6:	601a      	str	r2, [r3, #0]
#if MOTION_CSV_PRODUCE_IN_TIM6
    csv_ring_reset();
#endif

    g_status.state = MOTION_IDLE;
 80047a8:	4b36      	ldr	r3, [pc, #216]	@ (8004884 <motion_service_init+0x1d4>)
 80047aa:	2200      	movs	r2, #0
 80047ac:	701a      	strb	r2, [r3, #0]
    g_queue_head = g_queue_tail = g_queue_count = 0u;
 80047ae:	4b4b      	ldr	r3, [pc, #300]	@ (80048dc <motion_service_init+0x22c>)
 80047b0:	2200      	movs	r2, #0
 80047b2:	801a      	strh	r2, [r3, #0]
 80047b4:	4b4a      	ldr	r3, [pc, #296]	@ (80048e0 <motion_service_init+0x230>)
 80047b6:	2200      	movs	r2, #0
 80047b8:	701a      	strb	r2, [r3, #0]
 80047ba:	4b49      	ldr	r3, [pc, #292]	@ (80048e0 <motion_service_init+0x230>)
 80047bc:	781a      	ldrb	r2, [r3, #0]
 80047be:	4b49      	ldr	r3, [pc, #292]	@ (80048e4 <motion_service_init+0x234>)
 80047c0:	701a      	strb	r2, [r3, #0]
    g_has_active_segment = 0u;
 80047c2:	4b49      	ldr	r3, [pc, #292]	@ (80048e8 <motion_service_init+0x238>)
 80047c4:	2200      	movs	r2, #0
 80047c6:	701a      	strb	r2, [r3, #0]

#if MOTION_FRICTION_ENABLE
    /* Inicializa parâmetros de atrito (por enquanto só X configurado por macro) */
    g_axis_friction_C_sps[AXIS_X] = MOTION_FRICTION_C_X_SPS;
 80047c8:	4b48      	ldr	r3, [pc, #288]	@ (80048ec <motion_service_init+0x23c>)
 80047ca:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80047ce:	601a      	str	r2, [r3, #0]
    g_axis_friction_B_pm[AXIS_X]  = MOTION_FRICTION_B_X_PM;
 80047d0:	4b47      	ldr	r3, [pc, #284]	@ (80048f0 <motion_service_init+0x240>)
 80047d2:	f44f 7216 	mov.w	r2, #600	@ 0x258
 80047d6:	801a      	strh	r2, [r3, #0]
    /* Inicia com atrito ligado no eixo X para ficar perceptível de cara */
    g_axis_friction_enabled[AXIS_X] = 1u;
 80047d8:	4b46      	ldr	r3, [pc, #280]	@ (80048f4 <motion_service_init+0x244>)
 80047da:	2201      	movs	r2, #1
 80047dc:	701a      	strb	r2, [r3, #0]
     * g_axis_friction_C_sps[AXIS_Y] = ...;
     * g_axis_friction_B_pm[AXIS_Y]  = ...;
     */
#endif

    motion_stop_all_axes_locked();
 80047de:	f7ff fba5 	bl	8003f2c <motion_stop_all_axes_locked>
    motion_refresh_status_locked();
 80047e2:	f7ff f9f9 	bl	8003bd8 <motion_refresh_status_locked>
    motion_unlock(primask);
 80047e6:	68b8      	ldr	r0, [r7, #8]
 80047e8:	f7fe fc63 	bl	80030b2 <motion_unlock>

    motion_hw_init();
 80047ec:	f7fe f9e0 	bl	8002bb0 <motion_hw_init>

    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80047f0:	2300      	movs	r3, #0
 80047f2:	73bb      	strb	r3, [r7, #14]
 80047f4:	e01a      	b.n	800482c <motion_service_init+0x17c>
        uint32_t raw = motion_hw_encoder_read_raw(axis);
 80047f6:	7bbb      	ldrb	r3, [r7, #14]
 80047f8:	4618      	mov	r0, r3
 80047fa:	f7fe fb29 	bl	8002e50 <motion_hw_encoder_read_raw>
 80047fe:	6078      	str	r0, [r7, #4]
        if (motion_hw_encoder_bits(axis) == 16u) {
 8004800:	7bbb      	ldrb	r3, [r7, #14]
 8004802:	4618      	mov	r0, r3
 8004804:	f7fe fb4c 	bl	8002ea0 <motion_hw_encoder_bits>
 8004808:	4603      	mov	r3, r0
 800480a:	2b10      	cmp	r3, #16
 800480c:	d106      	bne.n	800481c <motion_service_init+0x16c>
            g_encoder_last_raw[axis] = raw & 0xFFFFu;
 800480e:	7bbb      	ldrb	r3, [r7, #14]
 8004810:	687a      	ldr	r2, [r7, #4]
 8004812:	b292      	uxth	r2, r2
 8004814:	491f      	ldr	r1, [pc, #124]	@ (8004894 <motion_service_init+0x1e4>)
 8004816:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800481a:	e004      	b.n	8004826 <motion_service_init+0x176>
        } else {
            g_encoder_last_raw[axis] = raw;
 800481c:	7bbb      	ldrb	r3, [r7, #14]
 800481e:	491d      	ldr	r1, [pc, #116]	@ (8004894 <motion_service_init+0x1e4>)
 8004820:	687a      	ldr	r2, [r7, #4]
 8004822:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004826:	7bbb      	ldrb	r3, [r7, #14]
 8004828:	3301      	adds	r3, #1
 800482a:	73bb      	strb	r3, [r7, #14]
 800482c:	7bbb      	ldrb	r3, [r7, #14]
 800482e:	2b02      	cmp	r3, #2
 8004830:	d9e1      	bls.n	80047f6 <motion_service_init+0x146>
        }
    }

    if (HAL_TIM_Base_Start_IT(&htim6) != HAL_OK) Error_Handler();
 8004832:	4831      	ldr	r0, [pc, #196]	@ (80048f8 <motion_service_init+0x248>)
 8004834:	f008 fa62 	bl	800ccfc <HAL_TIM_Base_Start_IT>
 8004838:	4603      	mov	r3, r0
 800483a:	2b00      	cmp	r3, #0
 800483c:	d001      	beq.n	8004842 <motion_service_init+0x192>
 800483e:	f002 ff61 	bl	8007704 <Error_Handler>
    if (HAL_TIM_Base_Start_IT(&htim7) != HAL_OK) Error_Handler();
 8004842:	482e      	ldr	r0, [pc, #184]	@ (80048fc <motion_service_init+0x24c>)
 8004844:	f008 fa5a 	bl	800ccfc <HAL_TIM_Base_Start_IT>
 8004848:	4603      	mov	r3, r0
 800484a:	2b00      	cmp	r3, #0
 800484c:	d001      	beq.n	8004852 <motion_service_init+0x1a2>
 800484e:	f002 ff59 	bl	8007704 <Error_Handler>

    LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "timers_ready");
 8004852:	4a2b      	ldr	r2, [pc, #172]	@ (8004900 <motion_service_init+0x250>)
 8004854:	4b2b      	ldr	r3, [pc, #172]	@ (8004904 <motion_service_init+0x254>)
 8004856:	9302      	str	r3, [sp, #8]
 8004858:	4b2b      	ldr	r3, [pc, #172]	@ (8004908 <motion_service_init+0x258>)
 800485a:	9301      	str	r3, [sp, #4]
 800485c:	4b2b      	ldr	r3, [pc, #172]	@ (800490c <motion_service_init+0x25c>)
 800485e:	9300      	str	r3, [sp, #0]
 8004860:	4613      	mov	r3, r2
 8004862:	2200      	movs	r2, #0
 8004864:	2100      	movs	r1, #0
 8004866:	2002      	movs	r0, #2
 8004868:	f7fe f934 	bl	8002ad4 <log_event_auto>
    printf("MOTION cfg: TIM6=%lu Hz, MAX_SPS=%lu\r\n",
 800486c:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8004870:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8004874:	4826      	ldr	r0, [pc, #152]	@ (8004910 <motion_service_init+0x260>)
 8004876:	f00c fa03 	bl	8010c80 <iprintf>
           (unsigned long)MOTION_TIM6_HZ,
           (unsigned long)MOTION_MAX_SPS);
}
 800487a:	bf00      	nop
 800487c:	3710      	adds	r7, #16
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}
 8004882:	bf00      	nop
 8004884:	20000124 	.word	0x20000124
 8004888:	2000012c 	.word	0x2000012c
 800488c:	200001c0 	.word	0x200001c0
 8004890:	20002dd8 	.word	0x20002dd8
 8004894:	20002df0 	.word	0x20002df0
 8004898:	20002e00 	.word	0x20002e00
 800489c:	20002e18 	.word	0x20002e18
 80048a0:	20002e78 	.word	0x20002e78
 80048a4:	20002e84 	.word	0x20002e84
 80048a8:	20002e24 	.word	0x20002e24
 80048ac:	20002e60 	.word	0x20002e60
 80048b0:	20002e6c 	.word	0x20002e6c
 80048b4:	20002dc8 	.word	0x20002dc8
 80048b8:	20002ea8 	.word	0x20002ea8
 80048bc:	20002eac 	.word	0x20002eac
 80048c0:	20002eb8 	.word	0x20002eb8
 80048c4:	20002ec4 	.word	0x20002ec4
 80048c8:	20002ed0 	.word	0x20002ed0
 80048cc:	20002ed4 	.word	0x20002ed4
 80048d0:	20002ee0 	.word	0x20002ee0
 80048d4:	20002eec 	.word	0x20002eec
 80048d8:	20000120 	.word	0x20000120
 80048dc:	20002dc2 	.word	0x20002dc2
 80048e0:	20002dc1 	.word	0x20002dc1
 80048e4:	20002dc0 	.word	0x20002dc0
 80048e8:	200001bc 	.word	0x200001bc
 80048ec:	20002e34 	.word	0x20002e34
 80048f0:	20002e40 	.word	0x20002e40
 80048f4:	20002e30 	.word	0x20002e30
 80048f8:	200031c8 	.word	0x200031c8
 80048fc:	20003214 	.word	0x20003214
 8004900:	08011f58 	.word	0x08011f58
 8004904:	08012184 	.word	0x08012184
 8004908:	08012194 	.word	0x08012194
 800490c:	08012198 	.word	0x08012198
 8004910:	080121a0 	.word	0x080121a0

08004914 <motion_on_tim6_tick>:
 *  - fecha largura de pulso
 *  - DEMO: DDA suave
 *  - Fila: caminho original
 * ======================= */
void motion_on_tim6_tick(void)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b09a      	sub	sp, #104	@ 0x68
 8004918:	af02      	add	r7, sp, #8
    // Incrementa base de tempo de 50 kHz para telemetria
    g_tim6_ticks++;
 800491a:	4ba0      	ldr	r3, [pc, #640]	@ (8004b9c <motion_on_tim6_tick+0x288>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	3301      	adds	r3, #1
 8004920:	4a9e      	ldr	r2, [pc, #632]	@ (8004b9c <motion_on_tim6_tick+0x288>)
 8004922:	6013      	str	r3, [r2, #0]
    if (g_status.state != MOTION_RUNNING || !g_has_active_segment)
 8004924:	4b9e      	ldr	r3, [pc, #632]	@ (8004ba0 <motion_on_tim6_tick+0x28c>)
 8004926:	781b      	ldrb	r3, [r3, #0]
 8004928:	b2db      	uxtb	r3, r3
 800492a:	2b02      	cmp	r3, #2
 800492c:	f040 831b 	bne.w	8004f66 <motion_on_tim6_tick+0x652>
 8004930:	4b9c      	ldr	r3, [pc, #624]	@ (8004ba4 <motion_on_tim6_tick+0x290>)
 8004932:	781b      	ldrb	r3, [r3, #0]
 8004934:	b2db      	uxtb	r3, r3
 8004936:	2b00      	cmp	r3, #0
 8004938:	f000 8315 	beq.w	8004f66 <motion_on_tim6_tick+0x652>
        return;

    /* 1) Fecha pulsos altos pendentes (garante largura do STEP) */
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800493c:	2300      	movs	r3, #0
 800493e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8004942:	e02e      	b.n	80049a2 <motion_on_tim6_tick+0x8e>
        motion_axis_state_t *ax = &g_axis_state[axis];
 8004944:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 8004948:	4613      	mov	r3, r2
 800494a:	005b      	lsls	r3, r3, #1
 800494c:	4413      	add	r3, r2
 800494e:	011b      	lsls	r3, r3, #4
 8004950:	4a95      	ldr	r2, [pc, #596]	@ (8004ba8 <motion_on_tim6_tick+0x294>)
 8004952:	4413      	add	r3, r2
 8004954:	607b      	str	r3, [r7, #4]
        if (ax->step_high) {
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	7d1b      	ldrb	r3, [r3, #20]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d012      	beq.n	8004984 <motion_on_tim6_tick+0x70>
            if (--ax->step_high == 0u) {
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	7d1b      	ldrb	r3, [r3, #20]
 8004962:	3b01      	subs	r3, #1
 8004964:	b2da      	uxtb	r2, r3
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	751a      	strb	r2, [r3, #20]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	7d1b      	ldrb	r3, [r3, #20]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d112      	bne.n	8004998 <motion_on_tim6_tick+0x84>
                motion_hw_step_low(axis);
 8004972:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8004976:	4618      	mov	r0, r3
 8004978:	f7fe fa46 	bl	8002e08 <motion_hw_step_low>
                ax->step_low = MOTION_STEP_LOW_TICKS; /* Para voltar ao comportamento anterior, defina MOTION_STEP_LOW_TICKS=0u */
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2201      	movs	r2, #1
 8004980:	755a      	strb	r2, [r3, #21]
 8004982:	e009      	b.n	8004998 <motion_on_tim6_tick+0x84>
            }
        } else if (ax->step_low) {
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	7d5b      	ldrb	r3, [r3, #21]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d005      	beq.n	8004998 <motion_on_tim6_tick+0x84>
            --ax->step_low;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	7d5b      	ldrb	r3, [r3, #21]
 8004990:	3b01      	subs	r3, #1
 8004992:	b2da      	uxtb	r2, r3
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	755a      	strb	r2, [r3, #21]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004998:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800499c:	3301      	adds	r3, #1
 800499e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80049a2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80049a6:	2b02      	cmp	r3, #2
 80049a8:	d9cc      	bls.n	8004944 <motion_on_tim6_tick+0x30>
        }
    }

    if (g_demo_continuous) {
 80049aa:	4b80      	ldr	r3, [pc, #512]	@ (8004bac <motion_on_tim6_tick+0x298>)
 80049ac:	781b      	ldrb	r3, [r3, #0]
 80049ae:	b2db      	uxtb	r3, r3
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	f000 80ef 	beq.w	8004b94 <motion_on_tim6_tick+0x280>
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80049b6:	2300      	movs	r3, #0
 80049b8:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
 80049bc:	e0e4      	b.n	8004b88 <motion_on_tim6_tick+0x274>
            motion_axis_state_t *ax = &g_axis_state[axis];
 80049be:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 80049c2:	4613      	mov	r3, r2
 80049c4:	005b      	lsls	r3, r3, #1
 80049c6:	4413      	add	r3, r2
 80049c8:	011b      	lsls	r3, r3, #4
 80049ca:	4a77      	ldr	r2, [pc, #476]	@ (8004ba8 <motion_on_tim6_tick+0x294>)
 80049cc:	4413      	add	r3, r2
 80049ce:	633b      	str	r3, [r7, #48]	@ 0x30

            if (ax->emitted_steps >= ax->total_steps) continue;
 80049d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049d2:	689a      	ldr	r2, [r3, #8]
 80049d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	429a      	cmp	r2, r3
 80049da:	f080 80cb 	bcs.w	8004b74 <motion_on_tim6_tick+0x260>

            /* guardas de ENABLE e DIR (atendem setup/hold do TMC5160) */
            if (ax->en_settle_ticks)  { ax->en_settle_ticks--;  continue; }
 80049de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049e0:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d008      	beq.n	80049fa <motion_on_tim6_tick+0xe6>
 80049e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049ea:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80049ee:	3b01      	subs	r3, #1
 80049f0:	b2da      	uxtb	r2, r3
 80049f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049f4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 80049f8:	e0c1      	b.n	8004b7e <motion_on_tim6_tick+0x26a>
            if (ax->dir_settle_ticks) { ax->dir_settle_ticks--; continue; }
 80049fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049fc:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d008      	beq.n	8004a16 <motion_on_tim6_tick+0x102>
 8004a04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a06:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8004a0a:	3b01      	subs	r3, #1
 8004a0c:	b2da      	uxtb	r2, r3
 8004a0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a10:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
 8004a14:	e0b3      	b.n	8004b7e <motion_on_tim6_tick+0x26a>

            if (ax->step_high) continue; /* ainda segurando pulso ALTO */
 8004a16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a18:	7d1b      	ldrb	r3, [r3, #20]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	f040 80ac 	bne.w	8004b78 <motion_on_tim6_tick+0x264>
            if (ax->step_low)  continue; 
 8004a20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a22:	7d5b      	ldrb	r3, [r3, #21]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	f040 80a9 	bne.w	8004b7c <motion_on_tim6_tick+0x268>

            /* DDA: acumula fase e emite STEP ao cruzar 1.0 */
            ax->dda_accum_q16 += ax->dda_inc_q16;
 8004a2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a2c:	699a      	ldr	r2, [r3, #24]
 8004a2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a30:	69db      	ldr	r3, [r3, #28]
 8004a32:	441a      	add	r2, r3
 8004a34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a36:	619a      	str	r2, [r3, #24]
            if (ax->dda_accum_q16 >= Q16_1) {
 8004a38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a3a:	699b      	ldr	r3, [r3, #24]
 8004a3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a40:	f0c0 809d 	bcc.w	8004b7e <motion_on_tim6_tick+0x26a>
                ax->dda_accum_q16 -= Q16_1;
 8004a44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a46:	699b      	ldr	r3, [r3, #24]
 8004a48:	f5a3 3280 	sub.w	r2, r3, #65536	@ 0x10000
 8004a4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a4e:	619a      	str	r2, [r3, #24]

                motion_hw_step_high(axis);
 8004a50:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004a54:	4618      	mov	r0, r3
 8004a56:	f7fe f9b3 	bl	8002dc0 <motion_hw_step_high>
                ax->step_high = MOTION_STEP_HIGH_TICKS;
 8004a5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a5c:	2201      	movs	r2, #1
 8004a5e:	751a      	strb	r2, [r3, #20]
                ++ax->emitted_steps;
 8004a60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a62:	689b      	ldr	r3, [r3, #8]
 8004a64:	1c5a      	adds	r2, r3, #1
 8004a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a68:	609a      	str	r2, [r3, #8]
                g_csv_stepcount[axis]++;
 8004a6a:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004a6e:	4a50      	ldr	r2, [pc, #320]	@ (8004bb0 <motion_on_tim6_tick+0x29c>)
 8004a70:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004a74:	3201      	adds	r2, #1
 8004a76:	494e      	ldr	r1, [pc, #312]	@ (8004bb0 <motion_on_tim6_tick+0x29c>)
 8004a78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                if (!g_csv_active[axis]) {
 8004a7c:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004a80:	4a4c      	ldr	r2, [pc, #304]	@ (8004bb4 <motion_on_tim6_tick+0x2a0>)
 8004a82:	5cd3      	ldrb	r3, [r2, r3]
 8004a84:	b2db      	uxtb	r3, r3
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d118      	bne.n	8004abc <motion_on_tim6_tick+0x1a8>
                    g_csv_active[axis] = 1u;
 8004a8a:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004a8e:	4a49      	ldr	r2, [pc, #292]	@ (8004bb4 <motion_on_tim6_tick+0x2a0>)
 8004a90:	2101      	movs	r1, #1
 8004a92:	54d1      	strb	r1, [r2, r3]
                    g_csv_armed[axis]  = 0u;
 8004a94:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004a98:	4a47      	ldr	r2, [pc, #284]	@ (8004bb8 <motion_on_tim6_tick+0x2a4>)
 8004a9a:	2100      	movs	r1, #0
 8004a9c:	54d1      	strb	r1, [r2, r3]
                    uint32_t now_t6 = g_tim6_ticks;
 8004a9e:	4b3f      	ldr	r3, [pc, #252]	@ (8004b9c <motion_on_tim6_tick+0x288>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    g_csv_t0_t6[axis] = now_t6;
 8004aa4:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004aa8:	4944      	ldr	r1, [pc, #272]	@ (8004bbc <motion_on_tim6_tick+0x2a8>)
 8004aaa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004aac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    g_csv_next_t6[axis] = now_t6;
 8004ab0:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004ab4:	4942      	ldr	r1, [pc, #264]	@ (8004bc0 <motion_on_tim6_tick+0x2ac>)
 8004ab6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ab8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                }
#if MOTION_CSV_AT_STEP && !MOTION_CSV_PRODUCE_IN_TIM6
                if (g_csv_active[axis]) {
 8004abc:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004ac0:	4a3c      	ldr	r2, [pc, #240]	@ (8004bb4 <motion_on_tim6_tick+0x2a0>)
 8004ac2:	5cd3      	ldrb	r3, [r2, r3]
 8004ac4:	b2db      	uxtb	r3, r3
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d059      	beq.n	8004b7e <motion_on_tim6_tick+0x26a>
                    uint32_t dt_t6 = g_tim6_ticks - g_csv_t0_t6[axis];
 8004aca:	4b34      	ldr	r3, [pc, #208]	@ (8004b9c <motion_on_tim6_tick+0x288>)
 8004acc:	681a      	ldr	r2, [r3, #0]
 8004ace:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004ad2:	493a      	ldr	r1, [pc, #232]	@ (8004bbc <motion_on_tim6_tick+0x2a8>)
 8004ad4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004ad8:	1ad3      	subs	r3, r2, r3
 8004ada:	62bb      	str	r3, [r7, #40]	@ 0x28
#if MOTION_CSV_TIME_IN_TICKS
                    uint32_t t_val = dt_t6;
#else
                    uint32_t t_val = dt_t6 / T6_TICKS_PER_MS;
 8004adc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ade:	4a39      	ldr	r2, [pc, #228]	@ (8004bc4 <motion_on_tim6_tick+0x2b0>)
 8004ae0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ae4:	091b      	lsrs	r3, r3, #4
 8004ae6:	627b      	str	r3, [r7, #36]	@ 0x24
#endif
                    int32_t rel = (int32_t)(g_encoder_position[axis] - g_encoder_origin[axis]);
 8004ae8:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004aec:	4a36      	ldr	r2, [pc, #216]	@ (8004bc8 <motion_on_tim6_tick+0x2b4>)
 8004aee:	00db      	lsls	r3, r3, #3
 8004af0:	4413      	add	r3, r2
 8004af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004af6:	4611      	mov	r1, r2
 8004af8:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004afc:	4a33      	ldr	r2, [pc, #204]	@ (8004bcc <motion_on_tim6_tick+0x2b8>)
 8004afe:	00db      	lsls	r3, r3, #3
 8004b00:	4413      	add	r3, r2
 8004b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b06:	4613      	mov	r3, r2
 8004b08:	1acb      	subs	r3, r1, r3
 8004b0a:	623b      	str	r3, [r7, #32]
                    if (g_csv_stepcount[axis] == 1u || (g_csv_stepcount[axis] % MOTION_CSV_STEP_DECIM) == 0u) {
 8004b0c:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004b10:	4a27      	ldr	r2, [pc, #156]	@ (8004bb0 <motion_on_tim6_tick+0x29c>)
 8004b12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b16:	2b01      	cmp	r3, #1
 8004b18:	d00e      	beq.n	8004b38 <motion_on_tim6_tick+0x224>
 8004b1a:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004b1e:	4a24      	ldr	r2, [pc, #144]	@ (8004bb0 <motion_on_tim6_tick+0x29c>)
 8004b20:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004b24:	4b27      	ldr	r3, [pc, #156]	@ (8004bc4 <motion_on_tim6_tick+0x2b0>)
 8004b26:	fba3 1302 	umull	r1, r3, r3, r2
 8004b2a:	095b      	lsrs	r3, r3, #5
 8004b2c:	2164      	movs	r1, #100	@ 0x64
 8004b2e:	fb01 f303 	mul.w	r3, r1, r3
 8004b32:	1ad3      	subs	r3, r2, r3
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d122      	bne.n	8004b7e <motion_on_tim6_tick+0x26a>
                        uint32_t pm = motion_lock();
 8004b38:	f7fe faaa 	bl	8003090 <motion_lock>
 8004b3c:	61f8      	str	r0, [r7, #28]
                        uint32_t id = ++g_csv_seq[axis];
 8004b3e:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 8004b42:	4b23      	ldr	r3, [pc, #140]	@ (8004bd0 <motion_on_tim6_tick+0x2bc>)
 8004b44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b48:	3301      	adds	r3, #1
 8004b4a:	4921      	ldr	r1, [pc, #132]	@ (8004bd0 <motion_on_tim6_tick+0x2bc>)
 8004b4c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8004b50:	61bb      	str	r3, [r7, #24]
                        motion_unlock(pm);
 8004b52:	69f8      	ldr	r0, [r7, #28]
 8004b54:	f7fe faad 	bl	80030b2 <motion_unlock>
                        motion_csv_print(axis, id, t_val, rel, g_csv_stepcount[axis]);
 8004b58:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004b5c:	4a14      	ldr	r2, [pc, #80]	@ (8004bb0 <motion_on_tim6_tick+0x29c>)
 8004b5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b62:	f897 005e 	ldrb.w	r0, [r7, #94]	@ 0x5e
 8004b66:	9300      	str	r3, [sp, #0]
 8004b68:	6a3b      	ldr	r3, [r7, #32]
 8004b6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b6c:	69b9      	ldr	r1, [r7, #24]
 8004b6e:	f7fe fa81 	bl	8003074 <motion_csv_print>
 8004b72:	e004      	b.n	8004b7e <motion_on_tim6_tick+0x26a>
            if (ax->emitted_steps >= ax->total_steps) continue;
 8004b74:	bf00      	nop
 8004b76:	e002      	b.n	8004b7e <motion_on_tim6_tick+0x26a>
            if (ax->step_high) continue; /* ainda segurando pulso ALTO */
 8004b78:	bf00      	nop
 8004b7a:	e000      	b.n	8004b7e <motion_on_tim6_tick+0x26a>
            if (ax->step_low)  continue; 
 8004b7c:	bf00      	nop
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004b7e:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004b82:	3301      	adds	r3, #1
 8004b84:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
 8004b88:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004b8c:	2b02      	cmp	r3, #2
 8004b8e:	f67f af16 	bls.w	80049be <motion_on_tim6_tick+0xaa>
 8004b92:	e122      	b.n	8004dda <motion_on_tim6_tick+0x4c6>
            }
        }
    }
    else {
        /* 3) Caminho original (fila): preservado */
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004b94:	2300      	movs	r3, #0
 8004b96:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
 8004b9a:	e119      	b.n	8004dd0 <motion_on_tim6_tick+0x4bc>
 8004b9c:	20000120 	.word	0x20000120
 8004ba0:	20000124 	.word	0x20000124
 8004ba4:	200001bc 	.word	0x200001bc
 8004ba8:	2000012c 	.word	0x2000012c
 8004bac:	20002ef8 	.word	0x20002ef8
 8004bb0:	20002eb8 	.word	0x20002eb8
 8004bb4:	20002ea8 	.word	0x20002ea8
 8004bb8:	20002ed0 	.word	0x20002ed0
 8004bbc:	20002ed4 	.word	0x20002ed4
 8004bc0:	20002ee0 	.word	0x20002ee0
 8004bc4:	51eb851f 	.word	0x51eb851f
 8004bc8:	20002dd8 	.word	0x20002dd8
 8004bcc:	20002e00 	.word	0x20002e00
 8004bd0:	20002eec 	.word	0x20002eec
            motion_axis_state_t *ax = &g_axis_state[axis];
 8004bd4:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 8004bd8:	4613      	mov	r3, r2
 8004bda:	005b      	lsls	r3, r3, #1
 8004bdc:	4413      	add	r3, r2
 8004bde:	011b      	lsls	r3, r3, #4
 8004be0:	4aa5      	ldr	r2, [pc, #660]	@ (8004e78 <motion_on_tim6_tick+0x564>)
 8004be2:	4413      	add	r3, r2
 8004be4:	64fb      	str	r3, [r7, #76]	@ 0x4c

            if (ax->step_high) continue;
 8004be6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004be8:	7d1b      	ldrb	r3, [r3, #20]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	f040 80e6 	bne.w	8004dbc <motion_on_tim6_tick+0x4a8>
            if (ax->step_low)  continue; 
 8004bf0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004bf2:	7d5b      	ldrb	r3, [r3, #21]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	f040 80e3 	bne.w	8004dc0 <motion_on_tim6_tick+0x4ac>
            if (ax->emitted_steps >= ax->total_steps) continue;
 8004bfa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004bfc:	689a      	ldr	r2, [r3, #8]
 8004bfe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	429a      	cmp	r2, r3
 8004c04:	f080 80de 	bcs.w	8004dc4 <motion_on_tim6_tick+0x4b0>

            if (ax->en_settle_ticks)  { ax->en_settle_ticks--;  continue; }
 8004c08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c0a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d008      	beq.n	8004c24 <motion_on_tim6_tick+0x310>
 8004c12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c14:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8004c18:	3b01      	subs	r3, #1
 8004c1a:	b2da      	uxtb	r2, r3
 8004c1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c1e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 8004c22:	e0d0      	b.n	8004dc6 <motion_on_tim6_tick+0x4b2>
            if (ax->dir_settle_ticks) { ax->dir_settle_ticks--; continue; }
 8004c24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c26:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d008      	beq.n	8004c40 <motion_on_tim6_tick+0x32c>
 8004c2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c30:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8004c34:	3b01      	subs	r3, #1
 8004c36:	b2da      	uxtb	r2, r3
 8004c38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c3a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
 8004c3e:	e0c2      	b.n	8004dc6 <motion_on_tim6_tick+0x4b2>

            /* DDA (fila): acumula fase e emite STEP no cruzamento de 1.0 */
            ax->dda_accum_q16 += ax->dda_inc_q16;
 8004c40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c42:	699a      	ldr	r2, [r3, #24]
 8004c44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c46:	69db      	ldr	r3, [r3, #28]
 8004c48:	441a      	add	r2, r3
 8004c4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c4c:	619a      	str	r2, [r3, #24]
            if (ax->dda_accum_q16 >= Q16_1) {
 8004c4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c50:	699b      	ldr	r3, [r3, #24]
 8004c52:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c56:	f0c0 80b6 	bcc.w	8004dc6 <motion_on_tim6_tick+0x4b2>
                ax->dda_accum_q16 -= Q16_1;
 8004c5a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c5c:	699b      	ldr	r3, [r3, #24]
 8004c5e:	f5a3 3280 	sub.w	r2, r3, #65536	@ 0x10000
 8004c62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c64:	619a      	str	r2, [r3, #24]
                if (ax->emitted_steps < ax->total_steps) {
 8004c66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c68:	689a      	ldr	r2, [r3, #8]
 8004c6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	429a      	cmp	r2, r3
 8004c70:	f080 80a9 	bcs.w	8004dc6 <motion_on_tim6_tick+0x4b2>
                    motion_hw_step_high(axis);
 8004c74:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004c78:	4618      	mov	r0, r3
 8004c7a:	f7fe f8a1 	bl	8002dc0 <motion_hw_step_high>
                    ax->step_high = MOTION_STEP_HIGH_TICKS;
 8004c7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c80:	2201      	movs	r2, #1
 8004c82:	751a      	strb	r2, [r3, #20]
                    ++ax->emitted_steps;
 8004c84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c86:	689b      	ldr	r3, [r3, #8]
 8004c88:	1c5a      	adds	r2, r3, #1
 8004c8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c8c:	609a      	str	r2, [r3, #8]
                    g_csv_stepcount[axis]++;
 8004c8e:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004c92:	4a7a      	ldr	r2, [pc, #488]	@ (8004e7c <motion_on_tim6_tick+0x568>)
 8004c94:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004c98:	3201      	adds	r2, #1
 8004c9a:	4978      	ldr	r1, [pc, #480]	@ (8004e7c <motion_on_tim6_tick+0x568>)
 8004c9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    ax->target_steps = ax->emitted_steps;
 8004ca0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ca2:	689a      	ldr	r2, [r3, #8]
 8004ca4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ca6:	605a      	str	r2, [r3, #4]
                    /* Garanta ativação no primeiro STEP mesmo se o "arming" atrasar */
                    if ((g_csv_armed[axis] || g_csv_stepcount[axis] == 1u) && !g_csv_active[axis]) {
 8004ca8:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004cac:	4a74      	ldr	r2, [pc, #464]	@ (8004e80 <motion_on_tim6_tick+0x56c>)
 8004cae:	5cd3      	ldrb	r3, [r2, r3]
 8004cb0:	b2db      	uxtb	r3, r3
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d106      	bne.n	8004cc4 <motion_on_tim6_tick+0x3b0>
 8004cb6:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004cba:	4a70      	ldr	r2, [pc, #448]	@ (8004e7c <motion_on_tim6_tick+0x568>)
 8004cbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004cc0:	2b01      	cmp	r3, #1
 8004cc2:	d11f      	bne.n	8004d04 <motion_on_tim6_tick+0x3f0>
 8004cc4:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004cc8:	4a6e      	ldr	r2, [pc, #440]	@ (8004e84 <motion_on_tim6_tick+0x570>)
 8004cca:	5cd3      	ldrb	r3, [r2, r3]
 8004ccc:	b2db      	uxtb	r3, r3
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d118      	bne.n	8004d04 <motion_on_tim6_tick+0x3f0>
                        g_csv_active[axis] = 1u;
 8004cd2:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004cd6:	4a6b      	ldr	r2, [pc, #428]	@ (8004e84 <motion_on_tim6_tick+0x570>)
 8004cd8:	2101      	movs	r1, #1
 8004cda:	54d1      	strb	r1, [r2, r3]
                        g_csv_armed[axis]  = 0u;
 8004cdc:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004ce0:	4a67      	ldr	r2, [pc, #412]	@ (8004e80 <motion_on_tim6_tick+0x56c>)
 8004ce2:	2100      	movs	r1, #0
 8004ce4:	54d1      	strb	r1, [r2, r3]
                        uint32_t now_t6 = g_tim6_ticks;
 8004ce6:	4b68      	ldr	r3, [pc, #416]	@ (8004e88 <motion_on_tim6_tick+0x574>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	64bb      	str	r3, [r7, #72]	@ 0x48
                        g_csv_t0_t6[axis] = now_t6;
 8004cec:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004cf0:	4966      	ldr	r1, [pc, #408]	@ (8004e8c <motion_on_tim6_tick+0x578>)
 8004cf2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004cf4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                        g_csv_next_t6[axis] = now_t6;
 8004cf8:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004cfc:	4964      	ldr	r1, [pc, #400]	@ (8004e90 <motion_on_tim6_tick+0x57c>)
 8004cfe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004d00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    }
#if MOTION_CSV_AT_STEP && !MOTION_CSV_PRODUCE_IN_TIM6
                    if (g_csv_active[axis]) {
 8004d04:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004d08:	4a5e      	ldr	r2, [pc, #376]	@ (8004e84 <motion_on_tim6_tick+0x570>)
 8004d0a:	5cd3      	ldrb	r3, [r2, r3]
 8004d0c:	b2db      	uxtb	r3, r3
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d059      	beq.n	8004dc6 <motion_on_tim6_tick+0x4b2>
                        uint32_t dt_t6 = g_tim6_ticks - g_csv_t0_t6[axis];
 8004d12:	4b5d      	ldr	r3, [pc, #372]	@ (8004e88 <motion_on_tim6_tick+0x574>)
 8004d14:	681a      	ldr	r2, [r3, #0]
 8004d16:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004d1a:	495c      	ldr	r1, [pc, #368]	@ (8004e8c <motion_on_tim6_tick+0x578>)
 8004d1c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004d20:	1ad3      	subs	r3, r2, r3
 8004d22:	647b      	str	r3, [r7, #68]	@ 0x44
#if MOTION_CSV_TIME_IN_TICKS
                        uint32_t t_val = dt_t6;
#else
                        uint32_t t_val = dt_t6 / T6_TICKS_PER_MS;
 8004d24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d26:	4a5b      	ldr	r2, [pc, #364]	@ (8004e94 <motion_on_tim6_tick+0x580>)
 8004d28:	fba2 2303 	umull	r2, r3, r2, r3
 8004d2c:	091b      	lsrs	r3, r3, #4
 8004d2e:	643b      	str	r3, [r7, #64]	@ 0x40
#endif
                        int32_t rel = (int32_t)(g_encoder_position[axis] - g_encoder_origin[axis]);
 8004d30:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004d34:	4a58      	ldr	r2, [pc, #352]	@ (8004e98 <motion_on_tim6_tick+0x584>)
 8004d36:	00db      	lsls	r3, r3, #3
 8004d38:	4413      	add	r3, r2
 8004d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d3e:	4611      	mov	r1, r2
 8004d40:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004d44:	4a55      	ldr	r2, [pc, #340]	@ (8004e9c <motion_on_tim6_tick+0x588>)
 8004d46:	00db      	lsls	r3, r3, #3
 8004d48:	4413      	add	r3, r2
 8004d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d4e:	4613      	mov	r3, r2
 8004d50:	1acb      	subs	r3, r1, r3
 8004d52:	63fb      	str	r3, [r7, #60]	@ 0x3c
                        if (g_csv_stepcount[axis] == 1u || (g_csv_stepcount[axis] % MOTION_CSV_STEP_DECIM) == 0u) {
 8004d54:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004d58:	4a48      	ldr	r2, [pc, #288]	@ (8004e7c <motion_on_tim6_tick+0x568>)
 8004d5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d5e:	2b01      	cmp	r3, #1
 8004d60:	d00e      	beq.n	8004d80 <motion_on_tim6_tick+0x46c>
 8004d62:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004d66:	4a45      	ldr	r2, [pc, #276]	@ (8004e7c <motion_on_tim6_tick+0x568>)
 8004d68:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004d6c:	4b49      	ldr	r3, [pc, #292]	@ (8004e94 <motion_on_tim6_tick+0x580>)
 8004d6e:	fba3 1302 	umull	r1, r3, r3, r2
 8004d72:	095b      	lsrs	r3, r3, #5
 8004d74:	2164      	movs	r1, #100	@ 0x64
 8004d76:	fb01 f303 	mul.w	r3, r1, r3
 8004d7a:	1ad3      	subs	r3, r2, r3
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d122      	bne.n	8004dc6 <motion_on_tim6_tick+0x4b2>
                            uint32_t pm = motion_lock();
 8004d80:	f7fe f986 	bl	8003090 <motion_lock>
 8004d84:	63b8      	str	r0, [r7, #56]	@ 0x38
                            uint32_t id = ++g_csv_seq[axis];
 8004d86:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 8004d8a:	4b45      	ldr	r3, [pc, #276]	@ (8004ea0 <motion_on_tim6_tick+0x58c>)
 8004d8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d90:	3301      	adds	r3, #1
 8004d92:	4943      	ldr	r1, [pc, #268]	@ (8004ea0 <motion_on_tim6_tick+0x58c>)
 8004d94:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8004d98:	637b      	str	r3, [r7, #52]	@ 0x34
                            motion_unlock(pm);
 8004d9a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004d9c:	f7fe f989 	bl	80030b2 <motion_unlock>
                            motion_csv_print(axis, id, t_val, rel, g_csv_stepcount[axis]);
 8004da0:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004da4:	4a35      	ldr	r2, [pc, #212]	@ (8004e7c <motion_on_tim6_tick+0x568>)
 8004da6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004daa:	f897 005d 	ldrb.w	r0, [r7, #93]	@ 0x5d
 8004dae:	9300      	str	r3, [sp, #0]
 8004db0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004db2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004db4:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004db6:	f7fe f95d 	bl	8003074 <motion_csv_print>
 8004dba:	e004      	b.n	8004dc6 <motion_on_tim6_tick+0x4b2>
            if (ax->step_high) continue;
 8004dbc:	bf00      	nop
 8004dbe:	e002      	b.n	8004dc6 <motion_on_tim6_tick+0x4b2>
            if (ax->step_low)  continue; 
 8004dc0:	bf00      	nop
 8004dc2:	e000      	b.n	8004dc6 <motion_on_tim6_tick+0x4b2>
            if (ax->emitted_steps >= ax->total_steps) continue;
 8004dc4:	bf00      	nop
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004dc6:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004dca:	3301      	adds	r3, #1
 8004dcc:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
 8004dd0:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004dd4:	2b02      	cmp	r3, #2
 8004dd6:	f67f aefd 	bls.w	8004bd4 <motion_on_tim6_tick+0x2c0>
            } while ((int32_t)(now_t6 - g_csv_next_prod_t6) >= 0);
        }
    }
#endif

    uint32_t primask = motion_lock();
 8004dda:	f7fe f959 	bl	8003090 <motion_lock>
 8004dde:	6178      	str	r0, [r7, #20]
    if (g_has_active_segment) {
 8004de0:	4b30      	ldr	r3, [pc, #192]	@ (8004ea4 <motion_on_tim6_tick+0x590>)
 8004de2:	781b      	ldrb	r3, [r3, #0]
 8004de4:	b2db      	uxtb	r3, r3
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	f000 80b9 	beq.w	8004f5e <motion_on_tim6_tick+0x64a>
        uint8_t confirm = 1u;
 8004dec:	2301      	movs	r3, #1
 8004dee:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004df2:	2300      	movs	r3, #0
 8004df4:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 8004df8:	e01b      	b.n	8004e32 <motion_on_tim6_tick+0x51e>
            const motion_axis_state_t *ax = &g_axis_state[axis];
 8004dfa:	f897 205b 	ldrb.w	r2, [r7, #91]	@ 0x5b
 8004dfe:	4613      	mov	r3, r2
 8004e00:	005b      	lsls	r3, r3, #1
 8004e02:	4413      	add	r3, r2
 8004e04:	011b      	lsls	r3, r3, #4
 8004e06:	4a1c      	ldr	r2, [pc, #112]	@ (8004e78 <motion_on_tim6_tick+0x564>)
 8004e08:	4413      	add	r3, r2
 8004e0a:	613b      	str	r3, [r7, #16]
            if (ax->emitted_steps < ax->total_steps || ax->step_high) {
 8004e0c:	693b      	ldr	r3, [r7, #16]
 8004e0e:	689a      	ldr	r2, [r3, #8]
 8004e10:	693b      	ldr	r3, [r7, #16]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	429a      	cmp	r2, r3
 8004e16:	d303      	bcc.n	8004e20 <motion_on_tim6_tick+0x50c>
 8004e18:	693b      	ldr	r3, [r7, #16]
 8004e1a:	7d1b      	ldrb	r3, [r3, #20]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d003      	beq.n	8004e28 <motion_on_tim6_tick+0x514>
                confirm = 0u; break;
 8004e20:	2300      	movs	r3, #0
 8004e22:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
 8004e26:	e008      	b.n	8004e3a <motion_on_tim6_tick+0x526>
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004e28:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8004e2c:	3301      	adds	r3, #1
 8004e2e:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 8004e32:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8004e36:	2b02      	cmp	r3, #2
 8004e38:	d9df      	bls.n	8004dfa <motion_on_tim6_tick+0x4e6>
            }
        }
#if MOTION_PROGRESS_MODE
        /* Confirmar término apenas quando não houver trabalho (ativo+fila)
           em NENHUM eixo. Usa soma O(1) por eixo (ativo + fila acumulada). */
        if (!confirm) {
 8004e3a:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d14d      	bne.n	8004ede <motion_on_tim6_tick+0x5ca>
            uint32_t rem_all = 0u;
 8004e42:	2300      	movs	r3, #0
 8004e44:	657b      	str	r3, [r7, #84]	@ 0x54
            for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8004e46:	2300      	movs	r3, #0
 8004e48:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8004e4c:	e03d      	b.n	8004eca <motion_on_tim6_tick+0x5b6>
                const motion_axis_state_t *ax = &g_axis_state[a];
 8004e4e:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 8004e52:	4613      	mov	r3, r2
 8004e54:	005b      	lsls	r3, r3, #1
 8004e56:	4413      	add	r3, r2
 8004e58:	011b      	lsls	r3, r3, #4
 8004e5a:	4a07      	ldr	r2, [pc, #28]	@ (8004e78 <motion_on_tim6_tick+0x564>)
 8004e5c:	4413      	add	r3, r2
 8004e5e:	60fb      	str	r3, [r7, #12]
                uint32_t active = (ax->total_steps > ax->emitted_steps)
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681a      	ldr	r2, [r3, #0]
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	689b      	ldr	r3, [r3, #8]
                                  ? (ax->total_steps - ax->emitted_steps) : 0u;
 8004e68:	429a      	cmp	r2, r3
 8004e6a:	d91d      	bls.n	8004ea8 <motion_on_tim6_tick+0x594>
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681a      	ldr	r2, [r3, #0]
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	689b      	ldr	r3, [r3, #8]
 8004e74:	1ad3      	subs	r3, r2, r3
 8004e76:	e018      	b.n	8004eaa <motion_on_tim6_tick+0x596>
 8004e78:	2000012c 	.word	0x2000012c
 8004e7c:	20002eb8 	.word	0x20002eb8
 8004e80:	20002ed0 	.word	0x20002ed0
 8004e84:	20002ea8 	.word	0x20002ea8
 8004e88:	20000120 	.word	0x20000120
 8004e8c:	20002ed4 	.word	0x20002ed4
 8004e90:	20002ee0 	.word	0x20002ee0
 8004e94:	51eb851f 	.word	0x51eb851f
 8004e98:	20002dd8 	.word	0x20002dd8
 8004e9c:	20002e00 	.word	0x20002e00
 8004ea0:	20002eec 	.word	0x20002eec
 8004ea4:	200001bc 	.word	0x200001bc
 8004ea8:	2300      	movs	r3, #0
                uint32_t active = (ax->total_steps > ax->emitted_steps)
 8004eaa:	60bb      	str	r3, [r7, #8]
                rem_all += active + g_queue_rem_steps[a];
 8004eac:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8004eb0:	4a2f      	ldr	r2, [pc, #188]	@ (8004f70 <motion_on_tim6_tick+0x65c>)
 8004eb2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004eb6:	68bb      	ldr	r3, [r7, #8]
 8004eb8:	4413      	add	r3, r2
 8004eba:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004ebc:	4413      	add	r3, r2
 8004ebe:	657b      	str	r3, [r7, #84]	@ 0x54
            for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8004ec0:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8004ec4:	3301      	adds	r3, #1
 8004ec6:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8004eca:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8004ece:	2b02      	cmp	r3, #2
 8004ed0:	d9bd      	bls.n	8004e4e <motion_on_tim6_tick+0x53a>
            }
            if (rem_all == 0u) {
 8004ed2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d102      	bne.n	8004ede <motion_on_tim6_tick+0x5ca>
                confirm = 1u;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
            }
        }
#endif
        if (confirm) {
 8004ede:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d03b      	beq.n	8004f5e <motion_on_tim6_tick+0x64a>
            if (motion_try_start_next_locked()) {
 8004ee6:	f7ff fa35 	bl	8004354 <motion_try_start_next_locked>
 8004eea:	4603      	mov	r3, r0
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d003      	beq.n	8004ef8 <motion_on_tim6_tick+0x5e4>
                g_status.state = MOTION_RUNNING;
 8004ef0:	4b20      	ldr	r3, [pc, #128]	@ (8004f74 <motion_on_tim6_tick+0x660>)
 8004ef2:	2202      	movs	r2, #2
 8004ef4:	701a      	strb	r2, [r3, #0]
 8004ef6:	e030      	b.n	8004f5a <motion_on_tim6_tick+0x646>
#if MOTION_DEBUG_FLOW
                printf("[FLOW next_segment started]\r\n");
#endif
            } else {
                g_has_active_segment = 0u;
 8004ef8:	4b1f      	ldr	r3, [pc, #124]	@ (8004f78 <motion_on_tim6_tick+0x664>)
 8004efa:	2200      	movs	r2, #0
 8004efc:	701a      	strb	r2, [r3, #0]
                motion_stop_all_axes_locked();
 8004efe:	f7ff f815 	bl	8003f2c <motion_stop_all_axes_locked>
                g_status.state = MOTION_DONE;
 8004f02:	4b1c      	ldr	r3, [pc, #112]	@ (8004f74 <motion_on_tim6_tick+0x660>)
 8004f04:	2205      	movs	r2, #5
 8004f06:	701a      	strb	r2, [r3, #0]
                motion_send_move_end_response(g_active_frame_id, 0u /* natural_done */);
 8004f08:	4b1c      	ldr	r3, [pc, #112]	@ (8004f7c <motion_on_tim6_tick+0x668>)
 8004f0a:	781b      	ldrb	r3, [r3, #0]
 8004f0c:	2100      	movs	r1, #0
 8004f0e:	4618      	mov	r0, r3
 8004f10:	f7ff fb96 	bl	8004640 <motion_send_move_end_response>
                // Fim do movimento: encerrar sessão CSV e zerar contadores
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8004f14:	2300      	movs	r3, #0
 8004f16:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 8004f1a:	e01a      	b.n	8004f52 <motion_on_tim6_tick+0x63e>
            g_csv_active[a] = 0u;
 8004f1c:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8004f20:	4a17      	ldr	r2, [pc, #92]	@ (8004f80 <motion_on_tim6_tick+0x66c>)
 8004f22:	2100      	movs	r1, #0
 8004f24:	54d1      	strb	r1, [r2, r3]
            g_csv_armed[a]  = 0u;
 8004f26:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8004f2a:	4a16      	ldr	r2, [pc, #88]	@ (8004f84 <motion_on_tim6_tick+0x670>)
 8004f2c:	2100      	movs	r1, #0
 8004f2e:	54d1      	strb	r1, [r2, r3]
            g_csv_stepcount[a] = 0u;
 8004f30:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8004f34:	4a14      	ldr	r2, [pc, #80]	@ (8004f88 <motion_on_tim6_tick+0x674>)
 8004f36:	2100      	movs	r1, #0
 8004f38:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_seq[a] = 0u;
 8004f3c:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8004f40:	4a12      	ldr	r2, [pc, #72]	@ (8004f8c <motion_on_tim6_tick+0x678>)
 8004f42:	2100      	movs	r1, #0
 8004f44:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8004f48:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8004f4c:	3301      	adds	r3, #1
 8004f4e:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 8004f52:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8004f56:	2b02      	cmp	r3, #2
 8004f58:	d9e0      	bls.n	8004f1c <motion_on_tim6_tick+0x608>
        }
            }
            motion_refresh_status_locked();
 8004f5a:	f7fe fe3d 	bl	8003bd8 <motion_refresh_status_locked>
        }
    }
    motion_unlock(primask);
 8004f5e:	6978      	ldr	r0, [r7, #20]
 8004f60:	f7fe f8a7 	bl	80030b2 <motion_unlock>
 8004f64:	e000      	b.n	8004f68 <motion_on_tim6_tick+0x654>
        return;
 8004f66:	bf00      	nop
}
 8004f68:	3760      	adds	r7, #96	@ 0x60
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}
 8004f6e:	bf00      	nop
 8004f70:	20002dc8 	.word	0x20002dc8
 8004f74:	20000124 	.word	0x20000124
 8004f78:	200001bc 	.word	0x200001bc
 8004f7c:	20002dc4 	.word	0x20002dc4
 8004f80:	20002ea8 	.word	0x20002ea8
 8004f84:	20002ed0 	.word	0x20002ed0
 8004f88:	20002eb8 	.word	0x20002eb8
 8004f8c:	20002eec 	.word	0x20002eec

08004f90 <motion_on_tim7_tick>:
 *  - Atualiza encoders
 *  - DEMO: rampa e dda_inc
 *  - Fila: sua original de target_steps
 * ======================= */
void motion_on_tim7_tick(void)
{
 8004f90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f94:	b0ec      	sub	sp, #432	@ 0x1b0
 8004f96:	af06      	add	r7, sp, #24
    motion_update_encoders();
 8004f98:	f7ff f9f6 	bl	8004388 <motion_update_encoders>

#if (MOTION_CSV_SAMPLE_MS + 0u) > 0u && !MOTION_CSV_PRODUCE_IN_TIM6
    // Emite CSV (axis,time,rel,steps) periodicamente usando base de tempo do TIM6
    uint32_t now_t6 = g_tim6_ticks;
 8004f9c:	4bc4      	ldr	r3, [pc, #784]	@ (80052b0 <motion_on_tim7_tick+0x320>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197
 8004faa:	e07f      	b.n	80050ac <motion_on_tim7_tick+0x11c>
        if (!g_csv_active[axis]) continue;
 8004fac:	f897 2197 	ldrb.w	r2, [r7, #407]	@ 0x197
 8004fb0:	4bc0      	ldr	r3, [pc, #768]	@ (80052b4 <motion_on_tim7_tick+0x324>)
 8004fb2:	5c9b      	ldrb	r3, [r3, r2]
 8004fb4:	b2db      	uxtb	r3, r3
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d072      	beq.n	80050a0 <motion_on_tim7_tick+0x110>
        if ((int32_t)(now_t6 - g_csv_next_t6[axis]) >= 0) {
 8004fba:	f897 2197 	ldrb.w	r2, [r7, #407]	@ 0x197
 8004fbe:	4bbe      	ldr	r3, [pc, #760]	@ (80052b8 <motion_on_tim7_tick+0x328>)
 8004fc0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004fc4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004fc8:	1a9b      	subs	r3, r3, r2
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	db69      	blt.n	80050a2 <motion_on_tim7_tick+0x112>
            int32_t rel = (int32_t)(g_encoder_position[axis] - g_encoder_origin[axis]);
 8004fce:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 8004fd2:	4aba      	ldr	r2, [pc, #744]	@ (80052bc <motion_on_tim7_tick+0x32c>)
 8004fd4:	00db      	lsls	r3, r3, #3
 8004fd6:	4413      	add	r3, r2
 8004fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fdc:	4611      	mov	r1, r2
 8004fde:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 8004fe2:	4ab7      	ldr	r2, [pc, #732]	@ (80052c0 <motion_on_tim7_tick+0x330>)
 8004fe4:	00db      	lsls	r3, r3, #3
 8004fe6:	4413      	add	r3, r2
 8004fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fec:	4613      	mov	r3, r2
 8004fee:	1acb      	subs	r3, r1, r3
 8004ff0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
            uint32_t dt_t6 = now_t6 - g_csv_t0_t6[axis];
 8004ff4:	f897 2197 	ldrb.w	r2, [r7, #407]	@ 0x197
 8004ff8:	4bb2      	ldr	r3, [pc, #712]	@ (80052c4 <motion_on_tim7_tick+0x334>)
 8004ffa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004ffe:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8005002:	1a9b      	subs	r3, r3, r2
 8005004:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
#if MOTION_CSV_TIME_IN_TICKS
            uint32_t t_val = dt_t6;
#else
            uint32_t t_val = dt_t6 / T6_TICKS_PER_MS;
 8005008:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800500c:	4bae      	ldr	r3, [pc, #696]	@ (80052c8 <motion_on_tim7_tick+0x338>)
 800500e:	fba3 2302 	umull	r2, r3, r3, r2
 8005012:	091b      	lsrs	r3, r3, #4
 8005014:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
#endif
            uint32_t pm = motion_lock();
 8005018:	f7fe f83a 	bl	8003090 <motion_lock>
 800501c:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
            uint32_t id = ++g_csv_seq[axis];
 8005020:	f897 1197 	ldrb.w	r1, [r7, #407]	@ 0x197
 8005024:	4ba9      	ldr	r3, [pc, #676]	@ (80052cc <motion_on_tim7_tick+0x33c>)
 8005026:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800502a:	1c5a      	adds	r2, r3, #1
 800502c:	4ba7      	ldr	r3, [pc, #668]	@ (80052cc <motion_on_tim7_tick+0x33c>)
 800502e:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 8005032:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
            motion_unlock(pm);
 8005036:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 800503a:	f7fe f83a 	bl	80030b2 <motion_unlock>
            motion_csv_print(axis, id, t_val, rel, g_csv_stepcount[axis]);
 800503e:	f897 2197 	ldrb.w	r2, [r7, #407]	@ 0x197
 8005042:	4ba3      	ldr	r3, [pc, #652]	@ (80052d0 <motion_on_tim7_tick+0x340>)
 8005044:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005048:	f897 0197 	ldrb.w	r0, [r7, #407]	@ 0x197
 800504c:	9300      	str	r3, [sp, #0]
 800504e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005052:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8005056:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 800505a:	f7fe f80b 	bl	8003074 <motion_csv_print>
            uint32_t inc_ticks = ((uint32_t)MOTION_CSV_SAMPLE_MS) * (uint32_t)T6_TICKS_PER_MS;
 800505e:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8005062:	f5a3 7280 	sub.w	r2, r3, #256	@ 0x100
 8005066:	2332      	movs	r3, #50	@ 0x32
 8005068:	6013      	str	r3, [r2, #0]
            do { g_csv_next_t6[axis] += inc_ticks; } while ((int32_t)(now_t6 - g_csv_next_t6[axis]) >= 0);
 800506a:	f897 2197 	ldrb.w	r2, [r7, #407]	@ 0x197
 800506e:	4b92      	ldr	r3, [pc, #584]	@ (80052b8 <motion_on_tim7_tick+0x328>)
 8005070:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005074:	f897 1197 	ldrb.w	r1, [r7, #407]	@ 0x197
 8005078:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 800507c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	441a      	add	r2, r3
 8005084:	4b8c      	ldr	r3, [pc, #560]	@ (80052b8 <motion_on_tim7_tick+0x328>)
 8005086:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 800508a:	f897 2197 	ldrb.w	r2, [r7, #407]	@ 0x197
 800508e:	4b8a      	ldr	r3, [pc, #552]	@ (80052b8 <motion_on_tim7_tick+0x328>)
 8005090:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005094:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8005098:	1a9b      	subs	r3, r3, r2
 800509a:	2b00      	cmp	r3, #0
 800509c:	dae5      	bge.n	800506a <motion_on_tim7_tick+0xda>
 800509e:	e000      	b.n	80050a2 <motion_on_tim7_tick+0x112>
        if (!g_csv_active[axis]) continue;
 80050a0:	bf00      	nop
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80050a2:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 80050a6:	3301      	adds	r3, #1
 80050a8:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197
 80050ac:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 80050b0:	2b02      	cmp	r3, #2
 80050b2:	f67f af7b 	bls.w	8004fac <motion_on_tim7_tick+0x1c>
        }
    }
#endif

    // Atualiza sombras 32-bit para SWV/Data Trace (4 bytes por amostra)
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80050b6:	2300      	movs	r3, #0
 80050b8:	f887 3196 	strb.w	r3, [r7, #406]	@ 0x196
 80050bc:	e027      	b.n	800510e <motion_on_tim7_tick+0x17e>
        g_enc_abs32[axis] = (int32_t)g_encoder_position[axis];
 80050be:	f897 3196 	ldrb.w	r3, [r7, #406]	@ 0x196
 80050c2:	4a7e      	ldr	r2, [pc, #504]	@ (80052bc <motion_on_tim7_tick+0x32c>)
 80050c4:	00db      	lsls	r3, r3, #3
 80050c6:	4413      	add	r3, r2
 80050c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050cc:	f897 1196 	ldrb.w	r1, [r7, #406]	@ 0x196
 80050d0:	4b80      	ldr	r3, [pc, #512]	@ (80052d4 <motion_on_tim7_tick+0x344>)
 80050d2:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
        g_enc_rel32[axis] = (int32_t)(g_encoder_position[axis] - g_encoder_origin[axis]);
 80050d6:	f897 3196 	ldrb.w	r3, [r7, #406]	@ 0x196
 80050da:	4a78      	ldr	r2, [pc, #480]	@ (80052bc <motion_on_tim7_tick+0x32c>)
 80050dc:	00db      	lsls	r3, r3, #3
 80050de:	4413      	add	r3, r2
 80050e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050e4:	4611      	mov	r1, r2
 80050e6:	f897 3196 	ldrb.w	r3, [r7, #406]	@ 0x196
 80050ea:	4a75      	ldr	r2, [pc, #468]	@ (80052c0 <motion_on_tim7_tick+0x330>)
 80050ec:	00db      	lsls	r3, r3, #3
 80050ee:	4413      	add	r3, r2
 80050f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050f4:	4613      	mov	r3, r2
 80050f6:	1acb      	subs	r3, r1, r3
 80050f8:	f897 2196 	ldrb.w	r2, [r7, #406]	@ 0x196
 80050fc:	4619      	mov	r1, r3
 80050fe:	4b76      	ldr	r3, [pc, #472]	@ (80052d8 <motion_on_tim7_tick+0x348>)
 8005100:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8005104:	f897 3196 	ldrb.w	r3, [r7, #406]	@ 0x196
 8005108:	3301      	adds	r3, #1
 800510a:	f887 3196 	strb.w	r3, [r7, #406]	@ 0x196
 800510e:	f897 3196 	ldrb.w	r3, [r7, #406]	@ 0x196
 8005112:	2b02      	cmp	r3, #2
 8005114:	d9d3      	bls.n	80050be <motion_on_tim7_tick+0x12e>
    }

    /* DEMO: aplica rampa e calcula incremento do DDA */
    if (g_status.state == MOTION_RUNNING && g_has_active_segment && g_demo_continuous) {
 8005116:	4b71      	ldr	r3, [pc, #452]	@ (80052dc <motion_on_tim7_tick+0x34c>)
 8005118:	781b      	ldrb	r3, [r3, #0]
 800511a:	b2db      	uxtb	r3, r3
 800511c:	2b02      	cmp	r3, #2
 800511e:	f040 80f2 	bne.w	8005306 <motion_on_tim7_tick+0x376>
 8005122:	4b6f      	ldr	r3, [pc, #444]	@ (80052e0 <motion_on_tim7_tick+0x350>)
 8005124:	781b      	ldrb	r3, [r3, #0]
 8005126:	b2db      	uxtb	r3, r3
 8005128:	2b00      	cmp	r3, #0
 800512a:	f000 80ec 	beq.w	8005306 <motion_on_tim7_tick+0x376>
 800512e:	4b6d      	ldr	r3, [pc, #436]	@ (80052e4 <motion_on_tim7_tick+0x354>)
 8005130:	781b      	ldrb	r3, [r3, #0]
 8005132:	b2db      	uxtb	r3, r3
 8005134:	2b00      	cmp	r3, #0
 8005136:	f000 80e6 	beq.w	8005306 <motion_on_tim7_tick+0x376>
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800513a:	2300      	movs	r3, #0
 800513c:	f887 3195 	strb.w	r3, [r7, #405]	@ 0x195
 8005140:	e0dc      	b.n	80052fc <motion_on_tim7_tick+0x36c>
            motion_axis_state_t *ax = &g_axis_state[axis];
 8005142:	f897 2195 	ldrb.w	r2, [r7, #405]	@ 0x195
 8005146:	4613      	mov	r3, r2
 8005148:	005b      	lsls	r3, r3, #1
 800514a:	4413      	add	r3, r2
 800514c:	011b      	lsls	r3, r3, #4
 800514e:	4a66      	ldr	r2, [pc, #408]	@ (80052e8 <motion_on_tim7_tick+0x358>)
 8005150:	4413      	add	r3, r2
 8005152:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
            if (ax->emitted_steps >= ax->total_steps) continue;
 8005156:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800515a:	689a      	ldr	r2, [r3, #8]
 800515c:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	429a      	cmp	r2, r3
 8005164:	f080 80c4 	bcs.w	80052f0 <motion_on_tim7_tick+0x360>

            /* Aceleração integrada: acumula a/1000 e aplica passos discretos em v */
            g_v_accum[axis] += ax->accel_sps2; /* steps/s^2 * 1ms */
 8005168:	f897 2195 	ldrb.w	r2, [r7, #405]	@ 0x195
 800516c:	4b5f      	ldr	r3, [pc, #380]	@ (80052ec <motion_on_tim7_tick+0x35c>)
 800516e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005172:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8005176:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005178:	f897 1195 	ldrb.w	r1, [r7, #405]	@ 0x195
 800517c:	441a      	add	r2, r3
 800517e:	4b5b      	ldr	r3, [pc, #364]	@ (80052ec <motion_on_tim7_tick+0x35c>)
 8005180:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
            uint32_t steps_avail = 0u;
 8005184:	2300      	movs	r3, #0
 8005186:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
            while (g_v_accum[axis] >= 1000u) { g_v_accum[axis] -= 1000u; steps_avail++; }
 800518a:	e010      	b.n	80051ae <motion_on_tim7_tick+0x21e>
 800518c:	f897 2195 	ldrb.w	r2, [r7, #405]	@ 0x195
 8005190:	4b56      	ldr	r3, [pc, #344]	@ (80052ec <motion_on_tim7_tick+0x35c>)
 8005192:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005196:	f897 1195 	ldrb.w	r1, [r7, #405]	@ 0x195
 800519a:	f5a3 727a 	sub.w	r2, r3, #1000	@ 0x3e8
 800519e:	4b53      	ldr	r3, [pc, #332]	@ (80052ec <motion_on_tim7_tick+0x35c>)
 80051a0:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 80051a4:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80051a8:	3301      	adds	r3, #1
 80051aa:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 80051ae:	f897 2195 	ldrb.w	r2, [r7, #405]	@ 0x195
 80051b2:	4b4e      	ldr	r3, [pc, #312]	@ (80052ec <motion_on_tim7_tick+0x35c>)
 80051b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80051b8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80051bc:	d2e6      	bcs.n	800518c <motion_on_tim7_tick+0x1fc>
            while (steps_avail--) {
 80051be:	e03f      	b.n	8005240 <motion_on_tim7_tick+0x2b0>
                if (ax->v_actual_sps < ax->v_target_sps) {
 80051c0:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80051c4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80051c6:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80051ca:	6a1b      	ldr	r3, [r3, #32]
 80051cc:	429a      	cmp	r2, r3
 80051ce:	d215      	bcs.n	80051fc <motion_on_tim7_tick+0x26c>
                    ax->v_actual_sps++;
 80051d0:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80051d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051d6:	1c5a      	adds	r2, r3, #1
 80051d8:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80051dc:	625a      	str	r2, [r3, #36]	@ 0x24
                    if (ax->v_actual_sps > ax->v_target_sps) ax->v_actual_sps = ax->v_target_sps;
 80051de:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80051e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80051e4:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80051e8:	6a1b      	ldr	r3, [r3, #32]
 80051ea:	429a      	cmp	r2, r3
 80051ec:	d928      	bls.n	8005240 <motion_on_tim7_tick+0x2b0>
 80051ee:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80051f2:	6a1a      	ldr	r2, [r3, #32]
 80051f4:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80051f8:	625a      	str	r2, [r3, #36]	@ 0x24
 80051fa:	e021      	b.n	8005240 <motion_on_tim7_tick+0x2b0>
                } else if (ax->v_actual_sps > ax->v_target_sps) {
 80051fc:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8005200:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005202:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8005206:	6a1b      	ldr	r3, [r3, #32]
 8005208:	429a      	cmp	r2, r3
 800520a:	d919      	bls.n	8005240 <motion_on_tim7_tick+0x2b0>
                    if (ax->v_actual_sps > 0u) ax->v_actual_sps--;
 800520c:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8005210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005212:	2b00      	cmp	r3, #0
 8005214:	d006      	beq.n	8005224 <motion_on_tim7_tick+0x294>
 8005216:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800521a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800521c:	1e5a      	subs	r2, r3, #1
 800521e:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8005222:	625a      	str	r2, [r3, #36]	@ 0x24
                    if (ax->v_actual_sps < ax->v_target_sps) ax->v_actual_sps = ax->v_target_sps;
 8005224:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8005228:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800522a:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800522e:	6a1b      	ldr	r3, [r3, #32]
 8005230:	429a      	cmp	r2, r3
 8005232:	d205      	bcs.n	8005240 <motion_on_tim7_tick+0x2b0>
 8005234:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8005238:	6a1a      	ldr	r2, [r3, #32]
 800523a:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800523e:	625a      	str	r2, [r3, #36]	@ 0x24
            while (steps_avail--) {
 8005240:	f8d7 2190 	ldr.w	r2, [r7, #400]	@ 0x190
 8005244:	1e53      	subs	r3, r2, #1
 8005246:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 800524a:	2a00      	cmp	r2, #0
 800524c:	d1b8      	bne.n	80051c0 <motion_on_tim7_tick+0x230>
                }
            }
            if (ax->v_actual_sps > MOTION_MAX_SPS) ax->v_actual_sps = MOTION_MAX_SPS;
 800524e:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8005252:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005254:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005258:	429a      	cmp	r2, r3
 800525a:	d904      	bls.n	8005266 <motion_on_tim7_tick+0x2d6>
 800525c:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 8005260:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005264:	6253      	str	r3, [r2, #36]	@ 0x24
#if MOTION_FRICTION_ENABLE
            /* DEMO: aplica atrito pós-rampa (C + B·v) na velocidade efetiva */
            ax->v_actual_sps = motion_apply_friction(axis, ax->v_actual_sps);
 8005266:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800526a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800526c:	f897 3195 	ldrb.w	r3, [r7, #405]	@ 0x195
 8005270:	4611      	mov	r1, r2
 8005272:	4618      	mov	r0, r3
 8005274:	f7fe fc46 	bl	8003b04 <motion_apply_friction>
 8005278:	4602      	mov	r2, r0
 800527a:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800527e:	625a      	str	r2, [r3, #36]	@ 0x24
#endif
            ax->dda_inc_q16 = Q16_DIV_UINT(ax->v_actual_sps, MOTION_TIM6_HZ);
 8005280:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8005284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005286:	2200      	movs	r2, #0
 8005288:	461c      	mov	r4, r3
 800528a:	4615      	mov	r5, r2
 800528c:	ea4f 4914 	mov.w	r9, r4, lsr #16
 8005290:	ea4f 4804 	mov.w	r8, r4, lsl #16
 8005294:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8005298:	f04f 0300 	mov.w	r3, #0
 800529c:	4640      	mov	r0, r8
 800529e:	4649      	mov	r1, r9
 80052a0:	f7fb f836 	bl	8000310 <__aeabi_uldivmod>
 80052a4:	4602      	mov	r2, r0
 80052a6:	460b      	mov	r3, r1
 80052a8:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80052ac:	61da      	str	r2, [r3, #28]
 80052ae:	e020      	b.n	80052f2 <motion_on_tim7_tick+0x362>
 80052b0:	20000120 	.word	0x20000120
 80052b4:	20002ea8 	.word	0x20002ea8
 80052b8:	20002ee0 	.word	0x20002ee0
 80052bc:	20002dd8 	.word	0x20002dd8
 80052c0:	20002e00 	.word	0x20002e00
 80052c4:	20002ed4 	.word	0x20002ed4
 80052c8:	51eb851f 	.word	0x51eb851f
 80052cc:	20002eec 	.word	0x20002eec
 80052d0:	20002eb8 	.word	0x20002eb8
 80052d4:	20002e90 	.word	0x20002e90
 80052d8:	20002e9c 	.word	0x20002e9c
 80052dc:	20000124 	.word	0x20000124
 80052e0:	200001bc 	.word	0x200001bc
 80052e4:	20002ef8 	.word	0x20002ef8
 80052e8:	2000012c 	.word	0x2000012c
 80052ec:	20002e6c 	.word	0x20002e6c
            if (ax->emitted_steps >= ax->total_steps) continue;
 80052f0:	bf00      	nop
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80052f2:	f897 3195 	ldrb.w	r3, [r7, #405]	@ 0x195
 80052f6:	3301      	adds	r3, #1
 80052f8:	f887 3195 	strb.w	r3, [r7, #405]	@ 0x195
 80052fc:	f897 3195 	ldrb.w	r3, [r7, #405]	@ 0x195
 8005300:	2b02      	cmp	r3, #2
 8005302:	f67f af1e 	bls.w	8005142 <motion_on_tim7_tick+0x1b2>
        }
    }
    /* Caminho da fila: rampa trapezoidal (acelera/cruza/desacelera) e define incremento DDA */
    if (g_status.state == MOTION_RUNNING && g_has_active_segment && !g_demo_continuous) {
 8005306:	4b7f      	ldr	r3, [pc, #508]	@ (8005504 <motion_on_tim7_tick+0x574>)
 8005308:	781b      	ldrb	r3, [r3, #0]
 800530a:	b2db      	uxtb	r3, r3
 800530c:	2b02      	cmp	r3, #2
 800530e:	f040 84ba 	bne.w	8005c86 <motion_on_tim7_tick+0xcf6>
 8005312:	4b7d      	ldr	r3, [pc, #500]	@ (8005508 <motion_on_tim7_tick+0x578>)
 8005314:	781b      	ldrb	r3, [r3, #0]
 8005316:	b2db      	uxtb	r3, r3
 8005318:	2b00      	cmp	r3, #0
 800531a:	f000 84b4 	beq.w	8005c86 <motion_on_tim7_tick+0xcf6>
 800531e:	4b7b      	ldr	r3, [pc, #492]	@ (800550c <motion_on_tim7_tick+0x57c>)
 8005320:	781b      	ldrb	r3, [r3, #0]
 8005322:	b2db      	uxtb	r3, r3
 8005324:	2b00      	cmp	r3, #0
 8005326:	f040 84ae 	bne.w	8005c86 <motion_on_tim7_tick+0xcf6>
#if MOTION_PROGRESS_MODE
        int8_t master_axis = motion_select_master_axis_progress();
 800532a:	f7fe fa7f 	bl	800382c <motion_select_master_axis_progress>
 800532e:	4603      	mov	r3, r0
 8005330:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
        uint32_t rem_master = 0u;
 8005334:	2300      	movs	r3, #0
 8005336:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
        if (master_axis >= 0) {
 800533a:	f997 313f 	ldrsb.w	r3, [r7, #319]	@ 0x13f
 800533e:	2b00      	cmp	r3, #0
 8005340:	db28      	blt.n	8005394 <motion_on_tim7_tick+0x404>
            const motion_axis_state_t *am = &g_axis_state[(uint8_t)master_axis];
 8005342:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8005346:	461a      	mov	r2, r3
 8005348:	4613      	mov	r3, r2
 800534a:	005b      	lsls	r3, r3, #1
 800534c:	4413      	add	r3, r2
 800534e:	011b      	lsls	r3, r3, #4
 8005350:	4a6f      	ldr	r2, [pc, #444]	@ (8005510 <motion_on_tim7_tick+0x580>)
 8005352:	4413      	add	r3, r2
 8005354:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
            uint32_t active_m = (am->total_steps > am->emitted_steps)
 8005358:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800535c:	681a      	ldr	r2, [r3, #0]
 800535e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005362:	689b      	ldr	r3, [r3, #8]
                                ? (am->total_steps - am->emitted_steps) : 0u;
 8005364:	429a      	cmp	r2, r3
 8005366:	d907      	bls.n	8005378 <motion_on_tim7_tick+0x3e8>
 8005368:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800536c:	681a      	ldr	r2, [r3, #0]
 800536e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005372:	689b      	ldr	r3, [r3, #8]
 8005374:	1ad3      	subs	r3, r2, r3
 8005376:	e000      	b.n	800537a <motion_on_tim7_tick+0x3ea>
 8005378:	2300      	movs	r3, #0
            uint32_t active_m = (am->total_steps > am->emitted_steps)
 800537a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
            rem_master = active_m + g_queue_rem_steps[(uint8_t)master_axis];
 800537e:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8005382:	461a      	mov	r2, r3
 8005384:	4b63      	ldr	r3, [pc, #396]	@ (8005514 <motion_on_tim7_tick+0x584>)
 8005386:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800538a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800538e:	4413      	add	r3, r2
 8005390:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
        }
#endif
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8005394:	2300      	movs	r3, #0
 8005396:	f887 318b 	strb.w	r3, [r7, #395]	@ 0x18b
 800539a:	f000 bc6f 	b.w	8005c7c <motion_on_tim7_tick+0xcec>
            motion_axis_state_t *ax = &g_axis_state[axis];
 800539e:	f897 218b 	ldrb.w	r2, [r7, #395]	@ 0x18b
 80053a2:	4613      	mov	r3, r2
 80053a4:	005b      	lsls	r3, r3, #1
 80053a6:	4413      	add	r3, r2
 80053a8:	011b      	lsls	r3, r3, #4
 80053aa:	4a59      	ldr	r2, [pc, #356]	@ (8005510 <motion_on_tim7_tick+0x580>)
 80053ac:	4413      	add	r3, r2
 80053ae:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
            /* Mesmo que o segmento ativo para este eixo tenha zerado, podemos ter
               passos remanescentes na fila — mantemos a rampa global da lista. */

            uint32_t v_cmd_sps = ((uint32_t)ax->velocity_per_tick) * 1000u; /* alvo/cruzeiro */
 80053b2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80053b6:	899b      	ldrh	r3, [r3, #12]
 80053b8:	461a      	mov	r2, r3
 80053ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80053be:	fb02 f303 	mul.w	r3, r2, r3
 80053c2:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
            uint32_t v_base_sps = v_cmd_sps;   /* debug: valor antes de throttle/PI */
 80053c6:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80053ca:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c

#if MOTION_PROGRESS_MODE && MOTION_ERR_THROTTLE_ENABLE
            /* Throttle por erro (apenas eixos não-mestres):
               - Usa erro posicional baseado em encoder (mesmo usado no PI)
               - Ajusta v_cmd antes de aplicar correção PI */
            if (master_axis >= 0 && (int8_t)axis != master_axis) {
 80053ce:	f997 313f 	ldrsb.w	r3, [r7, #319]	@ 0x13f
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	f2c0 811e 	blt.w	8005614 <motion_on_tim7_tick+0x684>
 80053d8:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 80053dc:	f897 318b 	ldrb.w	r3, [r7, #395]	@ 0x18b
 80053e0:	4293      	cmp	r3, r2
 80053e2:	f000 8117 	beq.w	8005614 <motion_on_tim7_tick+0x684>
                int32_t desired = (int32_t)ax->target_steps;
 80053e6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80053ea:	685b      	ldr	r3, [r3, #4]
 80053ec:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
                int64_t enc_rel = g_encoder_position[axis] - g_encoder_origin[axis];
 80053f0:	f897 318b 	ldrb.w	r3, [r7, #395]	@ 0x18b
 80053f4:	4a48      	ldr	r2, [pc, #288]	@ (8005518 <motion_on_tim7_tick+0x588>)
 80053f6:	00db      	lsls	r3, r3, #3
 80053f8:	4413      	add	r3, r2
 80053fa:	e9d3 0100 	ldrd	r0, r1, [r3]
 80053fe:	f897 318b 	ldrb.w	r3, [r7, #395]	@ 0x18b
 8005402:	4a46      	ldr	r2, [pc, #280]	@ (800551c <motion_on_tim7_tick+0x58c>)
 8005404:	00db      	lsls	r3, r3, #3
 8005406:	4413      	add	r3, r2
 8005408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800540c:	1a84      	subs	r4, r0, r2
 800540e:	613c      	str	r4, [r7, #16]
 8005410:	eb61 0303 	sbc.w	r3, r1, r3
 8005414:	617b      	str	r3, [r7, #20]
 8005416:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800541a:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
                int64_t num = enc_rel * (int64_t)dda_steps_per_rev_axis(axis);
 800541e:	f897 318b 	ldrb.w	r3, [r7, #395]	@ 0x18b
 8005422:	4618      	mov	r0, r3
 8005424:	f7fd fe0a 	bl	800303c <dda_steps_per_rev_axis>
 8005428:	4603      	mov	r3, r0
 800542a:	2200      	movs	r2, #0
 800542c:	673b      	str	r3, [r7, #112]	@ 0x70
 800542e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005430:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8005434:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 8005438:	4622      	mov	r2, r4
 800543a:	fb02 f203 	mul.w	r2, r2, r3
 800543e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005442:	4629      	mov	r1, r5
 8005444:	fb01 f303 	mul.w	r3, r1, r3
 8005448:	441a      	add	r2, r3
 800544a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800544e:	4621      	mov	r1, r4
 8005450:	fba3 ab01 	umull	sl, fp, r3, r1
 8005454:	eb02 030b 	add.w	r3, r2, fp
 8005458:	469b      	mov	fp, r3
 800545a:	e9c7 ab46 	strd	sl, fp, [r7, #280]	@ 0x118
 800545e:	e9c7 ab46 	strd	sl, fp, [r7, #280]	@ 0x118
                int32_t actual = 0;
 8005462:	2300      	movs	r3, #0
 8005464:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
                if (ENC_COUNTS_PER_REV[axis] > 0u) {
 8005468:	f897 218b 	ldrb.w	r2, [r7, #395]	@ 0x18b
 800546c:	4b2c      	ldr	r3, [pc, #176]	@ (8005520 <motion_on_tim7_tick+0x590>)
 800546e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d030      	beq.n	80054d8 <motion_on_tim7_tick+0x548>
                    int64_t q = num / (int64_t)ENC_COUNTS_PER_REV[axis];
 8005476:	f897 218b 	ldrb.w	r2, [r7, #395]	@ 0x18b
 800547a:	4b29      	ldr	r3, [pc, #164]	@ (8005520 <motion_on_tim7_tick+0x590>)
 800547c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005480:	2200      	movs	r2, #0
 8005482:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005484:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005486:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800548a:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 800548e:	f7fa feef 	bl	8000270 <__aeabi_ldivmod>
 8005492:	4602      	mov	r2, r0
 8005494:	460b      	mov	r3, r1
 8005496:	e9c7 235e 	strd	r2, r3, [r7, #376]	@ 0x178
                    if (q > INT32_MAX) q = INT32_MAX; else if (q < INT32_MIN) q = INT32_MIN;
 800549a:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	@ 0x178
 800549e:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80054a2:	f173 0300 	sbcs.w	r3, r3, #0
 80054a6:	db06      	blt.n	80054b6 <motion_on_tim7_tick+0x526>
 80054a8:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80054ac:	f04f 0300 	mov.w	r3, #0
 80054b0:	e9c7 235e 	strd	r2, r3, [r7, #376]	@ 0x178
 80054b4:	e00c      	b.n	80054d0 <motion_on_tim7_tick+0x540>
 80054b6:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	@ 0x178
 80054ba:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80054be:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 80054c2:	da05      	bge.n	80054d0 <motion_on_tim7_tick+0x540>
 80054c4:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80054c8:	f04f 33ff 	mov.w	r3, #4294967295
 80054cc:	e9c7 235e 	strd	r2, r3, [r7, #376]	@ 0x178
                    actual = (int32_t)q;
 80054d0:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 80054d4:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
                }
                int32_t err = desired - actual;
 80054d8:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 80054dc:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 80054e0:	1ad3      	subs	r3, r2, r3
 80054e2:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
                uint32_t err_abs = (err < 0) ? (uint32_t)(-err) : (uint32_t)err;
 80054e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	bfb8      	it	lt
 80054ee:	425b      	neglt	r3, r3
 80054f0:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110

                uint32_t scale_pm;
                if (err_abs >= (uint32_t)MOTION_ERR_THROTTLE_THRESHOLD) {
 80054f4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80054f8:	2bc7      	cmp	r3, #199	@ 0xc7
 80054fa:	d913      	bls.n	8005524 <motion_on_tim7_tick+0x594>
                    scale_pm = (uint32_t)MOTION_ERR_THROTTLE_MIN_PERMILLE; /* piso */
 80054fc:	23fa      	movs	r3, #250	@ 0xfa
 80054fe:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8005502:	e04b      	b.n	800559c <motion_on_tim7_tick+0x60c>
 8005504:	20000124 	.word	0x20000124
 8005508:	200001bc 	.word	0x200001bc
 800550c:	20002ef8 	.word	0x20002ef8
 8005510:	2000012c 	.word	0x2000012c
 8005514:	20002dc8 	.word	0x20002dc8
 8005518:	20002dd8 	.word	0x20002dd8
 800551c:	20002e00 	.word	0x20002e00
 8005520:	080126f4 	.word	0x080126f4
                } else {
                    uint32_t range = 1000u - (uint32_t)MOTION_ERR_THROTTLE_MIN_PERMILLE; /* 0..750 */
 8005524:	f240 23ee 	movw	r3, #750	@ 0x2ee
 8005528:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
                    uint32_t dec = (uint32_t)(((uint64_t)range * (uint64_t)err_abs) / (uint32_t)MOTION_ERR_THROTTLE_THRESHOLD);
 800552c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005530:	2200      	movs	r2, #0
 8005532:	663b      	str	r3, [r7, #96]	@ 0x60
 8005534:	667a      	str	r2, [r7, #100]	@ 0x64
 8005536:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800553a:	2200      	movs	r2, #0
 800553c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800553e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8005540:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8005544:	462b      	mov	r3, r5
 8005546:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	@ 0x58
 800554a:	4642      	mov	r2, r8
 800554c:	fb02 f203 	mul.w	r2, r2, r3
 8005550:	464b      	mov	r3, r9
 8005552:	4621      	mov	r1, r4
 8005554:	fb01 f303 	mul.w	r3, r1, r3
 8005558:	4413      	add	r3, r2
 800555a:	4622      	mov	r2, r4
 800555c:	4641      	mov	r1, r8
 800555e:	fba2 1201 	umull	r1, r2, r2, r1
 8005562:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005566:	460a      	mov	r2, r1
 8005568:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 800556c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005570:	4413      	add	r3, r2
 8005572:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005576:	f04f 02c8 	mov.w	r2, #200	@ 0xc8
 800557a:	f04f 0300 	mov.w	r3, #0
 800557e:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 8005582:	f7fa fec5 	bl	8000310 <__aeabi_uldivmod>
 8005586:	4602      	mov	r2, r0
 8005588:	460b      	mov	r3, r1
 800558a:	4613      	mov	r3, r2
 800558c:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
                    scale_pm = 1000u - dec; /* 1000..min_permille */
 8005590:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8005594:	f5c3 737a 	rsb	r3, r3, #1000	@ 0x3e8
 8005598:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
                }
                v_cmd_sps = (uint32_t)(((uint64_t)v_cmd_sps * (uint64_t)scale_pm) / 1000u);
 800559c:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80055a0:	2200      	movs	r2, #0
 80055a2:	653b      	str	r3, [r7, #80]	@ 0x50
 80055a4:	657a      	str	r2, [r7, #84]	@ 0x54
 80055a6:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 80055aa:	2200      	movs	r2, #0
 80055ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80055ae:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80055b0:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 80055b4:	462b      	mov	r3, r5
 80055b6:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 80055ba:	4642      	mov	r2, r8
 80055bc:	fb02 f203 	mul.w	r2, r2, r3
 80055c0:	464b      	mov	r3, r9
 80055c2:	4621      	mov	r1, r4
 80055c4:	fb01 f303 	mul.w	r3, r1, r3
 80055c8:	4413      	add	r3, r2
 80055ca:	4622      	mov	r2, r4
 80055cc:	4641      	mov	r1, r8
 80055ce:	fba2 1201 	umull	r1, r2, r2, r1
 80055d2:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80055d6:	460a      	mov	r2, r1
 80055d8:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 80055dc:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 80055e0:	4413      	add	r3, r2
 80055e2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80055e6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80055ea:	f04f 0300 	mov.w	r3, #0
 80055ee:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 80055f2:	f7fa fe8d 	bl	8000310 <__aeabi_uldivmod>
 80055f6:	4602      	mov	r2, r0
 80055f8:	460b      	mov	r3, r1
 80055fa:	4613      	mov	r3, r2
 80055fc:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
                if (v_cmd_sps > MOTION_MAX_SPS) v_cmd_sps = MOTION_MAX_SPS;
 8005600:	f8d7 2184 	ldr.w	r2, [r7, #388]	@ 0x184
 8005604:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005608:	429a      	cmp	r2, r3
 800560a:	d903      	bls.n	8005614 <motion_on_tim7_tick+0x684>
 800560c:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005610:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
            }
#endif /* MOTION_PROGRESS_MODE && MOTION_ERR_THROTTLE_ENABLE */
            /* PI de posição: ajusta v_cmd_sps com base no erro posicional */
#if MOTION_PI_ENABLE
            if ((ax->kp | ax->ki | ax->kd) != 0u) {
 8005614:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005618:	89da      	ldrh	r2, [r3, #14]
 800561a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800561e:	8a1b      	ldrh	r3, [r3, #16]
 8005620:	4313      	orrs	r3, r2
 8005622:	b29a      	uxth	r2, r3
 8005624:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005628:	8a5b      	ldrh	r3, [r3, #18]
 800562a:	4313      	orrs	r3, r2
 800562c:	b29b      	uxth	r3, r3
 800562e:	2b00      	cmp	r3, #0
 8005630:	f000 8150 	beq.w	80058d4 <motion_on_tim7_tick+0x944>
                /* desired (em passos DDA) vs actual convertido de contagens do encoder para passos DDA */
                int32_t desired = (int32_t)ax->target_steps;
 8005634:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
                int64_t enc_rel = g_encoder_position[axis] - g_encoder_origin[axis];
 800563e:	f897 318b 	ldrb.w	r3, [r7, #395]	@ 0x18b
 8005642:	4ab2      	ldr	r2, [pc, #712]	@ (800590c <motion_on_tim7_tick+0x97c>)
 8005644:	00db      	lsls	r3, r3, #3
 8005646:	4413      	add	r3, r2
 8005648:	e9d3 0100 	ldrd	r0, r1, [r3]
 800564c:	f897 318b 	ldrb.w	r3, [r7, #395]	@ 0x18b
 8005650:	4aaf      	ldr	r2, [pc, #700]	@ (8005910 <motion_on_tim7_tick+0x980>)
 8005652:	00db      	lsls	r3, r3, #3
 8005654:	4413      	add	r3, r2
 8005656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800565a:	1a84      	subs	r4, r0, r2
 800565c:	60bc      	str	r4, [r7, #8]
 800565e:	eb61 0303 	sbc.w	r3, r1, r3
 8005662:	60fb      	str	r3, [r7, #12]
 8005664:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8005668:	e9c7 343e 	strd	r3, r4, [r7, #248]	@ 0xf8
                /* actual_steps ≈ enc_rel * (DDA_STEPS_PER_REV(axis) / ENC_COUNTS_PER_REV) */
                int64_t num = enc_rel * (int64_t)dda_steps_per_rev_axis(axis);
 800566c:	f897 318b 	ldrb.w	r3, [r7, #395]	@ 0x18b
 8005670:	4618      	mov	r0, r3
 8005672:	f7fd fce3 	bl	800303c <dda_steps_per_rev_axis>
 8005676:	4603      	mov	r3, r0
 8005678:	2200      	movs	r2, #0
 800567a:	643b      	str	r3, [r7, #64]	@ 0x40
 800567c:	647a      	str	r2, [r7, #68]	@ 0x44
 800567e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005682:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 8005686:	4622      	mov	r2, r4
 8005688:	fb02 f203 	mul.w	r2, r2, r3
 800568c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005690:	4629      	mov	r1, r5
 8005692:	fb01 f303 	mul.w	r3, r1, r3
 8005696:	441a      	add	r2, r3
 8005698:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800569c:	4621      	mov	r1, r4
 800569e:	fba3 1301 	umull	r1, r3, r3, r1
 80056a2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80056a6:	460b      	mov	r3, r1
 80056a8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80056ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80056b0:	18d3      	adds	r3, r2, r3
 80056b2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80056b6:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	@ 0x80
 80056ba:	e9c7 343c 	strd	r3, r4, [r7, #240]	@ 0xf0
 80056be:	e9c7 343c 	strd	r3, r4, [r7, #240]	@ 0xf0
                int32_t actual = 0;
 80056c2:	2300      	movs	r3, #0
 80056c4:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
                if (ENC_COUNTS_PER_REV[axis] > 0u) {
 80056c8:	f897 218b 	ldrb.w	r2, [r7, #395]	@ 0x18b
 80056cc:	4b91      	ldr	r3, [pc, #580]	@ (8005914 <motion_on_tim7_tick+0x984>)
 80056ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d030      	beq.n	8005738 <motion_on_tim7_tick+0x7a8>
                    int64_t q = num / (int64_t)ENC_COUNTS_PER_REV[axis];
 80056d6:	f897 218b 	ldrb.w	r2, [r7, #395]	@ 0x18b
 80056da:	4b8e      	ldr	r3, [pc, #568]	@ (8005914 <motion_on_tim7_tick+0x984>)
 80056dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80056e0:	2200      	movs	r2, #0
 80056e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80056e4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80056e6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80056ea:	e9d7 013c 	ldrd	r0, r1, [r7, #240]	@ 0xf0
 80056ee:	f7fa fdbf 	bl	8000270 <__aeabi_ldivmod>
 80056f2:	4602      	mov	r2, r0
 80056f4:	460b      	mov	r3, r1
 80056f6:	e9c7 235a 	strd	r2, r3, [r7, #360]	@ 0x168
                    if (q > INT32_MAX) q = INT32_MAX; else if (q < INT32_MIN) q = INT32_MIN;
 80056fa:	e9d7 235a 	ldrd	r2, r3, [r7, #360]	@ 0x168
 80056fe:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8005702:	f173 0300 	sbcs.w	r3, r3, #0
 8005706:	db06      	blt.n	8005716 <motion_on_tim7_tick+0x786>
 8005708:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800570c:	f04f 0300 	mov.w	r3, #0
 8005710:	e9c7 235a 	strd	r2, r3, [r7, #360]	@ 0x168
 8005714:	e00c      	b.n	8005730 <motion_on_tim7_tick+0x7a0>
 8005716:	e9d7 235a 	ldrd	r2, r3, [r7, #360]	@ 0x168
 800571a:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800571e:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8005722:	da05      	bge.n	8005730 <motion_on_tim7_tick+0x7a0>
 8005724:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005728:	f04f 33ff 	mov.w	r3, #4294967295
 800572c:	e9c7 235a 	strd	r2, r3, [r7, #360]	@ 0x168
                    actual = (int32_t)q;
 8005730:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005734:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
                }
                int32_t err = desired - actual;
 8005738:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 800573c:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8005740:	1ad3      	subs	r3, r2, r3
 8005742:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
                /* Deadband simples */
                if (err > -((int32_t)MOTION_PI_DEADBAND_STEPS) && err < (int32_t)MOTION_PI_DEADBAND_STEPS) {
 8005746:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800574a:	f113 0f09 	cmn.w	r3, #9
 800574e:	db06      	blt.n	800575e <motion_on_tim7_tick+0x7ce>
 8005750:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8005754:	2b09      	cmp	r3, #9
 8005756:	dc02      	bgt.n	800575e <motion_on_tim7_tick+0x7ce>
                    err = 0;
 8005758:	2300      	movs	r3, #0
 800575a:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
                }
                /* Integral com anti-windup (em unidades de passos) */
                int32_t iacc = g_pi_i_accum[axis] + err;
 800575e:	f897 218b 	ldrb.w	r2, [r7, #395]	@ 0x18b
 8005762:	4b6d      	ldr	r3, [pc, #436]	@ (8005918 <motion_on_tim7_tick+0x988>)
 8005764:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005768:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800576c:	4413      	add	r3, r2
 800576e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
                if (iacc > MOTION_PI_I_CLAMP) iacc = MOTION_PI_I_CLAMP;
 8005772:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 8005776:	4b69      	ldr	r3, [pc, #420]	@ (800591c <motion_on_tim7_tick+0x98c>)
 8005778:	429a      	cmp	r2, r3
 800577a:	dd03      	ble.n	8005784 <motion_on_tim7_tick+0x7f4>
 800577c:	4b67      	ldr	r3, [pc, #412]	@ (800591c <motion_on_tim7_tick+0x98c>)
 800577e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8005782:	e007      	b.n	8005794 <motion_on_tim7_tick+0x804>
                else if (iacc < -MOTION_PI_I_CLAMP) iacc = -MOTION_PI_I_CLAMP;
 8005784:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 8005788:	4b65      	ldr	r3, [pc, #404]	@ (8005920 <motion_on_tim7_tick+0x990>)
 800578a:	429a      	cmp	r2, r3
 800578c:	da02      	bge.n	8005794 <motion_on_tim7_tick+0x804>
 800578e:	4b64      	ldr	r3, [pc, #400]	@ (8005920 <motion_on_tim7_tick+0x990>)
 8005790:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
                int32_t draw = err - g_pi_prev_err[axis];
 8005794:	f897 218b 	ldrb.w	r2, [r7, #395]	@ 0x18b
 8005798:	4b62      	ldr	r3, [pc, #392]	@ (8005924 <motion_on_tim7_tick+0x994>)
 800579a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800579e:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80057a2:	1a9b      	subs	r3, r3, r2
 80057a4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
                g_pi_prev_err[axis] = err;
 80057a8:	f897 118b 	ldrb.w	r1, [r7, #395]	@ 0x18b
 80057ac:	4a5d      	ldr	r2, [pc, #372]	@ (8005924 <motion_on_tim7_tick+0x994>)
 80057ae:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80057b2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
                /* Derivada filtrada: g_pi_d_filt += (draw - g_pi_d_filt) >> alpha */
                const int32_t alpha = 8; /* filtro leve (1..16) */
 80057b6:	2308      	movs	r3, #8
 80057b8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
                g_pi_d_filt[axis] = g_pi_d_filt[axis] + ((draw - g_pi_d_filt[axis]) >> alpha);
 80057bc:	f897 218b 	ldrb.w	r2, [r7, #395]	@ 0x18b
 80057c0:	4b59      	ldr	r3, [pc, #356]	@ (8005928 <motion_on_tim7_tick+0x998>)
 80057c2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80057c6:	f897 218b 	ldrb.w	r2, [r7, #395]	@ 0x18b
 80057ca:	4b57      	ldr	r3, [pc, #348]	@ (8005928 <motion_on_tim7_tick+0x998>)
 80057cc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80057d0:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80057d4:	1a9a      	subs	r2, r3, r2
 80057d6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80057da:	fa42 f303 	asr.w	r3, r2, r3
 80057de:	f897 118b 	ldrb.w	r1, [r7, #395]	@ 0x18b
 80057e2:	18c2      	adds	r2, r0, r3
 80057e4:	4b50      	ldr	r3, [pc, #320]	@ (8005928 <motion_on_tim7_tick+0x998>)
 80057e6:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
                int32_t pterm = ((int32_t)ax->kp * err) >> MOTION_PI_SHIFT;      /* steps/s */
 80057ea:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80057ee:	89db      	ldrh	r3, [r3, #14]
 80057f0:	461a      	mov	r2, r3
 80057f2:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80057f6:	fb02 f303 	mul.w	r3, r2, r3
 80057fa:	121b      	asrs	r3, r3, #8
 80057fc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
                int32_t iterm = ((int32_t)ax->ki * iacc) >> MOTION_PI_SHIFT;     /* steps/s */
 8005800:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005804:	8a1b      	ldrh	r3, [r3, #16]
 8005806:	461a      	mov	r2, r3
 8005808:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800580c:	fb02 f303 	mul.w	r3, r2, r3
 8005810:	121b      	asrs	r3, r3, #8
 8005812:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
                int32_t dterm = (ax->kd != 0u) ? (((int32_t)ax->kd * g_pi_d_filt[axis]) >> MOTION_PI_SHIFT) : 0; /* steps/s */
 8005816:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800581a:	8a5b      	ldrh	r3, [r3, #18]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d00c      	beq.n	800583a <motion_on_tim7_tick+0x8aa>
 8005820:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005824:	8a5b      	ldrh	r3, [r3, #18]
 8005826:	4619      	mov	r1, r3
 8005828:	f897 218b 	ldrb.w	r2, [r7, #395]	@ 0x18b
 800582c:	4b3e      	ldr	r3, [pc, #248]	@ (8005928 <motion_on_tim7_tick+0x998>)
 800582e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005832:	fb01 f303 	mul.w	r3, r1, r3
 8005836:	121b      	asrs	r3, r3, #8
 8005838:	e000      	b.n	800583c <motion_on_tim7_tick+0x8ac>
 800583a:	2300      	movs	r3, #0
 800583c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                int32_t corr = pterm + iterm + dterm; /* correção em steps/s */
 8005840:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005844:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005848:	441a      	add	r2, r3
 800584a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800584e:	4413      	add	r3, r2
 8005850:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
                if (corr > (int32_t)MOTION_PI_CORR_MAX_SPS) corr = (int32_t)MOTION_PI_CORR_MAX_SPS;
 8005854:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 8005858:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 800585c:	429a      	cmp	r2, r3
 800585e:	dd04      	ble.n	800586a <motion_on_tim7_tick+0x8da>
 8005860:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005864:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 8005868:	e007      	b.n	800587a <motion_on_tim7_tick+0x8ea>
                else if (corr < -(int32_t)MOTION_PI_CORR_MAX_SPS) corr = -(int32_t)MOTION_PI_CORR_MAX_SPS;
 800586a:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 800586e:	4b2f      	ldr	r3, [pc, #188]	@ (800592c <motion_on_tim7_tick+0x99c>)
 8005870:	429a      	cmp	r2, r3
 8005872:	da02      	bge.n	800587a <motion_on_tim7_tick+0x8ea>
 8005874:	4b2d      	ldr	r3, [pc, #180]	@ (800592c <motion_on_tim7_tick+0x99c>)
 8005876:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
                int32_t v_adj = (int32_t)v_cmd_sps + corr;
 800587a:	f8d7 2184 	ldr.w	r2, [r7, #388]	@ 0x184
 800587e:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8005882:	4413      	add	r3, r2
 8005884:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
                if (v_adj < 0) v_adj = 0;
 8005888:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800588c:	2b00      	cmp	r3, #0
 800588e:	da02      	bge.n	8005896 <motion_on_tim7_tick+0x906>
 8005890:	2300      	movs	r3, #0
 8005892:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
                if (v_adj > (int32_t)MOTION_MAX_SPS) v_adj = (int32_t)MOTION_MAX_SPS; /* limite físico */
 8005896:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 800589a:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 800589e:	429a      	cmp	r2, r3
 80058a0:	dd03      	ble.n	80058aa <motion_on_tim7_tick+0x91a>
 80058a2:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 80058a6:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
                v_cmd_sps = (uint32_t)v_adj;
 80058aa:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80058ae:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
                /* Anti-windup por saturação: só aceita a integral quando não saturou */
                if (!(v_adj == 0 || v_adj == (int32_t)MOTION_MAX_SPS)) {
 80058b2:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d00c      	beq.n	80058d4 <motion_on_tim7_tick+0x944>
 80058ba:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 80058be:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 80058c2:	429a      	cmp	r2, r3
 80058c4:	d006      	beq.n	80058d4 <motion_on_tim7_tick+0x944>
                    g_pi_i_accum[axis] = iacc;
 80058c6:	f897 118b 	ldrb.w	r1, [r7, #395]	@ 0x18b
 80058ca:	4a13      	ldr	r2, [pc, #76]	@ (8005918 <motion_on_tim7_tick+0x988>)
 80058cc:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80058d0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
                }
            }
#endif
            /* Atrito será aplicado pós-rampa (na v_actual_sps) para modelar planta */
            uint32_t a_sps2    = (ax->accel_sps2 > 0u) ? ax->accel_sps2 : DEMO_ACCEL_SPS2;
 80058d4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80058d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d003      	beq.n	80058e6 <motion_on_tim7_tick+0x956>
 80058de:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80058e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058e4:	e000      	b.n	80058e8 <motion_on_tim7_tick+0x958>
 80058e6:	4b0d      	ldr	r3, [pc, #52]	@ (800591c <motion_on_tim7_tick+0x98c>)
 80058e8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8

            /* Distância restante total (ativo + fila) em passos (O(1)) */
            uint32_t active_rem = (ax->total_steps > ax->emitted_steps)
 80058ec:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80058f0:	681a      	ldr	r2, [r3, #0]
 80058f2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80058f6:	689b      	ldr	r3, [r3, #8]
                                  ? (ax->total_steps - ax->emitted_steps) : 0u;
 80058f8:	429a      	cmp	r2, r3
 80058fa:	d919      	bls.n	8005930 <motion_on_tim7_tick+0x9a0>
 80058fc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005900:	681a      	ldr	r2, [r3, #0]
 8005902:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005906:	689b      	ldr	r3, [r3, #8]
 8005908:	1ad3      	subs	r3, r2, r3
 800590a:	e012      	b.n	8005932 <motion_on_tim7_tick+0x9a2>
 800590c:	20002dd8 	.word	0x20002dd8
 8005910:	20002e00 	.word	0x20002e00
 8005914:	080126f4 	.word	0x080126f4
 8005918:	20002e78 	.word	0x20002e78
 800591c:	00030d40 	.word	0x00030d40
 8005920:	fffcf2c0 	.word	0xfffcf2c0
 8005924:	20002e84 	.word	0x20002e84
 8005928:	20002e60 	.word	0x20002e60
 800592c:	ffff9e58 	.word	0xffff9e58
 8005930:	2300      	movs	r3, #0
            uint32_t active_rem = (ax->total_steps > ax->emitted_steps)
 8005932:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
            uint32_t rem_steps = active_rem + g_queue_rem_steps[axis];
 8005936:	f897 218b 	ldrb.w	r2, [r7, #395]	@ 0x18b
 800593a:	4b5c      	ldr	r3, [pc, #368]	@ (8005aac <motion_on_tim7_tick+0xb1c>)
 800593c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005940:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005944:	4413      	add	r3, r2
 8005946:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
#if MOTION_PROGRESS_MODE
            /* Só impõe o restante do mestre se ele tiver trabalho pendente */
            if (master_axis >= 0 && rem_master > 0u) {
 800594a:	f997 313f 	ldrsb.w	r3, [r7, #319]	@ 0x13f
 800594e:	2b00      	cmp	r3, #0
 8005950:	db07      	blt.n	8005962 <motion_on_tim7_tick+0x9d2>
 8005952:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8005956:	2b00      	cmp	r3, #0
 8005958:	d003      	beq.n	8005962 <motion_on_tim7_tick+0x9d2>
                rem_steps = rem_master;
 800595a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 800595e:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
            /* caso contrário, mantém o rem_steps do próprio eixo
               para não “matar” a rampa dos demais */
#endif

            /* Distância necessária para frear de v para 0: s = v^2 / (2a) */
            uint32_t v_now = ax->v_actual_sps;
 8005962:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005966:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005968:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
            uint32_t s_brake = 0u;
 800596c:	2300      	movs	r3, #0
 800596e:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
            if (a_sps2 > 0u && v_now > 0u) {
 8005972:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005976:	2b00      	cmp	r3, #0
 8005978:	d03f      	beq.n	80059fa <motion_on_tim7_tick+0xa6a>
 800597a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800597e:	2b00      	cmp	r3, #0
 8005980:	d03b      	beq.n	80059fa <motion_on_tim7_tick+0xa6a>
                uint64_t vv = (uint64_t)v_now * (uint64_t)v_now;
 8005982:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8005986:	2200      	movs	r2, #0
 8005988:	633b      	str	r3, [r7, #48]	@ 0x30
 800598a:	637a      	str	r2, [r7, #52]	@ 0x34
 800598c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8005990:	2200      	movs	r2, #0
 8005992:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005994:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005996:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800599a:	462b      	mov	r3, r5
 800599c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80059a0:	4642      	mov	r2, r8
 80059a2:	fb02 f203 	mul.w	r2, r2, r3
 80059a6:	464b      	mov	r3, r9
 80059a8:	4621      	mov	r1, r4
 80059aa:	fb01 f303 	mul.w	r3, r1, r3
 80059ae:	4413      	add	r3, r2
 80059b0:	4622      	mov	r2, r4
 80059b2:	4641      	mov	r1, r8
 80059b4:	fba2 1201 	umull	r1, r2, r2, r1
 80059b8:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80059ba:	460a      	mov	r2, r1
 80059bc:	67ba      	str	r2, [r7, #120]	@ 0x78
 80059be:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80059c0:	4413      	add	r3, r2
 80059c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80059c4:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	@ 0x78
 80059c8:	e9c7 3432 	strd	r3, r4, [r7, #200]	@ 0xc8
 80059cc:	e9c7 3432 	strd	r3, r4, [r7, #200]	@ 0xc8
                uint64_t denom = (uint64_t)(2u * a_sps2);
 80059d0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80059d4:	005b      	lsls	r3, r3, #1
 80059d6:	2200      	movs	r2, #0
 80059d8:	603b      	str	r3, [r7, #0]
 80059da:	607a      	str	r2, [r7, #4]
 80059dc:	e9d7 3400 	ldrd	r3, r4, [r7]
 80059e0:	e9c7 3430 	strd	r3, r4, [r7, #192]	@ 0xc0
                s_brake = (uint32_t)(vv / denom);
 80059e4:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 80059e8:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80059ec:	f7fa fc90 	bl	8000310 <__aeabi_uldivmod>
 80059f0:	4602      	mov	r2, r0
 80059f2:	460b      	mov	r3, r1
 80059f4:	4613      	mov	r3, r2
 80059f6:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150

            /* Política de rampa:
             * - Se já estamos perto do final (rem_steps <= s_brake): desacelera.
             * - Caso contrário, acelera até v_cmd_sps; se passou, reduz até v_cmd_sps. */
            /* Aceleração integrada: usa g_v_accum para passos discretos de v */
            g_v_accum[axis] += a_sps2; /* steps/s^2 * 1ms */
 80059fa:	f897 218b 	ldrb.w	r2, [r7, #395]	@ 0x18b
 80059fe:	4b2c      	ldr	r3, [pc, #176]	@ (8005ab0 <motion_on_tim7_tick+0xb20>)
 8005a00:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005a04:	f897 118b 	ldrb.w	r1, [r7, #395]	@ 0x18b
 8005a08:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005a0c:	441a      	add	r2, r3
 8005a0e:	4b28      	ldr	r3, [pc, #160]	@ (8005ab0 <motion_on_tim7_tick+0xb20>)
 8005a10:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
            uint32_t steps_avail = 0u;
 8005a14:	2300      	movs	r3, #0
 8005a16:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
            while (g_v_accum[axis] >= 1000u) { g_v_accum[axis] -= 1000u; steps_avail++; }
 8005a1a:	e010      	b.n	8005a3e <motion_on_tim7_tick+0xaae>
 8005a1c:	f897 218b 	ldrb.w	r2, [r7, #395]	@ 0x18b
 8005a20:	4b23      	ldr	r3, [pc, #140]	@ (8005ab0 <motion_on_tim7_tick+0xb20>)
 8005a22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a26:	f897 118b 	ldrb.w	r1, [r7, #395]	@ 0x18b
 8005a2a:	f5a3 727a 	sub.w	r2, r3, #1000	@ 0x3e8
 8005a2e:	4b20      	ldr	r3, [pc, #128]	@ (8005ab0 <motion_on_tim7_tick+0xb20>)
 8005a30:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 8005a34:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a38:	3301      	adds	r3, #1
 8005a3a:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8005a3e:	f897 218b 	ldrb.w	r2, [r7, #395]	@ 0x18b
 8005a42:	4b1b      	ldr	r3, [pc, #108]	@ (8005ab0 <motion_on_tim7_tick+0xb20>)
 8005a44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a48:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005a4c:	d2e6      	bcs.n	8005a1c <motion_on_tim7_tick+0xa8c>
            while (steps_avail--) {
 8005a4e:	e050      	b.n	8005af2 <motion_on_tim7_tick+0xb62>
                if (rem_steps <= s_brake) {
 8005a50:	f8d7 2154 	ldr.w	r2, [r7, #340]	@ 0x154
 8005a54:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8005a58:	429a      	cmp	r2, r3
 8005a5a:	d80c      	bhi.n	8005a76 <motion_on_tim7_tick+0xae6>
                    /* Desacelera */
                    if (ax->v_actual_sps > 0u) ax->v_actual_sps--;
 8005a5c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d045      	beq.n	8005af2 <motion_on_tim7_tick+0xb62>
 8005a66:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a6c:	1e5a      	subs	r2, r3, #1
 8005a6e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005a72:	625a      	str	r2, [r3, #36]	@ 0x24
 8005a74:	e03d      	b.n	8005af2 <motion_on_tim7_tick+0xb62>
                } else if (ax->v_actual_sps < v_cmd_sps) {
 8005a76:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005a7a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005a7c:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d917      	bls.n	8005ab4 <motion_on_tim7_tick+0xb24>
                    ax->v_actual_sps++;
 8005a84:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a8a:	1c5a      	adds	r2, r3, #1
 8005a8c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005a90:	625a      	str	r2, [r3, #36]	@ 0x24
                    if (ax->v_actual_sps > v_cmd_sps) ax->v_actual_sps = v_cmd_sps;
 8005a92:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005a96:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005a98:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d228      	bcs.n	8005af2 <motion_on_tim7_tick+0xb62>
 8005aa0:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8005aa4:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8005aa8:	6253      	str	r3, [r2, #36]	@ 0x24
 8005aaa:	e022      	b.n	8005af2 <motion_on_tim7_tick+0xb62>
 8005aac:	20002dc8 	.word	0x20002dc8
 8005ab0:	20002e6c 	.word	0x20002e6c
                } else if (ax->v_actual_sps > v_cmd_sps) {
 8005ab4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005ab8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005aba:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d217      	bcs.n	8005af2 <motion_on_tim7_tick+0xb62>
                    if (ax->v_actual_sps > 0u) ax->v_actual_sps--;
 8005ac2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005ac6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d006      	beq.n	8005ada <motion_on_tim7_tick+0xb4a>
 8005acc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ad2:	1e5a      	subs	r2, r3, #1
 8005ad4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005ad8:	625a      	str	r2, [r3, #36]	@ 0x24
                    if (ax->v_actual_sps < v_cmd_sps) ax->v_actual_sps = v_cmd_sps;
 8005ada:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005ade:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005ae0:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d904      	bls.n	8005af2 <motion_on_tim7_tick+0xb62>
 8005ae8:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8005aec:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8005af0:	6253      	str	r3, [r2, #36]	@ 0x24
            while (steps_avail--) {
 8005af2:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8005af6:	1e53      	subs	r3, r2, #1
 8005af8:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8005afc:	2a00      	cmp	r2, #0
 8005afe:	d1a7      	bne.n	8005a50 <motion_on_tim7_tick+0xac0>
                }
            }

            /* Se não há mais nada a emitir neste eixo, força zero */
            if (rem_steps == 0u) ax->v_actual_sps = 0u;
 8005b00:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d103      	bne.n	8005b10 <motion_on_tim7_tick+0xb80>
 8005b08:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	6253      	str	r3, [r2, #36]	@ 0x24
            if (v_cmd_sps > MOTION_MAX_SPS) v_cmd_sps = MOTION_MAX_SPS;
 8005b10:	f8d7 2184 	ldr.w	r2, [r7, #388]	@ 0x184
 8005b14:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005b18:	429a      	cmp	r2, r3
 8005b1a:	d903      	bls.n	8005b24 <motion_on_tim7_tick+0xb94>
 8005b1c:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005b20:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
            if (ax->v_actual_sps > MOTION_MAX_SPS) ax->v_actual_sps = MOTION_MAX_SPS;
 8005b24:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005b28:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005b2a:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005b2e:	429a      	cmp	r2, r3
 8005b30:	d904      	bls.n	8005b3c <motion_on_tim7_tick+0xbac>
 8005b32:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8005b36:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005b3a:	6253      	str	r3, [r2, #36]	@ 0x24

            /* Aplica modelo de atrito pós-rampa (C + B·v): atua sobre v_actual_sps */
            uint8_t friction_active = 0u;
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
            uint32_t friction_drop_sps = 0u;
 8005b42:	2300      	movs	r3, #0
 8005b44:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
#if MOTION_FRICTION_ENABLE
            uint32_t v_pre_friction = ax->v_actual_sps;
 8005b48:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005b4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b4e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
            ax->v_actual_sps = motion_apply_friction(axis, ax->v_actual_sps);
 8005b52:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005b56:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005b58:	f897 318b 	ldrb.w	r3, [r7, #395]	@ 0x18b
 8005b5c:	4611      	mov	r1, r2
 8005b5e:	4618      	mov	r0, r3
 8005b60:	f7fd ffd0 	bl	8003b04 <motion_apply_friction>
 8005b64:	4602      	mov	r2, r0
 8005b66:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005b6a:	625a      	str	r2, [r3, #36]	@ 0x24
            friction_active = g_axis_friction_enabled[axis];
 8005b6c:	f897 218b 	ldrb.w	r2, [r7, #395]	@ 0x18b
 8005b70:	4b49      	ldr	r3, [pc, #292]	@ (8005c98 <motion_on_tim7_tick+0xd08>)
 8005b72:	5c9b      	ldrb	r3, [r3, r2]
 8005b74:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
            if (v_pre_friction > ax->v_actual_sps) {
 8005b78:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005b7c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005b7e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d907      	bls.n	8005b96 <motion_on_tim7_tick+0xc06>
                friction_drop_sps = v_pre_friction - ax->v_actual_sps;
 8005b86:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005b8a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005b8c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005b90:	1a9b      	subs	r3, r3, r2
 8005b92:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
            }
            g_dbg_friction_active[axis] = friction_active;
 8005b96:	f897 118b 	ldrb.w	r1, [r7, #395]	@ 0x18b
 8005b9a:	4a40      	ldr	r2, [pc, #256]	@ (8005c9c <motion_on_tim7_tick+0xd0c>)
 8005b9c:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8005ba0:	5453      	strb	r3, [r2, r1]
            g_dbg_friction_drop[axis] = friction_drop_sps;
 8005ba2:	f897 118b 	ldrb.w	r1, [r7, #395]	@ 0x18b
 8005ba6:	4a3e      	ldr	r2, [pc, #248]	@ (8005ca0 <motion_on_tim7_tick+0xd10>)
 8005ba8:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8005bac:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
#endif
            if (axis == AXIS_Y) {
 8005bb0:	f897 318b 	ldrb.w	r3, [r7, #395]	@ 0x18b
 8005bb4:	2b01      	cmp	r3, #1
 8005bb6:	d136      	bne.n	8005c26 <motion_on_tim7_tick+0xc96>
                static uint32_t dbg_cnt = 0;
                if ((dbg_cnt++ % 50u) == 0u) {
 8005bb8:	4b3a      	ldr	r3, [pc, #232]	@ (8005ca4 <motion_on_tim7_tick+0xd14>)
 8005bba:	6819      	ldr	r1, [r3, #0]
 8005bbc:	1c4a      	adds	r2, r1, #1
 8005bbe:	4b39      	ldr	r3, [pc, #228]	@ (8005ca4 <motion_on_tim7_tick+0xd14>)
 8005bc0:	601a      	str	r2, [r3, #0]
 8005bc2:	4b39      	ldr	r3, [pc, #228]	@ (8005ca8 <motion_on_tim7_tick+0xd18>)
 8005bc4:	fba3 2301 	umull	r2, r3, r3, r1
 8005bc8:	091b      	lsrs	r3, r3, #4
 8005bca:	2232      	movs	r2, #50	@ 0x32
 8005bcc:	fb02 f303 	mul.w	r3, r2, r3
 8005bd0:	1acb      	subs	r3, r1, r3
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d127      	bne.n	8005c26 <motion_on_tim7_tick+0xc96>
                    uint8_t fric_x = 0u;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
                    uint32_t drop_x = 0u;
 8005bdc:	2300      	movs	r3, #0
 8005bde:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
#if MOTION_FRICTION_ENABLE
                    fric_x = g_dbg_friction_active[AXIS_X];
 8005be2:	4b2e      	ldr	r3, [pc, #184]	@ (8005c9c <motion_on_tim7_tick+0xd0c>)
 8005be4:	781b      	ldrb	r3, [r3, #0]
 8005be6:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
                    drop_x = g_dbg_friction_drop[AXIS_X];
 8005bea:	4b2d      	ldr	r3, [pc, #180]	@ (8005ca0 <motion_on_tim7_tick+0xd10>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
#endif
                    printf("DBG_Y: base=%lu cmd=%lu act=%lu max=%lu fricY=%u dropY=%lu fricX=%u dropX=%lu\r\n",
                           (unsigned long)v_base_sps,
                           (unsigned long)v_cmd_sps,
                           (unsigned long)ax->v_actual_sps,
 8005bf2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005bf6:	6a58      	ldr	r0, [r3, #36]	@ 0x24
                    printf("DBG_Y: base=%lu cmd=%lu act=%lu max=%lu fricY=%u dropY=%lu fricX=%u dropX=%lu\r\n",
 8005bf8:	f897 10bf 	ldrb.w	r1, [r7, #191]	@ 0xbf
 8005bfc:	f897 20b7 	ldrb.w	r2, [r7, #183]	@ 0xb7
 8005c00:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005c04:	9304      	str	r3, [sp, #16]
 8005c06:	9203      	str	r2, [sp, #12]
 8005c08:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8005c0c:	9302      	str	r3, [sp, #8]
 8005c0e:	9101      	str	r1, [sp, #4]
 8005c10:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005c14:	9300      	str	r3, [sp, #0]
 8005c16:	4603      	mov	r3, r0
 8005c18:	f8d7 2184 	ldr.w	r2, [r7, #388]	@ 0x184
 8005c1c:	f8d7 112c 	ldr.w	r1, [r7, #300]	@ 0x12c
 8005c20:	4822      	ldr	r0, [pc, #136]	@ (8005cac <motion_on_tim7_tick+0xd1c>)
 8005c22:	f00b f82d 	bl	8010c80 <iprintf>
                           (unsigned)fric_x,
                           (unsigned long)drop_x);
                }
            }
#if MOTION_FRICTION_ENABLE
            motion_auto_friction_record_sample(axis, v_base_sps, v_cmd_sps, ax->v_actual_sps);
 8005c26:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c2c:	f897 018b 	ldrb.w	r0, [r7, #395]	@ 0x18b
 8005c30:	f8d7 2184 	ldr.w	r2, [r7, #388]	@ 0x184
 8005c34:	f8d7 112c 	ldr.w	r1, [r7, #300]	@ 0x12c
 8005c38:	f7fd fb56 	bl	80032e8 <motion_auto_friction_record_sample>
#endif
            /* Incremento do DDA a 50 kHz */
            ax->dda_inc_q16 = Q16_DIV_UINT(ax->v_actual_sps, MOTION_TIM6_HZ);
 8005c3c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005c40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c42:	2200      	movs	r2, #0
 8005c44:	623b      	str	r3, [r7, #32]
 8005c46:	627a      	str	r2, [r7, #36]	@ 0x24
 8005c48:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005c4c:	460b      	mov	r3, r1
 8005c4e:	0c1b      	lsrs	r3, r3, #16
 8005c50:	61fb      	str	r3, [r7, #28]
 8005c52:	460b      	mov	r3, r1
 8005c54:	041b      	lsls	r3, r3, #16
 8005c56:	61bb      	str	r3, [r7, #24]
 8005c58:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8005c5c:	f04f 0300 	mov.w	r3, #0
 8005c60:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005c64:	f7fa fb54 	bl	8000310 <__aeabi_uldivmod>
 8005c68:	4602      	mov	r2, r0
 8005c6a:	460b      	mov	r3, r1
 8005c6c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005c70:	61da      	str	r2, [r3, #28]
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8005c72:	f897 318b 	ldrb.w	r3, [r7, #395]	@ 0x18b
 8005c76:	3301      	adds	r3, #1
 8005c78:	f887 318b 	strb.w	r3, [r7, #395]	@ 0x18b
 8005c7c:	f897 318b 	ldrb.w	r3, [r7, #395]	@ 0x18b
 8005c80:	2b02      	cmp	r3, #2
 8005c82:	f67f ab8c 	bls.w	800539e <motion_on_tim7_tick+0x40e>
        }
    }
#if MOTION_FRICTION_ENABLE
    motion_auto_friction_maybe_report();
 8005c86:	f7fd fc15 	bl	80034b4 <motion_auto_friction_maybe_report>
#endif
}
 8005c8a:	bf00      	nop
 8005c8c:	f507 77cc 	add.w	r7, r7, #408	@ 0x198
 8005c90:	46bd      	mov	sp, r7
 8005c92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c96:	bf00      	nop
 8005c98:	20002e30 	.word	0x20002e30
 8005c9c:	20002e48 	.word	0x20002e48
 8005ca0:	20002e4c 	.word	0x20002e4c
 8005ca4:	20002f00 	.word	0x20002f00
 8005ca8:	51eb851f 	.word	0x51eb851f
 8005cac:	080121c8 	.word	0x080121c8

08005cb0 <motion_on_move_queue_add>:

/* =======================
 *  Handlers de protocolo
 * ======================= */
void motion_on_move_queue_add(const uint8_t *frame, uint32_t len) {
 8005cb0:	b590      	push	{r4, r7, lr}
 8005cb2:	b097      	sub	sp, #92	@ 0x5c
 8005cb4:	af06      	add	r7, sp, #24
 8005cb6:	6078      	str	r0, [r7, #4]
 8005cb8:	6039      	str	r1, [r7, #0]

    move_queue_add_req_t req;
    uint8_t ack_status = MOTION_ACK_INVALID;
 8005cba:	2301      	movs	r3, #1
 8005cbc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    uint8_t frame_id = 0u;
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

    if (!frame) return;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	f000 8087 	beq.w	8005ddc <motion_on_move_queue_add+0x12c>
    proto_result_t decode_status = move_queue_add_req_decoder(frame, len, &req);
 8005cce:	f107 0308 	add.w	r3, r7, #8
 8005cd2:	461a      	mov	r2, r3
 8005cd4:	6839      	ldr	r1, [r7, #0]
 8005cd6:	6878      	ldr	r0, [r7, #4]
 8005cd8:	f7fa ff74 	bl	8000bc4 <move_queue_add_req_decoder>
 8005cdc:	4603      	mov	r3, r0
 8005cde:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    if (decode_status != PROTO_OK) {
 8005ce2:	f997 303d 	ldrsb.w	r3, [r7, #61]	@ 0x3d
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d014      	beq.n	8005d14 <motion_on_move_queue_add+0x64>
        motion_send_queue_add_ack(frame_id, ack_status);
 8005cea:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8005cee:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8005cf2:	4611      	mov	r1, r2
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	f7fe fbc5 	bl	8004484 <motion_send_queue_add_ack>
        LOGA_THIS(LOG_STATE_ERROR, decode_status, "queue_add", "decode_fail");
 8005cfa:	f997 203d 	ldrsb.w	r2, [r7, #61]	@ 0x3d
 8005cfe:	4939      	ldr	r1, [pc, #228]	@ (8005de4 <motion_on_move_queue_add+0x134>)
 8005d00:	4b39      	ldr	r3, [pc, #228]	@ (8005de8 <motion_on_move_queue_add+0x138>)
 8005d02:	9301      	str	r3, [sp, #4]
 8005d04:	4b39      	ldr	r3, [pc, #228]	@ (8005dec <motion_on_move_queue_add+0x13c>)
 8005d06:	9300      	str	r3, [sp, #0]
 8005d08:	460b      	mov	r3, r1
 8005d0a:	2164      	movs	r1, #100	@ 0x64
 8005d0c:	2002      	movs	r0, #2
 8005d0e:	f7fc fee1 	bl	8002ad4 <log_event_auto>
        return;
 8005d12:	e064      	b.n	8005dde <motion_on_move_queue_add+0x12e>
    }
    frame_id = req.frameId;
 8005d14:	7a3b      	ldrb	r3, [r7, #8]
 8005d16:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

    if (!safety_is_safe()) {
 8005d1a:	f000 fe7f 	bl	8006a1c <safety_is_safe>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d114      	bne.n	8005d4e <motion_on_move_queue_add+0x9e>
        motion_send_queue_add_ack(frame_id, ack_status);
 8005d24:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8005d28:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8005d2c:	4611      	mov	r1, r2
 8005d2e:	4618      	mov	r0, r3
 8005d30:	f7fe fba8 	bl	8004484 <motion_send_queue_add_ack>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "queue_add", "blocked_safety");
 8005d34:	4a2b      	ldr	r2, [pc, #172]	@ (8005de4 <motion_on_move_queue_add+0x134>)
 8005d36:	4b2e      	ldr	r3, [pc, #184]	@ (8005df0 <motion_on_move_queue_add+0x140>)
 8005d38:	9301      	str	r3, [sp, #4]
 8005d3a:	4b2c      	ldr	r3, [pc, #176]	@ (8005dec <motion_on_move_queue_add+0x13c>)
 8005d3c:	9300      	str	r3, [sp, #0]
 8005d3e:	4613      	mov	r3, r2
 8005d40:	f06f 0203 	mvn.w	r2, #3
 8005d44:	2164      	movs	r1, #100	@ 0x64
 8005d46:	2002      	movs	r0, #2
 8005d48:	f7fc fec4 	bl	8002ad4 <log_event_auto>
        return;
 8005d4c:	e047      	b.n	8005dde <motion_on_move_queue_add+0x12e>
    }

    uint32_t primask = motion_lock();
 8005d4e:	f7fd f99f 	bl	8003090 <motion_lock>
 8005d52:	63b8      	str	r0, [r7, #56]	@ 0x38
    proto_result_t push_status = motion_queue_push_locked(&req);
 8005d54:	f107 0308 	add.w	r3, r7, #8
 8005d58:	4618      	mov	r0, r3
 8005d5a:	f7fe f967 	bl	800402c <motion_queue_push_locked>
 8005d5e:	4603      	mov	r3, r0
 8005d60:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (push_status == PROTO_OK) {
 8005d64:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d112      	bne.n	8005d92 <motion_on_move_queue_add+0xe2>
        ack_status = MOTION_ACK_OK;
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        if (g_status.state == MOTION_IDLE || g_status.state == MOTION_DONE)
 8005d72:	4b20      	ldr	r3, [pc, #128]	@ (8005df4 <motion_on_move_queue_add+0x144>)
 8005d74:	781b      	ldrb	r3, [r3, #0]
 8005d76:	b2db      	uxtb	r3, r3
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d004      	beq.n	8005d86 <motion_on_move_queue_add+0xd6>
 8005d7c:	4b1d      	ldr	r3, [pc, #116]	@ (8005df4 <motion_on_move_queue_add+0x144>)
 8005d7e:	781b      	ldrb	r3, [r3, #0]
 8005d80:	b2db      	uxtb	r3, r3
 8005d82:	2b05      	cmp	r3, #5
 8005d84:	d102      	bne.n	8005d8c <motion_on_move_queue_add+0xdc>
            g_status.state = MOTION_QUEUED;
 8005d86:	4b1b      	ldr	r3, [pc, #108]	@ (8005df4 <motion_on_move_queue_add+0x144>)
 8005d88:	2201      	movs	r2, #1
 8005d8a:	701a      	strb	r2, [r3, #0]
        motion_refresh_status_locked();
 8005d8c:	f7fd ff24 	bl	8003bd8 <motion_refresh_status_locked>
 8005d90:	e002      	b.n	8005d98 <motion_on_move_queue_add+0xe8>
               (unsigned)req.vx, (unsigned)req.vy, (unsigned)req.vz,
               (unsigned long)req.sx, (unsigned long)req.sy, (unsigned long)req.sz,
               (unsigned)g_status.queue_depth);
#endif
    } else {
        ack_status = MOTION_ACK_QUEUE_FULL;
 8005d92:	2302      	movs	r3, #2
 8005d94:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    }
    motion_unlock(primask);
 8005d98:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005d9a:	f7fd f98a 	bl	80030b2 <motion_unlock>

    motion_send_queue_add_ack(frame_id, ack_status);
 8005d9e:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8005da2:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8005da6:	4611      	mov	r1, r2
 8005da8:	4618      	mov	r0, r3
 8005daa:	f7fe fb6b 	bl	8004484 <motion_send_queue_add_ack>
    LOGA_THIS(LOG_STATE_RECEIVED, ack_status, "queue_add",
 8005dae:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8005db2:	480c      	ldr	r0, [pc, #48]	@ (8005de4 <motion_on_move_queue_add+0x134>)
 8005db4:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8005db8:	7a79      	ldrb	r1, [r7, #9]
 8005dba:	460c      	mov	r4, r1
 8005dbc:	490d      	ldr	r1, [pc, #52]	@ (8005df4 <motion_on_move_queue_add+0x144>)
 8005dbe:	7849      	ldrb	r1, [r1, #1]
 8005dc0:	b2c9      	uxtb	r1, r1
 8005dc2:	9104      	str	r1, [sp, #16]
 8005dc4:	9403      	str	r4, [sp, #12]
 8005dc6:	9302      	str	r3, [sp, #8]
 8005dc8:	4b0b      	ldr	r3, [pc, #44]	@ (8005df8 <motion_on_move_queue_add+0x148>)
 8005dca:	9301      	str	r3, [sp, #4]
 8005dcc:	4b07      	ldr	r3, [pc, #28]	@ (8005dec <motion_on_move_queue_add+0x13c>)
 8005dce:	9300      	str	r3, [sp, #0]
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	2101      	movs	r1, #1
 8005dd4:	2002      	movs	r0, #2
 8005dd6:	f7fc fe7d 	bl	8002ad4 <log_event_auto>
 8005dda:	e000      	b.n	8005dde <motion_on_move_queue_add+0x12e>
    if (!frame) return;
 8005ddc:	bf00      	nop
              "frame=%u dirMask=0x%02X queue=%u",
              (unsigned)frame_id, (unsigned)req.dirMask, (unsigned)g_status.queue_depth);
}
 8005dde:	3744      	adds	r7, #68	@ 0x44
 8005de0:	46bd      	mov	sp, r7
 8005de2:	bd90      	pop	{r4, r7, pc}
 8005de4:	08011f58 	.word	0x08011f58
 8005de8:	08012218 	.word	0x08012218
 8005dec:	08012224 	.word	0x08012224
 8005df0:	08012230 	.word	0x08012230
 8005df4:	20000124 	.word	0x20000124
 8005df8:	08012240 	.word	0x08012240

08005dfc <motion_on_move_queue_status>:

void motion_on_move_queue_status(const uint8_t *frame, uint32_t len) {
 8005dfc:	b5b0      	push	{r4, r5, r7, lr}
 8005dfe:	b08c      	sub	sp, #48	@ 0x30
 8005e00:	af08      	add	r7, sp, #32
 8005e02:	6078      	str	r0, [r7, #4]
 8005e04:	6039      	str	r1, [r7, #0]
    move_queue_status_req_t req;
    if (move_queue_status_req_decoder(frame, len, &req) != PROTO_OK) {
 8005e06:	f107 0308 	add.w	r3, r7, #8
 8005e0a:	461a      	mov	r2, r3
 8005e0c:	6839      	ldr	r1, [r7, #0]
 8005e0e:	6878      	ldr	r0, [r7, #4]
 8005e10:	f7fa fff1 	bl	8000df6 <move_queue_status_req_decoder>
 8005e14:	4603      	mov	r3, r0
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d00c      	beq.n	8005e34 <motion_on_move_queue_status+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "queue_status", "decode_fail");
 8005e1a:	4a1f      	ldr	r2, [pc, #124]	@ (8005e98 <motion_on_move_queue_status+0x9c>)
 8005e1c:	4b1f      	ldr	r3, [pc, #124]	@ (8005e9c <motion_on_move_queue_status+0xa0>)
 8005e1e:	9301      	str	r3, [sp, #4]
 8005e20:	4b1f      	ldr	r3, [pc, #124]	@ (8005ea0 <motion_on_move_queue_status+0xa4>)
 8005e22:	9300      	str	r3, [sp, #0]
 8005e24:	4613      	mov	r3, r2
 8005e26:	f06f 0201 	mvn.w	r2, #1
 8005e2a:	2164      	movs	r1, #100	@ 0x64
 8005e2c:	2002      	movs	r0, #2
 8005e2e:	f7fc fe51 	bl	8002ad4 <log_event_auto>
 8005e32:	e02e      	b.n	8005e92 <motion_on_move_queue_status+0x96>
        return;
    }
    uint32_t primask = motion_lock();
 8005e34:	f7fd f92c 	bl	8003090 <motion_lock>
 8005e38:	60f8      	str	r0, [r7, #12]
    motion_refresh_status_locked();
 8005e3a:	f7fd fecd 	bl	8003bd8 <motion_refresh_status_locked>
    motion_unlock(primask);
 8005e3e:	68f8      	ldr	r0, [r7, #12]
 8005e40:	f7fd f937 	bl	80030b2 <motion_unlock>

    motion_send_queue_status_response(req.frameId);
 8005e44:	7a3b      	ldrb	r3, [r7, #8]
 8005e46:	4618      	mov	r0, r3
 8005e48:	f7fe fb60 	bl	800450c <motion_send_queue_status_response>
    LOGA_THIS(LOG_STATE_RECEIVED, PROTO_OK, "queue_status",
 8005e4c:	4a12      	ldr	r2, [pc, #72]	@ (8005e98 <motion_on_move_queue_status+0x9c>)
 8005e4e:	4b15      	ldr	r3, [pc, #84]	@ (8005ea4 <motion_on_move_queue_status+0xa8>)
 8005e50:	781b      	ldrb	r3, [r3, #0]
 8005e52:	b2db      	uxtb	r3, r3
 8005e54:	4619      	mov	r1, r3
 8005e56:	4b13      	ldr	r3, [pc, #76]	@ (8005ea4 <motion_on_move_queue_status+0xa8>)
 8005e58:	785b      	ldrb	r3, [r3, #1]
 8005e5a:	b2db      	uxtb	r3, r3
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	4b11      	ldr	r3, [pc, #68]	@ (8005ea4 <motion_on_move_queue_status+0xa8>)
 8005e60:	789b      	ldrb	r3, [r3, #2]
 8005e62:	b2db      	uxtb	r3, r3
 8005e64:	461c      	mov	r4, r3
 8005e66:	4b0f      	ldr	r3, [pc, #60]	@ (8005ea4 <motion_on_move_queue_status+0xa8>)
 8005e68:	78db      	ldrb	r3, [r3, #3]
 8005e6a:	b2db      	uxtb	r3, r3
 8005e6c:	461d      	mov	r5, r3
 8005e6e:	4b0d      	ldr	r3, [pc, #52]	@ (8005ea4 <motion_on_move_queue_status+0xa8>)
 8005e70:	791b      	ldrb	r3, [r3, #4]
 8005e72:	b2db      	uxtb	r3, r3
 8005e74:	9306      	str	r3, [sp, #24]
 8005e76:	9505      	str	r5, [sp, #20]
 8005e78:	9404      	str	r4, [sp, #16]
 8005e7a:	9003      	str	r0, [sp, #12]
 8005e7c:	9102      	str	r1, [sp, #8]
 8005e7e:	4b0a      	ldr	r3, [pc, #40]	@ (8005ea8 <motion_on_move_queue_status+0xac>)
 8005e80:	9301      	str	r3, [sp, #4]
 8005e82:	4b07      	ldr	r3, [pc, #28]	@ (8005ea0 <motion_on_move_queue_status+0xa4>)
 8005e84:	9300      	str	r3, [sp, #0]
 8005e86:	4613      	mov	r3, r2
 8005e88:	2200      	movs	r2, #0
 8005e8a:	2101      	movs	r1, #1
 8005e8c:	2002      	movs	r0, #2
 8005e8e:	f7fc fe21 	bl	8002ad4 <log_event_auto>
              "state=%u depth=%u pct=(%u,%u,%u)",
              (unsigned)g_status.state, (unsigned)g_status.queue_depth,
              (unsigned)g_status.pctX, (unsigned)g_status.pctY, (unsigned)g_status.pctZ);
}
 8005e92:	3710      	adds	r7, #16
 8005e94:	46bd      	mov	sp, r7
 8005e96:	bdb0      	pop	{r4, r5, r7, pc}
 8005e98:	08011f58 	.word	0x08011f58
 8005e9c:	08012218 	.word	0x08012218
 8005ea0:	08012264 	.word	0x08012264
 8005ea4:	20000124 	.word	0x20000124
 8005ea8:	08012274 	.word	0x08012274

08005eac <motion_on_start_move>:

void motion_on_start_move(const uint8_t *frame, uint32_t len) {
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b088      	sub	sp, #32
 8005eb0:	af02      	add	r7, sp, #8
 8005eb2:	6078      	str	r0, [r7, #4]
 8005eb4:	6039      	str	r1, [r7, #0]
    start_move_req_t req;
    if (start_move_req_decoder(frame, len, &req) != PROTO_OK) {
 8005eb6:	f107 0308 	add.w	r3, r7, #8
 8005eba:	461a      	mov	r2, r3
 8005ebc:	6839      	ldr	r1, [r7, #0]
 8005ebe:	6878      	ldr	r0, [r7, #4]
 8005ec0:	f7fb f98f 	bl	80011e2 <start_move_req_decoder>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d00c      	beq.n	8005ee4 <motion_on_start_move+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "start_move", "decode_fail");
 8005eca:	4a49      	ldr	r2, [pc, #292]	@ (8005ff0 <motion_on_start_move+0x144>)
 8005ecc:	4b49      	ldr	r3, [pc, #292]	@ (8005ff4 <motion_on_start_move+0x148>)
 8005ece:	9301      	str	r3, [sp, #4]
 8005ed0:	4b49      	ldr	r3, [pc, #292]	@ (8005ff8 <motion_on_start_move+0x14c>)
 8005ed2:	9300      	str	r3, [sp, #0]
 8005ed4:	4613      	mov	r3, r2
 8005ed6:	f06f 0201 	mvn.w	r2, #1
 8005eda:	2164      	movs	r1, #100	@ 0x64
 8005edc:	2002      	movs	r0, #2
 8005ede:	f7fc fdf9 	bl	8002ad4 <log_event_auto>
 8005ee2:	e082      	b.n	8005fea <motion_on_start_move+0x13e>
        return;
    }
    uint8_t started = 0u;
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	75fb      	strb	r3, [r7, #23]
    uint32_t primask = motion_lock();
 8005ee8:	f7fd f8d2 	bl	8003090 <motion_lock>
 8005eec:	6138      	str	r0, [r7, #16]
        }
        printf(") ]\r\n");
    }
#endif

    if (!safety_is_safe()) {
 8005eee:	f000 fd95 	bl	8006a1c <safety_is_safe>
 8005ef2:	4603      	mov	r3, r0
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d102      	bne.n	8005efe <motion_on_start_move+0x52>
        started = 0u;
 8005ef8:	2300      	movs	r3, #0
 8005efa:	75fb      	strb	r3, [r7, #23]
 8005efc:	e014      	b.n	8005f28 <motion_on_start_move+0x7c>
    } else if (!g_has_active_segment) {
 8005efe:	4b3f      	ldr	r3, [pc, #252]	@ (8005ffc <motion_on_start_move+0x150>)
 8005f00:	781b      	ldrb	r3, [r3, #0]
 8005f02:	b2db      	uxtb	r3, r3
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d10a      	bne.n	8005f1e <motion_on_start_move+0x72>
        if (motion_try_start_next_locked()) {
 8005f08:	f7fe fa24 	bl	8004354 <motion_try_start_next_locked>
 8005f0c:	4603      	mov	r3, r0
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d00a      	beq.n	8005f28 <motion_on_start_move+0x7c>
            g_status.state = MOTION_RUNNING;
 8005f12:	4b3b      	ldr	r3, [pc, #236]	@ (8006000 <motion_on_start_move+0x154>)
 8005f14:	2202      	movs	r2, #2
 8005f16:	701a      	strb	r2, [r3, #0]
            started = 1u;
 8005f18:	2301      	movs	r3, #1
 8005f1a:	75fb      	strb	r3, [r7, #23]
 8005f1c:	e004      	b.n	8005f28 <motion_on_start_move+0x7c>
        }
    } else {
        g_status.state = MOTION_RUNNING;
 8005f1e:	4b38      	ldr	r3, [pc, #224]	@ (8006000 <motion_on_start_move+0x154>)
 8005f20:	2202      	movs	r2, #2
 8005f22:	701a      	strb	r2, [r3, #0]
        started = 1u;
 8005f24:	2301      	movs	r3, #1
 8005f26:	75fb      	strb	r3, [r7, #23]
    }

    motion_refresh_status_locked();
 8005f28:	f7fd fe56 	bl	8003bd8 <motion_refresh_status_locked>
    motion_unlock(primask);
 8005f2c:	6938      	ldr	r0, [r7, #16]
 8005f2e:	f7fd f8c0 	bl	80030b2 <motion_unlock>

    (void)HAL_TIM_Base_Start_IT(&htim6);
 8005f32:	4834      	ldr	r0, [pc, #208]	@ (8006004 <motion_on_start_move+0x158>)
 8005f34:	f006 fee2 	bl	800ccfc <HAL_TIM_Base_Start_IT>
    (void)HAL_TIM_Base_Start_IT(&htim7);
 8005f38:	4833      	ldr	r0, [pc, #204]	@ (8006008 <motion_on_start_move+0x15c>)
 8005f3a:	f006 fedf 	bl	800ccfc <HAL_TIM_Base_Start_IT>

    // Arma sessões CSV para iniciarem no primeiro STEP; zera contadores
    if (started) {
 8005f3e:	7dfb      	ldrb	r3, [r7, #23]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d034      	beq.n	8005fae <motion_on_start_move+0x102>
        uint32_t pm = motion_lock();
 8005f44:	f7fd f8a4 	bl	8003090 <motion_lock>
 8005f48:	60f8      	str	r0, [r7, #12]
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	75bb      	strb	r3, [r7, #22]
 8005f4e:	e028      	b.n	8005fa2 <motion_on_start_move+0xf6>
            g_csv_armed[a] = 1u;             // iniciar ao primeiro STEP
 8005f50:	7dbb      	ldrb	r3, [r7, #22]
 8005f52:	4a2e      	ldr	r2, [pc, #184]	@ (800600c <motion_on_start_move+0x160>)
 8005f54:	2101      	movs	r1, #1
 8005f56:	54d1      	strb	r1, [r2, r3]
            g_csv_active[a] = 0u;            // ainda não iniciou
 8005f58:	7dbb      	ldrb	r3, [r7, #22]
 8005f5a:	4a2d      	ldr	r2, [pc, #180]	@ (8006010 <motion_on_start_move+0x164>)
 8005f5c:	2100      	movs	r1, #0
 8005f5e:	54d1      	strb	r1, [r2, r3]
            g_csv_t0_ms[a]  = 0u;
 8005f60:	7dbb      	ldrb	r3, [r7, #22]
 8005f62:	4a2c      	ldr	r2, [pc, #176]	@ (8006014 <motion_on_start_move+0x168>)
 8005f64:	2100      	movs	r1, #0
 8005f66:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_stepcount[a] = 0u;         // zera contador de passos
 8005f6a:	7dbb      	ldrb	r3, [r7, #22]
 8005f6c:	4a2a      	ldr	r2, [pc, #168]	@ (8006018 <motion_on_start_move+0x16c>)
 8005f6e:	2100      	movs	r1, #0
 8005f70:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_next_ms[a] = 0u;           // será setado no primeiro STEP
 8005f74:	7dbb      	ldrb	r3, [r7, #22]
 8005f76:	4a29      	ldr	r2, [pc, #164]	@ (800601c <motion_on_start_move+0x170>)
 8005f78:	2100      	movs	r1, #0
 8005f7a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_t0_t6[a] = 0u;
 8005f7e:	7dbb      	ldrb	r3, [r7, #22]
 8005f80:	4a27      	ldr	r2, [pc, #156]	@ (8006020 <motion_on_start_move+0x174>)
 8005f82:	2100      	movs	r1, #0
 8005f84:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_next_t6[a] = 0u;
 8005f88:	7dbb      	ldrb	r3, [r7, #22]
 8005f8a:	4a26      	ldr	r2, [pc, #152]	@ (8006024 <motion_on_start_move+0x178>)
 8005f8c:	2100      	movs	r1, #0
 8005f8e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_seq[a] = 0u;               // reinicia id incremental por start_move
 8005f92:	7dbb      	ldrb	r3, [r7, #22]
 8005f94:	4a24      	ldr	r2, [pc, #144]	@ (8006028 <motion_on_start_move+0x17c>)
 8005f96:	2100      	movs	r1, #0
 8005f98:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8005f9c:	7dbb      	ldrb	r3, [r7, #22]
 8005f9e:	3301      	adds	r3, #1
 8005fa0:	75bb      	strb	r3, [r7, #22]
 8005fa2:	7dbb      	ldrb	r3, [r7, #22]
 8005fa4:	2b02      	cmp	r3, #2
 8005fa6:	d9d3      	bls.n	8005f50 <motion_on_start_move+0xa4>
        }
        motion_unlock(pm);
 8005fa8:	68f8      	ldr	r0, [r7, #12]
 8005faa:	f7fd f882 	bl	80030b2 <motion_unlock>
        /* agenda primeira produção 1ms à frente do tempo atual */
        g_csv_next_prod_t6 = g_tim6_ticks + (uint32_t)T6_TICKS_PER_MS;
#endif
    }

    motion_send_start_response(req.frameId, started ? 0u : 1u, g_status.queue_depth);
 8005fae:	7a38      	ldrb	r0, [r7, #8]
 8005fb0:	7dfb      	ldrb	r3, [r7, #23]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	bf0c      	ite	eq
 8005fb6:	2301      	moveq	r3, #1
 8005fb8:	2300      	movne	r3, #0
 8005fba:	b2db      	uxtb	r3, r3
 8005fbc:	4619      	mov	r1, r3
 8005fbe:	4b10      	ldr	r3, [pc, #64]	@ (8006000 <motion_on_start_move+0x154>)
 8005fc0:	785b      	ldrb	r3, [r3, #1]
 8005fc2:	b2db      	uxtb	r3, r3
 8005fc4:	461a      	mov	r2, r3
 8005fc6:	f7fe fb01 	bl	80045cc <motion_send_start_response>
    LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "start_move", started ? "running" : "ignored");
 8005fca:	4a09      	ldr	r2, [pc, #36]	@ (8005ff0 <motion_on_start_move+0x144>)
 8005fcc:	7dfb      	ldrb	r3, [r7, #23]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d001      	beq.n	8005fd6 <motion_on_start_move+0x12a>
 8005fd2:	4b16      	ldr	r3, [pc, #88]	@ (800602c <motion_on_start_move+0x180>)
 8005fd4:	e000      	b.n	8005fd8 <motion_on_start_move+0x12c>
 8005fd6:	4b16      	ldr	r3, [pc, #88]	@ (8006030 <motion_on_start_move+0x184>)
 8005fd8:	9301      	str	r3, [sp, #4]
 8005fda:	4b07      	ldr	r3, [pc, #28]	@ (8005ff8 <motion_on_start_move+0x14c>)
 8005fdc:	9300      	str	r3, [sp, #0]
 8005fde:	4613      	mov	r3, r2
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	2102      	movs	r1, #2
 8005fe4:	2002      	movs	r0, #2
 8005fe6:	f7fc fd75 	bl	8002ad4 <log_event_auto>
#if MOTION_DEBUG_FLOW
    printf("[FLOW start_move %s]\r\n", started ? "running" : "ignored");
#endif
}
 8005fea:	3718      	adds	r7, #24
 8005fec:	46bd      	mov	sp, r7
 8005fee:	bd80      	pop	{r7, pc}
 8005ff0:	08011f58 	.word	0x08011f58
 8005ff4:	08012218 	.word	0x08012218
 8005ff8:	08012298 	.word	0x08012298
 8005ffc:	200001bc 	.word	0x200001bc
 8006000:	20000124 	.word	0x20000124
 8006004:	200031c8 	.word	0x200031c8
 8006008:	20003214 	.word	0x20003214
 800600c:	20002ed0 	.word	0x20002ed0
 8006010:	20002ea8 	.word	0x20002ea8
 8006014:	20002eac 	.word	0x20002eac
 8006018:	20002eb8 	.word	0x20002eb8
 800601c:	20002ec4 	.word	0x20002ec4
 8006020:	20002ed4 	.word	0x20002ed4
 8006024:	20002ee0 	.word	0x20002ee0
 8006028:	20002eec 	.word	0x20002eec
 800602c:	080122a4 	.word	0x080122a4
 8006030:	080122ac 	.word	0x080122ac

08006034 <motion_on_move_end>:

void motion_on_move_end(const uint8_t *frame, uint32_t len) {
 8006034:	b580      	push	{r7, lr}
 8006036:	b088      	sub	sp, #32
 8006038:	af04      	add	r7, sp, #16
 800603a:	6078      	str	r0, [r7, #4]
 800603c:	6039      	str	r1, [r7, #0]
    move_end_req_t req;
    if (move_end_req_decoder(frame, len, &req) != PROTO_OK) {
 800603e:	f107 0308 	add.w	r3, r7, #8
 8006042:	461a      	mov	r2, r3
 8006044:	6839      	ldr	r1, [r7, #0]
 8006046:	6878      	ldr	r0, [r7, #4]
 8006048:	f7fa fd16 	bl	8000a78 <move_end_req_decoder>
 800604c:	4603      	mov	r3, r0
 800604e:	2b00      	cmp	r3, #0
 8006050:	d00c      	beq.n	800606c <motion_on_move_end+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "move_end", "decode_fail");
 8006052:	4a1f      	ldr	r2, [pc, #124]	@ (80060d0 <motion_on_move_end+0x9c>)
 8006054:	4b1f      	ldr	r3, [pc, #124]	@ (80060d4 <motion_on_move_end+0xa0>)
 8006056:	9301      	str	r3, [sp, #4]
 8006058:	4b1f      	ldr	r3, [pc, #124]	@ (80060d8 <motion_on_move_end+0xa4>)
 800605a:	9300      	str	r3, [sp, #0]
 800605c:	4613      	mov	r3, r2
 800605e:	f06f 0201 	mvn.w	r2, #1
 8006062:	2164      	movs	r1, #100	@ 0x64
 8006064:	2002      	movs	r0, #2
 8006066:	f7fc fd35 	bl	8002ad4 <log_event_auto>
 800606a:	e02e      	b.n	80060ca <motion_on_move_end+0x96>
        return;
    }
    uint32_t primask = motion_lock();
 800606c:	f7fd f810 	bl	8003090 <motion_lock>
 8006070:	60f8      	str	r0, [r7, #12]
    motion_stop_all_axes_locked();
 8006072:	f7fd ff5b 	bl	8003f2c <motion_stop_all_axes_locked>
    motion_queue_clear_locked();
 8006076:	f7fd ffaf 	bl	8003fd8 <motion_queue_clear_locked>
    g_has_active_segment = 0u;
 800607a:	4b18      	ldr	r3, [pc, #96]	@ (80060dc <motion_on_move_end+0xa8>)
 800607c:	2200      	movs	r2, #0
 800607e:	701a      	strb	r2, [r3, #0]
    g_status.state = MOTION_STOPPING;
 8006080:	4b17      	ldr	r3, [pc, #92]	@ (80060e0 <motion_on_move_end+0xac>)
 8006082:	2204      	movs	r2, #4
 8006084:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 8006086:	f7fd fda7 	bl	8003bd8 <motion_refresh_status_locked>
    motion_unlock(primask);
 800608a:	68f8      	ldr	r0, [r7, #12]
 800608c:	f7fd f811 	bl	80030b2 <motion_unlock>

    motion_send_move_end_response(req.frameId, 1u /* stopped by host */);
 8006090:	7a3b      	ldrb	r3, [r7, #8]
 8006092:	2101      	movs	r1, #1
 8006094:	4618      	mov	r0, r3
 8006096:	f7fe fad3 	bl	8004640 <motion_send_move_end_response>

    primask = motion_lock();
 800609a:	f7fc fff9 	bl	8003090 <motion_lock>
 800609e:	60f8      	str	r0, [r7, #12]
    g_status.state = MOTION_IDLE;
 80060a0:	4b0f      	ldr	r3, [pc, #60]	@ (80060e0 <motion_on_move_end+0xac>)
 80060a2:	2200      	movs	r2, #0
 80060a4:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 80060a6:	f7fd fd97 	bl	8003bd8 <motion_refresh_status_locked>
    motion_unlock(primask);
 80060aa:	68f8      	ldr	r0, [r7, #12]
 80060ac:	f7fd f801 	bl	80030b2 <motion_unlock>

    LOGT_THIS(LOG_STATE_APPLIED, PROTO_OK, "move_end", "stopped");
 80060b0:	4a07      	ldr	r2, [pc, #28]	@ (80060d0 <motion_on_move_end+0x9c>)
 80060b2:	4b0c      	ldr	r3, [pc, #48]	@ (80060e4 <motion_on_move_end+0xb0>)
 80060b4:	9302      	str	r3, [sp, #8]
 80060b6:	4b0c      	ldr	r3, [pc, #48]	@ (80060e8 <motion_on_move_end+0xb4>)
 80060b8:	9301      	str	r3, [sp, #4]
 80060ba:	4b07      	ldr	r3, [pc, #28]	@ (80060d8 <motion_on_move_end+0xa4>)
 80060bc:	9300      	str	r3, [sp, #0]
 80060be:	4613      	mov	r3, r2
 80060c0:	2200      	movs	r2, #0
 80060c2:	2102      	movs	r1, #2
 80060c4:	2002      	movs	r0, #2
 80060c6:	f7fc fd05 	bl	8002ad4 <log_event_auto>
}
 80060ca:	3710      	adds	r7, #16
 80060cc:	46bd      	mov	sp, r7
 80060ce:	bd80      	pop	{r7, pc}
 80060d0:	08011f58 	.word	0x08011f58
 80060d4:	08012218 	.word	0x08012218
 80060d8:	08012178 	.word	0x08012178
 80060dc:	200001bc 	.word	0x200001bc
 80060e0:	20000124 	.word	0x20000124
 80060e4:	080122b4 	.word	0x080122b4
 80060e8:	08012194 	.word	0x08012194

080060ec <motion_on_set_origin>:

/* =======================
 *  set_origin e encoder_status (telemetria)
 * ======================= */
void motion_on_set_origin(const uint8_t *frame, uint32_t len) {
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b094      	sub	sp, #80	@ 0x50
 80060f0:	af04      	add	r7, sp, #16
 80060f2:	6078      	str	r0, [r7, #4]
 80060f4:	6039      	str	r1, [r7, #0]
    set_origin_req_t req;
    if (set_origin_req_decoder(frame, len, &req) != PROTO_OK) {
 80060f6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80060fa:	461a      	mov	r2, r3
 80060fc:	6839      	ldr	r1, [r7, #0]
 80060fe:	6878      	ldr	r0, [r7, #4]
 8006100:	f7fa ffed 	bl	80010de <set_origin_req_decoder>
 8006104:	4603      	mov	r3, r0
 8006106:	2b00      	cmp	r3, #0
 8006108:	d00c      	beq.n	8006124 <motion_on_set_origin+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "set_origin", "decode_fail");
 800610a:	4a49      	ldr	r2, [pc, #292]	@ (8006230 <motion_on_set_origin+0x144>)
 800610c:	4b49      	ldr	r3, [pc, #292]	@ (8006234 <motion_on_set_origin+0x148>)
 800610e:	9301      	str	r3, [sp, #4]
 8006110:	4b49      	ldr	r3, [pc, #292]	@ (8006238 <motion_on_set_origin+0x14c>)
 8006112:	9300      	str	r3, [sp, #0]
 8006114:	4613      	mov	r3, r2
 8006116:	f06f 0201 	mvn.w	r2, #1
 800611a:	2164      	movs	r1, #100	@ 0x64
 800611c:	2002      	movs	r0, #2
 800611e:	f7fc fcd9 	bl	8002ad4 <log_event_auto>
 8006122:	e082      	b.n	800622a <motion_on_set_origin+0x13e>
        return;
    }
    uint8_t m = req.mask & 0x07u;
 8006124:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8006128:	f003 0307 	and.w	r3, r3, #7
 800612c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8006130:	2300      	movs	r3, #0
 8006132:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8006136:	e046      	b.n	80061c6 <motion_on_set_origin+0xda>
        if (m & (1u << axis)) {
 8006138:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800613c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006140:	fa22 f303 	lsr.w	r3, r2, r3
 8006144:	f003 0301 	and.w	r3, r3, #1
 8006148:	2b00      	cmp	r3, #0
 800614a:	d037      	beq.n	80061bc <motion_on_set_origin+0xd0>
            /* Define base externa como a posição absoluta atual e zera relativo */
            int64_t pos = g_encoder_position[axis];
 800614c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006150:	4a3a      	ldr	r2, [pc, #232]	@ (800623c <motion_on_set_origin+0x150>)
 8006152:	00db      	lsls	r3, r3, #3
 8006154:	4413      	add	r3, r2
 8006156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800615a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
            if (pos > INT32_MAX) pos = INT32_MAX; else if (pos < INT32_MIN) pos = INT32_MIN;
 800615e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8006162:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8006166:	f173 0300 	sbcs.w	r3, r3, #0
 800616a:	db06      	blt.n	800617a <motion_on_set_origin+0x8e>
 800616c:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8006170:	f04f 0300 	mov.w	r3, #0
 8006174:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
 8006178:	e00c      	b.n	8006194 <motion_on_set_origin+0xa8>
 800617a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800617e:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8006182:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8006186:	da05      	bge.n	8006194 <motion_on_set_origin+0xa8>
 8006188:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800618c:	f04f 33ff 	mov.w	r3, #4294967295
 8006190:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
            g_origin_base32[axis] = (int32_t)pos;
 8006194:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006198:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800619a:	4929      	ldr	r1, [pc, #164]	@ (8006240 <motion_on_set_origin+0x154>)
 800619c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            g_encoder_origin[axis] = g_encoder_position[axis];
 80061a0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80061a4:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 80061a8:	4a24      	ldr	r2, [pc, #144]	@ (800623c <motion_on_set_origin+0x150>)
 80061aa:	00db      	lsls	r3, r3, #3
 80061ac:	4413      	add	r3, r2
 80061ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061b2:	4824      	ldr	r0, [pc, #144]	@ (8006244 <motion_on_set_origin+0x158>)
 80061b4:	00c9      	lsls	r1, r1, #3
 80061b6:	4401      	add	r1, r0
 80061b8:	e9c1 2300 	strd	r2, r3, [r1]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80061bc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80061c0:	3301      	adds	r3, #1
 80061c2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80061c6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80061ca:	2b02      	cmp	r3, #2
 80061cc:	d9b4      	bls.n	8006138 <motion_on_set_origin+0x4c>
        }
    }
    set_origin_resp_t resp;
    resp.frameId = req.frameId;
 80061ce:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80061d2:	773b      	strb	r3, [r7, #28]
    resp.x0 = g_origin_base32[AXIS_X];
 80061d4:	4b1a      	ldr	r3, [pc, #104]	@ (8006240 <motion_on_set_origin+0x154>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	623b      	str	r3, [r7, #32]
    resp.y0 = g_origin_base32[AXIS_Y];
 80061da:	4b19      	ldr	r3, [pc, #100]	@ (8006240 <motion_on_set_origin+0x154>)
 80061dc:	685b      	ldr	r3, [r3, #4]
 80061de:	627b      	str	r3, [r7, #36]	@ 0x24
    resp.z0 = g_origin_base32[AXIS_Z];
 80061e0:	4b17      	ldr	r3, [pc, #92]	@ (8006240 <motion_on_set_origin+0x154>)
 80061e2:	689b      	ldr	r3, [r3, #8]
 80061e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t raw[16];
    if (set_origin_resp_encoder(&resp, raw, sizeof raw) == PROTO_OK) {
 80061e6:	f107 010c 	add.w	r1, r7, #12
 80061ea:	f107 031c 	add.w	r3, r7, #28
 80061ee:	2210      	movs	r2, #16
 80061f0:	4618      	mov	r0, r3
 80061f2:	f7fb fbe7 	bl	80019c4 <set_origin_resp_encoder>
 80061f6:	4603      	mov	r3, r0
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d105      	bne.n	8006208 <motion_on_set_origin+0x11c>
        (void)app_resp_push(raw, (uint32_t)sizeof raw);
 80061fc:	f107 030c 	add.w	r3, r7, #12
 8006200:	2110      	movs	r1, #16
 8006202:	4618      	mov	r0, r3
 8006204:	f000 fea6 	bl	8006f54 <app_resp_push>
    }
    LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "set_origin", "mask=0x%02X mode=%u", (unsigned)req.mask, (unsigned)req.mode);
 8006208:	4a09      	ldr	r2, [pc, #36]	@ (8006230 <motion_on_set_origin+0x144>)
 800620a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800620e:	f897 102e 	ldrb.w	r1, [r7, #46]	@ 0x2e
 8006212:	9103      	str	r1, [sp, #12]
 8006214:	9302      	str	r3, [sp, #8]
 8006216:	4b0c      	ldr	r3, [pc, #48]	@ (8006248 <motion_on_set_origin+0x15c>)
 8006218:	9301      	str	r3, [sp, #4]
 800621a:	4b07      	ldr	r3, [pc, #28]	@ (8006238 <motion_on_set_origin+0x14c>)
 800621c:	9300      	str	r3, [sp, #0]
 800621e:	4613      	mov	r3, r2
 8006220:	2200      	movs	r2, #0
 8006222:	2102      	movs	r1, #2
 8006224:	2002      	movs	r0, #2
 8006226:	f7fc fc55 	bl	8002ad4 <log_event_auto>
}
 800622a:	3740      	adds	r7, #64	@ 0x40
 800622c:	46bd      	mov	sp, r7
 800622e:	bd80      	pop	{r7, pc}
 8006230:	08011f58 	.word	0x08011f58
 8006234:	08012218 	.word	0x08012218
 8006238:	080122bc 	.word	0x080122bc
 800623c:	20002dd8 	.word	0x20002dd8
 8006240:	20002e24 	.word	0x20002e24
 8006244:	20002e00 	.word	0x20002e00
 8006248:	080122c8 	.word	0x080122c8

0800624c <motion_on_encoder_status>:

void motion_on_encoder_status(const uint8_t *frame, uint32_t len) {
 800624c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006250:	b09e      	sub	sp, #120	@ 0x78
 8006252:	af02      	add	r7, sp, #8
 8006254:	60f8      	str	r0, [r7, #12]
 8006256:	60b9      	str	r1, [r7, #8]
    encoder_status_req_t req;
    if (encoder_status_req_decoder(frame, len, &req) != PROTO_OK) {
 8006258:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800625c:	461a      	mov	r2, r3
 800625e:	68b9      	ldr	r1, [r7, #8]
 8006260:	68f8      	ldr	r0, [r7, #12]
 8006262:	f7fa fa3b 	bl	80006dc <encoder_status_req_decoder>
 8006266:	4603      	mov	r3, r0
 8006268:	2b00      	cmp	r3, #0
 800626a:	d00c      	beq.n	8006286 <motion_on_encoder_status+0x3a>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "enc_status", "decode_fail");
 800626c:	4a65      	ldr	r2, [pc, #404]	@ (8006404 <motion_on_encoder_status+0x1b8>)
 800626e:	4b66      	ldr	r3, [pc, #408]	@ (8006408 <motion_on_encoder_status+0x1bc>)
 8006270:	9301      	str	r3, [sp, #4]
 8006272:	4b66      	ldr	r3, [pc, #408]	@ (800640c <motion_on_encoder_status+0x1c0>)
 8006274:	9300      	str	r3, [sp, #0]
 8006276:	4613      	mov	r3, r2
 8006278:	f06f 0201 	mvn.w	r2, #1
 800627c:	2164      	movs	r1, #100	@ 0x64
 800627e:	2002      	movs	r0, #2
 8006280:	f7fc fc28 	bl	8002ad4 <log_event_auto>
 8006284:	e0b9      	b.n	80063fa <motion_on_encoder_status+0x1ae>
        return;
    }
    /* posição_rel = position - origin; posição_abs = origin_base + posição_rel */
    int32_t rel[3];
    int32_t abs[3];
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8006286:	2300      	movs	r3, #0
 8006288:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 800628c:	e080      	b.n	8006390 <motion_on_encoder_status+0x144>
        int64_t r = g_encoder_position[axis] - g_encoder_origin[axis];
 800628e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8006292:	4a5f      	ldr	r2, [pc, #380]	@ (8006410 <motion_on_encoder_status+0x1c4>)
 8006294:	00db      	lsls	r3, r3, #3
 8006296:	4413      	add	r3, r2
 8006298:	e9d3 0100 	ldrd	r0, r1, [r3]
 800629c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80062a0:	4a5c      	ldr	r2, [pc, #368]	@ (8006414 <motion_on_encoder_status+0x1c8>)
 80062a2:	00db      	lsls	r3, r3, #3
 80062a4:	4413      	add	r3, r2
 80062a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062aa:	ebb0 0a02 	subs.w	sl, r0, r2
 80062ae:	eb61 0b03 	sbc.w	fp, r1, r3
 80062b2:	e9c7 ab18 	strd	sl, fp, [r7, #96]	@ 0x60
        if (r > INT32_MAX) r = INT32_MAX; else if (r < INT32_MIN) r = INT32_MIN;
 80062b6:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80062ba:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80062be:	f173 0300 	sbcs.w	r3, r3, #0
 80062c2:	db06      	blt.n	80062d2 <motion_on_encoder_status+0x86>
 80062c4:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80062c8:	f04f 0300 	mov.w	r3, #0
 80062cc:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
 80062d0:	e00c      	b.n	80062ec <motion_on_encoder_status+0xa0>
 80062d2:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80062d6:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80062da:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 80062de:	da05      	bge.n	80062ec <motion_on_encoder_status+0xa0>
 80062e0:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80062e4:	f04f 33ff 	mov.w	r3, #4294967295
 80062e8:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
        rel[axis] = (int32_t)r;
 80062ec:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80062f0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80062f2:	009b      	lsls	r3, r3, #2
 80062f4:	3368      	adds	r3, #104	@ 0x68
 80062f6:	f107 0108 	add.w	r1, r7, #8
 80062fa:	440b      	add	r3, r1
 80062fc:	f843 2c28 	str.w	r2, [r3, #-40]
        int64_t a = (int64_t)g_origin_base32[axis] + (int64_t)rel[axis];
 8006300:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8006304:	4a44      	ldr	r2, [pc, #272]	@ (8006418 <motion_on_encoder_status+0x1cc>)
 8006306:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800630a:	17da      	asrs	r2, r3, #31
 800630c:	461c      	mov	r4, r3
 800630e:	4615      	mov	r5, r2
 8006310:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8006314:	009b      	lsls	r3, r3, #2
 8006316:	3368      	adds	r3, #104	@ 0x68
 8006318:	f107 0208 	add.w	r2, r7, #8
 800631c:	4413      	add	r3, r2
 800631e:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8006322:	17da      	asrs	r2, r3, #31
 8006324:	4698      	mov	r8, r3
 8006326:	4691      	mov	r9, r2
 8006328:	eb14 0308 	adds.w	r3, r4, r8
 800632c:	603b      	str	r3, [r7, #0]
 800632e:	eb45 0309 	adc.w	r3, r5, r9
 8006332:	607b      	str	r3, [r7, #4]
 8006334:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006338:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
        if (a > INT32_MAX) a = INT32_MAX; else if (a < INT32_MIN) a = INT32_MIN;
 800633c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006340:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8006344:	f173 0300 	sbcs.w	r3, r3, #0
 8006348:	db06      	blt.n	8006358 <motion_on_encoder_status+0x10c>
 800634a:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800634e:	f04f 0300 	mov.w	r3, #0
 8006352:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
 8006356:	e00c      	b.n	8006372 <motion_on_encoder_status+0x126>
 8006358:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800635c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8006360:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8006364:	da05      	bge.n	8006372 <motion_on_encoder_status+0x126>
 8006366:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800636a:	f04f 33ff 	mov.w	r3, #4294967295
 800636e:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
        abs[axis] = (int32_t)a;
 8006372:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8006376:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006378:	009b      	lsls	r3, r3, #2
 800637a:	3368      	adds	r3, #104	@ 0x68
 800637c:	f107 0108 	add.w	r1, r7, #8
 8006380:	440b      	add	r3, r1
 8006382:	f843 2c34 	str.w	r2, [r3, #-52]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8006386:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800638a:	3301      	adds	r3, #1
 800638c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 8006390:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8006394:	2b02      	cmp	r3, #2
 8006396:	f67f af7a 	bls.w	800628e <motion_on_encoder_status+0x42>
    }
    encoder_status_resp_t resp;
    resp.frameId = req.frameId;
 800639a:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 800639e:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    resp.pidErrX = (uint8_t)g_status.pidErrX;
 80063a2:	4b1e      	ldr	r3, [pc, #120]	@ (800641c <motion_on_encoder_status+0x1d0>)
 80063a4:	795b      	ldrb	r3, [r3, #5]
 80063a6:	b25b      	sxtb	r3, r3
 80063a8:	b2db      	uxtb	r3, r3
 80063aa:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    resp.pidErrY = (uint8_t)g_status.pidErrY;
 80063ae:	4b1b      	ldr	r3, [pc, #108]	@ (800641c <motion_on_encoder_status+0x1d0>)
 80063b0:	799b      	ldrb	r3, [r3, #6]
 80063b2:	b25b      	sxtb	r3, r3
 80063b4:	b2db      	uxtb	r3, r3
 80063b6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    resp.pidErrZ = (uint8_t)g_status.pidErrZ;
 80063ba:	4b18      	ldr	r3, [pc, #96]	@ (800641c <motion_on_encoder_status+0x1d0>)
 80063bc:	79db      	ldrb	r3, [r3, #7]
 80063be:	b25b      	sxtb	r3, r3
 80063c0:	b2db      	uxtb	r3, r3
 80063c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    resp.delta = 0; /* opcional */
 80063c6:	2300      	movs	r3, #0
 80063c8:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    resp.absX = abs[AXIS_X];
 80063cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80063ce:	633b      	str	r3, [r7, #48]	@ 0x30
    resp.absY = abs[AXIS_Y];
 80063d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063d2:	637b      	str	r3, [r7, #52]	@ 0x34
    resp.absZ = abs[AXIS_Z];
 80063d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80063d6:	63bb      	str	r3, [r7, #56]	@ 0x38
    uint8_t raw[20];
    if (encoder_status_resp_encoder(&resp, raw, sizeof raw) == PROTO_OK) {
 80063d8:	f107 0114 	add.w	r1, r7, #20
 80063dc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80063e0:	2214      	movs	r2, #20
 80063e2:	4618      	mov	r0, r3
 80063e4:	f7fa ff66 	bl	80012b4 <encoder_status_resp_encoder>
 80063e8:	4603      	mov	r3, r0
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d105      	bne.n	80063fa <motion_on_encoder_status+0x1ae>
        (void)app_resp_push(raw, (uint32_t)sizeof raw);
 80063ee:	f107 0314 	add.w	r3, r7, #20
 80063f2:	2114      	movs	r1, #20
 80063f4:	4618      	mov	r0, r3
 80063f6:	f000 fdad 	bl	8006f54 <app_resp_push>
    }
}
 80063fa:	3770      	adds	r7, #112	@ 0x70
 80063fc:	46bd      	mov	sp, r7
 80063fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006402:	bf00      	nop
 8006404:	08011f58 	.word	0x08011f58
 8006408:	08012218 	.word	0x08012218
 800640c:	080122dc 	.word	0x080122dc
 8006410:	20002dd8 	.word	0x20002dd8
 8006414:	20002e00 	.word	0x20002e00
 8006418:	20002e24 	.word	0x20002e24
 800641c:	20000124 	.word	0x20000124

08006420 <motion_on_auto_friction_request>:

void motion_on_auto_friction_request(const uint8_t *frame, uint32_t len) {
 8006420:	b580      	push	{r7, lr}
 8006422:	b092      	sub	sp, #72	@ 0x48
 8006424:	af06      	add	r7, sp, #24
 8006426:	6078      	str	r0, [r7, #4]
 8006428:	6039      	str	r1, [r7, #0]
    motion_auto_friction_req_t req = motion_auto_friction_req_make_default();
 800642a:	f107 0318 	add.w	r3, r7, #24
 800642e:	4618      	mov	r0, r3
 8006430:	f7fa fabb 	bl	80009aa <motion_auto_friction_req_make_default>
    motion_auto_friction_resp_t resp = {0};
 8006434:	f107 0310 	add.w	r3, r7, #16
 8006438:	2200      	movs	r2, #0
 800643a:	601a      	str	r2, [r3, #0]
 800643c:	809a      	strh	r2, [r3, #4]
    uint8_t status = MOTION_AUTO_FRICTION_STATUS_ERROR;
 800643e:	23ff      	movs	r3, #255	@ 0xff
 8006440:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    uint8_t loops = 0u;
 8006444:	2300      	movs	r3, #0
 8006446:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    uint8_t friction_segment = 0u;
 800644a:	2300      	movs	r3, #0
 800644c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint16_t sample_limit = 0u;
 8006450:	2300      	movs	r3, #0
 8006452:	857b      	strh	r3, [r7, #42]	@ 0x2a

    int dec = motion_auto_friction_req_decoder(frame, len, &req);
 8006454:	f107 0318 	add.w	r3, r7, #24
 8006458:	461a      	mov	r2, r3
 800645a:	6839      	ldr	r1, [r7, #0]
 800645c:	6878      	ldr	r0, [r7, #4]
 800645e:	f7fa fa6c 	bl	800093a <motion_auto_friction_req_decoder>
 8006462:	6278      	str	r0, [r7, #36]	@ 0x24
    resp.frameId = req.frameId;
 8006464:	7e3b      	ldrb	r3, [r7, #24]
 8006466:	743b      	strb	r3, [r7, #16]
    if (dec != PROTO_OK) {
 8006468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800646a:	2b00      	cmp	r3, #0
 800646c:	d003      	beq.n	8006476 <motion_on_auto_friction_request+0x56>
        status = MOTION_AUTO_FRICTION_STATUS_INVALID;
 800646e:	2302      	movs	r3, #2
 8006470:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        goto send_resp;
 8006474:	e09a      	b.n	80065ac <motion_on_auto_friction_request+0x18c>
    }

    loops = (req.revolutions == 0u) ? MOTION_AUTO_FRICTION_DEFAULT_REVOLUTIONS : req.revolutions;
 8006476:	7e7b      	ldrb	r3, [r7, #25]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d001      	beq.n	8006480 <motion_on_auto_friction_request+0x60>
 800647c:	7e7b      	ldrb	r3, [r7, #25]
 800647e:	e000      	b.n	8006482 <motion_on_auto_friction_request+0x62>
 8006480:	2306      	movs	r3, #6
 8006482:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    if (loops < 2u) loops = 2u;
 8006486:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800648a:	2b01      	cmp	r3, #1
 800648c:	d802      	bhi.n	8006494 <motion_on_auto_friction_request+0x74>
 800648e:	2302      	movs	r3, #2
 8006490:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    if (loops > (uint8_t)MOTION_QUEUE_CAPACITY) loops = (uint8_t)MOTION_QUEUE_CAPACITY;
 8006494:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006498:	2b00      	cmp	r3, #0
 800649a:	d002      	beq.n	80064a2 <motion_on_auto_friction_request+0x82>
 800649c:	2300      	movs	r3, #0
 800649e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

    friction_segment = (req.friction_segment == 0u)
 80064a2:	7ebb      	ldrb	r3, [r7, #26]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d001      	beq.n	80064ac <motion_on_auto_friction_request+0x8c>
 80064a8:	7ebb      	ldrb	r3, [r7, #26]
 80064aa:	e000      	b.n	80064ae <motion_on_auto_friction_request+0x8e>
 80064ac:	2302      	movs	r3, #2
 80064ae:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
                       ? MOTION_AUTO_FRICTION_MIN_SEGMENT_WITH_FRICTION
                       : req.friction_segment;
    if (friction_segment < MOTION_AUTO_FRICTION_MIN_SEGMENT_WITH_FRICTION)
 80064b2:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80064b6:	2b01      	cmp	r3, #1
 80064b8:	d802      	bhi.n	80064c0 <motion_on_auto_friction_request+0xa0>
        friction_segment = MOTION_AUTO_FRICTION_MIN_SEGMENT_WITH_FRICTION;
 80064ba:	2302      	movs	r3, #2
 80064bc:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    if (friction_segment > loops)
 80064c0:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80064c4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80064c8:	429a      	cmp	r2, r3
 80064ca:	d902      	bls.n	80064d2 <motion_on_auto_friction_request+0xb2>
        friction_segment = MOTION_AUTO_FRICTION_MIN_SEGMENT_WITH_FRICTION;
 80064cc:	2302      	movs	r3, #2
 80064ce:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

    sample_limit = (req.sample_limit == 0u) ? MOTION_AUTO_FRICTION_DEFAULT_SAMPLE_LIMIT
 80064d2:	8bbb      	ldrh	r3, [r7, #28]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d001      	beq.n	80064dc <motion_on_auto_friction_request+0xbc>
 80064d8:	8bbb      	ldrh	r3, [r7, #28]
 80064da:	e001      	b.n	80064e0 <motion_on_auto_friction_request+0xc0>
 80064dc:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80064e0:	857b      	strh	r3, [r7, #42]	@ 0x2a
                                            : req.sample_limit;

#if MOTION_FRICTION_ENABLE
    do {
        uint32_t primask = motion_lock();
 80064e2:	f7fc fdd5 	bl	8003090 <motion_lock>
 80064e6:	6238      	str	r0, [r7, #32]
        if (g_status.state == MOTION_RUNNING || g_has_active_segment || g_queue_count != 0u ||
 80064e8:	4b4a      	ldr	r3, [pc, #296]	@ (8006614 <motion_on_auto_friction_request+0x1f4>)
 80064ea:	781b      	ldrb	r3, [r3, #0]
 80064ec:	b2db      	uxtb	r3, r3
 80064ee:	2b02      	cmp	r3, #2
 80064f0:	d00d      	beq.n	800650e <motion_on_auto_friction_request+0xee>
 80064f2:	4b49      	ldr	r3, [pc, #292]	@ (8006618 <motion_on_auto_friction_request+0x1f8>)
 80064f4:	781b      	ldrb	r3, [r3, #0]
 80064f6:	b2db      	uxtb	r3, r3
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d108      	bne.n	800650e <motion_on_auto_friction_request+0xee>
 80064fc:	4b47      	ldr	r3, [pc, #284]	@ (800661c <motion_on_auto_friction_request+0x1fc>)
 80064fe:	881b      	ldrh	r3, [r3, #0]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d104      	bne.n	800650e <motion_on_auto_friction_request+0xee>
            motion_auto_friction_is_armed()) {
 8006504:	f7fc fd0c 	bl	8002f20 <motion_auto_friction_is_armed>
 8006508:	4603      	mov	r3, r0
        if (g_status.state == MOTION_RUNNING || g_has_active_segment || g_queue_count != 0u ||
 800650a:	2b00      	cmp	r3, #0
 800650c:	d006      	beq.n	800651c <motion_on_auto_friction_request+0xfc>
            status = MOTION_AUTO_FRICTION_STATUS_BUSY;
 800650e:	2301      	movs	r3, #1
 8006510:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            motion_unlock(primask);
 8006514:	6a38      	ldr	r0, [r7, #32]
 8006516:	f7fc fdcc 	bl	80030b2 <motion_unlock>
            break;
 800651a:	e047      	b.n	80065ac <motion_on_auto_friction_request+0x18c>
        }

        motion_queue_clear_locked();
 800651c:	f7fd fd5c 	bl	8003fd8 <motion_queue_clear_locked>
        motion_auto_friction_test_arm((uint16_t)friction_segment, sample_limit);
 8006520:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8006524:	b29b      	uxth	r3, r3
 8006526:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8006528:	4611      	mov	r1, r2
 800652a:	4618      	mov	r0, r3
 800652c:	f7fc fe0c 	bl	8003148 <motion_auto_friction_test_arm>
        proto_result_t sched = motion_auto_friction_enqueue_segments_locked(loops);
 8006530:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006534:	4618      	mov	r0, r3
 8006536:	f7fd f941 	bl	80037bc <motion_auto_friction_enqueue_segments_locked>
 800653a:	4603      	mov	r3, r0
 800653c:	77fb      	strb	r3, [r7, #31]
        if (sched != PROTO_OK) {
 800653e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d00a      	beq.n	800655c <motion_on_auto_friction_request+0x13c>
            status = MOTION_AUTO_FRICTION_STATUS_QUEUE_FULL;
 8006546:	2303      	movs	r3, #3
 8006548:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            motion_auto_friction_test_disarm();
 800654c:	f7fc fe5c 	bl	8003208 <motion_auto_friction_test_disarm>
            motion_queue_clear_locked();
 8006550:	f7fd fd42 	bl	8003fd8 <motion_queue_clear_locked>
            motion_unlock(primask);
 8006554:	6a38      	ldr	r0, [r7, #32]
 8006556:	f7fc fdac 	bl	80030b2 <motion_unlock>
            break;
 800655a:	e027      	b.n	80065ac <motion_on_auto_friction_request+0x18c>
        }

        if (!g_has_active_segment) {
 800655c:	4b2e      	ldr	r3, [pc, #184]	@ (8006618 <motion_on_auto_friction_request+0x1f8>)
 800655e:	781b      	ldrb	r3, [r3, #0]
 8006560:	b2db      	uxtb	r3, r3
 8006562:	2b00      	cmp	r3, #0
 8006564:	d109      	bne.n	800657a <motion_on_auto_friction_request+0x15a>
            if (motion_try_start_next_locked()) {
 8006566:	f7fd fef5 	bl	8004354 <motion_try_start_next_locked>
 800656a:	4603      	mov	r3, r0
 800656c:	2b00      	cmp	r3, #0
 800656e:	d004      	beq.n	800657a <motion_on_auto_friction_request+0x15a>
                g_status.state = MOTION_RUNNING;
 8006570:	4b28      	ldr	r3, [pc, #160]	@ (8006614 <motion_on_auto_friction_request+0x1f4>)
 8006572:	2202      	movs	r2, #2
 8006574:	701a      	strb	r2, [r3, #0]
                motion_refresh_status_locked();
 8006576:	f7fd fb2f 	bl	8003bd8 <motion_refresh_status_locked>
            }
        }
        motion_unlock(primask);
 800657a:	6a38      	ldr	r0, [r7, #32]
 800657c:	f7fc fd99 	bl	80030b2 <motion_unlock>
        status = MOTION_AUTO_FRICTION_STATUS_OK;
 8006580:	2300      	movs	r3, #0
 8006582:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "auto_fric_cmd",
 8006586:	4826      	ldr	r0, [pc, #152]	@ (8006620 <motion_on_auto_friction_request+0x200>)
 8006588:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800658c:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8006590:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8006592:	9104      	str	r1, [sp, #16]
 8006594:	9203      	str	r2, [sp, #12]
 8006596:	9302      	str	r3, [sp, #8]
 8006598:	4b22      	ldr	r3, [pc, #136]	@ (8006624 <motion_on_auto_friction_request+0x204>)
 800659a:	9301      	str	r3, [sp, #4]
 800659c:	4b22      	ldr	r3, [pc, #136]	@ (8006628 <motion_on_auto_friction_request+0x208>)
 800659e:	9300      	str	r3, [sp, #0]
 80065a0:	4603      	mov	r3, r0
 80065a2:	2200      	movs	r2, #0
 80065a4:	2102      	movs	r1, #2
 80065a6:	2002      	movs	r0, #2
 80065a8:	f7fc fa94 	bl	8002ad4 <log_event_auto>
#else
    status = MOTION_AUTO_FRICTION_STATUS_UNAVAILABLE;
#endif

send_resp:
    resp.status = status;
 80065ac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80065b0:	747b      	strb	r3, [r7, #17]
    resp.revolutions = loops;
 80065b2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80065b6:	74bb      	strb	r3, [r7, #18]
    resp.friction_segment = friction_segment;
 80065b8:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80065bc:	74fb      	strb	r3, [r7, #19]
    resp.sample_limit = sample_limit;
 80065be:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80065c0:	82bb      	strh	r3, [r7, #20]
    uint8_t raw[8];
    if (motion_auto_friction_resp_encoder(&resp, raw, sizeof raw) == PROTO_OK) {
 80065c2:	f107 0108 	add.w	r1, r7, #8
 80065c6:	f107 0310 	add.w	r3, r7, #16
 80065ca:	2208      	movs	r2, #8
 80065cc:	4618      	mov	r0, r3
 80065ce:	f7fa ffa0 	bl	8001512 <motion_auto_friction_resp_encoder>
 80065d2:	4603      	mov	r3, r0
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d105      	bne.n	80065e4 <motion_on_auto_friction_request+0x1c4>
        (void)app_resp_push(raw, (uint32_t)sizeof raw);
 80065d8:	f107 0308 	add.w	r3, r7, #8
 80065dc:	2108      	movs	r1, #8
 80065de:	4618      	mov	r0, r3
 80065e0:	f000 fcb8 	bl	8006f54 <app_resp_push>
    }
    if (status != MOTION_AUTO_FRICTION_STATUS_OK) {
 80065e4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d00e      	beq.n	800660a <motion_on_auto_friction_request+0x1ea>
        LOGA_THIS(LOG_STATE_ERROR, status, "auto_fric_cmd", "status=%u", (unsigned)status);
 80065ec:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80065f0:	490b      	ldr	r1, [pc, #44]	@ (8006620 <motion_on_auto_friction_request+0x200>)
 80065f2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80065f6:	9302      	str	r3, [sp, #8]
 80065f8:	4b0c      	ldr	r3, [pc, #48]	@ (800662c <motion_on_auto_friction_request+0x20c>)
 80065fa:	9301      	str	r3, [sp, #4]
 80065fc:	4b0a      	ldr	r3, [pc, #40]	@ (8006628 <motion_on_auto_friction_request+0x208>)
 80065fe:	9300      	str	r3, [sp, #0]
 8006600:	460b      	mov	r3, r1
 8006602:	2164      	movs	r1, #100	@ 0x64
 8006604:	2002      	movs	r0, #2
 8006606:	f7fc fa65 	bl	8002ad4 <log_event_auto>
    }
}
 800660a:	bf00      	nop
 800660c:	3730      	adds	r7, #48	@ 0x30
 800660e:	46bd      	mov	sp, r7
 8006610:	bd80      	pop	{r7, pc}
 8006612:	bf00      	nop
 8006614:	20000124 	.word	0x20000124
 8006618:	200001bc 	.word	0x200001bc
 800661c:	20002dc2 	.word	0x20002dc2
 8006620:	08011f58 	.word	0x08011f58
 8006624:	080122e8 	.word	0x080122e8
 8006628:	08012308 	.word	0x08012308
 800662c:	08012318 	.word	0x08012318

08006630 <motion_on_set_microsteps>:

void motion_on_set_microsteps(const uint8_t *frame, uint32_t len) {
 8006630:	b580      	push	{r7, lr}
 8006632:	b08a      	sub	sp, #40	@ 0x28
 8006634:	af04      	add	r7, sp, #16
 8006636:	6078      	str	r0, [r7, #4]
 8006638:	6039      	str	r1, [r7, #0]
    set_microsteps_req_t req;
    if (set_microsteps_req_decoder(frame, len, &req) != PROTO_OK) {
 800663a:	f107 0310 	add.w	r3, r7, #16
 800663e:	461a      	mov	r2, r3
 8006640:	6839      	ldr	r1, [r7, #0]
 8006642:	6878      	ldr	r0, [r7, #4]
 8006644:	f7fa fcd0 	bl	8000fe8 <set_microsteps_req_decoder>
 8006648:	4603      	mov	r3, r0
 800664a:	2b00      	cmp	r3, #0
 800664c:	d00c      	beq.n	8006668 <motion_on_set_microsteps+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "set_microsteps", "decode_fail");
 800664e:	4a2f      	ldr	r2, [pc, #188]	@ (800670c <motion_on_set_microsteps+0xdc>)
 8006650:	4b2f      	ldr	r3, [pc, #188]	@ (8006710 <motion_on_set_microsteps+0xe0>)
 8006652:	9301      	str	r3, [sp, #4]
 8006654:	4b2f      	ldr	r3, [pc, #188]	@ (8006714 <motion_on_set_microsteps+0xe4>)
 8006656:	9300      	str	r3, [sp, #0]
 8006658:	4613      	mov	r3, r2
 800665a:	f06f 0201 	mvn.w	r2, #1
 800665e:	2164      	movs	r1, #100	@ 0x64
 8006660:	2002      	movs	r0, #2
 8006662:	f7fc fa37 	bl	8002ad4 <log_event_auto>
 8006666:	e04e      	b.n	8006706 <motion_on_set_microsteps+0xd6>
        return;
    }
    if (g_status.state == MOTION_RUNNING) {
 8006668:	4b2b      	ldr	r3, [pc, #172]	@ (8006718 <motion_on_set_microsteps+0xe8>)
 800666a:	781b      	ldrb	r3, [r3, #0]
 800666c:	b2db      	uxtb	r3, r3
 800666e:	2b02      	cmp	r3, #2
 8006670:	d10c      	bne.n	800668c <motion_on_set_microsteps+0x5c>
        /* Em execução: não aplica, mas responde ACK para o host não travar */
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "set_microsteps", "busy_running");
 8006672:	4a26      	ldr	r2, [pc, #152]	@ (800670c <motion_on_set_microsteps+0xdc>)
 8006674:	4b29      	ldr	r3, [pc, #164]	@ (800671c <motion_on_set_microsteps+0xec>)
 8006676:	9301      	str	r3, [sp, #4]
 8006678:	4b26      	ldr	r3, [pc, #152]	@ (8006714 <motion_on_set_microsteps+0xe4>)
 800667a:	9300      	str	r3, [sp, #0]
 800667c:	4613      	mov	r3, r2
 800667e:	f06f 0203 	mvn.w	r2, #3
 8006682:	2164      	movs	r1, #100	@ 0x64
 8006684:	2002      	movs	r0, #2
 8006686:	f7fc fa25 	bl	8002ad4 <log_event_auto>
 800668a:	e028      	b.n	80066de <motion_on_set_microsteps+0xae>
    } else {
        uint16_t ms = (req.microsteps == 0u) ? 1u : req.microsteps;
 800668c:	8a7b      	ldrh	r3, [r7, #18]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d001      	beq.n	8006696 <motion_on_set_microsteps+0x66>
 8006692:	8a7b      	ldrh	r3, [r7, #18]
 8006694:	e000      	b.n	8006698 <motion_on_set_microsteps+0x68>
 8006696:	2301      	movs	r3, #1
 8006698:	82fb      	strh	r3, [r7, #22]
        if (ms > 256u) ms = 256u;
 800669a:	8afb      	ldrh	r3, [r7, #22]
 800669c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80066a0:	d902      	bls.n	80066a8 <motion_on_set_microsteps+0x78>
 80066a2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80066a6:	82fb      	strh	r3, [r7, #22]
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) g_microstep_factor[a] = ms;
 80066a8:	2300      	movs	r3, #0
 80066aa:	757b      	strb	r3, [r7, #21]
 80066ac:	e007      	b.n	80066be <motion_on_set_microsteps+0x8e>
 80066ae:	7d7b      	ldrb	r3, [r7, #21]
 80066b0:	491b      	ldr	r1, [pc, #108]	@ (8006720 <motion_on_set_microsteps+0xf0>)
 80066b2:	8afa      	ldrh	r2, [r7, #22]
 80066b4:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
 80066b8:	7d7b      	ldrb	r3, [r7, #21]
 80066ba:	3301      	adds	r3, #1
 80066bc:	757b      	strb	r3, [r7, #21]
 80066be:	7d7b      	ldrb	r3, [r7, #21]
 80066c0:	2b02      	cmp	r3, #2
 80066c2:	d9f4      	bls.n	80066ae <motion_on_set_microsteps+0x7e>
        LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "set_microsteps", "all_axes_ms=%u", (unsigned)ms);
 80066c4:	4a11      	ldr	r2, [pc, #68]	@ (800670c <motion_on_set_microsteps+0xdc>)
 80066c6:	8afb      	ldrh	r3, [r7, #22]
 80066c8:	9302      	str	r3, [sp, #8]
 80066ca:	4b16      	ldr	r3, [pc, #88]	@ (8006724 <motion_on_set_microsteps+0xf4>)
 80066cc:	9301      	str	r3, [sp, #4]
 80066ce:	4b11      	ldr	r3, [pc, #68]	@ (8006714 <motion_on_set_microsteps+0xe4>)
 80066d0:	9300      	str	r3, [sp, #0]
 80066d2:	4613      	mov	r3, r2
 80066d4:	2200      	movs	r2, #0
 80066d6:	2102      	movs	r1, #2
 80066d8:	2002      	movs	r0, #2
 80066da:	f7fc f9fb 	bl	8002ad4 <log_event_auto>
    }
    /* Resposta mínima (ACK): [HDR,TYPE,frameId,TAIL] */
    {
        uint8_t raw[4];
        resp_init(raw, RESP_SET_MICROSTEPS);
 80066de:	f107 030c 	add.w	r3, r7, #12
 80066e2:	2126      	movs	r1, #38	@ 0x26
 80066e4:	4618      	mov	r0, r3
 80066e6:	f7fc fbf7 	bl	8002ed8 <resp_init>
        raw[2] = req.frameId;
 80066ea:	7c3b      	ldrb	r3, [r7, #16]
 80066ec:	73bb      	strb	r3, [r7, #14]
        resp_set_tail(raw, 3);
 80066ee:	f107 030c 	add.w	r3, r7, #12
 80066f2:	2103      	movs	r1, #3
 80066f4:	4618      	mov	r0, r3
 80066f6:	f7fc fc02 	bl	8002efe <resp_set_tail>
        (void)app_resp_push(raw, (uint32_t)sizeof raw);
 80066fa:	f107 030c 	add.w	r3, r7, #12
 80066fe:	2104      	movs	r1, #4
 8006700:	4618      	mov	r0, r3
 8006702:	f000 fc27 	bl	8006f54 <app_resp_push>
    }
}
 8006706:	3718      	adds	r7, #24
 8006708:	46bd      	mov	sp, r7
 800670a:	bd80      	pop	{r7, pc}
 800670c:	08011f58 	.word	0x08011f58
 8006710:	08012218 	.word	0x08012218
 8006714:	08012324 	.word	0x08012324
 8006718:	20000124 	.word	0x20000124
 800671c:	08012334 	.word	0x08012334
 8006720:	20000058 	.word	0x20000058
 8006724:	08012344 	.word	0x08012344

08006728 <motion_on_set_microsteps_axes>:

void motion_on_set_microsteps_axes(const uint8_t *frame, uint32_t len) {
 8006728:	b580      	push	{r7, lr}
 800672a:	b08c      	sub	sp, #48	@ 0x30
 800672c:	af06      	add	r7, sp, #24
 800672e:	6078      	str	r0, [r7, #4]
 8006730:	6039      	str	r1, [r7, #0]
    set_microsteps_axes_req_t req;
    if (set_microsteps_axes_req_decoder(frame, len, &req) != PROTO_OK) {
 8006732:	f107 030c 	add.w	r3, r7, #12
 8006736:	461a      	mov	r2, r3
 8006738:	6839      	ldr	r1, [r7, #0]
 800673a:	6878      	ldr	r0, [r7, #4]
 800673c:	f7fa fbd0 	bl	8000ee0 <set_microsteps_axes_req_decoder>
 8006740:	4603      	mov	r3, r0
 8006742:	2b00      	cmp	r3, #0
 8006744:	d00c      	beq.n	8006760 <motion_on_set_microsteps_axes+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "set_microsteps_ax", "decode_fail");
 8006746:	4a3d      	ldr	r2, [pc, #244]	@ (800683c <motion_on_set_microsteps_axes+0x114>)
 8006748:	4b3d      	ldr	r3, [pc, #244]	@ (8006840 <motion_on_set_microsteps_axes+0x118>)
 800674a:	9301      	str	r3, [sp, #4]
 800674c:	4b3d      	ldr	r3, [pc, #244]	@ (8006844 <motion_on_set_microsteps_axes+0x11c>)
 800674e:	9300      	str	r3, [sp, #0]
 8006750:	4613      	mov	r3, r2
 8006752:	f06f 0201 	mvn.w	r2, #1
 8006756:	2164      	movs	r1, #100	@ 0x64
 8006758:	2002      	movs	r0, #2
 800675a:	f7fc f9bb 	bl	8002ad4 <log_event_auto>
 800675e:	e069      	b.n	8006834 <motion_on_set_microsteps_axes+0x10c>
        return;
    }
    if (g_status.state == MOTION_RUNNING) {
 8006760:	4b39      	ldr	r3, [pc, #228]	@ (8006848 <motion_on_set_microsteps_axes+0x120>)
 8006762:	781b      	ldrb	r3, [r3, #0]
 8006764:	b2db      	uxtb	r3, r3
 8006766:	2b02      	cmp	r3, #2
 8006768:	d10c      	bne.n	8006784 <motion_on_set_microsteps_axes+0x5c>
        /* Em execução: não aplica, mas responde ACK para o host não travar */
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "set_microsteps_ax", "busy_running");
 800676a:	4a34      	ldr	r2, [pc, #208]	@ (800683c <motion_on_set_microsteps_axes+0x114>)
 800676c:	4b37      	ldr	r3, [pc, #220]	@ (800684c <motion_on_set_microsteps_axes+0x124>)
 800676e:	9301      	str	r3, [sp, #4]
 8006770:	4b34      	ldr	r3, [pc, #208]	@ (8006844 <motion_on_set_microsteps_axes+0x11c>)
 8006772:	9300      	str	r3, [sp, #0]
 8006774:	4613      	mov	r3, r2
 8006776:	f06f 0203 	mvn.w	r2, #3
 800677a:	2164      	movs	r1, #100	@ 0x64
 800677c:	2002      	movs	r0, #2
 800677e:	f7fc f9a9 	bl	8002ad4 <log_event_auto>
 8006782:	e043      	b.n	800680c <motion_on_set_microsteps_axes+0xe4>
    } else {
        uint16_t msx = (req.ms_x == 0u) ? 1u : req.ms_x; if (msx > 256u) msx = 256u;
 8006784:	7b7b      	ldrb	r3, [r7, #13]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d001      	beq.n	800678e <motion_on_set_microsteps_axes+0x66>
 800678a:	7b7b      	ldrb	r3, [r7, #13]
 800678c:	e000      	b.n	8006790 <motion_on_set_microsteps_axes+0x68>
 800678e:	2301      	movs	r3, #1
 8006790:	82fb      	strh	r3, [r7, #22]
 8006792:	8afb      	ldrh	r3, [r7, #22]
 8006794:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006798:	d902      	bls.n	80067a0 <motion_on_set_microsteps_axes+0x78>
 800679a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800679e:	82fb      	strh	r3, [r7, #22]
        uint16_t msy = (req.ms_y == 0u) ? 1u : req.ms_y; if (msy > 256u) msy = 256u;
 80067a0:	7bbb      	ldrb	r3, [r7, #14]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d001      	beq.n	80067aa <motion_on_set_microsteps_axes+0x82>
 80067a6:	7bbb      	ldrb	r3, [r7, #14]
 80067a8:	e000      	b.n	80067ac <motion_on_set_microsteps_axes+0x84>
 80067aa:	2301      	movs	r3, #1
 80067ac:	82bb      	strh	r3, [r7, #20]
 80067ae:	8abb      	ldrh	r3, [r7, #20]
 80067b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80067b4:	d902      	bls.n	80067bc <motion_on_set_microsteps_axes+0x94>
 80067b6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80067ba:	82bb      	strh	r3, [r7, #20]
        uint16_t msz = (req.ms_z == 0u) ? 1u : req.ms_z; if (msz > 256u) msz = 256u;
 80067bc:	7bfb      	ldrb	r3, [r7, #15]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d001      	beq.n	80067c6 <motion_on_set_microsteps_axes+0x9e>
 80067c2:	7bfb      	ldrb	r3, [r7, #15]
 80067c4:	e000      	b.n	80067c8 <motion_on_set_microsteps_axes+0xa0>
 80067c6:	2301      	movs	r3, #1
 80067c8:	827b      	strh	r3, [r7, #18]
 80067ca:	8a7b      	ldrh	r3, [r7, #18]
 80067cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80067d0:	d902      	bls.n	80067d8 <motion_on_set_microsteps_axes+0xb0>
 80067d2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80067d6:	827b      	strh	r3, [r7, #18]
        g_microstep_factor[AXIS_X] = msx;
 80067d8:	4a1d      	ldr	r2, [pc, #116]	@ (8006850 <motion_on_set_microsteps_axes+0x128>)
 80067da:	8afb      	ldrh	r3, [r7, #22]
 80067dc:	8013      	strh	r3, [r2, #0]
        g_microstep_factor[AXIS_Y] = msy;
 80067de:	4a1c      	ldr	r2, [pc, #112]	@ (8006850 <motion_on_set_microsteps_axes+0x128>)
 80067e0:	8abb      	ldrh	r3, [r7, #20]
 80067e2:	8053      	strh	r3, [r2, #2]
        g_microstep_factor[AXIS_Z] = msz;
 80067e4:	4a1a      	ldr	r2, [pc, #104]	@ (8006850 <motion_on_set_microsteps_axes+0x128>)
 80067e6:	8a7b      	ldrh	r3, [r7, #18]
 80067e8:	8093      	strh	r3, [r2, #4]
        LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "set_microsteps_ax", "ms=(%u,%u,%u)", (unsigned)msx, (unsigned)msy, (unsigned)msz);
 80067ea:	4814      	ldr	r0, [pc, #80]	@ (800683c <motion_on_set_microsteps_axes+0x114>)
 80067ec:	8afb      	ldrh	r3, [r7, #22]
 80067ee:	8aba      	ldrh	r2, [r7, #20]
 80067f0:	8a79      	ldrh	r1, [r7, #18]
 80067f2:	9104      	str	r1, [sp, #16]
 80067f4:	9203      	str	r2, [sp, #12]
 80067f6:	9302      	str	r3, [sp, #8]
 80067f8:	4b16      	ldr	r3, [pc, #88]	@ (8006854 <motion_on_set_microsteps_axes+0x12c>)
 80067fa:	9301      	str	r3, [sp, #4]
 80067fc:	4b11      	ldr	r3, [pc, #68]	@ (8006844 <motion_on_set_microsteps_axes+0x11c>)
 80067fe:	9300      	str	r3, [sp, #0]
 8006800:	4603      	mov	r3, r0
 8006802:	2200      	movs	r2, #0
 8006804:	2102      	movs	r1, #2
 8006806:	2002      	movs	r0, #2
 8006808:	f7fc f964 	bl	8002ad4 <log_event_auto>
    }
    /* Resposta mínima (ACK) reutiliza RESP_SET_MICROSTEPS */
    {
        uint8_t raw[4];
        resp_init(raw, RESP_SET_MICROSTEPS);
 800680c:	f107 0308 	add.w	r3, r7, #8
 8006810:	2126      	movs	r1, #38	@ 0x26
 8006812:	4618      	mov	r0, r3
 8006814:	f7fc fb60 	bl	8002ed8 <resp_init>
        raw[2] = req.frameId;
 8006818:	7b3b      	ldrb	r3, [r7, #12]
 800681a:	72bb      	strb	r3, [r7, #10]
        resp_set_tail(raw, 3);
 800681c:	f107 0308 	add.w	r3, r7, #8
 8006820:	2103      	movs	r1, #3
 8006822:	4618      	mov	r0, r3
 8006824:	f7fc fb6b 	bl	8002efe <resp_set_tail>
        (void)app_resp_push(raw, (uint32_t)sizeof raw);
 8006828:	f107 0308 	add.w	r3, r7, #8
 800682c:	2104      	movs	r1, #4
 800682e:	4618      	mov	r0, r3
 8006830:	f000 fb90 	bl	8006f54 <app_resp_push>
    }
}
 8006834:	3718      	adds	r7, #24
 8006836:	46bd      	mov	sp, r7
 8006838:	bd80      	pop	{r7, pc}
 800683a:	bf00      	nop
 800683c:	08011f58 	.word	0x08011f58
 8006840:	08012218 	.word	0x08012218
 8006844:	08012354 	.word	0x08012354
 8006848:	20000124 	.word	0x20000124
 800684c:	08012334 	.word	0x08012334
 8006850:	20000058 	.word	0x20000058
 8006854:	08012368 	.word	0x08012368

08006858 <HAL_TIM_PeriodElapsedCallback>:
        motion_refresh_status_locked();
    }
    motion_unlock(primask);
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8006858:	b580      	push	{r7, lr}
 800685a:	b082      	sub	sp, #8
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
    if (!htim) return;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2b00      	cmp	r3, #0
 8006864:	d00f      	beq.n	8006886 <HAL_TIM_PeriodElapsedCallback+0x2e>
    if (htim->Instance == TIM6) {
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	4a09      	ldr	r2, [pc, #36]	@ (8006890 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800686c:	4293      	cmp	r3, r2
 800686e:	d102      	bne.n	8006876 <HAL_TIM_PeriodElapsedCallback+0x1e>
        motion_on_tim6_tick();
 8006870:	f7fe f850 	bl	8004914 <motion_on_tim6_tick>
 8006874:	e008      	b.n	8006888 <HAL_TIM_PeriodElapsedCallback+0x30>
    } else if (htim->Instance == TIM7) {
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4a06      	ldr	r2, [pc, #24]	@ (8006894 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d103      	bne.n	8006888 <HAL_TIM_PeriodElapsedCallback+0x30>
        motion_on_tim7_tick();
 8006880:	f7fe fb86 	bl	8004f90 <motion_on_tim7_tick>
 8006884:	e000      	b.n	8006888 <HAL_TIM_PeriodElapsedCallback+0x30>
    if (!htim) return;
 8006886:	bf00      	nop
    } else {
        (void)htim;
    }
}
 8006888:	3708      	adds	r7, #8
 800688a:	46bd      	mov	sp, r7
 800688c:	bd80      	pop	{r7, pc}
 800688e:	bf00      	nop
 8006890:	40001000 	.word	0x40001000
 8006894:	40001400 	.word	0x40001400

08006898 <motion_emergency_stop>:

void motion_emergency_stop(void)
{
 8006898:	b580      	push	{r7, lr}
 800689a:	b082      	sub	sp, #8
 800689c:	af00      	add	r7, sp, #0
    uint32_t primask = motion_lock();
 800689e:	f7fc fbf7 	bl	8003090 <motion_lock>
 80068a2:	6078      	str	r0, [r7, #4]

    g_demo_continuous = 0u;
 80068a4:	4b15      	ldr	r3, [pc, #84]	@ (80068fc <motion_emergency_stop+0x64>)
 80068a6:	2200      	movs	r2, #0
 80068a8:	701a      	strb	r2, [r3, #0]
    motion_stop_all_axes_locked();
 80068aa:	f7fd fb3f 	bl	8003f2c <motion_stop_all_axes_locked>
    motion_queue_clear_locked();
 80068ae:	f7fd fb93 	bl	8003fd8 <motion_queue_clear_locked>
    g_has_active_segment = 0u;
 80068b2:	4b13      	ldr	r3, [pc, #76]	@ (8006900 <motion_emergency_stop+0x68>)
 80068b4:	2200      	movs	r2, #0
 80068b6:	701a      	strb	r2, [r3, #0]

    g_status.state = MOTION_STOPPING;
 80068b8:	4b12      	ldr	r3, [pc, #72]	@ (8006904 <motion_emergency_stop+0x6c>)
 80068ba:	2204      	movs	r2, #4
 80068bc:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 80068be:	f7fd f98b 	bl	8003bd8 <motion_refresh_status_locked>
    motion_unlock(primask);
 80068c2:	6878      	ldr	r0, [r7, #4]
 80068c4:	f7fc fbf5 	bl	80030b2 <motion_unlock>

    primask = motion_lock();
 80068c8:	f7fc fbe2 	bl	8003090 <motion_lock>
 80068cc:	6078      	str	r0, [r7, #4]
    g_status.state = MOTION_IDLE;
 80068ce:	4b0d      	ldr	r3, [pc, #52]	@ (8006904 <motion_emergency_stop+0x6c>)
 80068d0:	2200      	movs	r2, #0
 80068d2:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 80068d4:	f7fd f980 	bl	8003bd8 <motion_refresh_status_locked>
    motion_unlock(primask);
 80068d8:	6878      	ldr	r0, [r7, #4]
 80068da:	f7fc fbea 	bl	80030b2 <motion_unlock>
    /* Notifica término por emergência (se houver frame ativo) */
    if (g_active_frame_id) {
 80068de:	4b0a      	ldr	r3, [pc, #40]	@ (8006908 <motion_emergency_stop+0x70>)
 80068e0:	781b      	ldrb	r3, [r3, #0]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d005      	beq.n	80068f2 <motion_emergency_stop+0x5a>
        motion_send_move_end_response(g_active_frame_id, 2u /* emergency */);
 80068e6:	4b08      	ldr	r3, [pc, #32]	@ (8006908 <motion_emergency_stop+0x70>)
 80068e8:	781b      	ldrb	r3, [r3, #0]
 80068ea:	2102      	movs	r1, #2
 80068ec:	4618      	mov	r0, r3
 80068ee:	f7fd fea7 	bl	8004640 <motion_send_move_end_response>
    }
}
 80068f2:	bf00      	nop
 80068f4:	3708      	adds	r7, #8
 80068f6:	46bd      	mov	sp, r7
 80068f8:	bd80      	pop	{r7, pc}
 80068fa:	bf00      	nop
 80068fc:	20002ef8 	.word	0x20002ef8
 8006900:	200001bc 	.word	0x200001bc
 8006904:	20000124 	.word	0x20000124
 8006908:	20002dc4 	.word	0x20002dc4

0800690c <probe_service_init>:

LOG_SVC_DEFINE(LOG_SVC_PROBE, "probe");

static probe_status_t g_probe;

void probe_service_init(void) {
 800690c:	b580      	push	{r7, lr}
 800690e:	b084      	sub	sp, #16
 8006910:	af04      	add	r7, sp, #16
	g_probe.axis_done_mask = 0;
 8006912:	4b0e      	ldr	r3, [pc, #56]	@ (800694c <probe_service_init+0x40>)
 8006914:	2200      	movs	r2, #0
 8006916:	701a      	strb	r2, [r3, #0]
	g_probe.error_flags = 0;
 8006918:	4b0c      	ldr	r3, [pc, #48]	@ (800694c <probe_service_init+0x40>)
 800691a:	2200      	movs	r2, #0
 800691c:	705a      	strb	r2, [r3, #1]
	g_probe.latched_pos_x = g_probe.latched_pos_y = g_probe.latched_pos_z = 0;
 800691e:	2300      	movs	r3, #0
 8006920:	4a0a      	ldr	r2, [pc, #40]	@ (800694c <probe_service_init+0x40>)
 8006922:	60d3      	str	r3, [r2, #12]
 8006924:	4a09      	ldr	r2, [pc, #36]	@ (800694c <probe_service_init+0x40>)
 8006926:	6093      	str	r3, [r2, #8]
 8006928:	4a08      	ldr	r2, [pc, #32]	@ (800694c <probe_service_init+0x40>)
 800692a:	6053      	str	r3, [r2, #4]

	LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "ok");
 800692c:	4a08      	ldr	r2, [pc, #32]	@ (8006950 <probe_service_init+0x44>)
 800692e:	4b09      	ldr	r3, [pc, #36]	@ (8006954 <probe_service_init+0x48>)
 8006930:	9302      	str	r3, [sp, #8]
 8006932:	4b09      	ldr	r3, [pc, #36]	@ (8006958 <probe_service_init+0x4c>)
 8006934:	9301      	str	r3, [sp, #4]
 8006936:	4b09      	ldr	r3, [pc, #36]	@ (800695c <probe_service_init+0x50>)
 8006938:	9300      	str	r3, [sp, #0]
 800693a:	4613      	mov	r3, r2
 800693c:	2200      	movs	r2, #0
 800693e:	2100      	movs	r1, #0
 8006940:	2004      	movs	r0, #4
 8006942:	f7fc f8c7 	bl	8002ad4 <log_event_auto>
}
 8006946:	bf00      	nop
 8006948:	46bd      	mov	sp, r7
 800694a:	bd80      	pop	{r7, pc}
 800694c:	20002f04 	.word	0x20002f04
 8006950:	08012378 	.word	0x08012378
 8006954:	08012380 	.word	0x08012380
 8006958:	08012384 	.word	0x08012384
 800695c:	08012388 	.word	0x08012388

08006960 <probe_on_move_probe_level>:
const probe_status_t* probe_status_get(void) {
	return &g_probe;
}

void probe_on_move_probe_level(const uint8_t *frame, uint32_t len) {
 8006960:	b580      	push	{r7, lr}
 8006962:	b086      	sub	sp, #24
 8006964:	af04      	add	r7, sp, #16
 8006966:	6078      	str	r0, [r7, #4]
 8006968:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len; /* implementar FSM de probe */

	LOGT_THIS(LOG_STATE_RECEIVED, PROTO_OK, "move_probe_level", "not_implemented");
 800696a:	4a08      	ldr	r2, [pc, #32]	@ (800698c <probe_on_move_probe_level+0x2c>)
 800696c:	4b08      	ldr	r3, [pc, #32]	@ (8006990 <probe_on_move_probe_level+0x30>)
 800696e:	9302      	str	r3, [sp, #8]
 8006970:	4b08      	ldr	r3, [pc, #32]	@ (8006994 <probe_on_move_probe_level+0x34>)
 8006972:	9301      	str	r3, [sp, #4]
 8006974:	4b08      	ldr	r3, [pc, #32]	@ (8006998 <probe_on_move_probe_level+0x38>)
 8006976:	9300      	str	r3, [sp, #0]
 8006978:	4613      	mov	r3, r2
 800697a:	2200      	movs	r2, #0
 800697c:	2101      	movs	r1, #1
 800697e:	2004      	movs	r0, #4
 8006980:	f7fc f8a8 	bl	8002ad4 <log_event_auto>
}
 8006984:	bf00      	nop
 8006986:	3708      	adds	r7, #8
 8006988:	46bd      	mov	sp, r7
 800698a:	bd80      	pop	{r7, pc}
 800698c:	08012378 	.word	0x08012378
 8006990:	08012390 	.word	0x08012390
 8006994:	08012384 	.word	0x08012384
 8006998:	080123a0 	.word	0x080123a0

0800699c <safety_service_init>:

LOG_SVC_DEFINE(LOG_SVC_SAFETY, "safety");

static volatile safety_state_t g_state = SAFETY_NORMAL;

void safety_service_init(void) {
 800699c:	b580      	push	{r7, lr}
 800699e:	b084      	sub	sp, #16
 80069a0:	af04      	add	r7, sp, #16
	g_state = SAFETY_NORMAL;
 80069a2:	4b09      	ldr	r3, [pc, #36]	@ (80069c8 <safety_service_init+0x2c>)
 80069a4:	2200      	movs	r2, #0
 80069a6:	701a      	strb	r2, [r3, #0]

	LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "normal");
 80069a8:	4a08      	ldr	r2, [pc, #32]	@ (80069cc <safety_service_init+0x30>)
 80069aa:	4b09      	ldr	r3, [pc, #36]	@ (80069d0 <safety_service_init+0x34>)
 80069ac:	9302      	str	r3, [sp, #8]
 80069ae:	4b09      	ldr	r3, [pc, #36]	@ (80069d4 <safety_service_init+0x38>)
 80069b0:	9301      	str	r3, [sp, #4]
 80069b2:	4b09      	ldr	r3, [pc, #36]	@ (80069d8 <safety_service_init+0x3c>)
 80069b4:	9300      	str	r3, [sp, #0]
 80069b6:	4613      	mov	r3, r2
 80069b8:	2200      	movs	r2, #0
 80069ba:	2100      	movs	r1, #0
 80069bc:	2005      	movs	r0, #5
 80069be:	f7fc f889 	bl	8002ad4 <log_event_auto>
}
 80069c2:	bf00      	nop
 80069c4:	46bd      	mov	sp, r7
 80069c6:	bd80      	pop	{r7, pc}
 80069c8:	20002f14 	.word	0x20002f14
 80069cc:	080123b4 	.word	0x080123b4
 80069d0:	080123bc 	.word	0x080123bc
 80069d4:	080123c4 	.word	0x080123c4
 80069d8:	080123c8 	.word	0x080123c8

080069dc <safety_estop_assert>:
void safety_estop_assert(void) {
 80069dc:	b580      	push	{r7, lr}
 80069de:	b084      	sub	sp, #16
 80069e0:	af04      	add	r7, sp, #16
	g_state = SAFETY_ESTOP;
 80069e2:	4b09      	ldr	r3, [pc, #36]	@ (8006a08 <safety_estop_assert+0x2c>)
 80069e4:	2201      	movs	r2, #1
 80069e6:	701a      	strb	r2, [r3, #0]

	LOGT_THIS(LOG_STATE_ESTOP_ASSERT, PROTO_OK, "estop", "assert");
 80069e8:	4a08      	ldr	r2, [pc, #32]	@ (8006a0c <safety_estop_assert+0x30>)
 80069ea:	4b09      	ldr	r3, [pc, #36]	@ (8006a10 <safety_estop_assert+0x34>)
 80069ec:	9302      	str	r3, [sp, #8]
 80069ee:	4b09      	ldr	r3, [pc, #36]	@ (8006a14 <safety_estop_assert+0x38>)
 80069f0:	9301      	str	r3, [sp, #4]
 80069f2:	4b09      	ldr	r3, [pc, #36]	@ (8006a18 <safety_estop_assert+0x3c>)
 80069f4:	9300      	str	r3, [sp, #0]
 80069f6:	4613      	mov	r3, r2
 80069f8:	2200      	movs	r2, #0
 80069fa:	210a      	movs	r1, #10
 80069fc:	2005      	movs	r0, #5
 80069fe:	f7fc f869 	bl	8002ad4 <log_event_auto>
}
 8006a02:	bf00      	nop
 8006a04:	46bd      	mov	sp, r7
 8006a06:	bd80      	pop	{r7, pc}
 8006a08:	20002f14 	.word	0x20002f14
 8006a0c:	080123b4 	.word	0x080123b4
 8006a10:	080123d0 	.word	0x080123d0
 8006a14:	080123c4 	.word	0x080123c4
 8006a18:	080123d8 	.word	0x080123d8

08006a1c <safety_is_safe>:
	if (g_state == SAFETY_ESTOP)
		g_state = SAFETY_RECOVERY_WAIT;

	LOGT_THIS(LOG_STATE_ESTOP_RELEASE, PROTO_OK, "estop", "release");
}
int safety_is_safe(void) {
 8006a1c:	b480      	push	{r7}
 8006a1e:	af00      	add	r7, sp, #0
	return g_state == SAFETY_NORMAL;
 8006a20:	4b06      	ldr	r3, [pc, #24]	@ (8006a3c <safety_is_safe+0x20>)
 8006a22:	781b      	ldrb	r3, [r3, #0]
 8006a24:	b2db      	uxtb	r3, r3
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	bf0c      	ite	eq
 8006a2a:	2301      	moveq	r3, #1
 8006a2c:	2300      	movne	r3, #0
 8006a2e:	b2db      	uxtb	r3, r3
}
 8006a30:	4618      	mov	r0, r3
 8006a32:	46bd      	mov	sp, r7
 8006a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a38:	4770      	bx	lr
 8006a3a:	bf00      	nop
 8006a3c:	20002f14 	.word	0x20002f14

08006a40 <h_move_queue_add>:
#include "Services/Probe/probe_service.h"
#include "Services/Led/led_service.h"
#include "Services/Test/test_spi_service.h"

// Funções estáticas de adaptação compatíveis com os callbacks do roteador
static void h_move_queue_add(router_t *r, const uint8_t *f, uint32_t l) {
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b084      	sub	sp, #16
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	60f8      	str	r0, [r7, #12]
 8006a48:	60b9      	str	r1, [r7, #8]
 8006a4a:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_queue_add(f, l);
 8006a4c:	6879      	ldr	r1, [r7, #4]
 8006a4e:	68b8      	ldr	r0, [r7, #8]
 8006a50:	f7ff f92e 	bl	8005cb0 <motion_on_move_queue_add>
}
 8006a54:	bf00      	nop
 8006a56:	3710      	adds	r7, #16
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	bd80      	pop	{r7, pc}

08006a5c <h_move_queue_status>:
static void h_move_queue_status(router_t *r, const uint8_t *f, uint32_t l) {
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b084      	sub	sp, #16
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	60f8      	str	r0, [r7, #12]
 8006a64:	60b9      	str	r1, [r7, #8]
 8006a66:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_queue_status(f, l);
 8006a68:	6879      	ldr	r1, [r7, #4]
 8006a6a:	68b8      	ldr	r0, [r7, #8]
 8006a6c:	f7ff f9c6 	bl	8005dfc <motion_on_move_queue_status>
}
 8006a70:	bf00      	nop
 8006a72:	3710      	adds	r7, #16
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bd80      	pop	{r7, pc}

08006a78 <h_start_move>:
static void h_start_move(router_t *r, const uint8_t *f, uint32_t l) {
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b084      	sub	sp, #16
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	60f8      	str	r0, [r7, #12]
 8006a80:	60b9      	str	r1, [r7, #8]
 8006a82:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_start_move(f, l);
 8006a84:	6879      	ldr	r1, [r7, #4]
 8006a86:	68b8      	ldr	r0, [r7, #8]
 8006a88:	f7ff fa10 	bl	8005eac <motion_on_start_move>
}
 8006a8c:	bf00      	nop
 8006a8e:	3710      	adds	r7, #16
 8006a90:	46bd      	mov	sp, r7
 8006a92:	bd80      	pop	{r7, pc}

08006a94 <h_move_home>:
static void h_move_home(router_t *r, const uint8_t *f, uint32_t l) {
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b084      	sub	sp, #16
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	60f8      	str	r0, [r7, #12]
 8006a9c:	60b9      	str	r1, [r7, #8]
 8006a9e:	607a      	str	r2, [r7, #4]
	(void) r;
	home_on_move_home(f, l);
 8006aa0:	6879      	ldr	r1, [r7, #4]
 8006aa2:	68b8      	ldr	r0, [r7, #8]
 8006aa4:	f7fb faea 	bl	800207c <home_on_move_home>
}
 8006aa8:	bf00      	nop
 8006aaa:	3710      	adds	r7, #16
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bd80      	pop	{r7, pc}

08006ab0 <h_move_probe_level>:
static void h_move_probe_level(router_t *r, const uint8_t *f, uint32_t l) {
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b084      	sub	sp, #16
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	60f8      	str	r0, [r7, #12]
 8006ab8:	60b9      	str	r1, [r7, #8]
 8006aba:	607a      	str	r2, [r7, #4]
	(void) r;
	probe_on_move_probe_level(f, l);
 8006abc:	6879      	ldr	r1, [r7, #4]
 8006abe:	68b8      	ldr	r0, [r7, #8]
 8006ac0:	f7ff ff4e 	bl	8006960 <probe_on_move_probe_level>
}
 8006ac4:	bf00      	nop
 8006ac6:	3710      	adds	r7, #16
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bd80      	pop	{r7, pc}

08006acc <h_move_end>:
static void h_move_end(router_t *r, const uint8_t *f, uint32_t l) {
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b084      	sub	sp, #16
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	60f8      	str	r0, [r7, #12]
 8006ad4:	60b9      	str	r1, [r7, #8]
 8006ad6:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_end(f, l);
 8006ad8:	6879      	ldr	r1, [r7, #4]
 8006ada:	68b8      	ldr	r0, [r7, #8]
 8006adc:	f7ff faaa 	bl	8006034 <motion_on_move_end>
}
 8006ae0:	bf00      	nop
 8006ae2:	3710      	adds	r7, #16
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	bd80      	pop	{r7, pc}

08006ae8 <h_led_ctrl>:
static void h_led_ctrl(router_t *r, const uint8_t *f, uint32_t l) {
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b084      	sub	sp, #16
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	60f8      	str	r0, [r7, #12]
 8006af0:	60b9      	str	r1, [r7, #8]
 8006af2:	607a      	str	r2, [r7, #4]
	(void) r;
	led_on_led_ctrl(f, l);
 8006af4:	6879      	ldr	r1, [r7, #4]
 8006af6:	68b8      	ldr	r0, [r7, #8]
 8006af8:	f7fb fe24 	bl	8002744 <led_on_led_ctrl>
}
 8006afc:	bf00      	nop
 8006afe:	3710      	adds	r7, #16
 8006b00:	46bd      	mov	sp, r7
 8006b02:	bd80      	pop	{r7, pc}

08006b04 <h_fpga_status>:
static void h_fpga_status(router_t *r, const uint8_t *f, uint32_t l) {
 8006b04:	b480      	push	{r7}
 8006b06:	b085      	sub	sp, #20
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	60f8      	str	r0, [r7, #12]
 8006b0c:	60b9      	str	r1, [r7, #8]
 8006b0e:	607a      	str	r2, [r7, #4]
    (void) r;
    (void) f;
    (void) l; /* opcional */
}
 8006b10:	bf00      	nop
 8006b12:	3714      	adds	r7, #20
 8006b14:	46bd      	mov	sp, r7
 8006b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1a:	4770      	bx	lr

08006b1c <h_set_origin>:

// Novos serviços: set_origin e encoder_status (telemetria)
static void h_set_origin(router_t *r, const uint8_t *f, uint32_t l) {
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b084      	sub	sp, #16
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	60f8      	str	r0, [r7, #12]
 8006b24:	60b9      	str	r1, [r7, #8]
 8006b26:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_set_origin(f, l);
 8006b28:	6879      	ldr	r1, [r7, #4]
 8006b2a:	68b8      	ldr	r0, [r7, #8]
 8006b2c:	f7ff fade 	bl	80060ec <motion_on_set_origin>
}
 8006b30:	bf00      	nop
 8006b32:	3710      	adds	r7, #16
 8006b34:	46bd      	mov	sp, r7
 8006b36:	bd80      	pop	{r7, pc}

08006b38 <h_encoder_status>:
static void h_encoder_status(router_t *r, const uint8_t *f, uint32_t l) {
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b084      	sub	sp, #16
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	60f8      	str	r0, [r7, #12]
 8006b40:	60b9      	str	r1, [r7, #8]
 8006b42:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_encoder_status(f, l);
 8006b44:	6879      	ldr	r1, [r7, #4]
 8006b46:	68b8      	ldr	r0, [r7, #8]
 8006b48:	f7ff fb80 	bl	800624c <motion_on_encoder_status>
}
 8006b4c:	bf00      	nop
 8006b4e:	3710      	adds	r7, #16
 8006b50:	46bd      	mov	sp, r7
 8006b52:	bd80      	pop	{r7, pc}

08006b54 <h_set_microsteps>:
static void h_set_microsteps(router_t *r, const uint8_t *f, uint32_t l) {
 8006b54:	b580      	push	{r7, lr}
 8006b56:	b084      	sub	sp, #16
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	60f8      	str	r0, [r7, #12]
 8006b5c:	60b9      	str	r1, [r7, #8]
 8006b5e:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_set_microsteps(f, l);
 8006b60:	6879      	ldr	r1, [r7, #4]
 8006b62:	68b8      	ldr	r0, [r7, #8]
 8006b64:	f7ff fd64 	bl	8006630 <motion_on_set_microsteps>
}
 8006b68:	bf00      	nop
 8006b6a:	3710      	adds	r7, #16
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	bd80      	pop	{r7, pc}

08006b70 <h_set_microsteps_axes>:
static void h_set_microsteps_axes(router_t *r, const uint8_t *f, uint32_t l) {
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b084      	sub	sp, #16
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	60f8      	str	r0, [r7, #12]
 8006b78:	60b9      	str	r1, [r7, #8]
 8006b7a:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_set_microsteps_axes(f, l);
 8006b7c:	6879      	ldr	r1, [r7, #4]
 8006b7e:	68b8      	ldr	r0, [r7, #8]
 8006b80:	f7ff fdd2 	bl	8006728 <motion_on_set_microsteps_axes>
}
 8006b84:	bf00      	nop
 8006b86:	3710      	adds	r7, #16
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	bd80      	pop	{r7, pc}

08006b8c <h_test_hello>:

static void h_test_hello(router_t *r, const uint8_t *f, uint32_t l) {
 8006b8c:	b480      	push	{r7}
 8006b8e:	b085      	sub	sp, #20
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	60f8      	str	r0, [r7, #12]
 8006b94:	60b9      	str	r1, [r7, #8]
 8006b96:	607a      	str	r2, [r7, #4]
	(void) r;
	//test_spi_on_hello(f, l);
}
 8006b98:	bf00      	nop
 8006b9a:	3714      	adds	r7, #20
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba2:	4770      	bx	lr

08006ba4 <h_motion_auto_friction>:
static void h_motion_auto_friction(router_t *r, const uint8_t *f, uint32_t l) {
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b084      	sub	sp, #16
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	60f8      	str	r0, [r7, #12]
 8006bac:	60b9      	str	r1, [r7, #8]
 8006bae:	607a      	str	r2, [r7, #4]
    (void)r;
    motion_on_auto_friction_request(f, l);
 8006bb0:	6879      	ldr	r1, [r7, #4]
 8006bb2:	68b8      	ldr	r0, [r7, #8]
 8006bb4:	f7ff fc34 	bl	8006420 <motion_on_auto_friction_request>
}
 8006bb8:	bf00      	nop
 8006bba:	3710      	adds	r7, #16
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	bd80      	pop	{r7, pc}

08006bc0 <services_register_handlers>:

void services_register_handlers(router_handlers_t *h) {
 8006bc0:	b480      	push	{r7}
 8006bc2:	b083      	sub	sp, #12
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
	if (!h)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d02a      	beq.n	8006c24 <services_register_handlers+0x64>
		return;
	h->on_move_queue_add = h_move_queue_add;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	4a17      	ldr	r2, [pc, #92]	@ (8006c30 <services_register_handlers+0x70>)
 8006bd2:	601a      	str	r2, [r3, #0]
	h->on_move_queue_status = h_move_queue_status;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	4a17      	ldr	r2, [pc, #92]	@ (8006c34 <services_register_handlers+0x74>)
 8006bd8:	605a      	str	r2, [r3, #4]
	h->on_start_move = h_start_move;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	4a16      	ldr	r2, [pc, #88]	@ (8006c38 <services_register_handlers+0x78>)
 8006bde:	609a      	str	r2, [r3, #8]
	h->on_move_home = h_move_home;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	4a16      	ldr	r2, [pc, #88]	@ (8006c3c <services_register_handlers+0x7c>)
 8006be4:	60da      	str	r2, [r3, #12]
	h->on_move_probe_level = h_move_probe_level;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	4a15      	ldr	r2, [pc, #84]	@ (8006c40 <services_register_handlers+0x80>)
 8006bea:	611a      	str	r2, [r3, #16]
	h->on_move_end = h_move_end;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	4a15      	ldr	r2, [pc, #84]	@ (8006c44 <services_register_handlers+0x84>)
 8006bf0:	615a      	str	r2, [r3, #20]
    h->on_led_ctrl = h_led_ctrl;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	4a14      	ldr	r2, [pc, #80]	@ (8006c48 <services_register_handlers+0x88>)
 8006bf6:	619a      	str	r2, [r3, #24]
    h->on_fpga_status = h_fpga_status;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	4a14      	ldr	r2, [pc, #80]	@ (8006c4c <services_register_handlers+0x8c>)
 8006bfc:	61da      	str	r2, [r3, #28]
    h->on_set_origin = h_set_origin;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	4a13      	ldr	r2, [pc, #76]	@ (8006c50 <services_register_handlers+0x90>)
 8006c02:	621a      	str	r2, [r3, #32]
    h->on_encoder_status = h_encoder_status;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	4a13      	ldr	r2, [pc, #76]	@ (8006c54 <services_register_handlers+0x94>)
 8006c08:	625a      	str	r2, [r3, #36]	@ 0x24
    h->on_set_microsteps = h_set_microsteps;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	4a12      	ldr	r2, [pc, #72]	@ (8006c58 <services_register_handlers+0x98>)
 8006c0e:	629a      	str	r2, [r3, #40]	@ 0x28
    h->on_set_microsteps_axes = h_set_microsteps_axes;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	4a12      	ldr	r2, [pc, #72]	@ (8006c5c <services_register_handlers+0x9c>)
 8006c14:	62da      	str	r2, [r3, #44]	@ 0x2c
    h->on_test_hello = h_test_hello;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	4a11      	ldr	r2, [pc, #68]	@ (8006c60 <services_register_handlers+0xa0>)
 8006c1a:	631a      	str	r2, [r3, #48]	@ 0x30
    h->on_motion_auto_friction = h_motion_auto_friction;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	4a11      	ldr	r2, [pc, #68]	@ (8006c64 <services_register_handlers+0xa4>)
 8006c20:	635a      	str	r2, [r3, #52]	@ 0x34
 8006c22:	e000      	b.n	8006c26 <services_register_handlers+0x66>
		return;
 8006c24:	bf00      	nop
}
 8006c26:	370c      	adds	r7, #12
 8006c28:	46bd      	mov	sp, r7
 8006c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2e:	4770      	bx	lr
 8006c30:	08006a41 	.word	0x08006a41
 8006c34:	08006a5d 	.word	0x08006a5d
 8006c38:	08006a79 	.word	0x08006a79
 8006c3c:	08006a95 	.word	0x08006a95
 8006c40:	08006ab1 	.word	0x08006ab1
 8006c44:	08006acd 	.word	0x08006acd
 8006c48:	08006ae9 	.word	0x08006ae9
 8006c4c:	08006b05 	.word	0x08006b05
 8006c50:	08006b1d 	.word	0x08006b1d
 8006c54:	08006b39 	.word	0x08006b39
 8006c58:	08006b55 	.word	0x08006b55
 8006c5c:	08006b71 	.word	0x08006b71
 8006c60:	08006b8d 	.word	0x08006b8d
 8006c64:	08006ba5 	.word	0x08006ba5

08006c68 <tx_fill_left_zero_right_filler>:
/**
 * @brief Preenche o buffer de TX com 22×0x00 à esquerda e 20×SPI_FILL_BYTE à direita.
 * @param dst Ponteiro para o buffer de TX (tamanho = 42).
 */
static inline void tx_fill_left_zero_right_filler(uint8_t *dst)
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b082      	sub	sp, #8
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
    memset(&dst[0],                 0x00,           RESP_LEFT_PAD_LEN); /* 22×0x00  */
 8006c70:	2216      	movs	r2, #22
 8006c72:	2100      	movs	r1, #0
 8006c74:	6878      	ldr	r0, [r7, #4]
 8006c76:	f00a f949 	bl	8010f0c <memset>
    memset(&dst[RESP_LEFT_PAD_LEN], SPI_FILL_BYTE,  RESP_RIGHT_LEN);    /* 20×filler */
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	3316      	adds	r3, #22
 8006c7e:	2214      	movs	r2, #20
 8006c80:	21a5      	movs	r1, #165	@ 0xa5
 8006c82:	4618      	mov	r0, r3
 8006c84:	f00a f942 	bl	8010f0c <memset>
}
 8006c88:	bf00      	nop
 8006c8a:	3708      	adds	r7, #8
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	bd80      	pop	{r7, pc}

08006c90 <is_fill42>:
 * @param buf Buffer de entrada (tamanho = 42).
 * @param val Valor esperado em todos os bytes.
 * @return 1 se todos os bytes são 'val', 0 caso contrário.
 */
static int is_fill42(const uint8_t *buf, uint8_t val)
{
 8006c90:	b480      	push	{r7}
 8006c92:	b085      	sub	sp, #20
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
 8006c98:	460b      	mov	r3, r1
 8006c9a:	70fb      	strb	r3, [r7, #3]
    for (uint32_t i = 0; i < APP_SPI_DMA_BUF_LEN; ++i)
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	60fb      	str	r3, [r7, #12]
 8006ca0:	e00b      	b.n	8006cba <is_fill42+0x2a>
        if (buf[i] != val) return 0;
 8006ca2:	687a      	ldr	r2, [r7, #4]
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	4413      	add	r3, r2
 8006ca8:	781b      	ldrb	r3, [r3, #0]
 8006caa:	78fa      	ldrb	r2, [r7, #3]
 8006cac:	429a      	cmp	r2, r3
 8006cae:	d001      	beq.n	8006cb4 <is_fill42+0x24>
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	e006      	b.n	8006cc2 <is_fill42+0x32>
    for (uint32_t i = 0; i < APP_SPI_DMA_BUF_LEN; ++i)
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	3301      	adds	r3, #1
 8006cb8:	60fb      	str	r3, [r7, #12]
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	2b29      	cmp	r3, #41	@ 0x29
 8006cbe:	d9f0      	bls.n	8006ca2 <is_fill42+0x12>
    return 1;
 8006cc0:	2301      	movs	r3, #1
}
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	3714      	adds	r7, #20
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ccc:	4770      	bx	lr

08006cce <find_frame>:
 * @param off  (out) Offset de início do quadro (REQ_HEADER).
 * @param len  (out) Comprimento do quadro (inclui REQ_TAIL).
 * @return 1 se encontrou, 0 caso contrário.
 */
static int find_frame(const uint8_t *buf, uint16_t *off, uint16_t *len)
{
 8006cce:	b480      	push	{r7}
 8006cd0:	b087      	sub	sp, #28
 8006cd2:	af00      	add	r7, sp, #0
 8006cd4:	60f8      	str	r0, [r7, #12]
 8006cd6:	60b9      	str	r1, [r7, #8]
 8006cd8:	607a      	str	r2, [r7, #4]
    uint16_t i = 0;
 8006cda:	2300      	movs	r3, #0
 8006cdc:	82fb      	strh	r3, [r7, #22]
    while (i < APP_SPI_DMA_BUF_LEN && buf[i] != REQ_HEADER) i++;
 8006cde:	e002      	b.n	8006ce6 <find_frame+0x18>
 8006ce0:	8afb      	ldrh	r3, [r7, #22]
 8006ce2:	3301      	adds	r3, #1
 8006ce4:	82fb      	strh	r3, [r7, #22]
 8006ce6:	8afb      	ldrh	r3, [r7, #22]
 8006ce8:	2b29      	cmp	r3, #41	@ 0x29
 8006cea:	d805      	bhi.n	8006cf8 <find_frame+0x2a>
 8006cec:	8afb      	ldrh	r3, [r7, #22]
 8006cee:	68fa      	ldr	r2, [r7, #12]
 8006cf0:	4413      	add	r3, r2
 8006cf2:	781b      	ldrb	r3, [r3, #0]
 8006cf4:	2baa      	cmp	r3, #170	@ 0xaa
 8006cf6:	d1f3      	bne.n	8006ce0 <find_frame+0x12>
    if (i >= APP_SPI_DMA_BUF_LEN) return 0;
 8006cf8:	8afb      	ldrh	r3, [r7, #22]
 8006cfa:	2b29      	cmp	r3, #41	@ 0x29
 8006cfc:	d901      	bls.n	8006d02 <find_frame+0x34>
 8006cfe:	2300      	movs	r3, #0
 8006d00:	e01d      	b.n	8006d3e <find_frame+0x70>

    for (uint16_t j = (uint16_t)(i + 1); j < APP_SPI_DMA_BUF_LEN; ++j) {
 8006d02:	8afb      	ldrh	r3, [r7, #22]
 8006d04:	3301      	adds	r3, #1
 8006d06:	82bb      	strh	r3, [r7, #20]
 8006d08:	e015      	b.n	8006d36 <find_frame+0x68>
        if (buf[j] == REQ_TAIL) {
 8006d0a:	8abb      	ldrh	r3, [r7, #20]
 8006d0c:	68fa      	ldr	r2, [r7, #12]
 8006d0e:	4413      	add	r3, r2
 8006d10:	781b      	ldrb	r3, [r3, #0]
 8006d12:	2b55      	cmp	r3, #85	@ 0x55
 8006d14:	d10c      	bne.n	8006d30 <find_frame+0x62>
            *off = i;
 8006d16:	68bb      	ldr	r3, [r7, #8]
 8006d18:	8afa      	ldrh	r2, [r7, #22]
 8006d1a:	801a      	strh	r2, [r3, #0]
            *len = (uint16_t)(j - i + 1u);
 8006d1c:	8aba      	ldrh	r2, [r7, #20]
 8006d1e:	8afb      	ldrh	r3, [r7, #22]
 8006d20:	1ad3      	subs	r3, r2, r3
 8006d22:	b29b      	uxth	r3, r3
 8006d24:	3301      	adds	r3, #1
 8006d26:	b29a      	uxth	r2, r3
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	801a      	strh	r2, [r3, #0]
            return 1;
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	e006      	b.n	8006d3e <find_frame+0x70>
    for (uint16_t j = (uint16_t)(i + 1); j < APP_SPI_DMA_BUF_LEN; ++j) {
 8006d30:	8abb      	ldrh	r3, [r7, #20]
 8006d32:	3301      	adds	r3, #1
 8006d34:	82bb      	strh	r3, [r7, #20]
 8006d36:	8abb      	ldrh	r3, [r7, #20]
 8006d38:	2b29      	cmp	r3, #41	@ 0x29
 8006d3a:	d9e6      	bls.n	8006d0a <find_frame+0x3c>
        }
    }
    return 0;
 8006d3c:	2300      	movs	r3, #0
}
 8006d3e:	4618      	mov	r0, r3
 8006d40:	371c      	adds	r7, #28
 8006d42:	46bd      	mov	sp, r7
 8006d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d48:	4770      	bx	lr
	...

08006d4c <prepare_next_tx>:
 *      * Se n > 20, trunca para os 20 últimos bytes.
 *  - SEM resposta:
 *      * 22×0x00 + 20×SPI_FILL_BYTE (poll).
 */
static void prepare_next_tx(void)
{
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b08e      	sub	sp, #56	@ 0x38
 8006d50:	af00      	add	r7, sp, #0
    uint8_t tmp[APP_SPI_DMA_BUF_LEN];
    int n = 0;
 8006d52:	2300      	movs	r3, #0
 8006d54:	637b      	str	r3, [r7, #52]	@ 0x34

    if (!g_resp_fifo) {
 8006d56:	4b21      	ldr	r3, [pc, #132]	@ (8006ddc <prepare_next_tx+0x90>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d106      	bne.n	8006d6c <prepare_next_tx+0x20>
        /* Sem fila -> 22×0x00 + 20×filler */
        tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 8006d5e:	4820      	ldr	r0, [pc, #128]	@ (8006de0 <prepare_next_tx+0x94>)
 8006d60:	f7ff ff82 	bl	8006c68 <tx_fill_left_zero_right_filler>
        g_state = APP_SPI_READY;
 8006d64:	4b1f      	ldr	r3, [pc, #124]	@ (8006de4 <prepare_next_tx+0x98>)
 8006d66:	2200      	movs	r2, #0
 8006d68:	701a      	strb	r2, [r3, #0]
 8006d6a:	e034      	b.n	8006dd6 <prepare_next_tx+0x8a>
        return;
    }

    n = resp_fifo_pop(g_resp_fifo, tmp, (int)APP_SPI_DMA_BUF_LEN);
 8006d6c:	4b1b      	ldr	r3, [pc, #108]	@ (8006ddc <prepare_next_tx+0x90>)
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	1d39      	adds	r1, r7, #4
 8006d72:	222a      	movs	r2, #42	@ 0x2a
 8006d74:	4618      	mov	r0, r3
 8006d76:	f7fa ff10 	bl	8001b9a <resp_fifo_pop>
 8006d7a:	6378      	str	r0, [r7, #52]	@ 0x34
    if (n > 0) {
 8006d7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	dd23      	ble.n	8006dca <prepare_next_tx+0x7e>
        /* Zera TODO o frame para evitar A5 antes do payload */
        memset(g_spi_tx_dma_buf, 0x00, APP_SPI_DMA_BUF_LEN);
 8006d82:	222a      	movs	r2, #42	@ 0x2a
 8006d84:	2100      	movs	r1, #0
 8006d86:	4816      	ldr	r0, [pc, #88]	@ (8006de0 <prepare_next_tx+0x94>)
 8006d88:	f00a f8c0 	bl	8010f0c <memset>

        /* Copia o payload alinhado à direita (trunca se necessário) */
        uint16_t to_copy = (uint16_t)((n > (int)RESP_RIGHT_LEN) ? RESP_RIGHT_LEN : n);
 8006d8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d8e:	2b14      	cmp	r3, #20
 8006d90:	dc02      	bgt.n	8006d98 <prepare_next_tx+0x4c>
 8006d92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d94:	b29b      	uxth	r3, r3
 8006d96:	e000      	b.n	8006d9a <prepare_next_tx+0x4e>
 8006d98:	2314      	movs	r3, #20
 8006d9a:	867b      	strh	r3, [r7, #50]	@ 0x32
        uint16_t dst_off = (uint16_t)(APP_SPI_DMA_BUF_LEN - to_copy); /* 42 - to_copy */
 8006d9c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006d9e:	f1c3 032a 	rsb	r3, r3, #42	@ 0x2a
 8006da2:	863b      	strh	r3, [r7, #48]	@ 0x30
        uint16_t src_off = (uint16_t)(n - to_copy);                   /* últimos 'to_copy' bytes */
 8006da4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006da6:	b29a      	uxth	r2, r3
 8006da8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006daa:	1ad3      	subs	r3, r2, r3
 8006dac:	85fb      	strh	r3, [r7, #46]	@ 0x2e

        memcpy(&g_spi_tx_dma_buf[dst_off], &tmp[src_off], to_copy);
 8006dae:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8006db0:	4a0b      	ldr	r2, [pc, #44]	@ (8006de0 <prepare_next_tx+0x94>)
 8006db2:	1898      	adds	r0, r3, r2
 8006db4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006db6:	1d3a      	adds	r2, r7, #4
 8006db8:	4413      	add	r3, r2
 8006dba:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8006dbc:	4619      	mov	r1, r3
 8006dbe:	f00a f930 	bl	8011022 <memcpy>
        g_state = APP_SPI_PENDING;
 8006dc2:	4b08      	ldr	r3, [pc, #32]	@ (8006de4 <prepare_next_tx+0x98>)
 8006dc4:	2202      	movs	r2, #2
 8006dc6:	701a      	strb	r2, [r3, #0]
 8006dc8:	e005      	b.n	8006dd6 <prepare_next_tx+0x8a>
    } else {
        /* Sem resposta -> mantém contrato visual: 22×0x00 + 20×filler */
        tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 8006dca:	4805      	ldr	r0, [pc, #20]	@ (8006de0 <prepare_next_tx+0x94>)
 8006dcc:	f7ff ff4c 	bl	8006c68 <tx_fill_left_zero_right_filler>
        g_state = APP_SPI_READY;
 8006dd0:	4b04      	ldr	r3, [pc, #16]	@ (8006de4 <prepare_next_tx+0x98>)
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	701a      	strb	r2, [r3, #0]
    }
}
 8006dd6:	3738      	adds	r7, #56	@ 0x38
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	bd80      	pop	{r7, pc}
 8006ddc:	20002f98 	.word	0x20002f98
 8006de0:	20002fc8 	.word	0x20002fc8
 8006de4:	20002ff4 	.word	0x20002ff4

08006de8 <restart_spi_dma>:
/**
 * @brief Reinicia uma transação SPI por DMA (não bloqueante).
 * Seta g_state=BUSY em caso de sucesso; seta g_spi_error_flag em erro.
 */
static void restart_spi_dma(void)
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	af00      	add	r7, sp, #0
    /* Somente reinicia quando a periferia está realmente pronta. Evita falso erro
       quando se utiliza DMA em modo NORMAL e o HAL ainda está finalizando a rodada. */
    if (HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY) {
 8006dec:	480c      	ldr	r0, [pc, #48]	@ (8006e20 <restart_spi_dma+0x38>)
 8006dee:	f005 fbc3 	bl	800c578 <HAL_SPI_GetState>
 8006df2:	4603      	mov	r3, r0
 8006df4:	2b01      	cmp	r3, #1
 8006df6:	d110      	bne.n	8006e1a <restart_spi_dma+0x32>
        return;
    }

    if (HAL_SPI_TransmitReceive_DMA(&hspi2,
 8006df8:	232a      	movs	r3, #42	@ 0x2a
 8006dfa:	4a0a      	ldr	r2, [pc, #40]	@ (8006e24 <restart_spi_dma+0x3c>)
 8006dfc:	490a      	ldr	r1, [pc, #40]	@ (8006e28 <restart_spi_dma+0x40>)
 8006dfe:	4808      	ldr	r0, [pc, #32]	@ (8006e20 <restart_spi_dma+0x38>)
 8006e00:	f005 f8f8 	bl	800bff4 <HAL_SPI_TransmitReceive_DMA>
 8006e04:	4603      	mov	r3, r0
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d003      	beq.n	8006e12 <restart_spi_dma+0x2a>
            g_spi_tx_dma_buf, g_spi_rx_dma_buf,
            (uint16_t)APP_SPI_DMA_BUF_LEN) != HAL_OK) {
        g_spi_error_flag = 1u;
 8006e0a:	4b08      	ldr	r3, [pc, #32]	@ (8006e2c <restart_spi_dma+0x44>)
 8006e0c:	2201      	movs	r2, #1
 8006e0e:	701a      	strb	r2, [r3, #0]
        return;
 8006e10:	e004      	b.n	8006e1c <restart_spi_dma+0x34>
    }

    g_state = APP_SPI_BUSY;
 8006e12:	4b07      	ldr	r3, [pc, #28]	@ (8006e30 <restart_spi_dma+0x48>)
 8006e14:	2201      	movs	r2, #1
 8006e16:	701a      	strb	r2, [r3, #0]
 8006e18:	e000      	b.n	8006e1c <restart_spi_dma+0x34>
        return;
 8006e1a:	bf00      	nop
}
 8006e1c:	bd80      	pop	{r7, pc}
 8006e1e:	bf00      	nop
 8006e20:	20003038 	.word	0x20003038
 8006e24:	20002f9c 	.word	0x20002f9c
 8006e28:	20002fc8 	.word	0x20002fc8
 8006e2c:	20002ff3 	.word	0x20002ff3
 8006e30:	20002ff4 	.word	0x20002ff4

08006e34 <app_init>:
/**
 * @brief Inicializa roteador, fila de respostas e a primeira rodada DMA.
 * Preenche o primeiro TX como 22×0x00 + 20×filler.
 */
void app_init(void)
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	af00      	add	r7, sp, #0
    /* Registra serviços no router (o projeto deve prover os handlers) */
    memset(&g_handlers, 0, sizeof g_handlers);
 8006e38:	2238      	movs	r2, #56	@ 0x38
 8006e3a:	2100      	movs	r1, #0
 8006e3c:	4813      	ldr	r0, [pc, #76]	@ (8006e8c <app_init+0x58>)
 8006e3e:	f00a f865 	bl	8010f0c <memset>
    services_register_handlers(&g_handlers);
 8006e42:	4812      	ldr	r0, [pc, #72]	@ (8006e8c <app_init+0x58>)
 8006e44:	f7ff febc 	bl	8006bc0 <services_register_handlers>

    /* Inicializa serviços (ordem: log/diag, safety, periféricos simples, motion) */
#if LOG_ENABLE
    log_service_init();
 8006e48:	f7fb fd98 	bl	800297c <log_service_init>
#endif
    safety_service_init();
 8006e4c:	f7ff fda6 	bl	800699c <safety_service_init>
    led_service_init();
 8006e50:	f7fb fbe0 	bl	8002614 <led_service_init>
    home_service_init();
 8006e54:	f7fb f8ee 	bl	8002034 <home_service_init>
    probe_service_init();
 8006e58:	f7ff fd58 	bl	800690c <probe_service_init>
    motion_service_init();
 8006e5c:	f7fd fc28 	bl	80046b0 <motion_service_init>

    g_resp_fifo = resp_fifo_create();
 8006e60:	f7fa fe3e 	bl	8001ae0 <resp_fifo_create>
 8006e64:	4603      	mov	r3, r0
 8006e66:	4a0a      	ldr	r2, [pc, #40]	@ (8006e90 <app_init+0x5c>)
 8006e68:	6013      	str	r3, [r2, #0]
    router_init(&g_router, g_resp_fifo, &g_handlers);
 8006e6a:	4b09      	ldr	r3, [pc, #36]	@ (8006e90 <app_init+0x5c>)
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	4a07      	ldr	r2, [pc, #28]	@ (8006e8c <app_init+0x58>)
 8006e70:	4619      	mov	r1, r3
 8006e72:	4808      	ldr	r0, [pc, #32]	@ (8006e94 <app_init+0x60>)
 8006e74:	f7fa fed6 	bl	8001c24 <router_init>

    /* Primeiro frame: 22×0x00 + 20×filler (evita A5 no início quando não há resposta) */
    tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 8006e78:	4807      	ldr	r0, [pc, #28]	@ (8006e98 <app_init+0x64>)
 8006e7a:	f7ff fef5 	bl	8006c68 <tx_fill_left_zero_right_filler>

    restart_spi_dma();
 8006e7e:	f7ff ffb3 	bl	8006de8 <restart_spi_dma>
    g_state = APP_SPI_READY;
 8006e82:	4b06      	ldr	r3, [pc, #24]	@ (8006e9c <app_init+0x68>)
 8006e84:	2200      	movs	r2, #0
 8006e86:	701a      	strb	r2, [r3, #0]
}
 8006e88:	bf00      	nop
 8006e8a:	bd80      	pop	{r7, pc}
 8006e8c:	20002f60 	.word	0x20002f60
 8006e90:	20002f98 	.word	0x20002f98
 8006e94:	20002f18 	.word	0x20002f18
 8006e98:	20002fc8 	.word	0x20002fc8
 8006e9c:	20002ff4 	.word	0x20002ff4

08006ea0 <app_poll>:
/**
 * @brief Loop de serviço: processa RX (quando há rodada concluída),
 *        prepara o próximo TX e rearma o DMA.
 */
void app_poll(void)
{
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	b082      	sub	sp, #8
 8006ea4:	af00      	add	r7, sp, #0
    /* Só processa quando um round DMA foi concluído pelo HAL */
    if (!g_spi_round_done) return;
 8006ea6:	4b19      	ldr	r3, [pc, #100]	@ (8006f0c <app_poll+0x6c>)
 8006ea8:	781b      	ldrb	r3, [r3, #0]
 8006eaa:	b2db      	uxtb	r3, r3
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d028      	beq.n	8006f02 <app_poll+0x62>
    g_spi_round_done = 0u;
 8006eb0:	4b16      	ldr	r3, [pc, #88]	@ (8006f0c <app_poll+0x6c>)
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	701a      	strb	r2, [r3, #0]

    /* 1) Interpretar o RX atual */
    if (is_fill42(g_spi_rx_dma_buf, SPI_POLL_BYTE)) {
 8006eb6:	213c      	movs	r1, #60	@ 0x3c
 8006eb8:	4815      	ldr	r0, [pc, #84]	@ (8006f10 <app_poll+0x70>)
 8006eba:	f7ff fee9 	bl	8006c90 <is_fill42>
 8006ebe:	4603      	mov	r3, r0
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d119      	bne.n	8006ef8 <app_poll+0x58>
        /* 42×0x3C => cliente apenas leu respostas; não alimenta router */
    } else {
        /* Tenta extrair [REQ_HEADER ... REQ_TAIL] e empurra para o router */
        uint16_t off = 0, len = 0;
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	80fb      	strh	r3, [r7, #6]
 8006ec8:	2300      	movs	r3, #0
 8006eca:	80bb      	strh	r3, [r7, #4]
        if (find_frame(g_spi_rx_dma_buf, &off, &len)) {
 8006ecc:	1d3a      	adds	r2, r7, #4
 8006ece:	1dbb      	adds	r3, r7, #6
 8006ed0:	4619      	mov	r1, r3
 8006ed2:	480f      	ldr	r0, [pc, #60]	@ (8006f10 <app_poll+0x70>)
 8006ed4:	f7ff fefb 	bl	8006cce <find_frame>
 8006ed8:	4603      	mov	r3, r0
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d009      	beq.n	8006ef2 <app_poll+0x52>
            router_feed_bytes(&g_router, &g_spi_rx_dma_buf[off], len);
 8006ede:	88fb      	ldrh	r3, [r7, #6]
 8006ee0:	461a      	mov	r2, r3
 8006ee2:	4b0b      	ldr	r3, [pc, #44]	@ (8006f10 <app_poll+0x70>)
 8006ee4:	4413      	add	r3, r2
 8006ee6:	88ba      	ldrh	r2, [r7, #4]
 8006ee8:	4619      	mov	r1, r3
 8006eea:	480a      	ldr	r0, [pc, #40]	@ (8006f14 <app_poll+0x74>)
 8006eec:	f7fb f87a 	bl	8001fe4 <router_feed_bytes>
 8006ef0:	e002      	b.n	8006ef8 <app_poll+0x58>
        } else {
            /* Quadro inválido/parcial ou outro padrão -> marca erro leve */
            g_spi_error_flag = 1u;
 8006ef2:	4b09      	ldr	r3, [pc, #36]	@ (8006f18 <app_poll+0x78>)
 8006ef4:	2201      	movs	r2, #1
 8006ef6:	701a      	strb	r2, [r3, #0]
        }
    }

    /* 2) Preparar TX (resposta à direita ou 22×0x00 + 20×filler) */
    prepare_next_tx();
 8006ef8:	f7ff ff28 	bl	8006d4c <prepare_next_tx>

    /* 3) Reiniciar DMA para o próximo round */
    restart_spi_dma();
 8006efc:	f7ff ff74 	bl	8006de8 <restart_spi_dma>
 8006f00:	e000      	b.n	8006f04 <app_poll+0x64>
    if (!g_spi_round_done) return;
 8006f02:	bf00      	nop
}
 8006f04:	3708      	adds	r7, #8
 8006f06:	46bd      	mov	sp, r7
 8006f08:	bd80      	pop	{r7, pc}
 8006f0a:	bf00      	nop
 8006f0c:	20002ff2 	.word	0x20002ff2
 8006f10:	20002f9c 	.word	0x20002f9c
 8006f14:	20002f18 	.word	0x20002f18
 8006f18:	20002ff3 	.word	0x20002ff3

08006f1c <app_spi_isr_txrx_done>:
/**
 * @brief Callback para “transfer complete” do SPI+DMA.
 * Apenas sinaliza o loop principal (app_poll) via g_spi_round_done.
 */
void app_spi_isr_txrx_done(SPI_HandleTypeDef *hspi)
{
 8006f1c:	b480      	push	{r7}
 8006f1e:	b083      	sub	sp, #12
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
    if (!hspi) return;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d008      	beq.n	8006f3c <app_spi_isr_txrx_done+0x20>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	4a07      	ldr	r2, [pc, #28]	@ (8006f4c <app_spi_isr_txrx_done+0x30>)
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d105      	bne.n	8006f40 <app_spi_isr_txrx_done+0x24>
    g_spi_round_done = 1u;
 8006f34:	4b06      	ldr	r3, [pc, #24]	@ (8006f50 <app_spi_isr_txrx_done+0x34>)
 8006f36:	2201      	movs	r2, #1
 8006f38:	701a      	strb	r2, [r3, #0]
 8006f3a:	e002      	b.n	8006f42 <app_spi_isr_txrx_done+0x26>
    if (!hspi) return;
 8006f3c:	bf00      	nop
 8006f3e:	e000      	b.n	8006f42 <app_spi_isr_txrx_done+0x26>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 8006f40:	bf00      	nop
}
 8006f42:	370c      	adds	r7, #12
 8006f44:	46bd      	mov	sp, r7
 8006f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4a:	4770      	bx	lr
 8006f4c:	40003800 	.word	0x40003800
 8006f50:	20002ff2 	.word	0x20002ff2

08006f54 <app_resp_push>:
 * @param frame Buffer com a resposta (número de bytes = len).
 * @param len   Tamanho da resposta (até 20 bytes). >20 retorna erro.
 * @return 0 em sucesso; PROTO_ERR_ARG ou PROTO_ERR_RANGE em erro.
 */
int app_resp_push(const uint8_t *frame, uint32_t len)
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b082      	sub	sp, #8
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
 8006f5c:	6039      	str	r1, [r7, #0]
    if (!g_resp_fifo || !frame || len == 0u) {
 8006f5e:	4b0f      	ldr	r3, [pc, #60]	@ (8006f9c <app_resp_push+0x48>)
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d005      	beq.n	8006f72 <app_resp_push+0x1e>
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d002      	beq.n	8006f72 <app_resp_push+0x1e>
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d102      	bne.n	8006f78 <app_resp_push+0x24>
        return PROTO_ERR_ARG;
 8006f72:	f04f 33ff 	mov.w	r3, #4294967295
 8006f76:	e00d      	b.n	8006f94 <app_resp_push+0x40>
    }
    if (len > RESP_RIGHT_LEN) {
 8006f78:	683b      	ldr	r3, [r7, #0]
 8006f7a:	2b14      	cmp	r3, #20
 8006f7c:	d902      	bls.n	8006f84 <app_resp_push+0x30>
        return PROTO_ERR_RANGE; /* impede >20 bytes */
 8006f7e:	f06f 0303 	mvn.w	r3, #3
 8006f82:	e007      	b.n	8006f94 <app_resp_push+0x40>
    }
    return resp_fifo_push(g_resp_fifo, frame, len);
 8006f84:	4b05      	ldr	r3, [pc, #20]	@ (8006f9c <app_resp_push+0x48>)
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	683a      	ldr	r2, [r7, #0]
 8006f8a:	6879      	ldr	r1, [r7, #4]
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	f7fa fdb0 	bl	8001af2 <resp_fifo_push>
 8006f92:	4603      	mov	r3, r0
}
 8006f94:	4618      	mov	r0, r3
 8006f96:	3708      	adds	r7, #8
 8006f98:	46bd      	mov	sp, r7
 8006f9a:	bd80      	pop	{r7, pc}
 8006f9c:	20002f98 	.word	0x20002f98

08006fa0 <configure_encoder_timer>:
 * A estrutura gerada pelo CubeMX usa TI1 por padrão. Esta função sobrescreve a
 * configuração para capturar os dois canais do encoder, mantendo todos os
 * filtros e *prescalers* em 0/1 para preservar a resolução máxima.
 */
static void configure_encoder_timer(TIM_HandleTypeDef *htim)
{
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b08e      	sub	sp, #56	@ 0x38
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
    TIM_Encoder_InitTypeDef config = {0};
 8006fa8:	f107 0314 	add.w	r3, r7, #20
 8006fac:	2224      	movs	r2, #36	@ 0x24
 8006fae:	2100      	movs	r1, #0
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	f009 ffab 	bl	8010f0c <memset>
    TIM_MasterConfigTypeDef master = {0};
 8006fb6:	f107 0308 	add.w	r3, r7, #8
 8006fba:	2200      	movs	r2, #0
 8006fbc:	601a      	str	r2, [r3, #0]
 8006fbe:	605a      	str	r2, [r3, #4]
 8006fc0:	609a      	str	r2, [r3, #8]

    config.EncoderMode = TIM_ENCODERMODE_TI12;
 8006fc2:	2303      	movs	r3, #3
 8006fc4:	617b      	str	r3, [r7, #20]
    config.IC1Polarity = TIM_ICPOLARITY_RISING;
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	61bb      	str	r3, [r7, #24]
    config.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006fca:	2301      	movs	r3, #1
 8006fcc:	61fb      	str	r3, [r7, #28]
    config.IC1Prescaler = TIM_ICPSC_DIV1;
 8006fce:	2300      	movs	r3, #0
 8006fd0:	623b      	str	r3, [r7, #32]
    config.IC1Filter = 0;
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	627b      	str	r3, [r7, #36]	@ 0x24
    config.IC2Polarity = TIM_ICPOLARITY_RISING;
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006fda:	2301      	movs	r3, #1
 8006fdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    config.IC2Prescaler = TIM_ICPSC_DIV1;
 8006fde:	2300      	movs	r3, #0
 8006fe0:	633b      	str	r3, [r7, #48]	@ 0x30
    config.IC2Filter = 0;
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	637b      	str	r3, [r7, #52]	@ 0x34

    if (HAL_TIM_Encoder_Init(htim, &config) != HAL_OK)
 8006fe6:	f107 0314 	add.w	r3, r7, #20
 8006fea:	4619      	mov	r1, r3
 8006fec:	6878      	ldr	r0, [r7, #4]
 8006fee:	f006 fbb1 	bl	800d754 <HAL_TIM_Encoder_Init>
 8006ff2:	4603      	mov	r3, r0
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d001      	beq.n	8006ffc <configure_encoder_timer+0x5c>
    {
        Error_Handler();
 8006ff8:	f000 fb84 	bl	8007704 <Error_Handler>
    }

    master.MasterOutputTrigger = TIM_TRGO_RESET;
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	60bb      	str	r3, [r7, #8]
    master.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007000:	2300      	movs	r3, #0
 8007002:	613b      	str	r3, [r7, #16]
    if (HAL_TIMEx_MasterConfigSynchronization(htim, &master) != HAL_OK)
 8007004:	f107 0308 	add.w	r3, r7, #8
 8007008:	4619      	mov	r1, r3
 800700a:	6878      	ldr	r0, [r7, #4]
 800700c:	f008 fa86 	bl	800f51c <HAL_TIMEx_MasterConfigSynchronization>
 8007010:	4603      	mov	r3, r0
 8007012:	2b00      	cmp	r3, #0
 8007014:	d001      	beq.n	800701a <configure_encoder_timer+0x7a>
    {
        Error_Handler();
 8007016:	f000 fb75 	bl	8007704 <Error_Handler>
    }
}
 800701a:	bf00      	nop
 800701c:	3738      	adds	r7, #56	@ 0x38
 800701e:	46bd      	mov	sp, r7
 8007020:	bd80      	pop	{r7, pc}

08007022 <configure_output>:

/**
 * @brief Ajusta um conjunto de saídas STEP/DIR/ENABLE para modo *push-pull*.
 */
static void configure_output(GPIO_TypeDef *port, uint32_t pins, uint32_t speed)
{
 8007022:	b580      	push	{r7, lr}
 8007024:	b08a      	sub	sp, #40	@ 0x28
 8007026:	af00      	add	r7, sp, #0
 8007028:	60f8      	str	r0, [r7, #12]
 800702a:	60b9      	str	r1, [r7, #8]
 800702c:	607a      	str	r2, [r7, #4]
    GPIO_InitTypeDef init = {0};
 800702e:	f107 0314 	add.w	r3, r7, #20
 8007032:	2200      	movs	r2, #0
 8007034:	601a      	str	r2, [r3, #0]
 8007036:	605a      	str	r2, [r3, #4]
 8007038:	609a      	str	r2, [r3, #8]
 800703a:	60da      	str	r2, [r3, #12]
 800703c:	611a      	str	r2, [r3, #16]
    init.Pin = pins;
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	617b      	str	r3, [r7, #20]
    init.Mode = GPIO_MODE_OUTPUT_PP;
 8007042:	2301      	movs	r3, #1
 8007044:	61bb      	str	r3, [r7, #24]
    init.Pull = GPIO_NOPULL;
 8007046:	2300      	movs	r3, #0
 8007048:	61fb      	str	r3, [r7, #28]
    init.Speed = speed;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(port, &init);
 800704e:	f107 0314 	add.w	r3, r7, #20
 8007052:	4619      	mov	r1, r3
 8007054:	68f8      	ldr	r0, [r7, #12]
 8007056:	f001 fe29 	bl	8008cac <HAL_GPIO_Init>
}
 800705a:	bf00      	nop
 800705c:	3728      	adds	r7, #40	@ 0x28
 800705e:	46bd      	mov	sp, r7
 8007060:	bd80      	pop	{r7, pc}
	...

08007064 <board_config_apply_motion_gpio>:
//        Error_Handler();
//    }
//}

void board_config_apply_motion_gpio(void)
{
 8007064:	b580      	push	{r7, lr}
 8007066:	b086      	sub	sp, #24
 8007068:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef init = {0};
 800706a:	1d3b      	adds	r3, r7, #4
 800706c:	2200      	movs	r2, #0
 800706e:	601a      	str	r2, [r3, #0]
 8007070:	605a      	str	r2, [r3, #4]
 8007072:	609a      	str	r2, [r3, #8]
 8007074:	60da      	str	r2, [r3, #12]
 8007076:	611a      	str	r2, [r3, #16]

    /* Saídas de movimento com tempos de borda compatíveis com STEP/DIR */
    configure_output(GPIOB, GPIO_PIN_4 | GPIO_PIN_0 | GPIO_PIN_1, GPIO_SPEED_FREQ_VERY_HIGH);
 8007078:	2203      	movs	r2, #3
 800707a:	2113      	movs	r1, #19
 800707c:	4825      	ldr	r0, [pc, #148]	@ (8007114 <board_config_apply_motion_gpio+0xb0>)
 800707e:	f7ff ffd0 	bl	8007022 <configure_output>
    configure_output(GPIOB, GPIO_PIN_2, GPIO_SPEED_FREQ_VERY_HIGH);
 8007082:	2203      	movs	r2, #3
 8007084:	2104      	movs	r1, #4
 8007086:	4823      	ldr	r0, [pc, #140]	@ (8007114 <board_config_apply_motion_gpio+0xb0>)
 8007088:	f7ff ffcb 	bl	8007022 <configure_output>
    configure_output(GPIOA, GPIO_PIN_3 | GPIO_PIN_2, GPIO_SPEED_FREQ_VERY_HIGH);
 800708c:	2203      	movs	r2, #3
 800708e:	210c      	movs	r1, #12
 8007090:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007094:	f7ff ffc5 	bl	8007022 <configure_output>
    configure_output(GPIOC, GPIO_PIN_4 | GPIO_PIN_5, GPIO_SPEED_FREQ_LOW);
 8007098:	2200      	movs	r2, #0
 800709a:	2130      	movs	r1, #48	@ 0x30
 800709c:	481e      	ldr	r0, [pc, #120]	@ (8007118 <board_config_apply_motion_gpio+0xb4>)
 800709e:	f7ff ffc0 	bl	8007022 <configure_output>
    configure_output(GPIOD, GPIO_PIN_14, GPIO_SPEED_FREQ_LOW);
 80070a2:	2200      	movs	r2, #0
 80070a4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80070a8:	481c      	ldr	r0, [pc, #112]	@ (800711c <board_config_apply_motion_gpio+0xb8>)
 80070aa:	f7ff ffba 	bl	8007022 <configure_output>

    /* Estados seguros antes de habilitar drivers: ENA alto, STEP/DIR baixos */
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4 | GPIO_PIN_2 | GPIO_PIN_0 | GPIO_PIN_1, GPIO_PIN_RESET);
 80070ae:	2200      	movs	r2, #0
 80070b0:	2117      	movs	r1, #23
 80070b2:	4818      	ldr	r0, [pc, #96]	@ (8007114 <board_config_apply_motion_gpio+0xb0>)
 80070b4:	f002 f8a6 	bl	8009204 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3 | GPIO_PIN_2, GPIO_PIN_RESET);
 80070b8:	2200      	movs	r2, #0
 80070ba:	210c      	movs	r1, #12
 80070bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80070c0:	f002 f8a0 	bl	8009204 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);     /* EN_X desabilitado (alto) */
 80070c4:	2201      	movs	r2, #1
 80070c6:	2110      	movs	r1, #16
 80070c8:	4813      	ldr	r0, [pc, #76]	@ (8007118 <board_config_apply_motion_gpio+0xb4>)
 80070ca:	f002 f89b 	bl	8009204 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);   /* EN_Y habilitado (baixo) */
 80070ce:	2200      	movs	r2, #0
 80070d0:	2120      	movs	r1, #32
 80070d2:	4811      	ldr	r0, [pc, #68]	@ (8007118 <board_config_apply_motion_gpio+0xb4>)
 80070d4:	f002 f896 	bl	8009204 <HAL_GPIO_WritePin>
    // EN_Z (PD14) ativo em nível baixo por solicitação: inicia habilitado
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 80070d8:	2200      	movs	r2, #0
 80070da:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80070de:	480f      	ldr	r0, [pc, #60]	@ (800711c <board_config_apply_motion_gpio+0xb8>)
 80070e0:	f002 f890 	bl	8009204 <HAL_GPIO_WritePin>

    /* Entradas de segurança em *pull-up* com detecção de bordas de ambos os sentidos */
    init.Mode = GPIO_MODE_IT_RISING_FALLING;
 80070e4:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80070e8:	60bb      	str	r3, [r7, #8]
    init.Pull = GPIO_PULLUP;
 80070ea:	2301      	movs	r3, #1
 80070ec:	60fb      	str	r3, [r7, #12]
     */
#if 0
    init.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2;  /* PC0/PC1/PC2 como EXTI */
    HAL_GPIO_Init(GPIOC, &init);
#else
    init.Pin = GPIO_PIN_1;                             /* Somente PC1 como EXTI */
 80070ee:	2302      	movs	r3, #2
 80070f0:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOC, &init);
 80070f2:	1d3b      	adds	r3, r7, #4
 80070f4:	4619      	mov	r1, r3
 80070f6:	4808      	ldr	r0, [pc, #32]	@ (8007118 <board_config_apply_motion_gpio+0xb4>)
 80070f8:	f001 fdd8 	bl	8008cac <HAL_GPIO_Init>
#endif

    init.Pin = GPIO_PIN_13;                            /* EXTI do PC13 permanece */
 80070fc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007100:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOC, &init);
 8007102:	1d3b      	adds	r3, r7, #4
 8007104:	4619      	mov	r1, r3
 8007106:	4804      	ldr	r0, [pc, #16]	@ (8007118 <board_config_apply_motion_gpio+0xb4>)
 8007108:	f001 fdd0 	bl	8008cac <HAL_GPIO_Init>
}
 800710c:	bf00      	nop
 800710e:	3718      	adds	r7, #24
 8007110:	46bd      	mov	sp, r7
 8007112:	bd80      	pop	{r7, pc}
 8007114:	48000400 	.word	0x48000400
 8007118:	48000800 	.word	0x48000800
 800711c:	48000c00 	.word	0x48000c00

08007120 <board_config_force_encoder_quadrature>:

void board_config_force_encoder_quadrature(void)
{
 8007120:	b580      	push	{r7, lr}
 8007122:	af00      	add	r7, sp, #0
    configure_encoder_timer(&htim3);
 8007124:	4803      	ldr	r0, [pc, #12]	@ (8007134 <board_config_force_encoder_quadrature+0x14>)
 8007126:	f7ff ff3b 	bl	8006fa0 <configure_encoder_timer>
    configure_encoder_timer(&htim5);
 800712a:	4803      	ldr	r0, [pc, #12]	@ (8007138 <board_config_force_encoder_quadrature+0x18>)
 800712c:	f7ff ff38 	bl	8006fa0 <configure_encoder_timer>
}
 8007130:	bf00      	nop
 8007132:	bd80      	pop	{r7, pc}
 8007134:	20003130 	.word	0x20003130
 8007138:	2000317c 	.word	0x2000317c

0800713c <board_config_apply_interrupt_priorities>:

void board_config_apply_interrupt_priorities(void)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	af00      	add	r7, sp, #0
    /* EXTI de segurança: interrupções mais altas para abortar movimento */
    HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8007140:	2200      	movs	r2, #0
 8007142:	2100      	movs	r1, #0
 8007144:	2006      	movs	r0, #6
 8007146:	f001 fa1b 	bl	8008580 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800714a:	2006      	movs	r0, #6
 800714c:	f001 fa44 	bl	80085d8 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8007150:	2200      	movs	r2, #0
 8007152:	2100      	movs	r1, #0
 8007154:	2007      	movs	r0, #7
 8007156:	f001 fa13 	bl	8008580 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800715a:	2007      	movs	r0, #7
 800715c:	f001 fa3c 	bl	80085d8 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8007160:	2200      	movs	r2, #0
 8007162:	2100      	movs	r1, #0
 8007164:	2008      	movs	r0, #8
 8007166:	f001 fa0b 	bl	8008580 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800716a:	2008      	movs	r0, #8
 800716c:	f001 fa34 	bl	80085d8 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8007170:	2200      	movs	r2, #0
 8007172:	2100      	movs	r1, #0
 8007174:	2028      	movs	r0, #40	@ 0x28
 8007176:	f001 fa03 	bl	8008580 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800717a:	2028      	movs	r0, #40	@ 0x28
 800717c:	f001 fa2c 	bl	80085d8 <HAL_NVIC_EnableIRQ>

    /* Temporização do núcleo de movimento (TIM6/TIM7) e transporte SPI */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8007180:	2200      	movs	r2, #0
 8007182:	2101      	movs	r1, #1
 8007184:	2036      	movs	r0, #54	@ 0x36
 8007186:	f001 f9fb 	bl	8008580 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800718a:	2036      	movs	r0, #54	@ 0x36
 800718c:	f001 fa24 	bl	80085d8 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 2, 0);
 8007190:	2200      	movs	r2, #0
 8007192:	2102      	movs	r1, #2
 8007194:	200e      	movs	r0, #14
 8007196:	f001 f9f3 	bl	8008580 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800719a:	200e      	movs	r0, #14
 800719c:	f001 fa1c 	bl	80085d8 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 80071a0:	2200      	movs	r2, #0
 80071a2:	2102      	movs	r1, #2
 80071a4:	200f      	movs	r0, #15
 80071a6:	f001 f9eb 	bl	8008580 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80071aa:	200f      	movs	r0, #15
 80071ac:	f001 fa14 	bl	80085d8 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(TIM7_IRQn, 3, 0);
 80071b0:	2200      	movs	r2, #0
 80071b2:	2103      	movs	r1, #3
 80071b4:	2037      	movs	r0, #55	@ 0x37
 80071b6:	f001 f9e3 	bl	8008580 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80071ba:	2037      	movs	r0, #55	@ 0x37
 80071bc:	f001 fa0c 	bl	80085d8 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(USART1_IRQn, 4, 0);
 80071c0:	2200      	movs	r2, #0
 80071c2:	2104      	movs	r1, #4
 80071c4:	2025      	movs	r0, #37	@ 0x25
 80071c6:	f001 f9db 	bl	8008580 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80071ca:	2025      	movs	r0, #37	@ 0x25
 80071cc:	f001 fa04 	bl	80085d8 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 80071d0:	2200      	movs	r2, #0
 80071d2:	2105      	movs	r1, #5
 80071d4:	2024      	movs	r0, #36	@ 0x24
 80071d6:	f001 f9d3 	bl	8008580 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80071da:	2024      	movs	r0, #36	@ 0x24
 80071dc:	f001 f9fc 	bl	80085d8 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 6, 0);
 80071e0:	2200      	movs	r2, #0
 80071e2:	2106      	movs	r1, #6
 80071e4:	2018      	movs	r0, #24
 80071e6:	f001 f9cb 	bl	8008580 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 80071ea:	2018      	movs	r0, #24
 80071ec:	f001 f9f4 	bl	80085d8 <HAL_NVIC_EnableIRQ>
}
 80071f0:	bf00      	nop
 80071f2:	bd80      	pop	{r7, pc}

080071f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80071f4:	b580      	push	{r7, lr}
 80071f6:	b082      	sub	sp, #8
 80071f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80071fa:	4b10      	ldr	r3, [pc, #64]	@ (800723c <MX_DMA_Init+0x48>)
 80071fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071fe:	4a0f      	ldr	r2, [pc, #60]	@ (800723c <MX_DMA_Init+0x48>)
 8007200:	f043 0301 	orr.w	r3, r3, #1
 8007204:	6493      	str	r3, [r2, #72]	@ 0x48
 8007206:	4b0d      	ldr	r3, [pc, #52]	@ (800723c <MX_DMA_Init+0x48>)
 8007208:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800720a:	f003 0301 	and.w	r3, r3, #1
 800720e:	607b      	str	r3, [r7, #4]
 8007210:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8007212:	2200      	movs	r2, #0
 8007214:	2100      	movs	r1, #0
 8007216:	200e      	movs	r0, #14
 8007218:	f001 f9b2 	bl	8008580 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800721c:	200e      	movs	r0, #14
 800721e:	f001 f9db 	bl	80085d8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8007222:	2200      	movs	r2, #0
 8007224:	2100      	movs	r1, #0
 8007226:	200f      	movs	r0, #15
 8007228:	f001 f9aa 	bl	8008580 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800722c:	200f      	movs	r0, #15
 800722e:	f001 f9d3 	bl	80085d8 <HAL_NVIC_EnableIRQ>

}
 8007232:	bf00      	nop
 8007234:	3708      	adds	r7, #8
 8007236:	46bd      	mov	sp, r7
 8007238:	bd80      	pop	{r7, pc}
 800723a:	bf00      	nop
 800723c:	40021000 	.word	0x40021000

08007240 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b08c      	sub	sp, #48	@ 0x30
 8007244:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007246:	f107 031c 	add.w	r3, r7, #28
 800724a:	2200      	movs	r2, #0
 800724c:	601a      	str	r2, [r3, #0]
 800724e:	605a      	str	r2, [r3, #4]
 8007250:	609a      	str	r2, [r3, #8]
 8007252:	60da      	str	r2, [r3, #12]
 8007254:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8007256:	4b4d      	ldr	r3, [pc, #308]	@ (800738c <MX_GPIO_Init+0x14c>)
 8007258:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800725a:	4a4c      	ldr	r2, [pc, #304]	@ (800738c <MX_GPIO_Init+0x14c>)
 800725c:	f043 0310 	orr.w	r3, r3, #16
 8007260:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007262:	4b4a      	ldr	r3, [pc, #296]	@ (800738c <MX_GPIO_Init+0x14c>)
 8007264:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007266:	f003 0310 	and.w	r3, r3, #16
 800726a:	61bb      	str	r3, [r7, #24]
 800726c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800726e:	4b47      	ldr	r3, [pc, #284]	@ (800738c <MX_GPIO_Init+0x14c>)
 8007270:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007272:	4a46      	ldr	r2, [pc, #280]	@ (800738c <MX_GPIO_Init+0x14c>)
 8007274:	f043 0304 	orr.w	r3, r3, #4
 8007278:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800727a:	4b44      	ldr	r3, [pc, #272]	@ (800738c <MX_GPIO_Init+0x14c>)
 800727c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800727e:	f003 0304 	and.w	r3, r3, #4
 8007282:	617b      	str	r3, [r7, #20]
 8007284:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8007286:	4b41      	ldr	r3, [pc, #260]	@ (800738c <MX_GPIO_Init+0x14c>)
 8007288:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800728a:	4a40      	ldr	r2, [pc, #256]	@ (800738c <MX_GPIO_Init+0x14c>)
 800728c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007290:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007292:	4b3e      	ldr	r3, [pc, #248]	@ (800738c <MX_GPIO_Init+0x14c>)
 8007294:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007296:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800729a:	613b      	str	r3, [r7, #16]
 800729c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800729e:	4b3b      	ldr	r3, [pc, #236]	@ (800738c <MX_GPIO_Init+0x14c>)
 80072a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072a2:	4a3a      	ldr	r2, [pc, #232]	@ (800738c <MX_GPIO_Init+0x14c>)
 80072a4:	f043 0301 	orr.w	r3, r3, #1
 80072a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80072aa:	4b38      	ldr	r3, [pc, #224]	@ (800738c <MX_GPIO_Init+0x14c>)
 80072ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072ae:	f003 0301 	and.w	r3, r3, #1
 80072b2:	60fb      	str	r3, [r7, #12]
 80072b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80072b6:	4b35      	ldr	r3, [pc, #212]	@ (800738c <MX_GPIO_Init+0x14c>)
 80072b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072ba:	4a34      	ldr	r2, [pc, #208]	@ (800738c <MX_GPIO_Init+0x14c>)
 80072bc:	f043 0302 	orr.w	r3, r3, #2
 80072c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80072c2:	4b32      	ldr	r3, [pc, #200]	@ (800738c <MX_GPIO_Init+0x14c>)
 80072c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072c6:	f003 0302 	and.w	r3, r3, #2
 80072ca:	60bb      	str	r3, [r7, #8]
 80072cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80072ce:	4b2f      	ldr	r3, [pc, #188]	@ (800738c <MX_GPIO_Init+0x14c>)
 80072d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072d2:	4a2e      	ldr	r2, [pc, #184]	@ (800738c <MX_GPIO_Init+0x14c>)
 80072d4:	f043 0308 	orr.w	r3, r3, #8
 80072d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80072da:	4b2c      	ldr	r3, [pc, #176]	@ (800738c <MX_GPIO_Init+0x14c>)
 80072dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072de:	f003 0308 	and.w	r3, r3, #8
 80072e2:	607b      	str	r3, [r7, #4]
 80072e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE6 PE7 PE8 PE9
                           PE10 PE11 PE12 PE13
                           PE14 PE15 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 80072e6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80072ea:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80072ec:	2303      	movs	r3, #3
 80072ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072f0:	2300      	movs	r3, #0
 80072f2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80072f4:	f107 031c 	add.w	r3, r7, #28
 80072f8:	4619      	mov	r1, r3
 80072fa:	4825      	ldr	r0, [pc, #148]	@ (8007390 <MX_GPIO_Init+0x150>)
 80072fc:	f001 fcd6 	bl	8008cac <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC14 PC15 PC1
                           PC3 PC4 PC5 PC6
                           PC7 PC8 PC9 PC10
                           PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1
 8007300:	f64f 73fa 	movw	r3, #65530	@ 0xfffa
 8007304:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007306:	2303      	movs	r3, #3
 8007308:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800730a:	2300      	movs	r3, #0
 800730c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800730e:	f107 031c 	add.w	r3, r7, #28
 8007312:	4619      	mov	r1, r3
 8007314:	481f      	ldr	r0, [pc, #124]	@ (8007394 <MX_GPIO_Init+0x154>)
 8007316:	f001 fcc9 	bl	8008cac <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800731a:	2303      	movs	r3, #3
 800731c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800731e:	2303      	movs	r3, #3
 8007320:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007322:	2300      	movs	r3, #0
 8007324:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8007326:	f107 031c 	add.w	r3, r7, #28
 800732a:	4619      	mov	r1, r3
 800732c:	481a      	ldr	r0, [pc, #104]	@ (8007398 <MX_GPIO_Init+0x158>)
 800732e:	f001 fcbd 	bl	8008cac <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 PA5 PA8
                           PA9 PA10 PA11 PA12
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8
 8007332:	f649 7338 	movw	r3, #40760	@ 0x9f38
 8007336:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007338:	2303      	movs	r3, #3
 800733a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800733c:	2300      	movs	r3, #0
 800733e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007340:	f107 031c 	add.w	r3, r7, #28
 8007344:	4619      	mov	r1, r3
 8007346:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800734a:	f001 fcaf 	bl	8008cac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB14 PB15
                           PB4 PB5 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 800734e:	f64d 7337 	movw	r3, #57143	@ 0xdf37
 8007352:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007354:	2303      	movs	r3, #3
 8007356:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007358:	2300      	movs	r3, #0
 800735a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800735c:	f107 031c 	add.w	r3, r7, #28
 8007360:	4619      	mov	r1, r3
 8007362:	480e      	ldr	r0, [pc, #56]	@ (800739c <MX_GPIO_Init+0x15c>)
 8007364:	f001 fca2 	bl	8008cac <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD15
                           PD2 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8007368:	f64f 73e4 	movw	r3, #65508	@ 0xffe4
 800736c:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800736e:	2303      	movs	r3, #3
 8007370:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007372:	2300      	movs	r3, #0
 8007374:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007376:	f107 031c 	add.w	r3, r7, #28
 800737a:	4619      	mov	r1, r3
 800737c:	4808      	ldr	r0, [pc, #32]	@ (80073a0 <MX_GPIO_Init+0x160>)
 800737e:	f001 fc95 	bl	8008cac <HAL_GPIO_Init>

}
 8007382:	bf00      	nop
 8007384:	3730      	adds	r7, #48	@ 0x30
 8007386:	46bd      	mov	sp, r7
 8007388:	bd80      	pop	{r7, pc}
 800738a:	bf00      	nop
 800738c:	40021000 	.word	0x40021000
 8007390:	48001000 	.word	0x48001000
 8007394:	48000800 	.word	0x48000800
 8007398:	48001c00 	.word	0x48001c00
 800739c:	48000400 	.word	0x48000400
 80073a0:	48000c00 	.word	0x48000c00

080073a4 <MX_LPTIM1_Init>:

LPTIM_HandleTypeDef hlptim1;

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 80073a8:	4b16      	ldr	r3, [pc, #88]	@ (8007404 <MX_LPTIM1_Init+0x60>)
 80073aa:	4a17      	ldr	r2, [pc, #92]	@ (8007408 <MX_LPTIM1_Init+0x64>)
 80073ac:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80073ae:	4b15      	ldr	r3, [pc, #84]	@ (8007404 <MX_LPTIM1_Init+0x60>)
 80073b0:	2200      	movs	r2, #0
 80073b2:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 80073b4:	4b13      	ldr	r3, [pc, #76]	@ (8007404 <MX_LPTIM1_Init+0x60>)
 80073b6:	2200      	movs	r2, #0
 80073b8:	609a      	str	r2, [r3, #8]
  hlptim1.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING;
 80073ba:	4b12      	ldr	r3, [pc, #72]	@ (8007404 <MX_LPTIM1_Init+0x60>)
 80073bc:	2200      	movs	r2, #0
 80073be:	60da      	str	r2, [r3, #12]
  hlptim1.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 80073c0:	4b10      	ldr	r3, [pc, #64]	@ (8007404 <MX_LPTIM1_Init+0x60>)
 80073c2:	2200      	movs	r2, #0
 80073c4:	611a      	str	r2, [r3, #16]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80073c6:	4b0f      	ldr	r3, [pc, #60]	@ (8007404 <MX_LPTIM1_Init+0x60>)
 80073c8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80073cc:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 80073ce:	4b0d      	ldr	r3, [pc, #52]	@ (8007404 <MX_LPTIM1_Init+0x60>)
 80073d0:	2200      	movs	r2, #0
 80073d2:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 80073d4:	4b0b      	ldr	r3, [pc, #44]	@ (8007404 <MX_LPTIM1_Init+0x60>)
 80073d6:	2200      	movs	r2, #0
 80073d8:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 80073da:	4b0a      	ldr	r3, [pc, #40]	@ (8007404 <MX_LPTIM1_Init+0x60>)
 80073dc:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80073e0:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 80073e2:	4b08      	ldr	r3, [pc, #32]	@ (8007404 <MX_LPTIM1_Init+0x60>)
 80073e4:	2200      	movs	r2, #0
 80073e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 80073e8:	4b06      	ldr	r3, [pc, #24]	@ (8007404 <MX_LPTIM1_Init+0x60>)
 80073ea:	2200      	movs	r2, #0
 80073ec:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 80073ee:	4805      	ldr	r0, [pc, #20]	@ (8007404 <MX_LPTIM1_Init+0x60>)
 80073f0:	f001 ff6e 	bl	80092d0 <HAL_LPTIM_Init>
 80073f4:	4603      	mov	r3, r0
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d001      	beq.n	80073fe <MX_LPTIM1_Init+0x5a>
  {
    Error_Handler();
 80073fa:	f000 f983 	bl	8007704 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 80073fe:	bf00      	nop
 8007400:	bd80      	pop	{r7, pc}
 8007402:	bf00      	nop
 8007404:	20002ff8 	.word	0x20002ff8
 8007408:	40007c00 	.word	0x40007c00

0800740c <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b0ac      	sub	sp, #176	@ 0xb0
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007414:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8007418:	2200      	movs	r2, #0
 800741a:	601a      	str	r2, [r3, #0]
 800741c:	605a      	str	r2, [r3, #4]
 800741e:	609a      	str	r2, [r3, #8]
 8007420:	60da      	str	r2, [r3, #12]
 8007422:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007424:	f107 0314 	add.w	r3, r7, #20
 8007428:	2288      	movs	r2, #136	@ 0x88
 800742a:	2100      	movs	r1, #0
 800742c:	4618      	mov	r0, r3
 800742e:	f009 fd6d 	bl	8010f0c <memset>
  if(lptimHandle->Instance==LPTIM1)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	4a25      	ldr	r2, [pc, #148]	@ (80074cc <HAL_LPTIM_MspInit+0xc0>)
 8007438:	4293      	cmp	r3, r2
 800743a:	d143      	bne.n	80074c4 <HAL_LPTIM_MspInit+0xb8>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 800743c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007440:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK;
 8007442:	2300      	movs	r3, #0
 8007444:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007446:	f107 0314 	add.w	r3, r7, #20
 800744a:	4618      	mov	r0, r3
 800744c:	f003 fc5c 	bl	800ad08 <HAL_RCCEx_PeriphCLKConfig>
 8007450:	4603      	mov	r3, r0
 8007452:	2b00      	cmp	r3, #0
 8007454:	d001      	beq.n	800745a <HAL_LPTIM_MspInit+0x4e>
    {
      Error_Handler();
 8007456:	f000 f955 	bl	8007704 <Error_Handler>
    }

    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 800745a:	4b1d      	ldr	r3, [pc, #116]	@ (80074d0 <HAL_LPTIM_MspInit+0xc4>)
 800745c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800745e:	4a1c      	ldr	r2, [pc, #112]	@ (80074d0 <HAL_LPTIM_MspInit+0xc4>)
 8007460:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007464:	6593      	str	r3, [r2, #88]	@ 0x58
 8007466:	4b1a      	ldr	r3, [pc, #104]	@ (80074d0 <HAL_LPTIM_MspInit+0xc4>)
 8007468:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800746a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800746e:	613b      	str	r3, [r7, #16]
 8007470:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007472:	4b17      	ldr	r3, [pc, #92]	@ (80074d0 <HAL_LPTIM_MspInit+0xc4>)
 8007474:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007476:	4a16      	ldr	r2, [pc, #88]	@ (80074d0 <HAL_LPTIM_MspInit+0xc4>)
 8007478:	f043 0304 	orr.w	r3, r3, #4
 800747c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800747e:	4b14      	ldr	r3, [pc, #80]	@ (80074d0 <HAL_LPTIM_MspInit+0xc4>)
 8007480:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007482:	f003 0304 	and.w	r3, r3, #4
 8007486:	60fb      	str	r3, [r7, #12]
 8007488:	68fb      	ldr	r3, [r7, #12]
    /**LPTIM1 GPIO Configuration
    PC0     ------> LPTIM1_IN1
    PC2     ------> LPTIM1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 800748a:	2305      	movs	r3, #5
 800748c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007490:	2302      	movs	r3, #2
 8007492:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007496:	2300      	movs	r3, #0
 8007498:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800749c:	2300      	movs	r3, #0
 800749e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 80074a2:	2301      	movs	r3, #1
 80074a4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80074a8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80074ac:	4619      	mov	r1, r3
 80074ae:	4809      	ldr	r0, [pc, #36]	@ (80074d4 <HAL_LPTIM_MspInit+0xc8>)
 80074b0:	f001 fbfc 	bl	8008cac <HAL_GPIO_Init>

    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 80074b4:	2200      	movs	r2, #0
 80074b6:	2100      	movs	r1, #0
 80074b8:	2041      	movs	r0, #65	@ 0x41
 80074ba:	f001 f861 	bl	8008580 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 80074be:	2041      	movs	r0, #65	@ 0x41
 80074c0:	f001 f88a 	bl	80085d8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }
}
 80074c4:	bf00      	nop
 80074c6:	37b0      	adds	r7, #176	@ 0xb0
 80074c8:	46bd      	mov	sp, r7
 80074ca:	bd80      	pop	{r7, pc}
 80074cc:	40007c00 	.word	0x40007c00
 80074d0:	40021000 	.word	0x40021000
 80074d4:	48000800 	.word	0x48000800

080074d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80074dc:	f000 feeb 	bl	80082b6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80074e0:	f000 f82a 	bl	8007538 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80074e4:	f7ff feac 	bl	8007240 <MX_GPIO_Init>
  MX_DMA_Init();
 80074e8:	f7ff fe84 	bl	80071f4 <MX_DMA_Init>
  MX_SPI2_Init();
 80074ec:	f000 f92e 	bl	800774c <MX_SPI2_Init>
  MX_TIM6_Init();
 80074f0:	f000 fbfc 	bl	8007cec <MX_TIM6_Init>
  MX_TIM5_Init();
 80074f4:	f000 fba4 	bl	8007c40 <MX_TIM5_Init>
  MX_TIM7_Init();
 80074f8:	f000 fc2e 	bl	8007d58 <MX_TIM7_Init>
  MX_TIM3_Init();
 80074fc:	f000 fb4a 	bl	8007b94 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8007500:	f000 fe22 	bl	8008148 <MX_USART1_UART_Init>
  MX_TIM15_Init();
 8007504:	f000 fc5e 	bl	8007dc4 <MX_TIM15_Init>
  MX_LPTIM1_Init();
 8007508:	f7ff ff4c 	bl	80073a4 <MX_LPTIM1_Init>
  /* USER CODE BEGIN 2 */
    board_config_apply_motion_gpio();
 800750c:	f7ff fdaa 	bl	8007064 <board_config_apply_motion_gpio>
    board_config_force_encoder_quadrature();
 8007510:	f7ff fe06 	bl	8007120 <board_config_force_encoder_quadrature>
    board_config_apply_interrupt_priorities();
 8007514:	f7ff fe12 	bl	800713c <board_config_apply_interrupt_priorities>
    app_init();
 8007518:	f7ff fc8c 	bl	8006e34 <app_init>
    // Inicia timers do laço de passos (TIM6) e controle/status (TIM7)
    HAL_TIM_Base_Start_IT(&htim6);
 800751c:	4804      	ldr	r0, [pc, #16]	@ (8007530 <main+0x58>)
 800751e:	f005 fbed 	bl	800ccfc <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim7);
 8007522:	4804      	ldr	r0, [pc, #16]	@ (8007534 <main+0x5c>)
 8007524:	f005 fbea 	bl	800ccfc <HAL_TIM_Base_Start_IT>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    //printf("oioioioioioi2\r\n");
    //HAL_Delay(1000);
    app_poll();
 8007528:	f7ff fcba 	bl	8006ea0 <app_poll>
 800752c:	e7fc      	b.n	8007528 <main+0x50>
 800752e:	bf00      	nop
 8007530:	200031c8 	.word	0x200031c8
 8007534:	20003214 	.word	0x20003214

08007538 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007538:	b580      	push	{r7, lr}
 800753a:	b096      	sub	sp, #88	@ 0x58
 800753c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800753e:	f107 0314 	add.w	r3, r7, #20
 8007542:	2244      	movs	r2, #68	@ 0x44
 8007544:	2100      	movs	r1, #0
 8007546:	4618      	mov	r0, r3
 8007548:	f009 fce0 	bl	8010f0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800754c:	463b      	mov	r3, r7
 800754e:	2200      	movs	r2, #0
 8007550:	601a      	str	r2, [r3, #0]
 8007552:	605a      	str	r2, [r3, #4]
 8007554:	609a      	str	r2, [r3, #8]
 8007556:	60da      	str	r2, [r3, #12]
 8007558:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800755a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800755e:	f002 fbab 	bl	8009cb8 <HAL_PWREx_ControlVoltageScaling>
 8007562:	4603      	mov	r3, r0
 8007564:	2b00      	cmp	r3, #0
 8007566:	d001      	beq.n	800756c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8007568:	f000 f8cc 	bl	8007704 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800756c:	2310      	movs	r3, #16
 800756e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8007570:	2301      	movs	r3, #1
 8007572:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8007574:	2300      	movs	r3, #0
 8007576:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8007578:	2360      	movs	r3, #96	@ 0x60
 800757a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800757c:	2302      	movs	r3, #2
 800757e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8007580:	2301      	movs	r3, #1
 8007582:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8007584:	2301      	movs	r3, #1
 8007586:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8007588:	2328      	movs	r3, #40	@ 0x28
 800758a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800758c:	2307      	movs	r3, #7
 800758e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8007590:	2302      	movs	r3, #2
 8007592:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8007594:	2302      	movs	r3, #2
 8007596:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007598:	f107 0314 	add.w	r3, r7, #20
 800759c:	4618      	mov	r0, r3
 800759e:	f002 fbed 	bl	8009d7c <HAL_RCC_OscConfig>
 80075a2:	4603      	mov	r3, r0
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d001      	beq.n	80075ac <SystemClock_Config+0x74>
  {
    Error_Handler();
 80075a8:	f000 f8ac 	bl	8007704 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80075ac:	230f      	movs	r3, #15
 80075ae:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80075b0:	2303      	movs	r3, #3
 80075b2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80075b4:	2300      	movs	r3, #0
 80075b6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80075b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80075bc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80075be:	2300      	movs	r3, #0
 80075c0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80075c2:	463b      	mov	r3, r7
 80075c4:	2104      	movs	r1, #4
 80075c6:	4618      	mov	r0, r3
 80075c8:	f003 f8da 	bl	800a780 <HAL_RCC_ClockConfig>
 80075cc:	4603      	mov	r3, r0
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d001      	beq.n	80075d6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80075d2:	f000 f897 	bl	8007704 <Error_Handler>
  }
}
 80075d6:	bf00      	nop
 80075d8:	3758      	adds	r7, #88	@ 0x58
 80075da:	46bd      	mov	sp, r7
 80075dc:	bd80      	pop	{r7, pc}

080075de <HAL_SPI_TxRxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80075de:	b580      	push	{r7, lr}
 80075e0:	b082      	sub	sp, #8
 80075e2:	af00      	add	r7, sp, #0
 80075e4:	6078      	str	r0, [r7, #4]
    app_spi_isr_txrx_done(hspi);
 80075e6:	6878      	ldr	r0, [r7, #4]
 80075e8:	f7ff fc98 	bl	8006f1c <app_spi_isr_txrx_done>
}
 80075ec:	bf00      	nop
 80075ee:	3708      	adds	r7, #8
 80075f0:	46bd      	mov	sp, r7
 80075f2:	bd80      	pop	{r7, pc}

080075f4 <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80075f4:	b580      	push	{r7, lr}
 80075f6:	b082      	sub	sp, #8
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	6078      	str	r0, [r7, #4]
    if (hspi == NULL) return;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d013      	beq.n	800762a <HAL_SPI_ErrorCallback+0x36>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	4a0c      	ldr	r2, [pc, #48]	@ (8007638 <HAL_SPI_ErrorCallback+0x44>)
 8007608:	4293      	cmp	r3, r2
 800760a:	d110      	bne.n	800762e <HAL_SPI_ErrorCallback+0x3a>

    g_spi_last_error = hspi->ErrorCode;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007610:	4a0a      	ldr	r2, [pc, #40]	@ (800763c <HAL_SPI_ErrorCallback+0x48>)
 8007612:	6013      	str	r3, [r2, #0]
    g_spi_error_count++;
 8007614:	4b0a      	ldr	r3, [pc, #40]	@ (8007640 <HAL_SPI_ErrorCallback+0x4c>)
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	3301      	adds	r3, #1
 800761a:	4a09      	ldr	r2, [pc, #36]	@ (8007640 <HAL_SPI_ErrorCallback+0x4c>)
 800761c:	6013      	str	r3, [r2, #0]

    /* Indicação visual simples para diagnóstico */
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 800761e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8007622:	4808      	ldr	r0, [pc, #32]	@ (8007644 <HAL_SPI_ErrorCallback+0x50>)
 8007624:	f001 fe1a 	bl	800925c <HAL_GPIO_TogglePin>
 8007628:	e002      	b.n	8007630 <HAL_SPI_ErrorCallback+0x3c>
    if (hspi == NULL) return;
 800762a:	bf00      	nop
 800762c:	e000      	b.n	8007630 <HAL_SPI_ErrorCallback+0x3c>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 800762e:	bf00      	nop
}
 8007630:	3708      	adds	r7, #8
 8007632:	46bd      	mov	sp, r7
 8007634:	bd80      	pop	{r7, pc}
 8007636:	bf00      	nop
 8007638:	40003800 	.word	0x40003800
 800763c:	20003034 	.word	0x20003034
 8007640:	20003030 	.word	0x20003030
 8007644:	48000400 	.word	0x48000400

08007648 <HAL_GPIO_EXTI_Callback>:
 * - E-STOP (PC1): E-STOP imediato (pressionado = nível baixo)
 * - B2 (PC13): Toggle de escala de velocidade do eixo X (pressionado = baixo)
 * Observação: PC0 segue desabilitado como EXTI no board_config para não interferir no encoder Y.
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8007648:	b580      	push	{r7, lr}
 800764a:	b082      	sub	sp, #8
 800764c:	af00      	add	r7, sp, #0
 800764e:	4603      	mov	r3, r0
 8007650:	80fb      	strh	r3, [r7, #6]
    switch (GPIO_Pin) {
 8007652:	88fb      	ldrh	r3, [r7, #6]
 8007654:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007658:	d007      	beq.n	800766a <HAL_GPIO_EXTI_Callback+0x22>
 800765a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800765e:	dc41      	bgt.n	80076e4 <HAL_GPIO_EXTI_Callback+0x9c>
 8007660:	2b01      	cmp	r3, #1
 8007662:	d016      	beq.n	8007692 <HAL_GPIO_EXTI_Callback+0x4a>
 8007664:	2b02      	cmp	r3, #2
 8007666:	d027      	beq.n	80076b8 <HAL_GPIO_EXTI_Callback+0x70>
        }
        break;
    case GPIO_PIN_2:
    default:
        /* Reservado para sensores PROX/limites; sem ação específica aqui */
        break;
 8007668:	e03c      	b.n	80076e4 <HAL_GPIO_EXTI_Callback+0x9c>
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_RESET) {
 800766a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800766e:	4821      	ldr	r0, [pc, #132]	@ (80076f4 <HAL_GPIO_EXTI_Callback+0xac>)
 8007670:	f001 fda8 	bl	80091c4 <HAL_GPIO_ReadPin>
 8007674:	4603      	mov	r3, r0
 8007676:	2b00      	cmp	r3, #0
 8007678:	d108      	bne.n	800768c <HAL_GPIO_EXTI_Callback+0x44>
            motion_test_b2_on_press();
 800767a:	f7fb fc5d 	bl	8002f38 <motion_test_b2_on_press>
            HAL_TIM_Base_Start_IT(&htim6);
 800767e:	481e      	ldr	r0, [pc, #120]	@ (80076f8 <HAL_GPIO_EXTI_Callback+0xb0>)
 8007680:	f005 fb3c 	bl	800ccfc <HAL_TIM_Base_Start_IT>
            HAL_TIM_Base_Start_IT(&htim7);
 8007684:	481d      	ldr	r0, [pc, #116]	@ (80076fc <HAL_GPIO_EXTI_Callback+0xb4>)
 8007686:	f005 fb39 	bl	800ccfc <HAL_TIM_Base_Start_IT>
        break;
 800768a:	e02e      	b.n	80076ea <HAL_GPIO_EXTI_Callback+0xa2>
            motion_test_b2_on_release();
 800768c:	f7fb fc6a 	bl	8002f64 <motion_test_b2_on_release>
        break;
 8007690:	e02b      	b.n	80076ea <HAL_GPIO_EXTI_Callback+0xa2>
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == GPIO_PIN_RESET) {
 8007692:	2101      	movs	r1, #1
 8007694:	4817      	ldr	r0, [pc, #92]	@ (80076f4 <HAL_GPIO_EXTI_Callback+0xac>)
 8007696:	f001 fd95 	bl	80091c4 <HAL_GPIO_ReadPin>
 800769a:	4603      	mov	r3, r0
 800769c:	2b00      	cmp	r3, #0
 800769e:	d108      	bne.n	80076b2 <HAL_GPIO_EXTI_Callback+0x6a>
            motion_test_b2_on_press();
 80076a0:	f7fb fc4a 	bl	8002f38 <motion_test_b2_on_press>
            HAL_TIM_Base_Start_IT(&htim6);
 80076a4:	4814      	ldr	r0, [pc, #80]	@ (80076f8 <HAL_GPIO_EXTI_Callback+0xb0>)
 80076a6:	f005 fb29 	bl	800ccfc <HAL_TIM_Base_Start_IT>
            HAL_TIM_Base_Start_IT(&htim7);
 80076aa:	4814      	ldr	r0, [pc, #80]	@ (80076fc <HAL_GPIO_EXTI_Callback+0xb4>)
 80076ac:	f005 fb26 	bl	800ccfc <HAL_TIM_Base_Start_IT>
        break;
 80076b0:	e01b      	b.n	80076ea <HAL_GPIO_EXTI_Callback+0xa2>
            motion_test_b2_on_release();
 80076b2:	f7fb fc57 	bl	8002f64 <motion_test_b2_on_release>
        break;
 80076b6:	e018      	b.n	80076ea <HAL_GPIO_EXTI_Callback+0xa2>
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1) == GPIO_PIN_RESET) {
 80076b8:	2102      	movs	r1, #2
 80076ba:	480e      	ldr	r0, [pc, #56]	@ (80076f4 <HAL_GPIO_EXTI_Callback+0xac>)
 80076bc:	f001 fd82 	bl	80091c4 <HAL_GPIO_ReadPin>
 80076c0:	4603      	mov	r3, r0
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d110      	bne.n	80076e8 <HAL_GPIO_EXTI_Callback+0xa0>
            safety_estop_assert();
 80076c6:	f7ff f989 	bl	80069dc <safety_estop_assert>
            motion_emergency_stop();
 80076ca:	f7ff f8e5 	bl	8006898 <motion_emergency_stop>
            HAL_TIM_Base_Stop_IT(&htim6);
 80076ce:	480a      	ldr	r0, [pc, #40]	@ (80076f8 <HAL_GPIO_EXTI_Callback+0xb0>)
 80076d0:	f005 fbc8 	bl	800ce64 <HAL_TIM_Base_Stop_IT>
            HAL_TIM_Base_Stop_IT(&htim7);
 80076d4:	4809      	ldr	r0, [pc, #36]	@ (80076fc <HAL_GPIO_EXTI_Callback+0xb4>)
 80076d6:	f005 fbc5 	bl	800ce64 <HAL_TIM_Base_Stop_IT>
            HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_1);
 80076da:	2100      	movs	r1, #0
 80076dc:	4808      	ldr	r0, [pc, #32]	@ (8007700 <HAL_GPIO_EXTI_Callback+0xb8>)
 80076de:	f005 ff05 	bl	800d4ec <HAL_TIM_PWM_Stop>
        break;
 80076e2:	e001      	b.n	80076e8 <HAL_GPIO_EXTI_Callback+0xa0>
        break;
 80076e4:	bf00      	nop
 80076e6:	e000      	b.n	80076ea <HAL_GPIO_EXTI_Callback+0xa2>
        break;
 80076e8:	bf00      	nop
    }
}
 80076ea:	bf00      	nop
 80076ec:	3708      	adds	r7, #8
 80076ee:	46bd      	mov	sp, r7
 80076f0:	bd80      	pop	{r7, pc}
 80076f2:	bf00      	nop
 80076f4:	48000800 	.word	0x48000800
 80076f8:	200031c8 	.word	0x200031c8
 80076fc:	20003214 	.word	0x20003214
 8007700:	20003260 	.word	0x20003260

08007704 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007704:	b580      	push	{r7, lr}
 8007706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
#if LOG_ENABLE
	log_event_ids(LOG_SVC_APP, LOG_STATE_ERROR, -1);
 8007708:	f04f 32ff 	mov.w	r2, #4294967295
 800770c:	2164      	movs	r1, #100	@ 0x64
 800770e:	2000      	movs	r0, #0
 8007710:	f7fb f942 	bl	8002998 <log_event_ids>
	log_event_names("app", "error", "Error_Handler");
 8007714:	4a04      	ldr	r2, [pc, #16]	@ (8007728 <Error_Handler+0x24>)
 8007716:	4905      	ldr	r1, [pc, #20]	@ (800772c <Error_Handler+0x28>)
 8007718:	4805      	ldr	r0, [pc, #20]	@ (8007730 <Error_Handler+0x2c>)
 800771a:	f7fb f951 	bl	80029c0 <log_event_names>
  __ASM volatile ("cpsid i" : : : "memory");
 800771e:	b672      	cpsid	i
}
 8007720:	bf00      	nop
#endif
	__disable_irq();
	while (1) {
 8007722:	bf00      	nop
 8007724:	e7fd      	b.n	8007722 <Error_Handler+0x1e>
 8007726:	bf00      	nop
 8007728:	080123e8 	.word	0x080123e8
 800772c:	080123f8 	.word	0x080123f8
 8007730:	08012400 	.word	0x08012400

08007734 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8007734:	b480      	push	{r7}
 8007736:	b083      	sub	sp, #12
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
 800773c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 800773e:	bf00      	nop
 8007740:	370c      	adds	r7, #12
 8007742:	46bd      	mov	sp, r7
 8007744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007748:	4770      	bx	lr
	...

0800774c <MX_SPI2_Init>:
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800774c:	b580      	push	{r7, lr}
 800774e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8007750:	4b18      	ldr	r3, [pc, #96]	@ (80077b4 <MX_SPI2_Init+0x68>)
 8007752:	4a19      	ldr	r2, [pc, #100]	@ (80077b8 <MX_SPI2_Init+0x6c>)
 8007754:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8007756:	4b17      	ldr	r3, [pc, #92]	@ (80077b4 <MX_SPI2_Init+0x68>)
 8007758:	2200      	movs	r2, #0
 800775a:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800775c:	4b15      	ldr	r3, [pc, #84]	@ (80077b4 <MX_SPI2_Init+0x68>)
 800775e:	2200      	movs	r2, #0
 8007760:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8007762:	4b14      	ldr	r3, [pc, #80]	@ (80077b4 <MX_SPI2_Init+0x68>)
 8007764:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8007768:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800776a:	4b12      	ldr	r3, [pc, #72]	@ (80077b4 <MX_SPI2_Init+0x68>)
 800776c:	2202      	movs	r2, #2
 800776e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8007770:	4b10      	ldr	r3, [pc, #64]	@ (80077b4 <MX_SPI2_Init+0x68>)
 8007772:	2201      	movs	r2, #1
 8007774:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 8007776:	4b0f      	ldr	r3, [pc, #60]	@ (80077b4 <MX_SPI2_Init+0x68>)
 8007778:	2200      	movs	r2, #0
 800777a:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800777c:	4b0d      	ldr	r3, [pc, #52]	@ (80077b4 <MX_SPI2_Init+0x68>)
 800777e:	2200      	movs	r2, #0
 8007780:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8007782:	4b0c      	ldr	r3, [pc, #48]	@ (80077b4 <MX_SPI2_Init+0x68>)
 8007784:	2200      	movs	r2, #0
 8007786:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007788:	4b0a      	ldr	r3, [pc, #40]	@ (80077b4 <MX_SPI2_Init+0x68>)
 800778a:	2200      	movs	r2, #0
 800778c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800778e:	4b09      	ldr	r3, [pc, #36]	@ (80077b4 <MX_SPI2_Init+0x68>)
 8007790:	2207      	movs	r2, #7
 8007792:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8007794:	4b07      	ldr	r3, [pc, #28]	@ (80077b4 <MX_SPI2_Init+0x68>)
 8007796:	2200      	movs	r2, #0
 8007798:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800779a:	4b06      	ldr	r3, [pc, #24]	@ (80077b4 <MX_SPI2_Init+0x68>)
 800779c:	2200      	movs	r2, #0
 800779e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80077a0:	4804      	ldr	r0, [pc, #16]	@ (80077b4 <MX_SPI2_Init+0x68>)
 80077a2:	f004 fa39 	bl	800bc18 <HAL_SPI_Init>
 80077a6:	4603      	mov	r3, r0
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d001      	beq.n	80077b0 <MX_SPI2_Init+0x64>
  {
    Error_Handler();
 80077ac:	f7ff ffaa 	bl	8007704 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80077b0:	bf00      	nop
 80077b2:	bd80      	pop	{r7, pc}
 80077b4:	20003038 	.word	0x20003038
 80077b8:	40003800 	.word	0x40003800

080077bc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b08a      	sub	sp, #40	@ 0x28
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80077c4:	f107 0314 	add.w	r3, r7, #20
 80077c8:	2200      	movs	r2, #0
 80077ca:	601a      	str	r2, [r3, #0]
 80077cc:	605a      	str	r2, [r3, #4]
 80077ce:	609a      	str	r2, [r3, #8]
 80077d0:	60da      	str	r2, [r3, #12]
 80077d2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	4a44      	ldr	r2, [pc, #272]	@ (80078ec <HAL_SPI_MspInit+0x130>)
 80077da:	4293      	cmp	r3, r2
 80077dc:	f040 8082 	bne.w	80078e4 <HAL_SPI_MspInit+0x128>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80077e0:	4b43      	ldr	r3, [pc, #268]	@ (80078f0 <HAL_SPI_MspInit+0x134>)
 80077e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077e4:	4a42      	ldr	r2, [pc, #264]	@ (80078f0 <HAL_SPI_MspInit+0x134>)
 80077e6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80077ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80077ec:	4b40      	ldr	r3, [pc, #256]	@ (80078f0 <HAL_SPI_MspInit+0x134>)
 80077ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80077f4:	613b      	str	r3, [r7, #16]
 80077f6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80077f8:	4b3d      	ldr	r3, [pc, #244]	@ (80078f0 <HAL_SPI_MspInit+0x134>)
 80077fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80077fc:	4a3c      	ldr	r2, [pc, #240]	@ (80078f0 <HAL_SPI_MspInit+0x134>)
 80077fe:	f043 0308 	orr.w	r3, r3, #8
 8007802:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007804:	4b3a      	ldr	r3, [pc, #232]	@ (80078f0 <HAL_SPI_MspInit+0x134>)
 8007806:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007808:	f003 0308 	and.w	r3, r3, #8
 800780c:	60fb      	str	r3, [r7, #12]
 800780e:	68fb      	ldr	r3, [r7, #12]
    PD0     ------> SPI2_NSS
    PD1     ------> SPI2_SCK
    PD3     ------> SPI2_MISO
    PD4     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4;
 8007810:	231b      	movs	r3, #27
 8007812:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007814:	2302      	movs	r3, #2
 8007816:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007818:	2300      	movs	r3, #0
 800781a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800781c:	2303      	movs	r3, #3
 800781e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007820:	2305      	movs	r3, #5
 8007822:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007824:	f107 0314 	add.w	r3, r7, #20
 8007828:	4619      	mov	r1, r3
 800782a:	4832      	ldr	r0, [pc, #200]	@ (80078f4 <HAL_SPI_MspInit+0x138>)
 800782c:	f001 fa3e 	bl	8008cac <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8007830:	4b31      	ldr	r3, [pc, #196]	@ (80078f8 <HAL_SPI_MspInit+0x13c>)
 8007832:	4a32      	ldr	r2, [pc, #200]	@ (80078fc <HAL_SPI_MspInit+0x140>)
 8007834:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_1;
 8007836:	4b30      	ldr	r3, [pc, #192]	@ (80078f8 <HAL_SPI_MspInit+0x13c>)
 8007838:	2201      	movs	r2, #1
 800783a:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800783c:	4b2e      	ldr	r3, [pc, #184]	@ (80078f8 <HAL_SPI_MspInit+0x13c>)
 800783e:	2200      	movs	r2, #0
 8007840:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007842:	4b2d      	ldr	r3, [pc, #180]	@ (80078f8 <HAL_SPI_MspInit+0x13c>)
 8007844:	2200      	movs	r2, #0
 8007846:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007848:	4b2b      	ldr	r3, [pc, #172]	@ (80078f8 <HAL_SPI_MspInit+0x13c>)
 800784a:	2280      	movs	r2, #128	@ 0x80
 800784c:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800784e:	4b2a      	ldr	r3, [pc, #168]	@ (80078f8 <HAL_SPI_MspInit+0x13c>)
 8007850:	2200      	movs	r2, #0
 8007852:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007854:	4b28      	ldr	r3, [pc, #160]	@ (80078f8 <HAL_SPI_MspInit+0x13c>)
 8007856:	2200      	movs	r2, #0
 8007858:	619a      	str	r2, [r3, #24]
    /* Ajuste: usar modo NORMAL para permitir reinício explícito por rodada */
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 800785a:	4b27      	ldr	r3, [pc, #156]	@ (80078f8 <HAL_SPI_MspInit+0x13c>)
 800785c:	2200      	movs	r2, #0
 800785e:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8007860:	4b25      	ldr	r3, [pc, #148]	@ (80078f8 <HAL_SPI_MspInit+0x13c>)
 8007862:	2200      	movs	r2, #0
 8007864:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8007866:	4824      	ldr	r0, [pc, #144]	@ (80078f8 <HAL_SPI_MspInit+0x13c>)
 8007868:	f000 feda 	bl	8008620 <HAL_DMA_Init>
 800786c:	4603      	mov	r3, r0
 800786e:	2b00      	cmp	r3, #0
 8007870:	d001      	beq.n	8007876 <HAL_SPI_MspInit+0xba>
    {
      Error_Handler();
 8007872:	f7ff ff47 	bl	8007704 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	4a1f      	ldr	r2, [pc, #124]	@ (80078f8 <HAL_SPI_MspInit+0x13c>)
 800787a:	659a      	str	r2, [r3, #88]	@ 0x58
 800787c:	4a1e      	ldr	r2, [pc, #120]	@ (80078f8 <HAL_SPI_MspInit+0x13c>)
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8007882:	4b1f      	ldr	r3, [pc, #124]	@ (8007900 <HAL_SPI_MspInit+0x144>)
 8007884:	4a1f      	ldr	r2, [pc, #124]	@ (8007904 <HAL_SPI_MspInit+0x148>)
 8007886:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_1;
 8007888:	4b1d      	ldr	r3, [pc, #116]	@ (8007900 <HAL_SPI_MspInit+0x144>)
 800788a:	2201      	movs	r2, #1
 800788c:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800788e:	4b1c      	ldr	r3, [pc, #112]	@ (8007900 <HAL_SPI_MspInit+0x144>)
 8007890:	2210      	movs	r2, #16
 8007892:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007894:	4b1a      	ldr	r3, [pc, #104]	@ (8007900 <HAL_SPI_MspInit+0x144>)
 8007896:	2200      	movs	r2, #0
 8007898:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800789a:	4b19      	ldr	r3, [pc, #100]	@ (8007900 <HAL_SPI_MspInit+0x144>)
 800789c:	2280      	movs	r2, #128	@ 0x80
 800789e:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80078a0:	4b17      	ldr	r3, [pc, #92]	@ (8007900 <HAL_SPI_MspInit+0x144>)
 80078a2:	2200      	movs	r2, #0
 80078a4:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80078a6:	4b16      	ldr	r3, [pc, #88]	@ (8007900 <HAL_SPI_MspInit+0x144>)
 80078a8:	2200      	movs	r2, #0
 80078aa:	619a      	str	r2, [r3, #24]
    /* Ajuste: usar modo NORMAL no TX para cargas de tamanho variável */
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 80078ac:	4b14      	ldr	r3, [pc, #80]	@ (8007900 <HAL_SPI_MspInit+0x144>)
 80078ae:	2200      	movs	r2, #0
 80078b0:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80078b2:	4b13      	ldr	r3, [pc, #76]	@ (8007900 <HAL_SPI_MspInit+0x144>)
 80078b4:	2200      	movs	r2, #0
 80078b6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80078b8:	4811      	ldr	r0, [pc, #68]	@ (8007900 <HAL_SPI_MspInit+0x144>)
 80078ba:	f000 feb1 	bl	8008620 <HAL_DMA_Init>
 80078be:	4603      	mov	r3, r0
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d001      	beq.n	80078c8 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 80078c4:	f7ff ff1e 	bl	8007704 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	4a0d      	ldr	r2, [pc, #52]	@ (8007900 <HAL_SPI_MspInit+0x144>)
 80078cc:	655a      	str	r2, [r3, #84]	@ 0x54
 80078ce:	4a0c      	ldr	r2, [pc, #48]	@ (8007900 <HAL_SPI_MspInit+0x144>)
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80078d4:	2200      	movs	r2, #0
 80078d6:	2100      	movs	r1, #0
 80078d8:	2024      	movs	r0, #36	@ 0x24
 80078da:	f000 fe51 	bl	8008580 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80078de:	2024      	movs	r0, #36	@ 0x24
 80078e0:	f000 fe7a 	bl	80085d8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80078e4:	bf00      	nop
 80078e6:	3728      	adds	r7, #40	@ 0x28
 80078e8:	46bd      	mov	sp, r7
 80078ea:	bd80      	pop	{r7, pc}
 80078ec:	40003800 	.word	0x40003800
 80078f0:	40021000 	.word	0x40021000
 80078f4:	48000c00 	.word	0x48000c00
 80078f8:	2000309c 	.word	0x2000309c
 80078fc:	40020044 	.word	0x40020044
 8007900:	200030e4 	.word	0x200030e4
 8007904:	40020058 	.word	0x40020058

08007908 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007908:	b480      	push	{r7}
 800790a:	b083      	sub	sp, #12
 800790c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800790e:	4b0f      	ldr	r3, [pc, #60]	@ (800794c <HAL_MspInit+0x44>)
 8007910:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007912:	4a0e      	ldr	r2, [pc, #56]	@ (800794c <HAL_MspInit+0x44>)
 8007914:	f043 0301 	orr.w	r3, r3, #1
 8007918:	6613      	str	r3, [r2, #96]	@ 0x60
 800791a:	4b0c      	ldr	r3, [pc, #48]	@ (800794c <HAL_MspInit+0x44>)
 800791c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800791e:	f003 0301 	and.w	r3, r3, #1
 8007922:	607b      	str	r3, [r7, #4]
 8007924:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007926:	4b09      	ldr	r3, [pc, #36]	@ (800794c <HAL_MspInit+0x44>)
 8007928:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800792a:	4a08      	ldr	r2, [pc, #32]	@ (800794c <HAL_MspInit+0x44>)
 800792c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007930:	6593      	str	r3, [r2, #88]	@ 0x58
 8007932:	4b06      	ldr	r3, [pc, #24]	@ (800794c <HAL_MspInit+0x44>)
 8007934:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007936:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800793a:	603b      	str	r3, [r7, #0]
 800793c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800793e:	bf00      	nop
 8007940:	370c      	adds	r7, #12
 8007942:	46bd      	mov	sp, r7
 8007944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007948:	4770      	bx	lr
 800794a:	bf00      	nop
 800794c:	40021000 	.word	0x40021000

08007950 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007950:	b480      	push	{r7}
 8007952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8007954:	bf00      	nop
 8007956:	e7fd      	b.n	8007954 <NMI_Handler+0x4>

08007958 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007958:	b480      	push	{r7}
 800795a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800795c:	bf00      	nop
 800795e:	e7fd      	b.n	800795c <HardFault_Handler+0x4>

08007960 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007960:	b480      	push	{r7}
 8007962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007964:	bf00      	nop
 8007966:	e7fd      	b.n	8007964 <MemManage_Handler+0x4>

08007968 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007968:	b480      	push	{r7}
 800796a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800796c:	bf00      	nop
 800796e:	e7fd      	b.n	800796c <BusFault_Handler+0x4>

08007970 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007970:	b480      	push	{r7}
 8007972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007974:	bf00      	nop
 8007976:	e7fd      	b.n	8007974 <UsageFault_Handler+0x4>

08007978 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007978:	b480      	push	{r7}
 800797a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800797c:	bf00      	nop
 800797e:	46bd      	mov	sp, r7
 8007980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007984:	4770      	bx	lr

08007986 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007986:	b480      	push	{r7}
 8007988:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800798a:	bf00      	nop
 800798c:	46bd      	mov	sp, r7
 800798e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007992:	4770      	bx	lr

08007994 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007994:	b480      	push	{r7}
 8007996:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007998:	bf00      	nop
 800799a:	46bd      	mov	sp, r7
 800799c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a0:	4770      	bx	lr

080079a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80079a2:	b580      	push	{r7, lr}
 80079a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80079a6:	f000 fcdb 	bl	8008360 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80079aa:	bf00      	nop
 80079ac:	bd80      	pop	{r7, pc}
	...

080079b0 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80079b0:	b580      	push	{r7, lr}
 80079b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80079b4:	4802      	ldr	r0, [pc, #8]	@ (80079c0 <DMA1_Channel4_IRQHandler+0x10>)
 80079b6:	f001 f89a 	bl	8008aee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80079ba:	bf00      	nop
 80079bc:	bd80      	pop	{r7, pc}
 80079be:	bf00      	nop
 80079c0:	2000309c 	.word	0x2000309c

080079c4 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80079c8:	4802      	ldr	r0, [pc, #8]	@ (80079d4 <DMA1_Channel5_IRQHandler+0x10>)
 80079ca:	f001 f890 	bl	8008aee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80079ce:	bf00      	nop
 80079d0:	bd80      	pop	{r7, pc}
 80079d2:	bf00      	nop
 80079d4:	200030e4 	.word	0x200030e4

080079d8 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80079dc:	4802      	ldr	r0, [pc, #8]	@ (80079e8 <SPI2_IRQHandler+0x10>)
 80079de:	f004 fcad 	bl	800c33c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80079e2:	bf00      	nop
 80079e4:	bd80      	pop	{r7, pc}
 80079e6:	bf00      	nop
 80079e8:	20003038 	.word	0x20003038

080079ec <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80079ec:	b580      	push	{r7, lr}
 80079ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80079f0:	4802      	ldr	r0, [pc, #8]	@ (80079fc <TIM6_DAC_IRQHandler+0x10>)
 80079f2:	f006 f92f 	bl	800dc54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80079f6:	bf00      	nop
 80079f8:	bd80      	pop	{r7, pc}
 80079fa:	bf00      	nop
 80079fc:	200031c8 	.word	0x200031c8

08007a00 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8007a04:	4802      	ldr	r0, [pc, #8]	@ (8007a10 <TIM7_IRQHandler+0x10>)
 8007a06:	f006 f925 	bl	800dc54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8007a0a:	bf00      	nop
 8007a0c:	bd80      	pop	{r7, pc}
 8007a0e:	bf00      	nop
 8007a10:	20003214 	.word	0x20003214

08007a14 <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt.
  */
void LPTIM1_IRQHandler(void)
{
 8007a14:	b580      	push	{r7, lr}
 8007a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 8007a18:	4802      	ldr	r0, [pc, #8]	@ (8007a24 <LPTIM1_IRQHandler+0x10>)
 8007a1a:	f001 ff1f 	bl	800985c <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 8007a1e:	bf00      	nop
 8007a20:	bd80      	pop	{r7, pc}
 8007a22:	bf00      	nop
 8007a24:	20002ff8 	.word	0x20002ff8

08007a28 <EXTI0_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI0_IRQHandler(void)
{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8007a2c:	2001      	movs	r0, #1
 8007a2e:	f001 fc37 	bl	80092a0 <HAL_GPIO_EXTI_IRQHandler>
}
 8007a32:	bf00      	nop
 8007a34:	bd80      	pop	{r7, pc}

08007a36 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8007a36:	b580      	push	{r7, lr}
 8007a38:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8007a3a:	2002      	movs	r0, #2
 8007a3c:	f001 fc30 	bl	80092a0 <HAL_GPIO_EXTI_IRQHandler>
}
 8007a40:	bf00      	nop
 8007a42:	bd80      	pop	{r7, pc}

08007a44 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8007a48:	2004      	movs	r0, #4
 8007a4a:	f001 fc29 	bl	80092a0 <HAL_GPIO_EXTI_IRQHandler>
}
 8007a4e:	bf00      	nop
 8007a50:	bd80      	pop	{r7, pc}

08007a52 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8007a52:	b580      	push	{r7, lr}
 8007a54:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8007a56:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8007a5a:	f001 fc21 	bl	80092a0 <HAL_GPIO_EXTI_IRQHandler>
}
 8007a5e:	bf00      	nop
 8007a60:	bd80      	pop	{r7, pc}

08007a62 <_read>:
	_kill(status, -1);
	while (1) {
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 8007a62:	b580      	push	{r7, lr}
 8007a64:	b086      	sub	sp, #24
 8007a66:	af00      	add	r7, sp, #0
 8007a68:	60f8      	str	r0, [r7, #12]
 8007a6a:	60b9      	str	r1, [r7, #8]
 8007a6c:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8007a6e:	2300      	movs	r3, #0
 8007a70:	617b      	str	r3, [r7, #20]
 8007a72:	e00a      	b.n	8007a8a <_read+0x28>
		*ptr++ = __io_getchar();
 8007a74:	f3af 8000 	nop.w
 8007a78:	4601      	mov	r1, r0
 8007a7a:	68bb      	ldr	r3, [r7, #8]
 8007a7c:	1c5a      	adds	r2, r3, #1
 8007a7e:	60ba      	str	r2, [r7, #8]
 8007a80:	b2ca      	uxtb	r2, r1
 8007a82:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8007a84:	697b      	ldr	r3, [r7, #20]
 8007a86:	3301      	adds	r3, #1
 8007a88:	617b      	str	r3, [r7, #20]
 8007a8a:	697a      	ldr	r2, [r7, #20]
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	429a      	cmp	r2, r3
 8007a90:	dbf0      	blt.n	8007a74 <_read+0x12>
	}

	return len;
 8007a92:	687b      	ldr	r3, [r7, #4]
}
 8007a94:	4618      	mov	r0, r3
 8007a96:	3718      	adds	r7, #24
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	bd80      	pop	{r7, pc}

08007a9c <_close>:
		__io_putchar(*ptr++);
	}
	return len;
}

int _close(int file) {
 8007a9c:	b480      	push	{r7}
 8007a9e:	b083      	sub	sp, #12
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
	(void) file;
	return -1;
 8007aa4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	370c      	adds	r7, #12
 8007aac:	46bd      	mov	sp, r7
 8007aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab2:	4770      	bx	lr

08007ab4 <_fstat>:

int _fstat(int file, struct stat *st) {
 8007ab4:	b480      	push	{r7}
 8007ab6:	b083      	sub	sp, #12
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	6078      	str	r0, [r7, #4]
 8007abc:	6039      	str	r1, [r7, #0]
	(void) file;
	st->st_mode = S_IFCHR;
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007ac4:	605a      	str	r2, [r3, #4]
	return 0;
 8007ac6:	2300      	movs	r3, #0
}
 8007ac8:	4618      	mov	r0, r3
 8007aca:	370c      	adds	r7, #12
 8007acc:	46bd      	mov	sp, r7
 8007ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad2:	4770      	bx	lr

08007ad4 <_isatty>:

int _isatty(int file) {
 8007ad4:	b480      	push	{r7}
 8007ad6:	b083      	sub	sp, #12
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
	(void) file;
	return 1;
 8007adc:	2301      	movs	r3, #1
}
 8007ade:	4618      	mov	r0, r3
 8007ae0:	370c      	adds	r7, #12
 8007ae2:	46bd      	mov	sp, r7
 8007ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae8:	4770      	bx	lr

08007aea <_lseek>:

int _lseek(int file, int ptr, int dir) {
 8007aea:	b480      	push	{r7}
 8007aec:	b085      	sub	sp, #20
 8007aee:	af00      	add	r7, sp, #0
 8007af0:	60f8      	str	r0, [r7, #12]
 8007af2:	60b9      	str	r1, [r7, #8]
 8007af4:	607a      	str	r2, [r7, #4]
	(void) file;
	(void) ptr;
	(void) dir;
	return 0;
 8007af6:	2300      	movs	r3, #0
}
 8007af8:	4618      	mov	r0, r3
 8007afa:	3714      	adds	r7, #20
 8007afc:	46bd      	mov	sp, r7
 8007afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b02:	4770      	bx	lr

08007b04 <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 8007b04:	b580      	push	{r7, lr}
 8007b06:	b086      	sub	sp, #24
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 8007b0c:	4a14      	ldr	r2, [pc, #80]	@ (8007b60 <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 8007b0e:	4b15      	ldr	r3, [pc, #84]	@ (8007b64 <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 8007b10:	1ad3      	subs	r3, r2, r3
 8007b12:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 8007b14:	697b      	ldr	r3, [r7, #20]
 8007b16:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 8007b18:	4b13      	ldr	r3, [pc, #76]	@ (8007b68 <_sbrk+0x64>)
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d102      	bne.n	8007b26 <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 8007b20:	4b11      	ldr	r3, [pc, #68]	@ (8007b68 <_sbrk+0x64>)
 8007b22:	4a12      	ldr	r2, [pc, #72]	@ (8007b6c <_sbrk+0x68>)
 8007b24:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 8007b26:	4b10      	ldr	r3, [pc, #64]	@ (8007b68 <_sbrk+0x64>)
 8007b28:	681a      	ldr	r2, [r3, #0]
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	4413      	add	r3, r2
 8007b2e:	693a      	ldr	r2, [r7, #16]
 8007b30:	429a      	cmp	r2, r3
 8007b32:	d207      	bcs.n	8007b44 <_sbrk+0x40>
		errno = ENOMEM;
 8007b34:	f009 fa48 	bl	8010fc8 <__errno>
 8007b38:	4603      	mov	r3, r0
 8007b3a:	220c      	movs	r2, #12
 8007b3c:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 8007b3e:	f04f 33ff 	mov.w	r3, #4294967295
 8007b42:	e009      	b.n	8007b58 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 8007b44:	4b08      	ldr	r3, [pc, #32]	@ (8007b68 <_sbrk+0x64>)
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 8007b4a:	4b07      	ldr	r3, [pc, #28]	@ (8007b68 <_sbrk+0x64>)
 8007b4c:	681a      	ldr	r2, [r3, #0]
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	4413      	add	r3, r2
 8007b52:	4a05      	ldr	r2, [pc, #20]	@ (8007b68 <_sbrk+0x64>)
 8007b54:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 8007b56:	68fb      	ldr	r3, [r7, #12]
}
 8007b58:	4618      	mov	r0, r3
 8007b5a:	3718      	adds	r7, #24
 8007b5c:	46bd      	mov	sp, r7
 8007b5e:	bd80      	pop	{r7, pc}
 8007b60:	20018000 	.word	0x20018000
 8007b64:	00000400 	.word	0x00000400
 8007b68:	2000312c 	.word	0x2000312c
 8007b6c:	20003488 	.word	0x20003488

08007b70 <SystemInit>:
/**
 * @brief  Setup the microcontroller system.
 * @retval None
 */

void SystemInit(void) {
 8007b70:	b480      	push	{r7}
 8007b72:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 20U) | (3UL << 22U)); /* set CP10 and CP11 Full Access */
 8007b74:	4b06      	ldr	r3, [pc, #24]	@ (8007b90 <SystemInit+0x20>)
 8007b76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b7a:	4a05      	ldr	r2, [pc, #20]	@ (8007b90 <SystemInit+0x20>)
 8007b7c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007b80:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8007b84:	bf00      	nop
 8007b86:	46bd      	mov	sp, r7
 8007b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8c:	4770      	bx	lr
 8007b8e:	bf00      	nop
 8007b90:	e000ed00 	.word	0xe000ed00

08007b94 <MX_TIM3_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim15;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b08c      	sub	sp, #48	@ 0x30
 8007b98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8007b9a:	f107 030c 	add.w	r3, r7, #12
 8007b9e:	2224      	movs	r2, #36	@ 0x24
 8007ba0:	2100      	movs	r1, #0
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	f009 f9b2 	bl	8010f0c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007ba8:	463b      	mov	r3, r7
 8007baa:	2200      	movs	r2, #0
 8007bac:	601a      	str	r2, [r3, #0]
 8007bae:	605a      	str	r2, [r3, #4]
 8007bb0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8007bb2:	4b21      	ldr	r3, [pc, #132]	@ (8007c38 <MX_TIM3_Init+0xa4>)
 8007bb4:	4a21      	ldr	r2, [pc, #132]	@ (8007c3c <MX_TIM3_Init+0xa8>)
 8007bb6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8007bb8:	4b1f      	ldr	r3, [pc, #124]	@ (8007c38 <MX_TIM3_Init+0xa4>)
 8007bba:	2200      	movs	r2, #0
 8007bbc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007bbe:	4b1e      	ldr	r3, [pc, #120]	@ (8007c38 <MX_TIM3_Init+0xa4>)
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8007bc4:	4b1c      	ldr	r3, [pc, #112]	@ (8007c38 <MX_TIM3_Init+0xa4>)
 8007bc6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007bca:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007bcc:	4b1a      	ldr	r3, [pc, #104]	@ (8007c38 <MX_TIM3_Init+0xa4>)
 8007bce:	2200      	movs	r2, #0
 8007bd0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007bd2:	4b19      	ldr	r3, [pc, #100]	@ (8007c38 <MX_TIM3_Init+0xa4>)
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8007bd8:	2301      	movs	r3, #1
 8007bda:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8007bdc:	2300      	movs	r3, #0
 8007bde:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8007be0:	2301      	movs	r3, #1
 8007be2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8007be4:	2300      	movs	r3, #0
 8007be6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8007be8:	2300      	movs	r3, #0
 8007bea:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8007bec:	2300      	movs	r3, #0
 8007bee:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8007bf0:	2301      	movs	r3, #1
 8007bf2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8007bfc:	f107 030c 	add.w	r3, r7, #12
 8007c00:	4619      	mov	r1, r3
 8007c02:	480d      	ldr	r0, [pc, #52]	@ (8007c38 <MX_TIM3_Init+0xa4>)
 8007c04:	f005 fda6 	bl	800d754 <HAL_TIM_Encoder_Init>
 8007c08:	4603      	mov	r3, r0
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d001      	beq.n	8007c12 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8007c0e:	f7ff fd79 	bl	8007704 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007c12:	2300      	movs	r3, #0
 8007c14:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007c16:	2300      	movs	r3, #0
 8007c18:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8007c1a:	463b      	mov	r3, r7
 8007c1c:	4619      	mov	r1, r3
 8007c1e:	4806      	ldr	r0, [pc, #24]	@ (8007c38 <MX_TIM3_Init+0xa4>)
 8007c20:	f007 fc7c 	bl	800f51c <HAL_TIMEx_MasterConfigSynchronization>
 8007c24:	4603      	mov	r3, r0
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d001      	beq.n	8007c2e <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8007c2a:	f7ff fd6b 	bl	8007704 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8007c2e:	bf00      	nop
 8007c30:	3730      	adds	r7, #48	@ 0x30
 8007c32:	46bd      	mov	sp, r7
 8007c34:	bd80      	pop	{r7, pc}
 8007c36:	bf00      	nop
 8007c38:	20003130 	.word	0x20003130
 8007c3c:	40000400 	.word	0x40000400

08007c40 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b08c      	sub	sp, #48	@ 0x30
 8007c44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8007c46:	f107 030c 	add.w	r3, r7, #12
 8007c4a:	2224      	movs	r2, #36	@ 0x24
 8007c4c:	2100      	movs	r1, #0
 8007c4e:	4618      	mov	r0, r3
 8007c50:	f009 f95c 	bl	8010f0c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007c54:	463b      	mov	r3, r7
 8007c56:	2200      	movs	r2, #0
 8007c58:	601a      	str	r2, [r3, #0]
 8007c5a:	605a      	str	r2, [r3, #4]
 8007c5c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8007c5e:	4b21      	ldr	r3, [pc, #132]	@ (8007ce4 <MX_TIM5_Init+0xa4>)
 8007c60:	4a21      	ldr	r2, [pc, #132]	@ (8007ce8 <MX_TIM5_Init+0xa8>)
 8007c62:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8007c64:	4b1f      	ldr	r3, [pc, #124]	@ (8007ce4 <MX_TIM5_Init+0xa4>)
 8007c66:	2200      	movs	r2, #0
 8007c68:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007c6a:	4b1e      	ldr	r3, [pc, #120]	@ (8007ce4 <MX_TIM5_Init+0xa4>)
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8007c70:	4b1c      	ldr	r3, [pc, #112]	@ (8007ce4 <MX_TIM5_Init+0xa4>)
 8007c72:	f04f 32ff 	mov.w	r2, #4294967295
 8007c76:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007c78:	4b1a      	ldr	r3, [pc, #104]	@ (8007ce4 <MX_TIM5_Init+0xa4>)
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007c7e:	4b19      	ldr	r3, [pc, #100]	@ (8007ce4 <MX_TIM5_Init+0xa4>)
 8007c80:	2200      	movs	r2, #0
 8007c82:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8007c84:	2301      	movs	r3, #1
 8007c86:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8007c88:	2300      	movs	r3, #0
 8007c8a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8007c8c:	2301      	movs	r3, #1
 8007c8e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8007c90:	2300      	movs	r3, #0
 8007c92:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8007c94:	2300      	movs	r3, #0
 8007c96:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8007c98:	2300      	movs	r3, #0
 8007c9a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8007c9c:	2301      	movs	r3, #1
 8007c9e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8007ca8:	f107 030c 	add.w	r3, r7, #12
 8007cac:	4619      	mov	r1, r3
 8007cae:	480d      	ldr	r0, [pc, #52]	@ (8007ce4 <MX_TIM5_Init+0xa4>)
 8007cb0:	f005 fd50 	bl	800d754 <HAL_TIM_Encoder_Init>
 8007cb4:	4603      	mov	r3, r0
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d001      	beq.n	8007cbe <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8007cba:	f7ff fd23 	bl	8007704 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8007cc6:	463b      	mov	r3, r7
 8007cc8:	4619      	mov	r1, r3
 8007cca:	4806      	ldr	r0, [pc, #24]	@ (8007ce4 <MX_TIM5_Init+0xa4>)
 8007ccc:	f007 fc26 	bl	800f51c <HAL_TIMEx_MasterConfigSynchronization>
 8007cd0:	4603      	mov	r3, r0
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d001      	beq.n	8007cda <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8007cd6:	f7ff fd15 	bl	8007704 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8007cda:	bf00      	nop
 8007cdc:	3730      	adds	r7, #48	@ 0x30
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	bd80      	pop	{r7, pc}
 8007ce2:	bf00      	nop
 8007ce4:	2000317c 	.word	0x2000317c
 8007ce8:	40000c00 	.word	0x40000c00

08007cec <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b084      	sub	sp, #16
 8007cf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007cf2:	1d3b      	adds	r3, r7, #4
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	601a      	str	r2, [r3, #0]
 8007cf8:	605a      	str	r2, [r3, #4]
 8007cfa:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8007cfc:	4b14      	ldr	r3, [pc, #80]	@ (8007d50 <MX_TIM6_Init+0x64>)
 8007cfe:	4a15      	ldr	r2, [pc, #84]	@ (8007d54 <MX_TIM6_Init+0x68>)
 8007d00:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 79;
 8007d02:	4b13      	ldr	r3, [pc, #76]	@ (8007d50 <MX_TIM6_Init+0x64>)
 8007d04:	224f      	movs	r2, #79	@ 0x4f
 8007d06:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007d08:	4b11      	ldr	r3, [pc, #68]	@ (8007d50 <MX_TIM6_Init+0x64>)
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 19;
 8007d0e:	4b10      	ldr	r3, [pc, #64]	@ (8007d50 <MX_TIM6_Init+0x64>)
 8007d10:	2213      	movs	r2, #19
 8007d12:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8007d14:	4b0e      	ldr	r3, [pc, #56]	@ (8007d50 <MX_TIM6_Init+0x64>)
 8007d16:	2280      	movs	r2, #128	@ 0x80
 8007d18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8007d1a:	480d      	ldr	r0, [pc, #52]	@ (8007d50 <MX_TIM6_Init+0x64>)
 8007d1c:	f004 fee4 	bl	800cae8 <HAL_TIM_Base_Init>
 8007d20:	4603      	mov	r3, r0
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d001      	beq.n	8007d2a <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8007d26:	f7ff fced 	bl	8007704 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8007d2a:	2320      	movs	r3, #32
 8007d2c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007d2e:	2300      	movs	r3, #0
 8007d30:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8007d32:	1d3b      	adds	r3, r7, #4
 8007d34:	4619      	mov	r1, r3
 8007d36:	4806      	ldr	r0, [pc, #24]	@ (8007d50 <MX_TIM6_Init+0x64>)
 8007d38:	f007 fbf0 	bl	800f51c <HAL_TIMEx_MasterConfigSynchronization>
 8007d3c:	4603      	mov	r3, r0
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d001      	beq.n	8007d46 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8007d42:	f7ff fcdf 	bl	8007704 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8007d46:	bf00      	nop
 8007d48:	3710      	adds	r7, #16
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	bd80      	pop	{r7, pc}
 8007d4e:	bf00      	nop
 8007d50:	200031c8 	.word	0x200031c8
 8007d54:	40001000 	.word	0x40001000

08007d58 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	b084      	sub	sp, #16
 8007d5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007d5e:	1d3b      	adds	r3, r7, #4
 8007d60:	2200      	movs	r2, #0
 8007d62:	601a      	str	r2, [r3, #0]
 8007d64:	605a      	str	r2, [r3, #4]
 8007d66:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8007d68:	4b14      	ldr	r3, [pc, #80]	@ (8007dbc <MX_TIM7_Init+0x64>)
 8007d6a:	4a15      	ldr	r2, [pc, #84]	@ (8007dc0 <MX_TIM7_Init+0x68>)
 8007d6c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 7999;
 8007d6e:	4b13      	ldr	r3, [pc, #76]	@ (8007dbc <MX_TIM7_Init+0x64>)
 8007d70:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8007d74:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007d76:	4b11      	ldr	r3, [pc, #68]	@ (8007dbc <MX_TIM7_Init+0x64>)
 8007d78:	2200      	movs	r2, #0
 8007d7a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9;
 8007d7c:	4b0f      	ldr	r3, [pc, #60]	@ (8007dbc <MX_TIM7_Init+0x64>)
 8007d7e:	2209      	movs	r2, #9
 8007d80:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8007d82:	4b0e      	ldr	r3, [pc, #56]	@ (8007dbc <MX_TIM7_Init+0x64>)
 8007d84:	2280      	movs	r2, #128	@ 0x80
 8007d86:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8007d88:	480c      	ldr	r0, [pc, #48]	@ (8007dbc <MX_TIM7_Init+0x64>)
 8007d8a:	f004 fead 	bl	800cae8 <HAL_TIM_Base_Init>
 8007d8e:	4603      	mov	r3, r0
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d001      	beq.n	8007d98 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8007d94:	f7ff fcb6 	bl	8007704 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007d98:	2300      	movs	r3, #0
 8007d9a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8007da0:	1d3b      	adds	r3, r7, #4
 8007da2:	4619      	mov	r1, r3
 8007da4:	4805      	ldr	r0, [pc, #20]	@ (8007dbc <MX_TIM7_Init+0x64>)
 8007da6:	f007 fbb9 	bl	800f51c <HAL_TIMEx_MasterConfigSynchronization>
 8007daa:	4603      	mov	r3, r0
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d001      	beq.n	8007db4 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8007db0:	f7ff fca8 	bl	8007704 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8007db4:	bf00      	nop
 8007db6:	3710      	adds	r7, #16
 8007db8:	46bd      	mov	sp, r7
 8007dba:	bd80      	pop	{r7, pc}
 8007dbc:	20003214 	.word	0x20003214
 8007dc0:	40001400 	.word	0x40001400

08007dc4 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b09a      	sub	sp, #104	@ 0x68
 8007dc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007dca:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8007dce:	2200      	movs	r2, #0
 8007dd0:	601a      	str	r2, [r3, #0]
 8007dd2:	605a      	str	r2, [r3, #4]
 8007dd4:	609a      	str	r2, [r3, #8]
 8007dd6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007dd8:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8007ddc:	2200      	movs	r2, #0
 8007dde:	601a      	str	r2, [r3, #0]
 8007de0:	605a      	str	r2, [r3, #4]
 8007de2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007de4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007de8:	2200      	movs	r2, #0
 8007dea:	601a      	str	r2, [r3, #0]
 8007dec:	605a      	str	r2, [r3, #4]
 8007dee:	609a      	str	r2, [r3, #8]
 8007df0:	60da      	str	r2, [r3, #12]
 8007df2:	611a      	str	r2, [r3, #16]
 8007df4:	615a      	str	r2, [r3, #20]
 8007df6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8007df8:	1d3b      	adds	r3, r7, #4
 8007dfa:	222c      	movs	r2, #44	@ 0x2c
 8007dfc:	2100      	movs	r1, #0
 8007dfe:	4618      	mov	r0, r3
 8007e00:	f009 f884 	bl	8010f0c <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8007e04:	4b3e      	ldr	r3, [pc, #248]	@ (8007f00 <MX_TIM15_Init+0x13c>)
 8007e06:	4a3f      	ldr	r2, [pc, #252]	@ (8007f04 <MX_TIM15_Init+0x140>)
 8007e08:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 8191;
 8007e0a:	4b3d      	ldr	r3, [pc, #244]	@ (8007f00 <MX_TIM15_Init+0x13c>)
 8007e0c:	f641 72ff 	movw	r2, #8191	@ 0x1fff
 8007e10:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007e12:	4b3b      	ldr	r3, [pc, #236]	@ (8007f00 <MX_TIM15_Init+0x13c>)
 8007e14:	2200      	movs	r2, #0
 8007e16:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 8007e18:	4b39      	ldr	r3, [pc, #228]	@ (8007f00 <MX_TIM15_Init+0x13c>)
 8007e1a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007e1e:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007e20:	4b37      	ldr	r3, [pc, #220]	@ (8007f00 <MX_TIM15_Init+0x13c>)
 8007e22:	2200      	movs	r2, #0
 8007e24:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8007e26:	4b36      	ldr	r3, [pc, #216]	@ (8007f00 <MX_TIM15_Init+0x13c>)
 8007e28:	2200      	movs	r2, #0
 8007e2a:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007e2c:	4b34      	ldr	r3, [pc, #208]	@ (8007f00 <MX_TIM15_Init+0x13c>)
 8007e2e:	2200      	movs	r2, #0
 8007e30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8007e32:	4833      	ldr	r0, [pc, #204]	@ (8007f00 <MX_TIM15_Init+0x13c>)
 8007e34:	f004 fe58 	bl	800cae8 <HAL_TIM_Base_Init>
 8007e38:	4603      	mov	r3, r0
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d001      	beq.n	8007e42 <MX_TIM15_Init+0x7e>
  {
    Error_Handler();
 8007e3e:	f7ff fc61 	bl	8007704 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007e42:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007e46:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8007e48:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8007e4c:	4619      	mov	r1, r3
 8007e4e:	482c      	ldr	r0, [pc, #176]	@ (8007f00 <MX_TIM15_Init+0x13c>)
 8007e50:	f006 fada 	bl	800e408 <HAL_TIM_ConfigClockSource>
 8007e54:	4603      	mov	r3, r0
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d001      	beq.n	8007e5e <MX_TIM15_Init+0x9a>
  {
    Error_Handler();
 8007e5a:	f7ff fc53 	bl	8007704 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8007e5e:	4828      	ldr	r0, [pc, #160]	@ (8007f00 <MX_TIM15_Init+0x13c>)
 8007e60:	f005 f880 	bl	800cf64 <HAL_TIM_PWM_Init>
 8007e64:	4603      	mov	r3, r0
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d001      	beq.n	8007e6e <MX_TIM15_Init+0xaa>
  {
    Error_Handler();
 8007e6a:	f7ff fc4b 	bl	8007704 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007e6e:	2300      	movs	r3, #0
 8007e70:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007e72:	2300      	movs	r3, #0
 8007e74:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8007e76:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8007e7a:	4619      	mov	r1, r3
 8007e7c:	4820      	ldr	r0, [pc, #128]	@ (8007f00 <MX_TIM15_Init+0x13c>)
 8007e7e:	f007 fb4d 	bl	800f51c <HAL_TIMEx_MasterConfigSynchronization>
 8007e82:	4603      	mov	r3, r0
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d001      	beq.n	8007e8c <MX_TIM15_Init+0xc8>
  {
    Error_Handler();
 8007e88:	f7ff fc3c 	bl	8007704 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007e8c:	2360      	movs	r3, #96	@ 0x60
 8007e8e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8007e90:	2300      	movs	r3, #0
 8007e92:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007e94:	2300      	movs	r3, #0
 8007e96:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8007e98:	2300      	movs	r3, #0
 8007e9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8007ea0:	2300      	movs	r3, #0
 8007ea2:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007ea8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007eac:	2200      	movs	r2, #0
 8007eae:	4619      	mov	r1, r3
 8007eb0:	4813      	ldr	r0, [pc, #76]	@ (8007f00 <MX_TIM15_Init+0x13c>)
 8007eb2:	f005 ffd7 	bl	800de64 <HAL_TIM_PWM_ConfigChannel>
 8007eb6:	4603      	mov	r3, r0
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d001      	beq.n	8007ec0 <MX_TIM15_Init+0xfc>
  {
    Error_Handler();
 8007ebc:	f7ff fc22 	bl	8007704 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8007ec8:	2300      	movs	r3, #0
 8007eca:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8007ecc:	2300      	movs	r3, #0
 8007ece:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8007ed4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007ed8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8007eda:	2300      	movs	r3, #0
 8007edc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8007ede:	1d3b      	adds	r3, r7, #4
 8007ee0:	4619      	mov	r1, r3
 8007ee2:	4807      	ldr	r0, [pc, #28]	@ (8007f00 <MX_TIM15_Init+0x13c>)
 8007ee4:	f007 fc70 	bl	800f7c8 <HAL_TIMEx_ConfigBreakDeadTime>
 8007ee8:	4603      	mov	r3, r0
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d001      	beq.n	8007ef2 <MX_TIM15_Init+0x12e>
  {
    Error_Handler();
 8007eee:	f7ff fc09 	bl	8007704 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8007ef2:	4803      	ldr	r0, [pc, #12]	@ (8007f00 <MX_TIM15_Init+0x13c>)
 8007ef4:	f000 f8d2 	bl	800809c <HAL_TIM_MspPostInit>

}
 8007ef8:	bf00      	nop
 8007efa:	3768      	adds	r7, #104	@ 0x68
 8007efc:	46bd      	mov	sp, r7
 8007efe:	bd80      	pop	{r7, pc}
 8007f00:	20003260 	.word	0x20003260
 8007f04:	40014000 	.word	0x40014000

08007f08 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b08c      	sub	sp, #48	@ 0x30
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007f10:	f107 031c 	add.w	r3, r7, #28
 8007f14:	2200      	movs	r2, #0
 8007f16:	601a      	str	r2, [r3, #0]
 8007f18:	605a      	str	r2, [r3, #4]
 8007f1a:	609a      	str	r2, [r3, #8]
 8007f1c:	60da      	str	r2, [r3, #12]
 8007f1e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	4a2f      	ldr	r2, [pc, #188]	@ (8007fe4 <HAL_TIM_Encoder_MspInit+0xdc>)
 8007f26:	4293      	cmp	r3, r2
 8007f28:	d129      	bne.n	8007f7e <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8007f2a:	4b2f      	ldr	r3, [pc, #188]	@ (8007fe8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007f2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f2e:	4a2e      	ldr	r2, [pc, #184]	@ (8007fe8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007f30:	f043 0302 	orr.w	r3, r3, #2
 8007f34:	6593      	str	r3, [r2, #88]	@ 0x58
 8007f36:	4b2c      	ldr	r3, [pc, #176]	@ (8007fe8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007f38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f3a:	f003 0302 	and.w	r3, r3, #2
 8007f3e:	61bb      	str	r3, [r7, #24]
 8007f40:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007f42:	4b29      	ldr	r3, [pc, #164]	@ (8007fe8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007f44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f46:	4a28      	ldr	r2, [pc, #160]	@ (8007fe8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007f48:	f043 0301 	orr.w	r3, r3, #1
 8007f4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007f4e:	4b26      	ldr	r3, [pc, #152]	@ (8007fe8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007f50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f52:	f003 0301 	and.w	r3, r3, #1
 8007f56:	617b      	str	r3, [r7, #20]
 8007f58:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8007f5a:	23c0      	movs	r3, #192	@ 0xc0
 8007f5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f5e:	2302      	movs	r3, #2
 8007f60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f62:	2300      	movs	r3, #0
 8007f64:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007f66:	2300      	movs	r3, #0
 8007f68:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8007f6a:	2302      	movs	r3, #2
 8007f6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007f6e:	f107 031c 	add.w	r3, r7, #28
 8007f72:	4619      	mov	r1, r3
 8007f74:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007f78:	f000 fe98 	bl	8008cac <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8007f7c:	e02d      	b.n	8007fda <HAL_TIM_Encoder_MspInit+0xd2>
  else if(tim_encoderHandle->Instance==TIM5)
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	4a1a      	ldr	r2, [pc, #104]	@ (8007fec <HAL_TIM_Encoder_MspInit+0xe4>)
 8007f84:	4293      	cmp	r3, r2
 8007f86:	d128      	bne.n	8007fda <HAL_TIM_Encoder_MspInit+0xd2>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8007f88:	4b17      	ldr	r3, [pc, #92]	@ (8007fe8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007f8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f8c:	4a16      	ldr	r2, [pc, #88]	@ (8007fe8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007f8e:	f043 0308 	orr.w	r3, r3, #8
 8007f92:	6593      	str	r3, [r2, #88]	@ 0x58
 8007f94:	4b14      	ldr	r3, [pc, #80]	@ (8007fe8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007f96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f98:	f003 0308 	and.w	r3, r3, #8
 8007f9c:	613b      	str	r3, [r7, #16]
 8007f9e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007fa0:	4b11      	ldr	r3, [pc, #68]	@ (8007fe8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007fa2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007fa4:	4a10      	ldr	r2, [pc, #64]	@ (8007fe8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007fa6:	f043 0301 	orr.w	r3, r3, #1
 8007faa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007fac:	4b0e      	ldr	r3, [pc, #56]	@ (8007fe8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007fae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007fb0:	f003 0301 	and.w	r3, r3, #1
 8007fb4:	60fb      	str	r3, [r7, #12]
 8007fb6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8007fb8:	2303      	movs	r3, #3
 8007fba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007fbc:	2302      	movs	r3, #2
 8007fbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8007fc8:	2302      	movs	r3, #2
 8007fca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007fcc:	f107 031c 	add.w	r3, r7, #28
 8007fd0:	4619      	mov	r1, r3
 8007fd2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007fd6:	f000 fe69 	bl	8008cac <HAL_GPIO_Init>
}
 8007fda:	bf00      	nop
 8007fdc:	3730      	adds	r7, #48	@ 0x30
 8007fde:	46bd      	mov	sp, r7
 8007fe0:	bd80      	pop	{r7, pc}
 8007fe2:	bf00      	nop
 8007fe4:	40000400 	.word	0x40000400
 8007fe8:	40021000 	.word	0x40021000
 8007fec:	40000c00 	.word	0x40000c00

08007ff0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b086      	sub	sp, #24
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	4a23      	ldr	r2, [pc, #140]	@ (800808c <HAL_TIM_Base_MspInit+0x9c>)
 8007ffe:	4293      	cmp	r3, r2
 8008000:	d114      	bne.n	800802c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8008002:	4b23      	ldr	r3, [pc, #140]	@ (8008090 <HAL_TIM_Base_MspInit+0xa0>)
 8008004:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008006:	4a22      	ldr	r2, [pc, #136]	@ (8008090 <HAL_TIM_Base_MspInit+0xa0>)
 8008008:	f043 0310 	orr.w	r3, r3, #16
 800800c:	6593      	str	r3, [r2, #88]	@ 0x58
 800800e:	4b20      	ldr	r3, [pc, #128]	@ (8008090 <HAL_TIM_Base_MspInit+0xa0>)
 8008010:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008012:	f003 0310 	and.w	r3, r3, #16
 8008016:	617b      	str	r3, [r7, #20]
 8008018:	697b      	ldr	r3, [r7, #20]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800801a:	2200      	movs	r2, #0
 800801c:	2100      	movs	r1, #0
 800801e:	2036      	movs	r0, #54	@ 0x36
 8008020:	f000 faae 	bl	8008580 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8008024:	2036      	movs	r0, #54	@ 0x36
 8008026:	f000 fad7 	bl	80085d8 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 800802a:	e02a      	b.n	8008082 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM7)
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	4a18      	ldr	r2, [pc, #96]	@ (8008094 <HAL_TIM_Base_MspInit+0xa4>)
 8008032:	4293      	cmp	r3, r2
 8008034:	d114      	bne.n	8008060 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8008036:	4b16      	ldr	r3, [pc, #88]	@ (8008090 <HAL_TIM_Base_MspInit+0xa0>)
 8008038:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800803a:	4a15      	ldr	r2, [pc, #84]	@ (8008090 <HAL_TIM_Base_MspInit+0xa0>)
 800803c:	f043 0320 	orr.w	r3, r3, #32
 8008040:	6593      	str	r3, [r2, #88]	@ 0x58
 8008042:	4b13      	ldr	r3, [pc, #76]	@ (8008090 <HAL_TIM_Base_MspInit+0xa0>)
 8008044:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008046:	f003 0320 	and.w	r3, r3, #32
 800804a:	613b      	str	r3, [r7, #16]
 800804c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800804e:	2200      	movs	r2, #0
 8008050:	2100      	movs	r1, #0
 8008052:	2037      	movs	r0, #55	@ 0x37
 8008054:	f000 fa94 	bl	8008580 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8008058:	2037      	movs	r0, #55	@ 0x37
 800805a:	f000 fabd 	bl	80085d8 <HAL_NVIC_EnableIRQ>
}
 800805e:	e010      	b.n	8008082 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM15)
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	4a0c      	ldr	r2, [pc, #48]	@ (8008098 <HAL_TIM_Base_MspInit+0xa8>)
 8008066:	4293      	cmp	r3, r2
 8008068:	d10b      	bne.n	8008082 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM15_CLK_ENABLE();
 800806a:	4b09      	ldr	r3, [pc, #36]	@ (8008090 <HAL_TIM_Base_MspInit+0xa0>)
 800806c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800806e:	4a08      	ldr	r2, [pc, #32]	@ (8008090 <HAL_TIM_Base_MspInit+0xa0>)
 8008070:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008074:	6613      	str	r3, [r2, #96]	@ 0x60
 8008076:	4b06      	ldr	r3, [pc, #24]	@ (8008090 <HAL_TIM_Base_MspInit+0xa0>)
 8008078:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800807a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800807e:	60fb      	str	r3, [r7, #12]
 8008080:	68fb      	ldr	r3, [r7, #12]
}
 8008082:	bf00      	nop
 8008084:	3718      	adds	r7, #24
 8008086:	46bd      	mov	sp, r7
 8008088:	bd80      	pop	{r7, pc}
 800808a:	bf00      	nop
 800808c:	40001000 	.word	0x40001000
 8008090:	40021000 	.word	0x40021000
 8008094:	40001400 	.word	0x40001400
 8008098:	40014000 	.word	0x40014000

0800809c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800809c:	b580      	push	{r7, lr}
 800809e:	b08a      	sub	sp, #40	@ 0x28
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80080a4:	f107 0314 	add.w	r3, r7, #20
 80080a8:	2200      	movs	r2, #0
 80080aa:	601a      	str	r2, [r3, #0]
 80080ac:	605a      	str	r2, [r3, #4]
 80080ae:	609a      	str	r2, [r3, #8]
 80080b0:	60da      	str	r2, [r3, #12]
 80080b2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM15)
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	4a20      	ldr	r2, [pc, #128]	@ (800813c <HAL_TIM_MspPostInit+0xa0>)
 80080ba:	4293      	cmp	r3, r2
 80080bc:	d139      	bne.n	8008132 <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM15_MspPostInit 0 */

  /* USER CODE END TIM15_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80080be:	4b20      	ldr	r3, [pc, #128]	@ (8008140 <HAL_TIM_MspPostInit+0xa4>)
 80080c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080c2:	4a1f      	ldr	r2, [pc, #124]	@ (8008140 <HAL_TIM_MspPostInit+0xa4>)
 80080c4:	f043 0301 	orr.w	r3, r3, #1
 80080c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80080ca:	4b1d      	ldr	r3, [pc, #116]	@ (8008140 <HAL_TIM_MspPostInit+0xa4>)
 80080cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080ce:	f003 0301 	and.w	r3, r3, #1
 80080d2:	613b      	str	r3, [r7, #16]
 80080d4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80080d6:	4b1a      	ldr	r3, [pc, #104]	@ (8008140 <HAL_TIM_MspPostInit+0xa4>)
 80080d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080da:	4a19      	ldr	r2, [pc, #100]	@ (8008140 <HAL_TIM_MspPostInit+0xa4>)
 80080dc:	f043 0302 	orr.w	r3, r3, #2
 80080e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80080e2:	4b17      	ldr	r3, [pc, #92]	@ (8008140 <HAL_TIM_MspPostInit+0xa4>)
 80080e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080e6:	f003 0302 	and.w	r3, r3, #2
 80080ea:	60fb      	str	r3, [r7, #12]
 80080ec:	68fb      	ldr	r3, [r7, #12]
    /**TIM15 GPIO Configuration
    PA2     ------> TIM15_CH1
    PB13     ------> TIM15_CH1N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80080ee:	2304      	movs	r3, #4
 80080f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80080f2:	2302      	movs	r3, #2
 80080f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80080f6:	2300      	movs	r3, #0
 80080f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80080fa:	2300      	movs	r3, #0
 80080fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 80080fe:	230e      	movs	r3, #14
 8008100:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008102:	f107 0314 	add.w	r3, r7, #20
 8008106:	4619      	mov	r1, r3
 8008108:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800810c:	f000 fdce 	bl	8008cac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8008110:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008114:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008116:	2302      	movs	r3, #2
 8008118:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800811a:	2300      	movs	r3, #0
 800811c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800811e:	2300      	movs	r3, #0
 8008120:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8008122:	230e      	movs	r3, #14
 8008124:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008126:	f107 0314 	add.w	r3, r7, #20
 800812a:	4619      	mov	r1, r3
 800812c:	4805      	ldr	r0, [pc, #20]	@ (8008144 <HAL_TIM_MspPostInit+0xa8>)
 800812e:	f000 fdbd 	bl	8008cac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8008132:	bf00      	nop
 8008134:	3728      	adds	r7, #40	@ 0x28
 8008136:	46bd      	mov	sp, r7
 8008138:	bd80      	pop	{r7, pc}
 800813a:	bf00      	nop
 800813c:	40014000 	.word	0x40014000
 8008140:	40021000 	.word	0x40021000
 8008144:	48000400 	.word	0x48000400

08008148 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8008148:	b580      	push	{r7, lr}
 800814a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800814c:	4b14      	ldr	r3, [pc, #80]	@ (80081a0 <MX_USART1_UART_Init+0x58>)
 800814e:	4a15      	ldr	r2, [pc, #84]	@ (80081a4 <MX_USART1_UART_Init+0x5c>)
 8008150:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8008152:	4b13      	ldr	r3, [pc, #76]	@ (80081a0 <MX_USART1_UART_Init+0x58>)
 8008154:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8008158:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800815a:	4b11      	ldr	r3, [pc, #68]	@ (80081a0 <MX_USART1_UART_Init+0x58>)
 800815c:	2200      	movs	r2, #0
 800815e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8008160:	4b0f      	ldr	r3, [pc, #60]	@ (80081a0 <MX_USART1_UART_Init+0x58>)
 8008162:	2200      	movs	r2, #0
 8008164:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8008166:	4b0e      	ldr	r3, [pc, #56]	@ (80081a0 <MX_USART1_UART_Init+0x58>)
 8008168:	2200      	movs	r2, #0
 800816a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800816c:	4b0c      	ldr	r3, [pc, #48]	@ (80081a0 <MX_USART1_UART_Init+0x58>)
 800816e:	220c      	movs	r2, #12
 8008170:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008172:	4b0b      	ldr	r3, [pc, #44]	@ (80081a0 <MX_USART1_UART_Init+0x58>)
 8008174:	2200      	movs	r2, #0
 8008176:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8008178:	4b09      	ldr	r3, [pc, #36]	@ (80081a0 <MX_USART1_UART_Init+0x58>)
 800817a:	2200      	movs	r2, #0
 800817c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800817e:	4b08      	ldr	r3, [pc, #32]	@ (80081a0 <MX_USART1_UART_Init+0x58>)
 8008180:	2200      	movs	r2, #0
 8008182:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8008184:	4b06      	ldr	r3, [pc, #24]	@ (80081a0 <MX_USART1_UART_Init+0x58>)
 8008186:	2200      	movs	r2, #0
 8008188:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800818a:	4805      	ldr	r0, [pc, #20]	@ (80081a0 <MX_USART1_UART_Init+0x58>)
 800818c:	f007 fc72 	bl	800fa74 <HAL_UART_Init>
 8008190:	4603      	mov	r3, r0
 8008192:	2b00      	cmp	r3, #0
 8008194:	d001      	beq.n	800819a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8008196:	f7ff fab5 	bl	8007704 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800819a:	bf00      	nop
 800819c:	bd80      	pop	{r7, pc}
 800819e:	bf00      	nop
 80081a0:	200032ac 	.word	0x200032ac
 80081a4:	40013800 	.word	0x40013800

080081a8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b0ac      	sub	sp, #176	@ 0xb0
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80081b0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80081b4:	2200      	movs	r2, #0
 80081b6:	601a      	str	r2, [r3, #0]
 80081b8:	605a      	str	r2, [r3, #4]
 80081ba:	609a      	str	r2, [r3, #8]
 80081bc:	60da      	str	r2, [r3, #12]
 80081be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80081c0:	f107 0314 	add.w	r3, r7, #20
 80081c4:	2288      	movs	r2, #136	@ 0x88
 80081c6:	2100      	movs	r1, #0
 80081c8:	4618      	mov	r0, r3
 80081ca:	f008 fe9f 	bl	8010f0c <memset>
  if(uartHandle->Instance==USART1)
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	4a21      	ldr	r2, [pc, #132]	@ (8008258 <HAL_UART_MspInit+0xb0>)
 80081d4:	4293      	cmp	r3, r2
 80081d6:	d13a      	bne.n	800824e <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80081d8:	2301      	movs	r3, #1
 80081da:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80081dc:	2300      	movs	r3, #0
 80081de:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80081e0:	f107 0314 	add.w	r3, r7, #20
 80081e4:	4618      	mov	r0, r3
 80081e6:	f002 fd8f 	bl	800ad08 <HAL_RCCEx_PeriphCLKConfig>
 80081ea:	4603      	mov	r3, r0
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d001      	beq.n	80081f4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80081f0:	f7ff fa88 	bl	8007704 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80081f4:	4b19      	ldr	r3, [pc, #100]	@ (800825c <HAL_UART_MspInit+0xb4>)
 80081f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80081f8:	4a18      	ldr	r2, [pc, #96]	@ (800825c <HAL_UART_MspInit+0xb4>)
 80081fa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80081fe:	6613      	str	r3, [r2, #96]	@ 0x60
 8008200:	4b16      	ldr	r3, [pc, #88]	@ (800825c <HAL_UART_MspInit+0xb4>)
 8008202:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008204:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008208:	613b      	str	r3, [r7, #16]
 800820a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800820c:	4b13      	ldr	r3, [pc, #76]	@ (800825c <HAL_UART_MspInit+0xb4>)
 800820e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008210:	4a12      	ldr	r2, [pc, #72]	@ (800825c <HAL_UART_MspInit+0xb4>)
 8008212:	f043 0302 	orr.w	r3, r3, #2
 8008216:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008218:	4b10      	ldr	r3, [pc, #64]	@ (800825c <HAL_UART_MspInit+0xb4>)
 800821a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800821c:	f003 0302 	and.w	r3, r3, #2
 8008220:	60fb      	str	r3, [r7, #12]
 8008222:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8008224:	23c0      	movs	r3, #192	@ 0xc0
 8008226:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800822a:	2302      	movs	r3, #2
 800822c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008230:	2300      	movs	r3, #0
 8008232:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008236:	2303      	movs	r3, #3
 8008238:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800823c:	2307      	movs	r3, #7
 800823e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008242:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8008246:	4619      	mov	r1, r3
 8008248:	4805      	ldr	r0, [pc, #20]	@ (8008260 <HAL_UART_MspInit+0xb8>)
 800824a:	f000 fd2f 	bl	8008cac <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800824e:	bf00      	nop
 8008250:	37b0      	adds	r7, #176	@ 0xb0
 8008252:	46bd      	mov	sp, r7
 8008254:	bd80      	pop	{r7, pc}
 8008256:	bf00      	nop
 8008258:	40013800 	.word	0x40013800
 800825c:	40021000 	.word	0x40021000
 8008260:	48000400 	.word	0x48000400

08008264 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8008264:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800829c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8008268:	f7ff fc82 	bl	8007b70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800826c:	480c      	ldr	r0, [pc, #48]	@ (80082a0 <LoopForever+0x6>)
  ldr r1, =_edata
 800826e:	490d      	ldr	r1, [pc, #52]	@ (80082a4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8008270:	4a0d      	ldr	r2, [pc, #52]	@ (80082a8 <LoopForever+0xe>)
  movs r3, #0
 8008272:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008274:	e002      	b.n	800827c <LoopCopyDataInit>

08008276 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008276:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008278:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800827a:	3304      	adds	r3, #4

0800827c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800827c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800827e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008280:	d3f9      	bcc.n	8008276 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008282:	4a0a      	ldr	r2, [pc, #40]	@ (80082ac <LoopForever+0x12>)
  ldr r4, =_ebss
 8008284:	4c0a      	ldr	r4, [pc, #40]	@ (80082b0 <LoopForever+0x16>)
  movs r3, #0
 8008286:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008288:	e001      	b.n	800828e <LoopFillZerobss>

0800828a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800828a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800828c:	3204      	adds	r2, #4

0800828e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800828e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008290:	d3fb      	bcc.n	800828a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8008292:	f008 fe9f 	bl	8010fd4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8008296:	f7ff f91f 	bl	80074d8 <main>

0800829a <LoopForever>:

LoopForever:
    b LoopForever
 800829a:	e7fe      	b.n	800829a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800829c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80082a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80082a4:	200000c8 	.word	0x200000c8
  ldr r2, =_sidata
 80082a8:	0801278c 	.word	0x0801278c
  ldr r2, =_sbss
 80082ac:	200000c8 	.word	0x200000c8
  ldr r4, =_ebss
 80082b0:	20003484 	.word	0x20003484

080082b4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80082b4:	e7fe      	b.n	80082b4 <ADC1_2_IRQHandler>

080082b6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80082b6:	b580      	push	{r7, lr}
 80082b8:	b082      	sub	sp, #8
 80082ba:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80082bc:	2300      	movs	r3, #0
 80082be:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80082c0:	2003      	movs	r0, #3
 80082c2:	f000 f93d 	bl	8008540 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80082c6:	200f      	movs	r0, #15
 80082c8:	f000 f80e 	bl	80082e8 <HAL_InitTick>
 80082cc:	4603      	mov	r3, r0
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d002      	beq.n	80082d8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80082d2:	2301      	movs	r3, #1
 80082d4:	71fb      	strb	r3, [r7, #7]
 80082d6:	e001      	b.n	80082dc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80082d8:	f7ff fb16 	bl	8007908 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80082dc:	79fb      	ldrb	r3, [r7, #7]
}
 80082de:	4618      	mov	r0, r3
 80082e0:	3708      	adds	r7, #8
 80082e2:	46bd      	mov	sp, r7
 80082e4:	bd80      	pop	{r7, pc}
	...

080082e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80082e8:	b580      	push	{r7, lr}
 80082ea:	b084      	sub	sp, #16
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80082f0:	2300      	movs	r3, #0
 80082f2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80082f4:	4b17      	ldr	r3, [pc, #92]	@ (8008354 <HAL_InitTick+0x6c>)
 80082f6:	781b      	ldrb	r3, [r3, #0]
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d023      	beq.n	8008344 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80082fc:	4b16      	ldr	r3, [pc, #88]	@ (8008358 <HAL_InitTick+0x70>)
 80082fe:	681a      	ldr	r2, [r3, #0]
 8008300:	4b14      	ldr	r3, [pc, #80]	@ (8008354 <HAL_InitTick+0x6c>)
 8008302:	781b      	ldrb	r3, [r3, #0]
 8008304:	4619      	mov	r1, r3
 8008306:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800830a:	fbb3 f3f1 	udiv	r3, r3, r1
 800830e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008312:	4618      	mov	r0, r3
 8008314:	f000 f978 	bl	8008608 <HAL_SYSTICK_Config>
 8008318:	4603      	mov	r3, r0
 800831a:	2b00      	cmp	r3, #0
 800831c:	d10f      	bne.n	800833e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2b0f      	cmp	r3, #15
 8008322:	d809      	bhi.n	8008338 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008324:	2200      	movs	r2, #0
 8008326:	6879      	ldr	r1, [r7, #4]
 8008328:	f04f 30ff 	mov.w	r0, #4294967295
 800832c:	f000 f928 	bl	8008580 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8008330:	4a0a      	ldr	r2, [pc, #40]	@ (800835c <HAL_InitTick+0x74>)
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	6013      	str	r3, [r2, #0]
 8008336:	e007      	b.n	8008348 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8008338:	2301      	movs	r3, #1
 800833a:	73fb      	strb	r3, [r7, #15]
 800833c:	e004      	b.n	8008348 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800833e:	2301      	movs	r3, #1
 8008340:	73fb      	strb	r3, [r7, #15]
 8008342:	e001      	b.n	8008348 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8008344:	2301      	movs	r3, #1
 8008346:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8008348:	7bfb      	ldrb	r3, [r7, #15]
}
 800834a:	4618      	mov	r0, r3
 800834c:	3710      	adds	r7, #16
 800834e:	46bd      	mov	sp, r7
 8008350:	bd80      	pop	{r7, pc}
 8008352:	bf00      	nop
 8008354:	20000068 	.word	0x20000068
 8008358:	20000060 	.word	0x20000060
 800835c:	20000064 	.word	0x20000064

08008360 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008360:	b480      	push	{r7}
 8008362:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8008364:	4b06      	ldr	r3, [pc, #24]	@ (8008380 <HAL_IncTick+0x20>)
 8008366:	781b      	ldrb	r3, [r3, #0]
 8008368:	461a      	mov	r2, r3
 800836a:	4b06      	ldr	r3, [pc, #24]	@ (8008384 <HAL_IncTick+0x24>)
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	4413      	add	r3, r2
 8008370:	4a04      	ldr	r2, [pc, #16]	@ (8008384 <HAL_IncTick+0x24>)
 8008372:	6013      	str	r3, [r2, #0]
}
 8008374:	bf00      	nop
 8008376:	46bd      	mov	sp, r7
 8008378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837c:	4770      	bx	lr
 800837e:	bf00      	nop
 8008380:	20000068 	.word	0x20000068
 8008384:	20003334 	.word	0x20003334

08008388 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008388:	b480      	push	{r7}
 800838a:	af00      	add	r7, sp, #0
  return uwTick;
 800838c:	4b03      	ldr	r3, [pc, #12]	@ (800839c <HAL_GetTick+0x14>)
 800838e:	681b      	ldr	r3, [r3, #0]
}
 8008390:	4618      	mov	r0, r3
 8008392:	46bd      	mov	sp, r7
 8008394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008398:	4770      	bx	lr
 800839a:	bf00      	nop
 800839c:	20003334 	.word	0x20003334

080083a0 <__NVIC_SetPriorityGrouping>:
{
 80083a0:	b480      	push	{r7}
 80083a2:	b085      	sub	sp, #20
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	f003 0307 	and.w	r3, r3, #7
 80083ae:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80083b0:	4b0c      	ldr	r3, [pc, #48]	@ (80083e4 <__NVIC_SetPriorityGrouping+0x44>)
 80083b2:	68db      	ldr	r3, [r3, #12]
 80083b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80083b6:	68ba      	ldr	r2, [r7, #8]
 80083b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80083bc:	4013      	ands	r3, r2
 80083be:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80083c4:	68bb      	ldr	r3, [r7, #8]
 80083c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80083c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80083cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80083d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80083d2:	4a04      	ldr	r2, [pc, #16]	@ (80083e4 <__NVIC_SetPriorityGrouping+0x44>)
 80083d4:	68bb      	ldr	r3, [r7, #8]
 80083d6:	60d3      	str	r3, [r2, #12]
}
 80083d8:	bf00      	nop
 80083da:	3714      	adds	r7, #20
 80083dc:	46bd      	mov	sp, r7
 80083de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e2:	4770      	bx	lr
 80083e4:	e000ed00 	.word	0xe000ed00

080083e8 <__NVIC_GetPriorityGrouping>:
{
 80083e8:	b480      	push	{r7}
 80083ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80083ec:	4b04      	ldr	r3, [pc, #16]	@ (8008400 <__NVIC_GetPriorityGrouping+0x18>)
 80083ee:	68db      	ldr	r3, [r3, #12]
 80083f0:	0a1b      	lsrs	r3, r3, #8
 80083f2:	f003 0307 	and.w	r3, r3, #7
}
 80083f6:	4618      	mov	r0, r3
 80083f8:	46bd      	mov	sp, r7
 80083fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fe:	4770      	bx	lr
 8008400:	e000ed00 	.word	0xe000ed00

08008404 <__NVIC_EnableIRQ>:
{
 8008404:	b480      	push	{r7}
 8008406:	b083      	sub	sp, #12
 8008408:	af00      	add	r7, sp, #0
 800840a:	4603      	mov	r3, r0
 800840c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800840e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008412:	2b00      	cmp	r3, #0
 8008414:	db0b      	blt.n	800842e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008416:	79fb      	ldrb	r3, [r7, #7]
 8008418:	f003 021f 	and.w	r2, r3, #31
 800841c:	4907      	ldr	r1, [pc, #28]	@ (800843c <__NVIC_EnableIRQ+0x38>)
 800841e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008422:	095b      	lsrs	r3, r3, #5
 8008424:	2001      	movs	r0, #1
 8008426:	fa00 f202 	lsl.w	r2, r0, r2
 800842a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800842e:	bf00      	nop
 8008430:	370c      	adds	r7, #12
 8008432:	46bd      	mov	sp, r7
 8008434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008438:	4770      	bx	lr
 800843a:	bf00      	nop
 800843c:	e000e100 	.word	0xe000e100

08008440 <__NVIC_SetPriority>:
{
 8008440:	b480      	push	{r7}
 8008442:	b083      	sub	sp, #12
 8008444:	af00      	add	r7, sp, #0
 8008446:	4603      	mov	r3, r0
 8008448:	6039      	str	r1, [r7, #0]
 800844a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800844c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008450:	2b00      	cmp	r3, #0
 8008452:	db0a      	blt.n	800846a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008454:	683b      	ldr	r3, [r7, #0]
 8008456:	b2da      	uxtb	r2, r3
 8008458:	490c      	ldr	r1, [pc, #48]	@ (800848c <__NVIC_SetPriority+0x4c>)
 800845a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800845e:	0112      	lsls	r2, r2, #4
 8008460:	b2d2      	uxtb	r2, r2
 8008462:	440b      	add	r3, r1
 8008464:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008468:	e00a      	b.n	8008480 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800846a:	683b      	ldr	r3, [r7, #0]
 800846c:	b2da      	uxtb	r2, r3
 800846e:	4908      	ldr	r1, [pc, #32]	@ (8008490 <__NVIC_SetPriority+0x50>)
 8008470:	79fb      	ldrb	r3, [r7, #7]
 8008472:	f003 030f 	and.w	r3, r3, #15
 8008476:	3b04      	subs	r3, #4
 8008478:	0112      	lsls	r2, r2, #4
 800847a:	b2d2      	uxtb	r2, r2
 800847c:	440b      	add	r3, r1
 800847e:	761a      	strb	r2, [r3, #24]
}
 8008480:	bf00      	nop
 8008482:	370c      	adds	r7, #12
 8008484:	46bd      	mov	sp, r7
 8008486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848a:	4770      	bx	lr
 800848c:	e000e100 	.word	0xe000e100
 8008490:	e000ed00 	.word	0xe000ed00

08008494 <NVIC_EncodePriority>:
{
 8008494:	b480      	push	{r7}
 8008496:	b089      	sub	sp, #36	@ 0x24
 8008498:	af00      	add	r7, sp, #0
 800849a:	60f8      	str	r0, [r7, #12]
 800849c:	60b9      	str	r1, [r7, #8]
 800849e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	f003 0307 	and.w	r3, r3, #7
 80084a6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80084a8:	69fb      	ldr	r3, [r7, #28]
 80084aa:	f1c3 0307 	rsb	r3, r3, #7
 80084ae:	2b04      	cmp	r3, #4
 80084b0:	bf28      	it	cs
 80084b2:	2304      	movcs	r3, #4
 80084b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80084b6:	69fb      	ldr	r3, [r7, #28]
 80084b8:	3304      	adds	r3, #4
 80084ba:	2b06      	cmp	r3, #6
 80084bc:	d902      	bls.n	80084c4 <NVIC_EncodePriority+0x30>
 80084be:	69fb      	ldr	r3, [r7, #28]
 80084c0:	3b03      	subs	r3, #3
 80084c2:	e000      	b.n	80084c6 <NVIC_EncodePriority+0x32>
 80084c4:	2300      	movs	r3, #0
 80084c6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80084c8:	f04f 32ff 	mov.w	r2, #4294967295
 80084cc:	69bb      	ldr	r3, [r7, #24]
 80084ce:	fa02 f303 	lsl.w	r3, r2, r3
 80084d2:	43da      	mvns	r2, r3
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	401a      	ands	r2, r3
 80084d8:	697b      	ldr	r3, [r7, #20]
 80084da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80084dc:	f04f 31ff 	mov.w	r1, #4294967295
 80084e0:	697b      	ldr	r3, [r7, #20]
 80084e2:	fa01 f303 	lsl.w	r3, r1, r3
 80084e6:	43d9      	mvns	r1, r3
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80084ec:	4313      	orrs	r3, r2
}
 80084ee:	4618      	mov	r0, r3
 80084f0:	3724      	adds	r7, #36	@ 0x24
 80084f2:	46bd      	mov	sp, r7
 80084f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f8:	4770      	bx	lr
	...

080084fc <SysTick_Config>:
{
 80084fc:	b580      	push	{r7, lr}
 80084fe:	b082      	sub	sp, #8
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	3b01      	subs	r3, #1
 8008508:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800850c:	d301      	bcc.n	8008512 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800850e:	2301      	movs	r3, #1
 8008510:	e00f      	b.n	8008532 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008512:	4a0a      	ldr	r2, [pc, #40]	@ (800853c <SysTick_Config+0x40>)
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	3b01      	subs	r3, #1
 8008518:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800851a:	210f      	movs	r1, #15
 800851c:	f04f 30ff 	mov.w	r0, #4294967295
 8008520:	f7ff ff8e 	bl	8008440 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008524:	4b05      	ldr	r3, [pc, #20]	@ (800853c <SysTick_Config+0x40>)
 8008526:	2200      	movs	r2, #0
 8008528:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800852a:	4b04      	ldr	r3, [pc, #16]	@ (800853c <SysTick_Config+0x40>)
 800852c:	2207      	movs	r2, #7
 800852e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8008530:	2300      	movs	r3, #0
}
 8008532:	4618      	mov	r0, r3
 8008534:	3708      	adds	r7, #8
 8008536:	46bd      	mov	sp, r7
 8008538:	bd80      	pop	{r7, pc}
 800853a:	bf00      	nop
 800853c:	e000e010 	.word	0xe000e010

08008540 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008540:	b580      	push	{r7, lr}
 8008542:	b082      	sub	sp, #8
 8008544:	af00      	add	r7, sp, #0
 8008546:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2b07      	cmp	r3, #7
 800854c:	d00f      	beq.n	800856e <HAL_NVIC_SetPriorityGrouping+0x2e>
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	2b06      	cmp	r3, #6
 8008552:	d00c      	beq.n	800856e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	2b05      	cmp	r3, #5
 8008558:	d009      	beq.n	800856e <HAL_NVIC_SetPriorityGrouping+0x2e>
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	2b04      	cmp	r3, #4
 800855e:	d006      	beq.n	800856e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	2b03      	cmp	r3, #3
 8008564:	d003      	beq.n	800856e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8008566:	21a6      	movs	r1, #166	@ 0xa6
 8008568:	4804      	ldr	r0, [pc, #16]	@ (800857c <HAL_NVIC_SetPriorityGrouping+0x3c>)
 800856a:	f7ff f8e3 	bl	8007734 <assert_failed>

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800856e:	6878      	ldr	r0, [r7, #4]
 8008570:	f7ff ff16 	bl	80083a0 <__NVIC_SetPriorityGrouping>
}
 8008574:	bf00      	nop
 8008576:	3708      	adds	r7, #8
 8008578:	46bd      	mov	sp, r7
 800857a:	bd80      	pop	{r7, pc}
 800857c:	08012404 	.word	0x08012404

08008580 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008580:	b580      	push	{r7, lr}
 8008582:	b086      	sub	sp, #24
 8008584:	af00      	add	r7, sp, #0
 8008586:	4603      	mov	r3, r0
 8008588:	60b9      	str	r1, [r7, #8]
 800858a:	607a      	str	r2, [r7, #4]
 800858c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800858e:	2300      	movs	r3, #0
 8008590:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	2b0f      	cmp	r3, #15
 8008596:	d903      	bls.n	80085a0 <HAL_NVIC_SetPriority+0x20>
 8008598:	21be      	movs	r1, #190	@ 0xbe
 800859a:	480e      	ldr	r0, [pc, #56]	@ (80085d4 <HAL_NVIC_SetPriority+0x54>)
 800859c:	f7ff f8ca 	bl	8007734 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80085a0:	68bb      	ldr	r3, [r7, #8]
 80085a2:	2b0f      	cmp	r3, #15
 80085a4:	d903      	bls.n	80085ae <HAL_NVIC_SetPriority+0x2e>
 80085a6:	21bf      	movs	r1, #191	@ 0xbf
 80085a8:	480a      	ldr	r0, [pc, #40]	@ (80085d4 <HAL_NVIC_SetPriority+0x54>)
 80085aa:	f7ff f8c3 	bl	8007734 <assert_failed>

  prioritygroup = NVIC_GetPriorityGrouping();
 80085ae:	f7ff ff1b 	bl	80083e8 <__NVIC_GetPriorityGrouping>
 80085b2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80085b4:	687a      	ldr	r2, [r7, #4]
 80085b6:	68b9      	ldr	r1, [r7, #8]
 80085b8:	6978      	ldr	r0, [r7, #20]
 80085ba:	f7ff ff6b 	bl	8008494 <NVIC_EncodePriority>
 80085be:	4602      	mov	r2, r0
 80085c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80085c4:	4611      	mov	r1, r2
 80085c6:	4618      	mov	r0, r3
 80085c8:	f7ff ff3a 	bl	8008440 <__NVIC_SetPriority>
}
 80085cc:	bf00      	nop
 80085ce:	3718      	adds	r7, #24
 80085d0:	46bd      	mov	sp, r7
 80085d2:	bd80      	pop	{r7, pc}
 80085d4:	08012404 	.word	0x08012404

080085d8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b082      	sub	sp, #8
 80085dc:	af00      	add	r7, sp, #0
 80085de:	4603      	mov	r3, r0
 80085e0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80085e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	da03      	bge.n	80085f2 <HAL_NVIC_EnableIRQ+0x1a>
 80085ea:	21d2      	movs	r1, #210	@ 0xd2
 80085ec:	4805      	ldr	r0, [pc, #20]	@ (8008604 <HAL_NVIC_EnableIRQ+0x2c>)
 80085ee:	f7ff f8a1 	bl	8007734 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80085f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80085f6:	4618      	mov	r0, r3
 80085f8:	f7ff ff04 	bl	8008404 <__NVIC_EnableIRQ>
}
 80085fc:	bf00      	nop
 80085fe:	3708      	adds	r7, #8
 8008600:	46bd      	mov	sp, r7
 8008602:	bd80      	pop	{r7, pc}
 8008604:	08012404 	.word	0x08012404

08008608 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008608:	b580      	push	{r7, lr}
 800860a:	b082      	sub	sp, #8
 800860c:	af00      	add	r7, sp, #0
 800860e:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008610:	6878      	ldr	r0, [r7, #4]
 8008612:	f7ff ff73 	bl	80084fc <SysTick_Config>
 8008616:	4603      	mov	r3, r0
}
 8008618:	4618      	mov	r0, r3
 800861a:	3708      	adds	r7, #8
 800861c:	46bd      	mov	sp, r7
 800861e:	bd80      	pop	{r7, pc}

08008620 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b084      	sub	sp, #16
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	2b00      	cmp	r3, #0
 800862c:	d101      	bne.n	8008632 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800862e:	2301      	movs	r3, #1
 8008630:	e19d      	b.n	800896e <HAL_DMA_Init+0x34e>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	4a79      	ldr	r2, [pc, #484]	@ (800881c <HAL_DMA_Init+0x1fc>)
 8008638:	4293      	cmp	r3, r2
 800863a:	d044      	beq.n	80086c6 <HAL_DMA_Init+0xa6>
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	4a77      	ldr	r2, [pc, #476]	@ (8008820 <HAL_DMA_Init+0x200>)
 8008642:	4293      	cmp	r3, r2
 8008644:	d03f      	beq.n	80086c6 <HAL_DMA_Init+0xa6>
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	4a76      	ldr	r2, [pc, #472]	@ (8008824 <HAL_DMA_Init+0x204>)
 800864c:	4293      	cmp	r3, r2
 800864e:	d03a      	beq.n	80086c6 <HAL_DMA_Init+0xa6>
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	4a74      	ldr	r2, [pc, #464]	@ (8008828 <HAL_DMA_Init+0x208>)
 8008656:	4293      	cmp	r3, r2
 8008658:	d035      	beq.n	80086c6 <HAL_DMA_Init+0xa6>
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	4a73      	ldr	r2, [pc, #460]	@ (800882c <HAL_DMA_Init+0x20c>)
 8008660:	4293      	cmp	r3, r2
 8008662:	d030      	beq.n	80086c6 <HAL_DMA_Init+0xa6>
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	4a71      	ldr	r2, [pc, #452]	@ (8008830 <HAL_DMA_Init+0x210>)
 800866a:	4293      	cmp	r3, r2
 800866c:	d02b      	beq.n	80086c6 <HAL_DMA_Init+0xa6>
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	4a70      	ldr	r2, [pc, #448]	@ (8008834 <HAL_DMA_Init+0x214>)
 8008674:	4293      	cmp	r3, r2
 8008676:	d026      	beq.n	80086c6 <HAL_DMA_Init+0xa6>
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	4a6e      	ldr	r2, [pc, #440]	@ (8008838 <HAL_DMA_Init+0x218>)
 800867e:	4293      	cmp	r3, r2
 8008680:	d021      	beq.n	80086c6 <HAL_DMA_Init+0xa6>
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	4a6d      	ldr	r2, [pc, #436]	@ (800883c <HAL_DMA_Init+0x21c>)
 8008688:	4293      	cmp	r3, r2
 800868a:	d01c      	beq.n	80086c6 <HAL_DMA_Init+0xa6>
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	4a6b      	ldr	r2, [pc, #428]	@ (8008840 <HAL_DMA_Init+0x220>)
 8008692:	4293      	cmp	r3, r2
 8008694:	d017      	beq.n	80086c6 <HAL_DMA_Init+0xa6>
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	4a6a      	ldr	r2, [pc, #424]	@ (8008844 <HAL_DMA_Init+0x224>)
 800869c:	4293      	cmp	r3, r2
 800869e:	d012      	beq.n	80086c6 <HAL_DMA_Init+0xa6>
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	4a68      	ldr	r2, [pc, #416]	@ (8008848 <HAL_DMA_Init+0x228>)
 80086a6:	4293      	cmp	r3, r2
 80086a8:	d00d      	beq.n	80086c6 <HAL_DMA_Init+0xa6>
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	4a67      	ldr	r2, [pc, #412]	@ (800884c <HAL_DMA_Init+0x22c>)
 80086b0:	4293      	cmp	r3, r2
 80086b2:	d008      	beq.n	80086c6 <HAL_DMA_Init+0xa6>
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	4a65      	ldr	r2, [pc, #404]	@ (8008850 <HAL_DMA_Init+0x230>)
 80086ba:	4293      	cmp	r3, r2
 80086bc:	d003      	beq.n	80086c6 <HAL_DMA_Init+0xa6>
 80086be:	21a5      	movs	r1, #165	@ 0xa5
 80086c0:	4864      	ldr	r0, [pc, #400]	@ (8008854 <HAL_DMA_Init+0x234>)
 80086c2:	f7ff f837 	bl	8007734 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	689b      	ldr	r3, [r3, #8]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d00c      	beq.n	80086e8 <HAL_DMA_Init+0xc8>
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	689b      	ldr	r3, [r3, #8]
 80086d2:	2b10      	cmp	r3, #16
 80086d4:	d008      	beq.n	80086e8 <HAL_DMA_Init+0xc8>
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	689b      	ldr	r3, [r3, #8]
 80086da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80086de:	d003      	beq.n	80086e8 <HAL_DMA_Init+0xc8>
 80086e0:	21a6      	movs	r1, #166	@ 0xa6
 80086e2:	485c      	ldr	r0, [pc, #368]	@ (8008854 <HAL_DMA_Init+0x234>)
 80086e4:	f7ff f826 	bl	8007734 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	68db      	ldr	r3, [r3, #12]
 80086ec:	2b40      	cmp	r3, #64	@ 0x40
 80086ee:	d007      	beq.n	8008700 <HAL_DMA_Init+0xe0>
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	68db      	ldr	r3, [r3, #12]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d003      	beq.n	8008700 <HAL_DMA_Init+0xe0>
 80086f8:	21a7      	movs	r1, #167	@ 0xa7
 80086fa:	4856      	ldr	r0, [pc, #344]	@ (8008854 <HAL_DMA_Init+0x234>)
 80086fc:	f7ff f81a 	bl	8007734 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	691b      	ldr	r3, [r3, #16]
 8008704:	2b80      	cmp	r3, #128	@ 0x80
 8008706:	d007      	beq.n	8008718 <HAL_DMA_Init+0xf8>
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	691b      	ldr	r3, [r3, #16]
 800870c:	2b00      	cmp	r3, #0
 800870e:	d003      	beq.n	8008718 <HAL_DMA_Init+0xf8>
 8008710:	21a8      	movs	r1, #168	@ 0xa8
 8008712:	4850      	ldr	r0, [pc, #320]	@ (8008854 <HAL_DMA_Init+0x234>)
 8008714:	f7ff f80e 	bl	8007734 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	695b      	ldr	r3, [r3, #20]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d00d      	beq.n	800873c <HAL_DMA_Init+0x11c>
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	695b      	ldr	r3, [r3, #20]
 8008724:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008728:	d008      	beq.n	800873c <HAL_DMA_Init+0x11c>
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	695b      	ldr	r3, [r3, #20]
 800872e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008732:	d003      	beq.n	800873c <HAL_DMA_Init+0x11c>
 8008734:	21a9      	movs	r1, #169	@ 0xa9
 8008736:	4847      	ldr	r0, [pc, #284]	@ (8008854 <HAL_DMA_Init+0x234>)
 8008738:	f7fe fffc 	bl	8007734 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	699b      	ldr	r3, [r3, #24]
 8008740:	2b00      	cmp	r3, #0
 8008742:	d00d      	beq.n	8008760 <HAL_DMA_Init+0x140>
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	699b      	ldr	r3, [r3, #24]
 8008748:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800874c:	d008      	beq.n	8008760 <HAL_DMA_Init+0x140>
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	699b      	ldr	r3, [r3, #24]
 8008752:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008756:	d003      	beq.n	8008760 <HAL_DMA_Init+0x140>
 8008758:	21aa      	movs	r1, #170	@ 0xaa
 800875a:	483e      	ldr	r0, [pc, #248]	@ (8008854 <HAL_DMA_Init+0x234>)
 800875c:	f7fe ffea 	bl	8007734 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	69db      	ldr	r3, [r3, #28]
 8008764:	2b00      	cmp	r3, #0
 8008766:	d007      	beq.n	8008778 <HAL_DMA_Init+0x158>
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	69db      	ldr	r3, [r3, #28]
 800876c:	2b20      	cmp	r3, #32
 800876e:	d003      	beq.n	8008778 <HAL_DMA_Init+0x158>
 8008770:	21ab      	movs	r1, #171	@ 0xab
 8008772:	4838      	ldr	r0, [pc, #224]	@ (8008854 <HAL_DMA_Init+0x234>)
 8008774:	f7fe ffde 	bl	8007734 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	6a1b      	ldr	r3, [r3, #32]
 800877c:	2b00      	cmp	r3, #0
 800877e:	d012      	beq.n	80087a6 <HAL_DMA_Init+0x186>
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	6a1b      	ldr	r3, [r3, #32]
 8008784:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008788:	d00d      	beq.n	80087a6 <HAL_DMA_Init+0x186>
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	6a1b      	ldr	r3, [r3, #32]
 800878e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008792:	d008      	beq.n	80087a6 <HAL_DMA_Init+0x186>
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	6a1b      	ldr	r3, [r3, #32]
 8008798:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800879c:	d003      	beq.n	80087a6 <HAL_DMA_Init+0x186>
 800879e:	21ac      	movs	r1, #172	@ 0xac
 80087a0:	482c      	ldr	r0, [pc, #176]	@ (8008854 <HAL_DMA_Init+0x234>)
 80087a2:	f7fe ffc7 	bl	8007734 <assert_failed>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	685b      	ldr	r3, [r3, #4]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d01f      	beq.n	80087ee <HAL_DMA_Init+0x1ce>
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	685b      	ldr	r3, [r3, #4]
 80087b2:	2b01      	cmp	r3, #1
 80087b4:	d01b      	beq.n	80087ee <HAL_DMA_Init+0x1ce>
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	685b      	ldr	r3, [r3, #4]
 80087ba:	2b02      	cmp	r3, #2
 80087bc:	d017      	beq.n	80087ee <HAL_DMA_Init+0x1ce>
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	685b      	ldr	r3, [r3, #4]
 80087c2:	2b03      	cmp	r3, #3
 80087c4:	d013      	beq.n	80087ee <HAL_DMA_Init+0x1ce>
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	685b      	ldr	r3, [r3, #4]
 80087ca:	2b04      	cmp	r3, #4
 80087cc:	d00f      	beq.n	80087ee <HAL_DMA_Init+0x1ce>
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	685b      	ldr	r3, [r3, #4]
 80087d2:	2b05      	cmp	r3, #5
 80087d4:	d00b      	beq.n	80087ee <HAL_DMA_Init+0x1ce>
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	685b      	ldr	r3, [r3, #4]
 80087da:	2b06      	cmp	r3, #6
 80087dc:	d007      	beq.n	80087ee <HAL_DMA_Init+0x1ce>
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	685b      	ldr	r3, [r3, #4]
 80087e2:	2b07      	cmp	r3, #7
 80087e4:	d003      	beq.n	80087ee <HAL_DMA_Init+0x1ce>
 80087e6:	21ae      	movs	r1, #174	@ 0xae
 80087e8:	481a      	ldr	r0, [pc, #104]	@ (8008854 <HAL_DMA_Init+0x234>)
 80087ea:	f7fe ffa3 	bl	8007734 <assert_failed>

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	461a      	mov	r2, r3
 80087f4:	4b18      	ldr	r3, [pc, #96]	@ (8008858 <HAL_DMA_Init+0x238>)
 80087f6:	429a      	cmp	r2, r3
 80087f8:	d836      	bhi.n	8008868 <HAL_DMA_Init+0x248>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	461a      	mov	r2, r3
 8008800:	4b16      	ldr	r3, [pc, #88]	@ (800885c <HAL_DMA_Init+0x23c>)
 8008802:	4413      	add	r3, r2
 8008804:	4a16      	ldr	r2, [pc, #88]	@ (8008860 <HAL_DMA_Init+0x240>)
 8008806:	fba2 2303 	umull	r2, r3, r2, r3
 800880a:	091b      	lsrs	r3, r3, #4
 800880c:	009a      	lsls	r2, r3, #2
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	4a13      	ldr	r2, [pc, #76]	@ (8008864 <HAL_DMA_Init+0x244>)
 8008816:	641a      	str	r2, [r3, #64]	@ 0x40
 8008818:	e035      	b.n	8008886 <HAL_DMA_Init+0x266>
 800881a:	bf00      	nop
 800881c:	40020008 	.word	0x40020008
 8008820:	4002001c 	.word	0x4002001c
 8008824:	40020030 	.word	0x40020030
 8008828:	40020044 	.word	0x40020044
 800882c:	40020058 	.word	0x40020058
 8008830:	4002006c 	.word	0x4002006c
 8008834:	40020080 	.word	0x40020080
 8008838:	40020408 	.word	0x40020408
 800883c:	4002041c 	.word	0x4002041c
 8008840:	40020430 	.word	0x40020430
 8008844:	40020444 	.word	0x40020444
 8008848:	40020458 	.word	0x40020458
 800884c:	4002046c 	.word	0x4002046c
 8008850:	40020480 	.word	0x40020480
 8008854:	08012440 	.word	0x08012440
 8008858:	40020407 	.word	0x40020407
 800885c:	bffdfff8 	.word	0xbffdfff8
 8008860:	cccccccd 	.word	0xcccccccd
 8008864:	40020000 	.word	0x40020000
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	461a      	mov	r2, r3
 800886e:	4b42      	ldr	r3, [pc, #264]	@ (8008978 <HAL_DMA_Init+0x358>)
 8008870:	4413      	add	r3, r2
 8008872:	4a42      	ldr	r2, [pc, #264]	@ (800897c <HAL_DMA_Init+0x35c>)
 8008874:	fba2 2303 	umull	r2, r3, r2, r3
 8008878:	091b      	lsrs	r3, r3, #4
 800887a:	009a      	lsls	r2, r3, #2
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	4a3f      	ldr	r2, [pc, #252]	@ (8008980 <HAL_DMA_Init+0x360>)
 8008884:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	2202      	movs	r2, #2
 800888a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800889c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088a0:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80088aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	691b      	ldr	r3, [r3, #16]
 80088b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80088b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	699b      	ldr	r3, [r3, #24]
 80088bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80088c2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	6a1b      	ldr	r3, [r3, #32]
 80088c8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80088ca:	68fa      	ldr	r2, [r7, #12]
 80088cc:	4313      	orrs	r3, r2
 80088ce:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	68fa      	ldr	r2, [r7, #12]
 80088d6:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	689b      	ldr	r3, [r3, #8]
 80088dc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80088e0:	d039      	beq.n	8008956 <HAL_DMA_Init+0x336>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088e6:	4a27      	ldr	r2, [pc, #156]	@ (8008984 <HAL_DMA_Init+0x364>)
 80088e8:	4293      	cmp	r3, r2
 80088ea:	d11a      	bne.n	8008922 <HAL_DMA_Init+0x302>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80088ec:	4b26      	ldr	r3, [pc, #152]	@ (8008988 <HAL_DMA_Init+0x368>)
 80088ee:	681a      	ldr	r2, [r3, #0]
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088f4:	f003 031c 	and.w	r3, r3, #28
 80088f8:	210f      	movs	r1, #15
 80088fa:	fa01 f303 	lsl.w	r3, r1, r3
 80088fe:	43db      	mvns	r3, r3
 8008900:	4921      	ldr	r1, [pc, #132]	@ (8008988 <HAL_DMA_Init+0x368>)
 8008902:	4013      	ands	r3, r2
 8008904:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8008906:	4b20      	ldr	r3, [pc, #128]	@ (8008988 <HAL_DMA_Init+0x368>)
 8008908:	681a      	ldr	r2, [r3, #0]
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	6859      	ldr	r1, [r3, #4]
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008912:	f003 031c 	and.w	r3, r3, #28
 8008916:	fa01 f303 	lsl.w	r3, r1, r3
 800891a:	491b      	ldr	r1, [pc, #108]	@ (8008988 <HAL_DMA_Init+0x368>)
 800891c:	4313      	orrs	r3, r2
 800891e:	600b      	str	r3, [r1, #0]
 8008920:	e019      	b.n	8008956 <HAL_DMA_Init+0x336>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8008922:	4b1a      	ldr	r3, [pc, #104]	@ (800898c <HAL_DMA_Init+0x36c>)
 8008924:	681a      	ldr	r2, [r3, #0]
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800892a:	f003 031c 	and.w	r3, r3, #28
 800892e:	210f      	movs	r1, #15
 8008930:	fa01 f303 	lsl.w	r3, r1, r3
 8008934:	43db      	mvns	r3, r3
 8008936:	4915      	ldr	r1, [pc, #84]	@ (800898c <HAL_DMA_Init+0x36c>)
 8008938:	4013      	ands	r3, r2
 800893a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800893c:	4b13      	ldr	r3, [pc, #76]	@ (800898c <HAL_DMA_Init+0x36c>)
 800893e:	681a      	ldr	r2, [r3, #0]
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	6859      	ldr	r1, [r3, #4]
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008948:	f003 031c 	and.w	r3, r3, #28
 800894c:	fa01 f303 	lsl.w	r3, r1, r3
 8008950:	490e      	ldr	r1, [pc, #56]	@ (800898c <HAL_DMA_Init+0x36c>)
 8008952:	4313      	orrs	r3, r2
 8008954:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	2200      	movs	r2, #0
 800895a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	2201      	movs	r2, #1
 8008960:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	2200      	movs	r2, #0
 8008968:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800896c:	2300      	movs	r3, #0
}
 800896e:	4618      	mov	r0, r3
 8008970:	3710      	adds	r7, #16
 8008972:	46bd      	mov	sp, r7
 8008974:	bd80      	pop	{r7, pc}
 8008976:	bf00      	nop
 8008978:	bffdfbf8 	.word	0xbffdfbf8
 800897c:	cccccccd 	.word	0xcccccccd
 8008980:	40020400 	.word	0x40020400
 8008984:	40020000 	.word	0x40020000
 8008988:	400200a8 	.word	0x400200a8
 800898c:	400204a8 	.word	0x400204a8

08008990 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008990:	b580      	push	{r7, lr}
 8008992:	b086      	sub	sp, #24
 8008994:	af00      	add	r7, sp, #0
 8008996:	60f8      	str	r0, [r7, #12]
 8008998:	60b9      	str	r1, [r7, #8]
 800899a:	607a      	str	r2, [r7, #4]
 800899c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800899e:	2300      	movs	r3, #0
 80089a0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80089a2:	683b      	ldr	r3, [r7, #0]
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d003      	beq.n	80089b0 <HAL_DMA_Start_IT+0x20>
 80089a8:	683b      	ldr	r3, [r7, #0]
 80089aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80089ae:	d304      	bcc.n	80089ba <HAL_DMA_Start_IT+0x2a>
 80089b0:	f240 11df 	movw	r1, #479	@ 0x1df
 80089b4:	482c      	ldr	r0, [pc, #176]	@ (8008a68 <HAL_DMA_Start_IT+0xd8>)
 80089b6:	f7fe febd 	bl	8007734 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80089c0:	2b01      	cmp	r3, #1
 80089c2:	d101      	bne.n	80089c8 <HAL_DMA_Start_IT+0x38>
 80089c4:	2302      	movs	r3, #2
 80089c6:	e04b      	b.n	8008a60 <HAL_DMA_Start_IT+0xd0>
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	2201      	movs	r2, #1
 80089cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80089d6:	b2db      	uxtb	r3, r3
 80089d8:	2b01      	cmp	r3, #1
 80089da:	d13a      	bne.n	8008a52 <HAL_DMA_Start_IT+0xc2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	2202      	movs	r2, #2
 80089e0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	2200      	movs	r2, #0
 80089e8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	681a      	ldr	r2, [r3, #0]
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	f022 0201 	bic.w	r2, r2, #1
 80089f8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80089fa:	683b      	ldr	r3, [r7, #0]
 80089fc:	687a      	ldr	r2, [r7, #4]
 80089fe:	68b9      	ldr	r1, [r7, #8]
 8008a00:	68f8      	ldr	r0, [r7, #12]
 8008a02:	f000 f923 	bl	8008c4c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d008      	beq.n	8008a20 <HAL_DMA_Start_IT+0x90>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	681a      	ldr	r2, [r3, #0]
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	f042 020e 	orr.w	r2, r2, #14
 8008a1c:	601a      	str	r2, [r3, #0]
 8008a1e:	e00f      	b.n	8008a40 <HAL_DMA_Start_IT+0xb0>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	681a      	ldr	r2, [r3, #0]
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	f022 0204 	bic.w	r2, r2, #4
 8008a2e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	681a      	ldr	r2, [r3, #0]
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	f042 020a 	orr.w	r2, r2, #10
 8008a3e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	681a      	ldr	r2, [r3, #0]
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	f042 0201 	orr.w	r2, r2, #1
 8008a4e:	601a      	str	r2, [r3, #0]
 8008a50:	e005      	b.n	8008a5e <HAL_DMA_Start_IT+0xce>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	2200      	movs	r2, #0
 8008a56:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8008a5a:	2302      	movs	r3, #2
 8008a5c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8008a5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a60:	4618      	mov	r0, r3
 8008a62:	3718      	adds	r7, #24
 8008a64:	46bd      	mov	sp, r7
 8008a66:	bd80      	pop	{r7, pc}
 8008a68:	08012440 	.word	0x08012440

08008a6c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008a6c:	b580      	push	{r7, lr}
 8008a6e:	b084      	sub	sp, #16
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008a74:	2300      	movs	r3, #0
 8008a76:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008a7e:	b2db      	uxtb	r3, r3
 8008a80:	2b02      	cmp	r3, #2
 8008a82:	d005      	beq.n	8008a90 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	2204      	movs	r2, #4
 8008a88:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8008a8a:	2301      	movs	r3, #1
 8008a8c:	73fb      	strb	r3, [r7, #15]
 8008a8e:	e029      	b.n	8008ae4 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	681a      	ldr	r2, [r3, #0]
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	f022 020e 	bic.w	r2, r2, #14
 8008a9e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	681a      	ldr	r2, [r3, #0]
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	f022 0201 	bic.w	r2, r2, #1
 8008aae:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ab4:	f003 021c 	and.w	r2, r3, #28
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008abc:	2101      	movs	r1, #1
 8008abe:	fa01 f202 	lsl.w	r2, r1, r2
 8008ac2:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2201      	movs	r2, #1
 8008ac8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2200      	movs	r2, #0
 8008ad0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d003      	beq.n	8008ae4 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ae0:	6878      	ldr	r0, [r7, #4]
 8008ae2:	4798      	blx	r3
    }
  }
  return status;
 8008ae4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ae6:	4618      	mov	r0, r3
 8008ae8:	3710      	adds	r7, #16
 8008aea:	46bd      	mov	sp, r7
 8008aec:	bd80      	pop	{r7, pc}

08008aee <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008aee:	b580      	push	{r7, lr}
 8008af0:	b084      	sub	sp, #16
 8008af2:	af00      	add	r7, sp, #0
 8008af4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b0a:	f003 031c 	and.w	r3, r3, #28
 8008b0e:	2204      	movs	r2, #4
 8008b10:	409a      	lsls	r2, r3
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	4013      	ands	r3, r2
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d026      	beq.n	8008b68 <HAL_DMA_IRQHandler+0x7a>
 8008b1a:	68bb      	ldr	r3, [r7, #8]
 8008b1c:	f003 0304 	and.w	r3, r3, #4
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d021      	beq.n	8008b68 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	f003 0320 	and.w	r3, r3, #32
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d107      	bne.n	8008b42 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	681a      	ldr	r2, [r3, #0]
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	f022 0204 	bic.w	r2, r2, #4
 8008b40:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b46:	f003 021c 	and.w	r2, r3, #28
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b4e:	2104      	movs	r1, #4
 8008b50:	fa01 f202 	lsl.w	r2, r1, r2
 8008b54:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d071      	beq.n	8008c42 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b62:	6878      	ldr	r0, [r7, #4]
 8008b64:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8008b66:	e06c      	b.n	8008c42 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b6c:	f003 031c 	and.w	r3, r3, #28
 8008b70:	2202      	movs	r2, #2
 8008b72:	409a      	lsls	r2, r3
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	4013      	ands	r3, r2
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d02e      	beq.n	8008bda <HAL_DMA_IRQHandler+0xec>
 8008b7c:	68bb      	ldr	r3, [r7, #8]
 8008b7e:	f003 0302 	and.w	r3, r3, #2
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d029      	beq.n	8008bda <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	f003 0320 	and.w	r3, r3, #32
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d10b      	bne.n	8008bac <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	681a      	ldr	r2, [r3, #0]
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	f022 020a 	bic.w	r2, r2, #10
 8008ba2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	2201      	movs	r2, #1
 8008ba8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008bb0:	f003 021c 	and.w	r2, r3, #28
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bb8:	2102      	movs	r1, #2
 8008bba:	fa01 f202 	lsl.w	r2, r1, r2
 8008bbe:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d038      	beq.n	8008c42 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bd4:	6878      	ldr	r0, [r7, #4]
 8008bd6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8008bd8:	e033      	b.n	8008c42 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008bde:	f003 031c 	and.w	r3, r3, #28
 8008be2:	2208      	movs	r2, #8
 8008be4:	409a      	lsls	r2, r3
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	4013      	ands	r3, r2
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d02a      	beq.n	8008c44 <HAL_DMA_IRQHandler+0x156>
 8008bee:	68bb      	ldr	r3, [r7, #8]
 8008bf0:	f003 0308 	and.w	r3, r3, #8
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d025      	beq.n	8008c44 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	681a      	ldr	r2, [r3, #0]
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	f022 020e 	bic.w	r2, r2, #14
 8008c06:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c0c:	f003 021c 	and.w	r2, r3, #28
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c14:	2101      	movs	r1, #1
 8008c16:	fa01 f202 	lsl.w	r2, r1, r2
 8008c1a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2201      	movs	r2, #1
 8008c20:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2201      	movs	r2, #1
 8008c26:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d004      	beq.n	8008c44 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c3e:	6878      	ldr	r0, [r7, #4]
 8008c40:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8008c42:	bf00      	nop
 8008c44:	bf00      	nop
}
 8008c46:	3710      	adds	r7, #16
 8008c48:	46bd      	mov	sp, r7
 8008c4a:	bd80      	pop	{r7, pc}

08008c4c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008c4c:	b480      	push	{r7}
 8008c4e:	b085      	sub	sp, #20
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	60f8      	str	r0, [r7, #12]
 8008c54:	60b9      	str	r1, [r7, #8]
 8008c56:	607a      	str	r2, [r7, #4]
 8008c58:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c5e:	f003 021c 	and.w	r2, r3, #28
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c66:	2101      	movs	r1, #1
 8008c68:	fa01 f202 	lsl.w	r2, r1, r2
 8008c6c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	683a      	ldr	r2, [r7, #0]
 8008c74:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	689b      	ldr	r3, [r3, #8]
 8008c7a:	2b10      	cmp	r3, #16
 8008c7c:	d108      	bne.n	8008c90 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	687a      	ldr	r2, [r7, #4]
 8008c84:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	68ba      	ldr	r2, [r7, #8]
 8008c8c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8008c8e:	e007      	b.n	8008ca0 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	68ba      	ldr	r2, [r7, #8]
 8008c96:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	687a      	ldr	r2, [r7, #4]
 8008c9e:	60da      	str	r2, [r3, #12]
}
 8008ca0:	bf00      	nop
 8008ca2:	3714      	adds	r7, #20
 8008ca4:	46bd      	mov	sp, r7
 8008ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008caa:	4770      	bx	lr

08008cac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008cac:	b580      	push	{r7, lr}
 8008cae:	b086      	sub	sp, #24
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	6078      	str	r0, [r7, #4]
 8008cb4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent;
  uint32_t temp;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8008cc0:	d01f      	beq.n	8008d02 <HAL_GPIO_Init+0x56>
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	4a3c      	ldr	r2, [pc, #240]	@ (8008db8 <HAL_GPIO_Init+0x10c>)
 8008cc6:	4293      	cmp	r3, r2
 8008cc8:	d01b      	beq.n	8008d02 <HAL_GPIO_Init+0x56>
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	4a3b      	ldr	r2, [pc, #236]	@ (8008dbc <HAL_GPIO_Init+0x110>)
 8008cce:	4293      	cmp	r3, r2
 8008cd0:	d017      	beq.n	8008d02 <HAL_GPIO_Init+0x56>
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	4a3a      	ldr	r2, [pc, #232]	@ (8008dc0 <HAL_GPIO_Init+0x114>)
 8008cd6:	4293      	cmp	r3, r2
 8008cd8:	d013      	beq.n	8008d02 <HAL_GPIO_Init+0x56>
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	4a39      	ldr	r2, [pc, #228]	@ (8008dc4 <HAL_GPIO_Init+0x118>)
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	d00f      	beq.n	8008d02 <HAL_GPIO_Init+0x56>
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	4a38      	ldr	r2, [pc, #224]	@ (8008dc8 <HAL_GPIO_Init+0x11c>)
 8008ce6:	4293      	cmp	r3, r2
 8008ce8:	d00b      	beq.n	8008d02 <HAL_GPIO_Init+0x56>
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	4a37      	ldr	r2, [pc, #220]	@ (8008dcc <HAL_GPIO_Init+0x120>)
 8008cee:	4293      	cmp	r3, r2
 8008cf0:	d007      	beq.n	8008d02 <HAL_GPIO_Init+0x56>
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	4a36      	ldr	r2, [pc, #216]	@ (8008dd0 <HAL_GPIO_Init+0x124>)
 8008cf6:	4293      	cmp	r3, r2
 8008cf8:	d003      	beq.n	8008d02 <HAL_GPIO_Init+0x56>
 8008cfa:	21aa      	movs	r1, #170	@ 0xaa
 8008cfc:	4835      	ldr	r0, [pc, #212]	@ (8008dd4 <HAL_GPIO_Init+0x128>)
 8008cfe:	f7fe fd19 	bl	8007734 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8008d02:	683b      	ldr	r3, [r7, #0]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	b29b      	uxth	r3, r3
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d004      	beq.n	8008d16 <HAL_GPIO_Init+0x6a>
 8008d0c:	683b      	ldr	r3, [r7, #0]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008d14:	d303      	bcc.n	8008d1e <HAL_GPIO_Init+0x72>
 8008d16:	21ab      	movs	r1, #171	@ 0xab
 8008d18:	482e      	ldr	r0, [pc, #184]	@ (8008dd4 <HAL_GPIO_Init+0x128>)
 8008d1a:	f7fe fd0b 	bl	8007734 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8008d1e:	683b      	ldr	r3, [r7, #0]
 8008d20:	685b      	ldr	r3, [r3, #4]
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	f000 823d 	beq.w	80091a2 <HAL_GPIO_Init+0x4f6>
 8008d28:	683b      	ldr	r3, [r7, #0]
 8008d2a:	685b      	ldr	r3, [r3, #4]
 8008d2c:	2b01      	cmp	r3, #1
 8008d2e:	f000 8238 	beq.w	80091a2 <HAL_GPIO_Init+0x4f6>
 8008d32:	683b      	ldr	r3, [r7, #0]
 8008d34:	685b      	ldr	r3, [r3, #4]
 8008d36:	2b11      	cmp	r3, #17
 8008d38:	f000 8233 	beq.w	80091a2 <HAL_GPIO_Init+0x4f6>
 8008d3c:	683b      	ldr	r3, [r7, #0]
 8008d3e:	685b      	ldr	r3, [r3, #4]
 8008d40:	2b02      	cmp	r3, #2
 8008d42:	f000 822e 	beq.w	80091a2 <HAL_GPIO_Init+0x4f6>
 8008d46:	683b      	ldr	r3, [r7, #0]
 8008d48:	685b      	ldr	r3, [r3, #4]
 8008d4a:	2b12      	cmp	r3, #18
 8008d4c:	f000 8229 	beq.w	80091a2 <HAL_GPIO_Init+0x4f6>
 8008d50:	683b      	ldr	r3, [r7, #0]
 8008d52:	685b      	ldr	r3, [r3, #4]
 8008d54:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 8008d58:	f000 8223 	beq.w	80091a2 <HAL_GPIO_Init+0x4f6>
 8008d5c:	683b      	ldr	r3, [r7, #0]
 8008d5e:	685b      	ldr	r3, [r3, #4]
 8008d60:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8008d64:	f000 821d 	beq.w	80091a2 <HAL_GPIO_Init+0x4f6>
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	685b      	ldr	r3, [r3, #4]
 8008d6c:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 8008d70:	f000 8217 	beq.w	80091a2 <HAL_GPIO_Init+0x4f6>
 8008d74:	683b      	ldr	r3, [r7, #0]
 8008d76:	685b      	ldr	r3, [r3, #4]
 8008d78:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 8008d7c:	f000 8211 	beq.w	80091a2 <HAL_GPIO_Init+0x4f6>
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	685b      	ldr	r3, [r3, #4]
 8008d84:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 8008d88:	f000 820b 	beq.w	80091a2 <HAL_GPIO_Init+0x4f6>
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	685b      	ldr	r3, [r3, #4]
 8008d90:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 8008d94:	f000 8205 	beq.w	80091a2 <HAL_GPIO_Init+0x4f6>
 8008d98:	683b      	ldr	r3, [r7, #0]
 8008d9a:	685b      	ldr	r3, [r3, #4]
 8008d9c:	2b03      	cmp	r3, #3
 8008d9e:	f000 8200 	beq.w	80091a2 <HAL_GPIO_Init+0x4f6>
 8008da2:	683b      	ldr	r3, [r7, #0]
 8008da4:	685b      	ldr	r3, [r3, #4]
 8008da6:	2b0b      	cmp	r3, #11
 8008da8:	f000 81fb 	beq.w	80091a2 <HAL_GPIO_Init+0x4f6>
 8008dac:	21ac      	movs	r1, #172	@ 0xac
 8008dae:	4809      	ldr	r0, [pc, #36]	@ (8008dd4 <HAL_GPIO_Init+0x128>)
 8008db0:	f7fe fcc0 	bl	8007734 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008db4:	e1f5      	b.n	80091a2 <HAL_GPIO_Init+0x4f6>
 8008db6:	bf00      	nop
 8008db8:	48000400 	.word	0x48000400
 8008dbc:	48000800 	.word	0x48000800
 8008dc0:	48000c00 	.word	0x48000c00
 8008dc4:	48001000 	.word	0x48001000
 8008dc8:	48001400 	.word	0x48001400
 8008dcc:	48001800 	.word	0x48001800
 8008dd0:	48001c00 	.word	0x48001c00
 8008dd4:	08012478 	.word	0x08012478
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	681a      	ldr	r2, [r3, #0]
 8008ddc:	2101      	movs	r1, #1
 8008dde:	697b      	ldr	r3, [r7, #20]
 8008de0:	fa01 f303 	lsl.w	r3, r1, r3
 8008de4:	4013      	ands	r3, r2
 8008de6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	f000 81d6 	beq.w	800919c <HAL_GPIO_Init+0x4f0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008df0:	683b      	ldr	r3, [r7, #0]
 8008df2:	685b      	ldr	r3, [r3, #4]
 8008df4:	f003 0303 	and.w	r3, r3, #3
 8008df8:	2b01      	cmp	r3, #1
 8008dfa:	d005      	beq.n	8008e08 <HAL_GPIO_Init+0x15c>
 8008dfc:	683b      	ldr	r3, [r7, #0]
 8008dfe:	685b      	ldr	r3, [r3, #4]
 8008e00:	f003 0303 	and.w	r3, r3, #3
 8008e04:	2b02      	cmp	r3, #2
 8008e06:	d144      	bne.n	8008e92 <HAL_GPIO_Init+0x1e6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8008e08:	683b      	ldr	r3, [r7, #0]
 8008e0a:	68db      	ldr	r3, [r3, #12]
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d00f      	beq.n	8008e30 <HAL_GPIO_Init+0x184>
 8008e10:	683b      	ldr	r3, [r7, #0]
 8008e12:	68db      	ldr	r3, [r3, #12]
 8008e14:	2b01      	cmp	r3, #1
 8008e16:	d00b      	beq.n	8008e30 <HAL_GPIO_Init+0x184>
 8008e18:	683b      	ldr	r3, [r7, #0]
 8008e1a:	68db      	ldr	r3, [r3, #12]
 8008e1c:	2b02      	cmp	r3, #2
 8008e1e:	d007      	beq.n	8008e30 <HAL_GPIO_Init+0x184>
 8008e20:	683b      	ldr	r3, [r7, #0]
 8008e22:	68db      	ldr	r3, [r3, #12]
 8008e24:	2b03      	cmp	r3, #3
 8008e26:	d003      	beq.n	8008e30 <HAL_GPIO_Init+0x184>
 8008e28:	21bb      	movs	r1, #187	@ 0xbb
 8008e2a:	489c      	ldr	r0, [pc, #624]	@ (800909c <HAL_GPIO_Init+0x3f0>)
 8008e2c:	f7fe fc82 	bl	8007734 <assert_failed>

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	689b      	ldr	r3, [r3, #8]
 8008e34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8008e36:	697b      	ldr	r3, [r7, #20]
 8008e38:	005b      	lsls	r3, r3, #1
 8008e3a:	2203      	movs	r2, #3
 8008e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8008e40:	43db      	mvns	r3, r3
 8008e42:	693a      	ldr	r2, [r7, #16]
 8008e44:	4013      	ands	r3, r2
 8008e46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8008e48:	683b      	ldr	r3, [r7, #0]
 8008e4a:	68da      	ldr	r2, [r3, #12]
 8008e4c:	697b      	ldr	r3, [r7, #20]
 8008e4e:	005b      	lsls	r3, r3, #1
 8008e50:	fa02 f303 	lsl.w	r3, r2, r3
 8008e54:	693a      	ldr	r2, [r7, #16]
 8008e56:	4313      	orrs	r3, r2
 8008e58:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	693a      	ldr	r2, [r7, #16]
 8008e5e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	685b      	ldr	r3, [r3, #4]
 8008e64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008e66:	2201      	movs	r2, #1
 8008e68:	697b      	ldr	r3, [r7, #20]
 8008e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8008e6e:	43db      	mvns	r3, r3
 8008e70:	693a      	ldr	r2, [r7, #16]
 8008e72:	4013      	ands	r3, r2
 8008e74:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008e76:	683b      	ldr	r3, [r7, #0]
 8008e78:	685b      	ldr	r3, [r3, #4]
 8008e7a:	091b      	lsrs	r3, r3, #4
 8008e7c:	f003 0201 	and.w	r2, r3, #1
 8008e80:	697b      	ldr	r3, [r7, #20]
 8008e82:	fa02 f303 	lsl.w	r3, r2, r3
 8008e86:	693a      	ldr	r2, [r7, #16]
 8008e88:	4313      	orrs	r3, r2
 8008e8a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	693a      	ldr	r2, [r7, #16]
 8008e90:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8008e92:	683b      	ldr	r3, [r7, #0]
 8008e94:	685b      	ldr	r3, [r3, #4]
 8008e96:	f003 0303 	and.w	r3, r3, #3
 8008e9a:	2b03      	cmp	r3, #3
 8008e9c:	d118      	bne.n	8008ed0 <HAL_GPIO_Init+0x224>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ea2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8008ea4:	2201      	movs	r2, #1
 8008ea6:	697b      	ldr	r3, [r7, #20]
 8008ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8008eac:	43db      	mvns	r3, r3
 8008eae:	693a      	ldr	r2, [r7, #16]
 8008eb0:	4013      	ands	r3, r2
 8008eb2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8008eb4:	683b      	ldr	r3, [r7, #0]
 8008eb6:	685b      	ldr	r3, [r3, #4]
 8008eb8:	08db      	lsrs	r3, r3, #3
 8008eba:	f003 0201 	and.w	r2, r3, #1
 8008ebe:	697b      	ldr	r3, [r7, #20]
 8008ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8008ec4:	693a      	ldr	r2, [r7, #16]
 8008ec6:	4313      	orrs	r3, r2
 8008ec8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	693a      	ldr	r2, [r7, #16]
 8008ece:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008ed0:	683b      	ldr	r3, [r7, #0]
 8008ed2:	685b      	ldr	r3, [r3, #4]
 8008ed4:	f003 0303 	and.w	r3, r3, #3
 8008ed8:	2b03      	cmp	r3, #3
 8008eda:	d027      	beq.n	8008f2c <HAL_GPIO_Init+0x280>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8008edc:	683b      	ldr	r3, [r7, #0]
 8008ede:	689b      	ldr	r3, [r3, #8]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d00b      	beq.n	8008efc <HAL_GPIO_Init+0x250>
 8008ee4:	683b      	ldr	r3, [r7, #0]
 8008ee6:	689b      	ldr	r3, [r3, #8]
 8008ee8:	2b01      	cmp	r3, #1
 8008eea:	d007      	beq.n	8008efc <HAL_GPIO_Init+0x250>
 8008eec:	683b      	ldr	r3, [r7, #0]
 8008eee:	689b      	ldr	r3, [r3, #8]
 8008ef0:	2b02      	cmp	r3, #2
 8008ef2:	d003      	beq.n	8008efc <HAL_GPIO_Init+0x250>
 8008ef4:	21dc      	movs	r1, #220	@ 0xdc
 8008ef6:	4869      	ldr	r0, [pc, #420]	@ (800909c <HAL_GPIO_Init+0x3f0>)
 8008ef8:	f7fe fc1c 	bl	8007734 <assert_failed>

        temp = GPIOx->PUPDR;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	68db      	ldr	r3, [r3, #12]
 8008f00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008f02:	697b      	ldr	r3, [r7, #20]
 8008f04:	005b      	lsls	r3, r3, #1
 8008f06:	2203      	movs	r2, #3
 8008f08:	fa02 f303 	lsl.w	r3, r2, r3
 8008f0c:	43db      	mvns	r3, r3
 8008f0e:	693a      	ldr	r2, [r7, #16]
 8008f10:	4013      	ands	r3, r2
 8008f12:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008f14:	683b      	ldr	r3, [r7, #0]
 8008f16:	689a      	ldr	r2, [r3, #8]
 8008f18:	697b      	ldr	r3, [r7, #20]
 8008f1a:	005b      	lsls	r3, r3, #1
 8008f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8008f20:	693a      	ldr	r2, [r7, #16]
 8008f22:	4313      	orrs	r3, r2
 8008f24:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	693a      	ldr	r2, [r7, #16]
 8008f2a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008f2c:	683b      	ldr	r3, [r7, #0]
 8008f2e:	685b      	ldr	r3, [r3, #4]
 8008f30:	f003 0303 	and.w	r3, r3, #3
 8008f34:	2b02      	cmp	r3, #2
 8008f36:	d14f      	bne.n	8008fd8 <HAL_GPIO_Init+0x32c>
      {
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8008f3e:	d01f      	beq.n	8008f80 <HAL_GPIO_Init+0x2d4>
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	4a57      	ldr	r2, [pc, #348]	@ (80090a0 <HAL_GPIO_Init+0x3f4>)
 8008f44:	4293      	cmp	r3, r2
 8008f46:	d01b      	beq.n	8008f80 <HAL_GPIO_Init+0x2d4>
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	4a56      	ldr	r2, [pc, #344]	@ (80090a4 <HAL_GPIO_Init+0x3f8>)
 8008f4c:	4293      	cmp	r3, r2
 8008f4e:	d017      	beq.n	8008f80 <HAL_GPIO_Init+0x2d4>
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	4a55      	ldr	r2, [pc, #340]	@ (80090a8 <HAL_GPIO_Init+0x3fc>)
 8008f54:	4293      	cmp	r3, r2
 8008f56:	d013      	beq.n	8008f80 <HAL_GPIO_Init+0x2d4>
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	4a54      	ldr	r2, [pc, #336]	@ (80090ac <HAL_GPIO_Init+0x400>)
 8008f5c:	4293      	cmp	r3, r2
 8008f5e:	d00f      	beq.n	8008f80 <HAL_GPIO_Init+0x2d4>
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	4a53      	ldr	r2, [pc, #332]	@ (80090b0 <HAL_GPIO_Init+0x404>)
 8008f64:	4293      	cmp	r3, r2
 8008f66:	d00b      	beq.n	8008f80 <HAL_GPIO_Init+0x2d4>
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	4a52      	ldr	r2, [pc, #328]	@ (80090b4 <HAL_GPIO_Init+0x408>)
 8008f6c:	4293      	cmp	r3, r2
 8008f6e:	d007      	beq.n	8008f80 <HAL_GPIO_Init+0x2d4>
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	4a51      	ldr	r2, [pc, #324]	@ (80090b8 <HAL_GPIO_Init+0x40c>)
 8008f74:	4293      	cmp	r3, r2
 8008f76:	d003      	beq.n	8008f80 <HAL_GPIO_Init+0x2d4>
 8008f78:	21e8      	movs	r1, #232	@ 0xe8
 8008f7a:	4848      	ldr	r0, [pc, #288]	@ (800909c <HAL_GPIO_Init+0x3f0>)
 8008f7c:	f7fe fbda 	bl	8007734 <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8008f80:	683b      	ldr	r3, [r7, #0]
 8008f82:	691b      	ldr	r3, [r3, #16]
 8008f84:	2b0f      	cmp	r3, #15
 8008f86:	d903      	bls.n	8008f90 <HAL_GPIO_Init+0x2e4>
 8008f88:	21e9      	movs	r1, #233	@ 0xe9
 8008f8a:	4844      	ldr	r0, [pc, #272]	@ (800909c <HAL_GPIO_Init+0x3f0>)
 8008f8c:	f7fe fbd2 	bl	8007734 <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8008f90:	697b      	ldr	r3, [r7, #20]
 8008f92:	08da      	lsrs	r2, r3, #3
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	3208      	adds	r2, #8
 8008f98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f9c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8008f9e:	697b      	ldr	r3, [r7, #20]
 8008fa0:	f003 0307 	and.w	r3, r3, #7
 8008fa4:	009b      	lsls	r3, r3, #2
 8008fa6:	220f      	movs	r2, #15
 8008fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8008fac:	43db      	mvns	r3, r3
 8008fae:	693a      	ldr	r2, [r7, #16]
 8008fb0:	4013      	ands	r3, r2
 8008fb2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8008fb4:	683b      	ldr	r3, [r7, #0]
 8008fb6:	691a      	ldr	r2, [r3, #16]
 8008fb8:	697b      	ldr	r3, [r7, #20]
 8008fba:	f003 0307 	and.w	r3, r3, #7
 8008fbe:	009b      	lsls	r3, r3, #2
 8008fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8008fc4:	693a      	ldr	r2, [r7, #16]
 8008fc6:	4313      	orrs	r3, r2
 8008fc8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8008fca:	697b      	ldr	r3, [r7, #20]
 8008fcc:	08da      	lsrs	r2, r3, #3
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	3208      	adds	r2, #8
 8008fd2:	6939      	ldr	r1, [r7, #16]
 8008fd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8008fde:	697b      	ldr	r3, [r7, #20]
 8008fe0:	005b      	lsls	r3, r3, #1
 8008fe2:	2203      	movs	r2, #3
 8008fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8008fe8:	43db      	mvns	r3, r3
 8008fea:	693a      	ldr	r2, [r7, #16]
 8008fec:	4013      	ands	r3, r2
 8008fee:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8008ff0:	683b      	ldr	r3, [r7, #0]
 8008ff2:	685b      	ldr	r3, [r3, #4]
 8008ff4:	f003 0203 	and.w	r2, r3, #3
 8008ff8:	697b      	ldr	r3, [r7, #20]
 8008ffa:	005b      	lsls	r3, r3, #1
 8008ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8009000:	693a      	ldr	r2, [r7, #16]
 8009002:	4313      	orrs	r3, r2
 8009004:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	693a      	ldr	r2, [r7, #16]
 800900a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800900c:	683b      	ldr	r3, [r7, #0]
 800900e:	685b      	ldr	r3, [r3, #4]
 8009010:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009014:	2b00      	cmp	r3, #0
 8009016:	f000 80c1 	beq.w	800919c <HAL_GPIO_Init+0x4f0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800901a:	4b28      	ldr	r3, [pc, #160]	@ (80090bc <HAL_GPIO_Init+0x410>)
 800901c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800901e:	4a27      	ldr	r2, [pc, #156]	@ (80090bc <HAL_GPIO_Init+0x410>)
 8009020:	f043 0301 	orr.w	r3, r3, #1
 8009024:	6613      	str	r3, [r2, #96]	@ 0x60
 8009026:	4b25      	ldr	r3, [pc, #148]	@ (80090bc <HAL_GPIO_Init+0x410>)
 8009028:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800902a:	f003 0301 	and.w	r3, r3, #1
 800902e:	60bb      	str	r3, [r7, #8]
 8009030:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8009032:	4a23      	ldr	r2, [pc, #140]	@ (80090c0 <HAL_GPIO_Init+0x414>)
 8009034:	697b      	ldr	r3, [r7, #20]
 8009036:	089b      	lsrs	r3, r3, #2
 8009038:	3302      	adds	r3, #2
 800903a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800903e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8009040:	697b      	ldr	r3, [r7, #20]
 8009042:	f003 0303 	and.w	r3, r3, #3
 8009046:	009b      	lsls	r3, r3, #2
 8009048:	220f      	movs	r2, #15
 800904a:	fa02 f303 	lsl.w	r3, r2, r3
 800904e:	43db      	mvns	r3, r3
 8009050:	693a      	ldr	r2, [r7, #16]
 8009052:	4013      	ands	r3, r2
 8009054:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800905c:	d03a      	beq.n	80090d4 <HAL_GPIO_Init+0x428>
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	4a0f      	ldr	r2, [pc, #60]	@ (80090a0 <HAL_GPIO_Init+0x3f4>)
 8009062:	4293      	cmp	r3, r2
 8009064:	d034      	beq.n	80090d0 <HAL_GPIO_Init+0x424>
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	4a0e      	ldr	r2, [pc, #56]	@ (80090a4 <HAL_GPIO_Init+0x3f8>)
 800906a:	4293      	cmp	r3, r2
 800906c:	d02e      	beq.n	80090cc <HAL_GPIO_Init+0x420>
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	4a0d      	ldr	r2, [pc, #52]	@ (80090a8 <HAL_GPIO_Init+0x3fc>)
 8009072:	4293      	cmp	r3, r2
 8009074:	d028      	beq.n	80090c8 <HAL_GPIO_Init+0x41c>
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	4a0c      	ldr	r2, [pc, #48]	@ (80090ac <HAL_GPIO_Init+0x400>)
 800907a:	4293      	cmp	r3, r2
 800907c:	d022      	beq.n	80090c4 <HAL_GPIO_Init+0x418>
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	4a0b      	ldr	r2, [pc, #44]	@ (80090b0 <HAL_GPIO_Init+0x404>)
 8009082:	4293      	cmp	r3, r2
 8009084:	d007      	beq.n	8009096 <HAL_GPIO_Init+0x3ea>
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	4a0a      	ldr	r2, [pc, #40]	@ (80090b4 <HAL_GPIO_Init+0x408>)
 800908a:	4293      	cmp	r3, r2
 800908c:	d101      	bne.n	8009092 <HAL_GPIO_Init+0x3e6>
 800908e:	2306      	movs	r3, #6
 8009090:	e021      	b.n	80090d6 <HAL_GPIO_Init+0x42a>
 8009092:	2307      	movs	r3, #7
 8009094:	e01f      	b.n	80090d6 <HAL_GPIO_Init+0x42a>
 8009096:	2305      	movs	r3, #5
 8009098:	e01d      	b.n	80090d6 <HAL_GPIO_Init+0x42a>
 800909a:	bf00      	nop
 800909c:	08012478 	.word	0x08012478
 80090a0:	48000400 	.word	0x48000400
 80090a4:	48000800 	.word	0x48000800
 80090a8:	48000c00 	.word	0x48000c00
 80090ac:	48001000 	.word	0x48001000
 80090b0:	48001400 	.word	0x48001400
 80090b4:	48001800 	.word	0x48001800
 80090b8:	48001c00 	.word	0x48001c00
 80090bc:	40021000 	.word	0x40021000
 80090c0:	40010000 	.word	0x40010000
 80090c4:	2304      	movs	r3, #4
 80090c6:	e006      	b.n	80090d6 <HAL_GPIO_Init+0x42a>
 80090c8:	2303      	movs	r3, #3
 80090ca:	e004      	b.n	80090d6 <HAL_GPIO_Init+0x42a>
 80090cc:	2302      	movs	r3, #2
 80090ce:	e002      	b.n	80090d6 <HAL_GPIO_Init+0x42a>
 80090d0:	2301      	movs	r3, #1
 80090d2:	e000      	b.n	80090d6 <HAL_GPIO_Init+0x42a>
 80090d4:	2300      	movs	r3, #0
 80090d6:	697a      	ldr	r2, [r7, #20]
 80090d8:	f002 0203 	and.w	r2, r2, #3
 80090dc:	0092      	lsls	r2, r2, #2
 80090de:	4093      	lsls	r3, r2
 80090e0:	693a      	ldr	r2, [r7, #16]
 80090e2:	4313      	orrs	r3, r2
 80090e4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80090e6:	4935      	ldr	r1, [pc, #212]	@ (80091bc <HAL_GPIO_Init+0x510>)
 80090e8:	697b      	ldr	r3, [r7, #20]
 80090ea:	089b      	lsrs	r3, r3, #2
 80090ec:	3302      	adds	r3, #2
 80090ee:	693a      	ldr	r2, [r7, #16]
 80090f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80090f4:	4b32      	ldr	r3, [pc, #200]	@ (80091c0 <HAL_GPIO_Init+0x514>)
 80090f6:	689b      	ldr	r3, [r3, #8]
 80090f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	43db      	mvns	r3, r3
 80090fe:	693a      	ldr	r2, [r7, #16]
 8009100:	4013      	ands	r3, r2
 8009102:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8009104:	683b      	ldr	r3, [r7, #0]
 8009106:	685b      	ldr	r3, [r3, #4]
 8009108:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800910c:	2b00      	cmp	r3, #0
 800910e:	d003      	beq.n	8009118 <HAL_GPIO_Init+0x46c>
        {
          temp |= iocurrent;
 8009110:	693a      	ldr	r2, [r7, #16]
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	4313      	orrs	r3, r2
 8009116:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8009118:	4a29      	ldr	r2, [pc, #164]	@ (80091c0 <HAL_GPIO_Init+0x514>)
 800911a:	693b      	ldr	r3, [r7, #16]
 800911c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800911e:	4b28      	ldr	r3, [pc, #160]	@ (80091c0 <HAL_GPIO_Init+0x514>)
 8009120:	68db      	ldr	r3, [r3, #12]
 8009122:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	43db      	mvns	r3, r3
 8009128:	693a      	ldr	r2, [r7, #16]
 800912a:	4013      	ands	r3, r2
 800912c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800912e:	683b      	ldr	r3, [r7, #0]
 8009130:	685b      	ldr	r3, [r3, #4]
 8009132:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009136:	2b00      	cmp	r3, #0
 8009138:	d003      	beq.n	8009142 <HAL_GPIO_Init+0x496>
        {
          temp |= iocurrent;
 800913a:	693a      	ldr	r2, [r7, #16]
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	4313      	orrs	r3, r2
 8009140:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8009142:	4a1f      	ldr	r2, [pc, #124]	@ (80091c0 <HAL_GPIO_Init+0x514>)
 8009144:	693b      	ldr	r3, [r7, #16]
 8009146:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8009148:	4b1d      	ldr	r3, [pc, #116]	@ (80091c0 <HAL_GPIO_Init+0x514>)
 800914a:	685b      	ldr	r3, [r3, #4]
 800914c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	43db      	mvns	r3, r3
 8009152:	693a      	ldr	r2, [r7, #16]
 8009154:	4013      	ands	r3, r2
 8009156:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	685b      	ldr	r3, [r3, #4]
 800915c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009160:	2b00      	cmp	r3, #0
 8009162:	d003      	beq.n	800916c <HAL_GPIO_Init+0x4c0>
        {
          temp |= iocurrent;
 8009164:	693a      	ldr	r2, [r7, #16]
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	4313      	orrs	r3, r2
 800916a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800916c:	4a14      	ldr	r2, [pc, #80]	@ (80091c0 <HAL_GPIO_Init+0x514>)
 800916e:	693b      	ldr	r3, [r7, #16]
 8009170:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8009172:	4b13      	ldr	r3, [pc, #76]	@ (80091c0 <HAL_GPIO_Init+0x514>)
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	43db      	mvns	r3, r3
 800917c:	693a      	ldr	r2, [r7, #16]
 800917e:	4013      	ands	r3, r2
 8009180:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8009182:	683b      	ldr	r3, [r7, #0]
 8009184:	685b      	ldr	r3, [r3, #4]
 8009186:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800918a:	2b00      	cmp	r3, #0
 800918c:	d003      	beq.n	8009196 <HAL_GPIO_Init+0x4ea>
        {
          temp |= iocurrent;
 800918e:	693a      	ldr	r2, [r7, #16]
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	4313      	orrs	r3, r2
 8009194:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8009196:	4a0a      	ldr	r2, [pc, #40]	@ (80091c0 <HAL_GPIO_Init+0x514>)
 8009198:	693b      	ldr	r3, [r7, #16]
 800919a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800919c:	697b      	ldr	r3, [r7, #20]
 800919e:	3301      	adds	r3, #1
 80091a0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80091a2:	683b      	ldr	r3, [r7, #0]
 80091a4:	681a      	ldr	r2, [r3, #0]
 80091a6:	697b      	ldr	r3, [r7, #20]
 80091a8:	fa22 f303 	lsr.w	r3, r2, r3
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	f47f ae13 	bne.w	8008dd8 <HAL_GPIO_Init+0x12c>
  }
}
 80091b2:	bf00      	nop
 80091b4:	bf00      	nop
 80091b6:	3718      	adds	r7, #24
 80091b8:	46bd      	mov	sp, r7
 80091ba:	bd80      	pop	{r7, pc}
 80091bc:	40010000 	.word	0x40010000
 80091c0:	40010400 	.word	0x40010400

080091c4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80091c4:	b580      	push	{r7, lr}
 80091c6:	b084      	sub	sp, #16
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	6078      	str	r0, [r7, #4]
 80091cc:	460b      	mov	r3, r1
 80091ce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80091d0:	887b      	ldrh	r3, [r7, #2]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d104      	bne.n	80091e0 <HAL_GPIO_ReadPin+0x1c>
 80091d6:	f44f 71c7 	mov.w	r1, #398	@ 0x18e
 80091da:	4809      	ldr	r0, [pc, #36]	@ (8009200 <HAL_GPIO_ReadPin+0x3c>)
 80091dc:	f7fe faaa 	bl	8007734 <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	691a      	ldr	r2, [r3, #16]
 80091e4:	887b      	ldrh	r3, [r7, #2]
 80091e6:	4013      	ands	r3, r2
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d002      	beq.n	80091f2 <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 80091ec:	2301      	movs	r3, #1
 80091ee:	73fb      	strb	r3, [r7, #15]
 80091f0:	e001      	b.n	80091f6 <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80091f2:	2300      	movs	r3, #0
 80091f4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80091f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80091f8:	4618      	mov	r0, r3
 80091fa:	3710      	adds	r7, #16
 80091fc:	46bd      	mov	sp, r7
 80091fe:	bd80      	pop	{r7, pc}
 8009200:	08012478 	.word	0x08012478

08009204 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009204:	b580      	push	{r7, lr}
 8009206:	b082      	sub	sp, #8
 8009208:	af00      	add	r7, sp, #0
 800920a:	6078      	str	r0, [r7, #4]
 800920c:	460b      	mov	r3, r1
 800920e:	807b      	strh	r3, [r7, #2]
 8009210:	4613      	mov	r3, r2
 8009212:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8009214:	887b      	ldrh	r3, [r7, #2]
 8009216:	2b00      	cmp	r3, #0
 8009218:	d104      	bne.n	8009224 <HAL_GPIO_WritePin+0x20>
 800921a:	f44f 71d7 	mov.w	r1, #430	@ 0x1ae
 800921e:	480e      	ldr	r0, [pc, #56]	@ (8009258 <HAL_GPIO_WritePin+0x54>)
 8009220:	f7fe fa88 	bl	8007734 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8009224:	787b      	ldrb	r3, [r7, #1]
 8009226:	2b00      	cmp	r3, #0
 8009228:	d007      	beq.n	800923a <HAL_GPIO_WritePin+0x36>
 800922a:	787b      	ldrb	r3, [r7, #1]
 800922c:	2b01      	cmp	r3, #1
 800922e:	d004      	beq.n	800923a <HAL_GPIO_WritePin+0x36>
 8009230:	f240 11af 	movw	r1, #431	@ 0x1af
 8009234:	4808      	ldr	r0, [pc, #32]	@ (8009258 <HAL_GPIO_WritePin+0x54>)
 8009236:	f7fe fa7d 	bl	8007734 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 800923a:	787b      	ldrb	r3, [r7, #1]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d003      	beq.n	8009248 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8009240:	887a      	ldrh	r2, [r7, #2]
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8009246:	e002      	b.n	800924e <HAL_GPIO_WritePin+0x4a>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8009248:	887a      	ldrh	r2, [r7, #2]
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800924e:	bf00      	nop
 8009250:	3708      	adds	r7, #8
 8009252:	46bd      	mov	sp, r7
 8009254:	bd80      	pop	{r7, pc}
 8009256:	bf00      	nop
 8009258:	08012478 	.word	0x08012478

0800925c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800925c:	b580      	push	{r7, lr}
 800925e:	b084      	sub	sp, #16
 8009260:	af00      	add	r7, sp, #0
 8009262:	6078      	str	r0, [r7, #4]
 8009264:	460b      	mov	r3, r1
 8009266:	807b      	strh	r3, [r7, #2]
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8009268:	887b      	ldrh	r3, [r7, #2]
 800926a:	2b00      	cmp	r3, #0
 800926c:	d104      	bne.n	8009278 <HAL_GPIO_TogglePin+0x1c>
 800926e:	f44f 71e3 	mov.w	r1, #454	@ 0x1c6
 8009272:	480a      	ldr	r0, [pc, #40]	@ (800929c <HAL_GPIO_TogglePin+0x40>)
 8009274:	f7fe fa5e 	bl	8007734 <assert_failed>

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	695b      	ldr	r3, [r3, #20]
 800927c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800927e:	887a      	ldrh	r2, [r7, #2]
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	4013      	ands	r3, r2
 8009284:	041a      	lsls	r2, r3, #16
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	43d9      	mvns	r1, r3
 800928a:	887b      	ldrh	r3, [r7, #2]
 800928c:	400b      	ands	r3, r1
 800928e:	431a      	orrs	r2, r3
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	619a      	str	r2, [r3, #24]
}
 8009294:	bf00      	nop
 8009296:	3710      	adds	r7, #16
 8009298:	46bd      	mov	sp, r7
 800929a:	bd80      	pop	{r7, pc}
 800929c:	08012478 	.word	0x08012478

080092a0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80092a0:	b580      	push	{r7, lr}
 80092a2:	b082      	sub	sp, #8
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	4603      	mov	r3, r0
 80092a8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80092aa:	4b08      	ldr	r3, [pc, #32]	@ (80092cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80092ac:	695a      	ldr	r2, [r3, #20]
 80092ae:	88fb      	ldrh	r3, [r7, #6]
 80092b0:	4013      	ands	r3, r2
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d006      	beq.n	80092c4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80092b6:	4a05      	ldr	r2, [pc, #20]	@ (80092cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80092b8:	88fb      	ldrh	r3, [r7, #6]
 80092ba:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80092bc:	88fb      	ldrh	r3, [r7, #6]
 80092be:	4618      	mov	r0, r3
 80092c0:	f7fe f9c2 	bl	8007648 <HAL_GPIO_EXTI_Callback>
  }
}
 80092c4:	bf00      	nop
 80092c6:	3708      	adds	r7, #8
 80092c8:	46bd      	mov	sp, r7
 80092ca:	bd80      	pop	{r7, pc}
 80092cc:	40010400 	.word	0x40010400

080092d0 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 80092d0:	b580      	push	{r7, lr}
 80092d2:	b084      	sub	sp, #16
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d101      	bne.n	80092e2 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 80092de:	2301      	movs	r3, #1
 80092e0:	e1f3      	b.n	80096ca <HAL_LPTIM_Init+0x3fa>
  }

  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	4a8e      	ldr	r2, [pc, #568]	@ (8009520 <HAL_LPTIM_Init+0x250>)
 80092e8:	4293      	cmp	r3, r2
 80092ea:	d008      	beq.n	80092fe <HAL_LPTIM_Init+0x2e>
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	4a8c      	ldr	r2, [pc, #560]	@ (8009524 <HAL_LPTIM_Init+0x254>)
 80092f2:	4293      	cmp	r3, r2
 80092f4:	d003      	beq.n	80092fe <HAL_LPTIM_Init+0x2e>
 80092f6:	21fc      	movs	r1, #252	@ 0xfc
 80092f8:	488b      	ldr	r0, [pc, #556]	@ (8009528 <HAL_LPTIM_Init+0x258>)
 80092fa:	f7fe fa1b 	bl	8007734 <assert_failed>

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	685b      	ldr	r3, [r3, #4]
 8009302:	2b01      	cmp	r3, #1
 8009304:	d007      	beq.n	8009316 <HAL_LPTIM_Init+0x46>
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	685b      	ldr	r3, [r3, #4]
 800930a:	2b00      	cmp	r3, #0
 800930c:	d003      	beq.n	8009316 <HAL_LPTIM_Init+0x46>
 800930e:	21fe      	movs	r1, #254	@ 0xfe
 8009310:	4885      	ldr	r0, [pc, #532]	@ (8009528 <HAL_LPTIM_Init+0x258>)
 8009312:	f7fe fa0f 	bl	8007734 <assert_failed>
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	689b      	ldr	r3, [r3, #8]
 800931a:	2b00      	cmp	r3, #0
 800931c:	d026      	beq.n	800936c <HAL_LPTIM_Init+0x9c>
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	689b      	ldr	r3, [r3, #8]
 8009322:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009326:	d021      	beq.n	800936c <HAL_LPTIM_Init+0x9c>
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	689b      	ldr	r3, [r3, #8]
 800932c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009330:	d01c      	beq.n	800936c <HAL_LPTIM_Init+0x9c>
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	689b      	ldr	r3, [r3, #8]
 8009336:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800933a:	d017      	beq.n	800936c <HAL_LPTIM_Init+0x9c>
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	689b      	ldr	r3, [r3, #8]
 8009340:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009344:	d012      	beq.n	800936c <HAL_LPTIM_Init+0x9c>
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	689b      	ldr	r3, [r3, #8]
 800934a:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800934e:	d00d      	beq.n	800936c <HAL_LPTIM_Init+0x9c>
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	689b      	ldr	r3, [r3, #8]
 8009354:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009358:	d008      	beq.n	800936c <HAL_LPTIM_Init+0x9c>
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	689b      	ldr	r3, [r3, #8]
 800935e:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 8009362:	d003      	beq.n	800936c <HAL_LPTIM_Init+0x9c>
 8009364:	21ff      	movs	r1, #255	@ 0xff
 8009366:	4870      	ldr	r0, [pc, #448]	@ (8009528 <HAL_LPTIM_Init+0x258>)
 8009368:	f7fe f9e4 	bl	8007734 <assert_failed>
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	685b      	ldr	r3, [r3, #4]
 8009370:	2b01      	cmp	r3, #1
 8009372:	d004      	beq.n	800937e <HAL_LPTIM_Init+0xae>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009378:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800937c:	d125      	bne.n	80093ca <HAL_LPTIM_Init+0xfa>
  {
    assert_param(IS_LPTIM_CLOCK_POLARITY(hlptim->Init.UltraLowPowerClock.Polarity));
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	68db      	ldr	r3, [r3, #12]
 8009382:	2b00      	cmp	r3, #0
 8009384:	d00c      	beq.n	80093a0 <HAL_LPTIM_Init+0xd0>
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	68db      	ldr	r3, [r3, #12]
 800938a:	2b02      	cmp	r3, #2
 800938c:	d008      	beq.n	80093a0 <HAL_LPTIM_Init+0xd0>
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	68db      	ldr	r3, [r3, #12]
 8009392:	2b04      	cmp	r3, #4
 8009394:	d004      	beq.n	80093a0 <HAL_LPTIM_Init+0xd0>
 8009396:	f240 1103 	movw	r1, #259	@ 0x103
 800939a:	4863      	ldr	r0, [pc, #396]	@ (8009528 <HAL_LPTIM_Init+0x258>)
 800939c:	f7fe f9ca 	bl	8007734 <assert_failed>
    assert_param(IS_LPTIM_CLOCK_SAMPLE_TIME(hlptim->Init.UltraLowPowerClock.SampleTime));
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	691b      	ldr	r3, [r3, #16]
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d010      	beq.n	80093ca <HAL_LPTIM_Init+0xfa>
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	691b      	ldr	r3, [r3, #16]
 80093ac:	2b08      	cmp	r3, #8
 80093ae:	d00c      	beq.n	80093ca <HAL_LPTIM_Init+0xfa>
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	691b      	ldr	r3, [r3, #16]
 80093b4:	2b10      	cmp	r3, #16
 80093b6:	d008      	beq.n	80093ca <HAL_LPTIM_Init+0xfa>
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	691b      	ldr	r3, [r3, #16]
 80093bc:	2b18      	cmp	r3, #24
 80093be:	d004      	beq.n	80093ca <HAL_LPTIM_Init+0xfa>
 80093c0:	f44f 7182 	mov.w	r1, #260	@ 0x104
 80093c4:	4858      	ldr	r0, [pc, #352]	@ (8009528 <HAL_LPTIM_Init+0x258>)
 80093c6:	f7fe f9b5 	bl	8007734 <assert_failed>
  }
  assert_param(IS_LPTIM_TRG_SOURCE(hlptim->Init.Trigger.Source));
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	695b      	ldr	r3, [r3, #20]
 80093ce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80093d2:	4293      	cmp	r3, r2
 80093d4:	d02b      	beq.n	800942e <HAL_LPTIM_Init+0x15e>
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	695b      	ldr	r3, [r3, #20]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d027      	beq.n	800942e <HAL_LPTIM_Init+0x15e>
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	695b      	ldr	r3, [r3, #20]
 80093e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80093e6:	d022      	beq.n	800942e <HAL_LPTIM_Init+0x15e>
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	695b      	ldr	r3, [r3, #20]
 80093ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80093f0:	d01d      	beq.n	800942e <HAL_LPTIM_Init+0x15e>
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	695b      	ldr	r3, [r3, #20]
 80093f6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80093fa:	d018      	beq.n	800942e <HAL_LPTIM_Init+0x15e>
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	695b      	ldr	r3, [r3, #20]
 8009400:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009404:	d013      	beq.n	800942e <HAL_LPTIM_Init+0x15e>
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	695b      	ldr	r3, [r3, #20]
 800940a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800940e:	d00e      	beq.n	800942e <HAL_LPTIM_Init+0x15e>
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	695b      	ldr	r3, [r3, #20]
 8009414:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009418:	d009      	beq.n	800942e <HAL_LPTIM_Init+0x15e>
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	695b      	ldr	r3, [r3, #20]
 800941e:	f5b3 4f60 	cmp.w	r3, #57344	@ 0xe000
 8009422:	d004      	beq.n	800942e <HAL_LPTIM_Init+0x15e>
 8009424:	f44f 7183 	mov.w	r1, #262	@ 0x106
 8009428:	483f      	ldr	r0, [pc, #252]	@ (8009528 <HAL_LPTIM_Init+0x258>)
 800942a:	f7fe f983 	bl	8007734 <assert_failed>
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	695b      	ldr	r3, [r3, #20]
 8009432:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009436:	4293      	cmp	r3, r2
 8009438:	d028      	beq.n	800948c <HAL_LPTIM_Init+0x1bc>
  {
    assert_param(IS_LPTIM_EXT_TRG_POLARITY(hlptim->Init.Trigger.ActiveEdge));
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	699b      	ldr	r3, [r3, #24]
 800943e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009442:	d00e      	beq.n	8009462 <HAL_LPTIM_Init+0x192>
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	699b      	ldr	r3, [r3, #24]
 8009448:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800944c:	d009      	beq.n	8009462 <HAL_LPTIM_Init+0x192>
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	699b      	ldr	r3, [r3, #24]
 8009452:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8009456:	d004      	beq.n	8009462 <HAL_LPTIM_Init+0x192>
 8009458:	f240 1109 	movw	r1, #265	@ 0x109
 800945c:	4832      	ldr	r0, [pc, #200]	@ (8009528 <HAL_LPTIM_Init+0x258>)
 800945e:	f7fe f969 	bl	8007734 <assert_failed>
    assert_param(IS_LPTIM_TRIG_SAMPLE_TIME(hlptim->Init.Trigger.SampleTime));
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	69db      	ldr	r3, [r3, #28]
 8009466:	2b00      	cmp	r3, #0
 8009468:	d010      	beq.n	800948c <HAL_LPTIM_Init+0x1bc>
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	69db      	ldr	r3, [r3, #28]
 800946e:	2b40      	cmp	r3, #64	@ 0x40
 8009470:	d00c      	beq.n	800948c <HAL_LPTIM_Init+0x1bc>
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	69db      	ldr	r3, [r3, #28]
 8009476:	2b80      	cmp	r3, #128	@ 0x80
 8009478:	d008      	beq.n	800948c <HAL_LPTIM_Init+0x1bc>
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	69db      	ldr	r3, [r3, #28]
 800947e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009480:	d004      	beq.n	800948c <HAL_LPTIM_Init+0x1bc>
 8009482:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 8009486:	4828      	ldr	r0, [pc, #160]	@ (8009528 <HAL_LPTIM_Init+0x258>)
 8009488:	f7fe f954 	bl	8007734 <assert_failed>
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	6a1b      	ldr	r3, [r3, #32]
 8009490:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009494:	d008      	beq.n	80094a8 <HAL_LPTIM_Init+0x1d8>
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	6a1b      	ldr	r3, [r3, #32]
 800949a:	2b00      	cmp	r3, #0
 800949c:	d004      	beq.n	80094a8 <HAL_LPTIM_Init+0x1d8>
 800949e:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 80094a2:	4821      	ldr	r0, [pc, #132]	@ (8009528 <HAL_LPTIM_Init+0x258>)
 80094a4:	f7fe f946 	bl	8007734 <assert_failed>
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d009      	beq.n	80094c4 <HAL_LPTIM_Init+0x1f4>
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094b4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80094b8:	d004      	beq.n	80094c4 <HAL_LPTIM_Init+0x1f4>
 80094ba:	f240 110d 	movw	r1, #269	@ 0x10d
 80094be:	481a      	ldr	r0, [pc, #104]	@ (8009528 <HAL_LPTIM_Init+0x258>)
 80094c0:	f7fe f938 	bl	8007734 <assert_failed>
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d009      	beq.n	80094e0 <HAL_LPTIM_Init+0x210>
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094d0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80094d4:	d004      	beq.n	80094e0 <HAL_LPTIM_Init+0x210>
 80094d6:	f44f 7187 	mov.w	r1, #270	@ 0x10e
 80094da:	4813      	ldr	r0, [pc, #76]	@ (8009528 <HAL_LPTIM_Init+0x258>)
 80094dc:	f7fe f92a 	bl	8007734 <assert_failed>
#if defined(LPTIM_RCR_REP)
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));
#endif

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80094e6:	b2db      	uxtb	r3, r3
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d106      	bne.n	80094fa <HAL_LPTIM_Init+0x22a>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	2200      	movs	r2, #0
 80094f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 80094f4:	6878      	ldr	r0, [r7, #4]
 80094f6:	f7fd ff89 	bl	800740c <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	2202      	movs	r2, #2
 80094fe:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  }

#endif

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	68db      	ldr	r3, [r3, #12]
 8009508:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	685b      	ldr	r3, [r3, #4]
 800950e:	2b01      	cmp	r3, #1
 8009510:	d00c      	beq.n	800952c <HAL_LPTIM_Init+0x25c>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009516:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800951a:	d10b      	bne.n	8009534 <HAL_LPTIM_Init+0x264>
 800951c:	e006      	b.n	800952c <HAL_LPTIM_Init+0x25c>
 800951e:	bf00      	nop
 8009520:	40007c00 	.word	0x40007c00
 8009524:	40009400 	.word	0x40009400
 8009528:	080124b4 	.word	0x080124b4
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	f023 031e 	bic.w	r3, r3, #30
 8009532:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	695b      	ldr	r3, [r3, #20]
 8009538:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800953c:	4293      	cmp	r3, r2
 800953e:	d005      	beq.n	800954c <HAL_LPTIM_Init+0x27c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8009546:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800954a:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 800954c:	68fa      	ldr	r2, [r7, #12]
 800954e:	4b61      	ldr	r3, [pc, #388]	@ (80096d4 <HAL_LPTIM_Init+0x404>)
 8009550:	4013      	ands	r3, r2
 8009552:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800955c:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8009562:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.OutputPolarity  |
 8009568:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 800956e:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8009570:	68fa      	ldr	r2, [r7, #12]
 8009572:	4313      	orrs	r3, r2
 8009574:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	685b      	ldr	r3, [r3, #4]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d107      	bne.n	800958e <HAL_LPTIM_Init+0x2be>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8009586:	4313      	orrs	r3, r2
 8009588:	68fa      	ldr	r2, [r7, #12]
 800958a:	4313      	orrs	r3, r2
 800958c:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	685b      	ldr	r3, [r3, #4]
 8009592:	2b01      	cmp	r3, #1
 8009594:	d004      	beq.n	80095a0 <HAL_LPTIM_Init+0x2d0>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800959a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800959e:	d107      	bne.n	80095b0 <HAL_LPTIM_Init+0x2e0>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 80095a8:	4313      	orrs	r3, r2
 80095aa:	68fa      	ldr	r2, [r7, #12]
 80095ac:	4313      	orrs	r3, r2
 80095ae:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	695b      	ldr	r3, [r3, #20]
 80095b4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80095b8:	4293      	cmp	r3, r2
 80095ba:	d00a      	beq.n	80095d2 <HAL_LPTIM_Init+0x302>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80095c4:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 80095ca:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80095cc:	68fa      	ldr	r2, [r7, #12]
 80095ce:	4313      	orrs	r3, r2
 80095d0:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	68fa      	ldr	r2, [r7, #12]
 80095d8:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	4a3e      	ldr	r2, [pc, #248]	@ (80096d8 <HAL_LPTIM_Init+0x408>)
 80095e0:	4293      	cmp	r3, r2
 80095e2:	d141      	bne.n	8009668 <HAL_LPTIM_Init+0x398>
  {
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	4a3b      	ldr	r2, [pc, #236]	@ (80096d8 <HAL_LPTIM_Init+0x408>)
 80095ea:	4293      	cmp	r3, r2
 80095ec:	d107      	bne.n	80095fe <HAL_LPTIM_Init+0x32e>
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d01d      	beq.n	8009632 <HAL_LPTIM_Init+0x362>
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095fa:	2b01      	cmp	r3, #1
 80095fc:	d019      	beq.n	8009632 <HAL_LPTIM_Init+0x362>
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	4a36      	ldr	r2, [pc, #216]	@ (80096dc <HAL_LPTIM_Init+0x40c>)
 8009604:	4293      	cmp	r3, r2
 8009606:	d10f      	bne.n	8009628 <HAL_LPTIM_Init+0x358>
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800960c:	2b00      	cmp	r3, #0
 800960e:	d010      	beq.n	8009632 <HAL_LPTIM_Init+0x362>
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009614:	2b01      	cmp	r3, #1
 8009616:	d00c      	beq.n	8009632 <HAL_LPTIM_Init+0x362>
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800961c:	2b02      	cmp	r3, #2
 800961e:	d008      	beq.n	8009632 <HAL_LPTIM_Init+0x362>
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009624:	2b03      	cmp	r3, #3
 8009626:	d004      	beq.n	8009632 <HAL_LPTIM_Init+0x362>
 8009628:	f240 117f 	movw	r1, #383	@ 0x17f
 800962c:	482c      	ldr	r0, [pc, #176]	@ (80096e0 <HAL_LPTIM_Init+0x410>)
 800962e:	f7fe f881 	bl	8007734 <assert_failed>
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	4a28      	ldr	r2, [pc, #160]	@ (80096d8 <HAL_LPTIM_Init+0x408>)
 8009638:	4293      	cmp	r3, r2
 800963a:	d107      	bne.n	800964c <HAL_LPTIM_Init+0x37c>
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009640:	2b00      	cmp	r3, #0
 8009642:	d008      	beq.n	8009656 <HAL_LPTIM_Init+0x386>
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009648:	2b02      	cmp	r3, #2
 800964a:	d004      	beq.n	8009656 <HAL_LPTIM_Init+0x386>
 800964c:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8009650:	4823      	ldr	r0, [pc, #140]	@ (80096e0 <HAL_LPTIM_Init+0x410>)
 8009652:	f7fe f86f 	bl	8007734 <assert_failed>

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	430a      	orrs	r2, r1
 8009664:	621a      	str	r2, [r3, #32]
 8009666:	e02b      	b.n	80096c0 <HAL_LPTIM_Init+0x3f0>
  }
  else
  {
    /* Check LPTIM Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	4a1a      	ldr	r2, [pc, #104]	@ (80096d8 <HAL_LPTIM_Init+0x408>)
 800966e:	4293      	cmp	r3, r2
 8009670:	d107      	bne.n	8009682 <HAL_LPTIM_Init+0x3b2>
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009676:	2b00      	cmp	r3, #0
 8009678:	d01d      	beq.n	80096b6 <HAL_LPTIM_Init+0x3e6>
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800967e:	2b01      	cmp	r3, #1
 8009680:	d019      	beq.n	80096b6 <HAL_LPTIM_Init+0x3e6>
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	4a15      	ldr	r2, [pc, #84]	@ (80096dc <HAL_LPTIM_Init+0x40c>)
 8009688:	4293      	cmp	r3, r2
 800968a:	d10f      	bne.n	80096ac <HAL_LPTIM_Init+0x3dc>
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009690:	2b00      	cmp	r3, #0
 8009692:	d010      	beq.n	80096b6 <HAL_LPTIM_Init+0x3e6>
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009698:	2b01      	cmp	r3, #1
 800969a:	d00c      	beq.n	80096b6 <HAL_LPTIM_Init+0x3e6>
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096a0:	2b02      	cmp	r3, #2
 80096a2:	d008      	beq.n	80096b6 <HAL_LPTIM_Init+0x3e6>
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096a8:	2b03      	cmp	r3, #3
 80096aa:	d004      	beq.n	80096b6 <HAL_LPTIM_Init+0x3e6>
 80096ac:	f44f 71c4 	mov.w	r1, #392	@ 0x188
 80096b0:	480b      	ldr	r0, [pc, #44]	@ (80096e0 <HAL_LPTIM_Init+0x410>)
 80096b2:	f7fe f83f 	bl	8007734 <assert_failed>

    /* Configure LPTIM Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	687a      	ldr	r2, [r7, #4]
 80096bc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80096be:	621a      	str	r2, [r3, #32]
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	2201      	movs	r2, #1
 80096c4:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 80096c8:	2300      	movs	r3, #0
}
 80096ca:	4618      	mov	r0, r3
 80096cc:	3710      	adds	r7, #16
 80096ce:	46bd      	mov	sp, r7
 80096d0:	bd80      	pop	{r7, pc}
 80096d2:	bf00      	nop
 80096d4:	ff19f1fe 	.word	0xff19f1fe
 80096d8:	40007c00 	.word	0x40007c00
 80096dc:	40009400 	.word	0x40009400
 80096e0:	080124b4 	.word	0x080124b4

080096e4 <HAL_LPTIM_Encoder_Start>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0001 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Encoder_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 80096e4:	b580      	push	{r7, lr}
 80096e6:	b084      	sub	sp, #16
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	6078      	str	r0, [r7, #4]
 80096ec:	6039      	str	r1, [r7, #0]
  uint32_t          tmpcfgr;

  /* Check the parameters */
  assert_param(IS_LPTIM_ENCODER_INTERFACE_INSTANCE(hlptim->Instance));
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	4a3f      	ldr	r2, [pc, #252]	@ (80097f0 <HAL_LPTIM_Encoder_Start+0x10c>)
 80096f4:	4293      	cmp	r3, r2
 80096f6:	d004      	beq.n	8009702 <HAL_LPTIM_Encoder_Start+0x1e>
 80096f8:	f240 41ca 	movw	r1, #1226	@ 0x4ca
 80096fc:	483d      	ldr	r0, [pc, #244]	@ (80097f4 <HAL_LPTIM_Encoder_Start+0x110>)
 80096fe:	f7fe f819 	bl	8007734 <assert_failed>
  assert_param(IS_LPTIM_PERIOD(Period));
 8009702:	683b      	ldr	r3, [r7, #0]
 8009704:	2b00      	cmp	r3, #0
 8009706:	d003      	beq.n	8009710 <HAL_LPTIM_Encoder_Start+0x2c>
 8009708:	683b      	ldr	r3, [r7, #0]
 800970a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800970e:	d304      	bcc.n	800971a <HAL_LPTIM_Encoder_Start+0x36>
 8009710:	f240 41cb 	movw	r1, #1227	@ 0x4cb
 8009714:	4837      	ldr	r0, [pc, #220]	@ (80097f4 <HAL_LPTIM_Encoder_Start+0x110>)
 8009716:	f7fe f80d 	bl	8007734 <assert_failed>
  assert_param(hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC);
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	685b      	ldr	r3, [r3, #4]
 800971e:	2b00      	cmp	r3, #0
 8009720:	d004      	beq.n	800972c <HAL_LPTIM_Encoder_Start+0x48>
 8009722:	f240 41cc 	movw	r1, #1228	@ 0x4cc
 8009726:	4833      	ldr	r0, [pc, #204]	@ (80097f4 <HAL_LPTIM_Encoder_Start+0x110>)
 8009728:	f7fe f804 	bl	8007734 <assert_failed>
  assert_param(hlptim->Init.Clock.Prescaler == LPTIM_PRESCALER_DIV1);
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	689b      	ldr	r3, [r3, #8]
 8009730:	2b00      	cmp	r3, #0
 8009732:	d004      	beq.n	800973e <HAL_LPTIM_Encoder_Start+0x5a>
 8009734:	f240 41cd 	movw	r1, #1229	@ 0x4cd
 8009738:	482e      	ldr	r0, [pc, #184]	@ (80097f4 <HAL_LPTIM_Encoder_Start+0x110>)
 800973a:	f7fd fffb 	bl	8007734 <assert_failed>
  assert_param(IS_LPTIM_CLOCK_POLARITY(hlptim->Init.UltraLowPowerClock.Polarity));
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	68db      	ldr	r3, [r3, #12]
 8009742:	2b00      	cmp	r3, #0
 8009744:	d00c      	beq.n	8009760 <HAL_LPTIM_Encoder_Start+0x7c>
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	68db      	ldr	r3, [r3, #12]
 800974a:	2b02      	cmp	r3, #2
 800974c:	d008      	beq.n	8009760 <HAL_LPTIM_Encoder_Start+0x7c>
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	68db      	ldr	r3, [r3, #12]
 8009752:	2b04      	cmp	r3, #4
 8009754:	d004      	beq.n	8009760 <HAL_LPTIM_Encoder_Start+0x7c>
 8009756:	f240 41ce 	movw	r1, #1230	@ 0x4ce
 800975a:	4826      	ldr	r0, [pc, #152]	@ (80097f4 <HAL_LPTIM_Encoder_Start+0x110>)
 800975c:	f7fd ffea 	bl	8007734 <assert_failed>

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	2202      	movs	r2, #2
 8009764:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	68db      	ldr	r3, [r3, #12]
 800976e:	60fb      	str	r3, [r7, #12]

  /* Clear CKPOL bits */
  tmpcfgr &= (uint32_t)(~LPTIM_CFGR_CKPOL);
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	f023 0306 	bic.w	r3, r3, #6
 8009776:	60fb      	str	r3, [r7, #12]

  /* Set Input polarity */
  tmpcfgr |=  hlptim->Init.UltraLowPowerClock.Polarity;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	68db      	ldr	r3, [r3, #12]
 800977c:	68fa      	ldr	r2, [r7, #12]
 800977e:	4313      	orrs	r3, r2
 8009780:	60fb      	str	r3, [r7, #12]

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	68fa      	ldr	r2, [r7, #12]
 8009788:	60da      	str	r2, [r3, #12]

  /* Set ENC bit to enable the encoder interface */
  hlptim->Instance->CFGR |= LPTIM_CFGR_ENC;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	68da      	ldr	r2, [r3, #12]
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8009798:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	691a      	ldr	r2, [r3, #16]
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	f042 0201 	orr.w	r2, r2, #1
 80097a8:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	2210      	movs	r2, #16
 80097b0:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	683a      	ldr	r2, [r7, #0]
 80097b8:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 80097ba:	2110      	movs	r1, #16
 80097bc:	6878      	ldr	r0, [r7, #4]
 80097be:	f000 f93d 	bl	8009a3c <LPTIM_WaitForFlag>
 80097c2:	4603      	mov	r3, r0
 80097c4:	2b03      	cmp	r3, #3
 80097c6:	d101      	bne.n	80097cc <HAL_LPTIM_Encoder_Start+0xe8>
  {
    return HAL_TIMEOUT;
 80097c8:	2303      	movs	r3, #3
 80097ca:	e00c      	b.n	80097e6 <HAL_LPTIM_Encoder_Start+0x102>
  }

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	691a      	ldr	r2, [r3, #16]
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	f042 0204 	orr.w	r2, r2, #4
 80097da:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	2201      	movs	r2, #1
 80097e0:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 80097e4:	2300      	movs	r3, #0
}
 80097e6:	4618      	mov	r0, r3
 80097e8:	3710      	adds	r7, #16
 80097ea:	46bd      	mov	sp, r7
 80097ec:	bd80      	pop	{r7, pc}
 80097ee:	bf00      	nop
 80097f0:	40007c00 	.word	0x40007c00
 80097f4:	080124b4 	.word	0x080124b4

080097f8 <HAL_LPTIM_Encoder_Stop>:
  * @brief  Stop the Encoder interface.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Encoder_Stop(LPTIM_HandleTypeDef *hlptim)
{
 80097f8:	b580      	push	{r7, lr}
 80097fa:	b082      	sub	sp, #8
 80097fc:	af00      	add	r7, sp, #0
 80097fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_ENCODER_INTERFACE_INSTANCE(hlptim->Instance));
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	4a13      	ldr	r2, [pc, #76]	@ (8009854 <HAL_LPTIM_Encoder_Stop+0x5c>)
 8009806:	4293      	cmp	r3, r2
 8009808:	d004      	beq.n	8009814 <HAL_LPTIM_Encoder_Stop+0x1c>
 800980a:	f240 5103 	movw	r1, #1283	@ 0x503
 800980e:	4812      	ldr	r0, [pc, #72]	@ (8009858 <HAL_LPTIM_Encoder_Stop+0x60>)
 8009810:	f7fd ff90 	bl	8007734 <assert_failed>

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	2202      	movs	r2, #2
 8009818:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 800981c:	6878      	ldr	r0, [r7, #4]
 800981e:	f000 f93d 	bl	8009a9c <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8009822:	6878      	ldr	r0, [r7, #4]
 8009824:	f000 f8fb 	bl	8009a1e <HAL_LPTIM_GetState>
 8009828:	4603      	mov	r3, r0
 800982a:	2b03      	cmp	r3, #3
 800982c:	d101      	bne.n	8009832 <HAL_LPTIM_Encoder_Stop+0x3a>
  {
    return HAL_TIMEOUT;
 800982e:	2303      	movs	r3, #3
 8009830:	e00c      	b.n	800984c <HAL_LPTIM_Encoder_Stop+0x54>
  }

  /* Reset ENC bit to disable the encoder interface */
  hlptim->Instance->CFGR &= ~LPTIM_CFGR_ENC;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	68da      	ldr	r2, [r3, #12]
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8009840:	60da      	str	r2, [r3, #12]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	2201      	movs	r2, #1
 8009846:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 800984a:	2300      	movs	r3, #0
}
 800984c:	4618      	mov	r0, r3
 800984e:	3708      	adds	r7, #8
 8009850:	46bd      	mov	sp, r7
 8009852:	bd80      	pop	{r7, pc}
 8009854:	40007c00 	.word	0x40007c00
 8009858:	080124b4 	.word	0x080124b4

0800985c <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 800985c:	b580      	push	{r7, lr}
 800985e:	b082      	sub	sp, #8
 8009860:	af00      	add	r7, sp, #0
 8009862:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	f003 0301 	and.w	r3, r3, #1
 800986e:	2b01      	cmp	r3, #1
 8009870:	d10d      	bne.n	800988e <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	689b      	ldr	r3, [r3, #8]
 8009878:	f003 0301 	and.w	r3, r3, #1
 800987c:	2b01      	cmp	r3, #1
 800987e:	d106      	bne.n	800988e <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	2201      	movs	r2, #1
 8009886:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 8009888:	6878      	ldr	r0, [r7, #4]
 800988a:	f000 f882 	bl	8009992 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	f003 0302 	and.w	r3, r3, #2
 8009898:	2b02      	cmp	r3, #2
 800989a:	d10d      	bne.n	80098b8 <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	689b      	ldr	r3, [r3, #8]
 80098a2:	f003 0302 	and.w	r3, r3, #2
 80098a6:	2b02      	cmp	r3, #2
 80098a8:	d106      	bne.n	80098b8 <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	2202      	movs	r2, #2
 80098b0:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 80098b2:	6878      	ldr	r0, [r7, #4]
 80098b4:	f000 f877 	bl	80099a6 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	f003 0304 	and.w	r3, r3, #4
 80098c2:	2b04      	cmp	r3, #4
 80098c4:	d10d      	bne.n	80098e2 <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	689b      	ldr	r3, [r3, #8]
 80098cc:	f003 0304 	and.w	r3, r3, #4
 80098d0:	2b04      	cmp	r3, #4
 80098d2:	d106      	bne.n	80098e2 <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	2204      	movs	r2, #4
 80098da:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 80098dc:	6878      	ldr	r0, [r7, #4]
 80098de:	f000 f86c 	bl	80099ba <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	f003 0308 	and.w	r3, r3, #8
 80098ec:	2b08      	cmp	r3, #8
 80098ee:	d10d      	bne.n	800990c <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	689b      	ldr	r3, [r3, #8]
 80098f6:	f003 0308 	and.w	r3, r3, #8
 80098fa:	2b08      	cmp	r3, #8
 80098fc:	d106      	bne.n	800990c <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	2208      	movs	r2, #8
 8009904:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8009906:	6878      	ldr	r0, [r7, #4]
 8009908:	f000 f861 	bl	80099ce <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	f003 0310 	and.w	r3, r3, #16
 8009916:	2b10      	cmp	r3, #16
 8009918:	d10d      	bne.n	8009936 <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	689b      	ldr	r3, [r3, #8]
 8009920:	f003 0310 	and.w	r3, r3, #16
 8009924:	2b10      	cmp	r3, #16
 8009926:	d106      	bne.n	8009936 <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	2210      	movs	r2, #16
 800992e:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8009930:	6878      	ldr	r0, [r7, #4]
 8009932:	f000 f856 	bl	80099e2 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	f003 0320 	and.w	r3, r3, #32
 8009940:	2b20      	cmp	r3, #32
 8009942:	d10d      	bne.n	8009960 <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	689b      	ldr	r3, [r3, #8]
 800994a:	f003 0320 	and.w	r3, r3, #32
 800994e:	2b20      	cmp	r3, #32
 8009950:	d106      	bne.n	8009960 <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	2220      	movs	r2, #32
 8009958:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 800995a:	6878      	ldr	r0, [r7, #4]
 800995c:	f000 f84b 	bl	80099f6 <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800996a:	2b40      	cmp	r3, #64	@ 0x40
 800996c:	d10d      	bne.n	800998a <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	689b      	ldr	r3, [r3, #8]
 8009974:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009978:	2b40      	cmp	r3, #64	@ 0x40
 800997a:	d106      	bne.n	800998a <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	2240      	movs	r2, #64	@ 0x40
 8009982:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8009984:	6878      	ldr	r0, [r7, #4]
 8009986:	f000 f840 	bl	8009a0a <HAL_LPTIM_DirectionDownCallback>
      HAL_LPTIM_RepCounterWriteCallback(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
#endif
}
 800998a:	bf00      	nop
 800998c:	3708      	adds	r7, #8
 800998e:	46bd      	mov	sp, r7
 8009990:	bd80      	pop	{r7, pc}

08009992 <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8009992:	b480      	push	{r7}
 8009994:	b083      	sub	sp, #12
 8009996:	af00      	add	r7, sp, #0
 8009998:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 800999a:	bf00      	nop
 800999c:	370c      	adds	r7, #12
 800999e:	46bd      	mov	sp, r7
 80099a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a4:	4770      	bx	lr

080099a6 <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 80099a6:	b480      	push	{r7}
 80099a8:	b083      	sub	sp, #12
 80099aa:	af00      	add	r7, sp, #0
 80099ac:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 80099ae:	bf00      	nop
 80099b0:	370c      	adds	r7, #12
 80099b2:	46bd      	mov	sp, r7
 80099b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b8:	4770      	bx	lr

080099ba <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 80099ba:	b480      	push	{r7}
 80099bc:	b083      	sub	sp, #12
 80099be:	af00      	add	r7, sp, #0
 80099c0:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 80099c2:	bf00      	nop
 80099c4:	370c      	adds	r7, #12
 80099c6:	46bd      	mov	sp, r7
 80099c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099cc:	4770      	bx	lr

080099ce <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 80099ce:	b480      	push	{r7}
 80099d0:	b083      	sub	sp, #12
 80099d2:	af00      	add	r7, sp, #0
 80099d4:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 80099d6:	bf00      	nop
 80099d8:	370c      	adds	r7, #12
 80099da:	46bd      	mov	sp, r7
 80099dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e0:	4770      	bx	lr

080099e2 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 80099e2:	b480      	push	{r7}
 80099e4:	b083      	sub	sp, #12
 80099e6:	af00      	add	r7, sp, #0
 80099e8:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 80099ea:	bf00      	nop
 80099ec:	370c      	adds	r7, #12
 80099ee:	46bd      	mov	sp, r7
 80099f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099f4:	4770      	bx	lr

080099f6 <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 80099f6:	b480      	push	{r7}
 80099f8:	b083      	sub	sp, #12
 80099fa:	af00      	add	r7, sp, #0
 80099fc:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 80099fe:	bf00      	nop
 8009a00:	370c      	adds	r7, #12
 8009a02:	46bd      	mov	sp, r7
 8009a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a08:	4770      	bx	lr

08009a0a <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8009a0a:	b480      	push	{r7}
 8009a0c:	b083      	sub	sp, #12
 8009a0e:	af00      	add	r7, sp, #0
 8009a10:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8009a12:	bf00      	nop
 8009a14:	370c      	adds	r7, #12
 8009a16:	46bd      	mov	sp, r7
 8009a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1c:	4770      	bx	lr

08009a1e <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(const LPTIM_HandleTypeDef *hlptim)
{
 8009a1e:	b480      	push	{r7}
 8009a20:	b083      	sub	sp, #12
 8009a22:	af00      	add	r7, sp, #0
 8009a24:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8009a2c:	b2db      	uxtb	r3, r3
}
 8009a2e:	4618      	mov	r0, r3
 8009a30:	370c      	adds	r7, #12
 8009a32:	46bd      	mov	sp, r7
 8009a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a38:	4770      	bx	lr
	...

08009a3c <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8009a3c:	b480      	push	{r7}
 8009a3e:	b085      	sub	sp, #20
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	6078      	str	r0, [r7, #4]
 8009a44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8009a46:	2300      	movs	r3, #0
 8009a48:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8009a4a:	4b12      	ldr	r3, [pc, #72]	@ (8009a94 <LPTIM_WaitForFlag+0x58>)
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	4a12      	ldr	r2, [pc, #72]	@ (8009a98 <LPTIM_WaitForFlag+0x5c>)
 8009a50:	fba2 2303 	umull	r2, r3, r2, r3
 8009a54:	0b9b      	lsrs	r3, r3, #14
 8009a56:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009a5a:	fb02 f303 	mul.w	r3, r2, r3
 8009a5e:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8009a60:	68bb      	ldr	r3, [r7, #8]
 8009a62:	3b01      	subs	r3, #1
 8009a64:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 8009a66:	68bb      	ldr	r3, [r7, #8]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d101      	bne.n	8009a70 <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 8009a6c:	2303      	movs	r3, #3
 8009a6e:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	681a      	ldr	r2, [r3, #0]
 8009a76:	683b      	ldr	r3, [r7, #0]
 8009a78:	4013      	ands	r3, r2
 8009a7a:	683a      	ldr	r2, [r7, #0]
 8009a7c:	429a      	cmp	r2, r3
 8009a7e:	d002      	beq.n	8009a86 <LPTIM_WaitForFlag+0x4a>
 8009a80:	68bb      	ldr	r3, [r7, #8]
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d1ec      	bne.n	8009a60 <LPTIM_WaitForFlag+0x24>

  return result;
 8009a86:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a88:	4618      	mov	r0, r3
 8009a8a:	3714      	adds	r7, #20
 8009a8c:	46bd      	mov	sp, r7
 8009a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a92:	4770      	bx	lr
 8009a94:	20000060 	.word	0x20000060
 8009a98:	d1b71759 	.word	0xd1b71759

08009a9c <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 8009a9c:	b580      	push	{r7, lr}
 8009a9e:	b08c      	sub	sp, #48	@ 0x30
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	6078      	str	r0, [r7, #4]
  uint32_t tmpclksource = 0;
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009aa8:	f3ef 8310 	mrs	r3, PRIMASK
 8009aac:	60fb      	str	r3, [r7, #12]
  return(result);
 8009aae:	68fb      	ldr	r3, [r7, #12]
#if defined(LPTIM_RCR_REP)
  uint32_t tmpRCR;
#endif

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8009ab0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009ab2:	2301      	movs	r3, #1
 8009ab4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009ab6:	693b      	ldr	r3, [r7, #16]
 8009ab8:	f383 8810 	msr	PRIMASK, r3
}
 8009abc:	bf00      	nop
  __set_PRIMASK(1) ;

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	4a73      	ldr	r2, [pc, #460]	@ (8009c90 <LPTIM_Disable+0x1f4>)
 8009ac4:	4293      	cmp	r3, r2
 8009ac6:	d003      	beq.n	8009ad0 <LPTIM_Disable+0x34>
 8009ac8:	4a72      	ldr	r2, [pc, #456]	@ (8009c94 <LPTIM_Disable+0x1f8>)
 8009aca:	4293      	cmp	r3, r2
 8009acc:	d007      	beq.n	8009ade <LPTIM_Disable+0x42>
    case LPTIM2_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
      break;
#endif /* LPTIM2 */
    default:
      break;
 8009ace:	e00d      	b.n	8009aec <LPTIM_Disable+0x50>
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 8009ad0:	4b71      	ldr	r3, [pc, #452]	@ (8009c98 <LPTIM_Disable+0x1fc>)
 8009ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ad6:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8009ada:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 8009adc:	e006      	b.n	8009aec <LPTIM_Disable+0x50>
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
 8009ade:	4b6e      	ldr	r3, [pc, #440]	@ (8009c98 <LPTIM_Disable+0x1fc>)
 8009ae0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ae4:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8009ae8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 8009aea:	bf00      	nop
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	689b      	ldr	r3, [r3, #8]
 8009af2:	627b      	str	r3, [r7, #36]	@ 0x24
  tmpCFGR = hlptim->Instance->CFGR;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	68db      	ldr	r3, [r3, #12]
 8009afa:	623b      	str	r3, [r7, #32]
  tmpCMP = hlptim->Instance->CMP;
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	695b      	ldr	r3, [r3, #20]
 8009b02:	61fb      	str	r3, [r7, #28]
  tmpARR = hlptim->Instance->ARR;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	699b      	ldr	r3, [r3, #24]
 8009b0a:	61bb      	str	r3, [r7, #24]
  tmpOR = hlptim->Instance->OR;
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	6a1b      	ldr	r3, [r3, #32]
 8009b12:	617b      	str	r3, [r7, #20]
#if defined(LPTIM_RCR_REP)
  tmpRCR = hlptim->Instance->RCR;
#endif

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	4a5d      	ldr	r2, [pc, #372]	@ (8009c90 <LPTIM_Disable+0x1f4>)
 8009b1a:	4293      	cmp	r3, r2
 8009b1c:	d003      	beq.n	8009b26 <LPTIM_Disable+0x8a>
 8009b1e:	4a5d      	ldr	r2, [pc, #372]	@ (8009c94 <LPTIM_Disable+0x1f8>)
 8009b20:	4293      	cmp	r3, r2
 8009b22:	d00d      	beq.n	8009b40 <LPTIM_Disable+0xa4>
      __HAL_RCC_LPTIM2_FORCE_RESET();
      __HAL_RCC_LPTIM2_RELEASE_RESET();
      break;
#endif /* LPTIM2 */
    default:
      break;
 8009b24:	e019      	b.n	8009b5a <LPTIM_Disable+0xbe>
      __HAL_RCC_LPTIM1_FORCE_RESET();
 8009b26:	4b5c      	ldr	r3, [pc, #368]	@ (8009c98 <LPTIM_Disable+0x1fc>)
 8009b28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b2a:	4a5b      	ldr	r2, [pc, #364]	@ (8009c98 <LPTIM_Disable+0x1fc>)
 8009b2c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009b30:	6393      	str	r3, [r2, #56]	@ 0x38
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 8009b32:	4b59      	ldr	r3, [pc, #356]	@ (8009c98 <LPTIM_Disable+0x1fc>)
 8009b34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b36:	4a58      	ldr	r2, [pc, #352]	@ (8009c98 <LPTIM_Disable+0x1fc>)
 8009b38:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009b3c:	6393      	str	r3, [r2, #56]	@ 0x38
      break;
 8009b3e:	e00c      	b.n	8009b5a <LPTIM_Disable+0xbe>
      __HAL_RCC_LPTIM2_FORCE_RESET();
 8009b40:	4b55      	ldr	r3, [pc, #340]	@ (8009c98 <LPTIM_Disable+0x1fc>)
 8009b42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b44:	4a54      	ldr	r2, [pc, #336]	@ (8009c98 <LPTIM_Disable+0x1fc>)
 8009b46:	f043 0320 	orr.w	r3, r3, #32
 8009b4a:	63d3      	str	r3, [r2, #60]	@ 0x3c
      __HAL_RCC_LPTIM2_RELEASE_RESET();
 8009b4c:	4b52      	ldr	r3, [pc, #328]	@ (8009c98 <LPTIM_Disable+0x1fc>)
 8009b4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b50:	4a51      	ldr	r2, [pc, #324]	@ (8009c98 <LPTIM_Disable+0x1fc>)
 8009b52:	f023 0320 	bic.w	r3, r3, #32
 8009b56:	63d3      	str	r3, [r2, #60]	@ 0x3c
      break;
 8009b58:	bf00      	nop

  /*********** Restore LPTIM Config ***********/
#if defined(LPTIM_RCR_REP)
  if ((tmpCMP != 0UL) || (tmpARR != 0UL) || (tmpRCR != 0UL))
#else
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 8009b5a:	69fb      	ldr	r3, [r7, #28]
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d102      	bne.n	8009b66 <LPTIM_Disable+0xca>
 8009b60:	69bb      	ldr	r3, [r7, #24]
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d075      	beq.n	8009c52 <LPTIM_Disable+0x1b6>
#endif
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	4a49      	ldr	r2, [pc, #292]	@ (8009c90 <LPTIM_Disable+0x1f4>)
 8009b6c:	4293      	cmp	r3, r2
 8009b6e:	d003      	beq.n	8009b78 <LPTIM_Disable+0xdc>
 8009b70:	4a48      	ldr	r2, [pc, #288]	@ (8009c94 <LPTIM_Disable+0x1f8>)
 8009b72:	4293      	cmp	r3, r2
 8009b74:	d009      	beq.n	8009b8a <LPTIM_Disable+0xee>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
        break;
#endif /* LPTIM2 */
      default:
        break;
 8009b76:	e011      	b.n	8009b9c <LPTIM_Disable+0x100>
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
 8009b78:	4b47      	ldr	r3, [pc, #284]	@ (8009c98 <LPTIM_Disable+0x1fc>)
 8009b7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b7e:	4a46      	ldr	r2, [pc, #280]	@ (8009c98 <LPTIM_Disable+0x1fc>)
 8009b80:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 8009b84:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
        break;
 8009b88:	e008      	b.n	8009b9c <LPTIM_Disable+0x100>
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
 8009b8a:	4b43      	ldr	r3, [pc, #268]	@ (8009c98 <LPTIM_Disable+0x1fc>)
 8009b8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b90:	4a41      	ldr	r2, [pc, #260]	@ (8009c98 <LPTIM_Disable+0x1fc>)
 8009b92:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8009b96:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
        break;
 8009b9a:	bf00      	nop
    }

    if (tmpCMP != 0UL)
 8009b9c:	69fb      	ldr	r3, [r7, #28]
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d01a      	beq.n	8009bd8 <LPTIM_Disable+0x13c>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	691a      	ldr	r2, [r3, #16]
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	f042 0201 	orr.w	r2, r2, #1
 8009bb0:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	69fa      	ldr	r2, [r7, #28]
 8009bb8:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8009bba:	2108      	movs	r1, #8
 8009bbc:	6878      	ldr	r0, [r7, #4]
 8009bbe:	f7ff ff3d 	bl	8009a3c <LPTIM_WaitForFlag>
 8009bc2:	4603      	mov	r3, r0
 8009bc4:	2b03      	cmp	r3, #3
 8009bc6:	d103      	bne.n	8009bd0 <LPTIM_Disable+0x134>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	2203      	movs	r2, #3
 8009bcc:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	2208      	movs	r2, #8
 8009bd6:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 8009bd8:	69bb      	ldr	r3, [r7, #24]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d01a      	beq.n	8009c14 <LPTIM_Disable+0x178>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	691a      	ldr	r2, [r3, #16]
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	f042 0201 	orr.w	r2, r2, #1
 8009bec:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	69ba      	ldr	r2, [r7, #24]
 8009bf4:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8009bf6:	2110      	movs	r1, #16
 8009bf8:	6878      	ldr	r0, [r7, #4]
 8009bfa:	f7ff ff1f 	bl	8009a3c <LPTIM_WaitForFlag>
 8009bfe:	4603      	mov	r3, r0
 8009c00:	2b03      	cmp	r3, #3
 8009c02:	d103      	bne.n	8009c0c <LPTIM_Disable+0x170>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	2203      	movs	r2, #3
 8009c08:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	2210      	movs	r2, #16
 8009c12:	605a      	str	r2, [r3, #4]
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
    }
#endif

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	4a1d      	ldr	r2, [pc, #116]	@ (8009c90 <LPTIM_Disable+0x1f4>)
 8009c1a:	4293      	cmp	r3, r2
 8009c1c:	d003      	beq.n	8009c26 <LPTIM_Disable+0x18a>
 8009c1e:	4a1d      	ldr	r2, [pc, #116]	@ (8009c94 <LPTIM_Disable+0x1f8>)
 8009c20:	4293      	cmp	r3, r2
 8009c22:	d00b      	beq.n	8009c3c <LPTIM_Disable+0x1a0>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
        break;
#endif /* LPTIM2 */
      default:
        break;
 8009c24:	e015      	b.n	8009c52 <LPTIM_Disable+0x1b6>
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 8009c26:	4b1c      	ldr	r3, [pc, #112]	@ (8009c98 <LPTIM_Disable+0x1fc>)
 8009c28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c2c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009c30:	4919      	ldr	r1, [pc, #100]	@ (8009c98 <LPTIM_Disable+0x1fc>)
 8009c32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c34:	4313      	orrs	r3, r2
 8009c36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
        break;
 8009c3a:	e00a      	b.n	8009c52 <LPTIM_Disable+0x1b6>
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
 8009c3c:	4b16      	ldr	r3, [pc, #88]	@ (8009c98 <LPTIM_Disable+0x1fc>)
 8009c3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c42:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009c46:	4914      	ldr	r1, [pc, #80]	@ (8009c98 <LPTIM_Disable+0x1fc>)
 8009c48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c4a:	4313      	orrs	r3, r2
 8009c4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
        break;
 8009c50:	bf00      	nop
    }
  }

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	691a      	ldr	r2, [r3, #16]
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	f022 0201 	bic.w	r2, r2, #1
 8009c60:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009c68:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	6a3a      	ldr	r2, [r7, #32]
 8009c70:	60da      	str	r2, [r3, #12]
  hlptim->Instance->OR = tmpOR;
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	697a      	ldr	r2, [r7, #20]
 8009c78:	621a      	str	r2, [r3, #32]
 8009c7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c7c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009c7e:	68bb      	ldr	r3, [r7, #8]
 8009c80:	f383 8810 	msr	PRIMASK, r3
}
 8009c84:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8009c86:	bf00      	nop
 8009c88:	3730      	adds	r7, #48	@ 0x30
 8009c8a:	46bd      	mov	sp, r7
 8009c8c:	bd80      	pop	{r7, pc}
 8009c8e:	bf00      	nop
 8009c90:	40007c00 	.word	0x40007c00
 8009c94:	40009400 	.word	0x40009400
 8009c98:	40021000 	.word	0x40021000

08009c9c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8009c9c:	b480      	push	{r7}
 8009c9e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8009ca0:	4b04      	ldr	r3, [pc, #16]	@ (8009cb4 <HAL_PWREx_GetVoltageRange+0x18>)
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8009ca8:	4618      	mov	r0, r3
 8009caa:	46bd      	mov	sp, r7
 8009cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb0:	4770      	bx	lr
 8009cb2:	bf00      	nop
 8009cb4:	40007000 	.word	0x40007000

08009cb8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009cb8:	b580      	push	{r7, lr}
 8009cba:	b084      	sub	sp, #16
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009cc6:	d007      	beq.n	8009cd8 <HAL_PWREx_ControlVoltageScaling+0x20>
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009cce:	d003      	beq.n	8009cd8 <HAL_PWREx_ControlVoltageScaling+0x20>
 8009cd0:	21a7      	movs	r1, #167	@ 0xa7
 8009cd2:	4826      	ldr	r0, [pc, #152]	@ (8009d6c <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8009cd4:	f7fd fd2e 	bl	8007734 <assert_failed>
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009cde:	d130      	bne.n	8009d42 <HAL_PWREx_ControlVoltageScaling+0x8a>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8009ce0:	4b23      	ldr	r3, [pc, #140]	@ (8009d70 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009ce8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009cec:	d038      	beq.n	8009d60 <HAL_PWREx_ControlVoltageScaling+0xa8>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009cee:	4b20      	ldr	r3, [pc, #128]	@ (8009d70 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009cf6:	4a1e      	ldr	r2, [pc, #120]	@ (8009d70 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8009cf8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009cfc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009cfe:	4b1d      	ldr	r3, [pc, #116]	@ (8009d74 <HAL_PWREx_ControlVoltageScaling+0xbc>)
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	2232      	movs	r2, #50	@ 0x32
 8009d04:	fb02 f303 	mul.w	r3, r2, r3
 8009d08:	4a1b      	ldr	r2, [pc, #108]	@ (8009d78 <HAL_PWREx_ControlVoltageScaling+0xc0>)
 8009d0a:	fba2 2303 	umull	r2, r3, r2, r3
 8009d0e:	0c9b      	lsrs	r3, r3, #18
 8009d10:	3301      	adds	r3, #1
 8009d12:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009d14:	e002      	b.n	8009d1c <HAL_PWREx_ControlVoltageScaling+0x64>
      {
        wait_loop_index--;
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	3b01      	subs	r3, #1
 8009d1a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009d1c:	4b14      	ldr	r3, [pc, #80]	@ (8009d70 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8009d1e:	695b      	ldr	r3, [r3, #20]
 8009d20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009d24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009d28:	d102      	bne.n	8009d30 <HAL_PWREx_ControlVoltageScaling+0x78>
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d1f2      	bne.n	8009d16 <HAL_PWREx_ControlVoltageScaling+0x5e>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009d30:	4b0f      	ldr	r3, [pc, #60]	@ (8009d70 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8009d32:	695b      	ldr	r3, [r3, #20]
 8009d34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009d38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009d3c:	d110      	bne.n	8009d60 <HAL_PWREx_ControlVoltageScaling+0xa8>
      {
        return HAL_TIMEOUT;
 8009d3e:	2303      	movs	r3, #3
 8009d40:	e00f      	b.n	8009d62 <HAL_PWREx_ControlVoltageScaling+0xaa>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8009d42:	4b0b      	ldr	r3, [pc, #44]	@ (8009d70 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009d4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009d4e:	d007      	beq.n	8009d60 <HAL_PWREx_ControlVoltageScaling+0xa8>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009d50:	4b07      	ldr	r3, [pc, #28]	@ (8009d70 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009d58:	4a05      	ldr	r2, [pc, #20]	@ (8009d70 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8009d5a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009d5e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8009d60:	2300      	movs	r3, #0
}
 8009d62:	4618      	mov	r0, r3
 8009d64:	3710      	adds	r7, #16
 8009d66:	46bd      	mov	sp, r7
 8009d68:	bd80      	pop	{r7, pc}
 8009d6a:	bf00      	nop
 8009d6c:	080124f0 	.word	0x080124f0
 8009d70:	40007000 	.word	0x40007000
 8009d74:	20000060 	.word	0x20000060
 8009d78:	431bde83 	.word	0x431bde83

08009d7c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009d7c:	b580      	push	{r7, lr}
 8009d7e:	b088      	sub	sp, #32
 8009d80:	af00      	add	r7, sp, #0
 8009d82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d102      	bne.n	8009d90 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8009d8a:	2301      	movs	r3, #1
 8009d8c:	f000 bcef 	b.w	800a76e <HAL_RCC_OscConfig+0x9f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d008      	beq.n	8009daa <HAL_RCC_OscConfig+0x2e>
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	2b1f      	cmp	r3, #31
 8009d9e:	d904      	bls.n	8009daa <HAL_RCC_OscConfig+0x2e>
 8009da0:	f44f 71d1 	mov.w	r1, #418	@ 0x1a2
 8009da4:	489a      	ldr	r0, [pc, #616]	@ (800a010 <HAL_RCC_OscConfig+0x294>)
 8009da6:	f7fd fcc5 	bl	8007734 <assert_failed>

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009daa:	4b9a      	ldr	r3, [pc, #616]	@ (800a014 <HAL_RCC_OscConfig+0x298>)
 8009dac:	689b      	ldr	r3, [r3, #8]
 8009dae:	f003 030c 	and.w	r3, r3, #12
 8009db2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009db4:	4b97      	ldr	r3, [pc, #604]	@ (800a014 <HAL_RCC_OscConfig+0x298>)
 8009db6:	68db      	ldr	r3, [r3, #12]
 8009db8:	f003 0303 	and.w	r3, r3, #3
 8009dbc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	f003 0310 	and.w	r3, r3, #16
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	f000 813d 	beq.w	800a046 <HAL_RCC_OscConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	699b      	ldr	r3, [r3, #24]
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d008      	beq.n	8009de6 <HAL_RCC_OscConfig+0x6a>
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	699b      	ldr	r3, [r3, #24]
 8009dd8:	2b01      	cmp	r3, #1
 8009dda:	d004      	beq.n	8009de6 <HAL_RCC_OscConfig+0x6a>
 8009ddc:	f240 11ab 	movw	r1, #427	@ 0x1ab
 8009de0:	488b      	ldr	r0, [pc, #556]	@ (800a010 <HAL_RCC_OscConfig+0x294>)
 8009de2:	f7fd fca7 	bl	8007734 <assert_failed>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	69db      	ldr	r3, [r3, #28]
 8009dea:	2bff      	cmp	r3, #255	@ 0xff
 8009dec:	d904      	bls.n	8009df8 <HAL_RCC_OscConfig+0x7c>
 8009dee:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
 8009df2:	4887      	ldr	r0, [pc, #540]	@ (800a010 <HAL_RCC_OscConfig+0x294>)
 8009df4:	f7fd fc9e 	bl	8007734 <assert_failed>
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	6a1b      	ldr	r3, [r3, #32]
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d030      	beq.n	8009e62 <HAL_RCC_OscConfig+0xe6>
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	6a1b      	ldr	r3, [r3, #32]
 8009e04:	2b10      	cmp	r3, #16
 8009e06:	d02c      	beq.n	8009e62 <HAL_RCC_OscConfig+0xe6>
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	6a1b      	ldr	r3, [r3, #32]
 8009e0c:	2b20      	cmp	r3, #32
 8009e0e:	d028      	beq.n	8009e62 <HAL_RCC_OscConfig+0xe6>
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	6a1b      	ldr	r3, [r3, #32]
 8009e14:	2b30      	cmp	r3, #48	@ 0x30
 8009e16:	d024      	beq.n	8009e62 <HAL_RCC_OscConfig+0xe6>
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	6a1b      	ldr	r3, [r3, #32]
 8009e1c:	2b40      	cmp	r3, #64	@ 0x40
 8009e1e:	d020      	beq.n	8009e62 <HAL_RCC_OscConfig+0xe6>
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	6a1b      	ldr	r3, [r3, #32]
 8009e24:	2b50      	cmp	r3, #80	@ 0x50
 8009e26:	d01c      	beq.n	8009e62 <HAL_RCC_OscConfig+0xe6>
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	6a1b      	ldr	r3, [r3, #32]
 8009e2c:	2b60      	cmp	r3, #96	@ 0x60
 8009e2e:	d018      	beq.n	8009e62 <HAL_RCC_OscConfig+0xe6>
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	6a1b      	ldr	r3, [r3, #32]
 8009e34:	2b70      	cmp	r3, #112	@ 0x70
 8009e36:	d014      	beq.n	8009e62 <HAL_RCC_OscConfig+0xe6>
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	6a1b      	ldr	r3, [r3, #32]
 8009e3c:	2b80      	cmp	r3, #128	@ 0x80
 8009e3e:	d010      	beq.n	8009e62 <HAL_RCC_OscConfig+0xe6>
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	6a1b      	ldr	r3, [r3, #32]
 8009e44:	2b90      	cmp	r3, #144	@ 0x90
 8009e46:	d00c      	beq.n	8009e62 <HAL_RCC_OscConfig+0xe6>
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	6a1b      	ldr	r3, [r3, #32]
 8009e4c:	2ba0      	cmp	r3, #160	@ 0xa0
 8009e4e:	d008      	beq.n	8009e62 <HAL_RCC_OscConfig+0xe6>
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	6a1b      	ldr	r3, [r3, #32]
 8009e54:	2bb0      	cmp	r3, #176	@ 0xb0
 8009e56:	d004      	beq.n	8009e62 <HAL_RCC_OscConfig+0xe6>
 8009e58:	f240 11ad 	movw	r1, #429	@ 0x1ad
 8009e5c:	486c      	ldr	r0, [pc, #432]	@ (800a010 <HAL_RCC_OscConfig+0x294>)
 8009e5e:	f7fd fc69 	bl	8007734 <assert_failed>

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8009e62:	69bb      	ldr	r3, [r7, #24]
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d007      	beq.n	8009e78 <HAL_RCC_OscConfig+0xfc>
 8009e68:	69bb      	ldr	r3, [r7, #24]
 8009e6a:	2b0c      	cmp	r3, #12
 8009e6c:	f040 808e 	bne.w	8009f8c <HAL_RCC_OscConfig+0x210>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8009e70:	697b      	ldr	r3, [r7, #20]
 8009e72:	2b01      	cmp	r3, #1
 8009e74:	f040 808a 	bne.w	8009f8c <HAL_RCC_OscConfig+0x210>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8009e78:	4b66      	ldr	r3, [pc, #408]	@ (800a014 <HAL_RCC_OscConfig+0x298>)
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	f003 0302 	and.w	r3, r3, #2
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d006      	beq.n	8009e92 <HAL_RCC_OscConfig+0x116>
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	699b      	ldr	r3, [r3, #24]
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d102      	bne.n	8009e92 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8009e8c:	2301      	movs	r3, #1
 8009e8e:	f000 bc6e 	b.w	800a76e <HAL_RCC_OscConfig+0x9f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	6a1a      	ldr	r2, [r3, #32]
 8009e96:	4b5f      	ldr	r3, [pc, #380]	@ (800a014 <HAL_RCC_OscConfig+0x298>)
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	f003 0308 	and.w	r3, r3, #8
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d004      	beq.n	8009eac <HAL_RCC_OscConfig+0x130>
 8009ea2:	4b5c      	ldr	r3, [pc, #368]	@ (800a014 <HAL_RCC_OscConfig+0x298>)
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009eaa:	e005      	b.n	8009eb8 <HAL_RCC_OscConfig+0x13c>
 8009eac:	4b59      	ldr	r3, [pc, #356]	@ (800a014 <HAL_RCC_OscConfig+0x298>)
 8009eae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009eb2:	091b      	lsrs	r3, r3, #4
 8009eb4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009eb8:	4293      	cmp	r3, r2
 8009eba:	d224      	bcs.n	8009f06 <HAL_RCC_OscConfig+0x18a>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	6a1b      	ldr	r3, [r3, #32]
 8009ec0:	4618      	mov	r0, r3
 8009ec2:	f000 fec1 	bl	800ac48 <RCC_SetFlashLatencyFromMSIRange>
 8009ec6:	4603      	mov	r3, r0
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d002      	beq.n	8009ed2 <HAL_RCC_OscConfig+0x156>
          {
            return HAL_ERROR;
 8009ecc:	2301      	movs	r3, #1
 8009ece:	f000 bc4e 	b.w	800a76e <HAL_RCC_OscConfig+0x9f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009ed2:	4b50      	ldr	r3, [pc, #320]	@ (800a014 <HAL_RCC_OscConfig+0x298>)
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	4a4f      	ldr	r2, [pc, #316]	@ (800a014 <HAL_RCC_OscConfig+0x298>)
 8009ed8:	f043 0308 	orr.w	r3, r3, #8
 8009edc:	6013      	str	r3, [r2, #0]
 8009ede:	4b4d      	ldr	r3, [pc, #308]	@ (800a014 <HAL_RCC_OscConfig+0x298>)
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	6a1b      	ldr	r3, [r3, #32]
 8009eea:	494a      	ldr	r1, [pc, #296]	@ (800a014 <HAL_RCC_OscConfig+0x298>)
 8009eec:	4313      	orrs	r3, r2
 8009eee:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009ef0:	4b48      	ldr	r3, [pc, #288]	@ (800a014 <HAL_RCC_OscConfig+0x298>)
 8009ef2:	685b      	ldr	r3, [r3, #4]
 8009ef4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	69db      	ldr	r3, [r3, #28]
 8009efc:	021b      	lsls	r3, r3, #8
 8009efe:	4945      	ldr	r1, [pc, #276]	@ (800a014 <HAL_RCC_OscConfig+0x298>)
 8009f00:	4313      	orrs	r3, r2
 8009f02:	604b      	str	r3, [r1, #4]
 8009f04:	e026      	b.n	8009f54 <HAL_RCC_OscConfig+0x1d8>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009f06:	4b43      	ldr	r3, [pc, #268]	@ (800a014 <HAL_RCC_OscConfig+0x298>)
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	4a42      	ldr	r2, [pc, #264]	@ (800a014 <HAL_RCC_OscConfig+0x298>)
 8009f0c:	f043 0308 	orr.w	r3, r3, #8
 8009f10:	6013      	str	r3, [r2, #0]
 8009f12:	4b40      	ldr	r3, [pc, #256]	@ (800a014 <HAL_RCC_OscConfig+0x298>)
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	6a1b      	ldr	r3, [r3, #32]
 8009f1e:	493d      	ldr	r1, [pc, #244]	@ (800a014 <HAL_RCC_OscConfig+0x298>)
 8009f20:	4313      	orrs	r3, r2
 8009f22:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009f24:	4b3b      	ldr	r3, [pc, #236]	@ (800a014 <HAL_RCC_OscConfig+0x298>)
 8009f26:	685b      	ldr	r3, [r3, #4]
 8009f28:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	69db      	ldr	r3, [r3, #28]
 8009f30:	021b      	lsls	r3, r3, #8
 8009f32:	4938      	ldr	r1, [pc, #224]	@ (800a014 <HAL_RCC_OscConfig+0x298>)
 8009f34:	4313      	orrs	r3, r2
 8009f36:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009f38:	69bb      	ldr	r3, [r7, #24]
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d10a      	bne.n	8009f54 <HAL_RCC_OscConfig+0x1d8>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	6a1b      	ldr	r3, [r3, #32]
 8009f42:	4618      	mov	r0, r3
 8009f44:	f000 fe80 	bl	800ac48 <RCC_SetFlashLatencyFromMSIRange>
 8009f48:	4603      	mov	r3, r0
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d002      	beq.n	8009f54 <HAL_RCC_OscConfig+0x1d8>
            {
              return HAL_ERROR;
 8009f4e:	2301      	movs	r3, #1
 8009f50:	f000 bc0d 	b.w	800a76e <HAL_RCC_OscConfig+0x9f2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009f54:	f000 fdb4 	bl	800aac0 <HAL_RCC_GetSysClockFreq>
 8009f58:	4602      	mov	r2, r0
 8009f5a:	4b2e      	ldr	r3, [pc, #184]	@ (800a014 <HAL_RCC_OscConfig+0x298>)
 8009f5c:	689b      	ldr	r3, [r3, #8]
 8009f5e:	091b      	lsrs	r3, r3, #4
 8009f60:	f003 030f 	and.w	r3, r3, #15
 8009f64:	492c      	ldr	r1, [pc, #176]	@ (800a018 <HAL_RCC_OscConfig+0x29c>)
 8009f66:	5ccb      	ldrb	r3, [r1, r3]
 8009f68:	f003 031f 	and.w	r3, r3, #31
 8009f6c:	fa22 f303 	lsr.w	r3, r2, r3
 8009f70:	4a2a      	ldr	r2, [pc, #168]	@ (800a01c <HAL_RCC_OscConfig+0x2a0>)
 8009f72:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8009f74:	4b2a      	ldr	r3, [pc, #168]	@ (800a020 <HAL_RCC_OscConfig+0x2a4>)
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	4618      	mov	r0, r3
 8009f7a:	f7fe f9b5 	bl	80082e8 <HAL_InitTick>
 8009f7e:	4603      	mov	r3, r0
 8009f80:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8009f82:	7bfb      	ldrb	r3, [r7, #15]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d05d      	beq.n	800a044 <HAL_RCC_OscConfig+0x2c8>
        {
          return status;
 8009f88:	7bfb      	ldrb	r3, [r7, #15]
 8009f8a:	e3f0      	b.n	800a76e <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	699b      	ldr	r3, [r3, #24]
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d032      	beq.n	8009ffa <HAL_RCC_OscConfig+0x27e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8009f94:	4b1f      	ldr	r3, [pc, #124]	@ (800a014 <HAL_RCC_OscConfig+0x298>)
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	4a1e      	ldr	r2, [pc, #120]	@ (800a014 <HAL_RCC_OscConfig+0x298>)
 8009f9a:	f043 0301 	orr.w	r3, r3, #1
 8009f9e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009fa0:	f7fe f9f2 	bl	8008388 <HAL_GetTick>
 8009fa4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009fa6:	e008      	b.n	8009fba <HAL_RCC_OscConfig+0x23e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009fa8:	f7fe f9ee 	bl	8008388 <HAL_GetTick>
 8009fac:	4602      	mov	r2, r0
 8009fae:	693b      	ldr	r3, [r7, #16]
 8009fb0:	1ad3      	subs	r3, r2, r3
 8009fb2:	2b02      	cmp	r3, #2
 8009fb4:	d901      	bls.n	8009fba <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8009fb6:	2303      	movs	r3, #3
 8009fb8:	e3d9      	b.n	800a76e <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009fba:	4b16      	ldr	r3, [pc, #88]	@ (800a014 <HAL_RCC_OscConfig+0x298>)
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	f003 0302 	and.w	r3, r3, #2
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d0f0      	beq.n	8009fa8 <HAL_RCC_OscConfig+0x22c>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009fc6:	4b13      	ldr	r3, [pc, #76]	@ (800a014 <HAL_RCC_OscConfig+0x298>)
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	4a12      	ldr	r2, [pc, #72]	@ (800a014 <HAL_RCC_OscConfig+0x298>)
 8009fcc:	f043 0308 	orr.w	r3, r3, #8
 8009fd0:	6013      	str	r3, [r2, #0]
 8009fd2:	4b10      	ldr	r3, [pc, #64]	@ (800a014 <HAL_RCC_OscConfig+0x298>)
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	6a1b      	ldr	r3, [r3, #32]
 8009fde:	490d      	ldr	r1, [pc, #52]	@ (800a014 <HAL_RCC_OscConfig+0x298>)
 8009fe0:	4313      	orrs	r3, r2
 8009fe2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009fe4:	4b0b      	ldr	r3, [pc, #44]	@ (800a014 <HAL_RCC_OscConfig+0x298>)
 8009fe6:	685b      	ldr	r3, [r3, #4]
 8009fe8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	69db      	ldr	r3, [r3, #28]
 8009ff0:	021b      	lsls	r3, r3, #8
 8009ff2:	4908      	ldr	r1, [pc, #32]	@ (800a014 <HAL_RCC_OscConfig+0x298>)
 8009ff4:	4313      	orrs	r3, r2
 8009ff6:	604b      	str	r3, [r1, #4]
 8009ff8:	e025      	b.n	800a046 <HAL_RCC_OscConfig+0x2ca>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8009ffa:	4b06      	ldr	r3, [pc, #24]	@ (800a014 <HAL_RCC_OscConfig+0x298>)
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	4a05      	ldr	r2, [pc, #20]	@ (800a014 <HAL_RCC_OscConfig+0x298>)
 800a000:	f023 0301 	bic.w	r3, r3, #1
 800a004:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800a006:	f7fe f9bf 	bl	8008388 <HAL_GetTick>
 800a00a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800a00c:	e013      	b.n	800a036 <HAL_RCC_OscConfig+0x2ba>
 800a00e:	bf00      	nop
 800a010:	0801252c 	.word	0x0801252c
 800a014:	40021000 	.word	0x40021000
 800a018:	08012700 	.word	0x08012700
 800a01c:	20000060 	.word	0x20000060
 800a020:	20000064 	.word	0x20000064
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a024:	f7fe f9b0 	bl	8008388 <HAL_GetTick>
 800a028:	4602      	mov	r2, r0
 800a02a:	693b      	ldr	r3, [r7, #16]
 800a02c:	1ad3      	subs	r3, r2, r3
 800a02e:	2b02      	cmp	r3, #2
 800a030:	d901      	bls.n	800a036 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800a032:	2303      	movs	r3, #3
 800a034:	e39b      	b.n	800a76e <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800a036:	4b97      	ldr	r3, [pc, #604]	@ (800a294 <HAL_RCC_OscConfig+0x518>)
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	f003 0302 	and.w	r3, r3, #2
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d1f0      	bne.n	800a024 <HAL_RCC_OscConfig+0x2a8>
 800a042:	e000      	b.n	800a046 <HAL_RCC_OscConfig+0x2ca>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800a044:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	f003 0301 	and.w	r3, r3, #1
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d07e      	beq.n	800a150 <HAL_RCC_OscConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	685b      	ldr	r3, [r3, #4]
 800a056:	2b00      	cmp	r3, #0
 800a058:	d00e      	beq.n	800a078 <HAL_RCC_OscConfig+0x2fc>
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	685b      	ldr	r3, [r3, #4]
 800a05e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a062:	d009      	beq.n	800a078 <HAL_RCC_OscConfig+0x2fc>
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	685b      	ldr	r3, [r3, #4]
 800a068:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a06c:	d004      	beq.n	800a078 <HAL_RCC_OscConfig+0x2fc>
 800a06e:	f240 2119 	movw	r1, #537	@ 0x219
 800a072:	4889      	ldr	r0, [pc, #548]	@ (800a298 <HAL_RCC_OscConfig+0x51c>)
 800a074:	f7fd fb5e 	bl	8007734 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800a078:	69bb      	ldr	r3, [r7, #24]
 800a07a:	2b08      	cmp	r3, #8
 800a07c:	d005      	beq.n	800a08a <HAL_RCC_OscConfig+0x30e>
 800a07e:	69bb      	ldr	r3, [r7, #24]
 800a080:	2b0c      	cmp	r3, #12
 800a082:	d10e      	bne.n	800a0a2 <HAL_RCC_OscConfig+0x326>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800a084:	697b      	ldr	r3, [r7, #20]
 800a086:	2b03      	cmp	r3, #3
 800a088:	d10b      	bne.n	800a0a2 <HAL_RCC_OscConfig+0x326>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a08a:	4b82      	ldr	r3, [pc, #520]	@ (800a294 <HAL_RCC_OscConfig+0x518>)
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a092:	2b00      	cmp	r3, #0
 800a094:	d05b      	beq.n	800a14e <HAL_RCC_OscConfig+0x3d2>
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	685b      	ldr	r3, [r3, #4]
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d157      	bne.n	800a14e <HAL_RCC_OscConfig+0x3d2>
      {
        return HAL_ERROR;
 800a09e:	2301      	movs	r3, #1
 800a0a0:	e365      	b.n	800a76e <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	685b      	ldr	r3, [r3, #4]
 800a0a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a0aa:	d106      	bne.n	800a0ba <HAL_RCC_OscConfig+0x33e>
 800a0ac:	4b79      	ldr	r3, [pc, #484]	@ (800a294 <HAL_RCC_OscConfig+0x518>)
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	4a78      	ldr	r2, [pc, #480]	@ (800a294 <HAL_RCC_OscConfig+0x518>)
 800a0b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a0b6:	6013      	str	r3, [r2, #0]
 800a0b8:	e01d      	b.n	800a0f6 <HAL_RCC_OscConfig+0x37a>
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	685b      	ldr	r3, [r3, #4]
 800a0be:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a0c2:	d10c      	bne.n	800a0de <HAL_RCC_OscConfig+0x362>
 800a0c4:	4b73      	ldr	r3, [pc, #460]	@ (800a294 <HAL_RCC_OscConfig+0x518>)
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	4a72      	ldr	r2, [pc, #456]	@ (800a294 <HAL_RCC_OscConfig+0x518>)
 800a0ca:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a0ce:	6013      	str	r3, [r2, #0]
 800a0d0:	4b70      	ldr	r3, [pc, #448]	@ (800a294 <HAL_RCC_OscConfig+0x518>)
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	4a6f      	ldr	r2, [pc, #444]	@ (800a294 <HAL_RCC_OscConfig+0x518>)
 800a0d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a0da:	6013      	str	r3, [r2, #0]
 800a0dc:	e00b      	b.n	800a0f6 <HAL_RCC_OscConfig+0x37a>
 800a0de:	4b6d      	ldr	r3, [pc, #436]	@ (800a294 <HAL_RCC_OscConfig+0x518>)
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	4a6c      	ldr	r2, [pc, #432]	@ (800a294 <HAL_RCC_OscConfig+0x518>)
 800a0e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a0e8:	6013      	str	r3, [r2, #0]
 800a0ea:	4b6a      	ldr	r3, [pc, #424]	@ (800a294 <HAL_RCC_OscConfig+0x518>)
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	4a69      	ldr	r2, [pc, #420]	@ (800a294 <HAL_RCC_OscConfig+0x518>)
 800a0f0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a0f4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	685b      	ldr	r3, [r3, #4]
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d013      	beq.n	800a126 <HAL_RCC_OscConfig+0x3aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a0fe:	f7fe f943 	bl	8008388 <HAL_GetTick>
 800a102:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a104:	e008      	b.n	800a118 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a106:	f7fe f93f 	bl	8008388 <HAL_GetTick>
 800a10a:	4602      	mov	r2, r0
 800a10c:	693b      	ldr	r3, [r7, #16]
 800a10e:	1ad3      	subs	r3, r2, r3
 800a110:	2b64      	cmp	r3, #100	@ 0x64
 800a112:	d901      	bls.n	800a118 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 800a114:	2303      	movs	r3, #3
 800a116:	e32a      	b.n	800a76e <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a118:	4b5e      	ldr	r3, [pc, #376]	@ (800a294 <HAL_RCC_OscConfig+0x518>)
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a120:	2b00      	cmp	r3, #0
 800a122:	d0f0      	beq.n	800a106 <HAL_RCC_OscConfig+0x38a>
 800a124:	e014      	b.n	800a150 <HAL_RCC_OscConfig+0x3d4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a126:	f7fe f92f 	bl	8008388 <HAL_GetTick>
 800a12a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a12c:	e008      	b.n	800a140 <HAL_RCC_OscConfig+0x3c4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a12e:	f7fe f92b 	bl	8008388 <HAL_GetTick>
 800a132:	4602      	mov	r2, r0
 800a134:	693b      	ldr	r3, [r7, #16]
 800a136:	1ad3      	subs	r3, r2, r3
 800a138:	2b64      	cmp	r3, #100	@ 0x64
 800a13a:	d901      	bls.n	800a140 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 800a13c:	2303      	movs	r3, #3
 800a13e:	e316      	b.n	800a76e <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a140:	4b54      	ldr	r3, [pc, #336]	@ (800a294 <HAL_RCC_OscConfig+0x518>)
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d1f0      	bne.n	800a12e <HAL_RCC_OscConfig+0x3b2>
 800a14c:	e000      	b.n	800a150 <HAL_RCC_OscConfig+0x3d4>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a14e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	f003 0302 	and.w	r3, r3, #2
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d077      	beq.n	800a24c <HAL_RCC_OscConfig+0x4d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	68db      	ldr	r3, [r3, #12]
 800a160:	2b00      	cmp	r3, #0
 800a162:	d009      	beq.n	800a178 <HAL_RCC_OscConfig+0x3fc>
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	68db      	ldr	r3, [r3, #12]
 800a168:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a16c:	d004      	beq.n	800a178 <HAL_RCC_OscConfig+0x3fc>
 800a16e:	f44f 7113 	mov.w	r1, #588	@ 0x24c
 800a172:	4849      	ldr	r0, [pc, #292]	@ (800a298 <HAL_RCC_OscConfig+0x51c>)
 800a174:	f7fd fade 	bl	8007734 <assert_failed>
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	691b      	ldr	r3, [r3, #16]
 800a17c:	2b1f      	cmp	r3, #31
 800a17e:	d904      	bls.n	800a18a <HAL_RCC_OscConfig+0x40e>
 800a180:	f240 214d 	movw	r1, #589	@ 0x24d
 800a184:	4844      	ldr	r0, [pc, #272]	@ (800a298 <HAL_RCC_OscConfig+0x51c>)
 800a186:	f7fd fad5 	bl	8007734 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800a18a:	69bb      	ldr	r3, [r7, #24]
 800a18c:	2b04      	cmp	r3, #4
 800a18e:	d005      	beq.n	800a19c <HAL_RCC_OscConfig+0x420>
 800a190:	69bb      	ldr	r3, [r7, #24]
 800a192:	2b0c      	cmp	r3, #12
 800a194:	d119      	bne.n	800a1ca <HAL_RCC_OscConfig+0x44e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800a196:	697b      	ldr	r3, [r7, #20]
 800a198:	2b02      	cmp	r3, #2
 800a19a:	d116      	bne.n	800a1ca <HAL_RCC_OscConfig+0x44e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a19c:	4b3d      	ldr	r3, [pc, #244]	@ (800a294 <HAL_RCC_OscConfig+0x518>)
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d005      	beq.n	800a1b4 <HAL_RCC_OscConfig+0x438>
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	68db      	ldr	r3, [r3, #12]
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d101      	bne.n	800a1b4 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 800a1b0:	2301      	movs	r3, #1
 800a1b2:	e2dc      	b.n	800a76e <HAL_RCC_OscConfig+0x9f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a1b4:	4b37      	ldr	r3, [pc, #220]	@ (800a294 <HAL_RCC_OscConfig+0x518>)
 800a1b6:	685b      	ldr	r3, [r3, #4]
 800a1b8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	691b      	ldr	r3, [r3, #16]
 800a1c0:	061b      	lsls	r3, r3, #24
 800a1c2:	4934      	ldr	r1, [pc, #208]	@ (800a294 <HAL_RCC_OscConfig+0x518>)
 800a1c4:	4313      	orrs	r3, r2
 800a1c6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a1c8:	e040      	b.n	800a24c <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	68db      	ldr	r3, [r3, #12]
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d023      	beq.n	800a21a <HAL_RCC_OscConfig+0x49e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a1d2:	4b30      	ldr	r3, [pc, #192]	@ (800a294 <HAL_RCC_OscConfig+0x518>)
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	4a2f      	ldr	r2, [pc, #188]	@ (800a294 <HAL_RCC_OscConfig+0x518>)
 800a1d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a1dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a1de:	f7fe f8d3 	bl	8008388 <HAL_GetTick>
 800a1e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a1e4:	e008      	b.n	800a1f8 <HAL_RCC_OscConfig+0x47c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a1e6:	f7fe f8cf 	bl	8008388 <HAL_GetTick>
 800a1ea:	4602      	mov	r2, r0
 800a1ec:	693b      	ldr	r3, [r7, #16]
 800a1ee:	1ad3      	subs	r3, r2, r3
 800a1f0:	2b02      	cmp	r3, #2
 800a1f2:	d901      	bls.n	800a1f8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800a1f4:	2303      	movs	r3, #3
 800a1f6:	e2ba      	b.n	800a76e <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a1f8:	4b26      	ldr	r3, [pc, #152]	@ (800a294 <HAL_RCC_OscConfig+0x518>)
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a200:	2b00      	cmp	r3, #0
 800a202:	d0f0      	beq.n	800a1e6 <HAL_RCC_OscConfig+0x46a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a204:	4b23      	ldr	r3, [pc, #140]	@ (800a294 <HAL_RCC_OscConfig+0x518>)
 800a206:	685b      	ldr	r3, [r3, #4]
 800a208:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	691b      	ldr	r3, [r3, #16]
 800a210:	061b      	lsls	r3, r3, #24
 800a212:	4920      	ldr	r1, [pc, #128]	@ (800a294 <HAL_RCC_OscConfig+0x518>)
 800a214:	4313      	orrs	r3, r2
 800a216:	604b      	str	r3, [r1, #4]
 800a218:	e018      	b.n	800a24c <HAL_RCC_OscConfig+0x4d0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a21a:	4b1e      	ldr	r3, [pc, #120]	@ (800a294 <HAL_RCC_OscConfig+0x518>)
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	4a1d      	ldr	r2, [pc, #116]	@ (800a294 <HAL_RCC_OscConfig+0x518>)
 800a220:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a224:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a226:	f7fe f8af 	bl	8008388 <HAL_GetTick>
 800a22a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a22c:	e008      	b.n	800a240 <HAL_RCC_OscConfig+0x4c4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a22e:	f7fe f8ab 	bl	8008388 <HAL_GetTick>
 800a232:	4602      	mov	r2, r0
 800a234:	693b      	ldr	r3, [r7, #16]
 800a236:	1ad3      	subs	r3, r2, r3
 800a238:	2b02      	cmp	r3, #2
 800a23a:	d901      	bls.n	800a240 <HAL_RCC_OscConfig+0x4c4>
          {
            return HAL_TIMEOUT;
 800a23c:	2303      	movs	r3, #3
 800a23e:	e296      	b.n	800a76e <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a240:	4b14      	ldr	r3, [pc, #80]	@ (800a294 <HAL_RCC_OscConfig+0x518>)
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d1f0      	bne.n	800a22e <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	f003 0308 	and.w	r3, r3, #8
 800a254:	2b00      	cmp	r3, #0
 800a256:	d04e      	beq.n	800a2f6 <HAL_RCC_OscConfig+0x57a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	695b      	ldr	r3, [r3, #20]
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d008      	beq.n	800a272 <HAL_RCC_OscConfig+0x4f6>
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	695b      	ldr	r3, [r3, #20]
 800a264:	2b01      	cmp	r3, #1
 800a266:	d004      	beq.n	800a272 <HAL_RCC_OscConfig+0x4f6>
 800a268:	f240 218d 	movw	r1, #653	@ 0x28d
 800a26c:	480a      	ldr	r0, [pc, #40]	@ (800a298 <HAL_RCC_OscConfig+0x51c>)
 800a26e:	f7fd fa61 	bl	8007734 <assert_failed>

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	695b      	ldr	r3, [r3, #20]
 800a276:	2b00      	cmp	r3, #0
 800a278:	d021      	beq.n	800a2be <HAL_RCC_OscConfig+0x542>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a27a:	4b06      	ldr	r3, [pc, #24]	@ (800a294 <HAL_RCC_OscConfig+0x518>)
 800a27c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a280:	4a04      	ldr	r2, [pc, #16]	@ (800a294 <HAL_RCC_OscConfig+0x518>)
 800a282:	f043 0301 	orr.w	r3, r3, #1
 800a286:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a28a:	f7fe f87d 	bl	8008388 <HAL_GetTick>
 800a28e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a290:	e00d      	b.n	800a2ae <HAL_RCC_OscConfig+0x532>
 800a292:	bf00      	nop
 800a294:	40021000 	.word	0x40021000
 800a298:	0801252c 	.word	0x0801252c
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a29c:	f7fe f874 	bl	8008388 <HAL_GetTick>
 800a2a0:	4602      	mov	r2, r0
 800a2a2:	693b      	ldr	r3, [r7, #16]
 800a2a4:	1ad3      	subs	r3, r2, r3
 800a2a6:	2b02      	cmp	r3, #2
 800a2a8:	d901      	bls.n	800a2ae <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 800a2aa:	2303      	movs	r3, #3
 800a2ac:	e25f      	b.n	800a76e <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a2ae:	4b66      	ldr	r3, [pc, #408]	@ (800a448 <HAL_RCC_OscConfig+0x6cc>)
 800a2b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a2b4:	f003 0302 	and.w	r3, r3, #2
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d0ef      	beq.n	800a29c <HAL_RCC_OscConfig+0x520>
 800a2bc:	e01b      	b.n	800a2f6 <HAL_RCC_OscConfig+0x57a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a2be:	4b62      	ldr	r3, [pc, #392]	@ (800a448 <HAL_RCC_OscConfig+0x6cc>)
 800a2c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a2c4:	4a60      	ldr	r2, [pc, #384]	@ (800a448 <HAL_RCC_OscConfig+0x6cc>)
 800a2c6:	f023 0301 	bic.w	r3, r3, #1
 800a2ca:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a2ce:	f7fe f85b 	bl	8008388 <HAL_GetTick>
 800a2d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a2d4:	e008      	b.n	800a2e8 <HAL_RCC_OscConfig+0x56c>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a2d6:	f7fe f857 	bl	8008388 <HAL_GetTick>
 800a2da:	4602      	mov	r2, r0
 800a2dc:	693b      	ldr	r3, [r7, #16]
 800a2de:	1ad3      	subs	r3, r2, r3
 800a2e0:	2b02      	cmp	r3, #2
 800a2e2:	d901      	bls.n	800a2e8 <HAL_RCC_OscConfig+0x56c>
        {
          return HAL_TIMEOUT;
 800a2e4:	2303      	movs	r3, #3
 800a2e6:	e242      	b.n	800a76e <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a2e8:	4b57      	ldr	r3, [pc, #348]	@ (800a448 <HAL_RCC_OscConfig+0x6cc>)
 800a2ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a2ee:	f003 0302 	and.w	r3, r3, #2
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d1ef      	bne.n	800a2d6 <HAL_RCC_OscConfig+0x55a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	f003 0304 	and.w	r3, r3, #4
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	f000 80b8 	beq.w	800a474 <HAL_RCC_OscConfig+0x6f8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a304:	2300      	movs	r3, #0
 800a306:	77fb      	strb	r3, [r7, #31]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	689b      	ldr	r3, [r3, #8]
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d00c      	beq.n	800a32a <HAL_RCC_OscConfig+0x5ae>
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	689b      	ldr	r3, [r3, #8]
 800a314:	2b01      	cmp	r3, #1
 800a316:	d008      	beq.n	800a32a <HAL_RCC_OscConfig+0x5ae>
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	689b      	ldr	r3, [r3, #8]
 800a31c:	2b05      	cmp	r3, #5
 800a31e:	d004      	beq.n	800a32a <HAL_RCC_OscConfig+0x5ae>
 800a320:	f44f 7138 	mov.w	r1, #736	@ 0x2e0
 800a324:	4849      	ldr	r0, [pc, #292]	@ (800a44c <HAL_RCC_OscConfig+0x6d0>)
 800a326:	f7fd fa05 	bl	8007734 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800a32a:	4b47      	ldr	r3, [pc, #284]	@ (800a448 <HAL_RCC_OscConfig+0x6cc>)
 800a32c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a32e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a332:	2b00      	cmp	r3, #0
 800a334:	d10d      	bne.n	800a352 <HAL_RCC_OscConfig+0x5d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a336:	4b44      	ldr	r3, [pc, #272]	@ (800a448 <HAL_RCC_OscConfig+0x6cc>)
 800a338:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a33a:	4a43      	ldr	r2, [pc, #268]	@ (800a448 <HAL_RCC_OscConfig+0x6cc>)
 800a33c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a340:	6593      	str	r3, [r2, #88]	@ 0x58
 800a342:	4b41      	ldr	r3, [pc, #260]	@ (800a448 <HAL_RCC_OscConfig+0x6cc>)
 800a344:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a346:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a34a:	60bb      	str	r3, [r7, #8]
 800a34c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a34e:	2301      	movs	r3, #1
 800a350:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a352:	4b3f      	ldr	r3, [pc, #252]	@ (800a450 <HAL_RCC_OscConfig+0x6d4>)
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d118      	bne.n	800a390 <HAL_RCC_OscConfig+0x614>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a35e:	4b3c      	ldr	r3, [pc, #240]	@ (800a450 <HAL_RCC_OscConfig+0x6d4>)
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	4a3b      	ldr	r2, [pc, #236]	@ (800a450 <HAL_RCC_OscConfig+0x6d4>)
 800a364:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a368:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a36a:	f7fe f80d 	bl	8008388 <HAL_GetTick>
 800a36e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a370:	e008      	b.n	800a384 <HAL_RCC_OscConfig+0x608>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a372:	f7fe f809 	bl	8008388 <HAL_GetTick>
 800a376:	4602      	mov	r2, r0
 800a378:	693b      	ldr	r3, [r7, #16]
 800a37a:	1ad3      	subs	r3, r2, r3
 800a37c:	2b02      	cmp	r3, #2
 800a37e:	d901      	bls.n	800a384 <HAL_RCC_OscConfig+0x608>
        {
          return HAL_TIMEOUT;
 800a380:	2303      	movs	r3, #3
 800a382:	e1f4      	b.n	800a76e <HAL_RCC_OscConfig+0x9f2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a384:	4b32      	ldr	r3, [pc, #200]	@ (800a450 <HAL_RCC_OscConfig+0x6d4>)
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d0f0      	beq.n	800a372 <HAL_RCC_OscConfig+0x5f6>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	689b      	ldr	r3, [r3, #8]
 800a394:	2b01      	cmp	r3, #1
 800a396:	d108      	bne.n	800a3aa <HAL_RCC_OscConfig+0x62e>
 800a398:	4b2b      	ldr	r3, [pc, #172]	@ (800a448 <HAL_RCC_OscConfig+0x6cc>)
 800a39a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a39e:	4a2a      	ldr	r2, [pc, #168]	@ (800a448 <HAL_RCC_OscConfig+0x6cc>)
 800a3a0:	f043 0301 	orr.w	r3, r3, #1
 800a3a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a3a8:	e024      	b.n	800a3f4 <HAL_RCC_OscConfig+0x678>
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	689b      	ldr	r3, [r3, #8]
 800a3ae:	2b05      	cmp	r3, #5
 800a3b0:	d110      	bne.n	800a3d4 <HAL_RCC_OscConfig+0x658>
 800a3b2:	4b25      	ldr	r3, [pc, #148]	@ (800a448 <HAL_RCC_OscConfig+0x6cc>)
 800a3b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a3b8:	4a23      	ldr	r2, [pc, #140]	@ (800a448 <HAL_RCC_OscConfig+0x6cc>)
 800a3ba:	f043 0304 	orr.w	r3, r3, #4
 800a3be:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a3c2:	4b21      	ldr	r3, [pc, #132]	@ (800a448 <HAL_RCC_OscConfig+0x6cc>)
 800a3c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a3c8:	4a1f      	ldr	r2, [pc, #124]	@ (800a448 <HAL_RCC_OscConfig+0x6cc>)
 800a3ca:	f043 0301 	orr.w	r3, r3, #1
 800a3ce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a3d2:	e00f      	b.n	800a3f4 <HAL_RCC_OscConfig+0x678>
 800a3d4:	4b1c      	ldr	r3, [pc, #112]	@ (800a448 <HAL_RCC_OscConfig+0x6cc>)
 800a3d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a3da:	4a1b      	ldr	r2, [pc, #108]	@ (800a448 <HAL_RCC_OscConfig+0x6cc>)
 800a3dc:	f023 0301 	bic.w	r3, r3, #1
 800a3e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a3e4:	4b18      	ldr	r3, [pc, #96]	@ (800a448 <HAL_RCC_OscConfig+0x6cc>)
 800a3e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a3ea:	4a17      	ldr	r2, [pc, #92]	@ (800a448 <HAL_RCC_OscConfig+0x6cc>)
 800a3ec:	f023 0304 	bic.w	r3, r3, #4
 800a3f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	689b      	ldr	r3, [r3, #8]
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d016      	beq.n	800a42a <HAL_RCC_OscConfig+0x6ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a3fc:	f7fd ffc4 	bl	8008388 <HAL_GetTick>
 800a400:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a402:	e00a      	b.n	800a41a <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a404:	f7fd ffc0 	bl	8008388 <HAL_GetTick>
 800a408:	4602      	mov	r2, r0
 800a40a:	693b      	ldr	r3, [r7, #16]
 800a40c:	1ad3      	subs	r3, r2, r3
 800a40e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a412:	4293      	cmp	r3, r2
 800a414:	d901      	bls.n	800a41a <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 800a416:	2303      	movs	r3, #3
 800a418:	e1a9      	b.n	800a76e <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a41a:	4b0b      	ldr	r3, [pc, #44]	@ (800a448 <HAL_RCC_OscConfig+0x6cc>)
 800a41c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a420:	f003 0302 	and.w	r3, r3, #2
 800a424:	2b00      	cmp	r3, #0
 800a426:	d0ed      	beq.n	800a404 <HAL_RCC_OscConfig+0x688>
 800a428:	e01b      	b.n	800a462 <HAL_RCC_OscConfig+0x6e6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a42a:	f7fd ffad 	bl	8008388 <HAL_GetTick>
 800a42e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a430:	e010      	b.n	800a454 <HAL_RCC_OscConfig+0x6d8>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a432:	f7fd ffa9 	bl	8008388 <HAL_GetTick>
 800a436:	4602      	mov	r2, r0
 800a438:	693b      	ldr	r3, [r7, #16]
 800a43a:	1ad3      	subs	r3, r2, r3
 800a43c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a440:	4293      	cmp	r3, r2
 800a442:	d907      	bls.n	800a454 <HAL_RCC_OscConfig+0x6d8>
        {
          return HAL_TIMEOUT;
 800a444:	2303      	movs	r3, #3
 800a446:	e192      	b.n	800a76e <HAL_RCC_OscConfig+0x9f2>
 800a448:	40021000 	.word	0x40021000
 800a44c:	0801252c 	.word	0x0801252c
 800a450:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a454:	4b98      	ldr	r3, [pc, #608]	@ (800a6b8 <HAL_RCC_OscConfig+0x93c>)
 800a456:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a45a:	f003 0302 	and.w	r3, r3, #2
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d1e7      	bne.n	800a432 <HAL_RCC_OscConfig+0x6b6>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a462:	7ffb      	ldrb	r3, [r7, #31]
 800a464:	2b01      	cmp	r3, #1
 800a466:	d105      	bne.n	800a474 <HAL_RCC_OscConfig+0x6f8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a468:	4b93      	ldr	r3, [pc, #588]	@ (800a6b8 <HAL_RCC_OscConfig+0x93c>)
 800a46a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a46c:	4a92      	ldr	r2, [pc, #584]	@ (800a6b8 <HAL_RCC_OscConfig+0x93c>)
 800a46e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a472:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d00c      	beq.n	800a496 <HAL_RCC_OscConfig+0x71a>
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a480:	2b01      	cmp	r3, #1
 800a482:	d008      	beq.n	800a496 <HAL_RCC_OscConfig+0x71a>
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a488:	2b02      	cmp	r3, #2
 800a48a:	d004      	beq.n	800a496 <HAL_RCC_OscConfig+0x71a>
 800a48c:	f240 316e 	movw	r1, #878	@ 0x36e
 800a490:	488a      	ldr	r0, [pc, #552]	@ (800a6bc <HAL_RCC_OscConfig+0x940>)
 800a492:	f7fd f94f 	bl	8007734 <assert_failed>

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	f000 8166 	beq.w	800a76c <HAL_RCC_OscConfig+0x9f0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4a4:	2b02      	cmp	r3, #2
 800a4a6:	f040 813c 	bne.w	800a722 <HAL_RCC_OscConfig+0x9a6>
    {
      /* Check the parameters */
      assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d010      	beq.n	800a4d4 <HAL_RCC_OscConfig+0x758>
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4b6:	2b01      	cmp	r3, #1
 800a4b8:	d00c      	beq.n	800a4d4 <HAL_RCC_OscConfig+0x758>
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4be:	2b02      	cmp	r3, #2
 800a4c0:	d008      	beq.n	800a4d4 <HAL_RCC_OscConfig+0x758>
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4c6:	2b03      	cmp	r3, #3
 800a4c8:	d004      	beq.n	800a4d4 <HAL_RCC_OscConfig+0x758>
 800a4ca:	f240 3176 	movw	r1, #886	@ 0x376
 800a4ce:	487b      	ldr	r0, [pc, #492]	@ (800a6bc <HAL_RCC_OscConfig+0x940>)
 800a4d0:	f7fd f930 	bl	8007734 <assert_failed>
      assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d003      	beq.n	800a4e4 <HAL_RCC_OscConfig+0x768>
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a4e0:	2b08      	cmp	r3, #8
 800a4e2:	d904      	bls.n	800a4ee <HAL_RCC_OscConfig+0x772>
 800a4e4:	f240 3177 	movw	r1, #887	@ 0x377
 800a4e8:	4874      	ldr	r0, [pc, #464]	@ (800a6bc <HAL_RCC_OscConfig+0x940>)
 800a4ea:	f7fd f923 	bl	8007734 <assert_failed>
      assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a4f2:	2b07      	cmp	r3, #7
 800a4f4:	d903      	bls.n	800a4fe <HAL_RCC_OscConfig+0x782>
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a4fa:	2b56      	cmp	r3, #86	@ 0x56
 800a4fc:	d904      	bls.n	800a508 <HAL_RCC_OscConfig+0x78c>
 800a4fe:	f44f 715e 	mov.w	r1, #888	@ 0x378
 800a502:	486e      	ldr	r0, [pc, #440]	@ (800a6bc <HAL_RCC_OscConfig+0x940>)
 800a504:	f7fd f916 	bl	8007734 <assert_failed>
#if defined(RCC_PLLP_SUPPORT)
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a50c:	2b07      	cmp	r3, #7
 800a50e:	d008      	beq.n	800a522 <HAL_RCC_OscConfig+0x7a6>
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a514:	2b11      	cmp	r3, #17
 800a516:	d004      	beq.n	800a522 <HAL_RCC_OscConfig+0x7a6>
 800a518:	f240 317a 	movw	r1, #890	@ 0x37a
 800a51c:	4867      	ldr	r0, [pc, #412]	@ (800a6bc <HAL_RCC_OscConfig+0x940>)
 800a51e:	f7fd f909 	bl	8007734 <assert_failed>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a526:	2b02      	cmp	r3, #2
 800a528:	d010      	beq.n	800a54c <HAL_RCC_OscConfig+0x7d0>
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a52e:	2b04      	cmp	r3, #4
 800a530:	d00c      	beq.n	800a54c <HAL_RCC_OscConfig+0x7d0>
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a536:	2b06      	cmp	r3, #6
 800a538:	d008      	beq.n	800a54c <HAL_RCC_OscConfig+0x7d0>
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a53e:	2b08      	cmp	r3, #8
 800a540:	d004      	beq.n	800a54c <HAL_RCC_OscConfig+0x7d0>
 800a542:	f44f 715f 	mov.w	r1, #892	@ 0x37c
 800a546:	485d      	ldr	r0, [pc, #372]	@ (800a6bc <HAL_RCC_OscConfig+0x940>)
 800a548:	f7fd f8f4 	bl	8007734 <assert_failed>
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a550:	2b02      	cmp	r3, #2
 800a552:	d010      	beq.n	800a576 <HAL_RCC_OscConfig+0x7fa>
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a558:	2b04      	cmp	r3, #4
 800a55a:	d00c      	beq.n	800a576 <HAL_RCC_OscConfig+0x7fa>
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a560:	2b06      	cmp	r3, #6
 800a562:	d008      	beq.n	800a576 <HAL_RCC_OscConfig+0x7fa>
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a568:	2b08      	cmp	r3, #8
 800a56a:	d004      	beq.n	800a576 <HAL_RCC_OscConfig+0x7fa>
 800a56c:	f240 317d 	movw	r1, #893	@ 0x37d
 800a570:	4852      	ldr	r0, [pc, #328]	@ (800a6bc <HAL_RCC_OscConfig+0x940>)
 800a572:	f7fd f8df 	bl	8007734 <assert_failed>

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800a576:	4b50      	ldr	r3, [pc, #320]	@ (800a6b8 <HAL_RCC_OscConfig+0x93c>)
 800a578:	68db      	ldr	r3, [r3, #12]
 800a57a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800a57c:	697b      	ldr	r3, [r7, #20]
 800a57e:	f003 0203 	and.w	r2, r3, #3
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a586:	429a      	cmp	r2, r3
 800a588:	d130      	bne.n	800a5ec <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a58a:	697b      	ldr	r3, [r7, #20]
 800a58c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a594:	3b01      	subs	r3, #1
 800a596:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800a598:	429a      	cmp	r2, r3
 800a59a:	d127      	bne.n	800a5ec <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a59c:	697b      	ldr	r3, [r7, #20]
 800a59e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a5a6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a5a8:	429a      	cmp	r2, r3
 800a5aa:	d11f      	bne.n	800a5ec <HAL_RCC_OscConfig+0x870>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800a5ac:	697b      	ldr	r3, [r7, #20]
 800a5ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a5b2:	687a      	ldr	r2, [r7, #4]
 800a5b4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800a5b6:	2a07      	cmp	r2, #7
 800a5b8:	bf14      	ite	ne
 800a5ba:	2201      	movne	r2, #1
 800a5bc:	2200      	moveq	r2, #0
 800a5be:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a5c0:	4293      	cmp	r3, r2
 800a5c2:	d113      	bne.n	800a5ec <HAL_RCC_OscConfig+0x870>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a5c4:	697b      	ldr	r3, [r7, #20]
 800a5c6:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5ce:	085b      	lsrs	r3, r3, #1
 800a5d0:	3b01      	subs	r3, #1
 800a5d2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800a5d4:	429a      	cmp	r2, r3
 800a5d6:	d109      	bne.n	800a5ec <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800a5d8:	697b      	ldr	r3, [r7, #20]
 800a5da:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5e2:	085b      	lsrs	r3, r3, #1
 800a5e4:	3b01      	subs	r3, #1
 800a5e6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a5e8:	429a      	cmp	r2, r3
 800a5ea:	d074      	beq.n	800a6d6 <HAL_RCC_OscConfig+0x95a>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a5ec:	69bb      	ldr	r3, [r7, #24]
 800a5ee:	2b0c      	cmp	r3, #12
 800a5f0:	d06f      	beq.n	800a6d2 <HAL_RCC_OscConfig+0x956>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800a5f2:	4b31      	ldr	r3, [pc, #196]	@ (800a6b8 <HAL_RCC_OscConfig+0x93c>)
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d105      	bne.n	800a60a <HAL_RCC_OscConfig+0x88e>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800a5fe:	4b2e      	ldr	r3, [pc, #184]	@ (800a6b8 <HAL_RCC_OscConfig+0x93c>)
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a606:	2b00      	cmp	r3, #0
 800a608:	d001      	beq.n	800a60e <HAL_RCC_OscConfig+0x892>
#endif
            )
          {
            return HAL_ERROR;
 800a60a:	2301      	movs	r3, #1
 800a60c:	e0af      	b.n	800a76e <HAL_RCC_OscConfig+0x9f2>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800a60e:	4b2a      	ldr	r3, [pc, #168]	@ (800a6b8 <HAL_RCC_OscConfig+0x93c>)
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	4a29      	ldr	r2, [pc, #164]	@ (800a6b8 <HAL_RCC_OscConfig+0x93c>)
 800a614:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a618:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a61a:	f7fd feb5 	bl	8008388 <HAL_GetTick>
 800a61e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a620:	e008      	b.n	800a634 <HAL_RCC_OscConfig+0x8b8>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a622:	f7fd feb1 	bl	8008388 <HAL_GetTick>
 800a626:	4602      	mov	r2, r0
 800a628:	693b      	ldr	r3, [r7, #16]
 800a62a:	1ad3      	subs	r3, r2, r3
 800a62c:	2b02      	cmp	r3, #2
 800a62e:	d901      	bls.n	800a634 <HAL_RCC_OscConfig+0x8b8>
              {
                return HAL_TIMEOUT;
 800a630:	2303      	movs	r3, #3
 800a632:	e09c      	b.n	800a76e <HAL_RCC_OscConfig+0x9f2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a634:	4b20      	ldr	r3, [pc, #128]	@ (800a6b8 <HAL_RCC_OscConfig+0x93c>)
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d1f0      	bne.n	800a622 <HAL_RCC_OscConfig+0x8a6>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a640:	4b1d      	ldr	r3, [pc, #116]	@ (800a6b8 <HAL_RCC_OscConfig+0x93c>)
 800a642:	68da      	ldr	r2, [r3, #12]
 800a644:	4b1e      	ldr	r3, [pc, #120]	@ (800a6c0 <HAL_RCC_OscConfig+0x944>)
 800a646:	4013      	ands	r3, r2
 800a648:	687a      	ldr	r2, [r7, #4]
 800a64a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800a64c:	687a      	ldr	r2, [r7, #4]
 800a64e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800a650:	3a01      	subs	r2, #1
 800a652:	0112      	lsls	r2, r2, #4
 800a654:	4311      	orrs	r1, r2
 800a656:	687a      	ldr	r2, [r7, #4]
 800a658:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800a65a:	0212      	lsls	r2, r2, #8
 800a65c:	4311      	orrs	r1, r2
 800a65e:	687a      	ldr	r2, [r7, #4]
 800a660:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800a662:	0852      	lsrs	r2, r2, #1
 800a664:	3a01      	subs	r2, #1
 800a666:	0552      	lsls	r2, r2, #21
 800a668:	4311      	orrs	r1, r2
 800a66a:	687a      	ldr	r2, [r7, #4]
 800a66c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800a66e:	0852      	lsrs	r2, r2, #1
 800a670:	3a01      	subs	r2, #1
 800a672:	0652      	lsls	r2, r2, #25
 800a674:	4311      	orrs	r1, r2
 800a676:	687a      	ldr	r2, [r7, #4]
 800a678:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800a67a:	0912      	lsrs	r2, r2, #4
 800a67c:	0452      	lsls	r2, r2, #17
 800a67e:	430a      	orrs	r2, r1
 800a680:	490d      	ldr	r1, [pc, #52]	@ (800a6b8 <HAL_RCC_OscConfig+0x93c>)
 800a682:	4313      	orrs	r3, r2
 800a684:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800a686:	4b0c      	ldr	r3, [pc, #48]	@ (800a6b8 <HAL_RCC_OscConfig+0x93c>)
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	4a0b      	ldr	r2, [pc, #44]	@ (800a6b8 <HAL_RCC_OscConfig+0x93c>)
 800a68c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a690:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a692:	4b09      	ldr	r3, [pc, #36]	@ (800a6b8 <HAL_RCC_OscConfig+0x93c>)
 800a694:	68db      	ldr	r3, [r3, #12]
 800a696:	4a08      	ldr	r2, [pc, #32]	@ (800a6b8 <HAL_RCC_OscConfig+0x93c>)
 800a698:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a69c:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a69e:	f7fd fe73 	bl	8008388 <HAL_GetTick>
 800a6a2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a6a4:	e00e      	b.n	800a6c4 <HAL_RCC_OscConfig+0x948>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a6a6:	f7fd fe6f 	bl	8008388 <HAL_GetTick>
 800a6aa:	4602      	mov	r2, r0
 800a6ac:	693b      	ldr	r3, [r7, #16]
 800a6ae:	1ad3      	subs	r3, r2, r3
 800a6b0:	2b02      	cmp	r3, #2
 800a6b2:	d907      	bls.n	800a6c4 <HAL_RCC_OscConfig+0x948>
              {
                return HAL_TIMEOUT;
 800a6b4:	2303      	movs	r3, #3
 800a6b6:	e05a      	b.n	800a76e <HAL_RCC_OscConfig+0x9f2>
 800a6b8:	40021000 	.word	0x40021000
 800a6bc:	0801252c 	.word	0x0801252c
 800a6c0:	f99d808c 	.word	0xf99d808c
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a6c4:	4b2c      	ldr	r3, [pc, #176]	@ (800a778 <HAL_RCC_OscConfig+0x9fc>)
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d0ea      	beq.n	800a6a6 <HAL_RCC_OscConfig+0x92a>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a6d0:	e04c      	b.n	800a76c <HAL_RCC_OscConfig+0x9f0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800a6d2:	2301      	movs	r3, #1
 800a6d4:	e04b      	b.n	800a76e <HAL_RCC_OscConfig+0x9f2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a6d6:	4b28      	ldr	r3, [pc, #160]	@ (800a778 <HAL_RCC_OscConfig+0x9fc>)
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d144      	bne.n	800a76c <HAL_RCC_OscConfig+0x9f0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800a6e2:	4b25      	ldr	r3, [pc, #148]	@ (800a778 <HAL_RCC_OscConfig+0x9fc>)
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	4a24      	ldr	r2, [pc, #144]	@ (800a778 <HAL_RCC_OscConfig+0x9fc>)
 800a6e8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a6ec:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a6ee:	4b22      	ldr	r3, [pc, #136]	@ (800a778 <HAL_RCC_OscConfig+0x9fc>)
 800a6f0:	68db      	ldr	r3, [r3, #12]
 800a6f2:	4a21      	ldr	r2, [pc, #132]	@ (800a778 <HAL_RCC_OscConfig+0x9fc>)
 800a6f4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a6f8:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a6fa:	f7fd fe45 	bl	8008388 <HAL_GetTick>
 800a6fe:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a700:	e008      	b.n	800a714 <HAL_RCC_OscConfig+0x998>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a702:	f7fd fe41 	bl	8008388 <HAL_GetTick>
 800a706:	4602      	mov	r2, r0
 800a708:	693b      	ldr	r3, [r7, #16]
 800a70a:	1ad3      	subs	r3, r2, r3
 800a70c:	2b02      	cmp	r3, #2
 800a70e:	d901      	bls.n	800a714 <HAL_RCC_OscConfig+0x998>
            {
              return HAL_TIMEOUT;
 800a710:	2303      	movs	r3, #3
 800a712:	e02c      	b.n	800a76e <HAL_RCC_OscConfig+0x9f2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a714:	4b18      	ldr	r3, [pc, #96]	@ (800a778 <HAL_RCC_OscConfig+0x9fc>)
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d0f0      	beq.n	800a702 <HAL_RCC_OscConfig+0x986>
 800a720:	e024      	b.n	800a76c <HAL_RCC_OscConfig+0x9f0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a722:	69bb      	ldr	r3, [r7, #24]
 800a724:	2b0c      	cmp	r3, #12
 800a726:	d01f      	beq.n	800a768 <HAL_RCC_OscConfig+0x9ec>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a728:	4b13      	ldr	r3, [pc, #76]	@ (800a778 <HAL_RCC_OscConfig+0x9fc>)
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	4a12      	ldr	r2, [pc, #72]	@ (800a778 <HAL_RCC_OscConfig+0x9fc>)
 800a72e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a732:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a734:	f7fd fe28 	bl	8008388 <HAL_GetTick>
 800a738:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a73a:	e008      	b.n	800a74e <HAL_RCC_OscConfig+0x9d2>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a73c:	f7fd fe24 	bl	8008388 <HAL_GetTick>
 800a740:	4602      	mov	r2, r0
 800a742:	693b      	ldr	r3, [r7, #16]
 800a744:	1ad3      	subs	r3, r2, r3
 800a746:	2b02      	cmp	r3, #2
 800a748:	d901      	bls.n	800a74e <HAL_RCC_OscConfig+0x9d2>
          {
            return HAL_TIMEOUT;
 800a74a:	2303      	movs	r3, #3
 800a74c:	e00f      	b.n	800a76e <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a74e:	4b0a      	ldr	r3, [pc, #40]	@ (800a778 <HAL_RCC_OscConfig+0x9fc>)
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a756:	2b00      	cmp	r3, #0
 800a758:	d1f0      	bne.n	800a73c <HAL_RCC_OscConfig+0x9c0>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800a75a:	4b07      	ldr	r3, [pc, #28]	@ (800a778 <HAL_RCC_OscConfig+0x9fc>)
 800a75c:	68da      	ldr	r2, [r3, #12]
 800a75e:	4906      	ldr	r1, [pc, #24]	@ (800a778 <HAL_RCC_OscConfig+0x9fc>)
 800a760:	4b06      	ldr	r3, [pc, #24]	@ (800a77c <HAL_RCC_OscConfig+0xa00>)
 800a762:	4013      	ands	r3, r2
 800a764:	60cb      	str	r3, [r1, #12]
 800a766:	e001      	b.n	800a76c <HAL_RCC_OscConfig+0x9f0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800a768:	2301      	movs	r3, #1
 800a76a:	e000      	b.n	800a76e <HAL_RCC_OscConfig+0x9f2>
      }
    }
  }
  return HAL_OK;
 800a76c:	2300      	movs	r3, #0
}
 800a76e:	4618      	mov	r0, r3
 800a770:	3720      	adds	r7, #32
 800a772:	46bd      	mov	sp, r7
 800a774:	bd80      	pop	{r7, pc}
 800a776:	bf00      	nop
 800a778:	40021000 	.word	0x40021000
 800a77c:	feeefffc 	.word	0xfeeefffc

0800a780 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a780:	b580      	push	{r7, lr}
 800a782:	b084      	sub	sp, #16
 800a784:	af00      	add	r7, sp, #0
 800a786:	6078      	str	r0, [r7, #4]
 800a788:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d101      	bne.n	800a794 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a790:	2301      	movs	r3, #1
 800a792:	e186      	b.n	800aaa2 <HAL_RCC_ClockConfig+0x322>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d003      	beq.n	800a7a4 <HAL_RCC_ClockConfig+0x24>
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	2b0f      	cmp	r3, #15
 800a7a2:	d904      	bls.n	800a7ae <HAL_RCC_ClockConfig+0x2e>
 800a7a4:	f240 4159 	movw	r1, #1113	@ 0x459
 800a7a8:	4882      	ldr	r0, [pc, #520]	@ (800a9b4 <HAL_RCC_ClockConfig+0x234>)
 800a7aa:	f7fc ffc3 	bl	8007734 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800a7ae:	683b      	ldr	r3, [r7, #0]
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d010      	beq.n	800a7d6 <HAL_RCC_ClockConfig+0x56>
 800a7b4:	683b      	ldr	r3, [r7, #0]
 800a7b6:	2b01      	cmp	r3, #1
 800a7b8:	d00d      	beq.n	800a7d6 <HAL_RCC_ClockConfig+0x56>
 800a7ba:	683b      	ldr	r3, [r7, #0]
 800a7bc:	2b02      	cmp	r3, #2
 800a7be:	d00a      	beq.n	800a7d6 <HAL_RCC_ClockConfig+0x56>
 800a7c0:	683b      	ldr	r3, [r7, #0]
 800a7c2:	2b03      	cmp	r3, #3
 800a7c4:	d007      	beq.n	800a7d6 <HAL_RCC_ClockConfig+0x56>
 800a7c6:	683b      	ldr	r3, [r7, #0]
 800a7c8:	2b04      	cmp	r3, #4
 800a7ca:	d004      	beq.n	800a7d6 <HAL_RCC_ClockConfig+0x56>
 800a7cc:	f240 415a 	movw	r1, #1114	@ 0x45a
 800a7d0:	4878      	ldr	r0, [pc, #480]	@ (800a9b4 <HAL_RCC_ClockConfig+0x234>)
 800a7d2:	f7fc ffaf 	bl	8007734 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a7d6:	4b78      	ldr	r3, [pc, #480]	@ (800a9b8 <HAL_RCC_ClockConfig+0x238>)
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	f003 0307 	and.w	r3, r3, #7
 800a7de:	683a      	ldr	r2, [r7, #0]
 800a7e0:	429a      	cmp	r2, r3
 800a7e2:	d910      	bls.n	800a806 <HAL_RCC_ClockConfig+0x86>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a7e4:	4b74      	ldr	r3, [pc, #464]	@ (800a9b8 <HAL_RCC_ClockConfig+0x238>)
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	f023 0207 	bic.w	r2, r3, #7
 800a7ec:	4972      	ldr	r1, [pc, #456]	@ (800a9b8 <HAL_RCC_ClockConfig+0x238>)
 800a7ee:	683b      	ldr	r3, [r7, #0]
 800a7f0:	4313      	orrs	r3, r2
 800a7f2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a7f4:	4b70      	ldr	r3, [pc, #448]	@ (800a9b8 <HAL_RCC_ClockConfig+0x238>)
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	f003 0307 	and.w	r3, r3, #7
 800a7fc:	683a      	ldr	r2, [r7, #0]
 800a7fe:	429a      	cmp	r2, r3
 800a800:	d001      	beq.n	800a806 <HAL_RCC_ClockConfig+0x86>
    {
      return HAL_ERROR;
 800a802:	2301      	movs	r3, #1
 800a804:	e14d      	b.n	800aaa2 <HAL_RCC_ClockConfig+0x322>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	f003 0302 	and.w	r3, r3, #2
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d039      	beq.n	800a886 <HAL_RCC_ClockConfig+0x106>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	689b      	ldr	r3, [r3, #8]
 800a816:	2b00      	cmp	r3, #0
 800a818:	d024      	beq.n	800a864 <HAL_RCC_ClockConfig+0xe4>
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	689b      	ldr	r3, [r3, #8]
 800a81e:	2b80      	cmp	r3, #128	@ 0x80
 800a820:	d020      	beq.n	800a864 <HAL_RCC_ClockConfig+0xe4>
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	689b      	ldr	r3, [r3, #8]
 800a826:	2b90      	cmp	r3, #144	@ 0x90
 800a828:	d01c      	beq.n	800a864 <HAL_RCC_ClockConfig+0xe4>
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	689b      	ldr	r3, [r3, #8]
 800a82e:	2ba0      	cmp	r3, #160	@ 0xa0
 800a830:	d018      	beq.n	800a864 <HAL_RCC_ClockConfig+0xe4>
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	689b      	ldr	r3, [r3, #8]
 800a836:	2bb0      	cmp	r3, #176	@ 0xb0
 800a838:	d014      	beq.n	800a864 <HAL_RCC_ClockConfig+0xe4>
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	689b      	ldr	r3, [r3, #8]
 800a83e:	2bc0      	cmp	r3, #192	@ 0xc0
 800a840:	d010      	beq.n	800a864 <HAL_RCC_ClockConfig+0xe4>
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	689b      	ldr	r3, [r3, #8]
 800a846:	2bd0      	cmp	r3, #208	@ 0xd0
 800a848:	d00c      	beq.n	800a864 <HAL_RCC_ClockConfig+0xe4>
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	689b      	ldr	r3, [r3, #8]
 800a84e:	2be0      	cmp	r3, #224	@ 0xe0
 800a850:	d008      	beq.n	800a864 <HAL_RCC_ClockConfig+0xe4>
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	689b      	ldr	r3, [r3, #8]
 800a856:	2bf0      	cmp	r3, #240	@ 0xf0
 800a858:	d004      	beq.n	800a864 <HAL_RCC_ClockConfig+0xe4>
 800a85a:	f240 4172 	movw	r1, #1138	@ 0x472
 800a85e:	4855      	ldr	r0, [pc, #340]	@ (800a9b4 <HAL_RCC_ClockConfig+0x234>)
 800a860:	f7fc ff68 	bl	8007734 <assert_failed>

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	689a      	ldr	r2, [r3, #8]
 800a868:	4b54      	ldr	r3, [pc, #336]	@ (800a9bc <HAL_RCC_ClockConfig+0x23c>)
 800a86a:	689b      	ldr	r3, [r3, #8]
 800a86c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a870:	429a      	cmp	r2, r3
 800a872:	d908      	bls.n	800a886 <HAL_RCC_ClockConfig+0x106>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a874:	4b51      	ldr	r3, [pc, #324]	@ (800a9bc <HAL_RCC_ClockConfig+0x23c>)
 800a876:	689b      	ldr	r3, [r3, #8]
 800a878:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	689b      	ldr	r3, [r3, #8]
 800a880:	494e      	ldr	r1, [pc, #312]	@ (800a9bc <HAL_RCC_ClockConfig+0x23c>)
 800a882:	4313      	orrs	r3, r2
 800a884:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	f003 0301 	and.w	r3, r3, #1
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d061      	beq.n	800a956 <HAL_RCC_ClockConfig+0x1d6>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	685b      	ldr	r3, [r3, #4]
 800a896:	2b00      	cmp	r3, #0
 800a898:	d010      	beq.n	800a8bc <HAL_RCC_ClockConfig+0x13c>
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	685b      	ldr	r3, [r3, #4]
 800a89e:	2b01      	cmp	r3, #1
 800a8a0:	d00c      	beq.n	800a8bc <HAL_RCC_ClockConfig+0x13c>
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	685b      	ldr	r3, [r3, #4]
 800a8a6:	2b02      	cmp	r3, #2
 800a8a8:	d008      	beq.n	800a8bc <HAL_RCC_ClockConfig+0x13c>
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	685b      	ldr	r3, [r3, #4]
 800a8ae:	2b03      	cmp	r3, #3
 800a8b0:	d004      	beq.n	800a8bc <HAL_RCC_ClockConfig+0x13c>
 800a8b2:	f240 417d 	movw	r1, #1149	@ 0x47d
 800a8b6:	483f      	ldr	r0, [pc, #252]	@ (800a9b4 <HAL_RCC_ClockConfig+0x234>)
 800a8b8:	f7fc ff3c 	bl	8007734 <assert_failed>

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	685b      	ldr	r3, [r3, #4]
 800a8c0:	2b03      	cmp	r3, #3
 800a8c2:	d107      	bne.n	800a8d4 <HAL_RCC_ClockConfig+0x154>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a8c4:	4b3d      	ldr	r3, [pc, #244]	@ (800a9bc <HAL_RCC_ClockConfig+0x23c>)
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d121      	bne.n	800a914 <HAL_RCC_ClockConfig+0x194>
      {
        return HAL_ERROR;
 800a8d0:	2301      	movs	r3, #1
 800a8d2:	e0e6      	b.n	800aaa2 <HAL_RCC_ClockConfig+0x322>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	685b      	ldr	r3, [r3, #4]
 800a8d8:	2b02      	cmp	r3, #2
 800a8da:	d107      	bne.n	800a8ec <HAL_RCC_ClockConfig+0x16c>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a8dc:	4b37      	ldr	r3, [pc, #220]	@ (800a9bc <HAL_RCC_ClockConfig+0x23c>)
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d115      	bne.n	800a914 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 800a8e8:	2301      	movs	r3, #1
 800a8ea:	e0da      	b.n	800aaa2 <HAL_RCC_ClockConfig+0x322>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	685b      	ldr	r3, [r3, #4]
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d107      	bne.n	800a904 <HAL_RCC_ClockConfig+0x184>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a8f4:	4b31      	ldr	r3, [pc, #196]	@ (800a9bc <HAL_RCC_ClockConfig+0x23c>)
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	f003 0302 	and.w	r3, r3, #2
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d109      	bne.n	800a914 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 800a900:	2301      	movs	r3, #1
 800a902:	e0ce      	b.n	800aaa2 <HAL_RCC_ClockConfig+0x322>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a904:	4b2d      	ldr	r3, [pc, #180]	@ (800a9bc <HAL_RCC_ClockConfig+0x23c>)
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d101      	bne.n	800a914 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 800a910:	2301      	movs	r3, #1
 800a912:	e0c6      	b.n	800aaa2 <HAL_RCC_ClockConfig+0x322>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a914:	4b29      	ldr	r3, [pc, #164]	@ (800a9bc <HAL_RCC_ClockConfig+0x23c>)
 800a916:	689b      	ldr	r3, [r3, #8]
 800a918:	f023 0203 	bic.w	r2, r3, #3
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	685b      	ldr	r3, [r3, #4]
 800a920:	4926      	ldr	r1, [pc, #152]	@ (800a9bc <HAL_RCC_ClockConfig+0x23c>)
 800a922:	4313      	orrs	r3, r2
 800a924:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a926:	f7fd fd2f 	bl	8008388 <HAL_GetTick>
 800a92a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a92c:	e00a      	b.n	800a944 <HAL_RCC_ClockConfig+0x1c4>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a92e:	f7fd fd2b 	bl	8008388 <HAL_GetTick>
 800a932:	4602      	mov	r2, r0
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	1ad3      	subs	r3, r2, r3
 800a938:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a93c:	4293      	cmp	r3, r2
 800a93e:	d901      	bls.n	800a944 <HAL_RCC_ClockConfig+0x1c4>
      {
        return HAL_TIMEOUT;
 800a940:	2303      	movs	r3, #3
 800a942:	e0ae      	b.n	800aaa2 <HAL_RCC_ClockConfig+0x322>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a944:	4b1d      	ldr	r3, [pc, #116]	@ (800a9bc <HAL_RCC_ClockConfig+0x23c>)
 800a946:	689b      	ldr	r3, [r3, #8]
 800a948:	f003 020c 	and.w	r2, r3, #12
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	685b      	ldr	r3, [r3, #4]
 800a950:	009b      	lsls	r3, r3, #2
 800a952:	429a      	cmp	r2, r3
 800a954:	d1eb      	bne.n	800a92e <HAL_RCC_ClockConfig+0x1ae>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	f003 0302 	and.w	r3, r3, #2
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d010      	beq.n	800a984 <HAL_RCC_ClockConfig+0x204>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	689a      	ldr	r2, [r3, #8]
 800a966:	4b15      	ldr	r3, [pc, #84]	@ (800a9bc <HAL_RCC_ClockConfig+0x23c>)
 800a968:	689b      	ldr	r3, [r3, #8]
 800a96a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a96e:	429a      	cmp	r2, r3
 800a970:	d208      	bcs.n	800a984 <HAL_RCC_ClockConfig+0x204>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a972:	4b12      	ldr	r3, [pc, #72]	@ (800a9bc <HAL_RCC_ClockConfig+0x23c>)
 800a974:	689b      	ldr	r3, [r3, #8]
 800a976:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	689b      	ldr	r3, [r3, #8]
 800a97e:	490f      	ldr	r1, [pc, #60]	@ (800a9bc <HAL_RCC_ClockConfig+0x23c>)
 800a980:	4313      	orrs	r3, r2
 800a982:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a984:	4b0c      	ldr	r3, [pc, #48]	@ (800a9b8 <HAL_RCC_ClockConfig+0x238>)
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	f003 0307 	and.w	r3, r3, #7
 800a98c:	683a      	ldr	r2, [r7, #0]
 800a98e:	429a      	cmp	r2, r3
 800a990:	d216      	bcs.n	800a9c0 <HAL_RCC_ClockConfig+0x240>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a992:	4b09      	ldr	r3, [pc, #36]	@ (800a9b8 <HAL_RCC_ClockConfig+0x238>)
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	f023 0207 	bic.w	r2, r3, #7
 800a99a:	4907      	ldr	r1, [pc, #28]	@ (800a9b8 <HAL_RCC_ClockConfig+0x238>)
 800a99c:	683b      	ldr	r3, [r7, #0]
 800a99e:	4313      	orrs	r3, r2
 800a9a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a9a2:	4b05      	ldr	r3, [pc, #20]	@ (800a9b8 <HAL_RCC_ClockConfig+0x238>)
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	f003 0307 	and.w	r3, r3, #7
 800a9aa:	683a      	ldr	r2, [r7, #0]
 800a9ac:	429a      	cmp	r2, r3
 800a9ae:	d007      	beq.n	800a9c0 <HAL_RCC_ClockConfig+0x240>
    {
      return HAL_ERROR;
 800a9b0:	2301      	movs	r3, #1
 800a9b2:	e076      	b.n	800aaa2 <HAL_RCC_ClockConfig+0x322>
 800a9b4:	0801252c 	.word	0x0801252c
 800a9b8:	40022000 	.word	0x40022000
 800a9bc:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	f003 0304 	and.w	r3, r3, #4
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d025      	beq.n	800aa18 <HAL_RCC_ClockConfig+0x298>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	68db      	ldr	r3, [r3, #12]
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d018      	beq.n	800aa06 <HAL_RCC_ClockConfig+0x286>
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	68db      	ldr	r3, [r3, #12]
 800a9d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a9dc:	d013      	beq.n	800aa06 <HAL_RCC_ClockConfig+0x286>
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	68db      	ldr	r3, [r3, #12]
 800a9e2:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800a9e6:	d00e      	beq.n	800aa06 <HAL_RCC_ClockConfig+0x286>
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	68db      	ldr	r3, [r3, #12]
 800a9ec:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800a9f0:	d009      	beq.n	800aa06 <HAL_RCC_ClockConfig+0x286>
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	68db      	ldr	r3, [r3, #12]
 800a9f6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a9fa:	d004      	beq.n	800aa06 <HAL_RCC_ClockConfig+0x286>
 800a9fc:	f240 41f5 	movw	r1, #1269	@ 0x4f5
 800aa00:	482a      	ldr	r0, [pc, #168]	@ (800aaac <HAL_RCC_ClockConfig+0x32c>)
 800aa02:	f7fc fe97 	bl	8007734 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800aa06:	4b2a      	ldr	r3, [pc, #168]	@ (800aab0 <HAL_RCC_ClockConfig+0x330>)
 800aa08:	689b      	ldr	r3, [r3, #8]
 800aa0a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	68db      	ldr	r3, [r3, #12]
 800aa12:	4927      	ldr	r1, [pc, #156]	@ (800aab0 <HAL_RCC_ClockConfig+0x330>)
 800aa14:	4313      	orrs	r3, r2
 800aa16:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	f003 0308 	and.w	r3, r3, #8
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d026      	beq.n	800aa72 <HAL_RCC_ClockConfig+0x2f2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	691b      	ldr	r3, [r3, #16]
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d018      	beq.n	800aa5e <HAL_RCC_ClockConfig+0x2de>
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	691b      	ldr	r3, [r3, #16]
 800aa30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aa34:	d013      	beq.n	800aa5e <HAL_RCC_ClockConfig+0x2de>
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	691b      	ldr	r3, [r3, #16]
 800aa3a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800aa3e:	d00e      	beq.n	800aa5e <HAL_RCC_ClockConfig+0x2de>
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	691b      	ldr	r3, [r3, #16]
 800aa44:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800aa48:	d009      	beq.n	800aa5e <HAL_RCC_ClockConfig+0x2de>
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	691b      	ldr	r3, [r3, #16]
 800aa4e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800aa52:	d004      	beq.n	800aa5e <HAL_RCC_ClockConfig+0x2de>
 800aa54:	f240 41fc 	movw	r1, #1276	@ 0x4fc
 800aa58:	4814      	ldr	r0, [pc, #80]	@ (800aaac <HAL_RCC_ClockConfig+0x32c>)
 800aa5a:	f7fc fe6b 	bl	8007734 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800aa5e:	4b14      	ldr	r3, [pc, #80]	@ (800aab0 <HAL_RCC_ClockConfig+0x330>)
 800aa60:	689b      	ldr	r3, [r3, #8]
 800aa62:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	691b      	ldr	r3, [r3, #16]
 800aa6a:	00db      	lsls	r3, r3, #3
 800aa6c:	4910      	ldr	r1, [pc, #64]	@ (800aab0 <HAL_RCC_ClockConfig+0x330>)
 800aa6e:	4313      	orrs	r3, r2
 800aa70:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800aa72:	f000 f825 	bl	800aac0 <HAL_RCC_GetSysClockFreq>
 800aa76:	4602      	mov	r2, r0
 800aa78:	4b0d      	ldr	r3, [pc, #52]	@ (800aab0 <HAL_RCC_ClockConfig+0x330>)
 800aa7a:	689b      	ldr	r3, [r3, #8]
 800aa7c:	091b      	lsrs	r3, r3, #4
 800aa7e:	f003 030f 	and.w	r3, r3, #15
 800aa82:	490c      	ldr	r1, [pc, #48]	@ (800aab4 <HAL_RCC_ClockConfig+0x334>)
 800aa84:	5ccb      	ldrb	r3, [r1, r3]
 800aa86:	f003 031f 	and.w	r3, r3, #31
 800aa8a:	fa22 f303 	lsr.w	r3, r2, r3
 800aa8e:	4a0a      	ldr	r2, [pc, #40]	@ (800aab8 <HAL_RCC_ClockConfig+0x338>)
 800aa90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800aa92:	4b0a      	ldr	r3, [pc, #40]	@ (800aabc <HAL_RCC_ClockConfig+0x33c>)
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	4618      	mov	r0, r3
 800aa98:	f7fd fc26 	bl	80082e8 <HAL_InitTick>
 800aa9c:	4603      	mov	r3, r0
 800aa9e:	72fb      	strb	r3, [r7, #11]

  return status;
 800aaa0:	7afb      	ldrb	r3, [r7, #11]
}
 800aaa2:	4618      	mov	r0, r3
 800aaa4:	3710      	adds	r7, #16
 800aaa6:	46bd      	mov	sp, r7
 800aaa8:	bd80      	pop	{r7, pc}
 800aaaa:	bf00      	nop
 800aaac:	0801252c 	.word	0x0801252c
 800aab0:	40021000 	.word	0x40021000
 800aab4:	08012700 	.word	0x08012700
 800aab8:	20000060 	.word	0x20000060
 800aabc:	20000064 	.word	0x20000064

0800aac0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800aac0:	b480      	push	{r7}
 800aac2:	b089      	sub	sp, #36	@ 0x24
 800aac4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800aac6:	2300      	movs	r3, #0
 800aac8:	61fb      	str	r3, [r7, #28]
 800aaca:	2300      	movs	r3, #0
 800aacc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800aace:	4b3e      	ldr	r3, [pc, #248]	@ (800abc8 <HAL_RCC_GetSysClockFreq+0x108>)
 800aad0:	689b      	ldr	r3, [r3, #8]
 800aad2:	f003 030c 	and.w	r3, r3, #12
 800aad6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800aad8:	4b3b      	ldr	r3, [pc, #236]	@ (800abc8 <HAL_RCC_GetSysClockFreq+0x108>)
 800aada:	68db      	ldr	r3, [r3, #12]
 800aadc:	f003 0303 	and.w	r3, r3, #3
 800aae0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800aae2:	693b      	ldr	r3, [r7, #16]
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d005      	beq.n	800aaf4 <HAL_RCC_GetSysClockFreq+0x34>
 800aae8:	693b      	ldr	r3, [r7, #16]
 800aaea:	2b0c      	cmp	r3, #12
 800aaec:	d121      	bne.n	800ab32 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	2b01      	cmp	r3, #1
 800aaf2:	d11e      	bne.n	800ab32 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800aaf4:	4b34      	ldr	r3, [pc, #208]	@ (800abc8 <HAL_RCC_GetSysClockFreq+0x108>)
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	f003 0308 	and.w	r3, r3, #8
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d107      	bne.n	800ab10 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800ab00:	4b31      	ldr	r3, [pc, #196]	@ (800abc8 <HAL_RCC_GetSysClockFreq+0x108>)
 800ab02:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ab06:	0a1b      	lsrs	r3, r3, #8
 800ab08:	f003 030f 	and.w	r3, r3, #15
 800ab0c:	61fb      	str	r3, [r7, #28]
 800ab0e:	e005      	b.n	800ab1c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800ab10:	4b2d      	ldr	r3, [pc, #180]	@ (800abc8 <HAL_RCC_GetSysClockFreq+0x108>)
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	091b      	lsrs	r3, r3, #4
 800ab16:	f003 030f 	and.w	r3, r3, #15
 800ab1a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800ab1c:	4a2b      	ldr	r2, [pc, #172]	@ (800abcc <HAL_RCC_GetSysClockFreq+0x10c>)
 800ab1e:	69fb      	ldr	r3, [r7, #28]
 800ab20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ab24:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800ab26:	693b      	ldr	r3, [r7, #16]
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d10d      	bne.n	800ab48 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800ab2c:	69fb      	ldr	r3, [r7, #28]
 800ab2e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800ab30:	e00a      	b.n	800ab48 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800ab32:	693b      	ldr	r3, [r7, #16]
 800ab34:	2b04      	cmp	r3, #4
 800ab36:	d102      	bne.n	800ab3e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800ab38:	4b25      	ldr	r3, [pc, #148]	@ (800abd0 <HAL_RCC_GetSysClockFreq+0x110>)
 800ab3a:	61bb      	str	r3, [r7, #24]
 800ab3c:	e004      	b.n	800ab48 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800ab3e:	693b      	ldr	r3, [r7, #16]
 800ab40:	2b08      	cmp	r3, #8
 800ab42:	d101      	bne.n	800ab48 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800ab44:	4b23      	ldr	r3, [pc, #140]	@ (800abd4 <HAL_RCC_GetSysClockFreq+0x114>)
 800ab46:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800ab48:	693b      	ldr	r3, [r7, #16]
 800ab4a:	2b0c      	cmp	r3, #12
 800ab4c:	d134      	bne.n	800abb8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800ab4e:	4b1e      	ldr	r3, [pc, #120]	@ (800abc8 <HAL_RCC_GetSysClockFreq+0x108>)
 800ab50:	68db      	ldr	r3, [r3, #12]
 800ab52:	f003 0303 	and.w	r3, r3, #3
 800ab56:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800ab58:	68bb      	ldr	r3, [r7, #8]
 800ab5a:	2b02      	cmp	r3, #2
 800ab5c:	d003      	beq.n	800ab66 <HAL_RCC_GetSysClockFreq+0xa6>
 800ab5e:	68bb      	ldr	r3, [r7, #8]
 800ab60:	2b03      	cmp	r3, #3
 800ab62:	d003      	beq.n	800ab6c <HAL_RCC_GetSysClockFreq+0xac>
 800ab64:	e005      	b.n	800ab72 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800ab66:	4b1a      	ldr	r3, [pc, #104]	@ (800abd0 <HAL_RCC_GetSysClockFreq+0x110>)
 800ab68:	617b      	str	r3, [r7, #20]
      break;
 800ab6a:	e005      	b.n	800ab78 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800ab6c:	4b19      	ldr	r3, [pc, #100]	@ (800abd4 <HAL_RCC_GetSysClockFreq+0x114>)
 800ab6e:	617b      	str	r3, [r7, #20]
      break;
 800ab70:	e002      	b.n	800ab78 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800ab72:	69fb      	ldr	r3, [r7, #28]
 800ab74:	617b      	str	r3, [r7, #20]
      break;
 800ab76:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800ab78:	4b13      	ldr	r3, [pc, #76]	@ (800abc8 <HAL_RCC_GetSysClockFreq+0x108>)
 800ab7a:	68db      	ldr	r3, [r3, #12]
 800ab7c:	091b      	lsrs	r3, r3, #4
 800ab7e:	f003 0307 	and.w	r3, r3, #7
 800ab82:	3301      	adds	r3, #1
 800ab84:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800ab86:	4b10      	ldr	r3, [pc, #64]	@ (800abc8 <HAL_RCC_GetSysClockFreq+0x108>)
 800ab88:	68db      	ldr	r3, [r3, #12]
 800ab8a:	0a1b      	lsrs	r3, r3, #8
 800ab8c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ab90:	697a      	ldr	r2, [r7, #20]
 800ab92:	fb03 f202 	mul.w	r2, r3, r2
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	fbb2 f3f3 	udiv	r3, r2, r3
 800ab9c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800ab9e:	4b0a      	ldr	r3, [pc, #40]	@ (800abc8 <HAL_RCC_GetSysClockFreq+0x108>)
 800aba0:	68db      	ldr	r3, [r3, #12]
 800aba2:	0e5b      	lsrs	r3, r3, #25
 800aba4:	f003 0303 	and.w	r3, r3, #3
 800aba8:	3301      	adds	r3, #1
 800abaa:	005b      	lsls	r3, r3, #1
 800abac:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800abae:	697a      	ldr	r2, [r7, #20]
 800abb0:	683b      	ldr	r3, [r7, #0]
 800abb2:	fbb2 f3f3 	udiv	r3, r2, r3
 800abb6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800abb8:	69bb      	ldr	r3, [r7, #24]
}
 800abba:	4618      	mov	r0, r3
 800abbc:	3724      	adds	r7, #36	@ 0x24
 800abbe:	46bd      	mov	sp, r7
 800abc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc4:	4770      	bx	lr
 800abc6:	bf00      	nop
 800abc8:	40021000 	.word	0x40021000
 800abcc:	08012718 	.word	0x08012718
 800abd0:	00f42400 	.word	0x00f42400
 800abd4:	007a1200 	.word	0x007a1200

0800abd8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800abd8:	b480      	push	{r7}
 800abda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800abdc:	4b03      	ldr	r3, [pc, #12]	@ (800abec <HAL_RCC_GetHCLKFreq+0x14>)
 800abde:	681b      	ldr	r3, [r3, #0]
}
 800abe0:	4618      	mov	r0, r3
 800abe2:	46bd      	mov	sp, r7
 800abe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe8:	4770      	bx	lr
 800abea:	bf00      	nop
 800abec:	20000060 	.word	0x20000060

0800abf0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800abf0:	b580      	push	{r7, lr}
 800abf2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800abf4:	f7ff fff0 	bl	800abd8 <HAL_RCC_GetHCLKFreq>
 800abf8:	4602      	mov	r2, r0
 800abfa:	4b06      	ldr	r3, [pc, #24]	@ (800ac14 <HAL_RCC_GetPCLK1Freq+0x24>)
 800abfc:	689b      	ldr	r3, [r3, #8]
 800abfe:	0a1b      	lsrs	r3, r3, #8
 800ac00:	f003 0307 	and.w	r3, r3, #7
 800ac04:	4904      	ldr	r1, [pc, #16]	@ (800ac18 <HAL_RCC_GetPCLK1Freq+0x28>)
 800ac06:	5ccb      	ldrb	r3, [r1, r3]
 800ac08:	f003 031f 	and.w	r3, r3, #31
 800ac0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ac10:	4618      	mov	r0, r3
 800ac12:	bd80      	pop	{r7, pc}
 800ac14:	40021000 	.word	0x40021000
 800ac18:	08012710 	.word	0x08012710

0800ac1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800ac1c:	b580      	push	{r7, lr}
 800ac1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800ac20:	f7ff ffda 	bl	800abd8 <HAL_RCC_GetHCLKFreq>
 800ac24:	4602      	mov	r2, r0
 800ac26:	4b06      	ldr	r3, [pc, #24]	@ (800ac40 <HAL_RCC_GetPCLK2Freq+0x24>)
 800ac28:	689b      	ldr	r3, [r3, #8]
 800ac2a:	0adb      	lsrs	r3, r3, #11
 800ac2c:	f003 0307 	and.w	r3, r3, #7
 800ac30:	4904      	ldr	r1, [pc, #16]	@ (800ac44 <HAL_RCC_GetPCLK2Freq+0x28>)
 800ac32:	5ccb      	ldrb	r3, [r1, r3]
 800ac34:	f003 031f 	and.w	r3, r3, #31
 800ac38:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ac3c:	4618      	mov	r0, r3
 800ac3e:	bd80      	pop	{r7, pc}
 800ac40:	40021000 	.word	0x40021000
 800ac44:	08012710 	.word	0x08012710

0800ac48 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	b086      	sub	sp, #24
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800ac50:	2300      	movs	r3, #0
 800ac52:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800ac54:	4b2a      	ldr	r3, [pc, #168]	@ (800ad00 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800ac56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d003      	beq.n	800ac68 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800ac60:	f7ff f81c 	bl	8009c9c <HAL_PWREx_GetVoltageRange>
 800ac64:	6178      	str	r0, [r7, #20]
 800ac66:	e014      	b.n	800ac92 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800ac68:	4b25      	ldr	r3, [pc, #148]	@ (800ad00 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800ac6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac6c:	4a24      	ldr	r2, [pc, #144]	@ (800ad00 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800ac6e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ac72:	6593      	str	r3, [r2, #88]	@ 0x58
 800ac74:	4b22      	ldr	r3, [pc, #136]	@ (800ad00 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800ac76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ac7c:	60fb      	str	r3, [r7, #12]
 800ac7e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800ac80:	f7ff f80c 	bl	8009c9c <HAL_PWREx_GetVoltageRange>
 800ac84:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800ac86:	4b1e      	ldr	r3, [pc, #120]	@ (800ad00 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800ac88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac8a:	4a1d      	ldr	r2, [pc, #116]	@ (800ad00 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800ac8c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ac90:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800ac92:	697b      	ldr	r3, [r7, #20]
 800ac94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ac98:	d10b      	bne.n	800acb2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	2b80      	cmp	r3, #128	@ 0x80
 800ac9e:	d919      	bls.n	800acd4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	2ba0      	cmp	r3, #160	@ 0xa0
 800aca4:	d902      	bls.n	800acac <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800aca6:	2302      	movs	r3, #2
 800aca8:	613b      	str	r3, [r7, #16]
 800acaa:	e013      	b.n	800acd4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800acac:	2301      	movs	r3, #1
 800acae:	613b      	str	r3, [r7, #16]
 800acb0:	e010      	b.n	800acd4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	2b80      	cmp	r3, #128	@ 0x80
 800acb6:	d902      	bls.n	800acbe <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800acb8:	2303      	movs	r3, #3
 800acba:	613b      	str	r3, [r7, #16]
 800acbc:	e00a      	b.n	800acd4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	2b80      	cmp	r3, #128	@ 0x80
 800acc2:	d102      	bne.n	800acca <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800acc4:	2302      	movs	r3, #2
 800acc6:	613b      	str	r3, [r7, #16]
 800acc8:	e004      	b.n	800acd4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	2b70      	cmp	r3, #112	@ 0x70
 800acce:	d101      	bne.n	800acd4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800acd0:	2301      	movs	r3, #1
 800acd2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800acd4:	4b0b      	ldr	r3, [pc, #44]	@ (800ad04 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	f023 0207 	bic.w	r2, r3, #7
 800acdc:	4909      	ldr	r1, [pc, #36]	@ (800ad04 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800acde:	693b      	ldr	r3, [r7, #16]
 800ace0:	4313      	orrs	r3, r2
 800ace2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800ace4:	4b07      	ldr	r3, [pc, #28]	@ (800ad04 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	f003 0307 	and.w	r3, r3, #7
 800acec:	693a      	ldr	r2, [r7, #16]
 800acee:	429a      	cmp	r2, r3
 800acf0:	d001      	beq.n	800acf6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800acf2:	2301      	movs	r3, #1
 800acf4:	e000      	b.n	800acf8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800acf6:	2300      	movs	r3, #0
}
 800acf8:	4618      	mov	r0, r3
 800acfa:	3718      	adds	r7, #24
 800acfc:	46bd      	mov	sp, r7
 800acfe:	bd80      	pop	{r7, pc}
 800ad00:	40021000 	.word	0x40021000
 800ad04:	40022000 	.word	0x40022000

0800ad08 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800ad08:	b580      	push	{r7, lr}
 800ad0a:	b086      	sub	sp, #24
 800ad0c:	af00      	add	r7, sp, #0
 800ad0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800ad10:	2300      	movs	r3, #0
 800ad12:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800ad14:	2300      	movs	r3, #0
 800ad16:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d004      	beq.n	800ad2e <HAL_RCCEx_PeriphCLKConfig+0x26>
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ad2c:	d303      	bcc.n	800ad36 <HAL_RCCEx_PeriphCLKConfig+0x2e>
 800ad2e:	21c9      	movs	r1, #201	@ 0xc9
 800ad30:	4889      	ldr	r0, [pc, #548]	@ (800af58 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800ad32:	f7fc fcff 	bl	8007734 <assert_failed>

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d058      	beq.n	800adf4 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d012      	beq.n	800ad70 <HAL_RCCEx_PeriphCLKConfig+0x68>
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ad4e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ad52:	d00d      	beq.n	800ad70 <HAL_RCCEx_PeriphCLKConfig+0x68>
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ad58:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ad5c:	d008      	beq.n	800ad70 <HAL_RCCEx_PeriphCLKConfig+0x68>
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ad62:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800ad66:	d003      	beq.n	800ad70 <HAL_RCCEx_PeriphCLKConfig+0x68>
 800ad68:	21d1      	movs	r1, #209	@ 0xd1
 800ad6a:	487b      	ldr	r0, [pc, #492]	@ (800af58 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800ad6c:	f7fc fce2 	bl	8007734 <assert_failed>

    switch(PeriphClkInit->Sai1ClockSelection)
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ad74:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800ad78:	d02a      	beq.n	800add0 <HAL_RCCEx_PeriphCLKConfig+0xc8>
 800ad7a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800ad7e:	d824      	bhi.n	800adca <HAL_RCCEx_PeriphCLKConfig+0xc2>
 800ad80:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ad84:	d008      	beq.n	800ad98 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800ad86:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ad8a:	d81e      	bhi.n	800adca <HAL_RCCEx_PeriphCLKConfig+0xc2>
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d00a      	beq.n	800ada6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 800ad90:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ad94:	d010      	beq.n	800adb8 <HAL_RCCEx_PeriphCLKConfig+0xb0>
 800ad96:	e018      	b.n	800adca <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800ad98:	4b70      	ldr	r3, [pc, #448]	@ (800af5c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800ad9a:	68db      	ldr	r3, [r3, #12]
 800ad9c:	4a6f      	ldr	r2, [pc, #444]	@ (800af5c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800ad9e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ada2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800ada4:	e015      	b.n	800add2 <HAL_RCCEx_PeriphCLKConfig+0xca>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	3304      	adds	r3, #4
 800adaa:	2100      	movs	r1, #0
 800adac:	4618      	mov	r0, r3
 800adae:	f000 fc69 	bl	800b684 <RCCEx_PLLSAI1_Config>
 800adb2:	4603      	mov	r3, r0
 800adb4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800adb6:	e00c      	b.n	800add2 <HAL_RCCEx_PeriphCLKConfig+0xca>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	3320      	adds	r3, #32
 800adbc:	2100      	movs	r1, #0
 800adbe:	4618      	mov	r0, r3
 800adc0:	f000 fde0 	bl	800b984 <RCCEx_PLLSAI2_Config>
 800adc4:	4603      	mov	r3, r0
 800adc6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800adc8:	e003      	b.n	800add2 <HAL_RCCEx_PeriphCLKConfig+0xca>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800adca:	2301      	movs	r3, #1
 800adcc:	74fb      	strb	r3, [r7, #19]
      break;
 800adce:	e000      	b.n	800add2 <HAL_RCCEx_PeriphCLKConfig+0xca>
      break;
 800add0:	bf00      	nop
    }

    if(ret == HAL_OK)
 800add2:	7cfb      	ldrb	r3, [r7, #19]
 800add4:	2b00      	cmp	r3, #0
 800add6:	d10b      	bne.n	800adf0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800add8:	4b60      	ldr	r3, [pc, #384]	@ (800af5c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800adda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800adde:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ade6:	495d      	ldr	r1, [pc, #372]	@ (800af5c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800ade8:	4313      	orrs	r3, r2
 800adea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800adee:	e001      	b.n	800adf4 <HAL_RCCEx_PeriphCLKConfig+0xec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800adf0:	7cfb      	ldrb	r3, [r7, #19]
 800adf2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d059      	beq.n	800aeb4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d013      	beq.n	800ae30 <HAL_RCCEx_PeriphCLKConfig+0x128>
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ae0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ae10:	d00e      	beq.n	800ae30 <HAL_RCCEx_PeriphCLKConfig+0x128>
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ae16:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ae1a:	d009      	beq.n	800ae30 <HAL_RCCEx_PeriphCLKConfig+0x128>
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ae20:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ae24:	d004      	beq.n	800ae30 <HAL_RCCEx_PeriphCLKConfig+0x128>
 800ae26:	f240 110f 	movw	r1, #271	@ 0x10f
 800ae2a:	484b      	ldr	r0, [pc, #300]	@ (800af58 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800ae2c:	f7fc fc82 	bl	8007734 <assert_failed>

    switch(PeriphClkInit->Sai2ClockSelection)
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ae34:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ae38:	d02a      	beq.n	800ae90 <HAL_RCCEx_PeriphCLKConfig+0x188>
 800ae3a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ae3e:	d824      	bhi.n	800ae8a <HAL_RCCEx_PeriphCLKConfig+0x182>
 800ae40:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ae44:	d008      	beq.n	800ae58 <HAL_RCCEx_PeriphCLKConfig+0x150>
 800ae46:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ae4a:	d81e      	bhi.n	800ae8a <HAL_RCCEx_PeriphCLKConfig+0x182>
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d00a      	beq.n	800ae66 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800ae50:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ae54:	d010      	beq.n	800ae78 <HAL_RCCEx_PeriphCLKConfig+0x170>
 800ae56:	e018      	b.n	800ae8a <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800ae58:	4b40      	ldr	r3, [pc, #256]	@ (800af5c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800ae5a:	68db      	ldr	r3, [r3, #12]
 800ae5c:	4a3f      	ldr	r2, [pc, #252]	@ (800af5c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800ae5e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ae62:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800ae64:	e015      	b.n	800ae92 <HAL_RCCEx_PeriphCLKConfig+0x18a>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	3304      	adds	r3, #4
 800ae6a:	2100      	movs	r1, #0
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	f000 fc09 	bl	800b684 <RCCEx_PLLSAI1_Config>
 800ae72:	4603      	mov	r3, r0
 800ae74:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800ae76:	e00c      	b.n	800ae92 <HAL_RCCEx_PeriphCLKConfig+0x18a>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	3320      	adds	r3, #32
 800ae7c:	2100      	movs	r1, #0
 800ae7e:	4618      	mov	r0, r3
 800ae80:	f000 fd80 	bl	800b984 <RCCEx_PLLSAI2_Config>
 800ae84:	4603      	mov	r3, r0
 800ae86:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800ae88:	e003      	b.n	800ae92 <HAL_RCCEx_PeriphCLKConfig+0x18a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800ae8a:	2301      	movs	r3, #1
 800ae8c:	74fb      	strb	r3, [r7, #19]
      break;
 800ae8e:	e000      	b.n	800ae92 <HAL_RCCEx_PeriphCLKConfig+0x18a>
      break;
 800ae90:	bf00      	nop
    }

    if(ret == HAL_OK)
 800ae92:	7cfb      	ldrb	r3, [r7, #19]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d10b      	bne.n	800aeb0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800ae98:	4b30      	ldr	r3, [pc, #192]	@ (800af5c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800ae9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ae9e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800aea6:	492d      	ldr	r1, [pc, #180]	@ (800af5c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800aea8:	4313      	orrs	r3, r2
 800aeaa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800aeae:	e001      	b.n	800aeb4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aeb0:	7cfb      	ldrb	r3, [r7, #19]
 800aeb2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	f000 80c2 	beq.w	800b046 <HAL_RCCEx_PeriphCLKConfig+0x33e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800aec2:	2300      	movs	r3, #0
 800aec4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d016      	beq.n	800aefe <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800aed6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aeda:	d010      	beq.n	800aefe <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800aee2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aee6:	d00a      	beq.n	800aefe <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800aeee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800aef2:	d004      	beq.n	800aefe <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800aef4:	f44f 71a2 	mov.w	r1, #324	@ 0x144
 800aef8:	4817      	ldr	r0, [pc, #92]	@ (800af58 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800aefa:	f7fc fc1b 	bl	8007734 <assert_failed>

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800aefe:	4b17      	ldr	r3, [pc, #92]	@ (800af5c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800af00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800af06:	2b00      	cmp	r3, #0
 800af08:	d101      	bne.n	800af0e <HAL_RCCEx_PeriphCLKConfig+0x206>
 800af0a:	2301      	movs	r3, #1
 800af0c:	e000      	b.n	800af10 <HAL_RCCEx_PeriphCLKConfig+0x208>
 800af0e:	2300      	movs	r3, #0
 800af10:	2b00      	cmp	r3, #0
 800af12:	d00d      	beq.n	800af30 <HAL_RCCEx_PeriphCLKConfig+0x228>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800af14:	4b11      	ldr	r3, [pc, #68]	@ (800af5c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800af16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af18:	4a10      	ldr	r2, [pc, #64]	@ (800af5c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800af1a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800af1e:	6593      	str	r3, [r2, #88]	@ 0x58
 800af20:	4b0e      	ldr	r3, [pc, #56]	@ (800af5c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800af22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800af28:	60bb      	str	r3, [r7, #8]
 800af2a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800af2c:	2301      	movs	r3, #1
 800af2e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800af30:	4b0b      	ldr	r3, [pc, #44]	@ (800af60 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	4a0a      	ldr	r2, [pc, #40]	@ (800af60 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800af36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800af3a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800af3c:	f7fd fa24 	bl	8008388 <HAL_GetTick>
 800af40:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800af42:	e00f      	b.n	800af64 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800af44:	f7fd fa20 	bl	8008388 <HAL_GetTick>
 800af48:	4602      	mov	r2, r0
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	1ad3      	subs	r3, r2, r3
 800af4e:	2b02      	cmp	r3, #2
 800af50:	d908      	bls.n	800af64 <HAL_RCCEx_PeriphCLKConfig+0x25c>
      {
        ret = HAL_TIMEOUT;
 800af52:	2303      	movs	r3, #3
 800af54:	74fb      	strb	r3, [r7, #19]
        break;
 800af56:	e00b      	b.n	800af70 <HAL_RCCEx_PeriphCLKConfig+0x268>
 800af58:	08012564 	.word	0x08012564
 800af5c:	40021000 	.word	0x40021000
 800af60:	40007000 	.word	0x40007000
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800af64:	4b30      	ldr	r3, [pc, #192]	@ (800b028 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d0e9      	beq.n	800af44 <HAL_RCCEx_PeriphCLKConfig+0x23c>
      }
    }

    if(ret == HAL_OK)
 800af70:	7cfb      	ldrb	r3, [r7, #19]
 800af72:	2b00      	cmp	r3, #0
 800af74:	d15c      	bne.n	800b030 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800af76:	4b2d      	ldr	r3, [pc, #180]	@ (800b02c <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800af78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800af7c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800af80:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800af82:	697b      	ldr	r3, [r7, #20]
 800af84:	2b00      	cmp	r3, #0
 800af86:	d01f      	beq.n	800afc8 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800af8e:	697a      	ldr	r2, [r7, #20]
 800af90:	429a      	cmp	r2, r3
 800af92:	d019      	beq.n	800afc8 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800af94:	4b25      	ldr	r3, [pc, #148]	@ (800b02c <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800af96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800af9a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800af9e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800afa0:	4b22      	ldr	r3, [pc, #136]	@ (800b02c <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800afa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800afa6:	4a21      	ldr	r2, [pc, #132]	@ (800b02c <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800afa8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800afac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800afb0:	4b1e      	ldr	r3, [pc, #120]	@ (800b02c <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800afb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800afb6:	4a1d      	ldr	r2, [pc, #116]	@ (800b02c <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800afb8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800afbc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800afc0:	4a1a      	ldr	r2, [pc, #104]	@ (800b02c <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800afc2:	697b      	ldr	r3, [r7, #20]
 800afc4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800afc8:	697b      	ldr	r3, [r7, #20]
 800afca:	f003 0301 	and.w	r3, r3, #1
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d016      	beq.n	800b000 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800afd2:	f7fd f9d9 	bl	8008388 <HAL_GetTick>
 800afd6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800afd8:	e00b      	b.n	800aff2 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800afda:	f7fd f9d5 	bl	8008388 <HAL_GetTick>
 800afde:	4602      	mov	r2, r0
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	1ad3      	subs	r3, r2, r3
 800afe4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800afe8:	4293      	cmp	r3, r2
 800afea:	d902      	bls.n	800aff2 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
          {
            ret = HAL_TIMEOUT;
 800afec:	2303      	movs	r3, #3
 800afee:	74fb      	strb	r3, [r7, #19]
            break;
 800aff0:	e006      	b.n	800b000 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800aff2:	4b0e      	ldr	r3, [pc, #56]	@ (800b02c <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800aff4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aff8:	f003 0302 	and.w	r3, r3, #2
 800affc:	2b00      	cmp	r3, #0
 800affe:	d0ec      	beq.n	800afda <HAL_RCCEx_PeriphCLKConfig+0x2d2>
          }
        }
      }

      if(ret == HAL_OK)
 800b000:	7cfb      	ldrb	r3, [r7, #19]
 800b002:	2b00      	cmp	r3, #0
 800b004:	d10c      	bne.n	800b020 <HAL_RCCEx_PeriphCLKConfig+0x318>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b006:	4b09      	ldr	r3, [pc, #36]	@ (800b02c <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800b008:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b00c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b016:	4905      	ldr	r1, [pc, #20]	@ (800b02c <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800b018:	4313      	orrs	r3, r2
 800b01a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800b01e:	e009      	b.n	800b034 <HAL_RCCEx_PeriphCLKConfig+0x32c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b020:	7cfb      	ldrb	r3, [r7, #19]
 800b022:	74bb      	strb	r3, [r7, #18]
 800b024:	e006      	b.n	800b034 <HAL_RCCEx_PeriphCLKConfig+0x32c>
 800b026:	bf00      	nop
 800b028:	40007000 	.word	0x40007000
 800b02c:	40021000 	.word	0x40021000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b030:	7cfb      	ldrb	r3, [r7, #19]
 800b032:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b034:	7c7b      	ldrb	r3, [r7, #17]
 800b036:	2b01      	cmp	r3, #1
 800b038:	d105      	bne.n	800b046 <HAL_RCCEx_PeriphCLKConfig+0x33e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b03a:	4b8d      	ldr	r3, [pc, #564]	@ (800b270 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b03c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b03e:	4a8c      	ldr	r2, [pc, #560]	@ (800b270 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b040:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b044:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	f003 0301 	and.w	r3, r3, #1
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d01f      	beq.n	800b092 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b056:	2b00      	cmp	r3, #0
 800b058:	d010      	beq.n	800b07c <HAL_RCCEx_PeriphCLKConfig+0x374>
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b05e:	2b01      	cmp	r3, #1
 800b060:	d00c      	beq.n	800b07c <HAL_RCCEx_PeriphCLKConfig+0x374>
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b066:	2b03      	cmp	r3, #3
 800b068:	d008      	beq.n	800b07c <HAL_RCCEx_PeriphCLKConfig+0x374>
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b06e:	2b02      	cmp	r3, #2
 800b070:	d004      	beq.n	800b07c <HAL_RCCEx_PeriphCLKConfig+0x374>
 800b072:	f240 1199 	movw	r1, #409	@ 0x199
 800b076:	487f      	ldr	r0, [pc, #508]	@ (800b274 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800b078:	f7fc fb5c 	bl	8007734 <assert_failed>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b07c:	4b7c      	ldr	r3, [pc, #496]	@ (800b270 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b07e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b082:	f023 0203 	bic.w	r2, r3, #3
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b08a:	4979      	ldr	r1, [pc, #484]	@ (800b270 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b08c:	4313      	orrs	r3, r2
 800b08e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	f003 0302 	and.w	r3, r3, #2
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d01f      	beq.n	800b0de <HAL_RCCEx_PeriphCLKConfig+0x3d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d010      	beq.n	800b0c8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b0aa:	2b04      	cmp	r3, #4
 800b0ac:	d00c      	beq.n	800b0c8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b0b2:	2b0c      	cmp	r3, #12
 800b0b4:	d008      	beq.n	800b0c8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b0ba:	2b08      	cmp	r3, #8
 800b0bc:	d004      	beq.n	800b0c8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800b0be:	f240 11a3 	movw	r1, #419	@ 0x1a3
 800b0c2:	486c      	ldr	r0, [pc, #432]	@ (800b274 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800b0c4:	f7fc fb36 	bl	8007734 <assert_failed>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b0c8:	4b69      	ldr	r3, [pc, #420]	@ (800b270 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b0ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b0ce:	f023 020c 	bic.w	r2, r3, #12
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b0d6:	4966      	ldr	r1, [pc, #408]	@ (800b270 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b0d8:	4313      	orrs	r3, r2
 800b0da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	f003 0304 	and.w	r3, r3, #4
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d01f      	beq.n	800b12a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d010      	beq.n	800b114 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0f6:	2b10      	cmp	r3, #16
 800b0f8:	d00c      	beq.n	800b114 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0fe:	2b30      	cmp	r3, #48	@ 0x30
 800b100:	d008      	beq.n	800b114 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b106:	2b20      	cmp	r3, #32
 800b108:	d004      	beq.n	800b114 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800b10a:	f240 11af 	movw	r1, #431	@ 0x1af
 800b10e:	4859      	ldr	r0, [pc, #356]	@ (800b274 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800b110:	f7fc fb10 	bl	8007734 <assert_failed>

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b114:	4b56      	ldr	r3, [pc, #344]	@ (800b270 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b116:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b11a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b122:	4953      	ldr	r1, [pc, #332]	@ (800b270 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b124:	4313      	orrs	r3, r2
 800b126:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	f003 0308 	and.w	r3, r3, #8
 800b132:	2b00      	cmp	r3, #0
 800b134:	d01f      	beq.n	800b176 <HAL_RCCEx_PeriphCLKConfig+0x46e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d010      	beq.n	800b160 <HAL_RCCEx_PeriphCLKConfig+0x458>
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b142:	2b40      	cmp	r3, #64	@ 0x40
 800b144:	d00c      	beq.n	800b160 <HAL_RCCEx_PeriphCLKConfig+0x458>
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b14a:	2bc0      	cmp	r3, #192	@ 0xc0
 800b14c:	d008      	beq.n	800b160 <HAL_RCCEx_PeriphCLKConfig+0x458>
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b152:	2b80      	cmp	r3, #128	@ 0x80
 800b154:	d004      	beq.n	800b160 <HAL_RCCEx_PeriphCLKConfig+0x458>
 800b156:	f240 11bd 	movw	r1, #445	@ 0x1bd
 800b15a:	4846      	ldr	r0, [pc, #280]	@ (800b274 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800b15c:	f7fc faea 	bl	8007734 <assert_failed>

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800b160:	4b43      	ldr	r3, [pc, #268]	@ (800b270 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b162:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b166:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b16e:	4940      	ldr	r1, [pc, #256]	@ (800b270 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b170:	4313      	orrs	r3, r2
 800b172:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	f003 0310 	and.w	r3, r3, #16
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d022      	beq.n	800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b186:	2b00      	cmp	r3, #0
 800b188:	d013      	beq.n	800b1b2 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b18e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b192:	d00e      	beq.n	800b1b2 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b198:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b19c:	d009      	beq.n	800b1b2 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b1a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b1a6:	d004      	beq.n	800b1b2 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800b1a8:	f240 11cb 	movw	r1, #459	@ 0x1cb
 800b1ac:	4831      	ldr	r0, [pc, #196]	@ (800b274 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800b1ae:	f7fc fac1 	bl	8007734 <assert_failed>

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800b1b2:	4b2f      	ldr	r3, [pc, #188]	@ (800b270 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b1b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b1b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b1c0:	492b      	ldr	r1, [pc, #172]	@ (800b270 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b1c2:	4313      	orrs	r3, r2
 800b1c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	f003 0320 	and.w	r3, r3, #32
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d022      	beq.n	800b21a <HAL_RCCEx_PeriphCLKConfig+0x512>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d013      	beq.n	800b204 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b1e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b1e4:	d00e      	beq.n	800b204 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b1ea:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b1ee:	d009      	beq.n	800b204 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b1f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b1f8:	d004      	beq.n	800b204 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800b1fa:	f240 11d7 	movw	r1, #471	@ 0x1d7
 800b1fe:	481d      	ldr	r0, [pc, #116]	@ (800b274 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800b200:	f7fc fa98 	bl	8007734 <assert_failed>

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b204:	4b1a      	ldr	r3, [pc, #104]	@ (800b270 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b206:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b20a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b212:	4917      	ldr	r1, [pc, #92]	@ (800b270 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b214:	4313      	orrs	r3, r2
 800b216:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b222:	2b00      	cmp	r3, #0
 800b224:	d028      	beq.n	800b278 <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d013      	beq.n	800b256 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b232:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b236:	d00e      	beq.n	800b256 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b23c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800b240:	d009      	beq.n	800b256 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b246:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800b24a:	d004      	beq.n	800b256 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800b24c:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 800b250:	4808      	ldr	r0, [pc, #32]	@ (800b274 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800b252:	f7fc fa6f 	bl	8007734 <assert_failed>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b256:	4b06      	ldr	r3, [pc, #24]	@ (800b270 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b258:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b25c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b264:	4902      	ldr	r1, [pc, #8]	@ (800b270 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b266:	4313      	orrs	r3, r2
 800b268:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800b26c:	e004      	b.n	800b278 <HAL_RCCEx_PeriphCLKConfig+0x570>
 800b26e:	bf00      	nop
 800b270:	40021000 	.word	0x40021000
 800b274:	08012564 	.word	0x08012564
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b280:	2b00      	cmp	r3, #0
 800b282:	d022      	beq.n	800b2ca <HAL_RCCEx_PeriphCLKConfig+0x5c2>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d013      	beq.n	800b2b4 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b290:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b294:	d00e      	beq.n	800b2b4 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b29a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b29e:	d009      	beq.n	800b2b4 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b2a4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b2a8:	d004      	beq.n	800b2b4 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800b2aa:	f240 11e7 	movw	r1, #487	@ 0x1e7
 800b2ae:	489e      	ldr	r0, [pc, #632]	@ (800b528 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800b2b0:	f7fc fa40 	bl	8007734 <assert_failed>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b2b4:	4b9d      	ldr	r3, [pc, #628]	@ (800b52c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b2b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b2ba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b2c2:	499a      	ldr	r1, [pc, #616]	@ (800b52c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b2c4:	4313      	orrs	r3, r2
 800b2c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d01d      	beq.n	800b312 <HAL_RCCEx_PeriphCLKConfig+0x60a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d00e      	beq.n	800b2fc <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b2e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b2e6:	d009      	beq.n	800b2fc <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b2ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b2f0:	d004      	beq.n	800b2fc <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 800b2f2:	f240 11ef 	movw	r1, #495	@ 0x1ef
 800b2f6:	488c      	ldr	r0, [pc, #560]	@ (800b528 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800b2f8:	f7fc fa1c 	bl	8007734 <assert_failed>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b2fc:	4b8b      	ldr	r3, [pc, #556]	@ (800b52c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b2fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b302:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b30a:	4988      	ldr	r1, [pc, #544]	@ (800b52c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b30c:	4313      	orrs	r3, r2
 800b30e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d01d      	beq.n	800b35a <HAL_RCCEx_PeriphCLKConfig+0x652>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b322:	2b00      	cmp	r3, #0
 800b324:	d00e      	beq.n	800b344 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b32a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b32e:	d009      	beq.n	800b344 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b334:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b338:	d004      	beq.n	800b344 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 800b33a:	f240 11fb 	movw	r1, #507	@ 0x1fb
 800b33e:	487a      	ldr	r0, [pc, #488]	@ (800b528 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800b340:	f7fc f9f8 	bl	8007734 <assert_failed>

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b344:	4b79      	ldr	r3, [pc, #484]	@ (800b52c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b346:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b34a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b352:	4976      	ldr	r1, [pc, #472]	@ (800b52c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b354:	4313      	orrs	r3, r2
 800b356:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b362:	2b00      	cmp	r3, #0
 800b364:	d01d      	beq.n	800b3a2 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d00e      	beq.n	800b38c <HAL_RCCEx_PeriphCLKConfig+0x684>
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b372:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b376:	d009      	beq.n	800b38c <HAL_RCCEx_PeriphCLKConfig+0x684>
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b37c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b380:	d004      	beq.n	800b38c <HAL_RCCEx_PeriphCLKConfig+0x684>
 800b382:	f240 2107 	movw	r1, #519	@ 0x207
 800b386:	4868      	ldr	r0, [pc, #416]	@ (800b528 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800b388:	f7fc f9d4 	bl	8007734 <assert_failed>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b38c:	4b67      	ldr	r3, [pc, #412]	@ (800b52c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b38e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b392:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b39a:	4964      	ldr	r1, [pc, #400]	@ (800b52c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b39c:	4313      	orrs	r3, r2
 800b39e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d040      	beq.n	800b430 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d013      	beq.n	800b3de <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b3ba:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b3be:	d00e      	beq.n	800b3de <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b3c4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b3c8:	d009      	beq.n	800b3de <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b3ce:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800b3d2:	d004      	beq.n	800b3de <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800b3d4:	f44f 7108 	mov.w	r1, #544	@ 0x220
 800b3d8:	4853      	ldr	r0, [pc, #332]	@ (800b528 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800b3da:	f7fc f9ab 	bl	8007734 <assert_failed>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b3de:	4b53      	ldr	r3, [pc, #332]	@ (800b52c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b3e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b3e4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b3ec:	494f      	ldr	r1, [pc, #316]	@ (800b52c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b3ee:	4313      	orrs	r3, r2
 800b3f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b3f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b3fc:	d106      	bne.n	800b40c <HAL_RCCEx_PeriphCLKConfig+0x704>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b3fe:	4b4b      	ldr	r3, [pc, #300]	@ (800b52c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b400:	68db      	ldr	r3, [r3, #12]
 800b402:	4a4a      	ldr	r2, [pc, #296]	@ (800b52c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b404:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b408:	60d3      	str	r3, [r2, #12]
 800b40a:	e011      	b.n	800b430 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b410:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b414:	d10c      	bne.n	800b430 <HAL_RCCEx_PeriphCLKConfig+0x728>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	3304      	adds	r3, #4
 800b41a:	2101      	movs	r1, #1
 800b41c:	4618      	mov	r0, r3
 800b41e:	f000 f931 	bl	800b684 <RCCEx_PLLSAI1_Config>
 800b422:	4603      	mov	r3, r0
 800b424:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800b426:	7cfb      	ldrb	r3, [r7, #19]
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d001      	beq.n	800b430 <HAL_RCCEx_PeriphCLKConfig+0x728>
        {
          /* set overall return value */
          status = ret;
 800b42c:	7cfb      	ldrb	r3, [r7, #19]
 800b42e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d040      	beq.n	800b4be <HAL_RCCEx_PeriphCLKConfig+0x7b6>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b440:	2b00      	cmp	r3, #0
 800b442:	d013      	beq.n	800b46c <HAL_RCCEx_PeriphCLKConfig+0x764>
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b448:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b44c:	d00e      	beq.n	800b46c <HAL_RCCEx_PeriphCLKConfig+0x764>
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b452:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b456:	d009      	beq.n	800b46c <HAL_RCCEx_PeriphCLKConfig+0x764>
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b45c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800b460:	d004      	beq.n	800b46c <HAL_RCCEx_PeriphCLKConfig+0x764>
 800b462:	f240 2141 	movw	r1, #577	@ 0x241
 800b466:	4830      	ldr	r0, [pc, #192]	@ (800b528 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800b468:	f7fc f964 	bl	8007734 <assert_failed>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800b46c:	4b2f      	ldr	r3, [pc, #188]	@ (800b52c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b46e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b472:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b47a:	492c      	ldr	r1, [pc, #176]	@ (800b52c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b47c:	4313      	orrs	r3, r2
 800b47e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b486:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b48a:	d106      	bne.n	800b49a <HAL_RCCEx_PeriphCLKConfig+0x792>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b48c:	4b27      	ldr	r3, [pc, #156]	@ (800b52c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b48e:	68db      	ldr	r3, [r3, #12]
 800b490:	4a26      	ldr	r2, [pc, #152]	@ (800b52c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b492:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b496:	60d3      	str	r3, [r2, #12]
 800b498:	e011      	b.n	800b4be <HAL_RCCEx_PeriphCLKConfig+0x7b6>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b49e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b4a2:	d10c      	bne.n	800b4be <HAL_RCCEx_PeriphCLKConfig+0x7b6>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	3304      	adds	r3, #4
 800b4a8:	2101      	movs	r1, #1
 800b4aa:	4618      	mov	r0, r3
 800b4ac:	f000 f8ea 	bl	800b684 <RCCEx_PLLSAI1_Config>
 800b4b0:	4603      	mov	r3, r0
 800b4b2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b4b4:	7cfb      	ldrb	r3, [r7, #19]
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d001      	beq.n	800b4be <HAL_RCCEx_PeriphCLKConfig+0x7b6>
      {
        /* set overall return value */
        status = ret;
 800b4ba:	7cfb      	ldrb	r3, [r7, #19]
 800b4bc:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d044      	beq.n	800b554 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d013      	beq.n	800b4fa <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b4d6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b4da:	d00e      	beq.n	800b4fa <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b4e0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b4e4:	d009      	beq.n	800b4fa <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b4ea:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800b4ee:	d004      	beq.n	800b4fa <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800b4f0:	f240 2166 	movw	r1, #614	@ 0x266
 800b4f4:	480c      	ldr	r0, [pc, #48]	@ (800b528 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800b4f6:	f7fc f91d 	bl	8007734 <assert_failed>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b4fa:	4b0c      	ldr	r3, [pc, #48]	@ (800b52c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b4fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b500:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b508:	4908      	ldr	r1, [pc, #32]	@ (800b52c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b50a:	4313      	orrs	r3, r2
 800b50c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b514:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b518:	d10a      	bne.n	800b530 <HAL_RCCEx_PeriphCLKConfig+0x828>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b51a:	4b04      	ldr	r3, [pc, #16]	@ (800b52c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b51c:	68db      	ldr	r3, [r3, #12]
 800b51e:	4a03      	ldr	r2, [pc, #12]	@ (800b52c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b520:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b524:	60d3      	str	r3, [r2, #12]
 800b526:	e015      	b.n	800b554 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 800b528:	08012564 	.word	0x08012564
 800b52c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b534:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b538:	d10c      	bne.n	800b554 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	3304      	adds	r3, #4
 800b53e:	2101      	movs	r1, #1
 800b540:	4618      	mov	r0, r3
 800b542:	f000 f89f 	bl	800b684 <RCCEx_PLLSAI1_Config>
 800b546:	4603      	mov	r3, r0
 800b548:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b54a:	7cfb      	ldrb	r3, [r7, #19]
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	d001      	beq.n	800b554 <HAL_RCCEx_PeriphCLKConfig+0x84c>
      {
        /* set overall return value */
        status = ret;
 800b550:	7cfb      	ldrb	r3, [r7, #19]
 800b552:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d047      	beq.n	800b5f0 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b564:	2b00      	cmp	r3, #0
 800b566:	d013      	beq.n	800b590 <HAL_RCCEx_PeriphCLKConfig+0x888>
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b56c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b570:	d00e      	beq.n	800b590 <HAL_RCCEx_PeriphCLKConfig+0x888>
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b576:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b57a:	d009      	beq.n	800b590 <HAL_RCCEx_PeriphCLKConfig+0x888>
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b580:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b584:	d004      	beq.n	800b590 <HAL_RCCEx_PeriphCLKConfig+0x888>
 800b586:	f240 2186 	movw	r1, #646	@ 0x286
 800b58a:	483c      	ldr	r0, [pc, #240]	@ (800b67c <HAL_RCCEx_PeriphCLKConfig+0x974>)
 800b58c:	f7fc f8d2 	bl	8007734 <assert_failed>

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b590:	4b3b      	ldr	r3, [pc, #236]	@ (800b680 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800b592:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b596:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b59e:	4938      	ldr	r1, [pc, #224]	@ (800b680 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800b5a0:	4313      	orrs	r3, r2
 800b5a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b5aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b5ae:	d10d      	bne.n	800b5cc <HAL_RCCEx_PeriphCLKConfig+0x8c4>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	3304      	adds	r3, #4
 800b5b4:	2102      	movs	r1, #2
 800b5b6:	4618      	mov	r0, r3
 800b5b8:	f000 f864 	bl	800b684 <RCCEx_PLLSAI1_Config>
 800b5bc:	4603      	mov	r3, r0
 800b5be:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b5c0:	7cfb      	ldrb	r3, [r7, #19]
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d014      	beq.n	800b5f0 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      {
        /* set overall return value */
        status = ret;
 800b5c6:	7cfb      	ldrb	r3, [r7, #19]
 800b5c8:	74bb      	strb	r3, [r7, #18]
 800b5ca:	e011      	b.n	800b5f0 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b5d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b5d4:	d10c      	bne.n	800b5f0 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	3320      	adds	r3, #32
 800b5da:	2102      	movs	r1, #2
 800b5dc:	4618      	mov	r0, r3
 800b5de:	f000 f9d1 	bl	800b984 <RCCEx_PLLSAI2_Config>
 800b5e2:	4603      	mov	r3, r0
 800b5e4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b5e6:	7cfb      	ldrb	r3, [r7, #19]
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d001      	beq.n	800b5f0 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      {
        /* set overall return value */
        status = ret;
 800b5ec:	7cfb      	ldrb	r3, [r7, #19]
 800b5ee:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d018      	beq.n	800b62e <HAL_RCCEx_PeriphCLKConfig+0x926>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b600:	2b00      	cmp	r3, #0
 800b602:	d009      	beq.n	800b618 <HAL_RCCEx_PeriphCLKConfig+0x910>
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b608:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b60c:	d004      	beq.n	800b618 <HAL_RCCEx_PeriphCLKConfig+0x910>
 800b60e:	f240 21b6 	movw	r1, #694	@ 0x2b6
 800b612:	481a      	ldr	r0, [pc, #104]	@ (800b67c <HAL_RCCEx_PeriphCLKConfig+0x974>)
 800b614:	f7fc f88e 	bl	8007734 <assert_failed>

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800b618:	4b19      	ldr	r3, [pc, #100]	@ (800b680 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800b61a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b61e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b626:	4916      	ldr	r1, [pc, #88]	@ (800b680 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800b628:	4313      	orrs	r3, r2
 800b62a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b636:	2b00      	cmp	r3, #0
 800b638:	d01b      	beq.n	800b672 <HAL_RCCEx_PeriphCLKConfig+0x96a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b640:	2b00      	cmp	r3, #0
 800b642:	d00a      	beq.n	800b65a <HAL_RCCEx_PeriphCLKConfig+0x952>
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b64a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b64e:	d004      	beq.n	800b65a <HAL_RCCEx_PeriphCLKConfig+0x952>
 800b650:	f44f 7131 	mov.w	r1, #708	@ 0x2c4
 800b654:	4809      	ldr	r0, [pc, #36]	@ (800b67c <HAL_RCCEx_PeriphCLKConfig+0x974>)
 800b656:	f7fc f86d 	bl	8007734 <assert_failed>

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800b65a:	4b09      	ldr	r3, [pc, #36]	@ (800b680 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800b65c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b660:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b66a:	4905      	ldr	r1, [pc, #20]	@ (800b680 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800b66c:	4313      	orrs	r3, r2
 800b66e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800b672:	7cbb      	ldrb	r3, [r7, #18]
}
 800b674:	4618      	mov	r0, r3
 800b676:	3718      	adds	r7, #24
 800b678:	46bd      	mov	sp, r7
 800b67a:	bd80      	pop	{r7, pc}
 800b67c:	08012564 	.word	0x08012564
 800b680:	40021000 	.word	0x40021000

0800b684 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800b684:	b580      	push	{r7, lr}
 800b686:	b084      	sub	sp, #16
 800b688:	af00      	add	r7, sp, #0
 800b68a:	6078      	str	r0, [r7, #4]
 800b68c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b68e:	2300      	movs	r3, #0
 800b690:	73fb      	strb	r3, [r7, #15]

  /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */
  /* P, Q and R dividers are verified in each specific divider case below */
  assert_param(IS_RCC_PLLSAI1SOURCE(PllSai1->PLLSAI1Source));
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	2b00      	cmp	r3, #0
 800b698:	d010      	beq.n	800b6bc <RCCEx_PLLSAI1_Config+0x38>
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	2b01      	cmp	r3, #1
 800b6a0:	d00c      	beq.n	800b6bc <RCCEx_PLLSAI1_Config+0x38>
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	2b02      	cmp	r3, #2
 800b6a8:	d008      	beq.n	800b6bc <RCCEx_PLLSAI1_Config+0x38>
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	2b03      	cmp	r3, #3
 800b6b0:	d004      	beq.n	800b6bc <RCCEx_PLLSAI1_Config+0x38>
 800b6b2:	f640 3162 	movw	r1, #2914	@ 0xb62
 800b6b6:	4887      	ldr	r0, [pc, #540]	@ (800b8d4 <RCCEx_PLLSAI1_Config+0x250>)
 800b6b8:	f7fc f83c 	bl	8007734 <assert_failed>
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	685b      	ldr	r3, [r3, #4]
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	d003      	beq.n	800b6cc <RCCEx_PLLSAI1_Config+0x48>
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	685b      	ldr	r3, [r3, #4]
 800b6c8:	2b08      	cmp	r3, #8
 800b6ca:	d904      	bls.n	800b6d6 <RCCEx_PLLSAI1_Config+0x52>
 800b6cc:	f640 3163 	movw	r1, #2915	@ 0xb63
 800b6d0:	4880      	ldr	r0, [pc, #512]	@ (800b8d4 <RCCEx_PLLSAI1_Config+0x250>)
 800b6d2:	f7fc f82f 	bl	8007734 <assert_failed>
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	689b      	ldr	r3, [r3, #8]
 800b6da:	2b07      	cmp	r3, #7
 800b6dc:	d903      	bls.n	800b6e6 <RCCEx_PLLSAI1_Config+0x62>
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	689b      	ldr	r3, [r3, #8]
 800b6e2:	2b56      	cmp	r3, #86	@ 0x56
 800b6e4:	d904      	bls.n	800b6f0 <RCCEx_PLLSAI1_Config+0x6c>
 800b6e6:	f640 3164 	movw	r1, #2916	@ 0xb64
 800b6ea:	487a      	ldr	r0, [pc, #488]	@ (800b8d4 <RCCEx_PLLSAI1_Config+0x250>)
 800b6ec:	f7fc f822 	bl	8007734 <assert_failed>
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	699b      	ldr	r3, [r3, #24]
 800b6f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d10b      	bne.n	800b714 <RCCEx_PLLSAI1_Config+0x90>
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	699b      	ldr	r3, [r3, #24]
 800b700:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b704:	2b00      	cmp	r3, #0
 800b706:	d105      	bne.n	800b714 <RCCEx_PLLSAI1_Config+0x90>
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	699b      	ldr	r3, [r3, #24]
 800b70c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b710:	2b00      	cmp	r3, #0
 800b712:	d007      	beq.n	800b724 <RCCEx_PLLSAI1_Config+0xa0>
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	699b      	ldr	r3, [r3, #24]
 800b718:	f023 7388 	bic.w	r3, r3, #17825792	@ 0x1100000
 800b71c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b720:	2b00      	cmp	r3, #0
 800b722:	d004      	beq.n	800b72e <RCCEx_PLLSAI1_Config+0xaa>
 800b724:	f640 3165 	movw	r1, #2917	@ 0xb65
 800b728:	486a      	ldr	r0, [pc, #424]	@ (800b8d4 <RCCEx_PLLSAI1_Config+0x250>)
 800b72a:	f7fc f803 	bl	8007734 <assert_failed>

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800b72e:	4b6a      	ldr	r3, [pc, #424]	@ (800b8d8 <RCCEx_PLLSAI1_Config+0x254>)
 800b730:	68db      	ldr	r3, [r3, #12]
 800b732:	f003 0303 	and.w	r3, r3, #3
 800b736:	2b00      	cmp	r3, #0
 800b738:	d018      	beq.n	800b76c <RCCEx_PLLSAI1_Config+0xe8>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800b73a:	4b67      	ldr	r3, [pc, #412]	@ (800b8d8 <RCCEx_PLLSAI1_Config+0x254>)
 800b73c:	68db      	ldr	r3, [r3, #12]
 800b73e:	f003 0203 	and.w	r2, r3, #3
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	429a      	cmp	r2, r3
 800b748:	d10d      	bne.n	800b766 <RCCEx_PLLSAI1_Config+0xe2>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	681b      	ldr	r3, [r3, #0]
       ||
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d009      	beq.n	800b766 <RCCEx_PLLSAI1_Config+0xe2>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800b752:	4b61      	ldr	r3, [pc, #388]	@ (800b8d8 <RCCEx_PLLSAI1_Config+0x254>)
 800b754:	68db      	ldr	r3, [r3, #12]
 800b756:	091b      	lsrs	r3, r3, #4
 800b758:	f003 0307 	and.w	r3, r3, #7
 800b75c:	1c5a      	adds	r2, r3, #1
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	685b      	ldr	r3, [r3, #4]
       ||
 800b762:	429a      	cmp	r2, r3
 800b764:	d047      	beq.n	800b7f6 <RCCEx_PLLSAI1_Config+0x172>
#endif
      )
    {
      status = HAL_ERROR;
 800b766:	2301      	movs	r3, #1
 800b768:	73fb      	strb	r3, [r7, #15]
 800b76a:	e044      	b.n	800b7f6 <RCCEx_PLLSAI1_Config+0x172>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	2b03      	cmp	r3, #3
 800b772:	d018      	beq.n	800b7a6 <RCCEx_PLLSAI1_Config+0x122>
 800b774:	2b03      	cmp	r3, #3
 800b776:	d825      	bhi.n	800b7c4 <RCCEx_PLLSAI1_Config+0x140>
 800b778:	2b01      	cmp	r3, #1
 800b77a:	d002      	beq.n	800b782 <RCCEx_PLLSAI1_Config+0xfe>
 800b77c:	2b02      	cmp	r3, #2
 800b77e:	d009      	beq.n	800b794 <RCCEx_PLLSAI1_Config+0x110>
 800b780:	e020      	b.n	800b7c4 <RCCEx_PLLSAI1_Config+0x140>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800b782:	4b55      	ldr	r3, [pc, #340]	@ (800b8d8 <RCCEx_PLLSAI1_Config+0x254>)
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	f003 0302 	and.w	r3, r3, #2
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d11d      	bne.n	800b7ca <RCCEx_PLLSAI1_Config+0x146>
      {
        status = HAL_ERROR;
 800b78e:	2301      	movs	r3, #1
 800b790:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b792:	e01a      	b.n	800b7ca <RCCEx_PLLSAI1_Config+0x146>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800b794:	4b50      	ldr	r3, [pc, #320]	@ (800b8d8 <RCCEx_PLLSAI1_Config+0x254>)
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d116      	bne.n	800b7ce <RCCEx_PLLSAI1_Config+0x14a>
      {
        status = HAL_ERROR;
 800b7a0:	2301      	movs	r3, #1
 800b7a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b7a4:	e013      	b.n	800b7ce <RCCEx_PLLSAI1_Config+0x14a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800b7a6:	4b4c      	ldr	r3, [pc, #304]	@ (800b8d8 <RCCEx_PLLSAI1_Config+0x254>)
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d10f      	bne.n	800b7d2 <RCCEx_PLLSAI1_Config+0x14e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800b7b2:	4b49      	ldr	r3, [pc, #292]	@ (800b8d8 <RCCEx_PLLSAI1_Config+0x254>)
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d109      	bne.n	800b7d2 <RCCEx_PLLSAI1_Config+0x14e>
        {
          status = HAL_ERROR;
 800b7be:	2301      	movs	r3, #1
 800b7c0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b7c2:	e006      	b.n	800b7d2 <RCCEx_PLLSAI1_Config+0x14e>
    default:
      status = HAL_ERROR;
 800b7c4:	2301      	movs	r3, #1
 800b7c6:	73fb      	strb	r3, [r7, #15]
      break;
 800b7c8:	e004      	b.n	800b7d4 <RCCEx_PLLSAI1_Config+0x150>
      break;
 800b7ca:	bf00      	nop
 800b7cc:	e002      	b.n	800b7d4 <RCCEx_PLLSAI1_Config+0x150>
      break;
 800b7ce:	bf00      	nop
 800b7d0:	e000      	b.n	800b7d4 <RCCEx_PLLSAI1_Config+0x150>
      break;
 800b7d2:	bf00      	nop
    }

    if(status == HAL_OK)
 800b7d4:	7bfb      	ldrb	r3, [r7, #15]
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d10d      	bne.n	800b7f6 <RCCEx_PLLSAI1_Config+0x172>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800b7da:	4b3f      	ldr	r3, [pc, #252]	@ (800b8d8 <RCCEx_PLLSAI1_Config+0x254>)
 800b7dc:	68db      	ldr	r3, [r3, #12]
 800b7de:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	6819      	ldr	r1, [r3, #0]
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	685b      	ldr	r3, [r3, #4]
 800b7ea:	3b01      	subs	r3, #1
 800b7ec:	011b      	lsls	r3, r3, #4
 800b7ee:	430b      	orrs	r3, r1
 800b7f0:	4939      	ldr	r1, [pc, #228]	@ (800b8d8 <RCCEx_PLLSAI1_Config+0x254>)
 800b7f2:	4313      	orrs	r3, r2
 800b7f4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800b7f6:	7bfb      	ldrb	r3, [r7, #15]
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	f040 80ba 	bne.w	800b972 <RCCEx_PLLSAI1_Config+0x2ee>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800b7fe:	4b36      	ldr	r3, [pc, #216]	@ (800b8d8 <RCCEx_PLLSAI1_Config+0x254>)
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	4a35      	ldr	r2, [pc, #212]	@ (800b8d8 <RCCEx_PLLSAI1_Config+0x254>)
 800b804:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b808:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b80a:	f7fc fdbd 	bl	8008388 <HAL_GetTick>
 800b80e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800b810:	e009      	b.n	800b826 <RCCEx_PLLSAI1_Config+0x1a2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b812:	f7fc fdb9 	bl	8008388 <HAL_GetTick>
 800b816:	4602      	mov	r2, r0
 800b818:	68bb      	ldr	r3, [r7, #8]
 800b81a:	1ad3      	subs	r3, r2, r3
 800b81c:	2b02      	cmp	r3, #2
 800b81e:	d902      	bls.n	800b826 <RCCEx_PLLSAI1_Config+0x1a2>
      {
        status = HAL_TIMEOUT;
 800b820:	2303      	movs	r3, #3
 800b822:	73fb      	strb	r3, [r7, #15]
        break;
 800b824:	e005      	b.n	800b832 <RCCEx_PLLSAI1_Config+0x1ae>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800b826:	4b2c      	ldr	r3, [pc, #176]	@ (800b8d8 <RCCEx_PLLSAI1_Config+0x254>)
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d1ef      	bne.n	800b812 <RCCEx_PLLSAI1_Config+0x18e>
      }
    }

    if(status == HAL_OK)
 800b832:	7bfb      	ldrb	r3, [r7, #15]
 800b834:	2b00      	cmp	r3, #0
 800b836:	f040 809c 	bne.w	800b972 <RCCEx_PLLSAI1_Config+0x2ee>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800b83a:	683b      	ldr	r3, [r7, #0]
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d11e      	bne.n	800b87e <RCCEx_PLLSAI1_Config+0x1fa>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	68db      	ldr	r3, [r3, #12]
 800b844:	2b07      	cmp	r3, #7
 800b846:	d008      	beq.n	800b85a <RCCEx_PLLSAI1_Config+0x1d6>
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	68db      	ldr	r3, [r3, #12]
 800b84c:	2b11      	cmp	r3, #17
 800b84e:	d004      	beq.n	800b85a <RCCEx_PLLSAI1_Config+0x1d6>
 800b850:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 800b854:	481f      	ldr	r0, [pc, #124]	@ (800b8d4 <RCCEx_PLLSAI1_Config+0x250>)
 800b856:	f7fb ff6d 	bl	8007734 <assert_failed>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b85a:	4b1f      	ldr	r3, [pc, #124]	@ (800b8d8 <RCCEx_PLLSAI1_Config+0x254>)
 800b85c:	691b      	ldr	r3, [r3, #16]
 800b85e:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800b862:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b866:	687a      	ldr	r2, [r7, #4]
 800b868:	6892      	ldr	r2, [r2, #8]
 800b86a:	0211      	lsls	r1, r2, #8
 800b86c:	687a      	ldr	r2, [r7, #4]
 800b86e:	68d2      	ldr	r2, [r2, #12]
 800b870:	0912      	lsrs	r2, r2, #4
 800b872:	0452      	lsls	r2, r2, #17
 800b874:	430a      	orrs	r2, r1
 800b876:	4918      	ldr	r1, [pc, #96]	@ (800b8d8 <RCCEx_PLLSAI1_Config+0x254>)
 800b878:	4313      	orrs	r3, r2
 800b87a:	610b      	str	r3, [r1, #16]
 800b87c:	e055      	b.n	800b92a <RCCEx_PLLSAI1_Config+0x2a6>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800b87e:	683b      	ldr	r3, [r7, #0]
 800b880:	2b01      	cmp	r3, #1
 800b882:	d12b      	bne.n	800b8dc <RCCEx_PLLSAI1_Config+0x258>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	691b      	ldr	r3, [r3, #16]
 800b888:	2b02      	cmp	r3, #2
 800b88a:	d010      	beq.n	800b8ae <RCCEx_PLLSAI1_Config+0x22a>
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	691b      	ldr	r3, [r3, #16]
 800b890:	2b04      	cmp	r3, #4
 800b892:	d00c      	beq.n	800b8ae <RCCEx_PLLSAI1_Config+0x22a>
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	691b      	ldr	r3, [r3, #16]
 800b898:	2b06      	cmp	r3, #6
 800b89a:	d008      	beq.n	800b8ae <RCCEx_PLLSAI1_Config+0x22a>
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	691b      	ldr	r3, [r3, #16]
 800b8a0:	2b08      	cmp	r3, #8
 800b8a2:	d004      	beq.n	800b8ae <RCCEx_PLLSAI1_Config+0x22a>
 800b8a4:	f640 31dc 	movw	r1, #3036	@ 0xbdc
 800b8a8:	480a      	ldr	r0, [pc, #40]	@ (800b8d4 <RCCEx_PLLSAI1_Config+0x250>)
 800b8aa:	f7fb ff43 	bl	8007734 <assert_failed>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b8ae:	4b0a      	ldr	r3, [pc, #40]	@ (800b8d8 <RCCEx_PLLSAI1_Config+0x254>)
 800b8b0:	691b      	ldr	r3, [r3, #16]
 800b8b2:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800b8b6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800b8ba:	687a      	ldr	r2, [r7, #4]
 800b8bc:	6892      	ldr	r2, [r2, #8]
 800b8be:	0211      	lsls	r1, r2, #8
 800b8c0:	687a      	ldr	r2, [r7, #4]
 800b8c2:	6912      	ldr	r2, [r2, #16]
 800b8c4:	0852      	lsrs	r2, r2, #1
 800b8c6:	3a01      	subs	r2, #1
 800b8c8:	0552      	lsls	r2, r2, #21
 800b8ca:	430a      	orrs	r2, r1
 800b8cc:	4902      	ldr	r1, [pc, #8]	@ (800b8d8 <RCCEx_PLLSAI1_Config+0x254>)
 800b8ce:	4313      	orrs	r3, r2
 800b8d0:	610b      	str	r3, [r1, #16]
 800b8d2:	e02a      	b.n	800b92a <RCCEx_PLLSAI1_Config+0x2a6>
 800b8d4:	08012564 	.word	0x08012564
 800b8d8:	40021000 	.word	0x40021000
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	695b      	ldr	r3, [r3, #20]
 800b8e0:	2b02      	cmp	r3, #2
 800b8e2:	d010      	beq.n	800b906 <RCCEx_PLLSAI1_Config+0x282>
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	695b      	ldr	r3, [r3, #20]
 800b8e8:	2b04      	cmp	r3, #4
 800b8ea:	d00c      	beq.n	800b906 <RCCEx_PLLSAI1_Config+0x282>
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	695b      	ldr	r3, [r3, #20]
 800b8f0:	2b06      	cmp	r3, #6
 800b8f2:	d008      	beq.n	800b906 <RCCEx_PLLSAI1_Config+0x282>
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	695b      	ldr	r3, [r3, #20]
 800b8f8:	2b08      	cmp	r3, #8
 800b8fa:	d004      	beq.n	800b906 <RCCEx_PLLSAI1_Config+0x282>
 800b8fc:	f640 31ee 	movw	r1, #3054	@ 0xbee
 800b900:	481e      	ldr	r0, [pc, #120]	@ (800b97c <RCCEx_PLLSAI1_Config+0x2f8>)
 800b902:	f7fb ff17 	bl	8007734 <assert_failed>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b906:	4b1e      	ldr	r3, [pc, #120]	@ (800b980 <RCCEx_PLLSAI1_Config+0x2fc>)
 800b908:	691b      	ldr	r3, [r3, #16]
 800b90a:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800b90e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800b912:	687a      	ldr	r2, [r7, #4]
 800b914:	6892      	ldr	r2, [r2, #8]
 800b916:	0211      	lsls	r1, r2, #8
 800b918:	687a      	ldr	r2, [r7, #4]
 800b91a:	6952      	ldr	r2, [r2, #20]
 800b91c:	0852      	lsrs	r2, r2, #1
 800b91e:	3a01      	subs	r2, #1
 800b920:	0652      	lsls	r2, r2, #25
 800b922:	430a      	orrs	r2, r1
 800b924:	4916      	ldr	r1, [pc, #88]	@ (800b980 <RCCEx_PLLSAI1_Config+0x2fc>)
 800b926:	4313      	orrs	r3, r2
 800b928:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800b92a:	4b15      	ldr	r3, [pc, #84]	@ (800b980 <RCCEx_PLLSAI1_Config+0x2fc>)
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	4a14      	ldr	r2, [pc, #80]	@ (800b980 <RCCEx_PLLSAI1_Config+0x2fc>)
 800b930:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b934:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b936:	f7fc fd27 	bl	8008388 <HAL_GetTick>
 800b93a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800b93c:	e009      	b.n	800b952 <RCCEx_PLLSAI1_Config+0x2ce>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b93e:	f7fc fd23 	bl	8008388 <HAL_GetTick>
 800b942:	4602      	mov	r2, r0
 800b944:	68bb      	ldr	r3, [r7, #8]
 800b946:	1ad3      	subs	r3, r2, r3
 800b948:	2b02      	cmp	r3, #2
 800b94a:	d902      	bls.n	800b952 <RCCEx_PLLSAI1_Config+0x2ce>
        {
          status = HAL_TIMEOUT;
 800b94c:	2303      	movs	r3, #3
 800b94e:	73fb      	strb	r3, [r7, #15]
          break;
 800b950:	e005      	b.n	800b95e <RCCEx_PLLSAI1_Config+0x2da>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800b952:	4b0b      	ldr	r3, [pc, #44]	@ (800b980 <RCCEx_PLLSAI1_Config+0x2fc>)
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d0ef      	beq.n	800b93e <RCCEx_PLLSAI1_Config+0x2ba>
        }
      }

      if(status == HAL_OK)
 800b95e:	7bfb      	ldrb	r3, [r7, #15]
 800b960:	2b00      	cmp	r3, #0
 800b962:	d106      	bne.n	800b972 <RCCEx_PLLSAI1_Config+0x2ee>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800b964:	4b06      	ldr	r3, [pc, #24]	@ (800b980 <RCCEx_PLLSAI1_Config+0x2fc>)
 800b966:	691a      	ldr	r2, [r3, #16]
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	699b      	ldr	r3, [r3, #24]
 800b96c:	4904      	ldr	r1, [pc, #16]	@ (800b980 <RCCEx_PLLSAI1_Config+0x2fc>)
 800b96e:	4313      	orrs	r3, r2
 800b970:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800b972:	7bfb      	ldrb	r3, [r7, #15]
}
 800b974:	4618      	mov	r0, r3
 800b976:	3710      	adds	r7, #16
 800b978:	46bd      	mov	sp, r7
 800b97a:	bd80      	pop	{r7, pc}
 800b97c:	08012564 	.word	0x08012564
 800b980:	40021000 	.word	0x40021000

0800b984 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800b984:	b580      	push	{r7, lr}
 800b986:	b084      	sub	sp, #16
 800b988:	af00      	add	r7, sp, #0
 800b98a:	6078      	str	r0, [r7, #4]
 800b98c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b98e:	2300      	movs	r3, #0
 800b990:	73fb      	strb	r3, [r7, #15]

  /* check for PLLSAI2 Parameters used to output PLLSAI2CLK */
  /* P, Q and R dividers are verified in each specific divider case below */
  assert_param(IS_RCC_PLLSAI2SOURCE(PllSai2->PLLSAI2Source));
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	2b00      	cmp	r3, #0
 800b998:	d010      	beq.n	800b9bc <RCCEx_PLLSAI2_Config+0x38>
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	2b01      	cmp	r3, #1
 800b9a0:	d00c      	beq.n	800b9bc <RCCEx_PLLSAI2_Config+0x38>
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	2b02      	cmp	r3, #2
 800b9a8:	d008      	beq.n	800b9bc <RCCEx_PLLSAI2_Config+0x38>
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	2b03      	cmp	r3, #3
 800b9b0:	d004      	beq.n	800b9bc <RCCEx_PLLSAI2_Config+0x38>
 800b9b2:	f640 412f 	movw	r1, #3119	@ 0xc2f
 800b9b6:	4896      	ldr	r0, [pc, #600]	@ (800bc10 <RCCEx_PLLSAI2_Config+0x28c>)
 800b9b8:	f7fb febc 	bl	8007734 <assert_failed>
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	685b      	ldr	r3, [r3, #4]
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d003      	beq.n	800b9cc <RCCEx_PLLSAI2_Config+0x48>
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	685b      	ldr	r3, [r3, #4]
 800b9c8:	2b08      	cmp	r3, #8
 800b9ca:	d904      	bls.n	800b9d6 <RCCEx_PLLSAI2_Config+0x52>
 800b9cc:	f44f 6143 	mov.w	r1, #3120	@ 0xc30
 800b9d0:	488f      	ldr	r0, [pc, #572]	@ (800bc10 <RCCEx_PLLSAI2_Config+0x28c>)
 800b9d2:	f7fb feaf 	bl	8007734 <assert_failed>
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	689b      	ldr	r3, [r3, #8]
 800b9da:	2b07      	cmp	r3, #7
 800b9dc:	d903      	bls.n	800b9e6 <RCCEx_PLLSAI2_Config+0x62>
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	689b      	ldr	r3, [r3, #8]
 800b9e2:	2b56      	cmp	r3, #86	@ 0x56
 800b9e4:	d904      	bls.n	800b9f0 <RCCEx_PLLSAI2_Config+0x6c>
 800b9e6:	f640 4131 	movw	r1, #3121	@ 0xc31
 800b9ea:	4889      	ldr	r0, [pc, #548]	@ (800bc10 <RCCEx_PLLSAI2_Config+0x28c>)
 800b9ec:	f7fb fea2 	bl	8007734 <assert_failed>
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	695b      	ldr	r3, [r3, #20]
 800b9f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d105      	bne.n	800ba08 <RCCEx_PLLSAI2_Config+0x84>
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	695b      	ldr	r3, [r3, #20]
 800ba00:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d007      	beq.n	800ba18 <RCCEx_PLLSAI2_Config+0x94>
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	695b      	ldr	r3, [r3, #20]
 800ba0c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ba10:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d004      	beq.n	800ba22 <RCCEx_PLLSAI2_Config+0x9e>
 800ba18:	f640 4132 	movw	r1, #3122	@ 0xc32
 800ba1c:	487c      	ldr	r0, [pc, #496]	@ (800bc10 <RCCEx_PLLSAI2_Config+0x28c>)
 800ba1e:	f7fb fe89 	bl	8007734 <assert_failed>

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800ba22:	4b7c      	ldr	r3, [pc, #496]	@ (800bc14 <RCCEx_PLLSAI2_Config+0x290>)
 800ba24:	68db      	ldr	r3, [r3, #12]
 800ba26:	f003 0303 	and.w	r3, r3, #3
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d018      	beq.n	800ba60 <RCCEx_PLLSAI2_Config+0xdc>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800ba2e:	4b79      	ldr	r3, [pc, #484]	@ (800bc14 <RCCEx_PLLSAI2_Config+0x290>)
 800ba30:	68db      	ldr	r3, [r3, #12]
 800ba32:	f003 0203 	and.w	r2, r3, #3
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	681b      	ldr	r3, [r3, #0]
 800ba3a:	429a      	cmp	r2, r3
 800ba3c:	d10d      	bne.n	800ba5a <RCCEx_PLLSAI2_Config+0xd6>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	681b      	ldr	r3, [r3, #0]
       ||
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d009      	beq.n	800ba5a <RCCEx_PLLSAI2_Config+0xd6>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800ba46:	4b73      	ldr	r3, [pc, #460]	@ (800bc14 <RCCEx_PLLSAI2_Config+0x290>)
 800ba48:	68db      	ldr	r3, [r3, #12]
 800ba4a:	091b      	lsrs	r3, r3, #4
 800ba4c:	f003 0307 	and.w	r3, r3, #7
 800ba50:	1c5a      	adds	r2, r3, #1
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	685b      	ldr	r3, [r3, #4]
       ||
 800ba56:	429a      	cmp	r2, r3
 800ba58:	d047      	beq.n	800baea <RCCEx_PLLSAI2_Config+0x166>
#endif
      )
    {
      status = HAL_ERROR;
 800ba5a:	2301      	movs	r3, #1
 800ba5c:	73fb      	strb	r3, [r7, #15]
 800ba5e:	e044      	b.n	800baea <RCCEx_PLLSAI2_Config+0x166>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	2b03      	cmp	r3, #3
 800ba66:	d018      	beq.n	800ba9a <RCCEx_PLLSAI2_Config+0x116>
 800ba68:	2b03      	cmp	r3, #3
 800ba6a:	d825      	bhi.n	800bab8 <RCCEx_PLLSAI2_Config+0x134>
 800ba6c:	2b01      	cmp	r3, #1
 800ba6e:	d002      	beq.n	800ba76 <RCCEx_PLLSAI2_Config+0xf2>
 800ba70:	2b02      	cmp	r3, #2
 800ba72:	d009      	beq.n	800ba88 <RCCEx_PLLSAI2_Config+0x104>
 800ba74:	e020      	b.n	800bab8 <RCCEx_PLLSAI2_Config+0x134>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800ba76:	4b67      	ldr	r3, [pc, #412]	@ (800bc14 <RCCEx_PLLSAI2_Config+0x290>)
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	f003 0302 	and.w	r3, r3, #2
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d11d      	bne.n	800babe <RCCEx_PLLSAI2_Config+0x13a>
      {
        status = HAL_ERROR;
 800ba82:	2301      	movs	r3, #1
 800ba84:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ba86:	e01a      	b.n	800babe <RCCEx_PLLSAI2_Config+0x13a>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800ba88:	4b62      	ldr	r3, [pc, #392]	@ (800bc14 <RCCEx_PLLSAI2_Config+0x290>)
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d116      	bne.n	800bac2 <RCCEx_PLLSAI2_Config+0x13e>
      {
        status = HAL_ERROR;
 800ba94:	2301      	movs	r3, #1
 800ba96:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ba98:	e013      	b.n	800bac2 <RCCEx_PLLSAI2_Config+0x13e>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800ba9a:	4b5e      	ldr	r3, [pc, #376]	@ (800bc14 <RCCEx_PLLSAI2_Config+0x290>)
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d10f      	bne.n	800bac6 <RCCEx_PLLSAI2_Config+0x142>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800baa6:	4b5b      	ldr	r3, [pc, #364]	@ (800bc14 <RCCEx_PLLSAI2_Config+0x290>)
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d109      	bne.n	800bac6 <RCCEx_PLLSAI2_Config+0x142>
        {
          status = HAL_ERROR;
 800bab2:	2301      	movs	r3, #1
 800bab4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800bab6:	e006      	b.n	800bac6 <RCCEx_PLLSAI2_Config+0x142>
    default:
      status = HAL_ERROR;
 800bab8:	2301      	movs	r3, #1
 800baba:	73fb      	strb	r3, [r7, #15]
      break;
 800babc:	e004      	b.n	800bac8 <RCCEx_PLLSAI2_Config+0x144>
      break;
 800babe:	bf00      	nop
 800bac0:	e002      	b.n	800bac8 <RCCEx_PLLSAI2_Config+0x144>
      break;
 800bac2:	bf00      	nop
 800bac4:	e000      	b.n	800bac8 <RCCEx_PLLSAI2_Config+0x144>
      break;
 800bac6:	bf00      	nop
    }

    if(status == HAL_OK)
 800bac8:	7bfb      	ldrb	r3, [r7, #15]
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d10d      	bne.n	800baea <RCCEx_PLLSAI2_Config+0x166>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800bace:	4b51      	ldr	r3, [pc, #324]	@ (800bc14 <RCCEx_PLLSAI2_Config+0x290>)
 800bad0:	68db      	ldr	r3, [r3, #12]
 800bad2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	6819      	ldr	r1, [r3, #0]
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	685b      	ldr	r3, [r3, #4]
 800bade:	3b01      	subs	r3, #1
 800bae0:	011b      	lsls	r3, r3, #4
 800bae2:	430b      	orrs	r3, r1
 800bae4:	494b      	ldr	r1, [pc, #300]	@ (800bc14 <RCCEx_PLLSAI2_Config+0x290>)
 800bae6:	4313      	orrs	r3, r2
 800bae8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800baea:	7bfb      	ldrb	r3, [r7, #15]
 800baec:	2b00      	cmp	r3, #0
 800baee:	f040 808a 	bne.w	800bc06 <RCCEx_PLLSAI2_Config+0x282>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800baf2:	4b48      	ldr	r3, [pc, #288]	@ (800bc14 <RCCEx_PLLSAI2_Config+0x290>)
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	4a47      	ldr	r2, [pc, #284]	@ (800bc14 <RCCEx_PLLSAI2_Config+0x290>)
 800baf8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bafc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bafe:	f7fc fc43 	bl	8008388 <HAL_GetTick>
 800bb02:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800bb04:	e009      	b.n	800bb1a <RCCEx_PLLSAI2_Config+0x196>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800bb06:	f7fc fc3f 	bl	8008388 <HAL_GetTick>
 800bb0a:	4602      	mov	r2, r0
 800bb0c:	68bb      	ldr	r3, [r7, #8]
 800bb0e:	1ad3      	subs	r3, r2, r3
 800bb10:	2b02      	cmp	r3, #2
 800bb12:	d902      	bls.n	800bb1a <RCCEx_PLLSAI2_Config+0x196>
      {
        status = HAL_TIMEOUT;
 800bb14:	2303      	movs	r3, #3
 800bb16:	73fb      	strb	r3, [r7, #15]
        break;
 800bb18:	e005      	b.n	800bb26 <RCCEx_PLLSAI2_Config+0x1a2>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800bb1a:	4b3e      	ldr	r3, [pc, #248]	@ (800bc14 <RCCEx_PLLSAI2_Config+0x290>)
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d1ef      	bne.n	800bb06 <RCCEx_PLLSAI2_Config+0x182>
      }
    }

    if(status == HAL_OK)
 800bb26:	7bfb      	ldrb	r3, [r7, #15]
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d16c      	bne.n	800bc06 <RCCEx_PLLSAI2_Config+0x282>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800bb2c:	683b      	ldr	r3, [r7, #0]
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d11e      	bne.n	800bb70 <RCCEx_PLLSAI2_Config+0x1ec>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	68db      	ldr	r3, [r3, #12]
 800bb36:	2b07      	cmp	r3, #7
 800bb38:	d008      	beq.n	800bb4c <RCCEx_PLLSAI2_Config+0x1c8>
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	68db      	ldr	r3, [r3, #12]
 800bb3e:	2b11      	cmp	r3, #17
 800bb40:	d004      	beq.n	800bb4c <RCCEx_PLLSAI2_Config+0x1c8>
 800bb42:	f640 4185 	movw	r1, #3205	@ 0xc85
 800bb46:	4832      	ldr	r0, [pc, #200]	@ (800bc10 <RCCEx_PLLSAI2_Config+0x28c>)
 800bb48:	f7fb fdf4 	bl	8007734 <assert_failed>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800bb4c:	4b31      	ldr	r3, [pc, #196]	@ (800bc14 <RCCEx_PLLSAI2_Config+0x290>)
 800bb4e:	695b      	ldr	r3, [r3, #20]
 800bb50:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800bb54:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bb58:	687a      	ldr	r2, [r7, #4]
 800bb5a:	6892      	ldr	r2, [r2, #8]
 800bb5c:	0211      	lsls	r1, r2, #8
 800bb5e:	687a      	ldr	r2, [r7, #4]
 800bb60:	68d2      	ldr	r2, [r2, #12]
 800bb62:	0912      	lsrs	r2, r2, #4
 800bb64:	0452      	lsls	r2, r2, #17
 800bb66:	430a      	orrs	r2, r1
 800bb68:	492a      	ldr	r1, [pc, #168]	@ (800bc14 <RCCEx_PLLSAI2_Config+0x290>)
 800bb6a:	4313      	orrs	r3, r2
 800bb6c:	614b      	str	r3, [r1, #20]
 800bb6e:	e026      	b.n	800bbbe <RCCEx_PLLSAI2_Config+0x23a>
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#endif /* RCC_PLLSAI2Q_DIV_SUPPORT */
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	691b      	ldr	r3, [r3, #16]
 800bb74:	2b02      	cmp	r3, #2
 800bb76:	d010      	beq.n	800bb9a <RCCEx_PLLSAI2_Config+0x216>
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	691b      	ldr	r3, [r3, #16]
 800bb7c:	2b04      	cmp	r3, #4
 800bb7e:	d00c      	beq.n	800bb9a <RCCEx_PLLSAI2_Config+0x216>
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	691b      	ldr	r3, [r3, #16]
 800bb84:	2b06      	cmp	r3, #6
 800bb86:	d008      	beq.n	800bb9a <RCCEx_PLLSAI2_Config+0x216>
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	691b      	ldr	r3, [r3, #16]
 800bb8c:	2b08      	cmp	r3, #8
 800bb8e:	d004      	beq.n	800bb9a <RCCEx_PLLSAI2_Config+0x216>
 800bb90:	f640 41bd 	movw	r1, #3261	@ 0xcbd
 800bb94:	481e      	ldr	r0, [pc, #120]	@ (800bc10 <RCCEx_PLLSAI2_Config+0x28c>)
 800bb96:	f7fb fdcd 	bl	8007734 <assert_failed>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800bb9a:	4b1e      	ldr	r3, [pc, #120]	@ (800bc14 <RCCEx_PLLSAI2_Config+0x290>)
 800bb9c:	695b      	ldr	r3, [r3, #20]
 800bb9e:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800bba2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800bba6:	687a      	ldr	r2, [r7, #4]
 800bba8:	6892      	ldr	r2, [r2, #8]
 800bbaa:	0211      	lsls	r1, r2, #8
 800bbac:	687a      	ldr	r2, [r7, #4]
 800bbae:	6912      	ldr	r2, [r2, #16]
 800bbb0:	0852      	lsrs	r2, r2, #1
 800bbb2:	3a01      	subs	r2, #1
 800bbb4:	0652      	lsls	r2, r2, #25
 800bbb6:	430a      	orrs	r2, r1
 800bbb8:	4916      	ldr	r1, [pc, #88]	@ (800bc14 <RCCEx_PLLSAI2_Config+0x290>)
 800bbba:	4313      	orrs	r3, r2
 800bbbc:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800bbbe:	4b15      	ldr	r3, [pc, #84]	@ (800bc14 <RCCEx_PLLSAI2_Config+0x290>)
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	4a14      	ldr	r2, [pc, #80]	@ (800bc14 <RCCEx_PLLSAI2_Config+0x290>)
 800bbc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bbc8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bbca:	f7fc fbdd 	bl	8008388 <HAL_GetTick>
 800bbce:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800bbd0:	e009      	b.n	800bbe6 <RCCEx_PLLSAI2_Config+0x262>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800bbd2:	f7fc fbd9 	bl	8008388 <HAL_GetTick>
 800bbd6:	4602      	mov	r2, r0
 800bbd8:	68bb      	ldr	r3, [r7, #8]
 800bbda:	1ad3      	subs	r3, r2, r3
 800bbdc:	2b02      	cmp	r3, #2
 800bbde:	d902      	bls.n	800bbe6 <RCCEx_PLLSAI2_Config+0x262>
        {
          status = HAL_TIMEOUT;
 800bbe0:	2303      	movs	r3, #3
 800bbe2:	73fb      	strb	r3, [r7, #15]
          break;
 800bbe4:	e005      	b.n	800bbf2 <RCCEx_PLLSAI2_Config+0x26e>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800bbe6:	4b0b      	ldr	r3, [pc, #44]	@ (800bc14 <RCCEx_PLLSAI2_Config+0x290>)
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d0ef      	beq.n	800bbd2 <RCCEx_PLLSAI2_Config+0x24e>
        }
      }

      if(status == HAL_OK)
 800bbf2:	7bfb      	ldrb	r3, [r7, #15]
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	d106      	bne.n	800bc06 <RCCEx_PLLSAI2_Config+0x282>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800bbf8:	4b06      	ldr	r3, [pc, #24]	@ (800bc14 <RCCEx_PLLSAI2_Config+0x290>)
 800bbfa:	695a      	ldr	r2, [r3, #20]
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	695b      	ldr	r3, [r3, #20]
 800bc00:	4904      	ldr	r1, [pc, #16]	@ (800bc14 <RCCEx_PLLSAI2_Config+0x290>)
 800bc02:	4313      	orrs	r3, r2
 800bc04:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800bc06:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc08:	4618      	mov	r0, r3
 800bc0a:	3710      	adds	r7, #16
 800bc0c:	46bd      	mov	sp, r7
 800bc0e:	bd80      	pop	{r7, pc}
 800bc10:	08012564 	.word	0x08012564
 800bc14:	40021000 	.word	0x40021000

0800bc18 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800bc18:	b580      	push	{r7, lr}
 800bc1a:	b084      	sub	sp, #16
 800bc1c:	af00      	add	r7, sp, #0
 800bc1e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d101      	bne.n	800bc2a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800bc26:	2301      	movs	r3, #1
 800bc28:	e1dd      	b.n	800bfe6 <HAL_SPI_Init+0x3ce>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	4a7b      	ldr	r2, [pc, #492]	@ (800be1c <HAL_SPI_Init+0x204>)
 800bc30:	4293      	cmp	r3, r2
 800bc32:	d00e      	beq.n	800bc52 <HAL_SPI_Init+0x3a>
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	4a79      	ldr	r2, [pc, #484]	@ (800be20 <HAL_SPI_Init+0x208>)
 800bc3a:	4293      	cmp	r3, r2
 800bc3c:	d009      	beq.n	800bc52 <HAL_SPI_Init+0x3a>
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	4a78      	ldr	r2, [pc, #480]	@ (800be24 <HAL_SPI_Init+0x20c>)
 800bc44:	4293      	cmp	r3, r2
 800bc46:	d004      	beq.n	800bc52 <HAL_SPI_Init+0x3a>
 800bc48:	f240 1147 	movw	r1, #327	@ 0x147
 800bc4c:	4876      	ldr	r0, [pc, #472]	@ (800be28 <HAL_SPI_Init+0x210>)
 800bc4e:	f7fb fd71 	bl	8007734 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	685b      	ldr	r3, [r3, #4]
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d009      	beq.n	800bc6e <HAL_SPI_Init+0x56>
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	685b      	ldr	r3, [r3, #4]
 800bc5e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800bc62:	d004      	beq.n	800bc6e <HAL_SPI_Init+0x56>
 800bc64:	f44f 71a4 	mov.w	r1, #328	@ 0x148
 800bc68:	486f      	ldr	r0, [pc, #444]	@ (800be28 <HAL_SPI_Init+0x210>)
 800bc6a:	f7fb fd63 	bl	8007734 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	689b      	ldr	r3, [r3, #8]
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d00e      	beq.n	800bc94 <HAL_SPI_Init+0x7c>
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	689b      	ldr	r3, [r3, #8]
 800bc7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bc7e:	d009      	beq.n	800bc94 <HAL_SPI_Init+0x7c>
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	689b      	ldr	r3, [r3, #8]
 800bc84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bc88:	d004      	beq.n	800bc94 <HAL_SPI_Init+0x7c>
 800bc8a:	f240 1149 	movw	r1, #329	@ 0x149
 800bc8e:	4866      	ldr	r0, [pc, #408]	@ (800be28 <HAL_SPI_Init+0x210>)
 800bc90:	f7fb fd50 	bl	8007734 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	68db      	ldr	r3, [r3, #12]
 800bc98:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800bc9c:	d040      	beq.n	800bd20 <HAL_SPI_Init+0x108>
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	68db      	ldr	r3, [r3, #12]
 800bca2:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 800bca6:	d03b      	beq.n	800bd20 <HAL_SPI_Init+0x108>
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	68db      	ldr	r3, [r3, #12]
 800bcac:	f5b3 6f50 	cmp.w	r3, #3328	@ 0xd00
 800bcb0:	d036      	beq.n	800bd20 <HAL_SPI_Init+0x108>
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	68db      	ldr	r3, [r3, #12]
 800bcb6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800bcba:	d031      	beq.n	800bd20 <HAL_SPI_Init+0x108>
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	68db      	ldr	r3, [r3, #12]
 800bcc0:	f5b3 6f30 	cmp.w	r3, #2816	@ 0xb00
 800bcc4:	d02c      	beq.n	800bd20 <HAL_SPI_Init+0x108>
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	68db      	ldr	r3, [r3, #12]
 800bcca:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800bcce:	d027      	beq.n	800bd20 <HAL_SPI_Init+0x108>
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	68db      	ldr	r3, [r3, #12]
 800bcd4:	f5b3 6f10 	cmp.w	r3, #2304	@ 0x900
 800bcd8:	d022      	beq.n	800bd20 <HAL_SPI_Init+0x108>
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	68db      	ldr	r3, [r3, #12]
 800bcde:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bce2:	d01d      	beq.n	800bd20 <HAL_SPI_Init+0x108>
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	68db      	ldr	r3, [r3, #12]
 800bce8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800bcec:	d018      	beq.n	800bd20 <HAL_SPI_Init+0x108>
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	68db      	ldr	r3, [r3, #12]
 800bcf2:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800bcf6:	d013      	beq.n	800bd20 <HAL_SPI_Init+0x108>
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	68db      	ldr	r3, [r3, #12]
 800bcfc:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800bd00:	d00e      	beq.n	800bd20 <HAL_SPI_Init+0x108>
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	68db      	ldr	r3, [r3, #12]
 800bd06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bd0a:	d009      	beq.n	800bd20 <HAL_SPI_Init+0x108>
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	68db      	ldr	r3, [r3, #12]
 800bd10:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bd14:	d004      	beq.n	800bd20 <HAL_SPI_Init+0x108>
 800bd16:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 800bd1a:	4843      	ldr	r0, [pc, #268]	@ (800be28 <HAL_SPI_Init+0x210>)
 800bd1c:	f7fb fd0a 	bl	8007734 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	699b      	ldr	r3, [r3, #24]
 800bd24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bd28:	d00d      	beq.n	800bd46 <HAL_SPI_Init+0x12e>
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	699b      	ldr	r3, [r3, #24]
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d009      	beq.n	800bd46 <HAL_SPI_Init+0x12e>
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	699b      	ldr	r3, [r3, #24]
 800bd36:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800bd3a:	d004      	beq.n	800bd46 <HAL_SPI_Init+0x12e>
 800bd3c:	f240 114b 	movw	r1, #331	@ 0x14b
 800bd40:	4839      	ldr	r0, [pc, #228]	@ (800be28 <HAL_SPI_Init+0x210>)
 800bd42:	f7fb fcf7 	bl	8007734 <assert_failed>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bd4a:	2b08      	cmp	r3, #8
 800bd4c:	d008      	beq.n	800bd60 <HAL_SPI_Init+0x148>
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d004      	beq.n	800bd60 <HAL_SPI_Init+0x148>
 800bd56:	f44f 71a6 	mov.w	r1, #332	@ 0x14c
 800bd5a:	4833      	ldr	r0, [pc, #204]	@ (800be28 <HAL_SPI_Init+0x210>)
 800bd5c:	f7fb fcea 	bl	8007734 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	69db      	ldr	r3, [r3, #28]
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d020      	beq.n	800bdaa <HAL_SPI_Init+0x192>
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	69db      	ldr	r3, [r3, #28]
 800bd6c:	2b08      	cmp	r3, #8
 800bd6e:	d01c      	beq.n	800bdaa <HAL_SPI_Init+0x192>
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	69db      	ldr	r3, [r3, #28]
 800bd74:	2b10      	cmp	r3, #16
 800bd76:	d018      	beq.n	800bdaa <HAL_SPI_Init+0x192>
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	69db      	ldr	r3, [r3, #28]
 800bd7c:	2b18      	cmp	r3, #24
 800bd7e:	d014      	beq.n	800bdaa <HAL_SPI_Init+0x192>
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	69db      	ldr	r3, [r3, #28]
 800bd84:	2b20      	cmp	r3, #32
 800bd86:	d010      	beq.n	800bdaa <HAL_SPI_Init+0x192>
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	69db      	ldr	r3, [r3, #28]
 800bd8c:	2b28      	cmp	r3, #40	@ 0x28
 800bd8e:	d00c      	beq.n	800bdaa <HAL_SPI_Init+0x192>
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	69db      	ldr	r3, [r3, #28]
 800bd94:	2b30      	cmp	r3, #48	@ 0x30
 800bd96:	d008      	beq.n	800bdaa <HAL_SPI_Init+0x192>
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	69db      	ldr	r3, [r3, #28]
 800bd9c:	2b38      	cmp	r3, #56	@ 0x38
 800bd9e:	d004      	beq.n	800bdaa <HAL_SPI_Init+0x192>
 800bda0:	f240 114d 	movw	r1, #333	@ 0x14d
 800bda4:	4820      	ldr	r0, [pc, #128]	@ (800be28 <HAL_SPI_Init+0x210>)
 800bda6:	f7fb fcc5 	bl	8007734 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	6a1b      	ldr	r3, [r3, #32]
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d008      	beq.n	800bdc4 <HAL_SPI_Init+0x1ac>
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	6a1b      	ldr	r3, [r3, #32]
 800bdb6:	2b80      	cmp	r3, #128	@ 0x80
 800bdb8:	d004      	beq.n	800bdc4 <HAL_SPI_Init+0x1ac>
 800bdba:	f44f 71a7 	mov.w	r1, #334	@ 0x14e
 800bdbe:	481a      	ldr	r0, [pc, #104]	@ (800be28 <HAL_SPI_Init+0x210>)
 800bdc0:	f7fb fcb8 	bl	8007734 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d008      	beq.n	800bdde <HAL_SPI_Init+0x1c6>
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bdd0:	2b10      	cmp	r3, #16
 800bdd2:	d004      	beq.n	800bdde <HAL_SPI_Init+0x1c6>
 800bdd4:	f240 114f 	movw	r1, #335	@ 0x14f
 800bdd8:	4813      	ldr	r0, [pc, #76]	@ (800be28 <HAL_SPI_Init+0x210>)
 800bdda:	f7fb fcab 	bl	8007734 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d151      	bne.n	800be8a <HAL_SPI_Init+0x272>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	691b      	ldr	r3, [r3, #16]
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d008      	beq.n	800be00 <HAL_SPI_Init+0x1e8>
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	691b      	ldr	r3, [r3, #16]
 800bdf2:	2b02      	cmp	r3, #2
 800bdf4:	d004      	beq.n	800be00 <HAL_SPI_Init+0x1e8>
 800bdf6:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 800bdfa:	480b      	ldr	r0, [pc, #44]	@ (800be28 <HAL_SPI_Init+0x210>)
 800bdfc:	f7fb fc9a 	bl	8007734 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	695b      	ldr	r3, [r3, #20]
 800be04:	2b00      	cmp	r3, #0
 800be06:	d011      	beq.n	800be2c <HAL_SPI_Init+0x214>
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	695b      	ldr	r3, [r3, #20]
 800be0c:	2b01      	cmp	r3, #1
 800be0e:	d00d      	beq.n	800be2c <HAL_SPI_Init+0x214>
 800be10:	f240 1153 	movw	r1, #339	@ 0x153
 800be14:	4804      	ldr	r0, [pc, #16]	@ (800be28 <HAL_SPI_Init+0x210>)
 800be16:	f7fb fc8d 	bl	8007734 <assert_failed>
 800be1a:	e007      	b.n	800be2c <HAL_SPI_Init+0x214>
 800be1c:	40013000 	.word	0x40013000
 800be20:	40003800 	.word	0x40003800
 800be24:	40003c00 	.word	0x40003c00
 800be28:	080125a0 	.word	0x080125a0

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	685b      	ldr	r3, [r3, #4]
 800be30:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800be34:	d125      	bne.n	800be82 <HAL_SPI_Init+0x26a>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	69db      	ldr	r3, [r3, #28]
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d050      	beq.n	800bee0 <HAL_SPI_Init+0x2c8>
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	69db      	ldr	r3, [r3, #28]
 800be42:	2b08      	cmp	r3, #8
 800be44:	d04c      	beq.n	800bee0 <HAL_SPI_Init+0x2c8>
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	69db      	ldr	r3, [r3, #28]
 800be4a:	2b10      	cmp	r3, #16
 800be4c:	d048      	beq.n	800bee0 <HAL_SPI_Init+0x2c8>
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	69db      	ldr	r3, [r3, #28]
 800be52:	2b18      	cmp	r3, #24
 800be54:	d044      	beq.n	800bee0 <HAL_SPI_Init+0x2c8>
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	69db      	ldr	r3, [r3, #28]
 800be5a:	2b20      	cmp	r3, #32
 800be5c:	d040      	beq.n	800bee0 <HAL_SPI_Init+0x2c8>
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	69db      	ldr	r3, [r3, #28]
 800be62:	2b28      	cmp	r3, #40	@ 0x28
 800be64:	d03c      	beq.n	800bee0 <HAL_SPI_Init+0x2c8>
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	69db      	ldr	r3, [r3, #28]
 800be6a:	2b30      	cmp	r3, #48	@ 0x30
 800be6c:	d038      	beq.n	800bee0 <HAL_SPI_Init+0x2c8>
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	69db      	ldr	r3, [r3, #28]
 800be72:	2b38      	cmp	r3, #56	@ 0x38
 800be74:	d034      	beq.n	800bee0 <HAL_SPI_Init+0x2c8>
 800be76:	f240 1157 	movw	r1, #343	@ 0x157
 800be7a:	485d      	ldr	r0, [pc, #372]	@ (800bff0 <HAL_SPI_Init+0x3d8>)
 800be7c:	f7fb fc5a 	bl	8007734 <assert_failed>
 800be80:	e02e      	b.n	800bee0 <HAL_SPI_Init+0x2c8>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	2200      	movs	r2, #0
 800be86:	61da      	str	r2, [r3, #28]
 800be88:	e02a      	b.n	800bee0 <HAL_SPI_Init+0x2c8>
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	69db      	ldr	r3, [r3, #28]
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d020      	beq.n	800bed4 <HAL_SPI_Init+0x2bc>
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	69db      	ldr	r3, [r3, #28]
 800be96:	2b08      	cmp	r3, #8
 800be98:	d01c      	beq.n	800bed4 <HAL_SPI_Init+0x2bc>
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	69db      	ldr	r3, [r3, #28]
 800be9e:	2b10      	cmp	r3, #16
 800bea0:	d018      	beq.n	800bed4 <HAL_SPI_Init+0x2bc>
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	69db      	ldr	r3, [r3, #28]
 800bea6:	2b18      	cmp	r3, #24
 800bea8:	d014      	beq.n	800bed4 <HAL_SPI_Init+0x2bc>
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	69db      	ldr	r3, [r3, #28]
 800beae:	2b20      	cmp	r3, #32
 800beb0:	d010      	beq.n	800bed4 <HAL_SPI_Init+0x2bc>
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	69db      	ldr	r3, [r3, #28]
 800beb6:	2b28      	cmp	r3, #40	@ 0x28
 800beb8:	d00c      	beq.n	800bed4 <HAL_SPI_Init+0x2bc>
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	69db      	ldr	r3, [r3, #28]
 800bebe:	2b30      	cmp	r3, #48	@ 0x30
 800bec0:	d008      	beq.n	800bed4 <HAL_SPI_Init+0x2bc>
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	69db      	ldr	r3, [r3, #28]
 800bec6:	2b38      	cmp	r3, #56	@ 0x38
 800bec8:	d004      	beq.n	800bed4 <HAL_SPI_Init+0x2bc>
 800beca:	f240 1161 	movw	r1, #353	@ 0x161
 800bece:	4848      	ldr	r0, [pc, #288]	@ (800bff0 <HAL_SPI_Init+0x3d8>)
 800bed0:	f7fb fc30 	bl	8007734 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	2200      	movs	r2, #0
 800bed8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	2200      	movs	r2, #0
 800bede:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	2200      	movs	r2, #0
 800bee4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800beec:	b2db      	uxtb	r3, r3
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d106      	bne.n	800bf00 <HAL_SPI_Init+0x2e8>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	2200      	movs	r2, #0
 800bef6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800befa:	6878      	ldr	r0, [r7, #4]
 800befc:	f7fb fc5e 	bl	80077bc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	2202      	movs	r2, #2
 800bf04:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	681a      	ldr	r2, [r3, #0]
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bf16:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	68db      	ldr	r3, [r3, #12]
 800bf1c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800bf20:	d902      	bls.n	800bf28 <HAL_SPI_Init+0x310>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800bf22:	2300      	movs	r3, #0
 800bf24:	60fb      	str	r3, [r7, #12]
 800bf26:	e002      	b.n	800bf2e <HAL_SPI_Init+0x316>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800bf28:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bf2c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	68db      	ldr	r3, [r3, #12]
 800bf32:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800bf36:	d007      	beq.n	800bf48 <HAL_SPI_Init+0x330>
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	68db      	ldr	r3, [r3, #12]
 800bf3c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800bf40:	d002      	beq.n	800bf48 <HAL_SPI_Init+0x330>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	2200      	movs	r2, #0
 800bf46:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	685b      	ldr	r3, [r3, #4]
 800bf4c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	689b      	ldr	r3, [r3, #8]
 800bf54:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800bf58:	431a      	orrs	r2, r3
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	691b      	ldr	r3, [r3, #16]
 800bf5e:	f003 0302 	and.w	r3, r3, #2
 800bf62:	431a      	orrs	r2, r3
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	695b      	ldr	r3, [r3, #20]
 800bf68:	f003 0301 	and.w	r3, r3, #1
 800bf6c:	431a      	orrs	r2, r3
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	699b      	ldr	r3, [r3, #24]
 800bf72:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bf76:	431a      	orrs	r2, r3
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	69db      	ldr	r3, [r3, #28]
 800bf7c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bf80:	431a      	orrs	r2, r3
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	6a1b      	ldr	r3, [r3, #32]
 800bf86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bf8a:	ea42 0103 	orr.w	r1, r2, r3
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf92:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	430a      	orrs	r2, r1
 800bf9c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	699b      	ldr	r3, [r3, #24]
 800bfa2:	0c1b      	lsrs	r3, r3, #16
 800bfa4:	f003 0204 	and.w	r2, r3, #4
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bfac:	f003 0310 	and.w	r3, r3, #16
 800bfb0:	431a      	orrs	r2, r3
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bfb6:	f003 0308 	and.w	r3, r3, #8
 800bfba:	431a      	orrs	r2, r3
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	68db      	ldr	r3, [r3, #12]
 800bfc0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800bfc4:	ea42 0103 	orr.w	r1, r2, r3
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	430a      	orrs	r2, r1
 800bfd4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	2200      	movs	r2, #0
 800bfda:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	2201      	movs	r2, #1
 800bfe0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800bfe4:	2300      	movs	r3, #0
}
 800bfe6:	4618      	mov	r0, r3
 800bfe8:	3710      	adds	r7, #16
 800bfea:	46bd      	mov	sp, r7
 800bfec:	bd80      	pop	{r7, pc}
 800bfee:	bf00      	nop
 800bff0:	080125a0 	.word	0x080125a0

0800bff4 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800bff4:	b580      	push	{r7, lr}
 800bff6:	b086      	sub	sp, #24
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	60f8      	str	r0, [r7, #12]
 800bffc:	60b9      	str	r1, [r7, #8]
 800bffe:	607a      	str	r2, [r7, #4]
 800c000:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;

  /* Check rx & tx dma handles */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c006:	2b00      	cmp	r3, #0
 800c008:	d104      	bne.n	800c014 <HAL_SPI_TransmitReceive_DMA+0x20>
 800c00a:	f640 0172 	movw	r1, #2162	@ 0x872
 800c00e:	487f      	ldr	r0, [pc, #508]	@ (800c20c <HAL_SPI_TransmitReceive_DMA+0x218>)
 800c010:	f7fb fb90 	bl	8007734 <assert_failed>
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c018:	2b00      	cmp	r3, #0
 800c01a:	d104      	bne.n	800c026 <HAL_SPI_TransmitReceive_DMA+0x32>
 800c01c:	f640 0173 	movw	r1, #2163	@ 0x873
 800c020:	487a      	ldr	r0, [pc, #488]	@ (800c20c <HAL_SPI_TransmitReceive_DMA+0x218>)
 800c022:	f7fb fb87 	bl	8007734 <assert_failed>

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	689b      	ldr	r3, [r3, #8]
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d004      	beq.n	800c038 <HAL_SPI_TransmitReceive_DMA+0x44>
 800c02e:	f640 0176 	movw	r1, #2166	@ 0x876
 800c032:	4876      	ldr	r0, [pc, #472]	@ (800c20c <HAL_SPI_TransmitReceive_DMA+0x218>)
 800c034:	f7fb fb7e 	bl	8007734 <assert_failed>

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c03e:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	685b      	ldr	r3, [r3, #4]
 800c044:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800c046:	7dfb      	ldrb	r3, [r7, #23]
 800c048:	2b01      	cmp	r3, #1
 800c04a:	d00c      	beq.n	800c066 <HAL_SPI_TransmitReceive_DMA+0x72>
 800c04c:	693b      	ldr	r3, [r7, #16]
 800c04e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c052:	d106      	bne.n	800c062 <HAL_SPI_TransmitReceive_DMA+0x6e>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800c054:	68fb      	ldr	r3, [r7, #12]
 800c056:	689b      	ldr	r3, [r3, #8]
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d102      	bne.n	800c062 <HAL_SPI_TransmitReceive_DMA+0x6e>
 800c05c:	7dfb      	ldrb	r3, [r7, #23]
 800c05e:	2b04      	cmp	r3, #4
 800c060:	d001      	beq.n	800c066 <HAL_SPI_TransmitReceive_DMA+0x72>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800c062:	2302      	movs	r3, #2
 800c064:	e15f      	b.n	800c326 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800c066:	68bb      	ldr	r3, [r7, #8]
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d005      	beq.n	800c078 <HAL_SPI_TransmitReceive_DMA+0x84>
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d002      	beq.n	800c078 <HAL_SPI_TransmitReceive_DMA+0x84>
 800c072:	887b      	ldrh	r3, [r7, #2]
 800c074:	2b00      	cmp	r3, #0
 800c076:	d101      	bne.n	800c07c <HAL_SPI_TransmitReceive_DMA+0x88>
  {
    return HAL_ERROR;
 800c078:	2301      	movs	r3, #1
 800c07a:	e154      	b.n	800c326 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c082:	2b01      	cmp	r3, #1
 800c084:	d101      	bne.n	800c08a <HAL_SPI_TransmitReceive_DMA+0x96>
 800c086:	2302      	movs	r3, #2
 800c088:	e14d      	b.n	800c326 <HAL_SPI_TransmitReceive_DMA+0x332>
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	2201      	movs	r2, #1
 800c08e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c098:	b2db      	uxtb	r3, r3
 800c09a:	2b04      	cmp	r3, #4
 800c09c:	d003      	beq.n	800c0a6 <HAL_SPI_TransmitReceive_DMA+0xb2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	2205      	movs	r2, #5
 800c0a2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	2200      	movs	r2, #0
 800c0aa:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	68ba      	ldr	r2, [r7, #8]
 800c0b0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	887a      	ldrh	r2, [r7, #2]
 800c0b6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	887a      	ldrh	r2, [r7, #2]
 800c0bc:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	687a      	ldr	r2, [r7, #4]
 800c0c2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	887a      	ldrh	r2, [r7, #2]
 800c0c8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800c0cc:	68fb      	ldr	r3, [r7, #12]
 800c0ce:	887a      	ldrh	r2, [r7, #2]
 800c0d0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	2200      	movs	r2, #0
 800c0d8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	2200      	movs	r2, #0
 800c0de:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	685a      	ldr	r2, [r3, #4]
 800c0e6:	68fb      	ldr	r3, [r7, #12]
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 800c0ee:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	68db      	ldr	r3, [r3, #12]
 800c0f4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c0f8:	d908      	bls.n	800c10c <HAL_SPI_TransmitReceive_DMA+0x118>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	685a      	ldr	r2, [r3, #4]
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c108:	605a      	str	r2, [r3, #4]
 800c10a:	e06f      	b.n	800c1ec <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c10c:	68fb      	ldr	r3, [r7, #12]
 800c10e:	681b      	ldr	r3, [r3, #0]
 800c110:	685a      	ldr	r2, [r3, #4]
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	681b      	ldr	r3, [r3, #0]
 800c116:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800c11a:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c120:	699b      	ldr	r3, [r3, #24]
 800c122:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c126:	d126      	bne.n	800c176 <HAL_SPI_TransmitReceive_DMA+0x182>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 800c12c:	f003 0301 	and.w	r3, r3, #1
 800c130:	2b00      	cmp	r3, #0
 800c132:	d10f      	bne.n	800c154 <HAL_SPI_TransmitReceive_DMA+0x160>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	685a      	ldr	r2, [r3, #4]
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800c142:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 800c144:	68fb      	ldr	r3, [r7, #12]
 800c146:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c148:	b29b      	uxth	r3, r3
 800c14a:	085b      	lsrs	r3, r3, #1
 800c14c:	b29a      	uxth	r2, r3
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800c152:	e010      	b.n	800c176 <HAL_SPI_TransmitReceive_DMA+0x182>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	685a      	ldr	r2, [r3, #4]
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	681b      	ldr	r3, [r3, #0]
 800c15e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c162:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c168:	b29b      	uxth	r3, r3
 800c16a:	085b      	lsrs	r3, r3, #1
 800c16c:	b29b      	uxth	r3, r3
 800c16e:	3301      	adds	r3, #1
 800c170:	b29a      	uxth	r2, r3
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800c176:	68fb      	ldr	r3, [r7, #12]
 800c178:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c17a:	699b      	ldr	r3, [r3, #24]
 800c17c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c180:	d134      	bne.n	800c1ec <HAL_SPI_TransmitReceive_DMA+0x1f8>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	685a      	ldr	r2, [r3, #4]
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c190:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c198:	b29b      	uxth	r3, r3
 800c19a:	f003 0301 	and.w	r3, r3, #1
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d111      	bne.n	800c1c6 <HAL_SPI_TransmitReceive_DMA+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	685a      	ldr	r2, [r3, #4]
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c1b0:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c1b8:	b29b      	uxth	r3, r3
 800c1ba:	085b      	lsrs	r3, r3, #1
 800c1bc:	b29a      	uxth	r2, r3
 800c1be:	68fb      	ldr	r3, [r7, #12]
 800c1c0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800c1c4:	e012      	b.n	800c1ec <HAL_SPI_TransmitReceive_DMA+0x1f8>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	685a      	ldr	r2, [r3, #4]
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c1d4:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800c1d6:	68fb      	ldr	r3, [r7, #12]
 800c1d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c1dc:	b29b      	uxth	r3, r3
 800c1de:	085b      	lsrs	r3, r3, #1
 800c1e0:	b29b      	uxth	r3, r3
 800c1e2:	3301      	adds	r3, #1
 800c1e4:	b29a      	uxth	r2, r3
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c1f2:	b2db      	uxtb	r3, r3
 800c1f4:	2b04      	cmp	r3, #4
 800c1f6:	d10f      	bne.n	800c218 <HAL_SPI_TransmitReceive_DMA+0x224>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c1fc:	4a04      	ldr	r2, [pc, #16]	@ (800c210 <HAL_SPI_TransmitReceive_DMA+0x21c>)
 800c1fe:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c204:	4a03      	ldr	r2, [pc, #12]	@ (800c214 <HAL_SPI_TransmitReceive_DMA+0x220>)
 800c206:	62da      	str	r2, [r3, #44]	@ 0x2c
 800c208:	e00e      	b.n	800c228 <HAL_SPI_TransmitReceive_DMA+0x234>
 800c20a:	bf00      	nop
 800c20c:	080125a0 	.word	0x080125a0
 800c210:	0800c6cd 	.word	0x0800c6cd
 800c214:	0800c595 	.word	0x0800c595
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800c218:	68fb      	ldr	r3, [r7, #12]
 800c21a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c21c:	4a44      	ldr	r2, [pc, #272]	@ (800c330 <HAL_SPI_TransmitReceive_DMA+0x33c>)
 800c21e:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800c220:	68fb      	ldr	r3, [r7, #12]
 800c222:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c224:	4a43      	ldr	r2, [pc, #268]	@ (800c334 <HAL_SPI_TransmitReceive_DMA+0x340>)
 800c226:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c22c:	4a42      	ldr	r2, [pc, #264]	@ (800c338 <HAL_SPI_TransmitReceive_DMA+0x344>)
 800c22e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c234:	2200      	movs	r2, #0
 800c236:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	330c      	adds	r3, #12
 800c242:	4619      	mov	r1, r3
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c248:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c250:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800c252:	f7fc fb9d 	bl	8008990 <HAL_DMA_Start_IT>
 800c256:	4603      	mov	r3, r0
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d00b      	beq.n	800c274 <HAL_SPI_TransmitReceive_DMA+0x280>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c25c:	68fb      	ldr	r3, [r7, #12]
 800c25e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c260:	f043 0210 	orr.w	r2, r3, #16
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	2200      	movs	r2, #0
 800c26c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800c270:	2301      	movs	r3, #1
 800c272:	e058      	b.n	800c326 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	685a      	ldr	r2, [r3, #4]
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	f042 0201 	orr.w	r2, r2, #1
 800c282:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c288:	2200      	movs	r2, #0
 800c28a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c290:	2200      	movs	r2, #0
 800c292:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c298:	2200      	movs	r2, #0
 800c29a:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c2a0:	2200      	movs	r2, #0
 800c2a2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c2ac:	4619      	mov	r1, r3
 800c2ae:	68fb      	ldr	r3, [r7, #12]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	330c      	adds	r3, #12
 800c2b4:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c2ba:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800c2bc:	f7fc fb68 	bl	8008990 <HAL_DMA_Start_IT>
 800c2c0:	4603      	mov	r3, r0
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d00b      	beq.n	800c2de <HAL_SPI_TransmitReceive_DMA+0x2ea>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c2ca:	f043 0210 	orr.w	r2, r3, #16
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	2200      	movs	r2, #0
 800c2d6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800c2da:	2301      	movs	r3, #1
 800c2dc:	e023      	b.n	800c326 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c2e8:	2b40      	cmp	r3, #64	@ 0x40
 800c2ea:	d007      	beq.n	800c2fc <HAL_SPI_TransmitReceive_DMA+0x308>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	681a      	ldr	r2, [r3, #0]
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c2fa:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	2200      	movs	r2, #0
 800c300:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800c304:	68fb      	ldr	r3, [r7, #12]
 800c306:	681b      	ldr	r3, [r3, #0]
 800c308:	685a      	ldr	r2, [r3, #4]
 800c30a:	68fb      	ldr	r3, [r7, #12]
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	f042 0220 	orr.w	r2, r2, #32
 800c312:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	685a      	ldr	r2, [r3, #4]
 800c31a:	68fb      	ldr	r3, [r7, #12]
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	f042 0202 	orr.w	r2, r2, #2
 800c322:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800c324:	2300      	movs	r3, #0
}
 800c326:	4618      	mov	r0, r3
 800c328:	3718      	adds	r7, #24
 800c32a:	46bd      	mov	sp, r7
 800c32c:	bd80      	pop	{r7, pc}
 800c32e:	bf00      	nop
 800c330:	0800c6e9 	.word	0x0800c6e9
 800c334:	0800c63d 	.word	0x0800c63d
 800c338:	0800c705 	.word	0x0800c705

0800c33c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800c33c:	b580      	push	{r7, lr}
 800c33e:	b088      	sub	sp, #32
 800c340:	af00      	add	r7, sp, #0
 800c342:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	685b      	ldr	r3, [r3, #4]
 800c34a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	689b      	ldr	r3, [r3, #8]
 800c352:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800c354:	69bb      	ldr	r3, [r7, #24]
 800c356:	099b      	lsrs	r3, r3, #6
 800c358:	f003 0301 	and.w	r3, r3, #1
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d10f      	bne.n	800c380 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800c360:	69bb      	ldr	r3, [r7, #24]
 800c362:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800c366:	2b00      	cmp	r3, #0
 800c368:	d00a      	beq.n	800c380 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800c36a:	69fb      	ldr	r3, [r7, #28]
 800c36c:	099b      	lsrs	r3, r3, #6
 800c36e:	f003 0301 	and.w	r3, r3, #1
 800c372:	2b00      	cmp	r3, #0
 800c374:	d004      	beq.n	800c380 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c37a:	6878      	ldr	r0, [r7, #4]
 800c37c:	4798      	blx	r3
    return;
 800c37e:	e0d7      	b.n	800c530 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800c380:	69bb      	ldr	r3, [r7, #24]
 800c382:	085b      	lsrs	r3, r3, #1
 800c384:	f003 0301 	and.w	r3, r3, #1
 800c388:	2b00      	cmp	r3, #0
 800c38a:	d00a      	beq.n	800c3a2 <HAL_SPI_IRQHandler+0x66>
 800c38c:	69fb      	ldr	r3, [r7, #28]
 800c38e:	09db      	lsrs	r3, r3, #7
 800c390:	f003 0301 	and.w	r3, r3, #1
 800c394:	2b00      	cmp	r3, #0
 800c396:	d004      	beq.n	800c3a2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c39c:	6878      	ldr	r0, [r7, #4]
 800c39e:	4798      	blx	r3
    return;
 800c3a0:	e0c6      	b.n	800c530 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800c3a2:	69bb      	ldr	r3, [r7, #24]
 800c3a4:	095b      	lsrs	r3, r3, #5
 800c3a6:	f003 0301 	and.w	r3, r3, #1
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	d10c      	bne.n	800c3c8 <HAL_SPI_IRQHandler+0x8c>
 800c3ae:	69bb      	ldr	r3, [r7, #24]
 800c3b0:	099b      	lsrs	r3, r3, #6
 800c3b2:	f003 0301 	and.w	r3, r3, #1
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d106      	bne.n	800c3c8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800c3ba:	69bb      	ldr	r3, [r7, #24]
 800c3bc:	0a1b      	lsrs	r3, r3, #8
 800c3be:	f003 0301 	and.w	r3, r3, #1
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	f000 80b4 	beq.w	800c530 <HAL_SPI_IRQHandler+0x1f4>
 800c3c8:	69fb      	ldr	r3, [r7, #28]
 800c3ca:	095b      	lsrs	r3, r3, #5
 800c3cc:	f003 0301 	and.w	r3, r3, #1
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	f000 80ad 	beq.w	800c530 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800c3d6:	69bb      	ldr	r3, [r7, #24]
 800c3d8:	099b      	lsrs	r3, r3, #6
 800c3da:	f003 0301 	and.w	r3, r3, #1
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d023      	beq.n	800c42a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c3e8:	b2db      	uxtb	r3, r3
 800c3ea:	2b03      	cmp	r3, #3
 800c3ec:	d011      	beq.n	800c412 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c3f2:	f043 0204 	orr.w	r2, r3, #4
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c3fa:	2300      	movs	r3, #0
 800c3fc:	617b      	str	r3, [r7, #20]
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	68db      	ldr	r3, [r3, #12]
 800c404:	617b      	str	r3, [r7, #20]
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	689b      	ldr	r3, [r3, #8]
 800c40c:	617b      	str	r3, [r7, #20]
 800c40e:	697b      	ldr	r3, [r7, #20]
 800c410:	e00b      	b.n	800c42a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c412:	2300      	movs	r3, #0
 800c414:	613b      	str	r3, [r7, #16]
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	68db      	ldr	r3, [r3, #12]
 800c41c:	613b      	str	r3, [r7, #16]
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	689b      	ldr	r3, [r3, #8]
 800c424:	613b      	str	r3, [r7, #16]
 800c426:	693b      	ldr	r3, [r7, #16]
        return;
 800c428:	e082      	b.n	800c530 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800c42a:	69bb      	ldr	r3, [r7, #24]
 800c42c:	095b      	lsrs	r3, r3, #5
 800c42e:	f003 0301 	and.w	r3, r3, #1
 800c432:	2b00      	cmp	r3, #0
 800c434:	d014      	beq.n	800c460 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c43a:	f043 0201 	orr.w	r2, r3, #1
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800c442:	2300      	movs	r3, #0
 800c444:	60fb      	str	r3, [r7, #12]
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	681b      	ldr	r3, [r3, #0]
 800c44a:	689b      	ldr	r3, [r3, #8]
 800c44c:	60fb      	str	r3, [r7, #12]
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	681b      	ldr	r3, [r3, #0]
 800c452:	681a      	ldr	r2, [r3, #0]
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c45c:	601a      	str	r2, [r3, #0]
 800c45e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800c460:	69bb      	ldr	r3, [r7, #24]
 800c462:	0a1b      	lsrs	r3, r3, #8
 800c464:	f003 0301 	and.w	r3, r3, #1
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d00c      	beq.n	800c486 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c470:	f043 0208 	orr.w	r2, r3, #8
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800c478:	2300      	movs	r3, #0
 800c47a:	60bb      	str	r3, [r7, #8]
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	689b      	ldr	r3, [r3, #8]
 800c482:	60bb      	str	r3, [r7, #8]
 800c484:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d04f      	beq.n	800c52e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	681b      	ldr	r3, [r3, #0]
 800c492:	685a      	ldr	r2, [r3, #4]
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800c49c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	2201      	movs	r2, #1
 800c4a2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800c4a6:	69fb      	ldr	r3, [r7, #28]
 800c4a8:	f003 0302 	and.w	r3, r3, #2
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d104      	bne.n	800c4ba <HAL_SPI_IRQHandler+0x17e>
 800c4b0:	69fb      	ldr	r3, [r7, #28]
 800c4b2:	f003 0301 	and.w	r3, r3, #1
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d034      	beq.n	800c524 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	685a      	ldr	r2, [r3, #4]
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	f022 0203 	bic.w	r2, r2, #3
 800c4c8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c4ce:	2b00      	cmp	r3, #0
 800c4d0:	d011      	beq.n	800c4f6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c4d6:	4a18      	ldr	r2, [pc, #96]	@ (800c538 <HAL_SPI_IRQHandler+0x1fc>)
 800c4d8:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c4de:	4618      	mov	r0, r3
 800c4e0:	f7fc fac4 	bl	8008a6c <HAL_DMA_Abort_IT>
 800c4e4:	4603      	mov	r3, r0
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d005      	beq.n	800c4f6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c4ee:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d016      	beq.n	800c52c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c502:	4a0d      	ldr	r2, [pc, #52]	@ (800c538 <HAL_SPI_IRQHandler+0x1fc>)
 800c504:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c50a:	4618      	mov	r0, r3
 800c50c:	f7fc faae 	bl	8008a6c <HAL_DMA_Abort_IT>
 800c510:	4603      	mov	r3, r0
 800c512:	2b00      	cmp	r3, #0
 800c514:	d00a      	beq.n	800c52c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c51a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800c522:	e003      	b.n	800c52c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800c524:	6878      	ldr	r0, [r7, #4]
 800c526:	f7fb f865 	bl	80075f4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800c52a:	e000      	b.n	800c52e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800c52c:	bf00      	nop
    return;
 800c52e:	bf00      	nop
  }
}
 800c530:	3720      	adds	r7, #32
 800c532:	46bd      	mov	sp, r7
 800c534:	bd80      	pop	{r7, pc}
 800c536:	bf00      	nop
 800c538:	0800c745 	.word	0x0800c745

0800c53c <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c53c:	b480      	push	{r7}
 800c53e:	b083      	sub	sp, #12
 800c540:	af00      	add	r7, sp, #0
 800c542:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800c544:	bf00      	nop
 800c546:	370c      	adds	r7, #12
 800c548:	46bd      	mov	sp, r7
 800c54a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c54e:	4770      	bx	lr

0800c550 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c550:	b480      	push	{r7}
 800c552:	b083      	sub	sp, #12
 800c554:	af00      	add	r7, sp, #0
 800c556:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800c558:	bf00      	nop
 800c55a:	370c      	adds	r7, #12
 800c55c:	46bd      	mov	sp, r7
 800c55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c562:	4770      	bx	lr

0800c564 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c564:	b480      	push	{r7}
 800c566:	b083      	sub	sp, #12
 800c568:	af00      	add	r7, sp, #0
 800c56a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800c56c:	bf00      	nop
 800c56e:	370c      	adds	r7, #12
 800c570:	46bd      	mov	sp, r7
 800c572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c576:	4770      	bx	lr

0800c578 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800c578:	b480      	push	{r7}
 800c57a:	b083      	sub	sp, #12
 800c57c:	af00      	add	r7, sp, #0
 800c57e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c586:	b2db      	uxtb	r3, r3
}
 800c588:	4618      	mov	r0, r3
 800c58a:	370c      	adds	r7, #12
 800c58c:	46bd      	mov	sp, r7
 800c58e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c592:	4770      	bx	lr

0800c594 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c594:	b580      	push	{r7, lr}
 800c596:	b084      	sub	sp, #16
 800c598:	af00      	add	r7, sp, #0
 800c59a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c5a0:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c5a2:	f7fb fef1 	bl	8008388 <HAL_GetTick>
 800c5a6:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	681b      	ldr	r3, [r3, #0]
 800c5ae:	f003 0320 	and.w	r3, r3, #32
 800c5b2:	2b20      	cmp	r3, #32
 800c5b4:	d03c      	beq.n	800c630 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	681b      	ldr	r3, [r3, #0]
 800c5ba:	685a      	ldr	r2, [r3, #4]
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	f022 0220 	bic.w	r2, r2, #32
 800c5c4:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	689b      	ldr	r3, [r3, #8]
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d10d      	bne.n	800c5ea <SPI_DMAReceiveCplt+0x56>
 800c5ce:	68fb      	ldr	r3, [r7, #12]
 800c5d0:	685b      	ldr	r3, [r3, #4]
 800c5d2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c5d6:	d108      	bne.n	800c5ea <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	685a      	ldr	r2, [r3, #4]
 800c5de:	68fb      	ldr	r3, [r7, #12]
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	f022 0203 	bic.w	r2, r2, #3
 800c5e6:	605a      	str	r2, [r3, #4]
 800c5e8:	e007      	b.n	800c5fa <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800c5ea:	68fb      	ldr	r3, [r7, #12]
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	685a      	ldr	r2, [r3, #4]
 800c5f0:	68fb      	ldr	r3, [r7, #12]
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	f022 0201 	bic.w	r2, r2, #1
 800c5f8:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800c5fa:	68ba      	ldr	r2, [r7, #8]
 800c5fc:	2164      	movs	r1, #100	@ 0x64
 800c5fe:	68f8      	ldr	r0, [r7, #12]
 800c600:	f000 f9d4 	bl	800c9ac <SPI_EndRxTransaction>
 800c604:	4603      	mov	r3, r0
 800c606:	2b00      	cmp	r3, #0
 800c608:	d002      	beq.n	800c610 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c60a:	68fb      	ldr	r3, [r7, #12]
 800c60c:	2220      	movs	r2, #32
 800c60e:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 800c610:	68fb      	ldr	r3, [r7, #12]
 800c612:	2200      	movs	r2, #0
 800c614:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	2201      	movs	r2, #1
 800c61c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c624:	2b00      	cmp	r3, #0
 800c626:	d003      	beq.n	800c630 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800c628:	68f8      	ldr	r0, [r7, #12]
 800c62a:	f7fa ffe3 	bl	80075f4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800c62e:	e002      	b.n	800c636 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800c630:	68f8      	ldr	r0, [r7, #12]
 800c632:	f7ff ff83 	bl	800c53c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c636:	3710      	adds	r7, #16
 800c638:	46bd      	mov	sp, r7
 800c63a:	bd80      	pop	{r7, pc}

0800c63c <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c63c:	b580      	push	{r7, lr}
 800c63e:	b084      	sub	sp, #16
 800c640:	af00      	add	r7, sp, #0
 800c642:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c648:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c64a:	f7fb fe9d 	bl	8008388 <HAL_GetTick>
 800c64e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	f003 0320 	and.w	r3, r3, #32
 800c65a:	2b20      	cmp	r3, #32
 800c65c:	d030      	beq.n	800c6c0 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800c65e:	68fb      	ldr	r3, [r7, #12]
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	685a      	ldr	r2, [r3, #4]
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	f022 0220 	bic.w	r2, r2, #32
 800c66c:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800c66e:	68ba      	ldr	r2, [r7, #8]
 800c670:	2164      	movs	r1, #100	@ 0x64
 800c672:	68f8      	ldr	r0, [r7, #12]
 800c674:	f000 f9f2 	bl	800ca5c <SPI_EndRxTxTransaction>
 800c678:	4603      	mov	r3, r0
 800c67a:	2b00      	cmp	r3, #0
 800c67c:	d005      	beq.n	800c68a <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c682:	f043 0220 	orr.w	r2, r3, #32
 800c686:	68fb      	ldr	r3, [r7, #12]
 800c688:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800c68a:	68fb      	ldr	r3, [r7, #12]
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	685a      	ldr	r2, [r3, #4]
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	f022 0203 	bic.w	r2, r2, #3
 800c698:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	2200      	movs	r2, #0
 800c69e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	2200      	movs	r2, #0
 800c6a4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800c6a8:	68fb      	ldr	r3, [r7, #12]
 800c6aa:	2201      	movs	r2, #1
 800c6ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d003      	beq.n	800c6c0 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800c6b8:	68f8      	ldr	r0, [r7, #12]
 800c6ba:	f7fa ff9b 	bl	80075f4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800c6be:	e002      	b.n	800c6c6 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800c6c0:	68f8      	ldr	r0, [r7, #12]
 800c6c2:	f7fa ff8c 	bl	80075de <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c6c6:	3710      	adds	r7, #16
 800c6c8:	46bd      	mov	sp, r7
 800c6ca:	bd80      	pop	{r7, pc}

0800c6cc <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c6cc:	b580      	push	{r7, lr}
 800c6ce:	b084      	sub	sp, #16
 800c6d0:	af00      	add	r7, sp, #0
 800c6d2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c6d8:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800c6da:	68f8      	ldr	r0, [r7, #12]
 800c6dc:	f7ff ff38 	bl	800c550 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c6e0:	bf00      	nop
 800c6e2:	3710      	adds	r7, #16
 800c6e4:	46bd      	mov	sp, r7
 800c6e6:	bd80      	pop	{r7, pc}

0800c6e8 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c6e8:	b580      	push	{r7, lr}
 800c6ea:	b084      	sub	sp, #16
 800c6ec:	af00      	add	r7, sp, #0
 800c6ee:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c6f4:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800c6f6:	68f8      	ldr	r0, [r7, #12]
 800c6f8:	f7ff ff34 	bl	800c564 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c6fc:	bf00      	nop
 800c6fe:	3710      	adds	r7, #16
 800c700:	46bd      	mov	sp, r7
 800c702:	bd80      	pop	{r7, pc}

0800c704 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800c704:	b580      	push	{r7, lr}
 800c706:	b084      	sub	sp, #16
 800c708:	af00      	add	r7, sp, #0
 800c70a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c710:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	685a      	ldr	r2, [r3, #4]
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	f022 0203 	bic.w	r2, r2, #3
 800c720:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c722:	68fb      	ldr	r3, [r7, #12]
 800c724:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c726:	f043 0210 	orr.w	r2, r3, #16
 800c72a:	68fb      	ldr	r3, [r7, #12]
 800c72c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	2201      	movs	r2, #1
 800c732:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800c736:	68f8      	ldr	r0, [r7, #12]
 800c738:	f7fa ff5c 	bl	80075f4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c73c:	bf00      	nop
 800c73e:	3710      	adds	r7, #16
 800c740:	46bd      	mov	sp, r7
 800c742:	bd80      	pop	{r7, pc}

0800c744 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c744:	b580      	push	{r7, lr}
 800c746:	b084      	sub	sp, #16
 800c748:	af00      	add	r7, sp, #0
 800c74a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c750:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800c752:	68fb      	ldr	r3, [r7, #12]
 800c754:	2200      	movs	r2, #0
 800c756:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	2200      	movs	r2, #0
 800c75e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800c760:	68f8      	ldr	r0, [r7, #12]
 800c762:	f7fa ff47 	bl	80075f4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c766:	bf00      	nop
 800c768:	3710      	adds	r7, #16
 800c76a:	46bd      	mov	sp, r7
 800c76c:	bd80      	pop	{r7, pc}
	...

0800c770 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c770:	b580      	push	{r7, lr}
 800c772:	b088      	sub	sp, #32
 800c774:	af00      	add	r7, sp, #0
 800c776:	60f8      	str	r0, [r7, #12]
 800c778:	60b9      	str	r1, [r7, #8]
 800c77a:	603b      	str	r3, [r7, #0]
 800c77c:	4613      	mov	r3, r2
 800c77e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800c780:	f7fb fe02 	bl	8008388 <HAL_GetTick>
 800c784:	4602      	mov	r2, r0
 800c786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c788:	1a9b      	subs	r3, r3, r2
 800c78a:	683a      	ldr	r2, [r7, #0]
 800c78c:	4413      	add	r3, r2
 800c78e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800c790:	f7fb fdfa 	bl	8008388 <HAL_GetTick>
 800c794:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800c796:	4b39      	ldr	r3, [pc, #228]	@ (800c87c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	015b      	lsls	r3, r3, #5
 800c79c:	0d1b      	lsrs	r3, r3, #20
 800c79e:	69fa      	ldr	r2, [r7, #28]
 800c7a0:	fb02 f303 	mul.w	r3, r2, r3
 800c7a4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c7a6:	e054      	b.n	800c852 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c7a8:	683b      	ldr	r3, [r7, #0]
 800c7aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7ae:	d050      	beq.n	800c852 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c7b0:	f7fb fdea 	bl	8008388 <HAL_GetTick>
 800c7b4:	4602      	mov	r2, r0
 800c7b6:	69bb      	ldr	r3, [r7, #24]
 800c7b8:	1ad3      	subs	r3, r2, r3
 800c7ba:	69fa      	ldr	r2, [r7, #28]
 800c7bc:	429a      	cmp	r2, r3
 800c7be:	d902      	bls.n	800c7c6 <SPI_WaitFlagStateUntilTimeout+0x56>
 800c7c0:	69fb      	ldr	r3, [r7, #28]
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d13d      	bne.n	800c842 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	685a      	ldr	r2, [r3, #4]
 800c7cc:	68fb      	ldr	r3, [r7, #12]
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800c7d4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c7d6:	68fb      	ldr	r3, [r7, #12]
 800c7d8:	685b      	ldr	r3, [r3, #4]
 800c7da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c7de:	d111      	bne.n	800c804 <SPI_WaitFlagStateUntilTimeout+0x94>
 800c7e0:	68fb      	ldr	r3, [r7, #12]
 800c7e2:	689b      	ldr	r3, [r3, #8]
 800c7e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c7e8:	d004      	beq.n	800c7f4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c7ea:	68fb      	ldr	r3, [r7, #12]
 800c7ec:	689b      	ldr	r3, [r3, #8]
 800c7ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c7f2:	d107      	bne.n	800c804 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c7f4:	68fb      	ldr	r3, [r7, #12]
 800c7f6:	681b      	ldr	r3, [r3, #0]
 800c7f8:	681a      	ldr	r2, [r3, #0]
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c802:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c808:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c80c:	d10f      	bne.n	800c82e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	681b      	ldr	r3, [r3, #0]
 800c812:	681a      	ldr	r2, [r3, #0]
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	681b      	ldr	r3, [r3, #0]
 800c818:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c81c:	601a      	str	r2, [r3, #0]
 800c81e:	68fb      	ldr	r3, [r7, #12]
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	681a      	ldr	r2, [r3, #0]
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c82c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	2201      	movs	r2, #1
 800c832:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	2200      	movs	r2, #0
 800c83a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800c83e:	2303      	movs	r3, #3
 800c840:	e017      	b.n	800c872 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c842:	697b      	ldr	r3, [r7, #20]
 800c844:	2b00      	cmp	r3, #0
 800c846:	d101      	bne.n	800c84c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800c848:	2300      	movs	r3, #0
 800c84a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800c84c:	697b      	ldr	r3, [r7, #20]
 800c84e:	3b01      	subs	r3, #1
 800c850:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c852:	68fb      	ldr	r3, [r7, #12]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	689a      	ldr	r2, [r3, #8]
 800c858:	68bb      	ldr	r3, [r7, #8]
 800c85a:	4013      	ands	r3, r2
 800c85c:	68ba      	ldr	r2, [r7, #8]
 800c85e:	429a      	cmp	r2, r3
 800c860:	bf0c      	ite	eq
 800c862:	2301      	moveq	r3, #1
 800c864:	2300      	movne	r3, #0
 800c866:	b2db      	uxtb	r3, r3
 800c868:	461a      	mov	r2, r3
 800c86a:	79fb      	ldrb	r3, [r7, #7]
 800c86c:	429a      	cmp	r2, r3
 800c86e:	d19b      	bne.n	800c7a8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800c870:	2300      	movs	r3, #0
}
 800c872:	4618      	mov	r0, r3
 800c874:	3720      	adds	r7, #32
 800c876:	46bd      	mov	sp, r7
 800c878:	bd80      	pop	{r7, pc}
 800c87a:	bf00      	nop
 800c87c:	20000060 	.word	0x20000060

0800c880 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c880:	b580      	push	{r7, lr}
 800c882:	b08a      	sub	sp, #40	@ 0x28
 800c884:	af00      	add	r7, sp, #0
 800c886:	60f8      	str	r0, [r7, #12]
 800c888:	60b9      	str	r1, [r7, #8]
 800c88a:	607a      	str	r2, [r7, #4]
 800c88c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800c88e:	2300      	movs	r3, #0
 800c890:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800c892:	f7fb fd79 	bl	8008388 <HAL_GetTick>
 800c896:	4602      	mov	r2, r0
 800c898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c89a:	1a9b      	subs	r3, r3, r2
 800c89c:	683a      	ldr	r2, [r7, #0]
 800c89e:	4413      	add	r3, r2
 800c8a0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800c8a2:	f7fb fd71 	bl	8008388 <HAL_GetTick>
 800c8a6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800c8a8:	68fb      	ldr	r3, [r7, #12]
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	330c      	adds	r3, #12
 800c8ae:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800c8b0:	4b3d      	ldr	r3, [pc, #244]	@ (800c9a8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800c8b2:	681a      	ldr	r2, [r3, #0]
 800c8b4:	4613      	mov	r3, r2
 800c8b6:	009b      	lsls	r3, r3, #2
 800c8b8:	4413      	add	r3, r2
 800c8ba:	00da      	lsls	r2, r3, #3
 800c8bc:	1ad3      	subs	r3, r2, r3
 800c8be:	0d1b      	lsrs	r3, r3, #20
 800c8c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c8c2:	fb02 f303 	mul.w	r3, r2, r3
 800c8c6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800c8c8:	e060      	b.n	800c98c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800c8ca:	68bb      	ldr	r3, [r7, #8]
 800c8cc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800c8d0:	d107      	bne.n	800c8e2 <SPI_WaitFifoStateUntilTimeout+0x62>
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	d104      	bne.n	800c8e2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800c8d8:	69fb      	ldr	r3, [r7, #28]
 800c8da:	781b      	ldrb	r3, [r3, #0]
 800c8dc:	b2db      	uxtb	r3, r3
 800c8de:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800c8e0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800c8e2:	683b      	ldr	r3, [r7, #0]
 800c8e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c8e8:	d050      	beq.n	800c98c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c8ea:	f7fb fd4d 	bl	8008388 <HAL_GetTick>
 800c8ee:	4602      	mov	r2, r0
 800c8f0:	6a3b      	ldr	r3, [r7, #32]
 800c8f2:	1ad3      	subs	r3, r2, r3
 800c8f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c8f6:	429a      	cmp	r2, r3
 800c8f8:	d902      	bls.n	800c900 <SPI_WaitFifoStateUntilTimeout+0x80>
 800c8fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	d13d      	bne.n	800c97c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	681b      	ldr	r3, [r3, #0]
 800c904:	685a      	ldr	r2, [r3, #4]
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	681b      	ldr	r3, [r3, #0]
 800c90a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800c90e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	685b      	ldr	r3, [r3, #4]
 800c914:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c918:	d111      	bne.n	800c93e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	689b      	ldr	r3, [r3, #8]
 800c91e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c922:	d004      	beq.n	800c92e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c924:	68fb      	ldr	r3, [r7, #12]
 800c926:	689b      	ldr	r3, [r3, #8]
 800c928:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c92c:	d107      	bne.n	800c93e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c92e:	68fb      	ldr	r3, [r7, #12]
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	681a      	ldr	r2, [r3, #0]
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	681b      	ldr	r3, [r3, #0]
 800c938:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c93c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c942:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c946:	d10f      	bne.n	800c968 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800c948:	68fb      	ldr	r3, [r7, #12]
 800c94a:	681b      	ldr	r3, [r3, #0]
 800c94c:	681a      	ldr	r2, [r3, #0]
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	681b      	ldr	r3, [r3, #0]
 800c952:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c956:	601a      	str	r2, [r3, #0]
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	681b      	ldr	r3, [r3, #0]
 800c95c:	681a      	ldr	r2, [r3, #0]
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c966:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	2201      	movs	r2, #1
 800c96c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	2200      	movs	r2, #0
 800c974:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800c978:	2303      	movs	r3, #3
 800c97a:	e010      	b.n	800c99e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c97c:	69bb      	ldr	r3, [r7, #24]
 800c97e:	2b00      	cmp	r3, #0
 800c980:	d101      	bne.n	800c986 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800c982:	2300      	movs	r3, #0
 800c984:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800c986:	69bb      	ldr	r3, [r7, #24]
 800c988:	3b01      	subs	r3, #1
 800c98a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	689a      	ldr	r2, [r3, #8]
 800c992:	68bb      	ldr	r3, [r7, #8]
 800c994:	4013      	ands	r3, r2
 800c996:	687a      	ldr	r2, [r7, #4]
 800c998:	429a      	cmp	r2, r3
 800c99a:	d196      	bne.n	800c8ca <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800c99c:	2300      	movs	r3, #0
}
 800c99e:	4618      	mov	r0, r3
 800c9a0:	3728      	adds	r7, #40	@ 0x28
 800c9a2:	46bd      	mov	sp, r7
 800c9a4:	bd80      	pop	{r7, pc}
 800c9a6:	bf00      	nop
 800c9a8:	20000060 	.word	0x20000060

0800c9ac <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800c9ac:	b580      	push	{r7, lr}
 800c9ae:	b086      	sub	sp, #24
 800c9b0:	af02      	add	r7, sp, #8
 800c9b2:	60f8      	str	r0, [r7, #12]
 800c9b4:	60b9      	str	r1, [r7, #8]
 800c9b6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	685b      	ldr	r3, [r3, #4]
 800c9bc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c9c0:	d111      	bne.n	800c9e6 <SPI_EndRxTransaction+0x3a>
 800c9c2:	68fb      	ldr	r3, [r7, #12]
 800c9c4:	689b      	ldr	r3, [r3, #8]
 800c9c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c9ca:	d004      	beq.n	800c9d6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	689b      	ldr	r3, [r3, #8]
 800c9d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c9d4:	d107      	bne.n	800c9e6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	681b      	ldr	r3, [r3, #0]
 800c9da:	681a      	ldr	r2, [r3, #0]
 800c9dc:	68fb      	ldr	r3, [r7, #12]
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c9e4:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	9300      	str	r3, [sp, #0]
 800c9ea:	68bb      	ldr	r3, [r7, #8]
 800c9ec:	2200      	movs	r2, #0
 800c9ee:	2180      	movs	r1, #128	@ 0x80
 800c9f0:	68f8      	ldr	r0, [r7, #12]
 800c9f2:	f7ff febd 	bl	800c770 <SPI_WaitFlagStateUntilTimeout>
 800c9f6:	4603      	mov	r3, r0
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d007      	beq.n	800ca0c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ca00:	f043 0220 	orr.w	r2, r3, #32
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800ca08:	2303      	movs	r3, #3
 800ca0a:	e023      	b.n	800ca54 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ca0c:	68fb      	ldr	r3, [r7, #12]
 800ca0e:	685b      	ldr	r3, [r3, #4]
 800ca10:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ca14:	d11d      	bne.n	800ca52 <SPI_EndRxTransaction+0xa6>
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	689b      	ldr	r3, [r3, #8]
 800ca1a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ca1e:	d004      	beq.n	800ca2a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ca20:	68fb      	ldr	r3, [r7, #12]
 800ca22:	689b      	ldr	r3, [r3, #8]
 800ca24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ca28:	d113      	bne.n	800ca52 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	9300      	str	r3, [sp, #0]
 800ca2e:	68bb      	ldr	r3, [r7, #8]
 800ca30:	2200      	movs	r2, #0
 800ca32:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800ca36:	68f8      	ldr	r0, [r7, #12]
 800ca38:	f7ff ff22 	bl	800c880 <SPI_WaitFifoStateUntilTimeout>
 800ca3c:	4603      	mov	r3, r0
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d007      	beq.n	800ca52 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ca42:	68fb      	ldr	r3, [r7, #12]
 800ca44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ca46:	f043 0220 	orr.w	r2, r3, #32
 800ca4a:	68fb      	ldr	r3, [r7, #12]
 800ca4c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800ca4e:	2303      	movs	r3, #3
 800ca50:	e000      	b.n	800ca54 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800ca52:	2300      	movs	r3, #0
}
 800ca54:	4618      	mov	r0, r3
 800ca56:	3710      	adds	r7, #16
 800ca58:	46bd      	mov	sp, r7
 800ca5a:	bd80      	pop	{r7, pc}

0800ca5c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ca5c:	b580      	push	{r7, lr}
 800ca5e:	b086      	sub	sp, #24
 800ca60:	af02      	add	r7, sp, #8
 800ca62:	60f8      	str	r0, [r7, #12]
 800ca64:	60b9      	str	r1, [r7, #8]
 800ca66:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	9300      	str	r3, [sp, #0]
 800ca6c:	68bb      	ldr	r3, [r7, #8]
 800ca6e:	2200      	movs	r2, #0
 800ca70:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800ca74:	68f8      	ldr	r0, [r7, #12]
 800ca76:	f7ff ff03 	bl	800c880 <SPI_WaitFifoStateUntilTimeout>
 800ca7a:	4603      	mov	r3, r0
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d007      	beq.n	800ca90 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ca84:	f043 0220 	orr.w	r2, r3, #32
 800ca88:	68fb      	ldr	r3, [r7, #12]
 800ca8a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800ca8c:	2303      	movs	r3, #3
 800ca8e:	e027      	b.n	800cae0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	9300      	str	r3, [sp, #0]
 800ca94:	68bb      	ldr	r3, [r7, #8]
 800ca96:	2200      	movs	r2, #0
 800ca98:	2180      	movs	r1, #128	@ 0x80
 800ca9a:	68f8      	ldr	r0, [r7, #12]
 800ca9c:	f7ff fe68 	bl	800c770 <SPI_WaitFlagStateUntilTimeout>
 800caa0:	4603      	mov	r3, r0
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	d007      	beq.n	800cab6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800caaa:	f043 0220 	orr.w	r2, r3, #32
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800cab2:	2303      	movs	r3, #3
 800cab4:	e014      	b.n	800cae0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	9300      	str	r3, [sp, #0]
 800caba:	68bb      	ldr	r3, [r7, #8]
 800cabc:	2200      	movs	r2, #0
 800cabe:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800cac2:	68f8      	ldr	r0, [r7, #12]
 800cac4:	f7ff fedc 	bl	800c880 <SPI_WaitFifoStateUntilTimeout>
 800cac8:	4603      	mov	r3, r0
 800caca:	2b00      	cmp	r3, #0
 800cacc:	d007      	beq.n	800cade <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cace:	68fb      	ldr	r3, [r7, #12]
 800cad0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cad2:	f043 0220 	orr.w	r2, r3, #32
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800cada:	2303      	movs	r3, #3
 800cadc:	e000      	b.n	800cae0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800cade:	2300      	movs	r3, #0
}
 800cae0:	4618      	mov	r0, r3
 800cae2:	3710      	adds	r7, #16
 800cae4:	46bd      	mov	sp, r7
 800cae6:	bd80      	pop	{r7, pc}

0800cae8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800cae8:	b580      	push	{r7, lr}
 800caea:	b082      	sub	sp, #8
 800caec:	af00      	add	r7, sp, #0
 800caee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d101      	bne.n	800cafa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800caf6:	2301      	movs	r3, #1
 800caf8:	e0e6      	b.n	800ccc8 <HAL_TIM_Base_Init+0x1e0>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	681b      	ldr	r3, [r3, #0]
 800cafe:	4a74      	ldr	r2, [pc, #464]	@ (800ccd0 <HAL_TIM_Base_Init+0x1e8>)
 800cb00:	4293      	cmp	r3, r2
 800cb02:	d036      	beq.n	800cb72 <HAL_TIM_Base_Init+0x8a>
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cb0c:	d031      	beq.n	800cb72 <HAL_TIM_Base_Init+0x8a>
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	681b      	ldr	r3, [r3, #0]
 800cb12:	4a70      	ldr	r2, [pc, #448]	@ (800ccd4 <HAL_TIM_Base_Init+0x1ec>)
 800cb14:	4293      	cmp	r3, r2
 800cb16:	d02c      	beq.n	800cb72 <HAL_TIM_Base_Init+0x8a>
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	4a6e      	ldr	r2, [pc, #440]	@ (800ccd8 <HAL_TIM_Base_Init+0x1f0>)
 800cb1e:	4293      	cmp	r3, r2
 800cb20:	d027      	beq.n	800cb72 <HAL_TIM_Base_Init+0x8a>
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	4a6d      	ldr	r2, [pc, #436]	@ (800ccdc <HAL_TIM_Base_Init+0x1f4>)
 800cb28:	4293      	cmp	r3, r2
 800cb2a:	d022      	beq.n	800cb72 <HAL_TIM_Base_Init+0x8a>
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	681b      	ldr	r3, [r3, #0]
 800cb30:	4a6b      	ldr	r2, [pc, #428]	@ (800cce0 <HAL_TIM_Base_Init+0x1f8>)
 800cb32:	4293      	cmp	r3, r2
 800cb34:	d01d      	beq.n	800cb72 <HAL_TIM_Base_Init+0x8a>
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	4a6a      	ldr	r2, [pc, #424]	@ (800cce4 <HAL_TIM_Base_Init+0x1fc>)
 800cb3c:	4293      	cmp	r3, r2
 800cb3e:	d018      	beq.n	800cb72 <HAL_TIM_Base_Init+0x8a>
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	681b      	ldr	r3, [r3, #0]
 800cb44:	4a68      	ldr	r2, [pc, #416]	@ (800cce8 <HAL_TIM_Base_Init+0x200>)
 800cb46:	4293      	cmp	r3, r2
 800cb48:	d013      	beq.n	800cb72 <HAL_TIM_Base_Init+0x8a>
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	681b      	ldr	r3, [r3, #0]
 800cb4e:	4a67      	ldr	r2, [pc, #412]	@ (800ccec <HAL_TIM_Base_Init+0x204>)
 800cb50:	4293      	cmp	r3, r2
 800cb52:	d00e      	beq.n	800cb72 <HAL_TIM_Base_Init+0x8a>
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	4a65      	ldr	r2, [pc, #404]	@ (800ccf0 <HAL_TIM_Base_Init+0x208>)
 800cb5a:	4293      	cmp	r3, r2
 800cb5c:	d009      	beq.n	800cb72 <HAL_TIM_Base_Init+0x8a>
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	681b      	ldr	r3, [r3, #0]
 800cb62:	4a64      	ldr	r2, [pc, #400]	@ (800ccf4 <HAL_TIM_Base_Init+0x20c>)
 800cb64:	4293      	cmp	r3, r2
 800cb66:	d004      	beq.n	800cb72 <HAL_TIM_Base_Init+0x8a>
 800cb68:	f44f 718b 	mov.w	r1, #278	@ 0x116
 800cb6c:	4862      	ldr	r0, [pc, #392]	@ (800ccf8 <HAL_TIM_Base_Init+0x210>)
 800cb6e:	f7fa fde1 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	689b      	ldr	r3, [r3, #8]
 800cb76:	2b00      	cmp	r3, #0
 800cb78:	d014      	beq.n	800cba4 <HAL_TIM_Base_Init+0xbc>
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	689b      	ldr	r3, [r3, #8]
 800cb7e:	2b10      	cmp	r3, #16
 800cb80:	d010      	beq.n	800cba4 <HAL_TIM_Base_Init+0xbc>
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	689b      	ldr	r3, [r3, #8]
 800cb86:	2b20      	cmp	r3, #32
 800cb88:	d00c      	beq.n	800cba4 <HAL_TIM_Base_Init+0xbc>
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	689b      	ldr	r3, [r3, #8]
 800cb8e:	2b40      	cmp	r3, #64	@ 0x40
 800cb90:	d008      	beq.n	800cba4 <HAL_TIM_Base_Init+0xbc>
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	689b      	ldr	r3, [r3, #8]
 800cb96:	2b60      	cmp	r3, #96	@ 0x60
 800cb98:	d004      	beq.n	800cba4 <HAL_TIM_Base_Init+0xbc>
 800cb9a:	f240 1117 	movw	r1, #279	@ 0x117
 800cb9e:	4856      	ldr	r0, [pc, #344]	@ (800ccf8 <HAL_TIM_Base_Init+0x210>)
 800cba0:	f7fa fdc8 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	691b      	ldr	r3, [r3, #16]
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	d00e      	beq.n	800cbca <HAL_TIM_Base_Init+0xe2>
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	691b      	ldr	r3, [r3, #16]
 800cbb0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cbb4:	d009      	beq.n	800cbca <HAL_TIM_Base_Init+0xe2>
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	691b      	ldr	r3, [r3, #16]
 800cbba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cbbe:	d004      	beq.n	800cbca <HAL_TIM_Base_Init+0xe2>
 800cbc0:	f44f 718c 	mov.w	r1, #280	@ 0x118
 800cbc4:	484c      	ldr	r0, [pc, #304]	@ (800ccf8 <HAL_TIM_Base_Init+0x210>)
 800cbc6:	f7fa fdb5 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	681b      	ldr	r3, [r3, #0]
 800cbce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cbd2:	d004      	beq.n	800cbde <HAL_TIM_Base_Init+0xf6>
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	4a40      	ldr	r2, [pc, #256]	@ (800ccdc <HAL_TIM_Base_Init+0x1f4>)
 800cbda:	4293      	cmp	r3, r2
 800cbdc:	d107      	bne.n	800cbee <HAL_TIM_Base_Init+0x106>
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	68db      	ldr	r3, [r3, #12]
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	bf14      	ite	ne
 800cbe6:	2301      	movne	r3, #1
 800cbe8:	2300      	moveq	r3, #0
 800cbea:	b2db      	uxtb	r3, r3
 800cbec:	e00e      	b.n	800cc0c <HAL_TIM_Base_Init+0x124>
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	68db      	ldr	r3, [r3, #12]
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d006      	beq.n	800cc04 <HAL_TIM_Base_Init+0x11c>
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	68db      	ldr	r3, [r3, #12]
 800cbfa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cbfe:	d201      	bcs.n	800cc04 <HAL_TIM_Base_Init+0x11c>
 800cc00:	2301      	movs	r3, #1
 800cc02:	e000      	b.n	800cc06 <HAL_TIM_Base_Init+0x11e>
 800cc04:	2300      	movs	r3, #0
 800cc06:	f003 0301 	and.w	r3, r3, #1
 800cc0a:	b2db      	uxtb	r3, r3
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	d104      	bne.n	800cc1a <HAL_TIM_Base_Init+0x132>
 800cc10:	f240 1119 	movw	r1, #281	@ 0x119
 800cc14:	4838      	ldr	r0, [pc, #224]	@ (800ccf8 <HAL_TIM_Base_Init+0x210>)
 800cc16:	f7fa fd8d 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	699b      	ldr	r3, [r3, #24]
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d008      	beq.n	800cc34 <HAL_TIM_Base_Init+0x14c>
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	699b      	ldr	r3, [r3, #24]
 800cc26:	2b80      	cmp	r3, #128	@ 0x80
 800cc28:	d004      	beq.n	800cc34 <HAL_TIM_Base_Init+0x14c>
 800cc2a:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 800cc2e:	4832      	ldr	r0, [pc, #200]	@ (800ccf8 <HAL_TIM_Base_Init+0x210>)
 800cc30:	f7fa fd80 	bl	8007734 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cc3a:	b2db      	uxtb	r3, r3
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	d106      	bne.n	800cc4e <HAL_TIM_Base_Init+0x166>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	2200      	movs	r2, #0
 800cc44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800cc48:	6878      	ldr	r0, [r7, #4]
 800cc4a:	f7fb f9d1 	bl	8007ff0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	2202      	movs	r2, #2
 800cc52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	681a      	ldr	r2, [r3, #0]
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	3304      	adds	r3, #4
 800cc5e:	4619      	mov	r1, r3
 800cc60:	4610      	mov	r0, r2
 800cc62:	f001 ff43 	bl	800eaec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	2201      	movs	r2, #1
 800cc6a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	2201      	movs	r2, #1
 800cc72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	2201      	movs	r2, #1
 800cc7a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	2201      	movs	r2, #1
 800cc82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	2201      	movs	r2, #1
 800cc8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	2201      	movs	r2, #1
 800cc92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	2201      	movs	r2, #1
 800cc9a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	2201      	movs	r2, #1
 800cca2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	2201      	movs	r2, #1
 800ccaa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	2201      	movs	r2, #1
 800ccb2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	2201      	movs	r2, #1
 800ccba:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	2201      	movs	r2, #1
 800ccc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ccc6:	2300      	movs	r3, #0
}
 800ccc8:	4618      	mov	r0, r3
 800ccca:	3708      	adds	r7, #8
 800cccc:	46bd      	mov	sp, r7
 800ccce:	bd80      	pop	{r7, pc}
 800ccd0:	40012c00 	.word	0x40012c00
 800ccd4:	40000400 	.word	0x40000400
 800ccd8:	40000800 	.word	0x40000800
 800ccdc:	40000c00 	.word	0x40000c00
 800cce0:	40001000 	.word	0x40001000
 800cce4:	40001400 	.word	0x40001400
 800cce8:	40013400 	.word	0x40013400
 800ccec:	40014000 	.word	0x40014000
 800ccf0:	40014400 	.word	0x40014400
 800ccf4:	40014800 	.word	0x40014800
 800ccf8:	080125d8 	.word	0x080125d8

0800ccfc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ccfc:	b580      	push	{r7, lr}
 800ccfe:	b084      	sub	sp, #16
 800cd00:	af00      	add	r7, sp, #0
 800cd02:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	4a4a      	ldr	r2, [pc, #296]	@ (800ce34 <HAL_TIM_Base_Start_IT+0x138>)
 800cd0a:	4293      	cmp	r3, r2
 800cd0c:	d036      	beq.n	800cd7c <HAL_TIM_Base_Start_IT+0x80>
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cd16:	d031      	beq.n	800cd7c <HAL_TIM_Base_Start_IT+0x80>
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	4a46      	ldr	r2, [pc, #280]	@ (800ce38 <HAL_TIM_Base_Start_IT+0x13c>)
 800cd1e:	4293      	cmp	r3, r2
 800cd20:	d02c      	beq.n	800cd7c <HAL_TIM_Base_Start_IT+0x80>
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	681b      	ldr	r3, [r3, #0]
 800cd26:	4a45      	ldr	r2, [pc, #276]	@ (800ce3c <HAL_TIM_Base_Start_IT+0x140>)
 800cd28:	4293      	cmp	r3, r2
 800cd2a:	d027      	beq.n	800cd7c <HAL_TIM_Base_Start_IT+0x80>
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	681b      	ldr	r3, [r3, #0]
 800cd30:	4a43      	ldr	r2, [pc, #268]	@ (800ce40 <HAL_TIM_Base_Start_IT+0x144>)
 800cd32:	4293      	cmp	r3, r2
 800cd34:	d022      	beq.n	800cd7c <HAL_TIM_Base_Start_IT+0x80>
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	4a42      	ldr	r2, [pc, #264]	@ (800ce44 <HAL_TIM_Base_Start_IT+0x148>)
 800cd3c:	4293      	cmp	r3, r2
 800cd3e:	d01d      	beq.n	800cd7c <HAL_TIM_Base_Start_IT+0x80>
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	4a40      	ldr	r2, [pc, #256]	@ (800ce48 <HAL_TIM_Base_Start_IT+0x14c>)
 800cd46:	4293      	cmp	r3, r2
 800cd48:	d018      	beq.n	800cd7c <HAL_TIM_Base_Start_IT+0x80>
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	4a3f      	ldr	r2, [pc, #252]	@ (800ce4c <HAL_TIM_Base_Start_IT+0x150>)
 800cd50:	4293      	cmp	r3, r2
 800cd52:	d013      	beq.n	800cd7c <HAL_TIM_Base_Start_IT+0x80>
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	4a3d      	ldr	r2, [pc, #244]	@ (800ce50 <HAL_TIM_Base_Start_IT+0x154>)
 800cd5a:	4293      	cmp	r3, r2
 800cd5c:	d00e      	beq.n	800cd7c <HAL_TIM_Base_Start_IT+0x80>
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	4a3c      	ldr	r2, [pc, #240]	@ (800ce54 <HAL_TIM_Base_Start_IT+0x158>)
 800cd64:	4293      	cmp	r3, r2
 800cd66:	d009      	beq.n	800cd7c <HAL_TIM_Base_Start_IT+0x80>
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	4a3a      	ldr	r2, [pc, #232]	@ (800ce58 <HAL_TIM_Base_Start_IT+0x15c>)
 800cd6e:	4293      	cmp	r3, r2
 800cd70:	d004      	beq.n	800cd7c <HAL_TIM_Base_Start_IT+0x80>
 800cd72:	f240 11d3 	movw	r1, #467	@ 0x1d3
 800cd76:	4839      	ldr	r0, [pc, #228]	@ (800ce5c <HAL_TIM_Base_Start_IT+0x160>)
 800cd78:	f7fa fcdc 	bl	8007734 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cd82:	b2db      	uxtb	r3, r3
 800cd84:	2b01      	cmp	r3, #1
 800cd86:	d001      	beq.n	800cd8c <HAL_TIM_Base_Start_IT+0x90>
  {
    return HAL_ERROR;
 800cd88:	2301      	movs	r3, #1
 800cd8a:	e04f      	b.n	800ce2c <HAL_TIM_Base_Start_IT+0x130>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	2202      	movs	r2, #2
 800cd90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	681b      	ldr	r3, [r3, #0]
 800cd98:	68da      	ldr	r2, [r3, #12]
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	f042 0201 	orr.w	r2, r2, #1
 800cda2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	681b      	ldr	r3, [r3, #0]
 800cda8:	4a22      	ldr	r2, [pc, #136]	@ (800ce34 <HAL_TIM_Base_Start_IT+0x138>)
 800cdaa:	4293      	cmp	r3, r2
 800cdac:	d01d      	beq.n	800cdea <HAL_TIM_Base_Start_IT+0xee>
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cdb6:	d018      	beq.n	800cdea <HAL_TIM_Base_Start_IT+0xee>
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	681b      	ldr	r3, [r3, #0]
 800cdbc:	4a1e      	ldr	r2, [pc, #120]	@ (800ce38 <HAL_TIM_Base_Start_IT+0x13c>)
 800cdbe:	4293      	cmp	r3, r2
 800cdc0:	d013      	beq.n	800cdea <HAL_TIM_Base_Start_IT+0xee>
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	681b      	ldr	r3, [r3, #0]
 800cdc6:	4a1d      	ldr	r2, [pc, #116]	@ (800ce3c <HAL_TIM_Base_Start_IT+0x140>)
 800cdc8:	4293      	cmp	r3, r2
 800cdca:	d00e      	beq.n	800cdea <HAL_TIM_Base_Start_IT+0xee>
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	4a1b      	ldr	r2, [pc, #108]	@ (800ce40 <HAL_TIM_Base_Start_IT+0x144>)
 800cdd2:	4293      	cmp	r3, r2
 800cdd4:	d009      	beq.n	800cdea <HAL_TIM_Base_Start_IT+0xee>
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	4a1c      	ldr	r2, [pc, #112]	@ (800ce4c <HAL_TIM_Base_Start_IT+0x150>)
 800cddc:	4293      	cmp	r3, r2
 800cdde:	d004      	beq.n	800cdea <HAL_TIM_Base_Start_IT+0xee>
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	4a1a      	ldr	r2, [pc, #104]	@ (800ce50 <HAL_TIM_Base_Start_IT+0x154>)
 800cde6:	4293      	cmp	r3, r2
 800cde8:	d115      	bne.n	800ce16 <HAL_TIM_Base_Start_IT+0x11a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	681b      	ldr	r3, [r3, #0]
 800cdee:	689a      	ldr	r2, [r3, #8]
 800cdf0:	4b1b      	ldr	r3, [pc, #108]	@ (800ce60 <HAL_TIM_Base_Start_IT+0x164>)
 800cdf2:	4013      	ands	r3, r2
 800cdf4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cdf6:	68fb      	ldr	r3, [r7, #12]
 800cdf8:	2b06      	cmp	r3, #6
 800cdfa:	d015      	beq.n	800ce28 <HAL_TIM_Base_Start_IT+0x12c>
 800cdfc:	68fb      	ldr	r3, [r7, #12]
 800cdfe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ce02:	d011      	beq.n	800ce28 <HAL_TIM_Base_Start_IT+0x12c>
    {
      __HAL_TIM_ENABLE(htim);
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	681a      	ldr	r2, [r3, #0]
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	681b      	ldr	r3, [r3, #0]
 800ce0e:	f042 0201 	orr.w	r2, r2, #1
 800ce12:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ce14:	e008      	b.n	800ce28 <HAL_TIM_Base_Start_IT+0x12c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	681a      	ldr	r2, [r3, #0]
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	681b      	ldr	r3, [r3, #0]
 800ce20:	f042 0201 	orr.w	r2, r2, #1
 800ce24:	601a      	str	r2, [r3, #0]
 800ce26:	e000      	b.n	800ce2a <HAL_TIM_Base_Start_IT+0x12e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ce28:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ce2a:	2300      	movs	r3, #0
}
 800ce2c:	4618      	mov	r0, r3
 800ce2e:	3710      	adds	r7, #16
 800ce30:	46bd      	mov	sp, r7
 800ce32:	bd80      	pop	{r7, pc}
 800ce34:	40012c00 	.word	0x40012c00
 800ce38:	40000400 	.word	0x40000400
 800ce3c:	40000800 	.word	0x40000800
 800ce40:	40000c00 	.word	0x40000c00
 800ce44:	40001000 	.word	0x40001000
 800ce48:	40001400 	.word	0x40001400
 800ce4c:	40013400 	.word	0x40013400
 800ce50:	40014000 	.word	0x40014000
 800ce54:	40014400 	.word	0x40014400
 800ce58:	40014800 	.word	0x40014800
 800ce5c:	080125d8 	.word	0x080125d8
 800ce60:	00010007 	.word	0x00010007

0800ce64 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800ce64:	b580      	push	{r7, lr}
 800ce66:	b082      	sub	sp, #8
 800ce68:	af00      	add	r7, sp, #0
 800ce6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	4a31      	ldr	r2, [pc, #196]	@ (800cf38 <HAL_TIM_Base_Stop_IT+0xd4>)
 800ce72:	4293      	cmp	r3, r2
 800ce74:	d036      	beq.n	800cee4 <HAL_TIM_Base_Stop_IT+0x80>
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ce7e:	d031      	beq.n	800cee4 <HAL_TIM_Base_Stop_IT+0x80>
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	681b      	ldr	r3, [r3, #0]
 800ce84:	4a2d      	ldr	r2, [pc, #180]	@ (800cf3c <HAL_TIM_Base_Stop_IT+0xd8>)
 800ce86:	4293      	cmp	r3, r2
 800ce88:	d02c      	beq.n	800cee4 <HAL_TIM_Base_Stop_IT+0x80>
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	4a2c      	ldr	r2, [pc, #176]	@ (800cf40 <HAL_TIM_Base_Stop_IT+0xdc>)
 800ce90:	4293      	cmp	r3, r2
 800ce92:	d027      	beq.n	800cee4 <HAL_TIM_Base_Stop_IT+0x80>
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	681b      	ldr	r3, [r3, #0]
 800ce98:	4a2a      	ldr	r2, [pc, #168]	@ (800cf44 <HAL_TIM_Base_Stop_IT+0xe0>)
 800ce9a:	4293      	cmp	r3, r2
 800ce9c:	d022      	beq.n	800cee4 <HAL_TIM_Base_Stop_IT+0x80>
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	681b      	ldr	r3, [r3, #0]
 800cea2:	4a29      	ldr	r2, [pc, #164]	@ (800cf48 <HAL_TIM_Base_Stop_IT+0xe4>)
 800cea4:	4293      	cmp	r3, r2
 800cea6:	d01d      	beq.n	800cee4 <HAL_TIM_Base_Stop_IT+0x80>
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	4a27      	ldr	r2, [pc, #156]	@ (800cf4c <HAL_TIM_Base_Stop_IT+0xe8>)
 800ceae:	4293      	cmp	r3, r2
 800ceb0:	d018      	beq.n	800cee4 <HAL_TIM_Base_Stop_IT+0x80>
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	4a26      	ldr	r2, [pc, #152]	@ (800cf50 <HAL_TIM_Base_Stop_IT+0xec>)
 800ceb8:	4293      	cmp	r3, r2
 800ceba:	d013      	beq.n	800cee4 <HAL_TIM_Base_Stop_IT+0x80>
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	4a24      	ldr	r2, [pc, #144]	@ (800cf54 <HAL_TIM_Base_Stop_IT+0xf0>)
 800cec2:	4293      	cmp	r3, r2
 800cec4:	d00e      	beq.n	800cee4 <HAL_TIM_Base_Stop_IT+0x80>
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	4a23      	ldr	r2, [pc, #140]	@ (800cf58 <HAL_TIM_Base_Stop_IT+0xf4>)
 800cecc:	4293      	cmp	r3, r2
 800cece:	d009      	beq.n	800cee4 <HAL_TIM_Base_Stop_IT+0x80>
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	681b      	ldr	r3, [r3, #0]
 800ced4:	4a21      	ldr	r2, [pc, #132]	@ (800cf5c <HAL_TIM_Base_Stop_IT+0xf8>)
 800ced6:	4293      	cmp	r3, r2
 800ced8:	d004      	beq.n	800cee4 <HAL_TIM_Base_Stop_IT+0x80>
 800ceda:	f240 11fb 	movw	r1, #507	@ 0x1fb
 800cede:	4820      	ldr	r0, [pc, #128]	@ (800cf60 <HAL_TIM_Base_Stop_IT+0xfc>)
 800cee0:	f7fa fc28 	bl	8007734 <assert_failed>

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	681b      	ldr	r3, [r3, #0]
 800cee8:	68da      	ldr	r2, [r3, #12]
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	f022 0201 	bic.w	r2, r2, #1
 800cef2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	6a1a      	ldr	r2, [r3, #32]
 800cefa:	f241 1311 	movw	r3, #4369	@ 0x1111
 800cefe:	4013      	ands	r3, r2
 800cf00:	2b00      	cmp	r3, #0
 800cf02:	d10f      	bne.n	800cf24 <HAL_TIM_Base_Stop_IT+0xc0>
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	681b      	ldr	r3, [r3, #0]
 800cf08:	6a1a      	ldr	r2, [r3, #32]
 800cf0a:	f240 4344 	movw	r3, #1092	@ 0x444
 800cf0e:	4013      	ands	r3, r2
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d107      	bne.n	800cf24 <HAL_TIM_Base_Stop_IT+0xc0>
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	681a      	ldr	r2, [r3, #0]
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	681b      	ldr	r3, [r3, #0]
 800cf1e:	f022 0201 	bic.w	r2, r2, #1
 800cf22:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	2201      	movs	r2, #1
 800cf28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800cf2c:	2300      	movs	r3, #0
}
 800cf2e:	4618      	mov	r0, r3
 800cf30:	3708      	adds	r7, #8
 800cf32:	46bd      	mov	sp, r7
 800cf34:	bd80      	pop	{r7, pc}
 800cf36:	bf00      	nop
 800cf38:	40012c00 	.word	0x40012c00
 800cf3c:	40000400 	.word	0x40000400
 800cf40:	40000800 	.word	0x40000800
 800cf44:	40000c00 	.word	0x40000c00
 800cf48:	40001000 	.word	0x40001000
 800cf4c:	40001400 	.word	0x40001400
 800cf50:	40013400 	.word	0x40013400
 800cf54:	40014000 	.word	0x40014000
 800cf58:	40014400 	.word	0x40014400
 800cf5c:	40014800 	.word	0x40014800
 800cf60:	080125d8 	.word	0x080125d8

0800cf64 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800cf64:	b580      	push	{r7, lr}
 800cf66:	b082      	sub	sp, #8
 800cf68:	af00      	add	r7, sp, #0
 800cf6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	d101      	bne.n	800cf76 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800cf72:	2301      	movs	r3, #1
 800cf74:	e0e6      	b.n	800d144 <HAL_TIM_PWM_Init+0x1e0>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	681b      	ldr	r3, [r3, #0]
 800cf7a:	4a74      	ldr	r2, [pc, #464]	@ (800d14c <HAL_TIM_PWM_Init+0x1e8>)
 800cf7c:	4293      	cmp	r3, r2
 800cf7e:	d036      	beq.n	800cfee <HAL_TIM_PWM_Init+0x8a>
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cf88:	d031      	beq.n	800cfee <HAL_TIM_PWM_Init+0x8a>
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	4a70      	ldr	r2, [pc, #448]	@ (800d150 <HAL_TIM_PWM_Init+0x1ec>)
 800cf90:	4293      	cmp	r3, r2
 800cf92:	d02c      	beq.n	800cfee <HAL_TIM_PWM_Init+0x8a>
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	681b      	ldr	r3, [r3, #0]
 800cf98:	4a6e      	ldr	r2, [pc, #440]	@ (800d154 <HAL_TIM_PWM_Init+0x1f0>)
 800cf9a:	4293      	cmp	r3, r2
 800cf9c:	d027      	beq.n	800cfee <HAL_TIM_PWM_Init+0x8a>
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	4a6d      	ldr	r2, [pc, #436]	@ (800d158 <HAL_TIM_PWM_Init+0x1f4>)
 800cfa4:	4293      	cmp	r3, r2
 800cfa6:	d022      	beq.n	800cfee <HAL_TIM_PWM_Init+0x8a>
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	681b      	ldr	r3, [r3, #0]
 800cfac:	4a6b      	ldr	r2, [pc, #428]	@ (800d15c <HAL_TIM_PWM_Init+0x1f8>)
 800cfae:	4293      	cmp	r3, r2
 800cfb0:	d01d      	beq.n	800cfee <HAL_TIM_PWM_Init+0x8a>
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	681b      	ldr	r3, [r3, #0]
 800cfb6:	4a6a      	ldr	r2, [pc, #424]	@ (800d160 <HAL_TIM_PWM_Init+0x1fc>)
 800cfb8:	4293      	cmp	r3, r2
 800cfba:	d018      	beq.n	800cfee <HAL_TIM_PWM_Init+0x8a>
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	4a68      	ldr	r2, [pc, #416]	@ (800d164 <HAL_TIM_PWM_Init+0x200>)
 800cfc2:	4293      	cmp	r3, r2
 800cfc4:	d013      	beq.n	800cfee <HAL_TIM_PWM_Init+0x8a>
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	681b      	ldr	r3, [r3, #0]
 800cfca:	4a67      	ldr	r2, [pc, #412]	@ (800d168 <HAL_TIM_PWM_Init+0x204>)
 800cfcc:	4293      	cmp	r3, r2
 800cfce:	d00e      	beq.n	800cfee <HAL_TIM_PWM_Init+0x8a>
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	681b      	ldr	r3, [r3, #0]
 800cfd4:	4a65      	ldr	r2, [pc, #404]	@ (800d16c <HAL_TIM_PWM_Init+0x208>)
 800cfd6:	4293      	cmp	r3, r2
 800cfd8:	d009      	beq.n	800cfee <HAL_TIM_PWM_Init+0x8a>
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	681b      	ldr	r3, [r3, #0]
 800cfde:	4a64      	ldr	r2, [pc, #400]	@ (800d170 <HAL_TIM_PWM_Init+0x20c>)
 800cfe0:	4293      	cmp	r3, r2
 800cfe2:	d004      	beq.n	800cfee <HAL_TIM_PWM_Init+0x8a>
 800cfe4:	f240 5133 	movw	r1, #1331	@ 0x533
 800cfe8:	4862      	ldr	r0, [pc, #392]	@ (800d174 <HAL_TIM_PWM_Init+0x210>)
 800cfea:	f7fa fba3 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	689b      	ldr	r3, [r3, #8]
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d014      	beq.n	800d020 <HAL_TIM_PWM_Init+0xbc>
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	689b      	ldr	r3, [r3, #8]
 800cffa:	2b10      	cmp	r3, #16
 800cffc:	d010      	beq.n	800d020 <HAL_TIM_PWM_Init+0xbc>
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	689b      	ldr	r3, [r3, #8]
 800d002:	2b20      	cmp	r3, #32
 800d004:	d00c      	beq.n	800d020 <HAL_TIM_PWM_Init+0xbc>
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	689b      	ldr	r3, [r3, #8]
 800d00a:	2b40      	cmp	r3, #64	@ 0x40
 800d00c:	d008      	beq.n	800d020 <HAL_TIM_PWM_Init+0xbc>
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	689b      	ldr	r3, [r3, #8]
 800d012:	2b60      	cmp	r3, #96	@ 0x60
 800d014:	d004      	beq.n	800d020 <HAL_TIM_PWM_Init+0xbc>
 800d016:	f240 5134 	movw	r1, #1332	@ 0x534
 800d01a:	4856      	ldr	r0, [pc, #344]	@ (800d174 <HAL_TIM_PWM_Init+0x210>)
 800d01c:	f7fa fb8a 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	691b      	ldr	r3, [r3, #16]
 800d024:	2b00      	cmp	r3, #0
 800d026:	d00e      	beq.n	800d046 <HAL_TIM_PWM_Init+0xe2>
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	691b      	ldr	r3, [r3, #16]
 800d02c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d030:	d009      	beq.n	800d046 <HAL_TIM_PWM_Init+0xe2>
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	691b      	ldr	r3, [r3, #16]
 800d036:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d03a:	d004      	beq.n	800d046 <HAL_TIM_PWM_Init+0xe2>
 800d03c:	f240 5135 	movw	r1, #1333	@ 0x535
 800d040:	484c      	ldr	r0, [pc, #304]	@ (800d174 <HAL_TIM_PWM_Init+0x210>)
 800d042:	f7fa fb77 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	681b      	ldr	r3, [r3, #0]
 800d04a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d04e:	d004      	beq.n	800d05a <HAL_TIM_PWM_Init+0xf6>
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	681b      	ldr	r3, [r3, #0]
 800d054:	4a40      	ldr	r2, [pc, #256]	@ (800d158 <HAL_TIM_PWM_Init+0x1f4>)
 800d056:	4293      	cmp	r3, r2
 800d058:	d107      	bne.n	800d06a <HAL_TIM_PWM_Init+0x106>
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	68db      	ldr	r3, [r3, #12]
 800d05e:	2b00      	cmp	r3, #0
 800d060:	bf14      	ite	ne
 800d062:	2301      	movne	r3, #1
 800d064:	2300      	moveq	r3, #0
 800d066:	b2db      	uxtb	r3, r3
 800d068:	e00e      	b.n	800d088 <HAL_TIM_PWM_Init+0x124>
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	68db      	ldr	r3, [r3, #12]
 800d06e:	2b00      	cmp	r3, #0
 800d070:	d006      	beq.n	800d080 <HAL_TIM_PWM_Init+0x11c>
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	68db      	ldr	r3, [r3, #12]
 800d076:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d07a:	d201      	bcs.n	800d080 <HAL_TIM_PWM_Init+0x11c>
 800d07c:	2301      	movs	r3, #1
 800d07e:	e000      	b.n	800d082 <HAL_TIM_PWM_Init+0x11e>
 800d080:	2300      	movs	r3, #0
 800d082:	f003 0301 	and.w	r3, r3, #1
 800d086:	b2db      	uxtb	r3, r3
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d104      	bne.n	800d096 <HAL_TIM_PWM_Init+0x132>
 800d08c:	f240 5136 	movw	r1, #1334	@ 0x536
 800d090:	4838      	ldr	r0, [pc, #224]	@ (800d174 <HAL_TIM_PWM_Init+0x210>)
 800d092:	f7fa fb4f 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	699b      	ldr	r3, [r3, #24]
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d008      	beq.n	800d0b0 <HAL_TIM_PWM_Init+0x14c>
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	699b      	ldr	r3, [r3, #24]
 800d0a2:	2b80      	cmp	r3, #128	@ 0x80
 800d0a4:	d004      	beq.n	800d0b0 <HAL_TIM_PWM_Init+0x14c>
 800d0a6:	f240 5137 	movw	r1, #1335	@ 0x537
 800d0aa:	4832      	ldr	r0, [pc, #200]	@ (800d174 <HAL_TIM_PWM_Init+0x210>)
 800d0ac:	f7fa fb42 	bl	8007734 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d0b6:	b2db      	uxtb	r3, r3
 800d0b8:	2b00      	cmp	r3, #0
 800d0ba:	d106      	bne.n	800d0ca <HAL_TIM_PWM_Init+0x166>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	2200      	movs	r2, #0
 800d0c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800d0c4:	6878      	ldr	r0, [r7, #4]
 800d0c6:	f000 f857 	bl	800d178 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	2202      	movs	r2, #2
 800d0ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	681a      	ldr	r2, [r3, #0]
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	3304      	adds	r3, #4
 800d0da:	4619      	mov	r1, r3
 800d0dc:	4610      	mov	r0, r2
 800d0de:	f001 fd05 	bl	800eaec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	2201      	movs	r2, #1
 800d0e6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	2201      	movs	r2, #1
 800d0ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	2201      	movs	r2, #1
 800d0f6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	2201      	movs	r2, #1
 800d0fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	2201      	movs	r2, #1
 800d106:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	2201      	movs	r2, #1
 800d10e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	2201      	movs	r2, #1
 800d116:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	2201      	movs	r2, #1
 800d11e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	2201      	movs	r2, #1
 800d126:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	2201      	movs	r2, #1
 800d12e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	2201      	movs	r2, #1
 800d136:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	2201      	movs	r2, #1
 800d13e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d142:	2300      	movs	r3, #0
}
 800d144:	4618      	mov	r0, r3
 800d146:	3708      	adds	r7, #8
 800d148:	46bd      	mov	sp, r7
 800d14a:	bd80      	pop	{r7, pc}
 800d14c:	40012c00 	.word	0x40012c00
 800d150:	40000400 	.word	0x40000400
 800d154:	40000800 	.word	0x40000800
 800d158:	40000c00 	.word	0x40000c00
 800d15c:	40001000 	.word	0x40001000
 800d160:	40001400 	.word	0x40001400
 800d164:	40013400 	.word	0x40013400
 800d168:	40014000 	.word	0x40014000
 800d16c:	40014400 	.word	0x40014400
 800d170:	40014800 	.word	0x40014800
 800d174:	080125d8 	.word	0x080125d8

0800d178 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800d178:	b480      	push	{r7}
 800d17a:	b083      	sub	sp, #12
 800d17c:	af00      	add	r7, sp, #0
 800d17e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800d180:	bf00      	nop
 800d182:	370c      	adds	r7, #12
 800d184:	46bd      	mov	sp, r7
 800d186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d18a:	4770      	bx	lr

0800d18c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d18c:	b580      	push	{r7, lr}
 800d18e:	b084      	sub	sp, #16
 800d190:	af00      	add	r7, sp, #0
 800d192:	6078      	str	r0, [r7, #4]
 800d194:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	681b      	ldr	r3, [r3, #0]
 800d19a:	4a85      	ldr	r2, [pc, #532]	@ (800d3b0 <HAL_TIM_PWM_Start+0x224>)
 800d19c:	4293      	cmp	r3, r2
 800d19e:	d115      	bne.n	800d1cc <HAL_TIM_PWM_Start+0x40>
 800d1a0:	683b      	ldr	r3, [r7, #0]
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	f000 808d 	beq.w	800d2c2 <HAL_TIM_PWM_Start+0x136>
 800d1a8:	683b      	ldr	r3, [r7, #0]
 800d1aa:	2b04      	cmp	r3, #4
 800d1ac:	f000 8089 	beq.w	800d2c2 <HAL_TIM_PWM_Start+0x136>
 800d1b0:	683b      	ldr	r3, [r7, #0]
 800d1b2:	2b08      	cmp	r3, #8
 800d1b4:	f000 8085 	beq.w	800d2c2 <HAL_TIM_PWM_Start+0x136>
 800d1b8:	683b      	ldr	r3, [r7, #0]
 800d1ba:	2b0c      	cmp	r3, #12
 800d1bc:	f000 8081 	beq.w	800d2c2 <HAL_TIM_PWM_Start+0x136>
 800d1c0:	683b      	ldr	r3, [r7, #0]
 800d1c2:	2b10      	cmp	r3, #16
 800d1c4:	d07d      	beq.n	800d2c2 <HAL_TIM_PWM_Start+0x136>
 800d1c6:	683b      	ldr	r3, [r7, #0]
 800d1c8:	2b14      	cmp	r3, #20
 800d1ca:	d07a      	beq.n	800d2c2 <HAL_TIM_PWM_Start+0x136>
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	681b      	ldr	r3, [r3, #0]
 800d1d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d1d4:	d10b      	bne.n	800d1ee <HAL_TIM_PWM_Start+0x62>
 800d1d6:	683b      	ldr	r3, [r7, #0]
 800d1d8:	2b00      	cmp	r3, #0
 800d1da:	d072      	beq.n	800d2c2 <HAL_TIM_PWM_Start+0x136>
 800d1dc:	683b      	ldr	r3, [r7, #0]
 800d1de:	2b04      	cmp	r3, #4
 800d1e0:	d06f      	beq.n	800d2c2 <HAL_TIM_PWM_Start+0x136>
 800d1e2:	683b      	ldr	r3, [r7, #0]
 800d1e4:	2b08      	cmp	r3, #8
 800d1e6:	d06c      	beq.n	800d2c2 <HAL_TIM_PWM_Start+0x136>
 800d1e8:	683b      	ldr	r3, [r7, #0]
 800d1ea:	2b0c      	cmp	r3, #12
 800d1ec:	d069      	beq.n	800d2c2 <HAL_TIM_PWM_Start+0x136>
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	681b      	ldr	r3, [r3, #0]
 800d1f2:	4a70      	ldr	r2, [pc, #448]	@ (800d3b4 <HAL_TIM_PWM_Start+0x228>)
 800d1f4:	4293      	cmp	r3, r2
 800d1f6:	d10b      	bne.n	800d210 <HAL_TIM_PWM_Start+0x84>
 800d1f8:	683b      	ldr	r3, [r7, #0]
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d061      	beq.n	800d2c2 <HAL_TIM_PWM_Start+0x136>
 800d1fe:	683b      	ldr	r3, [r7, #0]
 800d200:	2b04      	cmp	r3, #4
 800d202:	d05e      	beq.n	800d2c2 <HAL_TIM_PWM_Start+0x136>
 800d204:	683b      	ldr	r3, [r7, #0]
 800d206:	2b08      	cmp	r3, #8
 800d208:	d05b      	beq.n	800d2c2 <HAL_TIM_PWM_Start+0x136>
 800d20a:	683b      	ldr	r3, [r7, #0]
 800d20c:	2b0c      	cmp	r3, #12
 800d20e:	d058      	beq.n	800d2c2 <HAL_TIM_PWM_Start+0x136>
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	4a68      	ldr	r2, [pc, #416]	@ (800d3b8 <HAL_TIM_PWM_Start+0x22c>)
 800d216:	4293      	cmp	r3, r2
 800d218:	d10b      	bne.n	800d232 <HAL_TIM_PWM_Start+0xa6>
 800d21a:	683b      	ldr	r3, [r7, #0]
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	d050      	beq.n	800d2c2 <HAL_TIM_PWM_Start+0x136>
 800d220:	683b      	ldr	r3, [r7, #0]
 800d222:	2b04      	cmp	r3, #4
 800d224:	d04d      	beq.n	800d2c2 <HAL_TIM_PWM_Start+0x136>
 800d226:	683b      	ldr	r3, [r7, #0]
 800d228:	2b08      	cmp	r3, #8
 800d22a:	d04a      	beq.n	800d2c2 <HAL_TIM_PWM_Start+0x136>
 800d22c:	683b      	ldr	r3, [r7, #0]
 800d22e:	2b0c      	cmp	r3, #12
 800d230:	d047      	beq.n	800d2c2 <HAL_TIM_PWM_Start+0x136>
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	681b      	ldr	r3, [r3, #0]
 800d236:	4a61      	ldr	r2, [pc, #388]	@ (800d3bc <HAL_TIM_PWM_Start+0x230>)
 800d238:	4293      	cmp	r3, r2
 800d23a:	d10b      	bne.n	800d254 <HAL_TIM_PWM_Start+0xc8>
 800d23c:	683b      	ldr	r3, [r7, #0]
 800d23e:	2b00      	cmp	r3, #0
 800d240:	d03f      	beq.n	800d2c2 <HAL_TIM_PWM_Start+0x136>
 800d242:	683b      	ldr	r3, [r7, #0]
 800d244:	2b04      	cmp	r3, #4
 800d246:	d03c      	beq.n	800d2c2 <HAL_TIM_PWM_Start+0x136>
 800d248:	683b      	ldr	r3, [r7, #0]
 800d24a:	2b08      	cmp	r3, #8
 800d24c:	d039      	beq.n	800d2c2 <HAL_TIM_PWM_Start+0x136>
 800d24e:	683b      	ldr	r3, [r7, #0]
 800d250:	2b0c      	cmp	r3, #12
 800d252:	d036      	beq.n	800d2c2 <HAL_TIM_PWM_Start+0x136>
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	681b      	ldr	r3, [r3, #0]
 800d258:	4a59      	ldr	r2, [pc, #356]	@ (800d3c0 <HAL_TIM_PWM_Start+0x234>)
 800d25a:	4293      	cmp	r3, r2
 800d25c:	d111      	bne.n	800d282 <HAL_TIM_PWM_Start+0xf6>
 800d25e:	683b      	ldr	r3, [r7, #0]
 800d260:	2b00      	cmp	r3, #0
 800d262:	d02e      	beq.n	800d2c2 <HAL_TIM_PWM_Start+0x136>
 800d264:	683b      	ldr	r3, [r7, #0]
 800d266:	2b04      	cmp	r3, #4
 800d268:	d02b      	beq.n	800d2c2 <HAL_TIM_PWM_Start+0x136>
 800d26a:	683b      	ldr	r3, [r7, #0]
 800d26c:	2b08      	cmp	r3, #8
 800d26e:	d028      	beq.n	800d2c2 <HAL_TIM_PWM_Start+0x136>
 800d270:	683b      	ldr	r3, [r7, #0]
 800d272:	2b0c      	cmp	r3, #12
 800d274:	d025      	beq.n	800d2c2 <HAL_TIM_PWM_Start+0x136>
 800d276:	683b      	ldr	r3, [r7, #0]
 800d278:	2b10      	cmp	r3, #16
 800d27a:	d022      	beq.n	800d2c2 <HAL_TIM_PWM_Start+0x136>
 800d27c:	683b      	ldr	r3, [r7, #0]
 800d27e:	2b14      	cmp	r3, #20
 800d280:	d01f      	beq.n	800d2c2 <HAL_TIM_PWM_Start+0x136>
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	4a4f      	ldr	r2, [pc, #316]	@ (800d3c4 <HAL_TIM_PWM_Start+0x238>)
 800d288:	4293      	cmp	r3, r2
 800d28a:	d105      	bne.n	800d298 <HAL_TIM_PWM_Start+0x10c>
 800d28c:	683b      	ldr	r3, [r7, #0]
 800d28e:	2b00      	cmp	r3, #0
 800d290:	d017      	beq.n	800d2c2 <HAL_TIM_PWM_Start+0x136>
 800d292:	683b      	ldr	r3, [r7, #0]
 800d294:	2b04      	cmp	r3, #4
 800d296:	d014      	beq.n	800d2c2 <HAL_TIM_PWM_Start+0x136>
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	681b      	ldr	r3, [r3, #0]
 800d29c:	4a4a      	ldr	r2, [pc, #296]	@ (800d3c8 <HAL_TIM_PWM_Start+0x23c>)
 800d29e:	4293      	cmp	r3, r2
 800d2a0:	d102      	bne.n	800d2a8 <HAL_TIM_PWM_Start+0x11c>
 800d2a2:	683b      	ldr	r3, [r7, #0]
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d00c      	beq.n	800d2c2 <HAL_TIM_PWM_Start+0x136>
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	681b      	ldr	r3, [r3, #0]
 800d2ac:	4a47      	ldr	r2, [pc, #284]	@ (800d3cc <HAL_TIM_PWM_Start+0x240>)
 800d2ae:	4293      	cmp	r3, r2
 800d2b0:	d102      	bne.n	800d2b8 <HAL_TIM_PWM_Start+0x12c>
 800d2b2:	683b      	ldr	r3, [r7, #0]
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d004      	beq.n	800d2c2 <HAL_TIM_PWM_Start+0x136>
 800d2b8:	f240 51bc 	movw	r1, #1468	@ 0x5bc
 800d2bc:	4844      	ldr	r0, [pc, #272]	@ (800d3d0 <HAL_TIM_PWM_Start+0x244>)
 800d2be:	f7fa fa39 	bl	8007734 <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800d2c2:	683b      	ldr	r3, [r7, #0]
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	d109      	bne.n	800d2dc <HAL_TIM_PWM_Start+0x150>
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800d2ce:	b2db      	uxtb	r3, r3
 800d2d0:	2b01      	cmp	r3, #1
 800d2d2:	bf14      	ite	ne
 800d2d4:	2301      	movne	r3, #1
 800d2d6:	2300      	moveq	r3, #0
 800d2d8:	b2db      	uxtb	r3, r3
 800d2da:	e03c      	b.n	800d356 <HAL_TIM_PWM_Start+0x1ca>
 800d2dc:	683b      	ldr	r3, [r7, #0]
 800d2de:	2b04      	cmp	r3, #4
 800d2e0:	d109      	bne.n	800d2f6 <HAL_TIM_PWM_Start+0x16a>
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800d2e8:	b2db      	uxtb	r3, r3
 800d2ea:	2b01      	cmp	r3, #1
 800d2ec:	bf14      	ite	ne
 800d2ee:	2301      	movne	r3, #1
 800d2f0:	2300      	moveq	r3, #0
 800d2f2:	b2db      	uxtb	r3, r3
 800d2f4:	e02f      	b.n	800d356 <HAL_TIM_PWM_Start+0x1ca>
 800d2f6:	683b      	ldr	r3, [r7, #0]
 800d2f8:	2b08      	cmp	r3, #8
 800d2fa:	d109      	bne.n	800d310 <HAL_TIM_PWM_Start+0x184>
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d302:	b2db      	uxtb	r3, r3
 800d304:	2b01      	cmp	r3, #1
 800d306:	bf14      	ite	ne
 800d308:	2301      	movne	r3, #1
 800d30a:	2300      	moveq	r3, #0
 800d30c:	b2db      	uxtb	r3, r3
 800d30e:	e022      	b.n	800d356 <HAL_TIM_PWM_Start+0x1ca>
 800d310:	683b      	ldr	r3, [r7, #0]
 800d312:	2b0c      	cmp	r3, #12
 800d314:	d109      	bne.n	800d32a <HAL_TIM_PWM_Start+0x19e>
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d31c:	b2db      	uxtb	r3, r3
 800d31e:	2b01      	cmp	r3, #1
 800d320:	bf14      	ite	ne
 800d322:	2301      	movne	r3, #1
 800d324:	2300      	moveq	r3, #0
 800d326:	b2db      	uxtb	r3, r3
 800d328:	e015      	b.n	800d356 <HAL_TIM_PWM_Start+0x1ca>
 800d32a:	683b      	ldr	r3, [r7, #0]
 800d32c:	2b10      	cmp	r3, #16
 800d32e:	d109      	bne.n	800d344 <HAL_TIM_PWM_Start+0x1b8>
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d336:	b2db      	uxtb	r3, r3
 800d338:	2b01      	cmp	r3, #1
 800d33a:	bf14      	ite	ne
 800d33c:	2301      	movne	r3, #1
 800d33e:	2300      	moveq	r3, #0
 800d340:	b2db      	uxtb	r3, r3
 800d342:	e008      	b.n	800d356 <HAL_TIM_PWM_Start+0x1ca>
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800d34a:	b2db      	uxtb	r3, r3
 800d34c:	2b01      	cmp	r3, #1
 800d34e:	bf14      	ite	ne
 800d350:	2301      	movne	r3, #1
 800d352:	2300      	moveq	r3, #0
 800d354:	b2db      	uxtb	r3, r3
 800d356:	2b00      	cmp	r3, #0
 800d358:	d001      	beq.n	800d35e <HAL_TIM_PWM_Start+0x1d2>
  {
    return HAL_ERROR;
 800d35a:	2301      	movs	r3, #1
 800d35c:	e0af      	b.n	800d4be <HAL_TIM_PWM_Start+0x332>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d35e:	683b      	ldr	r3, [r7, #0]
 800d360:	2b00      	cmp	r3, #0
 800d362:	d104      	bne.n	800d36e <HAL_TIM_PWM_Start+0x1e2>
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	2202      	movs	r2, #2
 800d368:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d36c:	e036      	b.n	800d3dc <HAL_TIM_PWM_Start+0x250>
 800d36e:	683b      	ldr	r3, [r7, #0]
 800d370:	2b04      	cmp	r3, #4
 800d372:	d104      	bne.n	800d37e <HAL_TIM_PWM_Start+0x1f2>
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	2202      	movs	r2, #2
 800d378:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d37c:	e02e      	b.n	800d3dc <HAL_TIM_PWM_Start+0x250>
 800d37e:	683b      	ldr	r3, [r7, #0]
 800d380:	2b08      	cmp	r3, #8
 800d382:	d104      	bne.n	800d38e <HAL_TIM_PWM_Start+0x202>
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	2202      	movs	r2, #2
 800d388:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d38c:	e026      	b.n	800d3dc <HAL_TIM_PWM_Start+0x250>
 800d38e:	683b      	ldr	r3, [r7, #0]
 800d390:	2b0c      	cmp	r3, #12
 800d392:	d104      	bne.n	800d39e <HAL_TIM_PWM_Start+0x212>
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	2202      	movs	r2, #2
 800d398:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d39c:	e01e      	b.n	800d3dc <HAL_TIM_PWM_Start+0x250>
 800d39e:	683b      	ldr	r3, [r7, #0]
 800d3a0:	2b10      	cmp	r3, #16
 800d3a2:	d117      	bne.n	800d3d4 <HAL_TIM_PWM_Start+0x248>
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	2202      	movs	r2, #2
 800d3a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d3ac:	e016      	b.n	800d3dc <HAL_TIM_PWM_Start+0x250>
 800d3ae:	bf00      	nop
 800d3b0:	40012c00 	.word	0x40012c00
 800d3b4:	40000400 	.word	0x40000400
 800d3b8:	40000800 	.word	0x40000800
 800d3bc:	40000c00 	.word	0x40000c00
 800d3c0:	40013400 	.word	0x40013400
 800d3c4:	40014000 	.word	0x40014000
 800d3c8:	40014400 	.word	0x40014400
 800d3cc:	40014800 	.word	0x40014800
 800d3d0:	080125d8 	.word	0x080125d8
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	2202      	movs	r2, #2
 800d3d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	2201      	movs	r2, #1
 800d3e2:	6839      	ldr	r1, [r7, #0]
 800d3e4:	4618      	mov	r0, r3
 800d3e6:	f002 f821 	bl	800f42c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	4a36      	ldr	r2, [pc, #216]	@ (800d4c8 <HAL_TIM_PWM_Start+0x33c>)
 800d3f0:	4293      	cmp	r3, r2
 800d3f2:	d013      	beq.n	800d41c <HAL_TIM_PWM_Start+0x290>
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	681b      	ldr	r3, [r3, #0]
 800d3f8:	4a34      	ldr	r2, [pc, #208]	@ (800d4cc <HAL_TIM_PWM_Start+0x340>)
 800d3fa:	4293      	cmp	r3, r2
 800d3fc:	d00e      	beq.n	800d41c <HAL_TIM_PWM_Start+0x290>
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	681b      	ldr	r3, [r3, #0]
 800d402:	4a33      	ldr	r2, [pc, #204]	@ (800d4d0 <HAL_TIM_PWM_Start+0x344>)
 800d404:	4293      	cmp	r3, r2
 800d406:	d009      	beq.n	800d41c <HAL_TIM_PWM_Start+0x290>
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	681b      	ldr	r3, [r3, #0]
 800d40c:	4a31      	ldr	r2, [pc, #196]	@ (800d4d4 <HAL_TIM_PWM_Start+0x348>)
 800d40e:	4293      	cmp	r3, r2
 800d410:	d004      	beq.n	800d41c <HAL_TIM_PWM_Start+0x290>
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	4a30      	ldr	r2, [pc, #192]	@ (800d4d8 <HAL_TIM_PWM_Start+0x34c>)
 800d418:	4293      	cmp	r3, r2
 800d41a:	d101      	bne.n	800d420 <HAL_TIM_PWM_Start+0x294>
 800d41c:	2301      	movs	r3, #1
 800d41e:	e000      	b.n	800d422 <HAL_TIM_PWM_Start+0x296>
 800d420:	2300      	movs	r3, #0
 800d422:	2b00      	cmp	r3, #0
 800d424:	d007      	beq.n	800d436 <HAL_TIM_PWM_Start+0x2aa>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	681b      	ldr	r3, [r3, #0]
 800d42a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800d434:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	681b      	ldr	r3, [r3, #0]
 800d43a:	4a23      	ldr	r2, [pc, #140]	@ (800d4c8 <HAL_TIM_PWM_Start+0x33c>)
 800d43c:	4293      	cmp	r3, r2
 800d43e:	d01d      	beq.n	800d47c <HAL_TIM_PWM_Start+0x2f0>
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	681b      	ldr	r3, [r3, #0]
 800d444:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d448:	d018      	beq.n	800d47c <HAL_TIM_PWM_Start+0x2f0>
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	681b      	ldr	r3, [r3, #0]
 800d44e:	4a23      	ldr	r2, [pc, #140]	@ (800d4dc <HAL_TIM_PWM_Start+0x350>)
 800d450:	4293      	cmp	r3, r2
 800d452:	d013      	beq.n	800d47c <HAL_TIM_PWM_Start+0x2f0>
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	4a21      	ldr	r2, [pc, #132]	@ (800d4e0 <HAL_TIM_PWM_Start+0x354>)
 800d45a:	4293      	cmp	r3, r2
 800d45c:	d00e      	beq.n	800d47c <HAL_TIM_PWM_Start+0x2f0>
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	681b      	ldr	r3, [r3, #0]
 800d462:	4a20      	ldr	r2, [pc, #128]	@ (800d4e4 <HAL_TIM_PWM_Start+0x358>)
 800d464:	4293      	cmp	r3, r2
 800d466:	d009      	beq.n	800d47c <HAL_TIM_PWM_Start+0x2f0>
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	681b      	ldr	r3, [r3, #0]
 800d46c:	4a17      	ldr	r2, [pc, #92]	@ (800d4cc <HAL_TIM_PWM_Start+0x340>)
 800d46e:	4293      	cmp	r3, r2
 800d470:	d004      	beq.n	800d47c <HAL_TIM_PWM_Start+0x2f0>
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	681b      	ldr	r3, [r3, #0]
 800d476:	4a16      	ldr	r2, [pc, #88]	@ (800d4d0 <HAL_TIM_PWM_Start+0x344>)
 800d478:	4293      	cmp	r3, r2
 800d47a:	d115      	bne.n	800d4a8 <HAL_TIM_PWM_Start+0x31c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	689a      	ldr	r2, [r3, #8]
 800d482:	4b19      	ldr	r3, [pc, #100]	@ (800d4e8 <HAL_TIM_PWM_Start+0x35c>)
 800d484:	4013      	ands	r3, r2
 800d486:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d488:	68fb      	ldr	r3, [r7, #12]
 800d48a:	2b06      	cmp	r3, #6
 800d48c:	d015      	beq.n	800d4ba <HAL_TIM_PWM_Start+0x32e>
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d494:	d011      	beq.n	800d4ba <HAL_TIM_PWM_Start+0x32e>
    {
      __HAL_TIM_ENABLE(htim);
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	681b      	ldr	r3, [r3, #0]
 800d49a:	681a      	ldr	r2, [r3, #0]
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	681b      	ldr	r3, [r3, #0]
 800d4a0:	f042 0201 	orr.w	r2, r2, #1
 800d4a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d4a6:	e008      	b.n	800d4ba <HAL_TIM_PWM_Start+0x32e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	681b      	ldr	r3, [r3, #0]
 800d4ac:	681a      	ldr	r2, [r3, #0]
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	f042 0201 	orr.w	r2, r2, #1
 800d4b6:	601a      	str	r2, [r3, #0]
 800d4b8:	e000      	b.n	800d4bc <HAL_TIM_PWM_Start+0x330>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d4ba:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d4bc:	2300      	movs	r3, #0
}
 800d4be:	4618      	mov	r0, r3
 800d4c0:	3710      	adds	r7, #16
 800d4c2:	46bd      	mov	sp, r7
 800d4c4:	bd80      	pop	{r7, pc}
 800d4c6:	bf00      	nop
 800d4c8:	40012c00 	.word	0x40012c00
 800d4cc:	40013400 	.word	0x40013400
 800d4d0:	40014000 	.word	0x40014000
 800d4d4:	40014400 	.word	0x40014400
 800d4d8:	40014800 	.word	0x40014800
 800d4dc:	40000400 	.word	0x40000400
 800d4e0:	40000800 	.word	0x40000800
 800d4e4:	40000c00 	.word	0x40000c00
 800d4e8:	00010007 	.word	0x00010007

0800d4ec <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d4ec:	b580      	push	{r7, lr}
 800d4ee:	b082      	sub	sp, #8
 800d4f0:	af00      	add	r7, sp, #0
 800d4f2:	6078      	str	r0, [r7, #4]
 800d4f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	4a8d      	ldr	r2, [pc, #564]	@ (800d730 <HAL_TIM_PWM_Stop+0x244>)
 800d4fc:	4293      	cmp	r3, r2
 800d4fe:	d115      	bne.n	800d52c <HAL_TIM_PWM_Stop+0x40>
 800d500:	683b      	ldr	r3, [r7, #0]
 800d502:	2b00      	cmp	r3, #0
 800d504:	f000 808d 	beq.w	800d622 <HAL_TIM_PWM_Stop+0x136>
 800d508:	683b      	ldr	r3, [r7, #0]
 800d50a:	2b04      	cmp	r3, #4
 800d50c:	f000 8089 	beq.w	800d622 <HAL_TIM_PWM_Stop+0x136>
 800d510:	683b      	ldr	r3, [r7, #0]
 800d512:	2b08      	cmp	r3, #8
 800d514:	f000 8085 	beq.w	800d622 <HAL_TIM_PWM_Stop+0x136>
 800d518:	683b      	ldr	r3, [r7, #0]
 800d51a:	2b0c      	cmp	r3, #12
 800d51c:	f000 8081 	beq.w	800d622 <HAL_TIM_PWM_Stop+0x136>
 800d520:	683b      	ldr	r3, [r7, #0]
 800d522:	2b10      	cmp	r3, #16
 800d524:	d07d      	beq.n	800d622 <HAL_TIM_PWM_Stop+0x136>
 800d526:	683b      	ldr	r3, [r7, #0]
 800d528:	2b14      	cmp	r3, #20
 800d52a:	d07a      	beq.n	800d622 <HAL_TIM_PWM_Stop+0x136>
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d534:	d10b      	bne.n	800d54e <HAL_TIM_PWM_Stop+0x62>
 800d536:	683b      	ldr	r3, [r7, #0]
 800d538:	2b00      	cmp	r3, #0
 800d53a:	d072      	beq.n	800d622 <HAL_TIM_PWM_Stop+0x136>
 800d53c:	683b      	ldr	r3, [r7, #0]
 800d53e:	2b04      	cmp	r3, #4
 800d540:	d06f      	beq.n	800d622 <HAL_TIM_PWM_Stop+0x136>
 800d542:	683b      	ldr	r3, [r7, #0]
 800d544:	2b08      	cmp	r3, #8
 800d546:	d06c      	beq.n	800d622 <HAL_TIM_PWM_Stop+0x136>
 800d548:	683b      	ldr	r3, [r7, #0]
 800d54a:	2b0c      	cmp	r3, #12
 800d54c:	d069      	beq.n	800d622 <HAL_TIM_PWM_Stop+0x136>
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	4a78      	ldr	r2, [pc, #480]	@ (800d734 <HAL_TIM_PWM_Stop+0x248>)
 800d554:	4293      	cmp	r3, r2
 800d556:	d10b      	bne.n	800d570 <HAL_TIM_PWM_Stop+0x84>
 800d558:	683b      	ldr	r3, [r7, #0]
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	d061      	beq.n	800d622 <HAL_TIM_PWM_Stop+0x136>
 800d55e:	683b      	ldr	r3, [r7, #0]
 800d560:	2b04      	cmp	r3, #4
 800d562:	d05e      	beq.n	800d622 <HAL_TIM_PWM_Stop+0x136>
 800d564:	683b      	ldr	r3, [r7, #0]
 800d566:	2b08      	cmp	r3, #8
 800d568:	d05b      	beq.n	800d622 <HAL_TIM_PWM_Stop+0x136>
 800d56a:	683b      	ldr	r3, [r7, #0]
 800d56c:	2b0c      	cmp	r3, #12
 800d56e:	d058      	beq.n	800d622 <HAL_TIM_PWM_Stop+0x136>
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	681b      	ldr	r3, [r3, #0]
 800d574:	4a70      	ldr	r2, [pc, #448]	@ (800d738 <HAL_TIM_PWM_Stop+0x24c>)
 800d576:	4293      	cmp	r3, r2
 800d578:	d10b      	bne.n	800d592 <HAL_TIM_PWM_Stop+0xa6>
 800d57a:	683b      	ldr	r3, [r7, #0]
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	d050      	beq.n	800d622 <HAL_TIM_PWM_Stop+0x136>
 800d580:	683b      	ldr	r3, [r7, #0]
 800d582:	2b04      	cmp	r3, #4
 800d584:	d04d      	beq.n	800d622 <HAL_TIM_PWM_Stop+0x136>
 800d586:	683b      	ldr	r3, [r7, #0]
 800d588:	2b08      	cmp	r3, #8
 800d58a:	d04a      	beq.n	800d622 <HAL_TIM_PWM_Stop+0x136>
 800d58c:	683b      	ldr	r3, [r7, #0]
 800d58e:	2b0c      	cmp	r3, #12
 800d590:	d047      	beq.n	800d622 <HAL_TIM_PWM_Stop+0x136>
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	681b      	ldr	r3, [r3, #0]
 800d596:	4a69      	ldr	r2, [pc, #420]	@ (800d73c <HAL_TIM_PWM_Stop+0x250>)
 800d598:	4293      	cmp	r3, r2
 800d59a:	d10b      	bne.n	800d5b4 <HAL_TIM_PWM_Stop+0xc8>
 800d59c:	683b      	ldr	r3, [r7, #0]
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d03f      	beq.n	800d622 <HAL_TIM_PWM_Stop+0x136>
 800d5a2:	683b      	ldr	r3, [r7, #0]
 800d5a4:	2b04      	cmp	r3, #4
 800d5a6:	d03c      	beq.n	800d622 <HAL_TIM_PWM_Stop+0x136>
 800d5a8:	683b      	ldr	r3, [r7, #0]
 800d5aa:	2b08      	cmp	r3, #8
 800d5ac:	d039      	beq.n	800d622 <HAL_TIM_PWM_Stop+0x136>
 800d5ae:	683b      	ldr	r3, [r7, #0]
 800d5b0:	2b0c      	cmp	r3, #12
 800d5b2:	d036      	beq.n	800d622 <HAL_TIM_PWM_Stop+0x136>
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	681b      	ldr	r3, [r3, #0]
 800d5b8:	4a61      	ldr	r2, [pc, #388]	@ (800d740 <HAL_TIM_PWM_Stop+0x254>)
 800d5ba:	4293      	cmp	r3, r2
 800d5bc:	d111      	bne.n	800d5e2 <HAL_TIM_PWM_Stop+0xf6>
 800d5be:	683b      	ldr	r3, [r7, #0]
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d02e      	beq.n	800d622 <HAL_TIM_PWM_Stop+0x136>
 800d5c4:	683b      	ldr	r3, [r7, #0]
 800d5c6:	2b04      	cmp	r3, #4
 800d5c8:	d02b      	beq.n	800d622 <HAL_TIM_PWM_Stop+0x136>
 800d5ca:	683b      	ldr	r3, [r7, #0]
 800d5cc:	2b08      	cmp	r3, #8
 800d5ce:	d028      	beq.n	800d622 <HAL_TIM_PWM_Stop+0x136>
 800d5d0:	683b      	ldr	r3, [r7, #0]
 800d5d2:	2b0c      	cmp	r3, #12
 800d5d4:	d025      	beq.n	800d622 <HAL_TIM_PWM_Stop+0x136>
 800d5d6:	683b      	ldr	r3, [r7, #0]
 800d5d8:	2b10      	cmp	r3, #16
 800d5da:	d022      	beq.n	800d622 <HAL_TIM_PWM_Stop+0x136>
 800d5dc:	683b      	ldr	r3, [r7, #0]
 800d5de:	2b14      	cmp	r3, #20
 800d5e0:	d01f      	beq.n	800d622 <HAL_TIM_PWM_Stop+0x136>
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	681b      	ldr	r3, [r3, #0]
 800d5e6:	4a57      	ldr	r2, [pc, #348]	@ (800d744 <HAL_TIM_PWM_Stop+0x258>)
 800d5e8:	4293      	cmp	r3, r2
 800d5ea:	d105      	bne.n	800d5f8 <HAL_TIM_PWM_Stop+0x10c>
 800d5ec:	683b      	ldr	r3, [r7, #0]
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	d017      	beq.n	800d622 <HAL_TIM_PWM_Stop+0x136>
 800d5f2:	683b      	ldr	r3, [r7, #0]
 800d5f4:	2b04      	cmp	r3, #4
 800d5f6:	d014      	beq.n	800d622 <HAL_TIM_PWM_Stop+0x136>
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	681b      	ldr	r3, [r3, #0]
 800d5fc:	4a52      	ldr	r2, [pc, #328]	@ (800d748 <HAL_TIM_PWM_Stop+0x25c>)
 800d5fe:	4293      	cmp	r3, r2
 800d600:	d102      	bne.n	800d608 <HAL_TIM_PWM_Stop+0x11c>
 800d602:	683b      	ldr	r3, [r7, #0]
 800d604:	2b00      	cmp	r3, #0
 800d606:	d00c      	beq.n	800d622 <HAL_TIM_PWM_Stop+0x136>
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	4a4f      	ldr	r2, [pc, #316]	@ (800d74c <HAL_TIM_PWM_Stop+0x260>)
 800d60e:	4293      	cmp	r3, r2
 800d610:	d102      	bne.n	800d618 <HAL_TIM_PWM_Stop+0x12c>
 800d612:	683b      	ldr	r3, [r7, #0]
 800d614:	2b00      	cmp	r3, #0
 800d616:	d004      	beq.n	800d622 <HAL_TIM_PWM_Stop+0x136>
 800d618:	f240 51f2 	movw	r1, #1522	@ 0x5f2
 800d61c:	484c      	ldr	r0, [pc, #304]	@ (800d750 <HAL_TIM_PWM_Stop+0x264>)
 800d61e:	f7fa f889 	bl	8007734 <assert_failed>

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	681b      	ldr	r3, [r3, #0]
 800d626:	2200      	movs	r2, #0
 800d628:	6839      	ldr	r1, [r7, #0]
 800d62a:	4618      	mov	r0, r3
 800d62c:	f001 fefe 	bl	800f42c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	4a3e      	ldr	r2, [pc, #248]	@ (800d730 <HAL_TIM_PWM_Stop+0x244>)
 800d636:	4293      	cmp	r3, r2
 800d638:	d013      	beq.n	800d662 <HAL_TIM_PWM_Stop+0x176>
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	681b      	ldr	r3, [r3, #0]
 800d63e:	4a40      	ldr	r2, [pc, #256]	@ (800d740 <HAL_TIM_PWM_Stop+0x254>)
 800d640:	4293      	cmp	r3, r2
 800d642:	d00e      	beq.n	800d662 <HAL_TIM_PWM_Stop+0x176>
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	4a3e      	ldr	r2, [pc, #248]	@ (800d744 <HAL_TIM_PWM_Stop+0x258>)
 800d64a:	4293      	cmp	r3, r2
 800d64c:	d009      	beq.n	800d662 <HAL_TIM_PWM_Stop+0x176>
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	681b      	ldr	r3, [r3, #0]
 800d652:	4a3d      	ldr	r2, [pc, #244]	@ (800d748 <HAL_TIM_PWM_Stop+0x25c>)
 800d654:	4293      	cmp	r3, r2
 800d656:	d004      	beq.n	800d662 <HAL_TIM_PWM_Stop+0x176>
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	681b      	ldr	r3, [r3, #0]
 800d65c:	4a3b      	ldr	r2, [pc, #236]	@ (800d74c <HAL_TIM_PWM_Stop+0x260>)
 800d65e:	4293      	cmp	r3, r2
 800d660:	d101      	bne.n	800d666 <HAL_TIM_PWM_Stop+0x17a>
 800d662:	2301      	movs	r3, #1
 800d664:	e000      	b.n	800d668 <HAL_TIM_PWM_Stop+0x17c>
 800d666:	2300      	movs	r3, #0
 800d668:	2b00      	cmp	r3, #0
 800d66a:	d017      	beq.n	800d69c <HAL_TIM_PWM_Stop+0x1b0>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	681b      	ldr	r3, [r3, #0]
 800d670:	6a1a      	ldr	r2, [r3, #32]
 800d672:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d676:	4013      	ands	r3, r2
 800d678:	2b00      	cmp	r3, #0
 800d67a:	d10f      	bne.n	800d69c <HAL_TIM_PWM_Stop+0x1b0>
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	681b      	ldr	r3, [r3, #0]
 800d680:	6a1a      	ldr	r2, [r3, #32]
 800d682:	f240 4344 	movw	r3, #1092	@ 0x444
 800d686:	4013      	ands	r3, r2
 800d688:	2b00      	cmp	r3, #0
 800d68a:	d107      	bne.n	800d69c <HAL_TIM_PWM_Stop+0x1b0>
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	681b      	ldr	r3, [r3, #0]
 800d696:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800d69a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	681b      	ldr	r3, [r3, #0]
 800d6a0:	6a1a      	ldr	r2, [r3, #32]
 800d6a2:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d6a6:	4013      	ands	r3, r2
 800d6a8:	2b00      	cmp	r3, #0
 800d6aa:	d10f      	bne.n	800d6cc <HAL_TIM_PWM_Stop+0x1e0>
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	681b      	ldr	r3, [r3, #0]
 800d6b0:	6a1a      	ldr	r2, [r3, #32]
 800d6b2:	f240 4344 	movw	r3, #1092	@ 0x444
 800d6b6:	4013      	ands	r3, r2
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d107      	bne.n	800d6cc <HAL_TIM_PWM_Stop+0x1e0>
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	681a      	ldr	r2, [r3, #0]
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	681b      	ldr	r3, [r3, #0]
 800d6c6:	f022 0201 	bic.w	r2, r2, #1
 800d6ca:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800d6cc:	683b      	ldr	r3, [r7, #0]
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	d104      	bne.n	800d6dc <HAL_TIM_PWM_Stop+0x1f0>
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	2201      	movs	r2, #1
 800d6d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d6da:	e023      	b.n	800d724 <HAL_TIM_PWM_Stop+0x238>
 800d6dc:	683b      	ldr	r3, [r7, #0]
 800d6de:	2b04      	cmp	r3, #4
 800d6e0:	d104      	bne.n	800d6ec <HAL_TIM_PWM_Stop+0x200>
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	2201      	movs	r2, #1
 800d6e6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d6ea:	e01b      	b.n	800d724 <HAL_TIM_PWM_Stop+0x238>
 800d6ec:	683b      	ldr	r3, [r7, #0]
 800d6ee:	2b08      	cmp	r3, #8
 800d6f0:	d104      	bne.n	800d6fc <HAL_TIM_PWM_Stop+0x210>
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	2201      	movs	r2, #1
 800d6f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d6fa:	e013      	b.n	800d724 <HAL_TIM_PWM_Stop+0x238>
 800d6fc:	683b      	ldr	r3, [r7, #0]
 800d6fe:	2b0c      	cmp	r3, #12
 800d700:	d104      	bne.n	800d70c <HAL_TIM_PWM_Stop+0x220>
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	2201      	movs	r2, #1
 800d706:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d70a:	e00b      	b.n	800d724 <HAL_TIM_PWM_Stop+0x238>
 800d70c:	683b      	ldr	r3, [r7, #0]
 800d70e:	2b10      	cmp	r3, #16
 800d710:	d104      	bne.n	800d71c <HAL_TIM_PWM_Stop+0x230>
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	2201      	movs	r2, #1
 800d716:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d71a:	e003      	b.n	800d724 <HAL_TIM_PWM_Stop+0x238>
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	2201      	movs	r2, #1
 800d720:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800d724:	2300      	movs	r3, #0
}
 800d726:	4618      	mov	r0, r3
 800d728:	3708      	adds	r7, #8
 800d72a:	46bd      	mov	sp, r7
 800d72c:	bd80      	pop	{r7, pc}
 800d72e:	bf00      	nop
 800d730:	40012c00 	.word	0x40012c00
 800d734:	40000400 	.word	0x40000400
 800d738:	40000800 	.word	0x40000800
 800d73c:	40000c00 	.word	0x40000c00
 800d740:	40013400 	.word	0x40013400
 800d744:	40014000 	.word	0x40014000
 800d748:	40014400 	.word	0x40014400
 800d74c:	40014800 	.word	0x40014800
 800d750:	080125d8 	.word	0x080125d8

0800d754 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800d754:	b580      	push	{r7, lr}
 800d756:	b086      	sub	sp, #24
 800d758:	af00      	add	r7, sp, #0
 800d75a:	6078      	str	r0, [r7, #4]
 800d75c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	2b00      	cmp	r3, #0
 800d762:	d101      	bne.n	800d768 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800d764:	2301      	movs	r3, #1
 800d766:	e1b0      	b.n	800daca <HAL_TIM_Encoder_Init+0x376>
  }

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	681b      	ldr	r3, [r3, #0]
 800d76c:	4a7f      	ldr	r2, [pc, #508]	@ (800d96c <HAL_TIM_Encoder_Init+0x218>)
 800d76e:	4293      	cmp	r3, r2
 800d770:	d01d      	beq.n	800d7ae <HAL_TIM_Encoder_Init+0x5a>
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	681b      	ldr	r3, [r3, #0]
 800d776:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d77a:	d018      	beq.n	800d7ae <HAL_TIM_Encoder_Init+0x5a>
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	681b      	ldr	r3, [r3, #0]
 800d780:	4a7b      	ldr	r2, [pc, #492]	@ (800d970 <HAL_TIM_Encoder_Init+0x21c>)
 800d782:	4293      	cmp	r3, r2
 800d784:	d013      	beq.n	800d7ae <HAL_TIM_Encoder_Init+0x5a>
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	681b      	ldr	r3, [r3, #0]
 800d78a:	4a7a      	ldr	r2, [pc, #488]	@ (800d974 <HAL_TIM_Encoder_Init+0x220>)
 800d78c:	4293      	cmp	r3, r2
 800d78e:	d00e      	beq.n	800d7ae <HAL_TIM_Encoder_Init+0x5a>
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	681b      	ldr	r3, [r3, #0]
 800d794:	4a78      	ldr	r2, [pc, #480]	@ (800d978 <HAL_TIM_Encoder_Init+0x224>)
 800d796:	4293      	cmp	r3, r2
 800d798:	d009      	beq.n	800d7ae <HAL_TIM_Encoder_Init+0x5a>
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	681b      	ldr	r3, [r3, #0]
 800d79e:	4a77      	ldr	r2, [pc, #476]	@ (800d97c <HAL_TIM_Encoder_Init+0x228>)
 800d7a0:	4293      	cmp	r3, r2
 800d7a2:	d004      	beq.n	800d7ae <HAL_TIM_Encoder_Init+0x5a>
 800d7a4:	f640 31e3 	movw	r1, #3043	@ 0xbe3
 800d7a8:	4875      	ldr	r0, [pc, #468]	@ (800d980 <HAL_TIM_Encoder_Init+0x22c>)
 800d7aa:	f7f9 ffc3 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	689b      	ldr	r3, [r3, #8]
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	d014      	beq.n	800d7e0 <HAL_TIM_Encoder_Init+0x8c>
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	689b      	ldr	r3, [r3, #8]
 800d7ba:	2b10      	cmp	r3, #16
 800d7bc:	d010      	beq.n	800d7e0 <HAL_TIM_Encoder_Init+0x8c>
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	689b      	ldr	r3, [r3, #8]
 800d7c2:	2b20      	cmp	r3, #32
 800d7c4:	d00c      	beq.n	800d7e0 <HAL_TIM_Encoder_Init+0x8c>
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	689b      	ldr	r3, [r3, #8]
 800d7ca:	2b40      	cmp	r3, #64	@ 0x40
 800d7cc:	d008      	beq.n	800d7e0 <HAL_TIM_Encoder_Init+0x8c>
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	689b      	ldr	r3, [r3, #8]
 800d7d2:	2b60      	cmp	r3, #96	@ 0x60
 800d7d4:	d004      	beq.n	800d7e0 <HAL_TIM_Encoder_Init+0x8c>
 800d7d6:	f640 31e4 	movw	r1, #3044	@ 0xbe4
 800d7da:	4869      	ldr	r0, [pc, #420]	@ (800d980 <HAL_TIM_Encoder_Init+0x22c>)
 800d7dc:	f7f9 ffaa 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	691b      	ldr	r3, [r3, #16]
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d00e      	beq.n	800d806 <HAL_TIM_Encoder_Init+0xb2>
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	691b      	ldr	r3, [r3, #16]
 800d7ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d7f0:	d009      	beq.n	800d806 <HAL_TIM_Encoder_Init+0xb2>
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	691b      	ldr	r3, [r3, #16]
 800d7f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d7fa:	d004      	beq.n	800d806 <HAL_TIM_Encoder_Init+0xb2>
 800d7fc:	f640 31e5 	movw	r1, #3045	@ 0xbe5
 800d800:	485f      	ldr	r0, [pc, #380]	@ (800d980 <HAL_TIM_Encoder_Init+0x22c>)
 800d802:	f7f9 ff97 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	699b      	ldr	r3, [r3, #24]
 800d80a:	2b00      	cmp	r3, #0
 800d80c:	d008      	beq.n	800d820 <HAL_TIM_Encoder_Init+0xcc>
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	699b      	ldr	r3, [r3, #24]
 800d812:	2b80      	cmp	r3, #128	@ 0x80
 800d814:	d004      	beq.n	800d820 <HAL_TIM_Encoder_Init+0xcc>
 800d816:	f640 31e6 	movw	r1, #3046	@ 0xbe6
 800d81a:	4859      	ldr	r0, [pc, #356]	@ (800d980 <HAL_TIM_Encoder_Init+0x22c>)
 800d81c:	f7f9 ff8a 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
 800d820:	683b      	ldr	r3, [r7, #0]
 800d822:	681b      	ldr	r3, [r3, #0]
 800d824:	2b01      	cmp	r3, #1
 800d826:	d00c      	beq.n	800d842 <HAL_TIM_Encoder_Init+0xee>
 800d828:	683b      	ldr	r3, [r7, #0]
 800d82a:	681b      	ldr	r3, [r3, #0]
 800d82c:	2b02      	cmp	r3, #2
 800d82e:	d008      	beq.n	800d842 <HAL_TIM_Encoder_Init+0xee>
 800d830:	683b      	ldr	r3, [r7, #0]
 800d832:	681b      	ldr	r3, [r3, #0]
 800d834:	2b03      	cmp	r3, #3
 800d836:	d004      	beq.n	800d842 <HAL_TIM_Encoder_Init+0xee>
 800d838:	f640 31e7 	movw	r1, #3047	@ 0xbe7
 800d83c:	4850      	ldr	r0, [pc, #320]	@ (800d980 <HAL_TIM_Encoder_Init+0x22c>)
 800d83e:	f7f9 ff79 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
 800d842:	683b      	ldr	r3, [r7, #0]
 800d844:	689b      	ldr	r3, [r3, #8]
 800d846:	2b01      	cmp	r3, #1
 800d848:	d00c      	beq.n	800d864 <HAL_TIM_Encoder_Init+0x110>
 800d84a:	683b      	ldr	r3, [r7, #0]
 800d84c:	689b      	ldr	r3, [r3, #8]
 800d84e:	2b02      	cmp	r3, #2
 800d850:	d008      	beq.n	800d864 <HAL_TIM_Encoder_Init+0x110>
 800d852:	683b      	ldr	r3, [r7, #0]
 800d854:	689b      	ldr	r3, [r3, #8]
 800d856:	2b03      	cmp	r3, #3
 800d858:	d004      	beq.n	800d864 <HAL_TIM_Encoder_Init+0x110>
 800d85a:	f640 31e8 	movw	r1, #3048	@ 0xbe8
 800d85e:	4848      	ldr	r0, [pc, #288]	@ (800d980 <HAL_TIM_Encoder_Init+0x22c>)
 800d860:	f7f9 ff68 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
 800d864:	683b      	ldr	r3, [r7, #0]
 800d866:	699b      	ldr	r3, [r3, #24]
 800d868:	2b01      	cmp	r3, #1
 800d86a:	d00c      	beq.n	800d886 <HAL_TIM_Encoder_Init+0x132>
 800d86c:	683b      	ldr	r3, [r7, #0]
 800d86e:	699b      	ldr	r3, [r3, #24]
 800d870:	2b02      	cmp	r3, #2
 800d872:	d008      	beq.n	800d886 <HAL_TIM_Encoder_Init+0x132>
 800d874:	683b      	ldr	r3, [r7, #0]
 800d876:	699b      	ldr	r3, [r3, #24]
 800d878:	2b03      	cmp	r3, #3
 800d87a:	d004      	beq.n	800d886 <HAL_TIM_Encoder_Init+0x132>
 800d87c:	f640 31e9 	movw	r1, #3049	@ 0xbe9
 800d880:	483f      	ldr	r0, [pc, #252]	@ (800d980 <HAL_TIM_Encoder_Init+0x22c>)
 800d882:	f7f9 ff57 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity));
 800d886:	683b      	ldr	r3, [r7, #0]
 800d888:	685b      	ldr	r3, [r3, #4]
 800d88a:	2b00      	cmp	r3, #0
 800d88c:	d008      	beq.n	800d8a0 <HAL_TIM_Encoder_Init+0x14c>
 800d88e:	683b      	ldr	r3, [r7, #0]
 800d890:	685b      	ldr	r3, [r3, #4]
 800d892:	2b02      	cmp	r3, #2
 800d894:	d004      	beq.n	800d8a0 <HAL_TIM_Encoder_Init+0x14c>
 800d896:	f640 31ea 	movw	r1, #3050	@ 0xbea
 800d89a:	4839      	ldr	r0, [pc, #228]	@ (800d980 <HAL_TIM_Encoder_Init+0x22c>)
 800d89c:	f7f9 ff4a 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity));
 800d8a0:	683b      	ldr	r3, [r7, #0]
 800d8a2:	695b      	ldr	r3, [r3, #20]
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	d008      	beq.n	800d8ba <HAL_TIM_Encoder_Init+0x166>
 800d8a8:	683b      	ldr	r3, [r7, #0]
 800d8aa:	695b      	ldr	r3, [r3, #20]
 800d8ac:	2b02      	cmp	r3, #2
 800d8ae:	d004      	beq.n	800d8ba <HAL_TIM_Encoder_Init+0x166>
 800d8b0:	f640 31eb 	movw	r1, #3051	@ 0xbeb
 800d8b4:	4832      	ldr	r0, [pc, #200]	@ (800d980 <HAL_TIM_Encoder_Init+0x22c>)
 800d8b6:	f7f9 ff3d 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
 800d8ba:	683b      	ldr	r3, [r7, #0]
 800d8bc:	68db      	ldr	r3, [r3, #12]
 800d8be:	2b00      	cmp	r3, #0
 800d8c0:	d010      	beq.n	800d8e4 <HAL_TIM_Encoder_Init+0x190>
 800d8c2:	683b      	ldr	r3, [r7, #0]
 800d8c4:	68db      	ldr	r3, [r3, #12]
 800d8c6:	2b04      	cmp	r3, #4
 800d8c8:	d00c      	beq.n	800d8e4 <HAL_TIM_Encoder_Init+0x190>
 800d8ca:	683b      	ldr	r3, [r7, #0]
 800d8cc:	68db      	ldr	r3, [r3, #12]
 800d8ce:	2b08      	cmp	r3, #8
 800d8d0:	d008      	beq.n	800d8e4 <HAL_TIM_Encoder_Init+0x190>
 800d8d2:	683b      	ldr	r3, [r7, #0]
 800d8d4:	68db      	ldr	r3, [r3, #12]
 800d8d6:	2b0c      	cmp	r3, #12
 800d8d8:	d004      	beq.n	800d8e4 <HAL_TIM_Encoder_Init+0x190>
 800d8da:	f640 31ec 	movw	r1, #3052	@ 0xbec
 800d8de:	4828      	ldr	r0, [pc, #160]	@ (800d980 <HAL_TIM_Encoder_Init+0x22c>)
 800d8e0:	f7f9 ff28 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
 800d8e4:	683b      	ldr	r3, [r7, #0]
 800d8e6:	69db      	ldr	r3, [r3, #28]
 800d8e8:	2b00      	cmp	r3, #0
 800d8ea:	d010      	beq.n	800d90e <HAL_TIM_Encoder_Init+0x1ba>
 800d8ec:	683b      	ldr	r3, [r7, #0]
 800d8ee:	69db      	ldr	r3, [r3, #28]
 800d8f0:	2b04      	cmp	r3, #4
 800d8f2:	d00c      	beq.n	800d90e <HAL_TIM_Encoder_Init+0x1ba>
 800d8f4:	683b      	ldr	r3, [r7, #0]
 800d8f6:	69db      	ldr	r3, [r3, #28]
 800d8f8:	2b08      	cmp	r3, #8
 800d8fa:	d008      	beq.n	800d90e <HAL_TIM_Encoder_Init+0x1ba>
 800d8fc:	683b      	ldr	r3, [r7, #0]
 800d8fe:	69db      	ldr	r3, [r3, #28]
 800d900:	2b0c      	cmp	r3, #12
 800d902:	d004      	beq.n	800d90e <HAL_TIM_Encoder_Init+0x1ba>
 800d904:	f640 31ed 	movw	r1, #3053	@ 0xbed
 800d908:	481d      	ldr	r0, [pc, #116]	@ (800d980 <HAL_TIM_Encoder_Init+0x22c>)
 800d90a:	f7f9 ff13 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
 800d90e:	683b      	ldr	r3, [r7, #0]
 800d910:	691b      	ldr	r3, [r3, #16]
 800d912:	2b0f      	cmp	r3, #15
 800d914:	d904      	bls.n	800d920 <HAL_TIM_Encoder_Init+0x1cc>
 800d916:	f640 31ee 	movw	r1, #3054	@ 0xbee
 800d91a:	4819      	ldr	r0, [pc, #100]	@ (800d980 <HAL_TIM_Encoder_Init+0x22c>)
 800d91c:	f7f9 ff0a 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
 800d920:	683b      	ldr	r3, [r7, #0]
 800d922:	6a1b      	ldr	r3, [r3, #32]
 800d924:	2b0f      	cmp	r3, #15
 800d926:	d904      	bls.n	800d932 <HAL_TIM_Encoder_Init+0x1de>
 800d928:	f640 31ef 	movw	r1, #3055	@ 0xbef
 800d92c:	4814      	ldr	r0, [pc, #80]	@ (800d980 <HAL_TIM_Encoder_Init+0x22c>)
 800d92e:	f7f9 ff01 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	681b      	ldr	r3, [r3, #0]
 800d936:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d93a:	d004      	beq.n	800d946 <HAL_TIM_Encoder_Init+0x1f2>
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	681b      	ldr	r3, [r3, #0]
 800d940:	4a0d      	ldr	r2, [pc, #52]	@ (800d978 <HAL_TIM_Encoder_Init+0x224>)
 800d942:	4293      	cmp	r3, r2
 800d944:	d107      	bne.n	800d956 <HAL_TIM_Encoder_Init+0x202>
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	68db      	ldr	r3, [r3, #12]
 800d94a:	2b00      	cmp	r3, #0
 800d94c:	bf14      	ite	ne
 800d94e:	2301      	movne	r3, #1
 800d950:	2300      	moveq	r3, #0
 800d952:	b2db      	uxtb	r3, r3
 800d954:	e01a      	b.n	800d98c <HAL_TIM_Encoder_Init+0x238>
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	68db      	ldr	r3, [r3, #12]
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d012      	beq.n	800d984 <HAL_TIM_Encoder_Init+0x230>
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	68db      	ldr	r3, [r3, #12]
 800d962:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d966:	d20d      	bcs.n	800d984 <HAL_TIM_Encoder_Init+0x230>
 800d968:	2301      	movs	r3, #1
 800d96a:	e00c      	b.n	800d986 <HAL_TIM_Encoder_Init+0x232>
 800d96c:	40012c00 	.word	0x40012c00
 800d970:	40000400 	.word	0x40000400
 800d974:	40000800 	.word	0x40000800
 800d978:	40000c00 	.word	0x40000c00
 800d97c:	40013400 	.word	0x40013400
 800d980:	080125d8 	.word	0x080125d8
 800d984:	2300      	movs	r3, #0
 800d986:	f003 0301 	and.w	r3, r3, #1
 800d98a:	b2db      	uxtb	r3, r3
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d104      	bne.n	800d99a <HAL_TIM_Encoder_Init+0x246>
 800d990:	f44f 613f 	mov.w	r1, #3056	@ 0xbf0
 800d994:	484f      	ldr	r0, [pc, #316]	@ (800dad4 <HAL_TIM_Encoder_Init+0x380>)
 800d996:	f7f9 fecd 	bl	8007734 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d9a0:	b2db      	uxtb	r3, r3
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d106      	bne.n	800d9b4 <HAL_TIM_Encoder_Init+0x260>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	2200      	movs	r2, #0
 800d9aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800d9ae:	6878      	ldr	r0, [r7, #4]
 800d9b0:	f7fa faaa 	bl	8007f08 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	2202      	movs	r2, #2
 800d9b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	681b      	ldr	r3, [r3, #0]
 800d9c0:	689b      	ldr	r3, [r3, #8]
 800d9c2:	687a      	ldr	r2, [r7, #4]
 800d9c4:	6812      	ldr	r2, [r2, #0]
 800d9c6:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800d9ca:	f023 0307 	bic.w	r3, r3, #7
 800d9ce:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	681a      	ldr	r2, [r3, #0]
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	3304      	adds	r3, #4
 800d9d8:	4619      	mov	r1, r3
 800d9da:	4610      	mov	r0, r2
 800d9dc:	f001 f886 	bl	800eaec <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	681b      	ldr	r3, [r3, #0]
 800d9e4:	689b      	ldr	r3, [r3, #8]
 800d9e6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	681b      	ldr	r3, [r3, #0]
 800d9ec:	699b      	ldr	r3, [r3, #24]
 800d9ee:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	681b      	ldr	r3, [r3, #0]
 800d9f4:	6a1b      	ldr	r3, [r3, #32]
 800d9f6:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800d9f8:	683b      	ldr	r3, [r7, #0]
 800d9fa:	681b      	ldr	r3, [r3, #0]
 800d9fc:	697a      	ldr	r2, [r7, #20]
 800d9fe:	4313      	orrs	r3, r2
 800da00:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800da02:	693b      	ldr	r3, [r7, #16]
 800da04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800da08:	f023 0303 	bic.w	r3, r3, #3
 800da0c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800da0e:	683b      	ldr	r3, [r7, #0]
 800da10:	689a      	ldr	r2, [r3, #8]
 800da12:	683b      	ldr	r3, [r7, #0]
 800da14:	699b      	ldr	r3, [r3, #24]
 800da16:	021b      	lsls	r3, r3, #8
 800da18:	4313      	orrs	r3, r2
 800da1a:	693a      	ldr	r2, [r7, #16]
 800da1c:	4313      	orrs	r3, r2
 800da1e:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800da20:	693b      	ldr	r3, [r7, #16]
 800da22:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800da26:	f023 030c 	bic.w	r3, r3, #12
 800da2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800da2c:	693b      	ldr	r3, [r7, #16]
 800da2e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800da32:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800da36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800da38:	683b      	ldr	r3, [r7, #0]
 800da3a:	68da      	ldr	r2, [r3, #12]
 800da3c:	683b      	ldr	r3, [r7, #0]
 800da3e:	69db      	ldr	r3, [r3, #28]
 800da40:	021b      	lsls	r3, r3, #8
 800da42:	4313      	orrs	r3, r2
 800da44:	693a      	ldr	r2, [r7, #16]
 800da46:	4313      	orrs	r3, r2
 800da48:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800da4a:	683b      	ldr	r3, [r7, #0]
 800da4c:	691b      	ldr	r3, [r3, #16]
 800da4e:	011a      	lsls	r2, r3, #4
 800da50:	683b      	ldr	r3, [r7, #0]
 800da52:	6a1b      	ldr	r3, [r3, #32]
 800da54:	031b      	lsls	r3, r3, #12
 800da56:	4313      	orrs	r3, r2
 800da58:	693a      	ldr	r2, [r7, #16]
 800da5a:	4313      	orrs	r3, r2
 800da5c:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800da5e:	68fb      	ldr	r3, [r7, #12]
 800da60:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800da64:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800da66:	68fb      	ldr	r3, [r7, #12]
 800da68:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800da6c:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800da6e:	683b      	ldr	r3, [r7, #0]
 800da70:	685a      	ldr	r2, [r3, #4]
 800da72:	683b      	ldr	r3, [r7, #0]
 800da74:	695b      	ldr	r3, [r3, #20]
 800da76:	011b      	lsls	r3, r3, #4
 800da78:	4313      	orrs	r3, r2
 800da7a:	68fa      	ldr	r2, [r7, #12]
 800da7c:	4313      	orrs	r3, r2
 800da7e:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	681b      	ldr	r3, [r3, #0]
 800da84:	697a      	ldr	r2, [r7, #20]
 800da86:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	681b      	ldr	r3, [r3, #0]
 800da8c:	693a      	ldr	r2, [r7, #16]
 800da8e:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	681b      	ldr	r3, [r3, #0]
 800da94:	68fa      	ldr	r2, [r7, #12]
 800da96:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	2201      	movs	r2, #1
 800da9c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	2201      	movs	r2, #1
 800daa4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	2201      	movs	r2, #1
 800daac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	2201      	movs	r2, #1
 800dab4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	2201      	movs	r2, #1
 800dabc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	2201      	movs	r2, #1
 800dac4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800dac8:	2300      	movs	r3, #0
}
 800daca:	4618      	mov	r0, r3
 800dacc:	3718      	adds	r7, #24
 800dace:	46bd      	mov	sp, r7
 800dad0:	bd80      	pop	{r7, pc}
 800dad2:	bf00      	nop
 800dad4:	080125d8 	.word	0x080125d8

0800dad8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800dad8:	b580      	push	{r7, lr}
 800dada:	b084      	sub	sp, #16
 800dadc:	af00      	add	r7, sp, #0
 800dade:	6078      	str	r0, [r7, #4]
 800dae0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800dae8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800daf0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800daf8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800db00:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	681b      	ldr	r3, [r3, #0]
 800db06:	4a4d      	ldr	r2, [pc, #308]	@ (800dc3c <HAL_TIM_Encoder_Start+0x164>)
 800db08:	4293      	cmp	r3, r2
 800db0a:	d01d      	beq.n	800db48 <HAL_TIM_Encoder_Start+0x70>
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800db14:	d018      	beq.n	800db48 <HAL_TIM_Encoder_Start+0x70>
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	681b      	ldr	r3, [r3, #0]
 800db1a:	4a49      	ldr	r2, [pc, #292]	@ (800dc40 <HAL_TIM_Encoder_Start+0x168>)
 800db1c:	4293      	cmp	r3, r2
 800db1e:	d013      	beq.n	800db48 <HAL_TIM_Encoder_Start+0x70>
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	681b      	ldr	r3, [r3, #0]
 800db24:	4a47      	ldr	r2, [pc, #284]	@ (800dc44 <HAL_TIM_Encoder_Start+0x16c>)
 800db26:	4293      	cmp	r3, r2
 800db28:	d00e      	beq.n	800db48 <HAL_TIM_Encoder_Start+0x70>
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	681b      	ldr	r3, [r3, #0]
 800db2e:	4a46      	ldr	r2, [pc, #280]	@ (800dc48 <HAL_TIM_Encoder_Start+0x170>)
 800db30:	4293      	cmp	r3, r2
 800db32:	d009      	beq.n	800db48 <HAL_TIM_Encoder_Start+0x70>
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	681b      	ldr	r3, [r3, #0]
 800db38:	4a44      	ldr	r2, [pc, #272]	@ (800dc4c <HAL_TIM_Encoder_Start+0x174>)
 800db3a:	4293      	cmp	r3, r2
 800db3c:	d004      	beq.n	800db48 <HAL_TIM_Encoder_Start+0x70>
 800db3e:	f640 41a1 	movw	r1, #3233	@ 0xca1
 800db42:	4843      	ldr	r0, [pc, #268]	@ (800dc50 <HAL_TIM_Encoder_Start+0x178>)
 800db44:	f7f9 fdf6 	bl	8007734 <assert_failed>

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800db48:	683b      	ldr	r3, [r7, #0]
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d110      	bne.n	800db70 <HAL_TIM_Encoder_Start+0x98>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800db4e:	7bfb      	ldrb	r3, [r7, #15]
 800db50:	2b01      	cmp	r3, #1
 800db52:	d102      	bne.n	800db5a <HAL_TIM_Encoder_Start+0x82>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800db54:	7b7b      	ldrb	r3, [r7, #13]
 800db56:	2b01      	cmp	r3, #1
 800db58:	d001      	beq.n	800db5e <HAL_TIM_Encoder_Start+0x86>
    {
      return HAL_ERROR;
 800db5a:	2301      	movs	r3, #1
 800db5c:	e069      	b.n	800dc32 <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	2202      	movs	r2, #2
 800db62:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	2202      	movs	r2, #2
 800db6a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800db6e:	e031      	b.n	800dbd4 <HAL_TIM_Encoder_Start+0xfc>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800db70:	683b      	ldr	r3, [r7, #0]
 800db72:	2b04      	cmp	r3, #4
 800db74:	d110      	bne.n	800db98 <HAL_TIM_Encoder_Start+0xc0>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800db76:	7bbb      	ldrb	r3, [r7, #14]
 800db78:	2b01      	cmp	r3, #1
 800db7a:	d102      	bne.n	800db82 <HAL_TIM_Encoder_Start+0xaa>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800db7c:	7b3b      	ldrb	r3, [r7, #12]
 800db7e:	2b01      	cmp	r3, #1
 800db80:	d001      	beq.n	800db86 <HAL_TIM_Encoder_Start+0xae>
    {
      return HAL_ERROR;
 800db82:	2301      	movs	r3, #1
 800db84:	e055      	b.n	800dc32 <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	2202      	movs	r2, #2
 800db8a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	2202      	movs	r2, #2
 800db92:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800db96:	e01d      	b.n	800dbd4 <HAL_TIM_Encoder_Start+0xfc>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800db98:	7bfb      	ldrb	r3, [r7, #15]
 800db9a:	2b01      	cmp	r3, #1
 800db9c:	d108      	bne.n	800dbb0 <HAL_TIM_Encoder_Start+0xd8>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800db9e:	7bbb      	ldrb	r3, [r7, #14]
 800dba0:	2b01      	cmp	r3, #1
 800dba2:	d105      	bne.n	800dbb0 <HAL_TIM_Encoder_Start+0xd8>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800dba4:	7b7b      	ldrb	r3, [r7, #13]
 800dba6:	2b01      	cmp	r3, #1
 800dba8:	d102      	bne.n	800dbb0 <HAL_TIM_Encoder_Start+0xd8>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800dbaa:	7b3b      	ldrb	r3, [r7, #12]
 800dbac:	2b01      	cmp	r3, #1
 800dbae:	d001      	beq.n	800dbb4 <HAL_TIM_Encoder_Start+0xdc>
    {
      return HAL_ERROR;
 800dbb0:	2301      	movs	r3, #1
 800dbb2:	e03e      	b.n	800dc32 <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	2202      	movs	r2, #2
 800dbb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	2202      	movs	r2, #2
 800dbc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	2202      	movs	r2, #2
 800dbc8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	2202      	movs	r2, #2
 800dbd0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800dbd4:	683b      	ldr	r3, [r7, #0]
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d003      	beq.n	800dbe2 <HAL_TIM_Encoder_Start+0x10a>
 800dbda:	683b      	ldr	r3, [r7, #0]
 800dbdc:	2b04      	cmp	r3, #4
 800dbde:	d008      	beq.n	800dbf2 <HAL_TIM_Encoder_Start+0x11a>
 800dbe0:	e00f      	b.n	800dc02 <HAL_TIM_Encoder_Start+0x12a>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	681b      	ldr	r3, [r3, #0]
 800dbe6:	2201      	movs	r2, #1
 800dbe8:	2100      	movs	r1, #0
 800dbea:	4618      	mov	r0, r3
 800dbec:	f001 fc1e 	bl	800f42c <TIM_CCxChannelCmd>
      break;
 800dbf0:	e016      	b.n	800dc20 <HAL_TIM_Encoder_Start+0x148>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	681b      	ldr	r3, [r3, #0]
 800dbf6:	2201      	movs	r2, #1
 800dbf8:	2104      	movs	r1, #4
 800dbfa:	4618      	mov	r0, r3
 800dbfc:	f001 fc16 	bl	800f42c <TIM_CCxChannelCmd>
      break;
 800dc00:	e00e      	b.n	800dc20 <HAL_TIM_Encoder_Start+0x148>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	681b      	ldr	r3, [r3, #0]
 800dc06:	2201      	movs	r2, #1
 800dc08:	2100      	movs	r1, #0
 800dc0a:	4618      	mov	r0, r3
 800dc0c:	f001 fc0e 	bl	800f42c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	681b      	ldr	r3, [r3, #0]
 800dc14:	2201      	movs	r2, #1
 800dc16:	2104      	movs	r1, #4
 800dc18:	4618      	mov	r0, r3
 800dc1a:	f001 fc07 	bl	800f42c <TIM_CCxChannelCmd>
      break;
 800dc1e:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	681b      	ldr	r3, [r3, #0]
 800dc24:	681a      	ldr	r2, [r3, #0]
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	f042 0201 	orr.w	r2, r2, #1
 800dc2e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800dc30:	2300      	movs	r3, #0
}
 800dc32:	4618      	mov	r0, r3
 800dc34:	3710      	adds	r7, #16
 800dc36:	46bd      	mov	sp, r7
 800dc38:	bd80      	pop	{r7, pc}
 800dc3a:	bf00      	nop
 800dc3c:	40012c00 	.word	0x40012c00
 800dc40:	40000400 	.word	0x40000400
 800dc44:	40000800 	.word	0x40000800
 800dc48:	40000c00 	.word	0x40000c00
 800dc4c:	40013400 	.word	0x40013400
 800dc50:	080125d8 	.word	0x080125d8

0800dc54 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800dc54:	b580      	push	{r7, lr}
 800dc56:	b084      	sub	sp, #16
 800dc58:	af00      	add	r7, sp, #0
 800dc5a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	68db      	ldr	r3, [r3, #12]
 800dc62:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	681b      	ldr	r3, [r3, #0]
 800dc68:	691b      	ldr	r3, [r3, #16]
 800dc6a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800dc6c:	68bb      	ldr	r3, [r7, #8]
 800dc6e:	f003 0302 	and.w	r3, r3, #2
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d020      	beq.n	800dcb8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800dc76:	68fb      	ldr	r3, [r7, #12]
 800dc78:	f003 0302 	and.w	r3, r3, #2
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	d01b      	beq.n	800dcb8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	f06f 0202 	mvn.w	r2, #2
 800dc88:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	2201      	movs	r2, #1
 800dc8e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	681b      	ldr	r3, [r3, #0]
 800dc94:	699b      	ldr	r3, [r3, #24]
 800dc96:	f003 0303 	and.w	r3, r3, #3
 800dc9a:	2b00      	cmp	r3, #0
 800dc9c:	d003      	beq.n	800dca6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800dc9e:	6878      	ldr	r0, [r7, #4]
 800dca0:	f000 ff06 	bl	800eab0 <HAL_TIM_IC_CaptureCallback>
 800dca4:	e005      	b.n	800dcb2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800dca6:	6878      	ldr	r0, [r7, #4]
 800dca8:	f000 fef8 	bl	800ea9c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dcac:	6878      	ldr	r0, [r7, #4]
 800dcae:	f000 ff09 	bl	800eac4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	2200      	movs	r2, #0
 800dcb6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800dcb8:	68bb      	ldr	r3, [r7, #8]
 800dcba:	f003 0304 	and.w	r3, r3, #4
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	d020      	beq.n	800dd04 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800dcc2:	68fb      	ldr	r3, [r7, #12]
 800dcc4:	f003 0304 	and.w	r3, r3, #4
 800dcc8:	2b00      	cmp	r3, #0
 800dcca:	d01b      	beq.n	800dd04 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	681b      	ldr	r3, [r3, #0]
 800dcd0:	f06f 0204 	mvn.w	r2, #4
 800dcd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	2202      	movs	r2, #2
 800dcda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	681b      	ldr	r3, [r3, #0]
 800dce0:	699b      	ldr	r3, [r3, #24]
 800dce2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800dce6:	2b00      	cmp	r3, #0
 800dce8:	d003      	beq.n	800dcf2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dcea:	6878      	ldr	r0, [r7, #4]
 800dcec:	f000 fee0 	bl	800eab0 <HAL_TIM_IC_CaptureCallback>
 800dcf0:	e005      	b.n	800dcfe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dcf2:	6878      	ldr	r0, [r7, #4]
 800dcf4:	f000 fed2 	bl	800ea9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dcf8:	6878      	ldr	r0, [r7, #4]
 800dcfa:	f000 fee3 	bl	800eac4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	2200      	movs	r2, #0
 800dd02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800dd04:	68bb      	ldr	r3, [r7, #8]
 800dd06:	f003 0308 	and.w	r3, r3, #8
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	d020      	beq.n	800dd50 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800dd0e:	68fb      	ldr	r3, [r7, #12]
 800dd10:	f003 0308 	and.w	r3, r3, #8
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	d01b      	beq.n	800dd50 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	681b      	ldr	r3, [r3, #0]
 800dd1c:	f06f 0208 	mvn.w	r2, #8
 800dd20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	2204      	movs	r2, #4
 800dd26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	681b      	ldr	r3, [r3, #0]
 800dd2c:	69db      	ldr	r3, [r3, #28]
 800dd2e:	f003 0303 	and.w	r3, r3, #3
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d003      	beq.n	800dd3e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dd36:	6878      	ldr	r0, [r7, #4]
 800dd38:	f000 feba 	bl	800eab0 <HAL_TIM_IC_CaptureCallback>
 800dd3c:	e005      	b.n	800dd4a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dd3e:	6878      	ldr	r0, [r7, #4]
 800dd40:	f000 feac 	bl	800ea9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dd44:	6878      	ldr	r0, [r7, #4]
 800dd46:	f000 febd 	bl	800eac4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	2200      	movs	r2, #0
 800dd4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800dd50:	68bb      	ldr	r3, [r7, #8]
 800dd52:	f003 0310 	and.w	r3, r3, #16
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	d020      	beq.n	800dd9c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800dd5a:	68fb      	ldr	r3, [r7, #12]
 800dd5c:	f003 0310 	and.w	r3, r3, #16
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	d01b      	beq.n	800dd9c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	681b      	ldr	r3, [r3, #0]
 800dd68:	f06f 0210 	mvn.w	r2, #16
 800dd6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	2208      	movs	r2, #8
 800dd72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	681b      	ldr	r3, [r3, #0]
 800dd78:	69db      	ldr	r3, [r3, #28]
 800dd7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	d003      	beq.n	800dd8a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dd82:	6878      	ldr	r0, [r7, #4]
 800dd84:	f000 fe94 	bl	800eab0 <HAL_TIM_IC_CaptureCallback>
 800dd88:	e005      	b.n	800dd96 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dd8a:	6878      	ldr	r0, [r7, #4]
 800dd8c:	f000 fe86 	bl	800ea9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dd90:	6878      	ldr	r0, [r7, #4]
 800dd92:	f000 fe97 	bl	800eac4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	2200      	movs	r2, #0
 800dd9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800dd9c:	68bb      	ldr	r3, [r7, #8]
 800dd9e:	f003 0301 	and.w	r3, r3, #1
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d00c      	beq.n	800ddc0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800dda6:	68fb      	ldr	r3, [r7, #12]
 800dda8:	f003 0301 	and.w	r3, r3, #1
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	d007      	beq.n	800ddc0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	f06f 0201 	mvn.w	r2, #1
 800ddb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ddba:	6878      	ldr	r0, [r7, #4]
 800ddbc:	f7f8 fd4c 	bl	8006858 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ddc0:	68bb      	ldr	r3, [r7, #8]
 800ddc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d104      	bne.n	800ddd4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800ddca:	68bb      	ldr	r3, [r7, #8]
 800ddcc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	d00c      	beq.n	800ddee <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ddd4:	68fb      	ldr	r3, [r7, #12]
 800ddd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ddda:	2b00      	cmp	r3, #0
 800dddc:	d007      	beq.n	800ddee <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	681b      	ldr	r3, [r3, #0]
 800dde2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800dde6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800dde8:	6878      	ldr	r0, [r7, #4]
 800ddea:	f001 fe2f 	bl	800fa4c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800ddee:	68bb      	ldr	r3, [r7, #8]
 800ddf0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ddf4:	2b00      	cmp	r3, #0
 800ddf6:	d00c      	beq.n	800de12 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ddf8:	68fb      	ldr	r3, [r7, #12]
 800ddfa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	d007      	beq.n	800de12 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	681b      	ldr	r3, [r3, #0]
 800de06:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800de0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800de0c:	6878      	ldr	r0, [r7, #4]
 800de0e:	f001 fe27 	bl	800fa60 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800de12:	68bb      	ldr	r3, [r7, #8]
 800de14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800de18:	2b00      	cmp	r3, #0
 800de1a:	d00c      	beq.n	800de36 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800de1c:	68fb      	ldr	r3, [r7, #12]
 800de1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800de22:	2b00      	cmp	r3, #0
 800de24:	d007      	beq.n	800de36 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	681b      	ldr	r3, [r3, #0]
 800de2a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800de2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800de30:	6878      	ldr	r0, [r7, #4]
 800de32:	f000 fe51 	bl	800ead8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800de36:	68bb      	ldr	r3, [r7, #8]
 800de38:	f003 0320 	and.w	r3, r3, #32
 800de3c:	2b00      	cmp	r3, #0
 800de3e:	d00c      	beq.n	800de5a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800de40:	68fb      	ldr	r3, [r7, #12]
 800de42:	f003 0320 	and.w	r3, r3, #32
 800de46:	2b00      	cmp	r3, #0
 800de48:	d007      	beq.n	800de5a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	681b      	ldr	r3, [r3, #0]
 800de4e:	f06f 0220 	mvn.w	r2, #32
 800de52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800de54:	6878      	ldr	r0, [r7, #4]
 800de56:	f001 fdef 	bl	800fa38 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800de5a:	bf00      	nop
 800de5c:	3710      	adds	r7, #16
 800de5e:	46bd      	mov	sp, r7
 800de60:	bd80      	pop	{r7, pc}
	...

0800de64 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800de64:	b580      	push	{r7, lr}
 800de66:	b086      	sub	sp, #24
 800de68:	af00      	add	r7, sp, #0
 800de6a:	60f8      	str	r0, [r7, #12]
 800de6c:	60b9      	str	r1, [r7, #8]
 800de6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800de70:	2300      	movs	r3, #0
 800de72:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	2b00      	cmp	r3, #0
 800de78:	d016      	beq.n	800dea8 <HAL_TIM_PWM_ConfigChannel+0x44>
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	2b04      	cmp	r3, #4
 800de7e:	d013      	beq.n	800dea8 <HAL_TIM_PWM_ConfigChannel+0x44>
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	2b08      	cmp	r3, #8
 800de84:	d010      	beq.n	800dea8 <HAL_TIM_PWM_ConfigChannel+0x44>
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	2b0c      	cmp	r3, #12
 800de8a:	d00d      	beq.n	800dea8 <HAL_TIM_PWM_ConfigChannel+0x44>
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	2b10      	cmp	r3, #16
 800de90:	d00a      	beq.n	800dea8 <HAL_TIM_PWM_ConfigChannel+0x44>
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	2b14      	cmp	r3, #20
 800de96:	d007      	beq.n	800dea8 <HAL_TIM_PWM_ConfigChannel+0x44>
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	2b3c      	cmp	r3, #60	@ 0x3c
 800de9c:	d004      	beq.n	800dea8 <HAL_TIM_PWM_ConfigChannel+0x44>
 800de9e:	f241 01b3 	movw	r1, #4275	@ 0x10b3
 800dea2:	488b      	ldr	r0, [pc, #556]	@ (800e0d0 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800dea4:	f7f9 fc46 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 800dea8:	68bb      	ldr	r3, [r7, #8]
 800deaa:	681b      	ldr	r3, [r3, #0]
 800deac:	2b60      	cmp	r3, #96	@ 0x60
 800deae:	d01c      	beq.n	800deea <HAL_TIM_PWM_ConfigChannel+0x86>
 800deb0:	68bb      	ldr	r3, [r7, #8]
 800deb2:	681b      	ldr	r3, [r3, #0]
 800deb4:	2b70      	cmp	r3, #112	@ 0x70
 800deb6:	d018      	beq.n	800deea <HAL_TIM_PWM_ConfigChannel+0x86>
 800deb8:	68bb      	ldr	r3, [r7, #8]
 800deba:	681b      	ldr	r3, [r3, #0]
 800debc:	4a85      	ldr	r2, [pc, #532]	@ (800e0d4 <HAL_TIM_PWM_ConfigChannel+0x270>)
 800debe:	4293      	cmp	r3, r2
 800dec0:	d013      	beq.n	800deea <HAL_TIM_PWM_ConfigChannel+0x86>
 800dec2:	68bb      	ldr	r3, [r7, #8]
 800dec4:	681b      	ldr	r3, [r3, #0]
 800dec6:	4a84      	ldr	r2, [pc, #528]	@ (800e0d8 <HAL_TIM_PWM_ConfigChannel+0x274>)
 800dec8:	4293      	cmp	r3, r2
 800deca:	d00e      	beq.n	800deea <HAL_TIM_PWM_ConfigChannel+0x86>
 800decc:	68bb      	ldr	r3, [r7, #8]
 800dece:	681b      	ldr	r3, [r3, #0]
 800ded0:	4a82      	ldr	r2, [pc, #520]	@ (800e0dc <HAL_TIM_PWM_ConfigChannel+0x278>)
 800ded2:	4293      	cmp	r3, r2
 800ded4:	d009      	beq.n	800deea <HAL_TIM_PWM_ConfigChannel+0x86>
 800ded6:	68bb      	ldr	r3, [r7, #8]
 800ded8:	681b      	ldr	r3, [r3, #0]
 800deda:	4a81      	ldr	r2, [pc, #516]	@ (800e0e0 <HAL_TIM_PWM_ConfigChannel+0x27c>)
 800dedc:	4293      	cmp	r3, r2
 800dede:	d004      	beq.n	800deea <HAL_TIM_PWM_ConfigChannel+0x86>
 800dee0:	f241 01b4 	movw	r1, #4276	@ 0x10b4
 800dee4:	487a      	ldr	r0, [pc, #488]	@ (800e0d0 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800dee6:	f7f9 fc25 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800deea:	68bb      	ldr	r3, [r7, #8]
 800deec:	689b      	ldr	r3, [r3, #8]
 800deee:	2b00      	cmp	r3, #0
 800def0:	d008      	beq.n	800df04 <HAL_TIM_PWM_ConfigChannel+0xa0>
 800def2:	68bb      	ldr	r3, [r7, #8]
 800def4:	689b      	ldr	r3, [r3, #8]
 800def6:	2b02      	cmp	r3, #2
 800def8:	d004      	beq.n	800df04 <HAL_TIM_PWM_ConfigChannel+0xa0>
 800defa:	f241 01b5 	movw	r1, #4277	@ 0x10b5
 800defe:	4874      	ldr	r0, [pc, #464]	@ (800e0d0 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800df00:	f7f9 fc18 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 800df04:	68bb      	ldr	r3, [r7, #8]
 800df06:	691b      	ldr	r3, [r3, #16]
 800df08:	2b00      	cmp	r3, #0
 800df0a:	d008      	beq.n	800df1e <HAL_TIM_PWM_ConfigChannel+0xba>
 800df0c:	68bb      	ldr	r3, [r7, #8]
 800df0e:	691b      	ldr	r3, [r3, #16]
 800df10:	2b04      	cmp	r3, #4
 800df12:	d004      	beq.n	800df1e <HAL_TIM_PWM_ConfigChannel+0xba>
 800df14:	f241 01b6 	movw	r1, #4278	@ 0x10b6
 800df18:	486d      	ldr	r0, [pc, #436]	@ (800e0d0 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800df1a:	f7f9 fc0b 	bl	8007734 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 800df1e:	68fb      	ldr	r3, [r7, #12]
 800df20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800df24:	2b01      	cmp	r3, #1
 800df26:	d101      	bne.n	800df2c <HAL_TIM_PWM_ConfigChannel+0xc8>
 800df28:	2302      	movs	r3, #2
 800df2a:	e1d9      	b.n	800e2e0 <HAL_TIM_PWM_ConfigChannel+0x47c>
 800df2c:	68fb      	ldr	r3, [r7, #12]
 800df2e:	2201      	movs	r2, #1
 800df30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	2b14      	cmp	r3, #20
 800df38:	f200 81ca 	bhi.w	800e2d0 <HAL_TIM_PWM_ConfigChannel+0x46c>
 800df3c:	a201      	add	r2, pc, #4	@ (adr r2, 800df44 <HAL_TIM_PWM_ConfigChannel+0xe0>)
 800df3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df42:	bf00      	nop
 800df44:	0800df99 	.word	0x0800df99
 800df48:	0800e2d1 	.word	0x0800e2d1
 800df4c:	0800e2d1 	.word	0x0800e2d1
 800df50:	0800e2d1 	.word	0x0800e2d1
 800df54:	0800e03d 	.word	0x0800e03d
 800df58:	0800e2d1 	.word	0x0800e2d1
 800df5c:	0800e2d1 	.word	0x0800e2d1
 800df60:	0800e2d1 	.word	0x0800e2d1
 800df64:	0800e105 	.word	0x0800e105
 800df68:	0800e2d1 	.word	0x0800e2d1
 800df6c:	0800e2d1 	.word	0x0800e2d1
 800df70:	0800e2d1 	.word	0x0800e2d1
 800df74:	0800e18b 	.word	0x0800e18b
 800df78:	0800e2d1 	.word	0x0800e2d1
 800df7c:	0800e2d1 	.word	0x0800e2d1
 800df80:	0800e2d1 	.word	0x0800e2d1
 800df84:	0800e213 	.word	0x0800e213
 800df88:	0800e2d1 	.word	0x0800e2d1
 800df8c:	0800e2d1 	.word	0x0800e2d1
 800df90:	0800e2d1 	.word	0x0800e2d1
 800df94:	0800e271 	.word	0x0800e271
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800df98:	68fb      	ldr	r3, [r7, #12]
 800df9a:	681b      	ldr	r3, [r3, #0]
 800df9c:	4a51      	ldr	r2, [pc, #324]	@ (800e0e4 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800df9e:	4293      	cmp	r3, r2
 800dfa0:	d02c      	beq.n	800dffc <HAL_TIM_PWM_ConfigChannel+0x198>
 800dfa2:	68fb      	ldr	r3, [r7, #12]
 800dfa4:	681b      	ldr	r3, [r3, #0]
 800dfa6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dfaa:	d027      	beq.n	800dffc <HAL_TIM_PWM_ConfigChannel+0x198>
 800dfac:	68fb      	ldr	r3, [r7, #12]
 800dfae:	681b      	ldr	r3, [r3, #0]
 800dfb0:	4a4d      	ldr	r2, [pc, #308]	@ (800e0e8 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800dfb2:	4293      	cmp	r3, r2
 800dfb4:	d022      	beq.n	800dffc <HAL_TIM_PWM_ConfigChannel+0x198>
 800dfb6:	68fb      	ldr	r3, [r7, #12]
 800dfb8:	681b      	ldr	r3, [r3, #0]
 800dfba:	4a4c      	ldr	r2, [pc, #304]	@ (800e0ec <HAL_TIM_PWM_ConfigChannel+0x288>)
 800dfbc:	4293      	cmp	r3, r2
 800dfbe:	d01d      	beq.n	800dffc <HAL_TIM_PWM_ConfigChannel+0x198>
 800dfc0:	68fb      	ldr	r3, [r7, #12]
 800dfc2:	681b      	ldr	r3, [r3, #0]
 800dfc4:	4a4a      	ldr	r2, [pc, #296]	@ (800e0f0 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 800dfc6:	4293      	cmp	r3, r2
 800dfc8:	d018      	beq.n	800dffc <HAL_TIM_PWM_ConfigChannel+0x198>
 800dfca:	68fb      	ldr	r3, [r7, #12]
 800dfcc:	681b      	ldr	r3, [r3, #0]
 800dfce:	4a49      	ldr	r2, [pc, #292]	@ (800e0f4 <HAL_TIM_PWM_ConfigChannel+0x290>)
 800dfd0:	4293      	cmp	r3, r2
 800dfd2:	d013      	beq.n	800dffc <HAL_TIM_PWM_ConfigChannel+0x198>
 800dfd4:	68fb      	ldr	r3, [r7, #12]
 800dfd6:	681b      	ldr	r3, [r3, #0]
 800dfd8:	4a47      	ldr	r2, [pc, #284]	@ (800e0f8 <HAL_TIM_PWM_ConfigChannel+0x294>)
 800dfda:	4293      	cmp	r3, r2
 800dfdc:	d00e      	beq.n	800dffc <HAL_TIM_PWM_ConfigChannel+0x198>
 800dfde:	68fb      	ldr	r3, [r7, #12]
 800dfe0:	681b      	ldr	r3, [r3, #0]
 800dfe2:	4a46      	ldr	r2, [pc, #280]	@ (800e0fc <HAL_TIM_PWM_ConfigChannel+0x298>)
 800dfe4:	4293      	cmp	r3, r2
 800dfe6:	d009      	beq.n	800dffc <HAL_TIM_PWM_ConfigChannel+0x198>
 800dfe8:	68fb      	ldr	r3, [r7, #12]
 800dfea:	681b      	ldr	r3, [r3, #0]
 800dfec:	4a44      	ldr	r2, [pc, #272]	@ (800e100 <HAL_TIM_PWM_ConfigChannel+0x29c>)
 800dfee:	4293      	cmp	r3, r2
 800dff0:	d004      	beq.n	800dffc <HAL_TIM_PWM_ConfigChannel+0x198>
 800dff2:	f44f 5186 	mov.w	r1, #4288	@ 0x10c0
 800dff6:	4836      	ldr	r0, [pc, #216]	@ (800e0d0 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800dff8:	f7f9 fb9c 	bl	8007734 <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800dffc:	68fb      	ldr	r3, [r7, #12]
 800dffe:	681b      	ldr	r3, [r3, #0]
 800e000:	68b9      	ldr	r1, [r7, #8]
 800e002:	4618      	mov	r0, r3
 800e004:	f000 fe18 	bl	800ec38 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800e008:	68fb      	ldr	r3, [r7, #12]
 800e00a:	681b      	ldr	r3, [r3, #0]
 800e00c:	699a      	ldr	r2, [r3, #24]
 800e00e:	68fb      	ldr	r3, [r7, #12]
 800e010:	681b      	ldr	r3, [r3, #0]
 800e012:	f042 0208 	orr.w	r2, r2, #8
 800e016:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800e018:	68fb      	ldr	r3, [r7, #12]
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	699a      	ldr	r2, [r3, #24]
 800e01e:	68fb      	ldr	r3, [r7, #12]
 800e020:	681b      	ldr	r3, [r3, #0]
 800e022:	f022 0204 	bic.w	r2, r2, #4
 800e026:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800e028:	68fb      	ldr	r3, [r7, #12]
 800e02a:	681b      	ldr	r3, [r3, #0]
 800e02c:	6999      	ldr	r1, [r3, #24]
 800e02e:	68bb      	ldr	r3, [r7, #8]
 800e030:	691a      	ldr	r2, [r3, #16]
 800e032:	68fb      	ldr	r3, [r7, #12]
 800e034:	681b      	ldr	r3, [r3, #0]
 800e036:	430a      	orrs	r2, r1
 800e038:	619a      	str	r2, [r3, #24]
      break;
 800e03a:	e14c      	b.n	800e2d6 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800e03c:	68fb      	ldr	r3, [r7, #12]
 800e03e:	681b      	ldr	r3, [r3, #0]
 800e040:	4a28      	ldr	r2, [pc, #160]	@ (800e0e4 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800e042:	4293      	cmp	r3, r2
 800e044:	d022      	beq.n	800e08c <HAL_TIM_PWM_ConfigChannel+0x228>
 800e046:	68fb      	ldr	r3, [r7, #12]
 800e048:	681b      	ldr	r3, [r3, #0]
 800e04a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e04e:	d01d      	beq.n	800e08c <HAL_TIM_PWM_ConfigChannel+0x228>
 800e050:	68fb      	ldr	r3, [r7, #12]
 800e052:	681b      	ldr	r3, [r3, #0]
 800e054:	4a24      	ldr	r2, [pc, #144]	@ (800e0e8 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800e056:	4293      	cmp	r3, r2
 800e058:	d018      	beq.n	800e08c <HAL_TIM_PWM_ConfigChannel+0x228>
 800e05a:	68fb      	ldr	r3, [r7, #12]
 800e05c:	681b      	ldr	r3, [r3, #0]
 800e05e:	4a23      	ldr	r2, [pc, #140]	@ (800e0ec <HAL_TIM_PWM_ConfigChannel+0x288>)
 800e060:	4293      	cmp	r3, r2
 800e062:	d013      	beq.n	800e08c <HAL_TIM_PWM_ConfigChannel+0x228>
 800e064:	68fb      	ldr	r3, [r7, #12]
 800e066:	681b      	ldr	r3, [r3, #0]
 800e068:	4a21      	ldr	r2, [pc, #132]	@ (800e0f0 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 800e06a:	4293      	cmp	r3, r2
 800e06c:	d00e      	beq.n	800e08c <HAL_TIM_PWM_ConfigChannel+0x228>
 800e06e:	68fb      	ldr	r3, [r7, #12]
 800e070:	681b      	ldr	r3, [r3, #0]
 800e072:	4a20      	ldr	r2, [pc, #128]	@ (800e0f4 <HAL_TIM_PWM_ConfigChannel+0x290>)
 800e074:	4293      	cmp	r3, r2
 800e076:	d009      	beq.n	800e08c <HAL_TIM_PWM_ConfigChannel+0x228>
 800e078:	68fb      	ldr	r3, [r7, #12]
 800e07a:	681b      	ldr	r3, [r3, #0]
 800e07c:	4a1e      	ldr	r2, [pc, #120]	@ (800e0f8 <HAL_TIM_PWM_ConfigChannel+0x294>)
 800e07e:	4293      	cmp	r3, r2
 800e080:	d004      	beq.n	800e08c <HAL_TIM_PWM_ConfigChannel+0x228>
 800e082:	f241 01d1 	movw	r1, #4305	@ 0x10d1
 800e086:	4812      	ldr	r0, [pc, #72]	@ (800e0d0 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800e088:	f7f9 fb54 	bl	8007734 <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800e08c:	68fb      	ldr	r3, [r7, #12]
 800e08e:	681b      	ldr	r3, [r3, #0]
 800e090:	68b9      	ldr	r1, [r7, #8]
 800e092:	4618      	mov	r0, r3
 800e094:	f000 fe8a 	bl	800edac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800e098:	68fb      	ldr	r3, [r7, #12]
 800e09a:	681b      	ldr	r3, [r3, #0]
 800e09c:	699a      	ldr	r2, [r3, #24]
 800e09e:	68fb      	ldr	r3, [r7, #12]
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e0a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	681b      	ldr	r3, [r3, #0]
 800e0ac:	699a      	ldr	r2, [r3, #24]
 800e0ae:	68fb      	ldr	r3, [r7, #12]
 800e0b0:	681b      	ldr	r3, [r3, #0]
 800e0b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e0b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800e0b8:	68fb      	ldr	r3, [r7, #12]
 800e0ba:	681b      	ldr	r3, [r3, #0]
 800e0bc:	6999      	ldr	r1, [r3, #24]
 800e0be:	68bb      	ldr	r3, [r7, #8]
 800e0c0:	691b      	ldr	r3, [r3, #16]
 800e0c2:	021a      	lsls	r2, r3, #8
 800e0c4:	68fb      	ldr	r3, [r7, #12]
 800e0c6:	681b      	ldr	r3, [r3, #0]
 800e0c8:	430a      	orrs	r2, r1
 800e0ca:	619a      	str	r2, [r3, #24]
      break;
 800e0cc:	e103      	b.n	800e2d6 <HAL_TIM_PWM_ConfigChannel+0x472>
 800e0ce:	bf00      	nop
 800e0d0:	080125d8 	.word	0x080125d8
 800e0d4:	00010040 	.word	0x00010040
 800e0d8:	00010050 	.word	0x00010050
 800e0dc:	00010060 	.word	0x00010060
 800e0e0:	00010070 	.word	0x00010070
 800e0e4:	40012c00 	.word	0x40012c00
 800e0e8:	40000400 	.word	0x40000400
 800e0ec:	40000800 	.word	0x40000800
 800e0f0:	40000c00 	.word	0x40000c00
 800e0f4:	40013400 	.word	0x40013400
 800e0f8:	40014000 	.word	0x40014000
 800e0fc:	40014400 	.word	0x40014400
 800e100:	40014800 	.word	0x40014800
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800e104:	68fb      	ldr	r3, [r7, #12]
 800e106:	681b      	ldr	r3, [r3, #0]
 800e108:	4a77      	ldr	r2, [pc, #476]	@ (800e2e8 <HAL_TIM_PWM_ConfigChannel+0x484>)
 800e10a:	4293      	cmp	r3, r2
 800e10c:	d01d      	beq.n	800e14a <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800e10e:	68fb      	ldr	r3, [r7, #12]
 800e110:	681b      	ldr	r3, [r3, #0]
 800e112:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e116:	d018      	beq.n	800e14a <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800e118:	68fb      	ldr	r3, [r7, #12]
 800e11a:	681b      	ldr	r3, [r3, #0]
 800e11c:	4a73      	ldr	r2, [pc, #460]	@ (800e2ec <HAL_TIM_PWM_ConfigChannel+0x488>)
 800e11e:	4293      	cmp	r3, r2
 800e120:	d013      	beq.n	800e14a <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800e122:	68fb      	ldr	r3, [r7, #12]
 800e124:	681b      	ldr	r3, [r3, #0]
 800e126:	4a72      	ldr	r2, [pc, #456]	@ (800e2f0 <HAL_TIM_PWM_ConfigChannel+0x48c>)
 800e128:	4293      	cmp	r3, r2
 800e12a:	d00e      	beq.n	800e14a <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800e12c:	68fb      	ldr	r3, [r7, #12]
 800e12e:	681b      	ldr	r3, [r3, #0]
 800e130:	4a70      	ldr	r2, [pc, #448]	@ (800e2f4 <HAL_TIM_PWM_ConfigChannel+0x490>)
 800e132:	4293      	cmp	r3, r2
 800e134:	d009      	beq.n	800e14a <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800e136:	68fb      	ldr	r3, [r7, #12]
 800e138:	681b      	ldr	r3, [r3, #0]
 800e13a:	4a6f      	ldr	r2, [pc, #444]	@ (800e2f8 <HAL_TIM_PWM_ConfigChannel+0x494>)
 800e13c:	4293      	cmp	r3, r2
 800e13e:	d004      	beq.n	800e14a <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800e140:	f241 01e2 	movw	r1, #4322	@ 0x10e2
 800e144:	486d      	ldr	r0, [pc, #436]	@ (800e2fc <HAL_TIM_PWM_ConfigChannel+0x498>)
 800e146:	f7f9 faf5 	bl	8007734 <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800e14a:	68fb      	ldr	r3, [r7, #12]
 800e14c:	681b      	ldr	r3, [r3, #0]
 800e14e:	68b9      	ldr	r1, [r7, #8]
 800e150:	4618      	mov	r0, r3
 800e152:	f000 fedd 	bl	800ef10 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800e156:	68fb      	ldr	r3, [r7, #12]
 800e158:	681b      	ldr	r3, [r3, #0]
 800e15a:	69da      	ldr	r2, [r3, #28]
 800e15c:	68fb      	ldr	r3, [r7, #12]
 800e15e:	681b      	ldr	r3, [r3, #0]
 800e160:	f042 0208 	orr.w	r2, r2, #8
 800e164:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	681b      	ldr	r3, [r3, #0]
 800e16a:	69da      	ldr	r2, [r3, #28]
 800e16c:	68fb      	ldr	r3, [r7, #12]
 800e16e:	681b      	ldr	r3, [r3, #0]
 800e170:	f022 0204 	bic.w	r2, r2, #4
 800e174:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800e176:	68fb      	ldr	r3, [r7, #12]
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	69d9      	ldr	r1, [r3, #28]
 800e17c:	68bb      	ldr	r3, [r7, #8]
 800e17e:	691a      	ldr	r2, [r3, #16]
 800e180:	68fb      	ldr	r3, [r7, #12]
 800e182:	681b      	ldr	r3, [r3, #0]
 800e184:	430a      	orrs	r2, r1
 800e186:	61da      	str	r2, [r3, #28]
      break;
 800e188:	e0a5      	b.n	800e2d6 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800e18a:	68fb      	ldr	r3, [r7, #12]
 800e18c:	681b      	ldr	r3, [r3, #0]
 800e18e:	4a56      	ldr	r2, [pc, #344]	@ (800e2e8 <HAL_TIM_PWM_ConfigChannel+0x484>)
 800e190:	4293      	cmp	r3, r2
 800e192:	d01d      	beq.n	800e1d0 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800e194:	68fb      	ldr	r3, [r7, #12]
 800e196:	681b      	ldr	r3, [r3, #0]
 800e198:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e19c:	d018      	beq.n	800e1d0 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800e19e:	68fb      	ldr	r3, [r7, #12]
 800e1a0:	681b      	ldr	r3, [r3, #0]
 800e1a2:	4a52      	ldr	r2, [pc, #328]	@ (800e2ec <HAL_TIM_PWM_ConfigChannel+0x488>)
 800e1a4:	4293      	cmp	r3, r2
 800e1a6:	d013      	beq.n	800e1d0 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800e1a8:	68fb      	ldr	r3, [r7, #12]
 800e1aa:	681b      	ldr	r3, [r3, #0]
 800e1ac:	4a50      	ldr	r2, [pc, #320]	@ (800e2f0 <HAL_TIM_PWM_ConfigChannel+0x48c>)
 800e1ae:	4293      	cmp	r3, r2
 800e1b0:	d00e      	beq.n	800e1d0 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800e1b2:	68fb      	ldr	r3, [r7, #12]
 800e1b4:	681b      	ldr	r3, [r3, #0]
 800e1b6:	4a4f      	ldr	r2, [pc, #316]	@ (800e2f4 <HAL_TIM_PWM_ConfigChannel+0x490>)
 800e1b8:	4293      	cmp	r3, r2
 800e1ba:	d009      	beq.n	800e1d0 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800e1bc:	68fb      	ldr	r3, [r7, #12]
 800e1be:	681b      	ldr	r3, [r3, #0]
 800e1c0:	4a4d      	ldr	r2, [pc, #308]	@ (800e2f8 <HAL_TIM_PWM_ConfigChannel+0x494>)
 800e1c2:	4293      	cmp	r3, r2
 800e1c4:	d004      	beq.n	800e1d0 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800e1c6:	f241 01f3 	movw	r1, #4339	@ 0x10f3
 800e1ca:	484c      	ldr	r0, [pc, #304]	@ (800e2fc <HAL_TIM_PWM_ConfigChannel+0x498>)
 800e1cc:	f7f9 fab2 	bl	8007734 <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800e1d0:	68fb      	ldr	r3, [r7, #12]
 800e1d2:	681b      	ldr	r3, [r3, #0]
 800e1d4:	68b9      	ldr	r1, [r7, #8]
 800e1d6:	4618      	mov	r0, r3
 800e1d8:	f000 ff4c 	bl	800f074 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800e1dc:	68fb      	ldr	r3, [r7, #12]
 800e1de:	681b      	ldr	r3, [r3, #0]
 800e1e0:	69da      	ldr	r2, [r3, #28]
 800e1e2:	68fb      	ldr	r3, [r7, #12]
 800e1e4:	681b      	ldr	r3, [r3, #0]
 800e1e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e1ea:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800e1ec:	68fb      	ldr	r3, [r7, #12]
 800e1ee:	681b      	ldr	r3, [r3, #0]
 800e1f0:	69da      	ldr	r2, [r3, #28]
 800e1f2:	68fb      	ldr	r3, [r7, #12]
 800e1f4:	681b      	ldr	r3, [r3, #0]
 800e1f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e1fa:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800e1fc:	68fb      	ldr	r3, [r7, #12]
 800e1fe:	681b      	ldr	r3, [r3, #0]
 800e200:	69d9      	ldr	r1, [r3, #28]
 800e202:	68bb      	ldr	r3, [r7, #8]
 800e204:	691b      	ldr	r3, [r3, #16]
 800e206:	021a      	lsls	r2, r3, #8
 800e208:	68fb      	ldr	r3, [r7, #12]
 800e20a:	681b      	ldr	r3, [r3, #0]
 800e20c:	430a      	orrs	r2, r1
 800e20e:	61da      	str	r2, [r3, #28]
      break;
 800e210:	e061      	b.n	800e2d6 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_5:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 800e212:	68fb      	ldr	r3, [r7, #12]
 800e214:	681b      	ldr	r3, [r3, #0]
 800e216:	4a34      	ldr	r2, [pc, #208]	@ (800e2e8 <HAL_TIM_PWM_ConfigChannel+0x484>)
 800e218:	4293      	cmp	r3, r2
 800e21a:	d009      	beq.n	800e230 <HAL_TIM_PWM_ConfigChannel+0x3cc>
 800e21c:	68fb      	ldr	r3, [r7, #12]
 800e21e:	681b      	ldr	r3, [r3, #0]
 800e220:	4a35      	ldr	r2, [pc, #212]	@ (800e2f8 <HAL_TIM_PWM_ConfigChannel+0x494>)
 800e222:	4293      	cmp	r3, r2
 800e224:	d004      	beq.n	800e230 <HAL_TIM_PWM_ConfigChannel+0x3cc>
 800e226:	f241 1104 	movw	r1, #4356	@ 0x1104
 800e22a:	4834      	ldr	r0, [pc, #208]	@ (800e2fc <HAL_TIM_PWM_ConfigChannel+0x498>)
 800e22c:	f7f9 fa82 	bl	8007734 <assert_failed>

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800e230:	68fb      	ldr	r3, [r7, #12]
 800e232:	681b      	ldr	r3, [r3, #0]
 800e234:	68b9      	ldr	r1, [r7, #8]
 800e236:	4618      	mov	r0, r3
 800e238:	f000 ff94 	bl	800f164 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800e23c:	68fb      	ldr	r3, [r7, #12]
 800e23e:	681b      	ldr	r3, [r3, #0]
 800e240:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e242:	68fb      	ldr	r3, [r7, #12]
 800e244:	681b      	ldr	r3, [r3, #0]
 800e246:	f042 0208 	orr.w	r2, r2, #8
 800e24a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800e24c:	68fb      	ldr	r3, [r7, #12]
 800e24e:	681b      	ldr	r3, [r3, #0]
 800e250:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e252:	68fb      	ldr	r3, [r7, #12]
 800e254:	681b      	ldr	r3, [r3, #0]
 800e256:	f022 0204 	bic.w	r2, r2, #4
 800e25a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800e25c:	68fb      	ldr	r3, [r7, #12]
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800e262:	68bb      	ldr	r3, [r7, #8]
 800e264:	691a      	ldr	r2, [r3, #16]
 800e266:	68fb      	ldr	r3, [r7, #12]
 800e268:	681b      	ldr	r3, [r3, #0]
 800e26a:	430a      	orrs	r2, r1
 800e26c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800e26e:	e032      	b.n	800e2d6 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_6:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 800e270:	68fb      	ldr	r3, [r7, #12]
 800e272:	681b      	ldr	r3, [r3, #0]
 800e274:	4a1c      	ldr	r2, [pc, #112]	@ (800e2e8 <HAL_TIM_PWM_ConfigChannel+0x484>)
 800e276:	4293      	cmp	r3, r2
 800e278:	d009      	beq.n	800e28e <HAL_TIM_PWM_ConfigChannel+0x42a>
 800e27a:	68fb      	ldr	r3, [r7, #12]
 800e27c:	681b      	ldr	r3, [r3, #0]
 800e27e:	4a1e      	ldr	r2, [pc, #120]	@ (800e2f8 <HAL_TIM_PWM_ConfigChannel+0x494>)
 800e280:	4293      	cmp	r3, r2
 800e282:	d004      	beq.n	800e28e <HAL_TIM_PWM_ConfigChannel+0x42a>
 800e284:	f241 1115 	movw	r1, #4373	@ 0x1115
 800e288:	481c      	ldr	r0, [pc, #112]	@ (800e2fc <HAL_TIM_PWM_ConfigChannel+0x498>)
 800e28a:	f7f9 fa53 	bl	8007734 <assert_failed>

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800e28e:	68fb      	ldr	r3, [r7, #12]
 800e290:	681b      	ldr	r3, [r3, #0]
 800e292:	68b9      	ldr	r1, [r7, #8]
 800e294:	4618      	mov	r0, r3
 800e296:	f000 ffc9 	bl	800f22c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800e29a:	68fb      	ldr	r3, [r7, #12]
 800e29c:	681b      	ldr	r3, [r3, #0]
 800e29e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e2a0:	68fb      	ldr	r3, [r7, #12]
 800e2a2:	681b      	ldr	r3, [r3, #0]
 800e2a4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e2a8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800e2aa:	68fb      	ldr	r3, [r7, #12]
 800e2ac:	681b      	ldr	r3, [r3, #0]
 800e2ae:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e2b0:	68fb      	ldr	r3, [r7, #12]
 800e2b2:	681b      	ldr	r3, [r3, #0]
 800e2b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e2b8:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800e2ba:	68fb      	ldr	r3, [r7, #12]
 800e2bc:	681b      	ldr	r3, [r3, #0]
 800e2be:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800e2c0:	68bb      	ldr	r3, [r7, #8]
 800e2c2:	691b      	ldr	r3, [r3, #16]
 800e2c4:	021a      	lsls	r2, r3, #8
 800e2c6:	68fb      	ldr	r3, [r7, #12]
 800e2c8:	681b      	ldr	r3, [r3, #0]
 800e2ca:	430a      	orrs	r2, r1
 800e2cc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800e2ce:	e002      	b.n	800e2d6 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    default:
      status = HAL_ERROR;
 800e2d0:	2301      	movs	r3, #1
 800e2d2:	75fb      	strb	r3, [r7, #23]
      break;
 800e2d4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800e2d6:	68fb      	ldr	r3, [r7, #12]
 800e2d8:	2200      	movs	r2, #0
 800e2da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e2de:	7dfb      	ldrb	r3, [r7, #23]
}
 800e2e0:	4618      	mov	r0, r3
 800e2e2:	3718      	adds	r7, #24
 800e2e4:	46bd      	mov	sp, r7
 800e2e6:	bd80      	pop	{r7, pc}
 800e2e8:	40012c00 	.word	0x40012c00
 800e2ec:	40000400 	.word	0x40000400
 800e2f0:	40000800 	.word	0x40000800
 800e2f4:	40000c00 	.word	0x40000c00
 800e2f8:	40013400 	.word	0x40013400
 800e2fc:	080125d8 	.word	0x080125d8

0800e300 <HAL_TIM_GenerateEvent>:
  *         only for timer instances supporting break input(s).
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 800e300:	b580      	push	{r7, lr}
 800e302:	b082      	sub	sp, #8
 800e304:	af00      	add	r7, sp, #0
 800e306:	6078      	str	r0, [r7, #4]
 800e308:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	681b      	ldr	r3, [r3, #0]
 800e30e:	4a33      	ldr	r2, [pc, #204]	@ (800e3dc <HAL_TIM_GenerateEvent+0xdc>)
 800e310:	4293      	cmp	r3, r2
 800e312:	d036      	beq.n	800e382 <HAL_TIM_GenerateEvent+0x82>
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	681b      	ldr	r3, [r3, #0]
 800e318:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e31c:	d031      	beq.n	800e382 <HAL_TIM_GenerateEvent+0x82>
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	681b      	ldr	r3, [r3, #0]
 800e322:	4a2f      	ldr	r2, [pc, #188]	@ (800e3e0 <HAL_TIM_GenerateEvent+0xe0>)
 800e324:	4293      	cmp	r3, r2
 800e326:	d02c      	beq.n	800e382 <HAL_TIM_GenerateEvent+0x82>
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	681b      	ldr	r3, [r3, #0]
 800e32c:	4a2d      	ldr	r2, [pc, #180]	@ (800e3e4 <HAL_TIM_GenerateEvent+0xe4>)
 800e32e:	4293      	cmp	r3, r2
 800e330:	d027      	beq.n	800e382 <HAL_TIM_GenerateEvent+0x82>
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	681b      	ldr	r3, [r3, #0]
 800e336:	4a2c      	ldr	r2, [pc, #176]	@ (800e3e8 <HAL_TIM_GenerateEvent+0xe8>)
 800e338:	4293      	cmp	r3, r2
 800e33a:	d022      	beq.n	800e382 <HAL_TIM_GenerateEvent+0x82>
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	681b      	ldr	r3, [r3, #0]
 800e340:	4a2a      	ldr	r2, [pc, #168]	@ (800e3ec <HAL_TIM_GenerateEvent+0xec>)
 800e342:	4293      	cmp	r3, r2
 800e344:	d01d      	beq.n	800e382 <HAL_TIM_GenerateEvent+0x82>
 800e346:	687b      	ldr	r3, [r7, #4]
 800e348:	681b      	ldr	r3, [r3, #0]
 800e34a:	4a29      	ldr	r2, [pc, #164]	@ (800e3f0 <HAL_TIM_GenerateEvent+0xf0>)
 800e34c:	4293      	cmp	r3, r2
 800e34e:	d018      	beq.n	800e382 <HAL_TIM_GenerateEvent+0x82>
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	681b      	ldr	r3, [r3, #0]
 800e354:	4a27      	ldr	r2, [pc, #156]	@ (800e3f4 <HAL_TIM_GenerateEvent+0xf4>)
 800e356:	4293      	cmp	r3, r2
 800e358:	d013      	beq.n	800e382 <HAL_TIM_GenerateEvent+0x82>
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	681b      	ldr	r3, [r3, #0]
 800e35e:	4a26      	ldr	r2, [pc, #152]	@ (800e3f8 <HAL_TIM_GenerateEvent+0xf8>)
 800e360:	4293      	cmp	r3, r2
 800e362:	d00e      	beq.n	800e382 <HAL_TIM_GenerateEvent+0x82>
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	681b      	ldr	r3, [r3, #0]
 800e368:	4a24      	ldr	r2, [pc, #144]	@ (800e3fc <HAL_TIM_GenerateEvent+0xfc>)
 800e36a:	4293      	cmp	r3, r2
 800e36c:	d009      	beq.n	800e382 <HAL_TIM_GenerateEvent+0x82>
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	681b      	ldr	r3, [r3, #0]
 800e372:	4a23      	ldr	r2, [pc, #140]	@ (800e400 <HAL_TIM_GenerateEvent+0x100>)
 800e374:	4293      	cmp	r3, r2
 800e376:	d004      	beq.n	800e382 <HAL_TIM_GenerateEvent+0x82>
 800e378:	f44f 51a4 	mov.w	r1, #5248	@ 0x1480
 800e37c:	4821      	ldr	r0, [pc, #132]	@ (800e404 <HAL_TIM_GenerateEvent+0x104>)
 800e37e:	f7f9 f9d9 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));
 800e382:	683b      	ldr	r3, [r7, #0]
 800e384:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e388:	d202      	bcs.n	800e390 <HAL_TIM_GenerateEvent+0x90>
 800e38a:	683b      	ldr	r3, [r7, #0]
 800e38c:	2b00      	cmp	r3, #0
 800e38e:	d104      	bne.n	800e39a <HAL_TIM_GenerateEvent+0x9a>
 800e390:	f241 4181 	movw	r1, #5249	@ 0x1481
 800e394:	481b      	ldr	r0, [pc, #108]	@ (800e404 <HAL_TIM_GenerateEvent+0x104>)
 800e396:	f7f9 f9cd 	bl	8007734 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e3a0:	2b01      	cmp	r3, #1
 800e3a2:	d101      	bne.n	800e3a8 <HAL_TIM_GenerateEvent+0xa8>
 800e3a4:	2302      	movs	r3, #2
 800e3a6:	e014      	b.n	800e3d2 <HAL_TIM_GenerateEvent+0xd2>
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	2201      	movs	r2, #1
 800e3ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	2202      	movs	r2, #2
 800e3b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	681b      	ldr	r3, [r3, #0]
 800e3bc:	683a      	ldr	r2, [r7, #0]
 800e3be:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	2201      	movs	r2, #1
 800e3c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	2200      	movs	r2, #0
 800e3cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800e3d0:	2300      	movs	r3, #0
}
 800e3d2:	4618      	mov	r0, r3
 800e3d4:	3708      	adds	r7, #8
 800e3d6:	46bd      	mov	sp, r7
 800e3d8:	bd80      	pop	{r7, pc}
 800e3da:	bf00      	nop
 800e3dc:	40012c00 	.word	0x40012c00
 800e3e0:	40000400 	.word	0x40000400
 800e3e4:	40000800 	.word	0x40000800
 800e3e8:	40000c00 	.word	0x40000c00
 800e3ec:	40001000 	.word	0x40001000
 800e3f0:	40001400 	.word	0x40001400
 800e3f4:	40013400 	.word	0x40013400
 800e3f8:	40014000 	.word	0x40014000
 800e3fc:	40014400 	.word	0x40014400
 800e400:	40014800 	.word	0x40014800
 800e404:	080125d8 	.word	0x080125d8

0800e408 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800e408:	b580      	push	{r7, lr}
 800e40a:	b084      	sub	sp, #16
 800e40c:	af00      	add	r7, sp, #0
 800e40e:	6078      	str	r0, [r7, #4]
 800e410:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e412:	2300      	movs	r3, #0
 800e414:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e41c:	2b01      	cmp	r3, #1
 800e41e:	d101      	bne.n	800e424 <HAL_TIM_ConfigClockSource+0x1c>
 800e420:	2302      	movs	r3, #2
 800e422:	e329      	b.n	800ea78 <HAL_TIM_ConfigClockSource+0x670>
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	2201      	movs	r2, #1
 800e428:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	2202      	movs	r2, #2
 800e430:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800e434:	683b      	ldr	r3, [r7, #0]
 800e436:	681b      	ldr	r3, [r3, #0]
 800e438:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e43c:	d029      	beq.n	800e492 <HAL_TIM_ConfigClockSource+0x8a>
 800e43e:	683b      	ldr	r3, [r7, #0]
 800e440:	681b      	ldr	r3, [r3, #0]
 800e442:	2b70      	cmp	r3, #112	@ 0x70
 800e444:	d025      	beq.n	800e492 <HAL_TIM_ConfigClockSource+0x8a>
 800e446:	683b      	ldr	r3, [r7, #0]
 800e448:	681b      	ldr	r3, [r3, #0]
 800e44a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e44e:	d020      	beq.n	800e492 <HAL_TIM_ConfigClockSource+0x8a>
 800e450:	683b      	ldr	r3, [r7, #0]
 800e452:	681b      	ldr	r3, [r3, #0]
 800e454:	2b40      	cmp	r3, #64	@ 0x40
 800e456:	d01c      	beq.n	800e492 <HAL_TIM_ConfigClockSource+0x8a>
 800e458:	683b      	ldr	r3, [r7, #0]
 800e45a:	681b      	ldr	r3, [r3, #0]
 800e45c:	2b50      	cmp	r3, #80	@ 0x50
 800e45e:	d018      	beq.n	800e492 <HAL_TIM_ConfigClockSource+0x8a>
 800e460:	683b      	ldr	r3, [r7, #0]
 800e462:	681b      	ldr	r3, [r3, #0]
 800e464:	2b60      	cmp	r3, #96	@ 0x60
 800e466:	d014      	beq.n	800e492 <HAL_TIM_ConfigClockSource+0x8a>
 800e468:	683b      	ldr	r3, [r7, #0]
 800e46a:	681b      	ldr	r3, [r3, #0]
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	d010      	beq.n	800e492 <HAL_TIM_ConfigClockSource+0x8a>
 800e470:	683b      	ldr	r3, [r7, #0]
 800e472:	681b      	ldr	r3, [r3, #0]
 800e474:	2b10      	cmp	r3, #16
 800e476:	d00c      	beq.n	800e492 <HAL_TIM_ConfigClockSource+0x8a>
 800e478:	683b      	ldr	r3, [r7, #0]
 800e47a:	681b      	ldr	r3, [r3, #0]
 800e47c:	2b20      	cmp	r3, #32
 800e47e:	d008      	beq.n	800e492 <HAL_TIM_ConfigClockSource+0x8a>
 800e480:	683b      	ldr	r3, [r7, #0]
 800e482:	681b      	ldr	r3, [r3, #0]
 800e484:	2b30      	cmp	r3, #48	@ 0x30
 800e486:	d004      	beq.n	800e492 <HAL_TIM_ConfigClockSource+0x8a>
 800e488:	f241 5156 	movw	r1, #5462	@ 0x1556
 800e48c:	4888      	ldr	r0, [pc, #544]	@ (800e6b0 <HAL_TIM_ConfigClockSource+0x2a8>)
 800e48e:	f7f9 f951 	bl	8007734 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	689b      	ldr	r3, [r3, #8]
 800e498:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800e49a:	68bb      	ldr	r3, [r7, #8]
 800e49c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e4a0:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800e4a4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e4a6:	68bb      	ldr	r3, [r7, #8]
 800e4a8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800e4ac:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	681b      	ldr	r3, [r3, #0]
 800e4b2:	68ba      	ldr	r2, [r7, #8]
 800e4b4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800e4b6:	683b      	ldr	r3, [r7, #0]
 800e4b8:	681b      	ldr	r3, [r3, #0]
 800e4ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e4be:	f000 810d 	beq.w	800e6dc <HAL_TIM_ConfigClockSource+0x2d4>
 800e4c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e4c6:	f200 82ca 	bhi.w	800ea5e <HAL_TIM_ConfigClockSource+0x656>
 800e4ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e4ce:	d02d      	beq.n	800e52c <HAL_TIM_ConfigClockSource+0x124>
 800e4d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e4d4:	f200 82c3 	bhi.w	800ea5e <HAL_TIM_ConfigClockSource+0x656>
 800e4d8:	2b70      	cmp	r3, #112	@ 0x70
 800e4da:	d06f      	beq.n	800e5bc <HAL_TIM_ConfigClockSource+0x1b4>
 800e4dc:	2b70      	cmp	r3, #112	@ 0x70
 800e4de:	f200 82be 	bhi.w	800ea5e <HAL_TIM_ConfigClockSource+0x656>
 800e4e2:	2b60      	cmp	r3, #96	@ 0x60
 800e4e4:	f000 81d4 	beq.w	800e890 <HAL_TIM_ConfigClockSource+0x488>
 800e4e8:	2b60      	cmp	r3, #96	@ 0x60
 800e4ea:	f200 82b8 	bhi.w	800ea5e <HAL_TIM_ConfigClockSource+0x656>
 800e4ee:	2b50      	cmp	r3, #80	@ 0x50
 800e4f0:	f000 8165 	beq.w	800e7be <HAL_TIM_ConfigClockSource+0x3b6>
 800e4f4:	2b50      	cmp	r3, #80	@ 0x50
 800e4f6:	f200 82b2 	bhi.w	800ea5e <HAL_TIM_ConfigClockSource+0x656>
 800e4fa:	2b40      	cmp	r3, #64	@ 0x40
 800e4fc:	f000 8223 	beq.w	800e946 <HAL_TIM_ConfigClockSource+0x53e>
 800e500:	2b40      	cmp	r3, #64	@ 0x40
 800e502:	f200 82ac 	bhi.w	800ea5e <HAL_TIM_ConfigClockSource+0x656>
 800e506:	2b30      	cmp	r3, #48	@ 0x30
 800e508:	f000 8278 	beq.w	800e9fc <HAL_TIM_ConfigClockSource+0x5f4>
 800e50c:	2b30      	cmp	r3, #48	@ 0x30
 800e50e:	f200 82a6 	bhi.w	800ea5e <HAL_TIM_ConfigClockSource+0x656>
 800e512:	2b20      	cmp	r3, #32
 800e514:	f000 8272 	beq.w	800e9fc <HAL_TIM_ConfigClockSource+0x5f4>
 800e518:	2b20      	cmp	r3, #32
 800e51a:	f200 82a0 	bhi.w	800ea5e <HAL_TIM_ConfigClockSource+0x656>
 800e51e:	2b00      	cmp	r3, #0
 800e520:	f000 826c 	beq.w	800e9fc <HAL_TIM_ConfigClockSource+0x5f4>
 800e524:	2b10      	cmp	r3, #16
 800e526:	f000 8269 	beq.w	800e9fc <HAL_TIM_ConfigClockSource+0x5f4>
 800e52a:	e298      	b.n	800ea5e <HAL_TIM_ConfigClockSource+0x656>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	681b      	ldr	r3, [r3, #0]
 800e530:	4a60      	ldr	r2, [pc, #384]	@ (800e6b4 <HAL_TIM_ConfigClockSource+0x2ac>)
 800e532:	4293      	cmp	r3, r2
 800e534:	f000 8296 	beq.w	800ea64 <HAL_TIM_ConfigClockSource+0x65c>
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	681b      	ldr	r3, [r3, #0]
 800e53c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e540:	f000 8290 	beq.w	800ea64 <HAL_TIM_ConfigClockSource+0x65c>
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	4a5b      	ldr	r2, [pc, #364]	@ (800e6b8 <HAL_TIM_ConfigClockSource+0x2b0>)
 800e54a:	4293      	cmp	r3, r2
 800e54c:	f000 828a 	beq.w	800ea64 <HAL_TIM_ConfigClockSource+0x65c>
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	681b      	ldr	r3, [r3, #0]
 800e554:	4a59      	ldr	r2, [pc, #356]	@ (800e6bc <HAL_TIM_ConfigClockSource+0x2b4>)
 800e556:	4293      	cmp	r3, r2
 800e558:	f000 8284 	beq.w	800ea64 <HAL_TIM_ConfigClockSource+0x65c>
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	681b      	ldr	r3, [r3, #0]
 800e560:	4a57      	ldr	r2, [pc, #348]	@ (800e6c0 <HAL_TIM_ConfigClockSource+0x2b8>)
 800e562:	4293      	cmp	r3, r2
 800e564:	f000 827e 	beq.w	800ea64 <HAL_TIM_ConfigClockSource+0x65c>
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	681b      	ldr	r3, [r3, #0]
 800e56c:	4a55      	ldr	r2, [pc, #340]	@ (800e6c4 <HAL_TIM_ConfigClockSource+0x2bc>)
 800e56e:	4293      	cmp	r3, r2
 800e570:	f000 8278 	beq.w	800ea64 <HAL_TIM_ConfigClockSource+0x65c>
 800e574:	687b      	ldr	r3, [r7, #4]
 800e576:	681b      	ldr	r3, [r3, #0]
 800e578:	4a53      	ldr	r2, [pc, #332]	@ (800e6c8 <HAL_TIM_ConfigClockSource+0x2c0>)
 800e57a:	4293      	cmp	r3, r2
 800e57c:	f000 8272 	beq.w	800ea64 <HAL_TIM_ConfigClockSource+0x65c>
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	681b      	ldr	r3, [r3, #0]
 800e584:	4a51      	ldr	r2, [pc, #324]	@ (800e6cc <HAL_TIM_ConfigClockSource+0x2c4>)
 800e586:	4293      	cmp	r3, r2
 800e588:	f000 826c 	beq.w	800ea64 <HAL_TIM_ConfigClockSource+0x65c>
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	681b      	ldr	r3, [r3, #0]
 800e590:	4a4f      	ldr	r2, [pc, #316]	@ (800e6d0 <HAL_TIM_ConfigClockSource+0x2c8>)
 800e592:	4293      	cmp	r3, r2
 800e594:	f000 8266 	beq.w	800ea64 <HAL_TIM_ConfigClockSource+0x65c>
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	681b      	ldr	r3, [r3, #0]
 800e59c:	4a4d      	ldr	r2, [pc, #308]	@ (800e6d4 <HAL_TIM_ConfigClockSource+0x2cc>)
 800e59e:	4293      	cmp	r3, r2
 800e5a0:	f000 8260 	beq.w	800ea64 <HAL_TIM_ConfigClockSource+0x65c>
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	681b      	ldr	r3, [r3, #0]
 800e5a8:	4a4b      	ldr	r2, [pc, #300]	@ (800e6d8 <HAL_TIM_ConfigClockSource+0x2d0>)
 800e5aa:	4293      	cmp	r3, r2
 800e5ac:	f000 825a 	beq.w	800ea64 <HAL_TIM_ConfigClockSource+0x65c>
 800e5b0:	f241 5162 	movw	r1, #5474	@ 0x1562
 800e5b4:	483e      	ldr	r0, [pc, #248]	@ (800e6b0 <HAL_TIM_ConfigClockSource+0x2a8>)
 800e5b6:	f7f9 f8bd 	bl	8007734 <assert_failed>
      break;
 800e5ba:	e253      	b.n	800ea64 <HAL_TIM_ConfigClockSource+0x65c>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	681b      	ldr	r3, [r3, #0]
 800e5c0:	4a3c      	ldr	r2, [pc, #240]	@ (800e6b4 <HAL_TIM_ConfigClockSource+0x2ac>)
 800e5c2:	4293      	cmp	r3, r2
 800e5c4:	d022      	beq.n	800e60c <HAL_TIM_ConfigClockSource+0x204>
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	681b      	ldr	r3, [r3, #0]
 800e5ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e5ce:	d01d      	beq.n	800e60c <HAL_TIM_ConfigClockSource+0x204>
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	681b      	ldr	r3, [r3, #0]
 800e5d4:	4a38      	ldr	r2, [pc, #224]	@ (800e6b8 <HAL_TIM_ConfigClockSource+0x2b0>)
 800e5d6:	4293      	cmp	r3, r2
 800e5d8:	d018      	beq.n	800e60c <HAL_TIM_ConfigClockSource+0x204>
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	681b      	ldr	r3, [r3, #0]
 800e5de:	4a37      	ldr	r2, [pc, #220]	@ (800e6bc <HAL_TIM_ConfigClockSource+0x2b4>)
 800e5e0:	4293      	cmp	r3, r2
 800e5e2:	d013      	beq.n	800e60c <HAL_TIM_ConfigClockSource+0x204>
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	4a35      	ldr	r2, [pc, #212]	@ (800e6c0 <HAL_TIM_ConfigClockSource+0x2b8>)
 800e5ea:	4293      	cmp	r3, r2
 800e5ec:	d00e      	beq.n	800e60c <HAL_TIM_ConfigClockSource+0x204>
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	681b      	ldr	r3, [r3, #0]
 800e5f2:	4a36      	ldr	r2, [pc, #216]	@ (800e6cc <HAL_TIM_ConfigClockSource+0x2c4>)
 800e5f4:	4293      	cmp	r3, r2
 800e5f6:	d009      	beq.n	800e60c <HAL_TIM_ConfigClockSource+0x204>
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	4a34      	ldr	r2, [pc, #208]	@ (800e6d0 <HAL_TIM_ConfigClockSource+0x2c8>)
 800e5fe:	4293      	cmp	r3, r2
 800e600:	d004      	beq.n	800e60c <HAL_TIM_ConfigClockSource+0x204>
 800e602:	f241 5169 	movw	r1, #5481	@ 0x1569
 800e606:	482a      	ldr	r0, [pc, #168]	@ (800e6b0 <HAL_TIM_ConfigClockSource+0x2a8>)
 800e608:	f7f9 f894 	bl	8007734 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800e60c:	683b      	ldr	r3, [r7, #0]
 800e60e:	689b      	ldr	r3, [r3, #8]
 800e610:	2b00      	cmp	r3, #0
 800e612:	d013      	beq.n	800e63c <HAL_TIM_ConfigClockSource+0x234>
 800e614:	683b      	ldr	r3, [r7, #0]
 800e616:	689b      	ldr	r3, [r3, #8]
 800e618:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e61c:	d00e      	beq.n	800e63c <HAL_TIM_ConfigClockSource+0x234>
 800e61e:	683b      	ldr	r3, [r7, #0]
 800e620:	689b      	ldr	r3, [r3, #8]
 800e622:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e626:	d009      	beq.n	800e63c <HAL_TIM_ConfigClockSource+0x234>
 800e628:	683b      	ldr	r3, [r7, #0]
 800e62a:	689b      	ldr	r3, [r3, #8]
 800e62c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e630:	d004      	beq.n	800e63c <HAL_TIM_ConfigClockSource+0x234>
 800e632:	f241 516c 	movw	r1, #5484	@ 0x156c
 800e636:	481e      	ldr	r0, [pc, #120]	@ (800e6b0 <HAL_TIM_ConfigClockSource+0x2a8>)
 800e638:	f7f9 f87c 	bl	8007734 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800e63c:	683b      	ldr	r3, [r7, #0]
 800e63e:	685b      	ldr	r3, [r3, #4]
 800e640:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e644:	d014      	beq.n	800e670 <HAL_TIM_ConfigClockSource+0x268>
 800e646:	683b      	ldr	r3, [r7, #0]
 800e648:	685b      	ldr	r3, [r3, #4]
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	d010      	beq.n	800e670 <HAL_TIM_ConfigClockSource+0x268>
 800e64e:	683b      	ldr	r3, [r7, #0]
 800e650:	685b      	ldr	r3, [r3, #4]
 800e652:	2b00      	cmp	r3, #0
 800e654:	d00c      	beq.n	800e670 <HAL_TIM_ConfigClockSource+0x268>
 800e656:	683b      	ldr	r3, [r7, #0]
 800e658:	685b      	ldr	r3, [r3, #4]
 800e65a:	2b02      	cmp	r3, #2
 800e65c:	d008      	beq.n	800e670 <HAL_TIM_ConfigClockSource+0x268>
 800e65e:	683b      	ldr	r3, [r7, #0]
 800e660:	685b      	ldr	r3, [r3, #4]
 800e662:	2b0a      	cmp	r3, #10
 800e664:	d004      	beq.n	800e670 <HAL_TIM_ConfigClockSource+0x268>
 800e666:	f241 516d 	movw	r1, #5485	@ 0x156d
 800e66a:	4811      	ldr	r0, [pc, #68]	@ (800e6b0 <HAL_TIM_ConfigClockSource+0x2a8>)
 800e66c:	f7f9 f862 	bl	8007734 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800e670:	683b      	ldr	r3, [r7, #0]
 800e672:	68db      	ldr	r3, [r3, #12]
 800e674:	2b0f      	cmp	r3, #15
 800e676:	d904      	bls.n	800e682 <HAL_TIM_ConfigClockSource+0x27a>
 800e678:	f241 516e 	movw	r1, #5486	@ 0x156e
 800e67c:	480c      	ldr	r0, [pc, #48]	@ (800e6b0 <HAL_TIM_ConfigClockSource+0x2a8>)
 800e67e:	f7f9 f859 	bl	8007734 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e686:	683b      	ldr	r3, [r7, #0]
 800e688:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e68a:	683b      	ldr	r3, [r7, #0]
 800e68c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e68e:	683b      	ldr	r3, [r7, #0]
 800e690:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e692:	f000 feab 	bl	800f3ec <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800e696:	687b      	ldr	r3, [r7, #4]
 800e698:	681b      	ldr	r3, [r3, #0]
 800e69a:	689b      	ldr	r3, [r3, #8]
 800e69c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800e69e:	68bb      	ldr	r3, [r7, #8]
 800e6a0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800e6a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	681b      	ldr	r3, [r3, #0]
 800e6aa:	68ba      	ldr	r2, [r7, #8]
 800e6ac:	609a      	str	r2, [r3, #8]
      break;
 800e6ae:	e1da      	b.n	800ea66 <HAL_TIM_ConfigClockSource+0x65e>
 800e6b0:	080125d8 	.word	0x080125d8
 800e6b4:	40012c00 	.word	0x40012c00
 800e6b8:	40000400 	.word	0x40000400
 800e6bc:	40000800 	.word	0x40000800
 800e6c0:	40000c00 	.word	0x40000c00
 800e6c4:	40001000 	.word	0x40001000
 800e6c8:	40001400 	.word	0x40001400
 800e6cc:	40013400 	.word	0x40013400
 800e6d0:	40014000 	.word	0x40014000
 800e6d4:	40014400 	.word	0x40014400
 800e6d8:	40014800 	.word	0x40014800
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	681b      	ldr	r3, [r3, #0]
 800e6e0:	4a64      	ldr	r2, [pc, #400]	@ (800e874 <HAL_TIM_ConfigClockSource+0x46c>)
 800e6e2:	4293      	cmp	r3, r2
 800e6e4:	d01d      	beq.n	800e722 <HAL_TIM_ConfigClockSource+0x31a>
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	681b      	ldr	r3, [r3, #0]
 800e6ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e6ee:	d018      	beq.n	800e722 <HAL_TIM_ConfigClockSource+0x31a>
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	681b      	ldr	r3, [r3, #0]
 800e6f4:	4a60      	ldr	r2, [pc, #384]	@ (800e878 <HAL_TIM_ConfigClockSource+0x470>)
 800e6f6:	4293      	cmp	r3, r2
 800e6f8:	d013      	beq.n	800e722 <HAL_TIM_ConfigClockSource+0x31a>
 800e6fa:	687b      	ldr	r3, [r7, #4]
 800e6fc:	681b      	ldr	r3, [r3, #0]
 800e6fe:	4a5f      	ldr	r2, [pc, #380]	@ (800e87c <HAL_TIM_ConfigClockSource+0x474>)
 800e700:	4293      	cmp	r3, r2
 800e702:	d00e      	beq.n	800e722 <HAL_TIM_ConfigClockSource+0x31a>
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	681b      	ldr	r3, [r3, #0]
 800e708:	4a5d      	ldr	r2, [pc, #372]	@ (800e880 <HAL_TIM_ConfigClockSource+0x478>)
 800e70a:	4293      	cmp	r3, r2
 800e70c:	d009      	beq.n	800e722 <HAL_TIM_ConfigClockSource+0x31a>
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	681b      	ldr	r3, [r3, #0]
 800e712:	4a5c      	ldr	r2, [pc, #368]	@ (800e884 <HAL_TIM_ConfigClockSource+0x47c>)
 800e714:	4293      	cmp	r3, r2
 800e716:	d004      	beq.n	800e722 <HAL_TIM_ConfigClockSource+0x31a>
 800e718:	f241 5181 	movw	r1, #5505	@ 0x1581
 800e71c:	485a      	ldr	r0, [pc, #360]	@ (800e888 <HAL_TIM_ConfigClockSource+0x480>)
 800e71e:	f7f9 f809 	bl	8007734 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800e722:	683b      	ldr	r3, [r7, #0]
 800e724:	689b      	ldr	r3, [r3, #8]
 800e726:	2b00      	cmp	r3, #0
 800e728:	d013      	beq.n	800e752 <HAL_TIM_ConfigClockSource+0x34a>
 800e72a:	683b      	ldr	r3, [r7, #0]
 800e72c:	689b      	ldr	r3, [r3, #8]
 800e72e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e732:	d00e      	beq.n	800e752 <HAL_TIM_ConfigClockSource+0x34a>
 800e734:	683b      	ldr	r3, [r7, #0]
 800e736:	689b      	ldr	r3, [r3, #8]
 800e738:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e73c:	d009      	beq.n	800e752 <HAL_TIM_ConfigClockSource+0x34a>
 800e73e:	683b      	ldr	r3, [r7, #0]
 800e740:	689b      	ldr	r3, [r3, #8]
 800e742:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e746:	d004      	beq.n	800e752 <HAL_TIM_ConfigClockSource+0x34a>
 800e748:	f241 5184 	movw	r1, #5508	@ 0x1584
 800e74c:	484e      	ldr	r0, [pc, #312]	@ (800e888 <HAL_TIM_ConfigClockSource+0x480>)
 800e74e:	f7f8 fff1 	bl	8007734 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800e752:	683b      	ldr	r3, [r7, #0]
 800e754:	685b      	ldr	r3, [r3, #4]
 800e756:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e75a:	d014      	beq.n	800e786 <HAL_TIM_ConfigClockSource+0x37e>
 800e75c:	683b      	ldr	r3, [r7, #0]
 800e75e:	685b      	ldr	r3, [r3, #4]
 800e760:	2b00      	cmp	r3, #0
 800e762:	d010      	beq.n	800e786 <HAL_TIM_ConfigClockSource+0x37e>
 800e764:	683b      	ldr	r3, [r7, #0]
 800e766:	685b      	ldr	r3, [r3, #4]
 800e768:	2b00      	cmp	r3, #0
 800e76a:	d00c      	beq.n	800e786 <HAL_TIM_ConfigClockSource+0x37e>
 800e76c:	683b      	ldr	r3, [r7, #0]
 800e76e:	685b      	ldr	r3, [r3, #4]
 800e770:	2b02      	cmp	r3, #2
 800e772:	d008      	beq.n	800e786 <HAL_TIM_ConfigClockSource+0x37e>
 800e774:	683b      	ldr	r3, [r7, #0]
 800e776:	685b      	ldr	r3, [r3, #4]
 800e778:	2b0a      	cmp	r3, #10
 800e77a:	d004      	beq.n	800e786 <HAL_TIM_ConfigClockSource+0x37e>
 800e77c:	f241 5185 	movw	r1, #5509	@ 0x1585
 800e780:	4841      	ldr	r0, [pc, #260]	@ (800e888 <HAL_TIM_ConfigClockSource+0x480>)
 800e782:	f7f8 ffd7 	bl	8007734 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800e786:	683b      	ldr	r3, [r7, #0]
 800e788:	68db      	ldr	r3, [r3, #12]
 800e78a:	2b0f      	cmp	r3, #15
 800e78c:	d904      	bls.n	800e798 <HAL_TIM_ConfigClockSource+0x390>
 800e78e:	f241 5186 	movw	r1, #5510	@ 0x1586
 800e792:	483d      	ldr	r0, [pc, #244]	@ (800e888 <HAL_TIM_ConfigClockSource+0x480>)
 800e794:	f7f8 ffce 	bl	8007734 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e79c:	683b      	ldr	r3, [r7, #0]
 800e79e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e7a0:	683b      	ldr	r3, [r7, #0]
 800e7a2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e7a4:	683b      	ldr	r3, [r7, #0]
 800e7a6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e7a8:	f000 fe20 	bl	800f3ec <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	681b      	ldr	r3, [r3, #0]
 800e7b0:	689a      	ldr	r2, [r3, #8]
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	681b      	ldr	r3, [r3, #0]
 800e7b6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e7ba:	609a      	str	r2, [r3, #8]
      break;
 800e7bc:	e153      	b.n	800ea66 <HAL_TIM_ConfigClockSource+0x65e>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	681b      	ldr	r3, [r3, #0]
 800e7c2:	4a2c      	ldr	r2, [pc, #176]	@ (800e874 <HAL_TIM_ConfigClockSource+0x46c>)
 800e7c4:	4293      	cmp	r3, r2
 800e7c6:	d022      	beq.n	800e80e <HAL_TIM_ConfigClockSource+0x406>
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	681b      	ldr	r3, [r3, #0]
 800e7cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e7d0:	d01d      	beq.n	800e80e <HAL_TIM_ConfigClockSource+0x406>
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	681b      	ldr	r3, [r3, #0]
 800e7d6:	4a28      	ldr	r2, [pc, #160]	@ (800e878 <HAL_TIM_ConfigClockSource+0x470>)
 800e7d8:	4293      	cmp	r3, r2
 800e7da:	d018      	beq.n	800e80e <HAL_TIM_ConfigClockSource+0x406>
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	681b      	ldr	r3, [r3, #0]
 800e7e0:	4a26      	ldr	r2, [pc, #152]	@ (800e87c <HAL_TIM_ConfigClockSource+0x474>)
 800e7e2:	4293      	cmp	r3, r2
 800e7e4:	d013      	beq.n	800e80e <HAL_TIM_ConfigClockSource+0x406>
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	681b      	ldr	r3, [r3, #0]
 800e7ea:	4a25      	ldr	r2, [pc, #148]	@ (800e880 <HAL_TIM_ConfigClockSource+0x478>)
 800e7ec:	4293      	cmp	r3, r2
 800e7ee:	d00e      	beq.n	800e80e <HAL_TIM_ConfigClockSource+0x406>
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	681b      	ldr	r3, [r3, #0]
 800e7f4:	4a23      	ldr	r2, [pc, #140]	@ (800e884 <HAL_TIM_ConfigClockSource+0x47c>)
 800e7f6:	4293      	cmp	r3, r2
 800e7f8:	d009      	beq.n	800e80e <HAL_TIM_ConfigClockSource+0x406>
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	681b      	ldr	r3, [r3, #0]
 800e7fe:	4a23      	ldr	r2, [pc, #140]	@ (800e88c <HAL_TIM_ConfigClockSource+0x484>)
 800e800:	4293      	cmp	r3, r2
 800e802:	d004      	beq.n	800e80e <HAL_TIM_ConfigClockSource+0x406>
 800e804:	f241 5195 	movw	r1, #5525	@ 0x1595
 800e808:	481f      	ldr	r0, [pc, #124]	@ (800e888 <HAL_TIM_ConfigClockSource+0x480>)
 800e80a:	f7f8 ff93 	bl	8007734 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800e80e:	683b      	ldr	r3, [r7, #0]
 800e810:	685b      	ldr	r3, [r3, #4]
 800e812:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e816:	d014      	beq.n	800e842 <HAL_TIM_ConfigClockSource+0x43a>
 800e818:	683b      	ldr	r3, [r7, #0]
 800e81a:	685b      	ldr	r3, [r3, #4]
 800e81c:	2b00      	cmp	r3, #0
 800e81e:	d010      	beq.n	800e842 <HAL_TIM_ConfigClockSource+0x43a>
 800e820:	683b      	ldr	r3, [r7, #0]
 800e822:	685b      	ldr	r3, [r3, #4]
 800e824:	2b00      	cmp	r3, #0
 800e826:	d00c      	beq.n	800e842 <HAL_TIM_ConfigClockSource+0x43a>
 800e828:	683b      	ldr	r3, [r7, #0]
 800e82a:	685b      	ldr	r3, [r3, #4]
 800e82c:	2b02      	cmp	r3, #2
 800e82e:	d008      	beq.n	800e842 <HAL_TIM_ConfigClockSource+0x43a>
 800e830:	683b      	ldr	r3, [r7, #0]
 800e832:	685b      	ldr	r3, [r3, #4]
 800e834:	2b0a      	cmp	r3, #10
 800e836:	d004      	beq.n	800e842 <HAL_TIM_ConfigClockSource+0x43a>
 800e838:	f241 5198 	movw	r1, #5528	@ 0x1598
 800e83c:	4812      	ldr	r0, [pc, #72]	@ (800e888 <HAL_TIM_ConfigClockSource+0x480>)
 800e83e:	f7f8 ff79 	bl	8007734 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800e842:	683b      	ldr	r3, [r7, #0]
 800e844:	68db      	ldr	r3, [r3, #12]
 800e846:	2b0f      	cmp	r3, #15
 800e848:	d904      	bls.n	800e854 <HAL_TIM_ConfigClockSource+0x44c>
 800e84a:	f241 5199 	movw	r1, #5529	@ 0x1599
 800e84e:	480e      	ldr	r0, [pc, #56]	@ (800e888 <HAL_TIM_ConfigClockSource+0x480>)
 800e850:	f7f8 ff70 	bl	8007734 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e858:	683b      	ldr	r3, [r7, #0]
 800e85a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e85c:	683b      	ldr	r3, [r7, #0]
 800e85e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e860:	461a      	mov	r2, r3
 800e862:	f000 fd49 	bl	800f2f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	681b      	ldr	r3, [r3, #0]
 800e86a:	2150      	movs	r1, #80	@ 0x50
 800e86c:	4618      	mov	r0, r3
 800e86e:	f000 fda2 	bl	800f3b6 <TIM_ITRx_SetConfig>
      break;
 800e872:	e0f8      	b.n	800ea66 <HAL_TIM_ConfigClockSource+0x65e>
 800e874:	40012c00 	.word	0x40012c00
 800e878:	40000400 	.word	0x40000400
 800e87c:	40000800 	.word	0x40000800
 800e880:	40000c00 	.word	0x40000c00
 800e884:	40013400 	.word	0x40013400
 800e888:	080125d8 	.word	0x080125d8
 800e88c:	40014000 	.word	0x40014000
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	681b      	ldr	r3, [r3, #0]
 800e894:	4a7a      	ldr	r2, [pc, #488]	@ (800ea80 <HAL_TIM_ConfigClockSource+0x678>)
 800e896:	4293      	cmp	r3, r2
 800e898:	d022      	beq.n	800e8e0 <HAL_TIM_ConfigClockSource+0x4d8>
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	681b      	ldr	r3, [r3, #0]
 800e89e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e8a2:	d01d      	beq.n	800e8e0 <HAL_TIM_ConfigClockSource+0x4d8>
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	681b      	ldr	r3, [r3, #0]
 800e8a8:	4a76      	ldr	r2, [pc, #472]	@ (800ea84 <HAL_TIM_ConfigClockSource+0x67c>)
 800e8aa:	4293      	cmp	r3, r2
 800e8ac:	d018      	beq.n	800e8e0 <HAL_TIM_ConfigClockSource+0x4d8>
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	681b      	ldr	r3, [r3, #0]
 800e8b2:	4a75      	ldr	r2, [pc, #468]	@ (800ea88 <HAL_TIM_ConfigClockSource+0x680>)
 800e8b4:	4293      	cmp	r3, r2
 800e8b6:	d013      	beq.n	800e8e0 <HAL_TIM_ConfigClockSource+0x4d8>
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	681b      	ldr	r3, [r3, #0]
 800e8bc:	4a73      	ldr	r2, [pc, #460]	@ (800ea8c <HAL_TIM_ConfigClockSource+0x684>)
 800e8be:	4293      	cmp	r3, r2
 800e8c0:	d00e      	beq.n	800e8e0 <HAL_TIM_ConfigClockSource+0x4d8>
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	681b      	ldr	r3, [r3, #0]
 800e8c6:	4a72      	ldr	r2, [pc, #456]	@ (800ea90 <HAL_TIM_ConfigClockSource+0x688>)
 800e8c8:	4293      	cmp	r3, r2
 800e8ca:	d009      	beq.n	800e8e0 <HAL_TIM_ConfigClockSource+0x4d8>
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	681b      	ldr	r3, [r3, #0]
 800e8d0:	4a70      	ldr	r2, [pc, #448]	@ (800ea94 <HAL_TIM_ConfigClockSource+0x68c>)
 800e8d2:	4293      	cmp	r3, r2
 800e8d4:	d004      	beq.n	800e8e0 <HAL_TIM_ConfigClockSource+0x4d8>
 800e8d6:	f241 51a5 	movw	r1, #5541	@ 0x15a5
 800e8da:	486f      	ldr	r0, [pc, #444]	@ (800ea98 <HAL_TIM_ConfigClockSource+0x690>)
 800e8dc:	f7f8 ff2a 	bl	8007734 <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800e8e0:	683b      	ldr	r3, [r7, #0]
 800e8e2:	685b      	ldr	r3, [r3, #4]
 800e8e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e8e8:	d014      	beq.n	800e914 <HAL_TIM_ConfigClockSource+0x50c>
 800e8ea:	683b      	ldr	r3, [r7, #0]
 800e8ec:	685b      	ldr	r3, [r3, #4]
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	d010      	beq.n	800e914 <HAL_TIM_ConfigClockSource+0x50c>
 800e8f2:	683b      	ldr	r3, [r7, #0]
 800e8f4:	685b      	ldr	r3, [r3, #4]
 800e8f6:	2b00      	cmp	r3, #0
 800e8f8:	d00c      	beq.n	800e914 <HAL_TIM_ConfigClockSource+0x50c>
 800e8fa:	683b      	ldr	r3, [r7, #0]
 800e8fc:	685b      	ldr	r3, [r3, #4]
 800e8fe:	2b02      	cmp	r3, #2
 800e900:	d008      	beq.n	800e914 <HAL_TIM_ConfigClockSource+0x50c>
 800e902:	683b      	ldr	r3, [r7, #0]
 800e904:	685b      	ldr	r3, [r3, #4]
 800e906:	2b0a      	cmp	r3, #10
 800e908:	d004      	beq.n	800e914 <HAL_TIM_ConfigClockSource+0x50c>
 800e90a:	f241 51a8 	movw	r1, #5544	@ 0x15a8
 800e90e:	4862      	ldr	r0, [pc, #392]	@ (800ea98 <HAL_TIM_ConfigClockSource+0x690>)
 800e910:	f7f8 ff10 	bl	8007734 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800e914:	683b      	ldr	r3, [r7, #0]
 800e916:	68db      	ldr	r3, [r3, #12]
 800e918:	2b0f      	cmp	r3, #15
 800e91a:	d904      	bls.n	800e926 <HAL_TIM_ConfigClockSource+0x51e>
 800e91c:	f241 51a9 	movw	r1, #5545	@ 0x15a9
 800e920:	485d      	ldr	r0, [pc, #372]	@ (800ea98 <HAL_TIM_ConfigClockSource+0x690>)
 800e922:	f7f8 ff07 	bl	8007734 <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e92a:	683b      	ldr	r3, [r7, #0]
 800e92c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e92e:	683b      	ldr	r3, [r7, #0]
 800e930:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800e932:	461a      	mov	r2, r3
 800e934:	f000 fd0f 	bl	800f356 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	681b      	ldr	r3, [r3, #0]
 800e93c:	2160      	movs	r1, #96	@ 0x60
 800e93e:	4618      	mov	r0, r3
 800e940:	f000 fd39 	bl	800f3b6 <TIM_ITRx_SetConfig>
      break;
 800e944:	e08f      	b.n	800ea66 <HAL_TIM_ConfigClockSource+0x65e>
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	681b      	ldr	r3, [r3, #0]
 800e94a:	4a4d      	ldr	r2, [pc, #308]	@ (800ea80 <HAL_TIM_ConfigClockSource+0x678>)
 800e94c:	4293      	cmp	r3, r2
 800e94e:	d022      	beq.n	800e996 <HAL_TIM_ConfigClockSource+0x58e>
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	681b      	ldr	r3, [r3, #0]
 800e954:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e958:	d01d      	beq.n	800e996 <HAL_TIM_ConfigClockSource+0x58e>
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	681b      	ldr	r3, [r3, #0]
 800e95e:	4a49      	ldr	r2, [pc, #292]	@ (800ea84 <HAL_TIM_ConfigClockSource+0x67c>)
 800e960:	4293      	cmp	r3, r2
 800e962:	d018      	beq.n	800e996 <HAL_TIM_ConfigClockSource+0x58e>
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	681b      	ldr	r3, [r3, #0]
 800e968:	4a47      	ldr	r2, [pc, #284]	@ (800ea88 <HAL_TIM_ConfigClockSource+0x680>)
 800e96a:	4293      	cmp	r3, r2
 800e96c:	d013      	beq.n	800e996 <HAL_TIM_ConfigClockSource+0x58e>
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	681b      	ldr	r3, [r3, #0]
 800e972:	4a46      	ldr	r2, [pc, #280]	@ (800ea8c <HAL_TIM_ConfigClockSource+0x684>)
 800e974:	4293      	cmp	r3, r2
 800e976:	d00e      	beq.n	800e996 <HAL_TIM_ConfigClockSource+0x58e>
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	681b      	ldr	r3, [r3, #0]
 800e97c:	4a44      	ldr	r2, [pc, #272]	@ (800ea90 <HAL_TIM_ConfigClockSource+0x688>)
 800e97e:	4293      	cmp	r3, r2
 800e980:	d009      	beq.n	800e996 <HAL_TIM_ConfigClockSource+0x58e>
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	681b      	ldr	r3, [r3, #0]
 800e986:	4a43      	ldr	r2, [pc, #268]	@ (800ea94 <HAL_TIM_ConfigClockSource+0x68c>)
 800e988:	4293      	cmp	r3, r2
 800e98a:	d004      	beq.n	800e996 <HAL_TIM_ConfigClockSource+0x58e>
 800e98c:	f241 51b5 	movw	r1, #5557	@ 0x15b5
 800e990:	4841      	ldr	r0, [pc, #260]	@ (800ea98 <HAL_TIM_ConfigClockSource+0x690>)
 800e992:	f7f8 fecf 	bl	8007734 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800e996:	683b      	ldr	r3, [r7, #0]
 800e998:	685b      	ldr	r3, [r3, #4]
 800e99a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e99e:	d014      	beq.n	800e9ca <HAL_TIM_ConfigClockSource+0x5c2>
 800e9a0:	683b      	ldr	r3, [r7, #0]
 800e9a2:	685b      	ldr	r3, [r3, #4]
 800e9a4:	2b00      	cmp	r3, #0
 800e9a6:	d010      	beq.n	800e9ca <HAL_TIM_ConfigClockSource+0x5c2>
 800e9a8:	683b      	ldr	r3, [r7, #0]
 800e9aa:	685b      	ldr	r3, [r3, #4]
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	d00c      	beq.n	800e9ca <HAL_TIM_ConfigClockSource+0x5c2>
 800e9b0:	683b      	ldr	r3, [r7, #0]
 800e9b2:	685b      	ldr	r3, [r3, #4]
 800e9b4:	2b02      	cmp	r3, #2
 800e9b6:	d008      	beq.n	800e9ca <HAL_TIM_ConfigClockSource+0x5c2>
 800e9b8:	683b      	ldr	r3, [r7, #0]
 800e9ba:	685b      	ldr	r3, [r3, #4]
 800e9bc:	2b0a      	cmp	r3, #10
 800e9be:	d004      	beq.n	800e9ca <HAL_TIM_ConfigClockSource+0x5c2>
 800e9c0:	f241 51b8 	movw	r1, #5560	@ 0x15b8
 800e9c4:	4834      	ldr	r0, [pc, #208]	@ (800ea98 <HAL_TIM_ConfigClockSource+0x690>)
 800e9c6:	f7f8 feb5 	bl	8007734 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800e9ca:	683b      	ldr	r3, [r7, #0]
 800e9cc:	68db      	ldr	r3, [r3, #12]
 800e9ce:	2b0f      	cmp	r3, #15
 800e9d0:	d904      	bls.n	800e9dc <HAL_TIM_ConfigClockSource+0x5d4>
 800e9d2:	f241 51b9 	movw	r1, #5561	@ 0x15b9
 800e9d6:	4830      	ldr	r0, [pc, #192]	@ (800ea98 <HAL_TIM_ConfigClockSource+0x690>)
 800e9d8:	f7f8 feac 	bl	8007734 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e9e0:	683b      	ldr	r3, [r7, #0]
 800e9e2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e9e4:	683b      	ldr	r3, [r7, #0]
 800e9e6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e9e8:	461a      	mov	r2, r3
 800e9ea:	f000 fc85 	bl	800f2f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	681b      	ldr	r3, [r3, #0]
 800e9f2:	2140      	movs	r1, #64	@ 0x40
 800e9f4:	4618      	mov	r0, r3
 800e9f6:	f000 fcde 	bl	800f3b6 <TIM_ITRx_SetConfig>
      break;
 800e9fa:	e034      	b.n	800ea66 <HAL_TIM_ConfigClockSource+0x65e>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	681b      	ldr	r3, [r3, #0]
 800ea00:	4a1f      	ldr	r2, [pc, #124]	@ (800ea80 <HAL_TIM_ConfigClockSource+0x678>)
 800ea02:	4293      	cmp	r3, r2
 800ea04:	d022      	beq.n	800ea4c <HAL_TIM_ConfigClockSource+0x644>
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	681b      	ldr	r3, [r3, #0]
 800ea0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ea0e:	d01d      	beq.n	800ea4c <HAL_TIM_ConfigClockSource+0x644>
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	681b      	ldr	r3, [r3, #0]
 800ea14:	4a1b      	ldr	r2, [pc, #108]	@ (800ea84 <HAL_TIM_ConfigClockSource+0x67c>)
 800ea16:	4293      	cmp	r3, r2
 800ea18:	d018      	beq.n	800ea4c <HAL_TIM_ConfigClockSource+0x644>
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	681b      	ldr	r3, [r3, #0]
 800ea1e:	4a1a      	ldr	r2, [pc, #104]	@ (800ea88 <HAL_TIM_ConfigClockSource+0x680>)
 800ea20:	4293      	cmp	r3, r2
 800ea22:	d013      	beq.n	800ea4c <HAL_TIM_ConfigClockSource+0x644>
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	681b      	ldr	r3, [r3, #0]
 800ea28:	4a18      	ldr	r2, [pc, #96]	@ (800ea8c <HAL_TIM_ConfigClockSource+0x684>)
 800ea2a:	4293      	cmp	r3, r2
 800ea2c:	d00e      	beq.n	800ea4c <HAL_TIM_ConfigClockSource+0x644>
 800ea2e:	687b      	ldr	r3, [r7, #4]
 800ea30:	681b      	ldr	r3, [r3, #0]
 800ea32:	4a17      	ldr	r2, [pc, #92]	@ (800ea90 <HAL_TIM_ConfigClockSource+0x688>)
 800ea34:	4293      	cmp	r3, r2
 800ea36:	d009      	beq.n	800ea4c <HAL_TIM_ConfigClockSource+0x644>
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	681b      	ldr	r3, [r3, #0]
 800ea3c:	4a15      	ldr	r2, [pc, #84]	@ (800ea94 <HAL_TIM_ConfigClockSource+0x68c>)
 800ea3e:	4293      	cmp	r3, r2
 800ea40:	d004      	beq.n	800ea4c <HAL_TIM_ConfigClockSource+0x644>
 800ea42:	f241 51c8 	movw	r1, #5576	@ 0x15c8
 800ea46:	4814      	ldr	r0, [pc, #80]	@ (800ea98 <HAL_TIM_ConfigClockSource+0x690>)
 800ea48:	f7f8 fe74 	bl	8007734 <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ea4c:	687b      	ldr	r3, [r7, #4]
 800ea4e:	681a      	ldr	r2, [r3, #0]
 800ea50:	683b      	ldr	r3, [r7, #0]
 800ea52:	681b      	ldr	r3, [r3, #0]
 800ea54:	4619      	mov	r1, r3
 800ea56:	4610      	mov	r0, r2
 800ea58:	f000 fcad 	bl	800f3b6 <TIM_ITRx_SetConfig>
      break;
 800ea5c:	e003      	b.n	800ea66 <HAL_TIM_ConfigClockSource+0x65e>
    }

    default:
      status = HAL_ERROR;
 800ea5e:	2301      	movs	r3, #1
 800ea60:	73fb      	strb	r3, [r7, #15]
      break;
 800ea62:	e000      	b.n	800ea66 <HAL_TIM_ConfigClockSource+0x65e>
      break;
 800ea64:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	2201      	movs	r2, #1
 800ea6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	2200      	movs	r2, #0
 800ea72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ea76:	7bfb      	ldrb	r3, [r7, #15]
}
 800ea78:	4618      	mov	r0, r3
 800ea7a:	3710      	adds	r7, #16
 800ea7c:	46bd      	mov	sp, r7
 800ea7e:	bd80      	pop	{r7, pc}
 800ea80:	40012c00 	.word	0x40012c00
 800ea84:	40000400 	.word	0x40000400
 800ea88:	40000800 	.word	0x40000800
 800ea8c:	40000c00 	.word	0x40000c00
 800ea90:	40013400 	.word	0x40013400
 800ea94:	40014000 	.word	0x40014000
 800ea98:	080125d8 	.word	0x080125d8

0800ea9c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ea9c:	b480      	push	{r7}
 800ea9e:	b083      	sub	sp, #12
 800eaa0:	af00      	add	r7, sp, #0
 800eaa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800eaa4:	bf00      	nop
 800eaa6:	370c      	adds	r7, #12
 800eaa8:	46bd      	mov	sp, r7
 800eaaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaae:	4770      	bx	lr

0800eab0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800eab0:	b480      	push	{r7}
 800eab2:	b083      	sub	sp, #12
 800eab4:	af00      	add	r7, sp, #0
 800eab6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800eab8:	bf00      	nop
 800eaba:	370c      	adds	r7, #12
 800eabc:	46bd      	mov	sp, r7
 800eabe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eac2:	4770      	bx	lr

0800eac4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800eac4:	b480      	push	{r7}
 800eac6:	b083      	sub	sp, #12
 800eac8:	af00      	add	r7, sp, #0
 800eaca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800eacc:	bf00      	nop
 800eace:	370c      	adds	r7, #12
 800ead0:	46bd      	mov	sp, r7
 800ead2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ead6:	4770      	bx	lr

0800ead8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ead8:	b480      	push	{r7}
 800eada:	b083      	sub	sp, #12
 800eadc:	af00      	add	r7, sp, #0
 800eade:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800eae0:	bf00      	nop
 800eae2:	370c      	adds	r7, #12
 800eae4:	46bd      	mov	sp, r7
 800eae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaea:	4770      	bx	lr

0800eaec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800eaec:	b480      	push	{r7}
 800eaee:	b085      	sub	sp, #20
 800eaf0:	af00      	add	r7, sp, #0
 800eaf2:	6078      	str	r0, [r7, #4]
 800eaf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	681b      	ldr	r3, [r3, #0]
 800eafa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	4a46      	ldr	r2, [pc, #280]	@ (800ec18 <TIM_Base_SetConfig+0x12c>)
 800eb00:	4293      	cmp	r3, r2
 800eb02:	d013      	beq.n	800eb2c <TIM_Base_SetConfig+0x40>
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800eb0a:	d00f      	beq.n	800eb2c <TIM_Base_SetConfig+0x40>
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	4a43      	ldr	r2, [pc, #268]	@ (800ec1c <TIM_Base_SetConfig+0x130>)
 800eb10:	4293      	cmp	r3, r2
 800eb12:	d00b      	beq.n	800eb2c <TIM_Base_SetConfig+0x40>
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	4a42      	ldr	r2, [pc, #264]	@ (800ec20 <TIM_Base_SetConfig+0x134>)
 800eb18:	4293      	cmp	r3, r2
 800eb1a:	d007      	beq.n	800eb2c <TIM_Base_SetConfig+0x40>
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	4a41      	ldr	r2, [pc, #260]	@ (800ec24 <TIM_Base_SetConfig+0x138>)
 800eb20:	4293      	cmp	r3, r2
 800eb22:	d003      	beq.n	800eb2c <TIM_Base_SetConfig+0x40>
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	4a40      	ldr	r2, [pc, #256]	@ (800ec28 <TIM_Base_SetConfig+0x13c>)
 800eb28:	4293      	cmp	r3, r2
 800eb2a:	d108      	bne.n	800eb3e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800eb2c:	68fb      	ldr	r3, [r7, #12]
 800eb2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eb32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800eb34:	683b      	ldr	r3, [r7, #0]
 800eb36:	685b      	ldr	r3, [r3, #4]
 800eb38:	68fa      	ldr	r2, [r7, #12]
 800eb3a:	4313      	orrs	r3, r2
 800eb3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	4a35      	ldr	r2, [pc, #212]	@ (800ec18 <TIM_Base_SetConfig+0x12c>)
 800eb42:	4293      	cmp	r3, r2
 800eb44:	d01f      	beq.n	800eb86 <TIM_Base_SetConfig+0x9a>
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800eb4c:	d01b      	beq.n	800eb86 <TIM_Base_SetConfig+0x9a>
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	4a32      	ldr	r2, [pc, #200]	@ (800ec1c <TIM_Base_SetConfig+0x130>)
 800eb52:	4293      	cmp	r3, r2
 800eb54:	d017      	beq.n	800eb86 <TIM_Base_SetConfig+0x9a>
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	4a31      	ldr	r2, [pc, #196]	@ (800ec20 <TIM_Base_SetConfig+0x134>)
 800eb5a:	4293      	cmp	r3, r2
 800eb5c:	d013      	beq.n	800eb86 <TIM_Base_SetConfig+0x9a>
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	4a30      	ldr	r2, [pc, #192]	@ (800ec24 <TIM_Base_SetConfig+0x138>)
 800eb62:	4293      	cmp	r3, r2
 800eb64:	d00f      	beq.n	800eb86 <TIM_Base_SetConfig+0x9a>
 800eb66:	687b      	ldr	r3, [r7, #4]
 800eb68:	4a2f      	ldr	r2, [pc, #188]	@ (800ec28 <TIM_Base_SetConfig+0x13c>)
 800eb6a:	4293      	cmp	r3, r2
 800eb6c:	d00b      	beq.n	800eb86 <TIM_Base_SetConfig+0x9a>
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	4a2e      	ldr	r2, [pc, #184]	@ (800ec2c <TIM_Base_SetConfig+0x140>)
 800eb72:	4293      	cmp	r3, r2
 800eb74:	d007      	beq.n	800eb86 <TIM_Base_SetConfig+0x9a>
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	4a2d      	ldr	r2, [pc, #180]	@ (800ec30 <TIM_Base_SetConfig+0x144>)
 800eb7a:	4293      	cmp	r3, r2
 800eb7c:	d003      	beq.n	800eb86 <TIM_Base_SetConfig+0x9a>
 800eb7e:	687b      	ldr	r3, [r7, #4]
 800eb80:	4a2c      	ldr	r2, [pc, #176]	@ (800ec34 <TIM_Base_SetConfig+0x148>)
 800eb82:	4293      	cmp	r3, r2
 800eb84:	d108      	bne.n	800eb98 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800eb86:	68fb      	ldr	r3, [r7, #12]
 800eb88:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800eb8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800eb8e:	683b      	ldr	r3, [r7, #0]
 800eb90:	68db      	ldr	r3, [r3, #12]
 800eb92:	68fa      	ldr	r2, [r7, #12]
 800eb94:	4313      	orrs	r3, r2
 800eb96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800eb98:	68fb      	ldr	r3, [r7, #12]
 800eb9a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800eb9e:	683b      	ldr	r3, [r7, #0]
 800eba0:	695b      	ldr	r3, [r3, #20]
 800eba2:	4313      	orrs	r3, r2
 800eba4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800eba6:	687b      	ldr	r3, [r7, #4]
 800eba8:	68fa      	ldr	r2, [r7, #12]
 800ebaa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ebac:	683b      	ldr	r3, [r7, #0]
 800ebae:	689a      	ldr	r2, [r3, #8]
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ebb4:	683b      	ldr	r3, [r7, #0]
 800ebb6:	681a      	ldr	r2, [r3, #0]
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	4a16      	ldr	r2, [pc, #88]	@ (800ec18 <TIM_Base_SetConfig+0x12c>)
 800ebc0:	4293      	cmp	r3, r2
 800ebc2:	d00f      	beq.n	800ebe4 <TIM_Base_SetConfig+0xf8>
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	4a18      	ldr	r2, [pc, #96]	@ (800ec28 <TIM_Base_SetConfig+0x13c>)
 800ebc8:	4293      	cmp	r3, r2
 800ebca:	d00b      	beq.n	800ebe4 <TIM_Base_SetConfig+0xf8>
 800ebcc:	687b      	ldr	r3, [r7, #4]
 800ebce:	4a17      	ldr	r2, [pc, #92]	@ (800ec2c <TIM_Base_SetConfig+0x140>)
 800ebd0:	4293      	cmp	r3, r2
 800ebd2:	d007      	beq.n	800ebe4 <TIM_Base_SetConfig+0xf8>
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	4a16      	ldr	r2, [pc, #88]	@ (800ec30 <TIM_Base_SetConfig+0x144>)
 800ebd8:	4293      	cmp	r3, r2
 800ebda:	d003      	beq.n	800ebe4 <TIM_Base_SetConfig+0xf8>
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	4a15      	ldr	r2, [pc, #84]	@ (800ec34 <TIM_Base_SetConfig+0x148>)
 800ebe0:	4293      	cmp	r3, r2
 800ebe2:	d103      	bne.n	800ebec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ebe4:	683b      	ldr	r3, [r7, #0]
 800ebe6:	691a      	ldr	r2, [r3, #16]
 800ebe8:	687b      	ldr	r3, [r7, #4]
 800ebea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	2201      	movs	r2, #1
 800ebf0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800ebf2:	687b      	ldr	r3, [r7, #4]
 800ebf4:	691b      	ldr	r3, [r3, #16]
 800ebf6:	f003 0301 	and.w	r3, r3, #1
 800ebfa:	2b01      	cmp	r3, #1
 800ebfc:	d105      	bne.n	800ec0a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	691b      	ldr	r3, [r3, #16]
 800ec02:	f023 0201 	bic.w	r2, r3, #1
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	611a      	str	r2, [r3, #16]
  }
}
 800ec0a:	bf00      	nop
 800ec0c:	3714      	adds	r7, #20
 800ec0e:	46bd      	mov	sp, r7
 800ec10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec14:	4770      	bx	lr
 800ec16:	bf00      	nop
 800ec18:	40012c00 	.word	0x40012c00
 800ec1c:	40000400 	.word	0x40000400
 800ec20:	40000800 	.word	0x40000800
 800ec24:	40000c00 	.word	0x40000c00
 800ec28:	40013400 	.word	0x40013400
 800ec2c:	40014000 	.word	0x40014000
 800ec30:	40014400 	.word	0x40014400
 800ec34:	40014800 	.word	0x40014800

0800ec38 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ec38:	b580      	push	{r7, lr}
 800ec3a:	b086      	sub	sp, #24
 800ec3c:	af00      	add	r7, sp, #0
 800ec3e:	6078      	str	r0, [r7, #4]
 800ec40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	6a1b      	ldr	r3, [r3, #32]
 800ec46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	6a1b      	ldr	r3, [r3, #32]
 800ec4c:	f023 0201 	bic.w	r2, r3, #1
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	685b      	ldr	r3, [r3, #4]
 800ec58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ec5a:	687b      	ldr	r3, [r7, #4]
 800ec5c:	699b      	ldr	r3, [r3, #24]
 800ec5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ec60:	68fb      	ldr	r3, [r7, #12]
 800ec62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ec66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ec6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ec6c:	68fb      	ldr	r3, [r7, #12]
 800ec6e:	f023 0303 	bic.w	r3, r3, #3
 800ec72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ec74:	683b      	ldr	r3, [r7, #0]
 800ec76:	681b      	ldr	r3, [r3, #0]
 800ec78:	68fa      	ldr	r2, [r7, #12]
 800ec7a:	4313      	orrs	r3, r2
 800ec7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ec7e:	697b      	ldr	r3, [r7, #20]
 800ec80:	f023 0302 	bic.w	r3, r3, #2
 800ec84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ec86:	683b      	ldr	r3, [r7, #0]
 800ec88:	689b      	ldr	r3, [r3, #8]
 800ec8a:	697a      	ldr	r2, [r7, #20]
 800ec8c:	4313      	orrs	r3, r2
 800ec8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	4a40      	ldr	r2, [pc, #256]	@ (800ed94 <TIM_OC1_SetConfig+0x15c>)
 800ec94:	4293      	cmp	r3, r2
 800ec96:	d00f      	beq.n	800ecb8 <TIM_OC1_SetConfig+0x80>
 800ec98:	687b      	ldr	r3, [r7, #4]
 800ec9a:	4a3f      	ldr	r2, [pc, #252]	@ (800ed98 <TIM_OC1_SetConfig+0x160>)
 800ec9c:	4293      	cmp	r3, r2
 800ec9e:	d00b      	beq.n	800ecb8 <TIM_OC1_SetConfig+0x80>
 800eca0:	687b      	ldr	r3, [r7, #4]
 800eca2:	4a3e      	ldr	r2, [pc, #248]	@ (800ed9c <TIM_OC1_SetConfig+0x164>)
 800eca4:	4293      	cmp	r3, r2
 800eca6:	d007      	beq.n	800ecb8 <TIM_OC1_SetConfig+0x80>
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	4a3d      	ldr	r2, [pc, #244]	@ (800eda0 <TIM_OC1_SetConfig+0x168>)
 800ecac:	4293      	cmp	r3, r2
 800ecae:	d003      	beq.n	800ecb8 <TIM_OC1_SetConfig+0x80>
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	4a3c      	ldr	r2, [pc, #240]	@ (800eda4 <TIM_OC1_SetConfig+0x16c>)
 800ecb4:	4293      	cmp	r3, r2
 800ecb6:	d119      	bne.n	800ecec <TIM_OC1_SetConfig+0xb4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800ecb8:	683b      	ldr	r3, [r7, #0]
 800ecba:	68db      	ldr	r3, [r3, #12]
 800ecbc:	2b00      	cmp	r3, #0
 800ecbe:	d008      	beq.n	800ecd2 <TIM_OC1_SetConfig+0x9a>
 800ecc0:	683b      	ldr	r3, [r7, #0]
 800ecc2:	68db      	ldr	r3, [r3, #12]
 800ecc4:	2b08      	cmp	r3, #8
 800ecc6:	d004      	beq.n	800ecd2 <TIM_OC1_SetConfig+0x9a>
 800ecc8:	f641 316e 	movw	r1, #7022	@ 0x1b6e
 800eccc:	4836      	ldr	r0, [pc, #216]	@ (800eda8 <TIM_OC1_SetConfig+0x170>)
 800ecce:	f7f8 fd31 	bl	8007734 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ecd2:	697b      	ldr	r3, [r7, #20]
 800ecd4:	f023 0308 	bic.w	r3, r3, #8
 800ecd8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800ecda:	683b      	ldr	r3, [r7, #0]
 800ecdc:	68db      	ldr	r3, [r3, #12]
 800ecde:	697a      	ldr	r2, [r7, #20]
 800ece0:	4313      	orrs	r3, r2
 800ece2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800ece4:	697b      	ldr	r3, [r7, #20]
 800ece6:	f023 0304 	bic.w	r3, r3, #4
 800ecea:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	4a29      	ldr	r2, [pc, #164]	@ (800ed94 <TIM_OC1_SetConfig+0x15c>)
 800ecf0:	4293      	cmp	r3, r2
 800ecf2:	d00f      	beq.n	800ed14 <TIM_OC1_SetConfig+0xdc>
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	4a28      	ldr	r2, [pc, #160]	@ (800ed98 <TIM_OC1_SetConfig+0x160>)
 800ecf8:	4293      	cmp	r3, r2
 800ecfa:	d00b      	beq.n	800ed14 <TIM_OC1_SetConfig+0xdc>
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	4a27      	ldr	r2, [pc, #156]	@ (800ed9c <TIM_OC1_SetConfig+0x164>)
 800ed00:	4293      	cmp	r3, r2
 800ed02:	d007      	beq.n	800ed14 <TIM_OC1_SetConfig+0xdc>
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	4a26      	ldr	r2, [pc, #152]	@ (800eda0 <TIM_OC1_SetConfig+0x168>)
 800ed08:	4293      	cmp	r3, r2
 800ed0a:	d003      	beq.n	800ed14 <TIM_OC1_SetConfig+0xdc>
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	4a25      	ldr	r2, [pc, #148]	@ (800eda4 <TIM_OC1_SetConfig+0x16c>)
 800ed10:	4293      	cmp	r3, r2
 800ed12:	d12d      	bne.n	800ed70 <TIM_OC1_SetConfig+0x138>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800ed14:	683b      	ldr	r3, [r7, #0]
 800ed16:	699b      	ldr	r3, [r3, #24]
 800ed18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ed1c:	d008      	beq.n	800ed30 <TIM_OC1_SetConfig+0xf8>
 800ed1e:	683b      	ldr	r3, [r7, #0]
 800ed20:	699b      	ldr	r3, [r3, #24]
 800ed22:	2b00      	cmp	r3, #0
 800ed24:	d004      	beq.n	800ed30 <TIM_OC1_SetConfig+0xf8>
 800ed26:	f641 317b 	movw	r1, #7035	@ 0x1b7b
 800ed2a:	481f      	ldr	r0, [pc, #124]	@ (800eda8 <TIM_OC1_SetConfig+0x170>)
 800ed2c:	f7f8 fd02 	bl	8007734 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800ed30:	683b      	ldr	r3, [r7, #0]
 800ed32:	695b      	ldr	r3, [r3, #20]
 800ed34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ed38:	d008      	beq.n	800ed4c <TIM_OC1_SetConfig+0x114>
 800ed3a:	683b      	ldr	r3, [r7, #0]
 800ed3c:	695b      	ldr	r3, [r3, #20]
 800ed3e:	2b00      	cmp	r3, #0
 800ed40:	d004      	beq.n	800ed4c <TIM_OC1_SetConfig+0x114>
 800ed42:	f641 317c 	movw	r1, #7036	@ 0x1b7c
 800ed46:	4818      	ldr	r0, [pc, #96]	@ (800eda8 <TIM_OC1_SetConfig+0x170>)
 800ed48:	f7f8 fcf4 	bl	8007734 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ed4c:	693b      	ldr	r3, [r7, #16]
 800ed4e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ed52:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ed54:	693b      	ldr	r3, [r7, #16]
 800ed56:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ed5a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ed5c:	683b      	ldr	r3, [r7, #0]
 800ed5e:	695b      	ldr	r3, [r3, #20]
 800ed60:	693a      	ldr	r2, [r7, #16]
 800ed62:	4313      	orrs	r3, r2
 800ed64:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ed66:	683b      	ldr	r3, [r7, #0]
 800ed68:	699b      	ldr	r3, [r3, #24]
 800ed6a:	693a      	ldr	r2, [r7, #16]
 800ed6c:	4313      	orrs	r3, r2
 800ed6e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	693a      	ldr	r2, [r7, #16]
 800ed74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	68fa      	ldr	r2, [r7, #12]
 800ed7a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ed7c:	683b      	ldr	r3, [r7, #0]
 800ed7e:	685a      	ldr	r2, [r3, #4]
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	697a      	ldr	r2, [r7, #20]
 800ed88:	621a      	str	r2, [r3, #32]
}
 800ed8a:	bf00      	nop
 800ed8c:	3718      	adds	r7, #24
 800ed8e:	46bd      	mov	sp, r7
 800ed90:	bd80      	pop	{r7, pc}
 800ed92:	bf00      	nop
 800ed94:	40012c00 	.word	0x40012c00
 800ed98:	40013400 	.word	0x40013400
 800ed9c:	40014000 	.word	0x40014000
 800eda0:	40014400 	.word	0x40014400
 800eda4:	40014800 	.word	0x40014800
 800eda8:	080125d8 	.word	0x080125d8

0800edac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800edac:	b580      	push	{r7, lr}
 800edae:	b086      	sub	sp, #24
 800edb0:	af00      	add	r7, sp, #0
 800edb2:	6078      	str	r0, [r7, #4]
 800edb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800edb6:	687b      	ldr	r3, [r7, #4]
 800edb8:	6a1b      	ldr	r3, [r3, #32]
 800edba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	6a1b      	ldr	r3, [r3, #32]
 800edc0:	f023 0210 	bic.w	r2, r3, #16
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	685b      	ldr	r3, [r3, #4]
 800edcc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	699b      	ldr	r3, [r3, #24]
 800edd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800edd4:	68fb      	ldr	r3, [r7, #12]
 800edd6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800edda:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800edde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ede0:	68fb      	ldr	r3, [r7, #12]
 800ede2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ede6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ede8:	683b      	ldr	r3, [r7, #0]
 800edea:	681b      	ldr	r3, [r3, #0]
 800edec:	021b      	lsls	r3, r3, #8
 800edee:	68fa      	ldr	r2, [r7, #12]
 800edf0:	4313      	orrs	r3, r2
 800edf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800edf4:	697b      	ldr	r3, [r7, #20]
 800edf6:	f023 0320 	bic.w	r3, r3, #32
 800edfa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800edfc:	683b      	ldr	r3, [r7, #0]
 800edfe:	689b      	ldr	r3, [r3, #8]
 800ee00:	011b      	lsls	r3, r3, #4
 800ee02:	697a      	ldr	r2, [r7, #20]
 800ee04:	4313      	orrs	r3, r2
 800ee06:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	4a3b      	ldr	r2, [pc, #236]	@ (800eef8 <TIM_OC2_SetConfig+0x14c>)
 800ee0c:	4293      	cmp	r3, r2
 800ee0e:	d003      	beq.n	800ee18 <TIM_OC2_SetConfig+0x6c>
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	4a3a      	ldr	r2, [pc, #232]	@ (800eefc <TIM_OC2_SetConfig+0x150>)
 800ee14:	4293      	cmp	r3, r2
 800ee16:	d11a      	bne.n	800ee4e <TIM_OC2_SetConfig+0xa2>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800ee18:	683b      	ldr	r3, [r7, #0]
 800ee1a:	68db      	ldr	r3, [r3, #12]
 800ee1c:	2b00      	cmp	r3, #0
 800ee1e:	d008      	beq.n	800ee32 <TIM_OC2_SetConfig+0x86>
 800ee20:	683b      	ldr	r3, [r7, #0]
 800ee22:	68db      	ldr	r3, [r3, #12]
 800ee24:	2b08      	cmp	r3, #8
 800ee26:	d004      	beq.n	800ee32 <TIM_OC2_SetConfig+0x86>
 800ee28:	f641 31ba 	movw	r1, #7098	@ 0x1bba
 800ee2c:	4834      	ldr	r0, [pc, #208]	@ (800ef00 <TIM_OC2_SetConfig+0x154>)
 800ee2e:	f7f8 fc81 	bl	8007734 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ee32:	697b      	ldr	r3, [r7, #20]
 800ee34:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ee38:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ee3a:	683b      	ldr	r3, [r7, #0]
 800ee3c:	68db      	ldr	r3, [r3, #12]
 800ee3e:	011b      	lsls	r3, r3, #4
 800ee40:	697a      	ldr	r2, [r7, #20]
 800ee42:	4313      	orrs	r3, r2
 800ee44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ee46:	697b      	ldr	r3, [r7, #20]
 800ee48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ee4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	4a29      	ldr	r2, [pc, #164]	@ (800eef8 <TIM_OC2_SetConfig+0x14c>)
 800ee52:	4293      	cmp	r3, r2
 800ee54:	d00f      	beq.n	800ee76 <TIM_OC2_SetConfig+0xca>
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	4a28      	ldr	r2, [pc, #160]	@ (800eefc <TIM_OC2_SetConfig+0x150>)
 800ee5a:	4293      	cmp	r3, r2
 800ee5c:	d00b      	beq.n	800ee76 <TIM_OC2_SetConfig+0xca>
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	4a28      	ldr	r2, [pc, #160]	@ (800ef04 <TIM_OC2_SetConfig+0x158>)
 800ee62:	4293      	cmp	r3, r2
 800ee64:	d007      	beq.n	800ee76 <TIM_OC2_SetConfig+0xca>
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	4a27      	ldr	r2, [pc, #156]	@ (800ef08 <TIM_OC2_SetConfig+0x15c>)
 800ee6a:	4293      	cmp	r3, r2
 800ee6c:	d003      	beq.n	800ee76 <TIM_OC2_SetConfig+0xca>
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	4a26      	ldr	r2, [pc, #152]	@ (800ef0c <TIM_OC2_SetConfig+0x160>)
 800ee72:	4293      	cmp	r3, r2
 800ee74:	d12f      	bne.n	800eed6 <TIM_OC2_SetConfig+0x12a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800ee76:	683b      	ldr	r3, [r7, #0]
 800ee78:	699b      	ldr	r3, [r3, #24]
 800ee7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ee7e:	d008      	beq.n	800ee92 <TIM_OC2_SetConfig+0xe6>
 800ee80:	683b      	ldr	r3, [r7, #0]
 800ee82:	699b      	ldr	r3, [r3, #24]
 800ee84:	2b00      	cmp	r3, #0
 800ee86:	d004      	beq.n	800ee92 <TIM_OC2_SetConfig+0xe6>
 800ee88:	f641 31c7 	movw	r1, #7111	@ 0x1bc7
 800ee8c:	481c      	ldr	r0, [pc, #112]	@ (800ef00 <TIM_OC2_SetConfig+0x154>)
 800ee8e:	f7f8 fc51 	bl	8007734 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800ee92:	683b      	ldr	r3, [r7, #0]
 800ee94:	695b      	ldr	r3, [r3, #20]
 800ee96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ee9a:	d008      	beq.n	800eeae <TIM_OC2_SetConfig+0x102>
 800ee9c:	683b      	ldr	r3, [r7, #0]
 800ee9e:	695b      	ldr	r3, [r3, #20]
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	d004      	beq.n	800eeae <TIM_OC2_SetConfig+0x102>
 800eea4:	f641 31c8 	movw	r1, #7112	@ 0x1bc8
 800eea8:	4815      	ldr	r0, [pc, #84]	@ (800ef00 <TIM_OC2_SetConfig+0x154>)
 800eeaa:	f7f8 fc43 	bl	8007734 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800eeae:	693b      	ldr	r3, [r7, #16]
 800eeb0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800eeb4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800eeb6:	693b      	ldr	r3, [r7, #16]
 800eeb8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800eebc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800eebe:	683b      	ldr	r3, [r7, #0]
 800eec0:	695b      	ldr	r3, [r3, #20]
 800eec2:	009b      	lsls	r3, r3, #2
 800eec4:	693a      	ldr	r2, [r7, #16]
 800eec6:	4313      	orrs	r3, r2
 800eec8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800eeca:	683b      	ldr	r3, [r7, #0]
 800eecc:	699b      	ldr	r3, [r3, #24]
 800eece:	009b      	lsls	r3, r3, #2
 800eed0:	693a      	ldr	r2, [r7, #16]
 800eed2:	4313      	orrs	r3, r2
 800eed4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	693a      	ldr	r2, [r7, #16]
 800eeda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	68fa      	ldr	r2, [r7, #12]
 800eee0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800eee2:	683b      	ldr	r3, [r7, #0]
 800eee4:	685a      	ldr	r2, [r3, #4]
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	697a      	ldr	r2, [r7, #20]
 800eeee:	621a      	str	r2, [r3, #32]
}
 800eef0:	bf00      	nop
 800eef2:	3718      	adds	r7, #24
 800eef4:	46bd      	mov	sp, r7
 800eef6:	bd80      	pop	{r7, pc}
 800eef8:	40012c00 	.word	0x40012c00
 800eefc:	40013400 	.word	0x40013400
 800ef00:	080125d8 	.word	0x080125d8
 800ef04:	40014000 	.word	0x40014000
 800ef08:	40014400 	.word	0x40014400
 800ef0c:	40014800 	.word	0x40014800

0800ef10 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ef10:	b580      	push	{r7, lr}
 800ef12:	b086      	sub	sp, #24
 800ef14:	af00      	add	r7, sp, #0
 800ef16:	6078      	str	r0, [r7, #4]
 800ef18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	6a1b      	ldr	r3, [r3, #32]
 800ef1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	6a1b      	ldr	r3, [r3, #32]
 800ef24:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	685b      	ldr	r3, [r3, #4]
 800ef30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ef32:	687b      	ldr	r3, [r7, #4]
 800ef34:	69db      	ldr	r3, [r3, #28]
 800ef36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ef38:	68fb      	ldr	r3, [r7, #12]
 800ef3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ef3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ef42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ef44:	68fb      	ldr	r3, [r7, #12]
 800ef46:	f023 0303 	bic.w	r3, r3, #3
 800ef4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ef4c:	683b      	ldr	r3, [r7, #0]
 800ef4e:	681b      	ldr	r3, [r3, #0]
 800ef50:	68fa      	ldr	r2, [r7, #12]
 800ef52:	4313      	orrs	r3, r2
 800ef54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ef56:	697b      	ldr	r3, [r7, #20]
 800ef58:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ef5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ef5e:	683b      	ldr	r3, [r7, #0]
 800ef60:	689b      	ldr	r3, [r3, #8]
 800ef62:	021b      	lsls	r3, r3, #8
 800ef64:	697a      	ldr	r2, [r7, #20]
 800ef66:	4313      	orrs	r3, r2
 800ef68:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	4a3b      	ldr	r2, [pc, #236]	@ (800f05c <TIM_OC3_SetConfig+0x14c>)
 800ef6e:	4293      	cmp	r3, r2
 800ef70:	d003      	beq.n	800ef7a <TIM_OC3_SetConfig+0x6a>
 800ef72:	687b      	ldr	r3, [r7, #4]
 800ef74:	4a3a      	ldr	r2, [pc, #232]	@ (800f060 <TIM_OC3_SetConfig+0x150>)
 800ef76:	4293      	cmp	r3, r2
 800ef78:	d11a      	bne.n	800efb0 <TIM_OC3_SetConfig+0xa0>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800ef7a:	683b      	ldr	r3, [r7, #0]
 800ef7c:	68db      	ldr	r3, [r3, #12]
 800ef7e:	2b00      	cmp	r3, #0
 800ef80:	d008      	beq.n	800ef94 <TIM_OC3_SetConfig+0x84>
 800ef82:	683b      	ldr	r3, [r7, #0]
 800ef84:	68db      	ldr	r3, [r3, #12]
 800ef86:	2b08      	cmp	r3, #8
 800ef88:	d004      	beq.n	800ef94 <TIM_OC3_SetConfig+0x84>
 800ef8a:	f641 4105 	movw	r1, #7173	@ 0x1c05
 800ef8e:	4835      	ldr	r0, [pc, #212]	@ (800f064 <TIM_OC3_SetConfig+0x154>)
 800ef90:	f7f8 fbd0 	bl	8007734 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ef94:	697b      	ldr	r3, [r7, #20]
 800ef96:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ef9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ef9c:	683b      	ldr	r3, [r7, #0]
 800ef9e:	68db      	ldr	r3, [r3, #12]
 800efa0:	021b      	lsls	r3, r3, #8
 800efa2:	697a      	ldr	r2, [r7, #20]
 800efa4:	4313      	orrs	r3, r2
 800efa6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800efa8:	697b      	ldr	r3, [r7, #20]
 800efaa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800efae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	4a2a      	ldr	r2, [pc, #168]	@ (800f05c <TIM_OC3_SetConfig+0x14c>)
 800efb4:	4293      	cmp	r3, r2
 800efb6:	d00f      	beq.n	800efd8 <TIM_OC3_SetConfig+0xc8>
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	4a29      	ldr	r2, [pc, #164]	@ (800f060 <TIM_OC3_SetConfig+0x150>)
 800efbc:	4293      	cmp	r3, r2
 800efbe:	d00b      	beq.n	800efd8 <TIM_OC3_SetConfig+0xc8>
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	4a29      	ldr	r2, [pc, #164]	@ (800f068 <TIM_OC3_SetConfig+0x158>)
 800efc4:	4293      	cmp	r3, r2
 800efc6:	d007      	beq.n	800efd8 <TIM_OC3_SetConfig+0xc8>
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	4a28      	ldr	r2, [pc, #160]	@ (800f06c <TIM_OC3_SetConfig+0x15c>)
 800efcc:	4293      	cmp	r3, r2
 800efce:	d003      	beq.n	800efd8 <TIM_OC3_SetConfig+0xc8>
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	4a27      	ldr	r2, [pc, #156]	@ (800f070 <TIM_OC3_SetConfig+0x160>)
 800efd4:	4293      	cmp	r3, r2
 800efd6:	d12f      	bne.n	800f038 <TIM_OC3_SetConfig+0x128>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800efd8:	683b      	ldr	r3, [r7, #0]
 800efda:	699b      	ldr	r3, [r3, #24]
 800efdc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800efe0:	d008      	beq.n	800eff4 <TIM_OC3_SetConfig+0xe4>
 800efe2:	683b      	ldr	r3, [r7, #0]
 800efe4:	699b      	ldr	r3, [r3, #24]
 800efe6:	2b00      	cmp	r3, #0
 800efe8:	d004      	beq.n	800eff4 <TIM_OC3_SetConfig+0xe4>
 800efea:	f641 4112 	movw	r1, #7186	@ 0x1c12
 800efee:	481d      	ldr	r0, [pc, #116]	@ (800f064 <TIM_OC3_SetConfig+0x154>)
 800eff0:	f7f8 fba0 	bl	8007734 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800eff4:	683b      	ldr	r3, [r7, #0]
 800eff6:	695b      	ldr	r3, [r3, #20]
 800eff8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800effc:	d008      	beq.n	800f010 <TIM_OC3_SetConfig+0x100>
 800effe:	683b      	ldr	r3, [r7, #0]
 800f000:	695b      	ldr	r3, [r3, #20]
 800f002:	2b00      	cmp	r3, #0
 800f004:	d004      	beq.n	800f010 <TIM_OC3_SetConfig+0x100>
 800f006:	f641 4113 	movw	r1, #7187	@ 0x1c13
 800f00a:	4816      	ldr	r0, [pc, #88]	@ (800f064 <TIM_OC3_SetConfig+0x154>)
 800f00c:	f7f8 fb92 	bl	8007734 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f010:	693b      	ldr	r3, [r7, #16]
 800f012:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f016:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f018:	693b      	ldr	r3, [r7, #16]
 800f01a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f01e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f020:	683b      	ldr	r3, [r7, #0]
 800f022:	695b      	ldr	r3, [r3, #20]
 800f024:	011b      	lsls	r3, r3, #4
 800f026:	693a      	ldr	r2, [r7, #16]
 800f028:	4313      	orrs	r3, r2
 800f02a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f02c:	683b      	ldr	r3, [r7, #0]
 800f02e:	699b      	ldr	r3, [r3, #24]
 800f030:	011b      	lsls	r3, r3, #4
 800f032:	693a      	ldr	r2, [r7, #16]
 800f034:	4313      	orrs	r3, r2
 800f036:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	693a      	ldr	r2, [r7, #16]
 800f03c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	68fa      	ldr	r2, [r7, #12]
 800f042:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800f044:	683b      	ldr	r3, [r7, #0]
 800f046:	685a      	ldr	r2, [r3, #4]
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	697a      	ldr	r2, [r7, #20]
 800f050:	621a      	str	r2, [r3, #32]
}
 800f052:	bf00      	nop
 800f054:	3718      	adds	r7, #24
 800f056:	46bd      	mov	sp, r7
 800f058:	bd80      	pop	{r7, pc}
 800f05a:	bf00      	nop
 800f05c:	40012c00 	.word	0x40012c00
 800f060:	40013400 	.word	0x40013400
 800f064:	080125d8 	.word	0x080125d8
 800f068:	40014000 	.word	0x40014000
 800f06c:	40014400 	.word	0x40014400
 800f070:	40014800 	.word	0x40014800

0800f074 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f074:	b580      	push	{r7, lr}
 800f076:	b086      	sub	sp, #24
 800f078:	af00      	add	r7, sp, #0
 800f07a:	6078      	str	r0, [r7, #4]
 800f07c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	6a1b      	ldr	r3, [r3, #32]
 800f082:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	6a1b      	ldr	r3, [r3, #32]
 800f088:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	685b      	ldr	r3, [r3, #4]
 800f094:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f096:	687b      	ldr	r3, [r7, #4]
 800f098:	69db      	ldr	r3, [r3, #28]
 800f09a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f09c:	68fb      	ldr	r3, [r7, #12]
 800f09e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800f0a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f0a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f0a8:	68fb      	ldr	r3, [r7, #12]
 800f0aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f0ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f0b0:	683b      	ldr	r3, [r7, #0]
 800f0b2:	681b      	ldr	r3, [r3, #0]
 800f0b4:	021b      	lsls	r3, r3, #8
 800f0b6:	68fa      	ldr	r2, [r7, #12]
 800f0b8:	4313      	orrs	r3, r2
 800f0ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f0bc:	693b      	ldr	r3, [r7, #16]
 800f0be:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f0c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f0c4:	683b      	ldr	r3, [r7, #0]
 800f0c6:	689b      	ldr	r3, [r3, #8]
 800f0c8:	031b      	lsls	r3, r3, #12
 800f0ca:	693a      	ldr	r2, [r7, #16]
 800f0cc:	4313      	orrs	r3, r2
 800f0ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	4a1e      	ldr	r2, [pc, #120]	@ (800f14c <TIM_OC4_SetConfig+0xd8>)
 800f0d4:	4293      	cmp	r3, r2
 800f0d6:	d00f      	beq.n	800f0f8 <TIM_OC4_SetConfig+0x84>
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	4a1d      	ldr	r2, [pc, #116]	@ (800f150 <TIM_OC4_SetConfig+0xdc>)
 800f0dc:	4293      	cmp	r3, r2
 800f0de:	d00b      	beq.n	800f0f8 <TIM_OC4_SetConfig+0x84>
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	4a1c      	ldr	r2, [pc, #112]	@ (800f154 <TIM_OC4_SetConfig+0xe0>)
 800f0e4:	4293      	cmp	r3, r2
 800f0e6:	d007      	beq.n	800f0f8 <TIM_OC4_SetConfig+0x84>
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	4a1b      	ldr	r2, [pc, #108]	@ (800f158 <TIM_OC4_SetConfig+0xe4>)
 800f0ec:	4293      	cmp	r3, r2
 800f0ee:	d003      	beq.n	800f0f8 <TIM_OC4_SetConfig+0x84>
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	4a1a      	ldr	r2, [pc, #104]	@ (800f15c <TIM_OC4_SetConfig+0xe8>)
 800f0f4:	4293      	cmp	r3, r2
 800f0f6:	d117      	bne.n	800f128 <TIM_OC4_SetConfig+0xb4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800f0f8:	683b      	ldr	r3, [r7, #0]
 800f0fa:	695b      	ldr	r3, [r3, #20]
 800f0fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f100:	d008      	beq.n	800f114 <TIM_OC4_SetConfig+0xa0>
 800f102:	683b      	ldr	r3, [r7, #0]
 800f104:	695b      	ldr	r3, [r3, #20]
 800f106:	2b00      	cmp	r3, #0
 800f108:	d004      	beq.n	800f114 <TIM_OC4_SetConfig+0xa0>
 800f10a:	f641 4152 	movw	r1, #7250	@ 0x1c52
 800f10e:	4814      	ldr	r0, [pc, #80]	@ (800f160 <TIM_OC4_SetConfig+0xec>)
 800f110:	f7f8 fb10 	bl	8007734 <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f114:	697b      	ldr	r3, [r7, #20]
 800f116:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f11a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f11c:	683b      	ldr	r3, [r7, #0]
 800f11e:	695b      	ldr	r3, [r3, #20]
 800f120:	019b      	lsls	r3, r3, #6
 800f122:	697a      	ldr	r2, [r7, #20]
 800f124:	4313      	orrs	r3, r2
 800f126:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	697a      	ldr	r2, [r7, #20]
 800f12c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	68fa      	ldr	r2, [r7, #12]
 800f132:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800f134:	683b      	ldr	r3, [r7, #0]
 800f136:	685a      	ldr	r2, [r3, #4]
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	693a      	ldr	r2, [r7, #16]
 800f140:	621a      	str	r2, [r3, #32]
}
 800f142:	bf00      	nop
 800f144:	3718      	adds	r7, #24
 800f146:	46bd      	mov	sp, r7
 800f148:	bd80      	pop	{r7, pc}
 800f14a:	bf00      	nop
 800f14c:	40012c00 	.word	0x40012c00
 800f150:	40013400 	.word	0x40013400
 800f154:	40014000 	.word	0x40014000
 800f158:	40014400 	.word	0x40014400
 800f15c:	40014800 	.word	0x40014800
 800f160:	080125d8 	.word	0x080125d8

0800f164 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f164:	b480      	push	{r7}
 800f166:	b087      	sub	sp, #28
 800f168:	af00      	add	r7, sp, #0
 800f16a:	6078      	str	r0, [r7, #4]
 800f16c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	6a1b      	ldr	r3, [r3, #32]
 800f172:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	6a1b      	ldr	r3, [r3, #32]
 800f178:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800f17c:	687b      	ldr	r3, [r7, #4]
 800f17e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f180:	687b      	ldr	r3, [r7, #4]
 800f182:	685b      	ldr	r3, [r3, #4]
 800f184:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f18a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800f18c:	68fb      	ldr	r3, [r7, #12]
 800f18e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f192:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f196:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f198:	683b      	ldr	r3, [r7, #0]
 800f19a:	681b      	ldr	r3, [r3, #0]
 800f19c:	68fa      	ldr	r2, [r7, #12]
 800f19e:	4313      	orrs	r3, r2
 800f1a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800f1a2:	693b      	ldr	r3, [r7, #16]
 800f1a4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800f1a8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800f1aa:	683b      	ldr	r3, [r7, #0]
 800f1ac:	689b      	ldr	r3, [r3, #8]
 800f1ae:	041b      	lsls	r3, r3, #16
 800f1b0:	693a      	ldr	r2, [r7, #16]
 800f1b2:	4313      	orrs	r3, r2
 800f1b4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	4a17      	ldr	r2, [pc, #92]	@ (800f218 <TIM_OC5_SetConfig+0xb4>)
 800f1ba:	4293      	cmp	r3, r2
 800f1bc:	d00f      	beq.n	800f1de <TIM_OC5_SetConfig+0x7a>
 800f1be:	687b      	ldr	r3, [r7, #4]
 800f1c0:	4a16      	ldr	r2, [pc, #88]	@ (800f21c <TIM_OC5_SetConfig+0xb8>)
 800f1c2:	4293      	cmp	r3, r2
 800f1c4:	d00b      	beq.n	800f1de <TIM_OC5_SetConfig+0x7a>
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	4a15      	ldr	r2, [pc, #84]	@ (800f220 <TIM_OC5_SetConfig+0xbc>)
 800f1ca:	4293      	cmp	r3, r2
 800f1cc:	d007      	beq.n	800f1de <TIM_OC5_SetConfig+0x7a>
 800f1ce:	687b      	ldr	r3, [r7, #4]
 800f1d0:	4a14      	ldr	r2, [pc, #80]	@ (800f224 <TIM_OC5_SetConfig+0xc0>)
 800f1d2:	4293      	cmp	r3, r2
 800f1d4:	d003      	beq.n	800f1de <TIM_OC5_SetConfig+0x7a>
 800f1d6:	687b      	ldr	r3, [r7, #4]
 800f1d8:	4a13      	ldr	r2, [pc, #76]	@ (800f228 <TIM_OC5_SetConfig+0xc4>)
 800f1da:	4293      	cmp	r3, r2
 800f1dc:	d109      	bne.n	800f1f2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800f1de:	697b      	ldr	r3, [r7, #20]
 800f1e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f1e4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800f1e6:	683b      	ldr	r3, [r7, #0]
 800f1e8:	695b      	ldr	r3, [r3, #20]
 800f1ea:	021b      	lsls	r3, r3, #8
 800f1ec:	697a      	ldr	r2, [r7, #20]
 800f1ee:	4313      	orrs	r3, r2
 800f1f0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	697a      	ldr	r2, [r7, #20]
 800f1f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	68fa      	ldr	r2, [r7, #12]
 800f1fc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800f1fe:	683b      	ldr	r3, [r7, #0]
 800f200:	685a      	ldr	r2, [r3, #4]
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	693a      	ldr	r2, [r7, #16]
 800f20a:	621a      	str	r2, [r3, #32]
}
 800f20c:	bf00      	nop
 800f20e:	371c      	adds	r7, #28
 800f210:	46bd      	mov	sp, r7
 800f212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f216:	4770      	bx	lr
 800f218:	40012c00 	.word	0x40012c00
 800f21c:	40013400 	.word	0x40013400
 800f220:	40014000 	.word	0x40014000
 800f224:	40014400 	.word	0x40014400
 800f228:	40014800 	.word	0x40014800

0800f22c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f22c:	b480      	push	{r7}
 800f22e:	b087      	sub	sp, #28
 800f230:	af00      	add	r7, sp, #0
 800f232:	6078      	str	r0, [r7, #4]
 800f234:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	6a1b      	ldr	r3, [r3, #32]
 800f23a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800f23c:	687b      	ldr	r3, [r7, #4]
 800f23e:	6a1b      	ldr	r3, [r3, #32]
 800f240:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f248:	687b      	ldr	r3, [r7, #4]
 800f24a:	685b      	ldr	r3, [r3, #4]
 800f24c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f252:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800f254:	68fb      	ldr	r3, [r7, #12]
 800f256:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800f25a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f25e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f260:	683b      	ldr	r3, [r7, #0]
 800f262:	681b      	ldr	r3, [r3, #0]
 800f264:	021b      	lsls	r3, r3, #8
 800f266:	68fa      	ldr	r2, [r7, #12]
 800f268:	4313      	orrs	r3, r2
 800f26a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800f26c:	693b      	ldr	r3, [r7, #16]
 800f26e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800f272:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800f274:	683b      	ldr	r3, [r7, #0]
 800f276:	689b      	ldr	r3, [r3, #8]
 800f278:	051b      	lsls	r3, r3, #20
 800f27a:	693a      	ldr	r2, [r7, #16]
 800f27c:	4313      	orrs	r3, r2
 800f27e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	4a18      	ldr	r2, [pc, #96]	@ (800f2e4 <TIM_OC6_SetConfig+0xb8>)
 800f284:	4293      	cmp	r3, r2
 800f286:	d00f      	beq.n	800f2a8 <TIM_OC6_SetConfig+0x7c>
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	4a17      	ldr	r2, [pc, #92]	@ (800f2e8 <TIM_OC6_SetConfig+0xbc>)
 800f28c:	4293      	cmp	r3, r2
 800f28e:	d00b      	beq.n	800f2a8 <TIM_OC6_SetConfig+0x7c>
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	4a16      	ldr	r2, [pc, #88]	@ (800f2ec <TIM_OC6_SetConfig+0xc0>)
 800f294:	4293      	cmp	r3, r2
 800f296:	d007      	beq.n	800f2a8 <TIM_OC6_SetConfig+0x7c>
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	4a15      	ldr	r2, [pc, #84]	@ (800f2f0 <TIM_OC6_SetConfig+0xc4>)
 800f29c:	4293      	cmp	r3, r2
 800f29e:	d003      	beq.n	800f2a8 <TIM_OC6_SetConfig+0x7c>
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	4a14      	ldr	r2, [pc, #80]	@ (800f2f4 <TIM_OC6_SetConfig+0xc8>)
 800f2a4:	4293      	cmp	r3, r2
 800f2a6:	d109      	bne.n	800f2bc <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800f2a8:	697b      	ldr	r3, [r7, #20]
 800f2aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800f2ae:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800f2b0:	683b      	ldr	r3, [r7, #0]
 800f2b2:	695b      	ldr	r3, [r3, #20]
 800f2b4:	029b      	lsls	r3, r3, #10
 800f2b6:	697a      	ldr	r2, [r7, #20]
 800f2b8:	4313      	orrs	r3, r2
 800f2ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	697a      	ldr	r2, [r7, #20]
 800f2c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	68fa      	ldr	r2, [r7, #12]
 800f2c6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800f2c8:	683b      	ldr	r3, [r7, #0]
 800f2ca:	685a      	ldr	r2, [r3, #4]
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	693a      	ldr	r2, [r7, #16]
 800f2d4:	621a      	str	r2, [r3, #32]
}
 800f2d6:	bf00      	nop
 800f2d8:	371c      	adds	r7, #28
 800f2da:	46bd      	mov	sp, r7
 800f2dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2e0:	4770      	bx	lr
 800f2e2:	bf00      	nop
 800f2e4:	40012c00 	.word	0x40012c00
 800f2e8:	40013400 	.word	0x40013400
 800f2ec:	40014000 	.word	0x40014000
 800f2f0:	40014400 	.word	0x40014400
 800f2f4:	40014800 	.word	0x40014800

0800f2f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f2f8:	b480      	push	{r7}
 800f2fa:	b087      	sub	sp, #28
 800f2fc:	af00      	add	r7, sp, #0
 800f2fe:	60f8      	str	r0, [r7, #12]
 800f300:	60b9      	str	r1, [r7, #8]
 800f302:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800f304:	68fb      	ldr	r3, [r7, #12]
 800f306:	6a1b      	ldr	r3, [r3, #32]
 800f308:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f30a:	68fb      	ldr	r3, [r7, #12]
 800f30c:	6a1b      	ldr	r3, [r3, #32]
 800f30e:	f023 0201 	bic.w	r2, r3, #1
 800f312:	68fb      	ldr	r3, [r7, #12]
 800f314:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f316:	68fb      	ldr	r3, [r7, #12]
 800f318:	699b      	ldr	r3, [r3, #24]
 800f31a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f31c:	693b      	ldr	r3, [r7, #16]
 800f31e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800f322:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	011b      	lsls	r3, r3, #4
 800f328:	693a      	ldr	r2, [r7, #16]
 800f32a:	4313      	orrs	r3, r2
 800f32c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f32e:	697b      	ldr	r3, [r7, #20]
 800f330:	f023 030a 	bic.w	r3, r3, #10
 800f334:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800f336:	697a      	ldr	r2, [r7, #20]
 800f338:	68bb      	ldr	r3, [r7, #8]
 800f33a:	4313      	orrs	r3, r2
 800f33c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800f33e:	68fb      	ldr	r3, [r7, #12]
 800f340:	693a      	ldr	r2, [r7, #16]
 800f342:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f344:	68fb      	ldr	r3, [r7, #12]
 800f346:	697a      	ldr	r2, [r7, #20]
 800f348:	621a      	str	r2, [r3, #32]
}
 800f34a:	bf00      	nop
 800f34c:	371c      	adds	r7, #28
 800f34e:	46bd      	mov	sp, r7
 800f350:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f354:	4770      	bx	lr

0800f356 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f356:	b480      	push	{r7}
 800f358:	b087      	sub	sp, #28
 800f35a:	af00      	add	r7, sp, #0
 800f35c:	60f8      	str	r0, [r7, #12]
 800f35e:	60b9      	str	r1, [r7, #8]
 800f360:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800f362:	68fb      	ldr	r3, [r7, #12]
 800f364:	6a1b      	ldr	r3, [r3, #32]
 800f366:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f368:	68fb      	ldr	r3, [r7, #12]
 800f36a:	6a1b      	ldr	r3, [r3, #32]
 800f36c:	f023 0210 	bic.w	r2, r3, #16
 800f370:	68fb      	ldr	r3, [r7, #12]
 800f372:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f374:	68fb      	ldr	r3, [r7, #12]
 800f376:	699b      	ldr	r3, [r3, #24]
 800f378:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f37a:	693b      	ldr	r3, [r7, #16]
 800f37c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800f380:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800f382:	687b      	ldr	r3, [r7, #4]
 800f384:	031b      	lsls	r3, r3, #12
 800f386:	693a      	ldr	r2, [r7, #16]
 800f388:	4313      	orrs	r3, r2
 800f38a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f38c:	697b      	ldr	r3, [r7, #20]
 800f38e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800f392:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800f394:	68bb      	ldr	r3, [r7, #8]
 800f396:	011b      	lsls	r3, r3, #4
 800f398:	697a      	ldr	r2, [r7, #20]
 800f39a:	4313      	orrs	r3, r2
 800f39c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f39e:	68fb      	ldr	r3, [r7, #12]
 800f3a0:	693a      	ldr	r2, [r7, #16]
 800f3a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f3a4:	68fb      	ldr	r3, [r7, #12]
 800f3a6:	697a      	ldr	r2, [r7, #20]
 800f3a8:	621a      	str	r2, [r3, #32]
}
 800f3aa:	bf00      	nop
 800f3ac:	371c      	adds	r7, #28
 800f3ae:	46bd      	mov	sp, r7
 800f3b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3b4:	4770      	bx	lr

0800f3b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800f3b6:	b480      	push	{r7}
 800f3b8:	b085      	sub	sp, #20
 800f3ba:	af00      	add	r7, sp, #0
 800f3bc:	6078      	str	r0, [r7, #4]
 800f3be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800f3c0:	687b      	ldr	r3, [r7, #4]
 800f3c2:	689b      	ldr	r3, [r3, #8]
 800f3c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800f3c6:	68fb      	ldr	r3, [r7, #12]
 800f3c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f3cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800f3ce:	683a      	ldr	r2, [r7, #0]
 800f3d0:	68fb      	ldr	r3, [r7, #12]
 800f3d2:	4313      	orrs	r3, r2
 800f3d4:	f043 0307 	orr.w	r3, r3, #7
 800f3d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	68fa      	ldr	r2, [r7, #12]
 800f3de:	609a      	str	r2, [r3, #8]
}
 800f3e0:	bf00      	nop
 800f3e2:	3714      	adds	r7, #20
 800f3e4:	46bd      	mov	sp, r7
 800f3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3ea:	4770      	bx	lr

0800f3ec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800f3ec:	b480      	push	{r7}
 800f3ee:	b087      	sub	sp, #28
 800f3f0:	af00      	add	r7, sp, #0
 800f3f2:	60f8      	str	r0, [r7, #12]
 800f3f4:	60b9      	str	r1, [r7, #8]
 800f3f6:	607a      	str	r2, [r7, #4]
 800f3f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800f3fa:	68fb      	ldr	r3, [r7, #12]
 800f3fc:	689b      	ldr	r3, [r3, #8]
 800f3fe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f400:	697b      	ldr	r3, [r7, #20]
 800f402:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f406:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800f408:	683b      	ldr	r3, [r7, #0]
 800f40a:	021a      	lsls	r2, r3, #8
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	431a      	orrs	r2, r3
 800f410:	68bb      	ldr	r3, [r7, #8]
 800f412:	4313      	orrs	r3, r2
 800f414:	697a      	ldr	r2, [r7, #20]
 800f416:	4313      	orrs	r3, r2
 800f418:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f41a:	68fb      	ldr	r3, [r7, #12]
 800f41c:	697a      	ldr	r2, [r7, #20]
 800f41e:	609a      	str	r2, [r3, #8]
}
 800f420:	bf00      	nop
 800f422:	371c      	adds	r7, #28
 800f424:	46bd      	mov	sp, r7
 800f426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f42a:	4770      	bx	lr

0800f42c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800f42c:	b580      	push	{r7, lr}
 800f42e:	b086      	sub	sp, #24
 800f430:	af00      	add	r7, sp, #0
 800f432:	60f8      	str	r0, [r7, #12]
 800f434:	60b9      	str	r1, [r7, #8]
 800f436:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 800f438:	68fb      	ldr	r3, [r7, #12]
 800f43a:	4a2f      	ldr	r2, [pc, #188]	@ (800f4f8 <TIM_CCxChannelCmd+0xcc>)
 800f43c:	4293      	cmp	r3, r2
 800f43e:	d024      	beq.n	800f48a <TIM_CCxChannelCmd+0x5e>
 800f440:	68fb      	ldr	r3, [r7, #12]
 800f442:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f446:	d020      	beq.n	800f48a <TIM_CCxChannelCmd+0x5e>
 800f448:	68fb      	ldr	r3, [r7, #12]
 800f44a:	4a2c      	ldr	r2, [pc, #176]	@ (800f4fc <TIM_CCxChannelCmd+0xd0>)
 800f44c:	4293      	cmp	r3, r2
 800f44e:	d01c      	beq.n	800f48a <TIM_CCxChannelCmd+0x5e>
 800f450:	68fb      	ldr	r3, [r7, #12]
 800f452:	4a2b      	ldr	r2, [pc, #172]	@ (800f500 <TIM_CCxChannelCmd+0xd4>)
 800f454:	4293      	cmp	r3, r2
 800f456:	d018      	beq.n	800f48a <TIM_CCxChannelCmd+0x5e>
 800f458:	68fb      	ldr	r3, [r7, #12]
 800f45a:	4a2a      	ldr	r2, [pc, #168]	@ (800f504 <TIM_CCxChannelCmd+0xd8>)
 800f45c:	4293      	cmp	r3, r2
 800f45e:	d014      	beq.n	800f48a <TIM_CCxChannelCmd+0x5e>
 800f460:	68fb      	ldr	r3, [r7, #12]
 800f462:	4a29      	ldr	r2, [pc, #164]	@ (800f508 <TIM_CCxChannelCmd+0xdc>)
 800f464:	4293      	cmp	r3, r2
 800f466:	d010      	beq.n	800f48a <TIM_CCxChannelCmd+0x5e>
 800f468:	68fb      	ldr	r3, [r7, #12]
 800f46a:	4a28      	ldr	r2, [pc, #160]	@ (800f50c <TIM_CCxChannelCmd+0xe0>)
 800f46c:	4293      	cmp	r3, r2
 800f46e:	d00c      	beq.n	800f48a <TIM_CCxChannelCmd+0x5e>
 800f470:	68fb      	ldr	r3, [r7, #12]
 800f472:	4a27      	ldr	r2, [pc, #156]	@ (800f510 <TIM_CCxChannelCmd+0xe4>)
 800f474:	4293      	cmp	r3, r2
 800f476:	d008      	beq.n	800f48a <TIM_CCxChannelCmd+0x5e>
 800f478:	68fb      	ldr	r3, [r7, #12]
 800f47a:	4a26      	ldr	r2, [pc, #152]	@ (800f514 <TIM_CCxChannelCmd+0xe8>)
 800f47c:	4293      	cmp	r3, r2
 800f47e:	d004      	beq.n	800f48a <TIM_CCxChannelCmd+0x5e>
 800f480:	f641 61ac 	movw	r1, #7852	@ 0x1eac
 800f484:	4824      	ldr	r0, [pc, #144]	@ (800f518 <TIM_CCxChannelCmd+0xec>)
 800f486:	f7f8 f955 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 800f48a:	68bb      	ldr	r3, [r7, #8]
 800f48c:	2b00      	cmp	r3, #0
 800f48e:	d016      	beq.n	800f4be <TIM_CCxChannelCmd+0x92>
 800f490:	68bb      	ldr	r3, [r7, #8]
 800f492:	2b04      	cmp	r3, #4
 800f494:	d013      	beq.n	800f4be <TIM_CCxChannelCmd+0x92>
 800f496:	68bb      	ldr	r3, [r7, #8]
 800f498:	2b08      	cmp	r3, #8
 800f49a:	d010      	beq.n	800f4be <TIM_CCxChannelCmd+0x92>
 800f49c:	68bb      	ldr	r3, [r7, #8]
 800f49e:	2b0c      	cmp	r3, #12
 800f4a0:	d00d      	beq.n	800f4be <TIM_CCxChannelCmd+0x92>
 800f4a2:	68bb      	ldr	r3, [r7, #8]
 800f4a4:	2b10      	cmp	r3, #16
 800f4a6:	d00a      	beq.n	800f4be <TIM_CCxChannelCmd+0x92>
 800f4a8:	68bb      	ldr	r3, [r7, #8]
 800f4aa:	2b14      	cmp	r3, #20
 800f4ac:	d007      	beq.n	800f4be <TIM_CCxChannelCmd+0x92>
 800f4ae:	68bb      	ldr	r3, [r7, #8]
 800f4b0:	2b3c      	cmp	r3, #60	@ 0x3c
 800f4b2:	d004      	beq.n	800f4be <TIM_CCxChannelCmd+0x92>
 800f4b4:	f641 61ad 	movw	r1, #7853	@ 0x1ead
 800f4b8:	4817      	ldr	r0, [pc, #92]	@ (800f518 <TIM_CCxChannelCmd+0xec>)
 800f4ba:	f7f8 f93b 	bl	8007734 <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800f4be:	68bb      	ldr	r3, [r7, #8]
 800f4c0:	f003 031f 	and.w	r3, r3, #31
 800f4c4:	2201      	movs	r2, #1
 800f4c6:	fa02 f303 	lsl.w	r3, r2, r3
 800f4ca:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800f4cc:	68fb      	ldr	r3, [r7, #12]
 800f4ce:	6a1a      	ldr	r2, [r3, #32]
 800f4d0:	697b      	ldr	r3, [r7, #20]
 800f4d2:	43db      	mvns	r3, r3
 800f4d4:	401a      	ands	r2, r3
 800f4d6:	68fb      	ldr	r3, [r7, #12]
 800f4d8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800f4da:	68fb      	ldr	r3, [r7, #12]
 800f4dc:	6a1a      	ldr	r2, [r3, #32]
 800f4de:	68bb      	ldr	r3, [r7, #8]
 800f4e0:	f003 031f 	and.w	r3, r3, #31
 800f4e4:	6879      	ldr	r1, [r7, #4]
 800f4e6:	fa01 f303 	lsl.w	r3, r1, r3
 800f4ea:	431a      	orrs	r2, r3
 800f4ec:	68fb      	ldr	r3, [r7, #12]
 800f4ee:	621a      	str	r2, [r3, #32]
}
 800f4f0:	bf00      	nop
 800f4f2:	3718      	adds	r7, #24
 800f4f4:	46bd      	mov	sp, r7
 800f4f6:	bd80      	pop	{r7, pc}
 800f4f8:	40012c00 	.word	0x40012c00
 800f4fc:	40000400 	.word	0x40000400
 800f500:	40000800 	.word	0x40000800
 800f504:	40000c00 	.word	0x40000c00
 800f508:	40013400 	.word	0x40013400
 800f50c:	40014000 	.word	0x40014000
 800f510:	40014400 	.word	0x40014400
 800f514:	40014800 	.word	0x40014800
 800f518:	080125d8 	.word	0x080125d8

0800f51c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f51c:	b580      	push	{r7, lr}
 800f51e:	b084      	sub	sp, #16
 800f520:	af00      	add	r7, sp, #0
 800f522:	6078      	str	r0, [r7, #4]
 800f524:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	681b      	ldr	r3, [r3, #0]
 800f52a:	4a34      	ldr	r2, [pc, #208]	@ (800f5fc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800f52c:	4293      	cmp	r3, r2
 800f52e:	d02c      	beq.n	800f58a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	681b      	ldr	r3, [r3, #0]
 800f534:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f538:	d027      	beq.n	800f58a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	681b      	ldr	r3, [r3, #0]
 800f53e:	4a30      	ldr	r2, [pc, #192]	@ (800f600 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800f540:	4293      	cmp	r3, r2
 800f542:	d022      	beq.n	800f58a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	681b      	ldr	r3, [r3, #0]
 800f548:	4a2e      	ldr	r2, [pc, #184]	@ (800f604 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800f54a:	4293      	cmp	r3, r2
 800f54c:	d01d      	beq.n	800f58a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800f54e:	687b      	ldr	r3, [r7, #4]
 800f550:	681b      	ldr	r3, [r3, #0]
 800f552:	4a2d      	ldr	r2, [pc, #180]	@ (800f608 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800f554:	4293      	cmp	r3, r2
 800f556:	d018      	beq.n	800f58a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	681b      	ldr	r3, [r3, #0]
 800f55c:	4a2b      	ldr	r2, [pc, #172]	@ (800f60c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800f55e:	4293      	cmp	r3, r2
 800f560:	d013      	beq.n	800f58a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800f562:	687b      	ldr	r3, [r7, #4]
 800f564:	681b      	ldr	r3, [r3, #0]
 800f566:	4a2a      	ldr	r2, [pc, #168]	@ (800f610 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800f568:	4293      	cmp	r3, r2
 800f56a:	d00e      	beq.n	800f58a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	681b      	ldr	r3, [r3, #0]
 800f570:	4a28      	ldr	r2, [pc, #160]	@ (800f614 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800f572:	4293      	cmp	r3, r2
 800f574:	d009      	beq.n	800f58a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	681b      	ldr	r3, [r3, #0]
 800f57a:	4a27      	ldr	r2, [pc, #156]	@ (800f618 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800f57c:	4293      	cmp	r3, r2
 800f57e:	d004      	beq.n	800f58a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800f580:	f240 71ac 	movw	r1, #1964	@ 0x7ac
 800f584:	4825      	ldr	r0, [pc, #148]	@ (800f61c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800f586:	f7f8 f8d5 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800f58a:	683b      	ldr	r3, [r7, #0]
 800f58c:	681b      	ldr	r3, [r3, #0]
 800f58e:	2b00      	cmp	r3, #0
 800f590:	d020      	beq.n	800f5d4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800f592:	683b      	ldr	r3, [r7, #0]
 800f594:	681b      	ldr	r3, [r3, #0]
 800f596:	2b10      	cmp	r3, #16
 800f598:	d01c      	beq.n	800f5d4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800f59a:	683b      	ldr	r3, [r7, #0]
 800f59c:	681b      	ldr	r3, [r3, #0]
 800f59e:	2b20      	cmp	r3, #32
 800f5a0:	d018      	beq.n	800f5d4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800f5a2:	683b      	ldr	r3, [r7, #0]
 800f5a4:	681b      	ldr	r3, [r3, #0]
 800f5a6:	2b30      	cmp	r3, #48	@ 0x30
 800f5a8:	d014      	beq.n	800f5d4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800f5aa:	683b      	ldr	r3, [r7, #0]
 800f5ac:	681b      	ldr	r3, [r3, #0]
 800f5ae:	2b40      	cmp	r3, #64	@ 0x40
 800f5b0:	d010      	beq.n	800f5d4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800f5b2:	683b      	ldr	r3, [r7, #0]
 800f5b4:	681b      	ldr	r3, [r3, #0]
 800f5b6:	2b50      	cmp	r3, #80	@ 0x50
 800f5b8:	d00c      	beq.n	800f5d4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800f5ba:	683b      	ldr	r3, [r7, #0]
 800f5bc:	681b      	ldr	r3, [r3, #0]
 800f5be:	2b60      	cmp	r3, #96	@ 0x60
 800f5c0:	d008      	beq.n	800f5d4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800f5c2:	683b      	ldr	r3, [r7, #0]
 800f5c4:	681b      	ldr	r3, [r3, #0]
 800f5c6:	2b70      	cmp	r3, #112	@ 0x70
 800f5c8:	d004      	beq.n	800f5d4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800f5ca:	f240 71ad 	movw	r1, #1965	@ 0x7ad
 800f5ce:	4813      	ldr	r0, [pc, #76]	@ (800f61c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800f5d0:	f7f8 f8b0 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800f5d4:	683b      	ldr	r3, [r7, #0]
 800f5d6:	689b      	ldr	r3, [r3, #8]
 800f5d8:	2b80      	cmp	r3, #128	@ 0x80
 800f5da:	d008      	beq.n	800f5ee <HAL_TIMEx_MasterConfigSynchronization+0xd2>
 800f5dc:	683b      	ldr	r3, [r7, #0]
 800f5de:	689b      	ldr	r3, [r3, #8]
 800f5e0:	2b00      	cmp	r3, #0
 800f5e2:	d004      	beq.n	800f5ee <HAL_TIMEx_MasterConfigSynchronization+0xd2>
 800f5e4:	f240 71ae 	movw	r1, #1966	@ 0x7ae
 800f5e8:	480c      	ldr	r0, [pc, #48]	@ (800f61c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800f5ea:	f7f8 f8a3 	bl	8007734 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800f5ee:	687b      	ldr	r3, [r7, #4]
 800f5f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f5f4:	2b01      	cmp	r3, #1
 800f5f6:	d113      	bne.n	800f620 <HAL_TIMEx_MasterConfigSynchronization+0x104>
 800f5f8:	2302      	movs	r3, #2
 800f5fa:	e0d3      	b.n	800f7a4 <HAL_TIMEx_MasterConfigSynchronization+0x288>
 800f5fc:	40012c00 	.word	0x40012c00
 800f600:	40000400 	.word	0x40000400
 800f604:	40000800 	.word	0x40000800
 800f608:	40000c00 	.word	0x40000c00
 800f60c:	40001000 	.word	0x40001000
 800f610:	40001400 	.word	0x40001400
 800f614:	40013400 	.word	0x40013400
 800f618:	40014000 	.word	0x40014000
 800f61c:	08012610 	.word	0x08012610
 800f620:	687b      	ldr	r3, [r7, #4]
 800f622:	2201      	movs	r2, #1
 800f624:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	2202      	movs	r2, #2
 800f62c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	681b      	ldr	r3, [r3, #0]
 800f634:	685b      	ldr	r3, [r3, #4]
 800f636:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	681b      	ldr	r3, [r3, #0]
 800f63c:	689b      	ldr	r3, [r3, #8]
 800f63e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800f640:	687b      	ldr	r3, [r7, #4]
 800f642:	681b      	ldr	r3, [r3, #0]
 800f644:	4a59      	ldr	r2, [pc, #356]	@ (800f7ac <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 800f646:	4293      	cmp	r3, r2
 800f648:	d004      	beq.n	800f654 <HAL_TIMEx_MasterConfigSynchronization+0x138>
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	681b      	ldr	r3, [r3, #0]
 800f64e:	4a58      	ldr	r2, [pc, #352]	@ (800f7b0 <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 800f650:	4293      	cmp	r3, r2
 800f652:	d161      	bne.n	800f718 <HAL_TIMEx_MasterConfigSynchronization+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 800f654:	683b      	ldr	r3, [r7, #0]
 800f656:	685b      	ldr	r3, [r3, #4]
 800f658:	2b00      	cmp	r3, #0
 800f65a:	d054      	beq.n	800f706 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f65c:	683b      	ldr	r3, [r7, #0]
 800f65e:	685b      	ldr	r3, [r3, #4]
 800f660:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f664:	d04f      	beq.n	800f706 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f666:	683b      	ldr	r3, [r7, #0]
 800f668:	685b      	ldr	r3, [r3, #4]
 800f66a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f66e:	d04a      	beq.n	800f706 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f670:	683b      	ldr	r3, [r7, #0]
 800f672:	685b      	ldr	r3, [r3, #4]
 800f674:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800f678:	d045      	beq.n	800f706 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f67a:	683b      	ldr	r3, [r7, #0]
 800f67c:	685b      	ldr	r3, [r3, #4]
 800f67e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f682:	d040      	beq.n	800f706 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f684:	683b      	ldr	r3, [r7, #0]
 800f686:	685b      	ldr	r3, [r3, #4]
 800f688:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800f68c:	d03b      	beq.n	800f706 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f68e:	683b      	ldr	r3, [r7, #0]
 800f690:	685b      	ldr	r3, [r3, #4]
 800f692:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f696:	d036      	beq.n	800f706 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f698:	683b      	ldr	r3, [r7, #0]
 800f69a:	685b      	ldr	r3, [r3, #4]
 800f69c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f6a0:	d031      	beq.n	800f706 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f6a2:	683b      	ldr	r3, [r7, #0]
 800f6a4:	685b      	ldr	r3, [r3, #4]
 800f6a6:	f5b3 0fe0 	cmp.w	r3, #7340032	@ 0x700000
 800f6aa:	d02c      	beq.n	800f706 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f6ac:	683b      	ldr	r3, [r7, #0]
 800f6ae:	685b      	ldr	r3, [r3, #4]
 800f6b0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f6b4:	d027      	beq.n	800f706 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f6b6:	683b      	ldr	r3, [r7, #0]
 800f6b8:	685b      	ldr	r3, [r3, #4]
 800f6ba:	f5b3 0f10 	cmp.w	r3, #9437184	@ 0x900000
 800f6be:	d022      	beq.n	800f706 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f6c0:	683b      	ldr	r3, [r7, #0]
 800f6c2:	685b      	ldr	r3, [r3, #4]
 800f6c4:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800f6c8:	d01d      	beq.n	800f706 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f6ca:	683b      	ldr	r3, [r7, #0]
 800f6cc:	685b      	ldr	r3, [r3, #4]
 800f6ce:	f5b3 0f30 	cmp.w	r3, #11534336	@ 0xb00000
 800f6d2:	d018      	beq.n	800f706 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f6d4:	683b      	ldr	r3, [r7, #0]
 800f6d6:	685b      	ldr	r3, [r3, #4]
 800f6d8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800f6dc:	d013      	beq.n	800f706 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f6de:	683b      	ldr	r3, [r7, #0]
 800f6e0:	685b      	ldr	r3, [r3, #4]
 800f6e2:	f5b3 0f50 	cmp.w	r3, #13631488	@ 0xd00000
 800f6e6:	d00e      	beq.n	800f706 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f6e8:	683b      	ldr	r3, [r7, #0]
 800f6ea:	685b      	ldr	r3, [r3, #4]
 800f6ec:	f5b3 0f60 	cmp.w	r3, #14680064	@ 0xe00000
 800f6f0:	d009      	beq.n	800f706 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f6f2:	683b      	ldr	r3, [r7, #0]
 800f6f4:	685b      	ldr	r3, [r3, #4]
 800f6f6:	f5b3 0f70 	cmp.w	r3, #15728640	@ 0xf00000
 800f6fa:	d004      	beq.n	800f706 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f6fc:	f44f 61f8 	mov.w	r1, #1984	@ 0x7c0
 800f700:	482c      	ldr	r0, [pc, #176]	@ (800f7b4 <HAL_TIMEx_MasterConfigSynchronization+0x298>)
 800f702:	f7f8 f817 	bl	8007734 <assert_failed>

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800f706:	68fb      	ldr	r3, [r7, #12]
 800f708:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800f70c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800f70e:	683b      	ldr	r3, [r7, #0]
 800f710:	685b      	ldr	r3, [r3, #4]
 800f712:	68fa      	ldr	r2, [r7, #12]
 800f714:	4313      	orrs	r3, r2
 800f716:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f718:	68fb      	ldr	r3, [r7, #12]
 800f71a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f71e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f720:	683b      	ldr	r3, [r7, #0]
 800f722:	681b      	ldr	r3, [r3, #0]
 800f724:	68fa      	ldr	r2, [r7, #12]
 800f726:	4313      	orrs	r3, r2
 800f728:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800f72a:	687b      	ldr	r3, [r7, #4]
 800f72c:	681b      	ldr	r3, [r3, #0]
 800f72e:	68fa      	ldr	r2, [r7, #12]
 800f730:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	681b      	ldr	r3, [r3, #0]
 800f736:	4a1d      	ldr	r2, [pc, #116]	@ (800f7ac <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 800f738:	4293      	cmp	r3, r2
 800f73a:	d01d      	beq.n	800f778 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	681b      	ldr	r3, [r3, #0]
 800f740:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f744:	d018      	beq.n	800f778 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800f746:	687b      	ldr	r3, [r7, #4]
 800f748:	681b      	ldr	r3, [r3, #0]
 800f74a:	4a1b      	ldr	r2, [pc, #108]	@ (800f7b8 <HAL_TIMEx_MasterConfigSynchronization+0x29c>)
 800f74c:	4293      	cmp	r3, r2
 800f74e:	d013      	beq.n	800f778 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	681b      	ldr	r3, [r3, #0]
 800f754:	4a19      	ldr	r2, [pc, #100]	@ (800f7bc <HAL_TIMEx_MasterConfigSynchronization+0x2a0>)
 800f756:	4293      	cmp	r3, r2
 800f758:	d00e      	beq.n	800f778 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800f75a:	687b      	ldr	r3, [r7, #4]
 800f75c:	681b      	ldr	r3, [r3, #0]
 800f75e:	4a18      	ldr	r2, [pc, #96]	@ (800f7c0 <HAL_TIMEx_MasterConfigSynchronization+0x2a4>)
 800f760:	4293      	cmp	r3, r2
 800f762:	d009      	beq.n	800f778 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	681b      	ldr	r3, [r3, #0]
 800f768:	4a11      	ldr	r2, [pc, #68]	@ (800f7b0 <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 800f76a:	4293      	cmp	r3, r2
 800f76c:	d004      	beq.n	800f778 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800f76e:	687b      	ldr	r3, [r7, #4]
 800f770:	681b      	ldr	r3, [r3, #0]
 800f772:	4a14      	ldr	r2, [pc, #80]	@ (800f7c4 <HAL_TIMEx_MasterConfigSynchronization+0x2a8>)
 800f774:	4293      	cmp	r3, r2
 800f776:	d10c      	bne.n	800f792 <HAL_TIMEx_MasterConfigSynchronization+0x276>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f778:	68bb      	ldr	r3, [r7, #8]
 800f77a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f77e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f780:	683b      	ldr	r3, [r7, #0]
 800f782:	689b      	ldr	r3, [r3, #8]
 800f784:	68ba      	ldr	r2, [r7, #8]
 800f786:	4313      	orrs	r3, r2
 800f788:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f78a:	687b      	ldr	r3, [r7, #4]
 800f78c:	681b      	ldr	r3, [r3, #0]
 800f78e:	68ba      	ldr	r2, [r7, #8]
 800f790:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800f792:	687b      	ldr	r3, [r7, #4]
 800f794:	2201      	movs	r2, #1
 800f796:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f79a:	687b      	ldr	r3, [r7, #4]
 800f79c:	2200      	movs	r2, #0
 800f79e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f7a2:	2300      	movs	r3, #0
}
 800f7a4:	4618      	mov	r0, r3
 800f7a6:	3710      	adds	r7, #16
 800f7a8:	46bd      	mov	sp, r7
 800f7aa:	bd80      	pop	{r7, pc}
 800f7ac:	40012c00 	.word	0x40012c00
 800f7b0:	40013400 	.word	0x40013400
 800f7b4:	08012610 	.word	0x08012610
 800f7b8:	40000400 	.word	0x40000400
 800f7bc:	40000800 	.word	0x40000800
 800f7c0:	40000c00 	.word	0x40000c00
 800f7c4:	40014000 	.word	0x40014000

0800f7c8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800f7c8:	b580      	push	{r7, lr}
 800f7ca:	b084      	sub	sp, #16
 800f7cc:	af00      	add	r7, sp, #0
 800f7ce:	6078      	str	r0, [r7, #4]
 800f7d0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800f7d2:	2300      	movs	r3, #0
 800f7d4:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 800f7d6:	687b      	ldr	r3, [r7, #4]
 800f7d8:	681b      	ldr	r3, [r3, #0]
 800f7da:	4a91      	ldr	r2, [pc, #580]	@ (800fa20 <HAL_TIMEx_ConfigBreakDeadTime+0x258>)
 800f7dc:	4293      	cmp	r3, r2
 800f7de:	d018      	beq.n	800f812 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	681b      	ldr	r3, [r3, #0]
 800f7e4:	4a8f      	ldr	r2, [pc, #572]	@ (800fa24 <HAL_TIMEx_ConfigBreakDeadTime+0x25c>)
 800f7e6:	4293      	cmp	r3, r2
 800f7e8:	d013      	beq.n	800f812 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	681b      	ldr	r3, [r3, #0]
 800f7ee:	4a8e      	ldr	r2, [pc, #568]	@ (800fa28 <HAL_TIMEx_ConfigBreakDeadTime+0x260>)
 800f7f0:	4293      	cmp	r3, r2
 800f7f2:	d00e      	beq.n	800f812 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	681b      	ldr	r3, [r3, #0]
 800f7f8:	4a8c      	ldr	r2, [pc, #560]	@ (800fa2c <HAL_TIMEx_ConfigBreakDeadTime+0x264>)
 800f7fa:	4293      	cmp	r3, r2
 800f7fc:	d009      	beq.n	800f812 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800f7fe:	687b      	ldr	r3, [r7, #4]
 800f800:	681b      	ldr	r3, [r3, #0]
 800f802:	4a8b      	ldr	r2, [pc, #556]	@ (800fa30 <HAL_TIMEx_ConfigBreakDeadTime+0x268>)
 800f804:	4293      	cmp	r3, r2
 800f806:	d004      	beq.n	800f812 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800f808:	f240 71f5 	movw	r1, #2037	@ 0x7f5
 800f80c:	4889      	ldr	r0, [pc, #548]	@ (800fa34 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f80e:	f7f7 ff91 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 800f812:	683b      	ldr	r3, [r7, #0]
 800f814:	681b      	ldr	r3, [r3, #0]
 800f816:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f81a:	d008      	beq.n	800f82e <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 800f81c:	683b      	ldr	r3, [r7, #0]
 800f81e:	681b      	ldr	r3, [r3, #0]
 800f820:	2b00      	cmp	r3, #0
 800f822:	d004      	beq.n	800f82e <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 800f824:	f240 71f6 	movw	r1, #2038	@ 0x7f6
 800f828:	4882      	ldr	r0, [pc, #520]	@ (800fa34 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f82a:	f7f7 ff83 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 800f82e:	683b      	ldr	r3, [r7, #0]
 800f830:	685b      	ldr	r3, [r3, #4]
 800f832:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f836:	d008      	beq.n	800f84a <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 800f838:	683b      	ldr	r3, [r7, #0]
 800f83a:	685b      	ldr	r3, [r3, #4]
 800f83c:	2b00      	cmp	r3, #0
 800f83e:	d004      	beq.n	800f84a <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 800f840:	f240 71f7 	movw	r1, #2039	@ 0x7f7
 800f844:	487b      	ldr	r0, [pc, #492]	@ (800fa34 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f846:	f7f7 ff75 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 800f84a:	683b      	ldr	r3, [r7, #0]
 800f84c:	689b      	ldr	r3, [r3, #8]
 800f84e:	2b00      	cmp	r3, #0
 800f850:	d013      	beq.n	800f87a <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800f852:	683b      	ldr	r3, [r7, #0]
 800f854:	689b      	ldr	r3, [r3, #8]
 800f856:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f85a:	d00e      	beq.n	800f87a <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800f85c:	683b      	ldr	r3, [r7, #0]
 800f85e:	689b      	ldr	r3, [r3, #8]
 800f860:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f864:	d009      	beq.n	800f87a <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800f866:	683b      	ldr	r3, [r7, #0]
 800f868:	689b      	ldr	r3, [r3, #8]
 800f86a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f86e:	d004      	beq.n	800f87a <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800f870:	f44f 61ff 	mov.w	r1, #2040	@ 0x7f8
 800f874:	486f      	ldr	r0, [pc, #444]	@ (800fa34 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f876:	f7f7 ff5d 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 800f87a:	683b      	ldr	r3, [r7, #0]
 800f87c:	68db      	ldr	r3, [r3, #12]
 800f87e:	2bff      	cmp	r3, #255	@ 0xff
 800f880:	d904      	bls.n	800f88c <HAL_TIMEx_ConfigBreakDeadTime+0xc4>
 800f882:	f240 71f9 	movw	r1, #2041	@ 0x7f9
 800f886:	486b      	ldr	r0, [pc, #428]	@ (800fa34 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f888:	f7f7 ff54 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 800f88c:	683b      	ldr	r3, [r7, #0]
 800f88e:	691b      	ldr	r3, [r3, #16]
 800f890:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f894:	d008      	beq.n	800f8a8 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800f896:	683b      	ldr	r3, [r7, #0]
 800f898:	691b      	ldr	r3, [r3, #16]
 800f89a:	2b00      	cmp	r3, #0
 800f89c:	d004      	beq.n	800f8a8 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800f89e:	f240 71fa 	movw	r1, #2042	@ 0x7fa
 800f8a2:	4864      	ldr	r0, [pc, #400]	@ (800fa34 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f8a4:	f7f7 ff46 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 800f8a8:	683b      	ldr	r3, [r7, #0]
 800f8aa:	695b      	ldr	r3, [r3, #20]
 800f8ac:	2b00      	cmp	r3, #0
 800f8ae:	d009      	beq.n	800f8c4 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 800f8b0:	683b      	ldr	r3, [r7, #0]
 800f8b2:	695b      	ldr	r3, [r3, #20]
 800f8b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f8b8:	d004      	beq.n	800f8c4 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 800f8ba:	f240 71fb 	movw	r1, #2043	@ 0x7fb
 800f8be:	485d      	ldr	r0, [pc, #372]	@ (800fa34 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f8c0:	f7f7 ff38 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
 800f8c4:	683b      	ldr	r3, [r7, #0]
 800f8c6:	699b      	ldr	r3, [r3, #24]
 800f8c8:	2b0f      	cmp	r3, #15
 800f8ca:	d904      	bls.n	800f8d6 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800f8cc:	f240 71fc 	movw	r1, #2044	@ 0x7fc
 800f8d0:	4858      	ldr	r0, [pc, #352]	@ (800fa34 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f8d2:	f7f7 ff2f 	bl	8007734 <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 800f8d6:	683b      	ldr	r3, [r7, #0]
 800f8d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f8da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f8de:	d008      	beq.n	800f8f2 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800f8e0:	683b      	ldr	r3, [r7, #0]
 800f8e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f8e4:	2b00      	cmp	r3, #0
 800f8e6:	d004      	beq.n	800f8f2 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800f8e8:	f240 71fd 	movw	r1, #2045	@ 0x7fd
 800f8ec:	4851      	ldr	r0, [pc, #324]	@ (800fa34 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f8ee:	f7f7 ff21 	bl	8007734 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800f8f2:	687b      	ldr	r3, [r7, #4]
 800f8f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f8f8:	2b01      	cmp	r3, #1
 800f8fa:	d101      	bne.n	800f900 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
 800f8fc:	2302      	movs	r3, #2
 800f8fe:	e08a      	b.n	800fa16 <HAL_TIMEx_ConfigBreakDeadTime+0x24e>
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	2201      	movs	r2, #1
 800f904:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800f908:	68fb      	ldr	r3, [r7, #12]
 800f90a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800f90e:	683b      	ldr	r3, [r7, #0]
 800f910:	68db      	ldr	r3, [r3, #12]
 800f912:	4313      	orrs	r3, r2
 800f914:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800f916:	68fb      	ldr	r3, [r7, #12]
 800f918:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800f91c:	683b      	ldr	r3, [r7, #0]
 800f91e:	689b      	ldr	r3, [r3, #8]
 800f920:	4313      	orrs	r3, r2
 800f922:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800f924:	68fb      	ldr	r3, [r7, #12]
 800f926:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800f92a:	683b      	ldr	r3, [r7, #0]
 800f92c:	685b      	ldr	r3, [r3, #4]
 800f92e:	4313      	orrs	r3, r2
 800f930:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800f932:	68fb      	ldr	r3, [r7, #12]
 800f934:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800f938:	683b      	ldr	r3, [r7, #0]
 800f93a:	681b      	ldr	r3, [r3, #0]
 800f93c:	4313      	orrs	r3, r2
 800f93e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800f940:	68fb      	ldr	r3, [r7, #12]
 800f942:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f946:	683b      	ldr	r3, [r7, #0]
 800f948:	691b      	ldr	r3, [r3, #16]
 800f94a:	4313      	orrs	r3, r2
 800f94c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800f94e:	68fb      	ldr	r3, [r7, #12]
 800f950:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800f954:	683b      	ldr	r3, [r7, #0]
 800f956:	695b      	ldr	r3, [r3, #20]
 800f958:	4313      	orrs	r3, r2
 800f95a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800f95c:	68fb      	ldr	r3, [r7, #12]
 800f95e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800f962:	683b      	ldr	r3, [r7, #0]
 800f964:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f966:	4313      	orrs	r3, r2
 800f968:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800f96a:	68fb      	ldr	r3, [r7, #12]
 800f96c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800f970:	683b      	ldr	r3, [r7, #0]
 800f972:	699b      	ldr	r3, [r3, #24]
 800f974:	041b      	lsls	r3, r3, #16
 800f976:	4313      	orrs	r3, r2
 800f978:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	681b      	ldr	r3, [r3, #0]
 800f97e:	4a28      	ldr	r2, [pc, #160]	@ (800fa20 <HAL_TIMEx_ConfigBreakDeadTime+0x258>)
 800f980:	4293      	cmp	r3, r2
 800f982:	d004      	beq.n	800f98e <HAL_TIMEx_ConfigBreakDeadTime+0x1c6>
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	681b      	ldr	r3, [r3, #0]
 800f988:	4a26      	ldr	r2, [pc, #152]	@ (800fa24 <HAL_TIMEx_ConfigBreakDeadTime+0x25c>)
 800f98a:	4293      	cmp	r3, r2
 800f98c:	d13a      	bne.n	800fa04 <HAL_TIMEx_ConfigBreakDeadTime+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
 800f98e:	683b      	ldr	r3, [r7, #0]
 800f990:	69db      	ldr	r3, [r3, #28]
 800f992:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f996:	d008      	beq.n	800f9aa <HAL_TIMEx_ConfigBreakDeadTime+0x1e2>
 800f998:	683b      	ldr	r3, [r7, #0]
 800f99a:	69db      	ldr	r3, [r3, #28]
 800f99c:	2b00      	cmp	r3, #0
 800f99e:	d004      	beq.n	800f9aa <HAL_TIMEx_ConfigBreakDeadTime+0x1e2>
 800f9a0:	f640 0112 	movw	r1, #2066	@ 0x812
 800f9a4:	4823      	ldr	r0, [pc, #140]	@ (800fa34 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f9a6:	f7f7 fec5 	bl	8007734 <assert_failed>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
 800f9aa:	683b      	ldr	r3, [r7, #0]
 800f9ac:	6a1b      	ldr	r3, [r3, #32]
 800f9ae:	2b00      	cmp	r3, #0
 800f9b0:	d009      	beq.n	800f9c6 <HAL_TIMEx_ConfigBreakDeadTime+0x1fe>
 800f9b2:	683b      	ldr	r3, [r7, #0]
 800f9b4:	6a1b      	ldr	r3, [r3, #32]
 800f9b6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f9ba:	d004      	beq.n	800f9c6 <HAL_TIMEx_ConfigBreakDeadTime+0x1fe>
 800f9bc:	f640 0113 	movw	r1, #2067	@ 0x813
 800f9c0:	481c      	ldr	r0, [pc, #112]	@ (800fa34 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f9c2:	f7f7 feb7 	bl	8007734 <assert_failed>
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
 800f9c6:	683b      	ldr	r3, [r7, #0]
 800f9c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f9ca:	2b0f      	cmp	r3, #15
 800f9cc:	d904      	bls.n	800f9d8 <HAL_TIMEx_ConfigBreakDeadTime+0x210>
 800f9ce:	f640 0114 	movw	r1, #2068	@ 0x814
 800f9d2:	4818      	ldr	r0, [pc, #96]	@ (800fa34 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f9d4:	f7f7 feae 	bl	8007734 <assert_failed>

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800f9d8:	68fb      	ldr	r3, [r7, #12]
 800f9da:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800f9de:	683b      	ldr	r3, [r7, #0]
 800f9e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f9e2:	051b      	lsls	r3, r3, #20
 800f9e4:	4313      	orrs	r3, r2
 800f9e6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800f9e8:	68fb      	ldr	r3, [r7, #12]
 800f9ea:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800f9ee:	683b      	ldr	r3, [r7, #0]
 800f9f0:	69db      	ldr	r3, [r3, #28]
 800f9f2:	4313      	orrs	r3, r2
 800f9f4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800f9f6:	68fb      	ldr	r3, [r7, #12]
 800f9f8:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800f9fc:	683b      	ldr	r3, [r7, #0]
 800f9fe:	6a1b      	ldr	r3, [r3, #32]
 800fa00:	4313      	orrs	r3, r2
 800fa02:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	681b      	ldr	r3, [r3, #0]
 800fa08:	68fa      	ldr	r2, [r7, #12]
 800fa0a:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	2200      	movs	r2, #0
 800fa10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800fa14:	2300      	movs	r3, #0
}
 800fa16:	4618      	mov	r0, r3
 800fa18:	3710      	adds	r7, #16
 800fa1a:	46bd      	mov	sp, r7
 800fa1c:	bd80      	pop	{r7, pc}
 800fa1e:	bf00      	nop
 800fa20:	40012c00 	.word	0x40012c00
 800fa24:	40013400 	.word	0x40013400
 800fa28:	40014000 	.word	0x40014000
 800fa2c:	40014400 	.word	0x40014400
 800fa30:	40014800 	.word	0x40014800
 800fa34:	08012610 	.word	0x08012610

0800fa38 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800fa38:	b480      	push	{r7}
 800fa3a:	b083      	sub	sp, #12
 800fa3c:	af00      	add	r7, sp, #0
 800fa3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800fa40:	bf00      	nop
 800fa42:	370c      	adds	r7, #12
 800fa44:	46bd      	mov	sp, r7
 800fa46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa4a:	4770      	bx	lr

0800fa4c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800fa4c:	b480      	push	{r7}
 800fa4e:	b083      	sub	sp, #12
 800fa50:	af00      	add	r7, sp, #0
 800fa52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800fa54:	bf00      	nop
 800fa56:	370c      	adds	r7, #12
 800fa58:	46bd      	mov	sp, r7
 800fa5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa5e:	4770      	bx	lr

0800fa60 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800fa60:	b480      	push	{r7}
 800fa62:	b083      	sub	sp, #12
 800fa64:	af00      	add	r7, sp, #0
 800fa66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800fa68:	bf00      	nop
 800fa6a:	370c      	adds	r7, #12
 800fa6c:	46bd      	mov	sp, r7
 800fa6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa72:	4770      	bx	lr

0800fa74 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800fa74:	b580      	push	{r7, lr}
 800fa76:	b082      	sub	sp, #8
 800fa78:	af00      	add	r7, sp, #0
 800fa7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	2b00      	cmp	r3, #0
 800fa80:	d101      	bne.n	800fa86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800fa82:	2301      	movs	r3, #1
 800fa84:	e08b      	b.n	800fb9e <HAL_UART_Init+0x12a>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	699b      	ldr	r3, [r3, #24]
 800fa8a:	2b00      	cmp	r3, #0
 800fa8c:	d023      	beq.n	800fad6 <HAL_UART_Init+0x62>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	681b      	ldr	r3, [r3, #0]
 800fa92:	4a45      	ldr	r2, [pc, #276]	@ (800fba8 <HAL_UART_Init+0x134>)
 800fa94:	4293      	cmp	r3, r2
 800fa96:	d041      	beq.n	800fb1c <HAL_UART_Init+0xa8>
 800fa98:	687b      	ldr	r3, [r7, #4]
 800fa9a:	681b      	ldr	r3, [r3, #0]
 800fa9c:	4a43      	ldr	r2, [pc, #268]	@ (800fbac <HAL_UART_Init+0x138>)
 800fa9e:	4293      	cmp	r3, r2
 800faa0:	d03c      	beq.n	800fb1c <HAL_UART_Init+0xa8>
 800faa2:	687b      	ldr	r3, [r7, #4]
 800faa4:	681b      	ldr	r3, [r3, #0]
 800faa6:	4a42      	ldr	r2, [pc, #264]	@ (800fbb0 <HAL_UART_Init+0x13c>)
 800faa8:	4293      	cmp	r3, r2
 800faaa:	d037      	beq.n	800fb1c <HAL_UART_Init+0xa8>
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	681b      	ldr	r3, [r3, #0]
 800fab0:	4a40      	ldr	r2, [pc, #256]	@ (800fbb4 <HAL_UART_Init+0x140>)
 800fab2:	4293      	cmp	r3, r2
 800fab4:	d032      	beq.n	800fb1c <HAL_UART_Init+0xa8>
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	681b      	ldr	r3, [r3, #0]
 800faba:	4a3f      	ldr	r2, [pc, #252]	@ (800fbb8 <HAL_UART_Init+0x144>)
 800fabc:	4293      	cmp	r3, r2
 800fabe:	d02d      	beq.n	800fb1c <HAL_UART_Init+0xa8>
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	681b      	ldr	r3, [r3, #0]
 800fac4:	4a3d      	ldr	r2, [pc, #244]	@ (800fbbc <HAL_UART_Init+0x148>)
 800fac6:	4293      	cmp	r3, r2
 800fac8:	d028      	beq.n	800fb1c <HAL_UART_Init+0xa8>
 800faca:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 800face:	483c      	ldr	r0, [pc, #240]	@ (800fbc0 <HAL_UART_Init+0x14c>)
 800fad0:	f7f7 fe30 	bl	8007734 <assert_failed>
 800fad4:	e022      	b.n	800fb1c <HAL_UART_Init+0xa8>
  }
  else
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	681b      	ldr	r3, [r3, #0]
 800fada:	4a33      	ldr	r2, [pc, #204]	@ (800fba8 <HAL_UART_Init+0x134>)
 800fadc:	4293      	cmp	r3, r2
 800fade:	d01d      	beq.n	800fb1c <HAL_UART_Init+0xa8>
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	681b      	ldr	r3, [r3, #0]
 800fae4:	4a31      	ldr	r2, [pc, #196]	@ (800fbac <HAL_UART_Init+0x138>)
 800fae6:	4293      	cmp	r3, r2
 800fae8:	d018      	beq.n	800fb1c <HAL_UART_Init+0xa8>
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	681b      	ldr	r3, [r3, #0]
 800faee:	4a30      	ldr	r2, [pc, #192]	@ (800fbb0 <HAL_UART_Init+0x13c>)
 800faf0:	4293      	cmp	r3, r2
 800faf2:	d013      	beq.n	800fb1c <HAL_UART_Init+0xa8>
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	681b      	ldr	r3, [r3, #0]
 800faf8:	4a2e      	ldr	r2, [pc, #184]	@ (800fbb4 <HAL_UART_Init+0x140>)
 800fafa:	4293      	cmp	r3, r2
 800fafc:	d00e      	beq.n	800fb1c <HAL_UART_Init+0xa8>
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	681b      	ldr	r3, [r3, #0]
 800fb02:	4a2d      	ldr	r2, [pc, #180]	@ (800fbb8 <HAL_UART_Init+0x144>)
 800fb04:	4293      	cmp	r3, r2
 800fb06:	d009      	beq.n	800fb1c <HAL_UART_Init+0xa8>
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	681b      	ldr	r3, [r3, #0]
 800fb0c:	4a2b      	ldr	r2, [pc, #172]	@ (800fbbc <HAL_UART_Init+0x148>)
 800fb0e:	4293      	cmp	r3, r2
 800fb10:	d004      	beq.n	800fb1c <HAL_UART_Init+0xa8>
 800fb12:	f240 1157 	movw	r1, #343	@ 0x157
 800fb16:	482a      	ldr	r0, [pc, #168]	@ (800fbc0 <HAL_UART_Init+0x14c>)
 800fb18:	f7f7 fe0c 	bl	8007734 <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fb20:	2b00      	cmp	r3, #0
 800fb22:	d106      	bne.n	800fb32 <HAL_UART_Init+0xbe>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800fb24:	687b      	ldr	r3, [r7, #4]
 800fb26:	2200      	movs	r2, #0
 800fb28:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800fb2c:	6878      	ldr	r0, [r7, #4]
 800fb2e:	f7f8 fb3b 	bl	80081a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800fb32:	687b      	ldr	r3, [r7, #4]
 800fb34:	2224      	movs	r2, #36	@ 0x24
 800fb36:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800fb38:	687b      	ldr	r3, [r7, #4]
 800fb3a:	681b      	ldr	r3, [r3, #0]
 800fb3c:	681a      	ldr	r2, [r3, #0]
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	681b      	ldr	r3, [r3, #0]
 800fb42:	f022 0201 	bic.w	r2, r2, #1
 800fb46:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800fb48:	687b      	ldr	r3, [r7, #4]
 800fb4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fb4c:	2b00      	cmp	r3, #0
 800fb4e:	d002      	beq.n	800fb56 <HAL_UART_Init+0xe2>
  {
    UART_AdvFeatureConfig(huart);
 800fb50:	6878      	ldr	r0, [r7, #4]
 800fb52:	f000 fc1f 	bl	8010394 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800fb56:	6878      	ldr	r0, [r7, #4]
 800fb58:	f000 f8be 	bl	800fcd8 <UART_SetConfig>
 800fb5c:	4603      	mov	r3, r0
 800fb5e:	2b01      	cmp	r3, #1
 800fb60:	d101      	bne.n	800fb66 <HAL_UART_Init+0xf2>
  {
    return HAL_ERROR;
 800fb62:	2301      	movs	r3, #1
 800fb64:	e01b      	b.n	800fb9e <HAL_UART_Init+0x12a>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800fb66:	687b      	ldr	r3, [r7, #4]
 800fb68:	681b      	ldr	r3, [r3, #0]
 800fb6a:	685a      	ldr	r2, [r3, #4]
 800fb6c:	687b      	ldr	r3, [r7, #4]
 800fb6e:	681b      	ldr	r3, [r3, #0]
 800fb70:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800fb74:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800fb76:	687b      	ldr	r3, [r7, #4]
 800fb78:	681b      	ldr	r3, [r3, #0]
 800fb7a:	689a      	ldr	r2, [r3, #8]
 800fb7c:	687b      	ldr	r3, [r7, #4]
 800fb7e:	681b      	ldr	r3, [r3, #0]
 800fb80:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800fb84:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	681b      	ldr	r3, [r3, #0]
 800fb8a:	681a      	ldr	r2, [r3, #0]
 800fb8c:	687b      	ldr	r3, [r7, #4]
 800fb8e:	681b      	ldr	r3, [r3, #0]
 800fb90:	f042 0201 	orr.w	r2, r2, #1
 800fb94:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800fb96:	6878      	ldr	r0, [r7, #4]
 800fb98:	f000 fd5c 	bl	8010654 <UART_CheckIdleState>
 800fb9c:	4603      	mov	r3, r0
}
 800fb9e:	4618      	mov	r0, r3
 800fba0:	3708      	adds	r7, #8
 800fba2:	46bd      	mov	sp, r7
 800fba4:	bd80      	pop	{r7, pc}
 800fba6:	bf00      	nop
 800fba8:	40013800 	.word	0x40013800
 800fbac:	40004400 	.word	0x40004400
 800fbb0:	40004800 	.word	0x40004800
 800fbb4:	40004c00 	.word	0x40004c00
 800fbb8:	40005000 	.word	0x40005000
 800fbbc:	40008000 	.word	0x40008000
 800fbc0:	0801264c 	.word	0x0801264c

0800fbc4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800fbc4:	b580      	push	{r7, lr}
 800fbc6:	b08a      	sub	sp, #40	@ 0x28
 800fbc8:	af02      	add	r7, sp, #8
 800fbca:	60f8      	str	r0, [r7, #12]
 800fbcc:	60b9      	str	r1, [r7, #8]
 800fbce:	603b      	str	r3, [r7, #0]
 800fbd0:	4613      	mov	r3, r2
 800fbd2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800fbd4:	68fb      	ldr	r3, [r7, #12]
 800fbd6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fbd8:	2b20      	cmp	r3, #32
 800fbda:	d177      	bne.n	800fccc <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800fbdc:	68bb      	ldr	r3, [r7, #8]
 800fbde:	2b00      	cmp	r3, #0
 800fbe0:	d002      	beq.n	800fbe8 <HAL_UART_Transmit+0x24>
 800fbe2:	88fb      	ldrh	r3, [r7, #6]
 800fbe4:	2b00      	cmp	r3, #0
 800fbe6:	d101      	bne.n	800fbec <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800fbe8:	2301      	movs	r3, #1
 800fbea:	e070      	b.n	800fcce <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fbec:	68fb      	ldr	r3, [r7, #12]
 800fbee:	2200      	movs	r2, #0
 800fbf0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800fbf4:	68fb      	ldr	r3, [r7, #12]
 800fbf6:	2221      	movs	r2, #33	@ 0x21
 800fbf8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800fbfa:	f7f8 fbc5 	bl	8008388 <HAL_GetTick>
 800fbfe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800fc00:	68fb      	ldr	r3, [r7, #12]
 800fc02:	88fa      	ldrh	r2, [r7, #6]
 800fc04:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800fc08:	68fb      	ldr	r3, [r7, #12]
 800fc0a:	88fa      	ldrh	r2, [r7, #6]
 800fc0c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800fc10:	68fb      	ldr	r3, [r7, #12]
 800fc12:	689b      	ldr	r3, [r3, #8]
 800fc14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fc18:	d108      	bne.n	800fc2c <HAL_UART_Transmit+0x68>
 800fc1a:	68fb      	ldr	r3, [r7, #12]
 800fc1c:	691b      	ldr	r3, [r3, #16]
 800fc1e:	2b00      	cmp	r3, #0
 800fc20:	d104      	bne.n	800fc2c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800fc22:	2300      	movs	r3, #0
 800fc24:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800fc26:	68bb      	ldr	r3, [r7, #8]
 800fc28:	61bb      	str	r3, [r7, #24]
 800fc2a:	e003      	b.n	800fc34 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800fc2c:	68bb      	ldr	r3, [r7, #8]
 800fc2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800fc30:	2300      	movs	r3, #0
 800fc32:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800fc34:	e02f      	b.n	800fc96 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800fc36:	683b      	ldr	r3, [r7, #0]
 800fc38:	9300      	str	r3, [sp, #0]
 800fc3a:	697b      	ldr	r3, [r7, #20]
 800fc3c:	2200      	movs	r2, #0
 800fc3e:	2180      	movs	r1, #128	@ 0x80
 800fc40:	68f8      	ldr	r0, [r7, #12]
 800fc42:	f000 fdaf 	bl	80107a4 <UART_WaitOnFlagUntilTimeout>
 800fc46:	4603      	mov	r3, r0
 800fc48:	2b00      	cmp	r3, #0
 800fc4a:	d004      	beq.n	800fc56 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800fc4c:	68fb      	ldr	r3, [r7, #12]
 800fc4e:	2220      	movs	r2, #32
 800fc50:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800fc52:	2303      	movs	r3, #3
 800fc54:	e03b      	b.n	800fcce <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800fc56:	69fb      	ldr	r3, [r7, #28]
 800fc58:	2b00      	cmp	r3, #0
 800fc5a:	d10b      	bne.n	800fc74 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800fc5c:	69bb      	ldr	r3, [r7, #24]
 800fc5e:	881a      	ldrh	r2, [r3, #0]
 800fc60:	68fb      	ldr	r3, [r7, #12]
 800fc62:	681b      	ldr	r3, [r3, #0]
 800fc64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800fc68:	b292      	uxth	r2, r2
 800fc6a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800fc6c:	69bb      	ldr	r3, [r7, #24]
 800fc6e:	3302      	adds	r3, #2
 800fc70:	61bb      	str	r3, [r7, #24]
 800fc72:	e007      	b.n	800fc84 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800fc74:	69fb      	ldr	r3, [r7, #28]
 800fc76:	781a      	ldrb	r2, [r3, #0]
 800fc78:	68fb      	ldr	r3, [r7, #12]
 800fc7a:	681b      	ldr	r3, [r3, #0]
 800fc7c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800fc7e:	69fb      	ldr	r3, [r7, #28]
 800fc80:	3301      	adds	r3, #1
 800fc82:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800fc84:	68fb      	ldr	r3, [r7, #12]
 800fc86:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800fc8a:	b29b      	uxth	r3, r3
 800fc8c:	3b01      	subs	r3, #1
 800fc8e:	b29a      	uxth	r2, r3
 800fc90:	68fb      	ldr	r3, [r7, #12]
 800fc92:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800fc96:	68fb      	ldr	r3, [r7, #12]
 800fc98:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800fc9c:	b29b      	uxth	r3, r3
 800fc9e:	2b00      	cmp	r3, #0
 800fca0:	d1c9      	bne.n	800fc36 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800fca2:	683b      	ldr	r3, [r7, #0]
 800fca4:	9300      	str	r3, [sp, #0]
 800fca6:	697b      	ldr	r3, [r7, #20]
 800fca8:	2200      	movs	r2, #0
 800fcaa:	2140      	movs	r1, #64	@ 0x40
 800fcac:	68f8      	ldr	r0, [r7, #12]
 800fcae:	f000 fd79 	bl	80107a4 <UART_WaitOnFlagUntilTimeout>
 800fcb2:	4603      	mov	r3, r0
 800fcb4:	2b00      	cmp	r3, #0
 800fcb6:	d004      	beq.n	800fcc2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800fcb8:	68fb      	ldr	r3, [r7, #12]
 800fcba:	2220      	movs	r2, #32
 800fcbc:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800fcbe:	2303      	movs	r3, #3
 800fcc0:	e005      	b.n	800fcce <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800fcc2:	68fb      	ldr	r3, [r7, #12]
 800fcc4:	2220      	movs	r2, #32
 800fcc6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800fcc8:	2300      	movs	r3, #0
 800fcca:	e000      	b.n	800fcce <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800fccc:	2302      	movs	r3, #2
  }
}
 800fcce:	4618      	mov	r0, r3
 800fcd0:	3720      	adds	r7, #32
 800fcd2:	46bd      	mov	sp, r7
 800fcd4:	bd80      	pop	{r7, pc}
	...

0800fcd8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800fcd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800fcdc:	b08a      	sub	sp, #40	@ 0x28
 800fcde:	af00      	add	r7, sp, #0
 800fce0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800fce2:	2300      	movs	r3, #0
 800fce4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  uint32_t lpuart_ker_ck_pres;
#endif /* USART_PRESC_PRESCALER */
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800fce8:	68fb      	ldr	r3, [r7, #12]
 800fcea:	685b      	ldr	r3, [r3, #4]
 800fcec:	4a9e      	ldr	r2, [pc, #632]	@ (800ff68 <UART_SetConfig+0x290>)
 800fcee:	4293      	cmp	r3, r2
 800fcf0:	d904      	bls.n	800fcfc <UART_SetConfig+0x24>
 800fcf2:	f640 4158 	movw	r1, #3160	@ 0xc58
 800fcf6:	489d      	ldr	r0, [pc, #628]	@ (800ff6c <UART_SetConfig+0x294>)
 800fcf8:	f7f7 fd1c 	bl	8007734 <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800fcfc:	68fb      	ldr	r3, [r7, #12]
 800fcfe:	689b      	ldr	r3, [r3, #8]
 800fd00:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fd04:	d00d      	beq.n	800fd22 <UART_SetConfig+0x4a>
 800fd06:	68fb      	ldr	r3, [r7, #12]
 800fd08:	689b      	ldr	r3, [r3, #8]
 800fd0a:	2b00      	cmp	r3, #0
 800fd0c:	d009      	beq.n	800fd22 <UART_SetConfig+0x4a>
 800fd0e:	68fb      	ldr	r3, [r7, #12]
 800fd10:	689b      	ldr	r3, [r3, #8]
 800fd12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fd16:	d004      	beq.n	800fd22 <UART_SetConfig+0x4a>
 800fd18:	f640 4159 	movw	r1, #3161	@ 0xc59
 800fd1c:	4893      	ldr	r0, [pc, #588]	@ (800ff6c <UART_SetConfig+0x294>)
 800fd1e:	f7f7 fd09 	bl	8007734 <assert_failed>
  if (UART_INSTANCE_LOWPOWER(huart))
 800fd22:	68fb      	ldr	r3, [r7, #12]
 800fd24:	681b      	ldr	r3, [r3, #0]
 800fd26:	4a92      	ldr	r2, [pc, #584]	@ (800ff70 <UART_SetConfig+0x298>)
 800fd28:	4293      	cmp	r3, r2
 800fd2a:	d10e      	bne.n	800fd4a <UART_SetConfig+0x72>
  {
    assert_param(IS_LPUART_STOPBITS(huart->Init.StopBits));
 800fd2c:	68fb      	ldr	r3, [r7, #12]
 800fd2e:	68db      	ldr	r3, [r3, #12]
 800fd30:	2b00      	cmp	r3, #0
 800fd32:	d030      	beq.n	800fd96 <UART_SetConfig+0xbe>
 800fd34:	68fb      	ldr	r3, [r7, #12]
 800fd36:	68db      	ldr	r3, [r3, #12]
 800fd38:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fd3c:	d02b      	beq.n	800fd96 <UART_SetConfig+0xbe>
 800fd3e:	f640 415c 	movw	r1, #3164	@ 0xc5c
 800fd42:	488a      	ldr	r0, [pc, #552]	@ (800ff6c <UART_SetConfig+0x294>)
 800fd44:	f7f7 fcf6 	bl	8007734 <assert_failed>
 800fd48:	e025      	b.n	800fd96 <UART_SetConfig+0xbe>
  }
  else
  {
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800fd4a:	68fb      	ldr	r3, [r7, #12]
 800fd4c:	68db      	ldr	r3, [r3, #12]
 800fd4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fd52:	d012      	beq.n	800fd7a <UART_SetConfig+0xa2>
 800fd54:	68fb      	ldr	r3, [r7, #12]
 800fd56:	68db      	ldr	r3, [r3, #12]
 800fd58:	2b00      	cmp	r3, #0
 800fd5a:	d00e      	beq.n	800fd7a <UART_SetConfig+0xa2>
 800fd5c:	68fb      	ldr	r3, [r7, #12]
 800fd5e:	68db      	ldr	r3, [r3, #12]
 800fd60:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800fd64:	d009      	beq.n	800fd7a <UART_SetConfig+0xa2>
 800fd66:	68fb      	ldr	r3, [r7, #12]
 800fd68:	68db      	ldr	r3, [r3, #12]
 800fd6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fd6e:	d004      	beq.n	800fd7a <UART_SetConfig+0xa2>
 800fd70:	f44f 6146 	mov.w	r1, #3168	@ 0xc60
 800fd74:	487d      	ldr	r0, [pc, #500]	@ (800ff6c <UART_SetConfig+0x294>)
 800fd76:	f7f7 fcdd 	bl	8007734 <assert_failed>
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 800fd7a:	68fb      	ldr	r3, [r7, #12]
 800fd7c:	6a1b      	ldr	r3, [r3, #32]
 800fd7e:	2b00      	cmp	r3, #0
 800fd80:	d009      	beq.n	800fd96 <UART_SetConfig+0xbe>
 800fd82:	68fb      	ldr	r3, [r7, #12]
 800fd84:	6a1b      	ldr	r3, [r3, #32]
 800fd86:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fd8a:	d004      	beq.n	800fd96 <UART_SetConfig+0xbe>
 800fd8c:	f640 4161 	movw	r1, #3169	@ 0xc61
 800fd90:	4876      	ldr	r0, [pc, #472]	@ (800ff6c <UART_SetConfig+0x294>)
 800fd92:	f7f7 fccf 	bl	8007734 <assert_failed>
  }

  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800fd96:	68fb      	ldr	r3, [r7, #12]
 800fd98:	691b      	ldr	r3, [r3, #16]
 800fd9a:	2b00      	cmp	r3, #0
 800fd9c:	d00e      	beq.n	800fdbc <UART_SetConfig+0xe4>
 800fd9e:	68fb      	ldr	r3, [r7, #12]
 800fda0:	691b      	ldr	r3, [r3, #16]
 800fda2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800fda6:	d009      	beq.n	800fdbc <UART_SetConfig+0xe4>
 800fda8:	68fb      	ldr	r3, [r7, #12]
 800fdaa:	691b      	ldr	r3, [r3, #16]
 800fdac:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800fdb0:	d004      	beq.n	800fdbc <UART_SetConfig+0xe4>
 800fdb2:	f640 4164 	movw	r1, #3172	@ 0xc64
 800fdb6:	486d      	ldr	r0, [pc, #436]	@ (800ff6c <UART_SetConfig+0x294>)
 800fdb8:	f7f7 fcbc 	bl	8007734 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800fdbc:	68fb      	ldr	r3, [r7, #12]
 800fdbe:	695b      	ldr	r3, [r3, #20]
 800fdc0:	f023 030c 	bic.w	r3, r3, #12
 800fdc4:	2b00      	cmp	r3, #0
 800fdc6:	d103      	bne.n	800fdd0 <UART_SetConfig+0xf8>
 800fdc8:	68fb      	ldr	r3, [r7, #12]
 800fdca:	695b      	ldr	r3, [r3, #20]
 800fdcc:	2b00      	cmp	r3, #0
 800fdce:	d104      	bne.n	800fdda <UART_SetConfig+0x102>
 800fdd0:	f640 4165 	movw	r1, #3173	@ 0xc65
 800fdd4:	4865      	ldr	r0, [pc, #404]	@ (800ff6c <UART_SetConfig+0x294>)
 800fdd6:	f7f7 fcad 	bl	8007734 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800fdda:	68fb      	ldr	r3, [r7, #12]
 800fddc:	699b      	ldr	r3, [r3, #24]
 800fdde:	2b00      	cmp	r3, #0
 800fde0:	d013      	beq.n	800fe0a <UART_SetConfig+0x132>
 800fde2:	68fb      	ldr	r3, [r7, #12]
 800fde4:	699b      	ldr	r3, [r3, #24]
 800fde6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fdea:	d00e      	beq.n	800fe0a <UART_SetConfig+0x132>
 800fdec:	68fb      	ldr	r3, [r7, #12]
 800fdee:	699b      	ldr	r3, [r3, #24]
 800fdf0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fdf4:	d009      	beq.n	800fe0a <UART_SetConfig+0x132>
 800fdf6:	68fb      	ldr	r3, [r7, #12]
 800fdf8:	699b      	ldr	r3, [r3, #24]
 800fdfa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fdfe:	d004      	beq.n	800fe0a <UART_SetConfig+0x132>
 800fe00:	f640 4166 	movw	r1, #3174	@ 0xc66
 800fe04:	4859      	ldr	r0, [pc, #356]	@ (800ff6c <UART_SetConfig+0x294>)
 800fe06:	f7f7 fc95 	bl	8007734 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800fe0a:	68fb      	ldr	r3, [r7, #12]
 800fe0c:	69db      	ldr	r3, [r3, #28]
 800fe0e:	2b00      	cmp	r3, #0
 800fe10:	d009      	beq.n	800fe26 <UART_SetConfig+0x14e>
 800fe12:	68fb      	ldr	r3, [r7, #12]
 800fe14:	69db      	ldr	r3, [r3, #28]
 800fe16:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800fe1a:	d004      	beq.n	800fe26 <UART_SetConfig+0x14e>
 800fe1c:	f640 4167 	movw	r1, #3175	@ 0xc67
 800fe20:	4852      	ldr	r0, [pc, #328]	@ (800ff6c <UART_SetConfig+0x294>)
 800fe22:	f7f7 fc87 	bl	8007734 <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800fe26:	68fb      	ldr	r3, [r7, #12]
 800fe28:	689a      	ldr	r2, [r3, #8]
 800fe2a:	68fb      	ldr	r3, [r7, #12]
 800fe2c:	691b      	ldr	r3, [r3, #16]
 800fe2e:	431a      	orrs	r2, r3
 800fe30:	68fb      	ldr	r3, [r7, #12]
 800fe32:	695b      	ldr	r3, [r3, #20]
 800fe34:	431a      	orrs	r2, r3
 800fe36:	68fb      	ldr	r3, [r7, #12]
 800fe38:	69db      	ldr	r3, [r3, #28]
 800fe3a:	4313      	orrs	r3, r2
 800fe3c:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800fe3e:	68fb      	ldr	r3, [r7, #12]
 800fe40:	681b      	ldr	r3, [r3, #0]
 800fe42:	681a      	ldr	r2, [r3, #0]
 800fe44:	4b4b      	ldr	r3, [pc, #300]	@ (800ff74 <UART_SetConfig+0x29c>)
 800fe46:	4013      	ands	r3, r2
 800fe48:	68fa      	ldr	r2, [r7, #12]
 800fe4a:	6812      	ldr	r2, [r2, #0]
 800fe4c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800fe4e:	430b      	orrs	r3, r1
 800fe50:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800fe52:	68fb      	ldr	r3, [r7, #12]
 800fe54:	681b      	ldr	r3, [r3, #0]
 800fe56:	685b      	ldr	r3, [r3, #4]
 800fe58:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800fe5c:	68fb      	ldr	r3, [r7, #12]
 800fe5e:	68da      	ldr	r2, [r3, #12]
 800fe60:	68fb      	ldr	r3, [r7, #12]
 800fe62:	681b      	ldr	r3, [r3, #0]
 800fe64:	430a      	orrs	r2, r1
 800fe66:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800fe68:	68fb      	ldr	r3, [r7, #12]
 800fe6a:	699b      	ldr	r3, [r3, #24]
 800fe6c:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800fe6e:	68fb      	ldr	r3, [r7, #12]
 800fe70:	681b      	ldr	r3, [r3, #0]
 800fe72:	4a3f      	ldr	r2, [pc, #252]	@ (800ff70 <UART_SetConfig+0x298>)
 800fe74:	4293      	cmp	r3, r2
 800fe76:	d004      	beq.n	800fe82 <UART_SetConfig+0x1aa>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800fe78:	68fb      	ldr	r3, [r7, #12]
 800fe7a:	6a1b      	ldr	r3, [r3, #32]
 800fe7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fe7e:	4313      	orrs	r3, r2
 800fe80:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800fe82:	68fb      	ldr	r3, [r7, #12]
 800fe84:	681b      	ldr	r3, [r3, #0]
 800fe86:	689b      	ldr	r3, [r3, #8]
 800fe88:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800fe8c:	68fb      	ldr	r3, [r7, #12]
 800fe8e:	681b      	ldr	r3, [r3, #0]
 800fe90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fe92:	430a      	orrs	r2, r1
 800fe94:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800fe96:	68fb      	ldr	r3, [r7, #12]
 800fe98:	681b      	ldr	r3, [r3, #0]
 800fe9a:	4a37      	ldr	r2, [pc, #220]	@ (800ff78 <UART_SetConfig+0x2a0>)
 800fe9c:	4293      	cmp	r3, r2
 800fe9e:	d125      	bne.n	800feec <UART_SetConfig+0x214>
 800fea0:	4b36      	ldr	r3, [pc, #216]	@ (800ff7c <UART_SetConfig+0x2a4>)
 800fea2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fea6:	f003 0303 	and.w	r3, r3, #3
 800feaa:	2b03      	cmp	r3, #3
 800feac:	d81a      	bhi.n	800fee4 <UART_SetConfig+0x20c>
 800feae:	a201      	add	r2, pc, #4	@ (adr r2, 800feb4 <UART_SetConfig+0x1dc>)
 800feb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800feb4:	0800fec5 	.word	0x0800fec5
 800feb8:	0800fed5 	.word	0x0800fed5
 800febc:	0800fecd 	.word	0x0800fecd
 800fec0:	0800fedd 	.word	0x0800fedd
 800fec4:	2301      	movs	r3, #1
 800fec6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800feca:	e114      	b.n	80100f6 <UART_SetConfig+0x41e>
 800fecc:	2302      	movs	r3, #2
 800fece:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800fed2:	e110      	b.n	80100f6 <UART_SetConfig+0x41e>
 800fed4:	2304      	movs	r3, #4
 800fed6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800feda:	e10c      	b.n	80100f6 <UART_SetConfig+0x41e>
 800fedc:	2308      	movs	r3, #8
 800fede:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800fee2:	e108      	b.n	80100f6 <UART_SetConfig+0x41e>
 800fee4:	2310      	movs	r3, #16
 800fee6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800feea:	e104      	b.n	80100f6 <UART_SetConfig+0x41e>
 800feec:	68fb      	ldr	r3, [r7, #12]
 800feee:	681b      	ldr	r3, [r3, #0]
 800fef0:	4a23      	ldr	r2, [pc, #140]	@ (800ff80 <UART_SetConfig+0x2a8>)
 800fef2:	4293      	cmp	r3, r2
 800fef4:	d146      	bne.n	800ff84 <UART_SetConfig+0x2ac>
 800fef6:	4b21      	ldr	r3, [pc, #132]	@ (800ff7c <UART_SetConfig+0x2a4>)
 800fef8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fefc:	f003 030c 	and.w	r3, r3, #12
 800ff00:	2b0c      	cmp	r3, #12
 800ff02:	d82d      	bhi.n	800ff60 <UART_SetConfig+0x288>
 800ff04:	a201      	add	r2, pc, #4	@ (adr r2, 800ff0c <UART_SetConfig+0x234>)
 800ff06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff0a:	bf00      	nop
 800ff0c:	0800ff41 	.word	0x0800ff41
 800ff10:	0800ff61 	.word	0x0800ff61
 800ff14:	0800ff61 	.word	0x0800ff61
 800ff18:	0800ff61 	.word	0x0800ff61
 800ff1c:	0800ff51 	.word	0x0800ff51
 800ff20:	0800ff61 	.word	0x0800ff61
 800ff24:	0800ff61 	.word	0x0800ff61
 800ff28:	0800ff61 	.word	0x0800ff61
 800ff2c:	0800ff49 	.word	0x0800ff49
 800ff30:	0800ff61 	.word	0x0800ff61
 800ff34:	0800ff61 	.word	0x0800ff61
 800ff38:	0800ff61 	.word	0x0800ff61
 800ff3c:	0800ff59 	.word	0x0800ff59
 800ff40:	2300      	movs	r3, #0
 800ff42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ff46:	e0d6      	b.n	80100f6 <UART_SetConfig+0x41e>
 800ff48:	2302      	movs	r3, #2
 800ff4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ff4e:	e0d2      	b.n	80100f6 <UART_SetConfig+0x41e>
 800ff50:	2304      	movs	r3, #4
 800ff52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ff56:	e0ce      	b.n	80100f6 <UART_SetConfig+0x41e>
 800ff58:	2308      	movs	r3, #8
 800ff5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ff5e:	e0ca      	b.n	80100f6 <UART_SetConfig+0x41e>
 800ff60:	2310      	movs	r3, #16
 800ff62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ff66:	e0c6      	b.n	80100f6 <UART_SetConfig+0x41e>
 800ff68:	00989680 	.word	0x00989680
 800ff6c:	0801264c 	.word	0x0801264c
 800ff70:	40008000 	.word	0x40008000
 800ff74:	efff69f3 	.word	0xefff69f3
 800ff78:	40013800 	.word	0x40013800
 800ff7c:	40021000 	.word	0x40021000
 800ff80:	40004400 	.word	0x40004400
 800ff84:	68fb      	ldr	r3, [r7, #12]
 800ff86:	681b      	ldr	r3, [r3, #0]
 800ff88:	4aae      	ldr	r2, [pc, #696]	@ (8010244 <UART_SetConfig+0x56c>)
 800ff8a:	4293      	cmp	r3, r2
 800ff8c:	d125      	bne.n	800ffda <UART_SetConfig+0x302>
 800ff8e:	4bae      	ldr	r3, [pc, #696]	@ (8010248 <UART_SetConfig+0x570>)
 800ff90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ff94:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800ff98:	2b30      	cmp	r3, #48	@ 0x30
 800ff9a:	d016      	beq.n	800ffca <UART_SetConfig+0x2f2>
 800ff9c:	2b30      	cmp	r3, #48	@ 0x30
 800ff9e:	d818      	bhi.n	800ffd2 <UART_SetConfig+0x2fa>
 800ffa0:	2b20      	cmp	r3, #32
 800ffa2:	d00a      	beq.n	800ffba <UART_SetConfig+0x2e2>
 800ffa4:	2b20      	cmp	r3, #32
 800ffa6:	d814      	bhi.n	800ffd2 <UART_SetConfig+0x2fa>
 800ffa8:	2b00      	cmp	r3, #0
 800ffaa:	d002      	beq.n	800ffb2 <UART_SetConfig+0x2da>
 800ffac:	2b10      	cmp	r3, #16
 800ffae:	d008      	beq.n	800ffc2 <UART_SetConfig+0x2ea>
 800ffb0:	e00f      	b.n	800ffd2 <UART_SetConfig+0x2fa>
 800ffb2:	2300      	movs	r3, #0
 800ffb4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ffb8:	e09d      	b.n	80100f6 <UART_SetConfig+0x41e>
 800ffba:	2302      	movs	r3, #2
 800ffbc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ffc0:	e099      	b.n	80100f6 <UART_SetConfig+0x41e>
 800ffc2:	2304      	movs	r3, #4
 800ffc4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ffc8:	e095      	b.n	80100f6 <UART_SetConfig+0x41e>
 800ffca:	2308      	movs	r3, #8
 800ffcc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ffd0:	e091      	b.n	80100f6 <UART_SetConfig+0x41e>
 800ffd2:	2310      	movs	r3, #16
 800ffd4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ffd8:	e08d      	b.n	80100f6 <UART_SetConfig+0x41e>
 800ffda:	68fb      	ldr	r3, [r7, #12]
 800ffdc:	681b      	ldr	r3, [r3, #0]
 800ffde:	4a9b      	ldr	r2, [pc, #620]	@ (801024c <UART_SetConfig+0x574>)
 800ffe0:	4293      	cmp	r3, r2
 800ffe2:	d125      	bne.n	8010030 <UART_SetConfig+0x358>
 800ffe4:	4b98      	ldr	r3, [pc, #608]	@ (8010248 <UART_SetConfig+0x570>)
 800ffe6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ffea:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800ffee:	2bc0      	cmp	r3, #192	@ 0xc0
 800fff0:	d016      	beq.n	8010020 <UART_SetConfig+0x348>
 800fff2:	2bc0      	cmp	r3, #192	@ 0xc0
 800fff4:	d818      	bhi.n	8010028 <UART_SetConfig+0x350>
 800fff6:	2b80      	cmp	r3, #128	@ 0x80
 800fff8:	d00a      	beq.n	8010010 <UART_SetConfig+0x338>
 800fffa:	2b80      	cmp	r3, #128	@ 0x80
 800fffc:	d814      	bhi.n	8010028 <UART_SetConfig+0x350>
 800fffe:	2b00      	cmp	r3, #0
 8010000:	d002      	beq.n	8010008 <UART_SetConfig+0x330>
 8010002:	2b40      	cmp	r3, #64	@ 0x40
 8010004:	d008      	beq.n	8010018 <UART_SetConfig+0x340>
 8010006:	e00f      	b.n	8010028 <UART_SetConfig+0x350>
 8010008:	2300      	movs	r3, #0
 801000a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801000e:	e072      	b.n	80100f6 <UART_SetConfig+0x41e>
 8010010:	2302      	movs	r3, #2
 8010012:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010016:	e06e      	b.n	80100f6 <UART_SetConfig+0x41e>
 8010018:	2304      	movs	r3, #4
 801001a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801001e:	e06a      	b.n	80100f6 <UART_SetConfig+0x41e>
 8010020:	2308      	movs	r3, #8
 8010022:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010026:	e066      	b.n	80100f6 <UART_SetConfig+0x41e>
 8010028:	2310      	movs	r3, #16
 801002a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801002e:	e062      	b.n	80100f6 <UART_SetConfig+0x41e>
 8010030:	68fb      	ldr	r3, [r7, #12]
 8010032:	681b      	ldr	r3, [r3, #0]
 8010034:	4a86      	ldr	r2, [pc, #536]	@ (8010250 <UART_SetConfig+0x578>)
 8010036:	4293      	cmp	r3, r2
 8010038:	d12a      	bne.n	8010090 <UART_SetConfig+0x3b8>
 801003a:	4b83      	ldr	r3, [pc, #524]	@ (8010248 <UART_SetConfig+0x570>)
 801003c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010040:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8010044:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010048:	d01a      	beq.n	8010080 <UART_SetConfig+0x3a8>
 801004a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801004e:	d81b      	bhi.n	8010088 <UART_SetConfig+0x3b0>
 8010050:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010054:	d00c      	beq.n	8010070 <UART_SetConfig+0x398>
 8010056:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801005a:	d815      	bhi.n	8010088 <UART_SetConfig+0x3b0>
 801005c:	2b00      	cmp	r3, #0
 801005e:	d003      	beq.n	8010068 <UART_SetConfig+0x390>
 8010060:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010064:	d008      	beq.n	8010078 <UART_SetConfig+0x3a0>
 8010066:	e00f      	b.n	8010088 <UART_SetConfig+0x3b0>
 8010068:	2300      	movs	r3, #0
 801006a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801006e:	e042      	b.n	80100f6 <UART_SetConfig+0x41e>
 8010070:	2302      	movs	r3, #2
 8010072:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010076:	e03e      	b.n	80100f6 <UART_SetConfig+0x41e>
 8010078:	2304      	movs	r3, #4
 801007a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801007e:	e03a      	b.n	80100f6 <UART_SetConfig+0x41e>
 8010080:	2308      	movs	r3, #8
 8010082:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010086:	e036      	b.n	80100f6 <UART_SetConfig+0x41e>
 8010088:	2310      	movs	r3, #16
 801008a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801008e:	e032      	b.n	80100f6 <UART_SetConfig+0x41e>
 8010090:	68fb      	ldr	r3, [r7, #12]
 8010092:	681b      	ldr	r3, [r3, #0]
 8010094:	4a6f      	ldr	r2, [pc, #444]	@ (8010254 <UART_SetConfig+0x57c>)
 8010096:	4293      	cmp	r3, r2
 8010098:	d12a      	bne.n	80100f0 <UART_SetConfig+0x418>
 801009a:	4b6b      	ldr	r3, [pc, #428]	@ (8010248 <UART_SetConfig+0x570>)
 801009c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80100a0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80100a4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80100a8:	d01a      	beq.n	80100e0 <UART_SetConfig+0x408>
 80100aa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80100ae:	d81b      	bhi.n	80100e8 <UART_SetConfig+0x410>
 80100b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80100b4:	d00c      	beq.n	80100d0 <UART_SetConfig+0x3f8>
 80100b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80100ba:	d815      	bhi.n	80100e8 <UART_SetConfig+0x410>
 80100bc:	2b00      	cmp	r3, #0
 80100be:	d003      	beq.n	80100c8 <UART_SetConfig+0x3f0>
 80100c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80100c4:	d008      	beq.n	80100d8 <UART_SetConfig+0x400>
 80100c6:	e00f      	b.n	80100e8 <UART_SetConfig+0x410>
 80100c8:	2300      	movs	r3, #0
 80100ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80100ce:	e012      	b.n	80100f6 <UART_SetConfig+0x41e>
 80100d0:	2302      	movs	r3, #2
 80100d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80100d6:	e00e      	b.n	80100f6 <UART_SetConfig+0x41e>
 80100d8:	2304      	movs	r3, #4
 80100da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80100de:	e00a      	b.n	80100f6 <UART_SetConfig+0x41e>
 80100e0:	2308      	movs	r3, #8
 80100e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80100e6:	e006      	b.n	80100f6 <UART_SetConfig+0x41e>
 80100e8:	2310      	movs	r3, #16
 80100ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80100ee:	e002      	b.n	80100f6 <UART_SetConfig+0x41e>
 80100f0:	2310      	movs	r3, #16
 80100f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80100f6:	68fb      	ldr	r3, [r7, #12]
 80100f8:	681b      	ldr	r3, [r3, #0]
 80100fa:	4a56      	ldr	r2, [pc, #344]	@ (8010254 <UART_SetConfig+0x57c>)
 80100fc:	4293      	cmp	r3, r2
 80100fe:	d17a      	bne.n	80101f6 <UART_SetConfig+0x51e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8010100:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8010104:	2b08      	cmp	r3, #8
 8010106:	d824      	bhi.n	8010152 <UART_SetConfig+0x47a>
 8010108:	a201      	add	r2, pc, #4	@ (adr r2, 8010110 <UART_SetConfig+0x438>)
 801010a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801010e:	bf00      	nop
 8010110:	08010135 	.word	0x08010135
 8010114:	08010153 	.word	0x08010153
 8010118:	0801013d 	.word	0x0801013d
 801011c:	08010153 	.word	0x08010153
 8010120:	08010143 	.word	0x08010143
 8010124:	08010153 	.word	0x08010153
 8010128:	08010153 	.word	0x08010153
 801012c:	08010153 	.word	0x08010153
 8010130:	0801014b 	.word	0x0801014b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010134:	f7fa fd5c 	bl	800abf0 <HAL_RCC_GetPCLK1Freq>
 8010138:	61f8      	str	r0, [r7, #28]
        break;
 801013a:	e010      	b.n	801015e <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 801013c:	4b46      	ldr	r3, [pc, #280]	@ (8010258 <UART_SetConfig+0x580>)
 801013e:	61fb      	str	r3, [r7, #28]
        break;
 8010140:	e00d      	b.n	801015e <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010142:	f7fa fcbd 	bl	800aac0 <HAL_RCC_GetSysClockFreq>
 8010146:	61f8      	str	r0, [r7, #28]
        break;
 8010148:	e009      	b.n	801015e <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801014a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801014e:	61fb      	str	r3, [r7, #28]
        break;
 8010150:	e005      	b.n	801015e <UART_SetConfig+0x486>
      default:
        pclk = 0U;
 8010152:	2300      	movs	r3, #0
 8010154:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8010156:	2301      	movs	r3, #1
 8010158:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 801015c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 801015e:	69fb      	ldr	r3, [r7, #28]
 8010160:	2b00      	cmp	r3, #0
 8010162:	f000 8107 	beq.w	8010374 <UART_SetConfig+0x69c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8010166:	68fb      	ldr	r3, [r7, #12]
 8010168:	685a      	ldr	r2, [r3, #4]
 801016a:	4613      	mov	r3, r2
 801016c:	005b      	lsls	r3, r3, #1
 801016e:	4413      	add	r3, r2
 8010170:	69fa      	ldr	r2, [r7, #28]
 8010172:	429a      	cmp	r2, r3
 8010174:	d305      	bcc.n	8010182 <UART_SetConfig+0x4aa>
          (pclk > (4096U * huart->Init.BaudRate)))
 8010176:	68fb      	ldr	r3, [r7, #12]
 8010178:	685b      	ldr	r3, [r3, #4]
 801017a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 801017c:	69fa      	ldr	r2, [r7, #28]
 801017e:	429a      	cmp	r2, r3
 8010180:	d903      	bls.n	801018a <UART_SetConfig+0x4b2>
      {
        ret = HAL_ERROR;
 8010182:	2301      	movs	r3, #1
 8010184:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8010188:	e0f4      	b.n	8010374 <UART_SetConfig+0x69c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 801018a:	69fb      	ldr	r3, [r7, #28]
 801018c:	2200      	movs	r2, #0
 801018e:	461c      	mov	r4, r3
 8010190:	4615      	mov	r5, r2
 8010192:	f04f 0200 	mov.w	r2, #0
 8010196:	f04f 0300 	mov.w	r3, #0
 801019a:	022b      	lsls	r3, r5, #8
 801019c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80101a0:	0222      	lsls	r2, r4, #8
 80101a2:	68f9      	ldr	r1, [r7, #12]
 80101a4:	6849      	ldr	r1, [r1, #4]
 80101a6:	0849      	lsrs	r1, r1, #1
 80101a8:	2000      	movs	r0, #0
 80101aa:	4688      	mov	r8, r1
 80101ac:	4681      	mov	r9, r0
 80101ae:	eb12 0a08 	adds.w	sl, r2, r8
 80101b2:	eb43 0b09 	adc.w	fp, r3, r9
 80101b6:	68fb      	ldr	r3, [r7, #12]
 80101b8:	685b      	ldr	r3, [r3, #4]
 80101ba:	2200      	movs	r2, #0
 80101bc:	603b      	str	r3, [r7, #0]
 80101be:	607a      	str	r2, [r7, #4]
 80101c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80101c4:	4650      	mov	r0, sl
 80101c6:	4659      	mov	r1, fp
 80101c8:	f7f0 f8a2 	bl	8000310 <__aeabi_uldivmod>
 80101cc:	4602      	mov	r2, r0
 80101ce:	460b      	mov	r3, r1
 80101d0:	4613      	mov	r3, r2
 80101d2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80101d4:	69bb      	ldr	r3, [r7, #24]
 80101d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80101da:	d308      	bcc.n	80101ee <UART_SetConfig+0x516>
 80101dc:	69bb      	ldr	r3, [r7, #24]
 80101de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80101e2:	d204      	bcs.n	80101ee <UART_SetConfig+0x516>
        {
          huart->Instance->BRR = usartdiv;
 80101e4:	68fb      	ldr	r3, [r7, #12]
 80101e6:	681b      	ldr	r3, [r3, #0]
 80101e8:	69ba      	ldr	r2, [r7, #24]
 80101ea:	60da      	str	r2, [r3, #12]
 80101ec:	e0c2      	b.n	8010374 <UART_SetConfig+0x69c>
        }
        else
        {
          ret = HAL_ERROR;
 80101ee:	2301      	movs	r3, #1
 80101f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80101f4:	e0be      	b.n	8010374 <UART_SetConfig+0x69c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80101f6:	68fb      	ldr	r3, [r7, #12]
 80101f8:	69db      	ldr	r3, [r3, #28]
 80101fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80101fe:	d16a      	bne.n	80102d6 <UART_SetConfig+0x5fe>
  {
    switch (clocksource)
 8010200:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8010204:	2b08      	cmp	r3, #8
 8010206:	d834      	bhi.n	8010272 <UART_SetConfig+0x59a>
 8010208:	a201      	add	r2, pc, #4	@ (adr r2, 8010210 <UART_SetConfig+0x538>)
 801020a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801020e:	bf00      	nop
 8010210:	08010235 	.word	0x08010235
 8010214:	0801023d 	.word	0x0801023d
 8010218:	0801025d 	.word	0x0801025d
 801021c:	08010273 	.word	0x08010273
 8010220:	08010263 	.word	0x08010263
 8010224:	08010273 	.word	0x08010273
 8010228:	08010273 	.word	0x08010273
 801022c:	08010273 	.word	0x08010273
 8010230:	0801026b 	.word	0x0801026b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010234:	f7fa fcdc 	bl	800abf0 <HAL_RCC_GetPCLK1Freq>
 8010238:	61f8      	str	r0, [r7, #28]
        break;
 801023a:	e020      	b.n	801027e <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801023c:	f7fa fcee 	bl	800ac1c <HAL_RCC_GetPCLK2Freq>
 8010240:	61f8      	str	r0, [r7, #28]
        break;
 8010242:	e01c      	b.n	801027e <UART_SetConfig+0x5a6>
 8010244:	40004800 	.word	0x40004800
 8010248:	40021000 	.word	0x40021000
 801024c:	40004c00 	.word	0x40004c00
 8010250:	40005000 	.word	0x40005000
 8010254:	40008000 	.word	0x40008000
 8010258:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 801025c:	4b4c      	ldr	r3, [pc, #304]	@ (8010390 <UART_SetConfig+0x6b8>)
 801025e:	61fb      	str	r3, [r7, #28]
        break;
 8010260:	e00d      	b.n	801027e <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010262:	f7fa fc2d 	bl	800aac0 <HAL_RCC_GetSysClockFreq>
 8010266:	61f8      	str	r0, [r7, #28]
        break;
 8010268:	e009      	b.n	801027e <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801026a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801026e:	61fb      	str	r3, [r7, #28]
        break;
 8010270:	e005      	b.n	801027e <UART_SetConfig+0x5a6>
      default:
        pclk = 0U;
 8010272:	2300      	movs	r3, #0
 8010274:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8010276:	2301      	movs	r3, #1
 8010278:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 801027c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 801027e:	69fb      	ldr	r3, [r7, #28]
 8010280:	2b00      	cmp	r3, #0
 8010282:	d077      	beq.n	8010374 <UART_SetConfig+0x69c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8010284:	69fb      	ldr	r3, [r7, #28]
 8010286:	005a      	lsls	r2, r3, #1
 8010288:	68fb      	ldr	r3, [r7, #12]
 801028a:	685b      	ldr	r3, [r3, #4]
 801028c:	085b      	lsrs	r3, r3, #1
 801028e:	441a      	add	r2, r3
 8010290:	68fb      	ldr	r3, [r7, #12]
 8010292:	685b      	ldr	r3, [r3, #4]
 8010294:	fbb2 f3f3 	udiv	r3, r2, r3
 8010298:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801029a:	69bb      	ldr	r3, [r7, #24]
 801029c:	2b0f      	cmp	r3, #15
 801029e:	d916      	bls.n	80102ce <UART_SetConfig+0x5f6>
 80102a0:	69bb      	ldr	r3, [r7, #24]
 80102a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80102a6:	d212      	bcs.n	80102ce <UART_SetConfig+0x5f6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80102a8:	69bb      	ldr	r3, [r7, #24]
 80102aa:	b29b      	uxth	r3, r3
 80102ac:	f023 030f 	bic.w	r3, r3, #15
 80102b0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80102b2:	69bb      	ldr	r3, [r7, #24]
 80102b4:	085b      	lsrs	r3, r3, #1
 80102b6:	b29b      	uxth	r3, r3
 80102b8:	f003 0307 	and.w	r3, r3, #7
 80102bc:	b29a      	uxth	r2, r3
 80102be:	8afb      	ldrh	r3, [r7, #22]
 80102c0:	4313      	orrs	r3, r2
 80102c2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80102c4:	68fb      	ldr	r3, [r7, #12]
 80102c6:	681b      	ldr	r3, [r3, #0]
 80102c8:	8afa      	ldrh	r2, [r7, #22]
 80102ca:	60da      	str	r2, [r3, #12]
 80102cc:	e052      	b.n	8010374 <UART_SetConfig+0x69c>
      }
      else
      {
        ret = HAL_ERROR;
 80102ce:	2301      	movs	r3, #1
 80102d0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80102d4:	e04e      	b.n	8010374 <UART_SetConfig+0x69c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80102d6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80102da:	2b08      	cmp	r3, #8
 80102dc:	d827      	bhi.n	801032e <UART_SetConfig+0x656>
 80102de:	a201      	add	r2, pc, #4	@ (adr r2, 80102e4 <UART_SetConfig+0x60c>)
 80102e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80102e4:	08010309 	.word	0x08010309
 80102e8:	08010311 	.word	0x08010311
 80102ec:	08010319 	.word	0x08010319
 80102f0:	0801032f 	.word	0x0801032f
 80102f4:	0801031f 	.word	0x0801031f
 80102f8:	0801032f 	.word	0x0801032f
 80102fc:	0801032f 	.word	0x0801032f
 8010300:	0801032f 	.word	0x0801032f
 8010304:	08010327 	.word	0x08010327
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010308:	f7fa fc72 	bl	800abf0 <HAL_RCC_GetPCLK1Freq>
 801030c:	61f8      	str	r0, [r7, #28]
        break;
 801030e:	e014      	b.n	801033a <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010310:	f7fa fc84 	bl	800ac1c <HAL_RCC_GetPCLK2Freq>
 8010314:	61f8      	str	r0, [r7, #28]
        break;
 8010316:	e010      	b.n	801033a <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010318:	4b1d      	ldr	r3, [pc, #116]	@ (8010390 <UART_SetConfig+0x6b8>)
 801031a:	61fb      	str	r3, [r7, #28]
        break;
 801031c:	e00d      	b.n	801033a <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801031e:	f7fa fbcf 	bl	800aac0 <HAL_RCC_GetSysClockFreq>
 8010322:	61f8      	str	r0, [r7, #28]
        break;
 8010324:	e009      	b.n	801033a <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010326:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801032a:	61fb      	str	r3, [r7, #28]
        break;
 801032c:	e005      	b.n	801033a <UART_SetConfig+0x662>
      default:
        pclk = 0U;
 801032e:	2300      	movs	r3, #0
 8010330:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8010332:	2301      	movs	r3, #1
 8010334:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8010338:	bf00      	nop
    }

    if (pclk != 0U)
 801033a:	69fb      	ldr	r3, [r7, #28]
 801033c:	2b00      	cmp	r3, #0
 801033e:	d019      	beq.n	8010374 <UART_SetConfig+0x69c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8010340:	68fb      	ldr	r3, [r7, #12]
 8010342:	685b      	ldr	r3, [r3, #4]
 8010344:	085a      	lsrs	r2, r3, #1
 8010346:	69fb      	ldr	r3, [r7, #28]
 8010348:	441a      	add	r2, r3
 801034a:	68fb      	ldr	r3, [r7, #12]
 801034c:	685b      	ldr	r3, [r3, #4]
 801034e:	fbb2 f3f3 	udiv	r3, r2, r3
 8010352:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010354:	69bb      	ldr	r3, [r7, #24]
 8010356:	2b0f      	cmp	r3, #15
 8010358:	d909      	bls.n	801036e <UART_SetConfig+0x696>
 801035a:	69bb      	ldr	r3, [r7, #24]
 801035c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010360:	d205      	bcs.n	801036e <UART_SetConfig+0x696>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8010362:	69bb      	ldr	r3, [r7, #24]
 8010364:	b29a      	uxth	r2, r3
 8010366:	68fb      	ldr	r3, [r7, #12]
 8010368:	681b      	ldr	r3, [r3, #0]
 801036a:	60da      	str	r2, [r3, #12]
 801036c:	e002      	b.n	8010374 <UART_SetConfig+0x69c>
      }
      else
      {
        ret = HAL_ERROR;
 801036e:	2301      	movs	r3, #1
 8010370:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010374:	68fb      	ldr	r3, [r7, #12]
 8010376:	2200      	movs	r2, #0
 8010378:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 801037a:	68fb      	ldr	r3, [r7, #12]
 801037c:	2200      	movs	r2, #0
 801037e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8010380:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8010384:	4618      	mov	r0, r3
 8010386:	3728      	adds	r7, #40	@ 0x28
 8010388:	46bd      	mov	sp, r7
 801038a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801038e:	bf00      	nop
 8010390:	00f42400 	.word	0x00f42400

08010394 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8010394:	b580      	push	{r7, lr}
 8010396:	b082      	sub	sp, #8
 8010398:	af00      	add	r7, sp, #0
 801039a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 801039c:	687b      	ldr	r3, [r7, #4]
 801039e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80103a0:	2bff      	cmp	r3, #255	@ 0xff
 80103a2:	d904      	bls.n	80103ae <UART_AdvFeatureConfig+0x1a>
 80103a4:	f640 514d 	movw	r1, #3405	@ 0xd4d
 80103a8:	4891      	ldr	r0, [pc, #580]	@ (80105f0 <UART_AdvFeatureConfig+0x25c>)
 80103aa:	f7f7 f9c3 	bl	8007734 <assert_failed>

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80103ae:	687b      	ldr	r3, [r7, #4]
 80103b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80103b2:	f003 0308 	and.w	r3, r3, #8
 80103b6:	2b00      	cmp	r3, #0
 80103b8:	d018      	beq.n	80103ec <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80103be:	2b00      	cmp	r3, #0
 80103c0:	d009      	beq.n	80103d6 <UART_AdvFeatureConfig+0x42>
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80103c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80103ca:	d004      	beq.n	80103d6 <UART_AdvFeatureConfig+0x42>
 80103cc:	f640 5152 	movw	r1, #3410	@ 0xd52
 80103d0:	4887      	ldr	r0, [pc, #540]	@ (80105f0 <UART_AdvFeatureConfig+0x25c>)
 80103d2:	f7f7 f9af 	bl	8007734 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80103d6:	687b      	ldr	r3, [r7, #4]
 80103d8:	681b      	ldr	r3, [r3, #0]
 80103da:	685b      	ldr	r3, [r3, #4]
 80103dc:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80103e0:	687b      	ldr	r3, [r7, #4]
 80103e2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	681b      	ldr	r3, [r3, #0]
 80103e8:	430a      	orrs	r2, r1
 80103ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80103f0:	f003 0301 	and.w	r3, r3, #1
 80103f4:	2b00      	cmp	r3, #0
 80103f6:	d018      	beq.n	801042a <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 80103f8:	687b      	ldr	r3, [r7, #4]
 80103fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80103fc:	2b00      	cmp	r3, #0
 80103fe:	d009      	beq.n	8010414 <UART_AdvFeatureConfig+0x80>
 8010400:	687b      	ldr	r3, [r7, #4]
 8010402:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010404:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010408:	d004      	beq.n	8010414 <UART_AdvFeatureConfig+0x80>
 801040a:	f640 5159 	movw	r1, #3417	@ 0xd59
 801040e:	4878      	ldr	r0, [pc, #480]	@ (80105f0 <UART_AdvFeatureConfig+0x25c>)
 8010410:	f7f7 f990 	bl	8007734 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8010414:	687b      	ldr	r3, [r7, #4]
 8010416:	681b      	ldr	r3, [r3, #0]
 8010418:	685b      	ldr	r3, [r3, #4]
 801041a:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 801041e:	687b      	ldr	r3, [r7, #4]
 8010420:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8010422:	687b      	ldr	r3, [r7, #4]
 8010424:	681b      	ldr	r3, [r3, #0]
 8010426:	430a      	orrs	r2, r1
 8010428:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 801042a:	687b      	ldr	r3, [r7, #4]
 801042c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801042e:	f003 0302 	and.w	r3, r3, #2
 8010432:	2b00      	cmp	r3, #0
 8010434:	d018      	beq.n	8010468 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801043a:	2b00      	cmp	r3, #0
 801043c:	d009      	beq.n	8010452 <UART_AdvFeatureConfig+0xbe>
 801043e:	687b      	ldr	r3, [r7, #4]
 8010440:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010442:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010446:	d004      	beq.n	8010452 <UART_AdvFeatureConfig+0xbe>
 8010448:	f44f 6156 	mov.w	r1, #3424	@ 0xd60
 801044c:	4868      	ldr	r0, [pc, #416]	@ (80105f0 <UART_AdvFeatureConfig+0x25c>)
 801044e:	f7f7 f971 	bl	8007734 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8010452:	687b      	ldr	r3, [r7, #4]
 8010454:	681b      	ldr	r3, [r3, #0]
 8010456:	685b      	ldr	r3, [r3, #4]
 8010458:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 801045c:	687b      	ldr	r3, [r7, #4]
 801045e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010460:	687b      	ldr	r3, [r7, #4]
 8010462:	681b      	ldr	r3, [r3, #0]
 8010464:	430a      	orrs	r2, r1
 8010466:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8010468:	687b      	ldr	r3, [r7, #4]
 801046a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801046c:	f003 0304 	and.w	r3, r3, #4
 8010470:	2b00      	cmp	r3, #0
 8010472:	d018      	beq.n	80104a6 <UART_AdvFeatureConfig+0x112>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010478:	2b00      	cmp	r3, #0
 801047a:	d009      	beq.n	8010490 <UART_AdvFeatureConfig+0xfc>
 801047c:	687b      	ldr	r3, [r7, #4]
 801047e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010480:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8010484:	d004      	beq.n	8010490 <UART_AdvFeatureConfig+0xfc>
 8010486:	f640 5167 	movw	r1, #3431	@ 0xd67
 801048a:	4859      	ldr	r0, [pc, #356]	@ (80105f0 <UART_AdvFeatureConfig+0x25c>)
 801048c:	f7f7 f952 	bl	8007734 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8010490:	687b      	ldr	r3, [r7, #4]
 8010492:	681b      	ldr	r3, [r3, #0]
 8010494:	685b      	ldr	r3, [r3, #4]
 8010496:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 801049a:	687b      	ldr	r3, [r7, #4]
 801049c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801049e:	687b      	ldr	r3, [r7, #4]
 80104a0:	681b      	ldr	r3, [r3, #0]
 80104a2:	430a      	orrs	r2, r1
 80104a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80104a6:	687b      	ldr	r3, [r7, #4]
 80104a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80104aa:	f003 0310 	and.w	r3, r3, #16
 80104ae:	2b00      	cmp	r3, #0
 80104b0:	d018      	beq.n	80104e4 <UART_AdvFeatureConfig+0x150>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 80104b2:	687b      	ldr	r3, [r7, #4]
 80104b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80104b6:	2b00      	cmp	r3, #0
 80104b8:	d009      	beq.n	80104ce <UART_AdvFeatureConfig+0x13a>
 80104ba:	687b      	ldr	r3, [r7, #4]
 80104bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80104be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80104c2:	d004      	beq.n	80104ce <UART_AdvFeatureConfig+0x13a>
 80104c4:	f640 516e 	movw	r1, #3438	@ 0xd6e
 80104c8:	4849      	ldr	r0, [pc, #292]	@ (80105f0 <UART_AdvFeatureConfig+0x25c>)
 80104ca:	f7f7 f933 	bl	8007734 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80104ce:	687b      	ldr	r3, [r7, #4]
 80104d0:	681b      	ldr	r3, [r3, #0]
 80104d2:	689b      	ldr	r3, [r3, #8]
 80104d4:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80104dc:	687b      	ldr	r3, [r7, #4]
 80104de:	681b      	ldr	r3, [r3, #0]
 80104e0:	430a      	orrs	r2, r1
 80104e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80104e4:	687b      	ldr	r3, [r7, #4]
 80104e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80104e8:	f003 0320 	and.w	r3, r3, #32
 80104ec:	2b00      	cmp	r3, #0
 80104ee:	d018      	beq.n	8010522 <UART_AdvFeatureConfig+0x18e>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 80104f0:	687b      	ldr	r3, [r7, #4]
 80104f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80104f4:	2b00      	cmp	r3, #0
 80104f6:	d009      	beq.n	801050c <UART_AdvFeatureConfig+0x178>
 80104f8:	687b      	ldr	r3, [r7, #4]
 80104fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80104fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010500:	d004      	beq.n	801050c <UART_AdvFeatureConfig+0x178>
 8010502:	f640 5175 	movw	r1, #3445	@ 0xd75
 8010506:	483a      	ldr	r0, [pc, #232]	@ (80105f0 <UART_AdvFeatureConfig+0x25c>)
 8010508:	f7f7 f914 	bl	8007734 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	681b      	ldr	r3, [r3, #0]
 8010510:	689b      	ldr	r3, [r3, #8]
 8010512:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8010516:	687b      	ldr	r3, [r7, #4]
 8010518:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801051a:	687b      	ldr	r3, [r7, #4]
 801051c:	681b      	ldr	r3, [r3, #0]
 801051e:	430a      	orrs	r2, r1
 8010520:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8010522:	687b      	ldr	r3, [r7, #4]
 8010524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010526:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801052a:	2b00      	cmp	r3, #0
 801052c:	d06c      	beq.n	8010608 <UART_AdvFeatureConfig+0x274>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 801052e:	687b      	ldr	r3, [r7, #4]
 8010530:	681b      	ldr	r3, [r3, #0]
 8010532:	4a30      	ldr	r2, [pc, #192]	@ (80105f4 <UART_AdvFeatureConfig+0x260>)
 8010534:	4293      	cmp	r3, r2
 8010536:	d018      	beq.n	801056a <UART_AdvFeatureConfig+0x1d6>
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	681b      	ldr	r3, [r3, #0]
 801053c:	4a2e      	ldr	r2, [pc, #184]	@ (80105f8 <UART_AdvFeatureConfig+0x264>)
 801053e:	4293      	cmp	r3, r2
 8010540:	d013      	beq.n	801056a <UART_AdvFeatureConfig+0x1d6>
 8010542:	687b      	ldr	r3, [r7, #4]
 8010544:	681b      	ldr	r3, [r3, #0]
 8010546:	4a2d      	ldr	r2, [pc, #180]	@ (80105fc <UART_AdvFeatureConfig+0x268>)
 8010548:	4293      	cmp	r3, r2
 801054a:	d00e      	beq.n	801056a <UART_AdvFeatureConfig+0x1d6>
 801054c:	687b      	ldr	r3, [r7, #4]
 801054e:	681b      	ldr	r3, [r3, #0]
 8010550:	4a2b      	ldr	r2, [pc, #172]	@ (8010600 <UART_AdvFeatureConfig+0x26c>)
 8010552:	4293      	cmp	r3, r2
 8010554:	d009      	beq.n	801056a <UART_AdvFeatureConfig+0x1d6>
 8010556:	687b      	ldr	r3, [r7, #4]
 8010558:	681b      	ldr	r3, [r3, #0]
 801055a:	4a2a      	ldr	r2, [pc, #168]	@ (8010604 <UART_AdvFeatureConfig+0x270>)
 801055c:	4293      	cmp	r3, r2
 801055e:	d004      	beq.n	801056a <UART_AdvFeatureConfig+0x1d6>
 8010560:	f640 517c 	movw	r1, #3452	@ 0xd7c
 8010564:	4822      	ldr	r0, [pc, #136]	@ (80105f0 <UART_AdvFeatureConfig+0x25c>)
 8010566:	f7f7 f8e5 	bl	8007734 <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 801056a:	687b      	ldr	r3, [r7, #4]
 801056c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801056e:	2b00      	cmp	r3, #0
 8010570:	d009      	beq.n	8010586 <UART_AdvFeatureConfig+0x1f2>
 8010572:	687b      	ldr	r3, [r7, #4]
 8010574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010576:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801057a:	d004      	beq.n	8010586 <UART_AdvFeatureConfig+0x1f2>
 801057c:	f640 517d 	movw	r1, #3453	@ 0xd7d
 8010580:	481b      	ldr	r0, [pc, #108]	@ (80105f0 <UART_AdvFeatureConfig+0x25c>)
 8010582:	f7f7 f8d7 	bl	8007734 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8010586:	687b      	ldr	r3, [r7, #4]
 8010588:	681b      	ldr	r3, [r3, #0]
 801058a:	685b      	ldr	r3, [r3, #4]
 801058c:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8010590:	687b      	ldr	r3, [r7, #4]
 8010592:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010594:	687b      	ldr	r3, [r7, #4]
 8010596:	681b      	ldr	r3, [r3, #0]
 8010598:	430a      	orrs	r2, r1
 801059a:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80105a0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80105a4:	d130      	bne.n	8010608 <UART_AdvFeatureConfig+0x274>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 80105a6:	687b      	ldr	r3, [r7, #4]
 80105a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80105aa:	2b00      	cmp	r3, #0
 80105ac:	d013      	beq.n	80105d6 <UART_AdvFeatureConfig+0x242>
 80105ae:	687b      	ldr	r3, [r7, #4]
 80105b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80105b2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80105b6:	d00e      	beq.n	80105d6 <UART_AdvFeatureConfig+0x242>
 80105b8:	687b      	ldr	r3, [r7, #4]
 80105ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80105bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80105c0:	d009      	beq.n	80105d6 <UART_AdvFeatureConfig+0x242>
 80105c2:	687b      	ldr	r3, [r7, #4]
 80105c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80105c6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80105ca:	d004      	beq.n	80105d6 <UART_AdvFeatureConfig+0x242>
 80105cc:	f640 5182 	movw	r1, #3458	@ 0xd82
 80105d0:	4807      	ldr	r0, [pc, #28]	@ (80105f0 <UART_AdvFeatureConfig+0x25c>)
 80105d2:	f7f7 f8af 	bl	8007734 <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80105d6:	687b      	ldr	r3, [r7, #4]
 80105d8:	681b      	ldr	r3, [r3, #0]
 80105da:	685b      	ldr	r3, [r3, #4]
 80105dc:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80105e0:	687b      	ldr	r3, [r7, #4]
 80105e2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	681b      	ldr	r3, [r3, #0]
 80105e8:	430a      	orrs	r2, r1
 80105ea:	605a      	str	r2, [r3, #4]
 80105ec:	e00c      	b.n	8010608 <UART_AdvFeatureConfig+0x274>
 80105ee:	bf00      	nop
 80105f0:	0801264c 	.word	0x0801264c
 80105f4:	40013800 	.word	0x40013800
 80105f8:	40004400 	.word	0x40004400
 80105fc:	40004800 	.word	0x40004800
 8010600:	40004c00 	.word	0x40004c00
 8010604:	40005000 	.word	0x40005000
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8010608:	687b      	ldr	r3, [r7, #4]
 801060a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801060c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010610:	2b00      	cmp	r3, #0
 8010612:	d018      	beq.n	8010646 <UART_AdvFeatureConfig+0x2b2>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010618:	2b00      	cmp	r3, #0
 801061a:	d009      	beq.n	8010630 <UART_AdvFeatureConfig+0x29c>
 801061c:	687b      	ldr	r3, [r7, #4]
 801061e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010620:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8010624:	d004      	beq.n	8010630 <UART_AdvFeatureConfig+0x29c>
 8010626:	f640 518a 	movw	r1, #3466	@ 0xd8a
 801062a:	4809      	ldr	r0, [pc, #36]	@ (8010650 <UART_AdvFeatureConfig+0x2bc>)
 801062c:	f7f7 f882 	bl	8007734 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8010630:	687b      	ldr	r3, [r7, #4]
 8010632:	681b      	ldr	r3, [r3, #0]
 8010634:	685b      	ldr	r3, [r3, #4]
 8010636:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 801063a:	687b      	ldr	r3, [r7, #4]
 801063c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	681b      	ldr	r3, [r3, #0]
 8010642:	430a      	orrs	r2, r1
 8010644:	605a      	str	r2, [r3, #4]
  }
}
 8010646:	bf00      	nop
 8010648:	3708      	adds	r7, #8
 801064a:	46bd      	mov	sp, r7
 801064c:	bd80      	pop	{r7, pc}
 801064e:	bf00      	nop
 8010650:	0801264c 	.word	0x0801264c

08010654 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8010654:	b580      	push	{r7, lr}
 8010656:	b098      	sub	sp, #96	@ 0x60
 8010658:	af02      	add	r7, sp, #8
 801065a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801065c:	687b      	ldr	r3, [r7, #4]
 801065e:	2200      	movs	r2, #0
 8010660:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8010664:	f7f7 fe90 	bl	8008388 <HAL_GetTick>
 8010668:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801066a:	687b      	ldr	r3, [r7, #4]
 801066c:	681b      	ldr	r3, [r3, #0]
 801066e:	681b      	ldr	r3, [r3, #0]
 8010670:	f003 0308 	and.w	r3, r3, #8
 8010674:	2b08      	cmp	r3, #8
 8010676:	d12e      	bne.n	80106d6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010678:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 801067c:	9300      	str	r3, [sp, #0]
 801067e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010680:	2200      	movs	r2, #0
 8010682:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8010686:	6878      	ldr	r0, [r7, #4]
 8010688:	f000 f88c 	bl	80107a4 <UART_WaitOnFlagUntilTimeout>
 801068c:	4603      	mov	r3, r0
 801068e:	2b00      	cmp	r3, #0
 8010690:	d021      	beq.n	80106d6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8010692:	687b      	ldr	r3, [r7, #4]
 8010694:	681b      	ldr	r3, [r3, #0]
 8010696:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010698:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801069a:	e853 3f00 	ldrex	r3, [r3]
 801069e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80106a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80106a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80106a6:	653b      	str	r3, [r7, #80]	@ 0x50
 80106a8:	687b      	ldr	r3, [r7, #4]
 80106aa:	681b      	ldr	r3, [r3, #0]
 80106ac:	461a      	mov	r2, r3
 80106ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80106b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80106b2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106b4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80106b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80106b8:	e841 2300 	strex	r3, r2, [r1]
 80106bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80106be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80106c0:	2b00      	cmp	r3, #0
 80106c2:	d1e6      	bne.n	8010692 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80106c4:	687b      	ldr	r3, [r7, #4]
 80106c6:	2220      	movs	r2, #32
 80106c8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80106ca:	687b      	ldr	r3, [r7, #4]
 80106cc:	2200      	movs	r2, #0
 80106ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80106d2:	2303      	movs	r3, #3
 80106d4:	e062      	b.n	801079c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80106d6:	687b      	ldr	r3, [r7, #4]
 80106d8:	681b      	ldr	r3, [r3, #0]
 80106da:	681b      	ldr	r3, [r3, #0]
 80106dc:	f003 0304 	and.w	r3, r3, #4
 80106e0:	2b04      	cmp	r3, #4
 80106e2:	d149      	bne.n	8010778 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80106e4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80106e8:	9300      	str	r3, [sp, #0]
 80106ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80106ec:	2200      	movs	r2, #0
 80106ee:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80106f2:	6878      	ldr	r0, [r7, #4]
 80106f4:	f000 f856 	bl	80107a4 <UART_WaitOnFlagUntilTimeout>
 80106f8:	4603      	mov	r3, r0
 80106fa:	2b00      	cmp	r3, #0
 80106fc:	d03c      	beq.n	8010778 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80106fe:	687b      	ldr	r3, [r7, #4]
 8010700:	681b      	ldr	r3, [r3, #0]
 8010702:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010706:	e853 3f00 	ldrex	r3, [r3]
 801070a:	623b      	str	r3, [r7, #32]
   return(result);
 801070c:	6a3b      	ldr	r3, [r7, #32]
 801070e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010712:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010714:	687b      	ldr	r3, [r7, #4]
 8010716:	681b      	ldr	r3, [r3, #0]
 8010718:	461a      	mov	r2, r3
 801071a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801071c:	633b      	str	r3, [r7, #48]	@ 0x30
 801071e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010720:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010722:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010724:	e841 2300 	strex	r3, r2, [r1]
 8010728:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801072a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801072c:	2b00      	cmp	r3, #0
 801072e:	d1e6      	bne.n	80106fe <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010730:	687b      	ldr	r3, [r7, #4]
 8010732:	681b      	ldr	r3, [r3, #0]
 8010734:	3308      	adds	r3, #8
 8010736:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010738:	693b      	ldr	r3, [r7, #16]
 801073a:	e853 3f00 	ldrex	r3, [r3]
 801073e:	60fb      	str	r3, [r7, #12]
   return(result);
 8010740:	68fb      	ldr	r3, [r7, #12]
 8010742:	f023 0301 	bic.w	r3, r3, #1
 8010746:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	681b      	ldr	r3, [r3, #0]
 801074c:	3308      	adds	r3, #8
 801074e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010750:	61fa      	str	r2, [r7, #28]
 8010752:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010754:	69b9      	ldr	r1, [r7, #24]
 8010756:	69fa      	ldr	r2, [r7, #28]
 8010758:	e841 2300 	strex	r3, r2, [r1]
 801075c:	617b      	str	r3, [r7, #20]
   return(result);
 801075e:	697b      	ldr	r3, [r7, #20]
 8010760:	2b00      	cmp	r3, #0
 8010762:	d1e5      	bne.n	8010730 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8010764:	687b      	ldr	r3, [r7, #4]
 8010766:	2220      	movs	r2, #32
 8010768:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 801076c:	687b      	ldr	r3, [r7, #4]
 801076e:	2200      	movs	r2, #0
 8010770:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010774:	2303      	movs	r3, #3
 8010776:	e011      	b.n	801079c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8010778:	687b      	ldr	r3, [r7, #4]
 801077a:	2220      	movs	r2, #32
 801077c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 801077e:	687b      	ldr	r3, [r7, #4]
 8010780:	2220      	movs	r2, #32
 8010782:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010786:	687b      	ldr	r3, [r7, #4]
 8010788:	2200      	movs	r2, #0
 801078a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801078c:	687b      	ldr	r3, [r7, #4]
 801078e:	2200      	movs	r2, #0
 8010790:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8010792:	687b      	ldr	r3, [r7, #4]
 8010794:	2200      	movs	r2, #0
 8010796:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 801079a:	2300      	movs	r3, #0
}
 801079c:	4618      	mov	r0, r3
 801079e:	3758      	adds	r7, #88	@ 0x58
 80107a0:	46bd      	mov	sp, r7
 80107a2:	bd80      	pop	{r7, pc}

080107a4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80107a4:	b580      	push	{r7, lr}
 80107a6:	b084      	sub	sp, #16
 80107a8:	af00      	add	r7, sp, #0
 80107aa:	60f8      	str	r0, [r7, #12]
 80107ac:	60b9      	str	r1, [r7, #8]
 80107ae:	603b      	str	r3, [r7, #0]
 80107b0:	4613      	mov	r3, r2
 80107b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80107b4:	e04f      	b.n	8010856 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80107b6:	69bb      	ldr	r3, [r7, #24]
 80107b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80107bc:	d04b      	beq.n	8010856 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80107be:	f7f7 fde3 	bl	8008388 <HAL_GetTick>
 80107c2:	4602      	mov	r2, r0
 80107c4:	683b      	ldr	r3, [r7, #0]
 80107c6:	1ad3      	subs	r3, r2, r3
 80107c8:	69ba      	ldr	r2, [r7, #24]
 80107ca:	429a      	cmp	r2, r3
 80107cc:	d302      	bcc.n	80107d4 <UART_WaitOnFlagUntilTimeout+0x30>
 80107ce:	69bb      	ldr	r3, [r7, #24]
 80107d0:	2b00      	cmp	r3, #0
 80107d2:	d101      	bne.n	80107d8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80107d4:	2303      	movs	r3, #3
 80107d6:	e04e      	b.n	8010876 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80107d8:	68fb      	ldr	r3, [r7, #12]
 80107da:	681b      	ldr	r3, [r3, #0]
 80107dc:	681b      	ldr	r3, [r3, #0]
 80107de:	f003 0304 	and.w	r3, r3, #4
 80107e2:	2b00      	cmp	r3, #0
 80107e4:	d037      	beq.n	8010856 <UART_WaitOnFlagUntilTimeout+0xb2>
 80107e6:	68bb      	ldr	r3, [r7, #8]
 80107e8:	2b80      	cmp	r3, #128	@ 0x80
 80107ea:	d034      	beq.n	8010856 <UART_WaitOnFlagUntilTimeout+0xb2>
 80107ec:	68bb      	ldr	r3, [r7, #8]
 80107ee:	2b40      	cmp	r3, #64	@ 0x40
 80107f0:	d031      	beq.n	8010856 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80107f2:	68fb      	ldr	r3, [r7, #12]
 80107f4:	681b      	ldr	r3, [r3, #0]
 80107f6:	69db      	ldr	r3, [r3, #28]
 80107f8:	f003 0308 	and.w	r3, r3, #8
 80107fc:	2b08      	cmp	r3, #8
 80107fe:	d110      	bne.n	8010822 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010800:	68fb      	ldr	r3, [r7, #12]
 8010802:	681b      	ldr	r3, [r3, #0]
 8010804:	2208      	movs	r2, #8
 8010806:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010808:	68f8      	ldr	r0, [r7, #12]
 801080a:	f000 f838 	bl	801087e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801080e:	68fb      	ldr	r3, [r7, #12]
 8010810:	2208      	movs	r2, #8
 8010812:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010816:	68fb      	ldr	r3, [r7, #12]
 8010818:	2200      	movs	r2, #0
 801081a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 801081e:	2301      	movs	r3, #1
 8010820:	e029      	b.n	8010876 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010822:	68fb      	ldr	r3, [r7, #12]
 8010824:	681b      	ldr	r3, [r3, #0]
 8010826:	69db      	ldr	r3, [r3, #28]
 8010828:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801082c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010830:	d111      	bne.n	8010856 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010832:	68fb      	ldr	r3, [r7, #12]
 8010834:	681b      	ldr	r3, [r3, #0]
 8010836:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801083a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801083c:	68f8      	ldr	r0, [r7, #12]
 801083e:	f000 f81e 	bl	801087e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010842:	68fb      	ldr	r3, [r7, #12]
 8010844:	2220      	movs	r2, #32
 8010846:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801084a:	68fb      	ldr	r3, [r7, #12]
 801084c:	2200      	movs	r2, #0
 801084e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8010852:	2303      	movs	r3, #3
 8010854:	e00f      	b.n	8010876 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010856:	68fb      	ldr	r3, [r7, #12]
 8010858:	681b      	ldr	r3, [r3, #0]
 801085a:	69da      	ldr	r2, [r3, #28]
 801085c:	68bb      	ldr	r3, [r7, #8]
 801085e:	4013      	ands	r3, r2
 8010860:	68ba      	ldr	r2, [r7, #8]
 8010862:	429a      	cmp	r2, r3
 8010864:	bf0c      	ite	eq
 8010866:	2301      	moveq	r3, #1
 8010868:	2300      	movne	r3, #0
 801086a:	b2db      	uxtb	r3, r3
 801086c:	461a      	mov	r2, r3
 801086e:	79fb      	ldrb	r3, [r7, #7]
 8010870:	429a      	cmp	r2, r3
 8010872:	d0a0      	beq.n	80107b6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010874:	2300      	movs	r3, #0
}
 8010876:	4618      	mov	r0, r3
 8010878:	3710      	adds	r7, #16
 801087a:	46bd      	mov	sp, r7
 801087c:	bd80      	pop	{r7, pc}

0801087e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801087e:	b480      	push	{r7}
 8010880:	b095      	sub	sp, #84	@ 0x54
 8010882:	af00      	add	r7, sp, #0
 8010884:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8010886:	687b      	ldr	r3, [r7, #4]
 8010888:	681b      	ldr	r3, [r3, #0]
 801088a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801088c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801088e:	e853 3f00 	ldrex	r3, [r3]
 8010892:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010894:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010896:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801089a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	681b      	ldr	r3, [r3, #0]
 80108a0:	461a      	mov	r2, r3
 80108a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80108a4:	643b      	str	r3, [r7, #64]	@ 0x40
 80108a6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80108a8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80108aa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80108ac:	e841 2300 	strex	r3, r2, [r1]
 80108b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80108b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80108b4:	2b00      	cmp	r3, #0
 80108b6:	d1e6      	bne.n	8010886 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80108b8:	687b      	ldr	r3, [r7, #4]
 80108ba:	681b      	ldr	r3, [r3, #0]
 80108bc:	3308      	adds	r3, #8
 80108be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80108c0:	6a3b      	ldr	r3, [r7, #32]
 80108c2:	e853 3f00 	ldrex	r3, [r3]
 80108c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80108c8:	69fb      	ldr	r3, [r7, #28]
 80108ca:	f023 0301 	bic.w	r3, r3, #1
 80108ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 80108d0:	687b      	ldr	r3, [r7, #4]
 80108d2:	681b      	ldr	r3, [r3, #0]
 80108d4:	3308      	adds	r3, #8
 80108d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80108d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80108da:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80108dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80108de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80108e0:	e841 2300 	strex	r3, r2, [r1]
 80108e4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80108e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80108e8:	2b00      	cmp	r3, #0
 80108ea:	d1e5      	bne.n	80108b8 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80108ec:	687b      	ldr	r3, [r7, #4]
 80108ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80108f0:	2b01      	cmp	r3, #1
 80108f2:	d118      	bne.n	8010926 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80108f4:	687b      	ldr	r3, [r7, #4]
 80108f6:	681b      	ldr	r3, [r3, #0]
 80108f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80108fa:	68fb      	ldr	r3, [r7, #12]
 80108fc:	e853 3f00 	ldrex	r3, [r3]
 8010900:	60bb      	str	r3, [r7, #8]
   return(result);
 8010902:	68bb      	ldr	r3, [r7, #8]
 8010904:	f023 0310 	bic.w	r3, r3, #16
 8010908:	647b      	str	r3, [r7, #68]	@ 0x44
 801090a:	687b      	ldr	r3, [r7, #4]
 801090c:	681b      	ldr	r3, [r3, #0]
 801090e:	461a      	mov	r2, r3
 8010910:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010912:	61bb      	str	r3, [r7, #24]
 8010914:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010916:	6979      	ldr	r1, [r7, #20]
 8010918:	69ba      	ldr	r2, [r7, #24]
 801091a:	e841 2300 	strex	r3, r2, [r1]
 801091e:	613b      	str	r3, [r7, #16]
   return(result);
 8010920:	693b      	ldr	r3, [r7, #16]
 8010922:	2b00      	cmp	r3, #0
 8010924:	d1e6      	bne.n	80108f4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010926:	687b      	ldr	r3, [r7, #4]
 8010928:	2220      	movs	r2, #32
 801092a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801092e:	687b      	ldr	r3, [r7, #4]
 8010930:	2200      	movs	r2, #0
 8010932:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010934:	687b      	ldr	r3, [r7, #4]
 8010936:	2200      	movs	r2, #0
 8010938:	669a      	str	r2, [r3, #104]	@ 0x68
}
 801093a:	bf00      	nop
 801093c:	3754      	adds	r7, #84	@ 0x54
 801093e:	46bd      	mov	sp, r7
 8010940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010944:	4770      	bx	lr
	...

08010948 <calloc>:
 8010948:	4b02      	ldr	r3, [pc, #8]	@ (8010954 <calloc+0xc>)
 801094a:	460a      	mov	r2, r1
 801094c:	4601      	mov	r1, r0
 801094e:	6818      	ldr	r0, [r3, #0]
 8010950:	f000 b802 	b.w	8010958 <_calloc_r>
 8010954:	20000078 	.word	0x20000078

08010958 <_calloc_r>:
 8010958:	b570      	push	{r4, r5, r6, lr}
 801095a:	fba1 5402 	umull	r5, r4, r1, r2
 801095e:	b934      	cbnz	r4, 801096e <_calloc_r+0x16>
 8010960:	4629      	mov	r1, r5
 8010962:	f000 f83f 	bl	80109e4 <_malloc_r>
 8010966:	4606      	mov	r6, r0
 8010968:	b928      	cbnz	r0, 8010976 <_calloc_r+0x1e>
 801096a:	4630      	mov	r0, r6
 801096c:	bd70      	pop	{r4, r5, r6, pc}
 801096e:	220c      	movs	r2, #12
 8010970:	6002      	str	r2, [r0, #0]
 8010972:	2600      	movs	r6, #0
 8010974:	e7f9      	b.n	801096a <_calloc_r+0x12>
 8010976:	462a      	mov	r2, r5
 8010978:	4621      	mov	r1, r4
 801097a:	f000 fac7 	bl	8010f0c <memset>
 801097e:	e7f4      	b.n	801096a <_calloc_r+0x12>

08010980 <malloc>:
 8010980:	4b02      	ldr	r3, [pc, #8]	@ (801098c <malloc+0xc>)
 8010982:	4601      	mov	r1, r0
 8010984:	6818      	ldr	r0, [r3, #0]
 8010986:	f000 b82d 	b.w	80109e4 <_malloc_r>
 801098a:	bf00      	nop
 801098c:	20000078 	.word	0x20000078

08010990 <free>:
 8010990:	4b02      	ldr	r3, [pc, #8]	@ (801099c <free+0xc>)
 8010992:	4601      	mov	r1, r0
 8010994:	6818      	ldr	r0, [r3, #0]
 8010996:	f000 bb53 	b.w	8011040 <_free_r>
 801099a:	bf00      	nop
 801099c:	20000078 	.word	0x20000078

080109a0 <sbrk_aligned>:
 80109a0:	b570      	push	{r4, r5, r6, lr}
 80109a2:	4e0f      	ldr	r6, [pc, #60]	@ (80109e0 <sbrk_aligned+0x40>)
 80109a4:	460c      	mov	r4, r1
 80109a6:	6831      	ldr	r1, [r6, #0]
 80109a8:	4605      	mov	r5, r0
 80109aa:	b911      	cbnz	r1, 80109b2 <sbrk_aligned+0x12>
 80109ac:	f000 faea 	bl	8010f84 <_sbrk_r>
 80109b0:	6030      	str	r0, [r6, #0]
 80109b2:	4621      	mov	r1, r4
 80109b4:	4628      	mov	r0, r5
 80109b6:	f000 fae5 	bl	8010f84 <_sbrk_r>
 80109ba:	1c43      	adds	r3, r0, #1
 80109bc:	d103      	bne.n	80109c6 <sbrk_aligned+0x26>
 80109be:	f04f 34ff 	mov.w	r4, #4294967295
 80109c2:	4620      	mov	r0, r4
 80109c4:	bd70      	pop	{r4, r5, r6, pc}
 80109c6:	1cc4      	adds	r4, r0, #3
 80109c8:	f024 0403 	bic.w	r4, r4, #3
 80109cc:	42a0      	cmp	r0, r4
 80109ce:	d0f8      	beq.n	80109c2 <sbrk_aligned+0x22>
 80109d0:	1a21      	subs	r1, r4, r0
 80109d2:	4628      	mov	r0, r5
 80109d4:	f000 fad6 	bl	8010f84 <_sbrk_r>
 80109d8:	3001      	adds	r0, #1
 80109da:	d1f2      	bne.n	80109c2 <sbrk_aligned+0x22>
 80109dc:	e7ef      	b.n	80109be <sbrk_aligned+0x1e>
 80109de:	bf00      	nop
 80109e0:	20003338 	.word	0x20003338

080109e4 <_malloc_r>:
 80109e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80109e8:	1ccd      	adds	r5, r1, #3
 80109ea:	f025 0503 	bic.w	r5, r5, #3
 80109ee:	3508      	adds	r5, #8
 80109f0:	2d0c      	cmp	r5, #12
 80109f2:	bf38      	it	cc
 80109f4:	250c      	movcc	r5, #12
 80109f6:	2d00      	cmp	r5, #0
 80109f8:	4606      	mov	r6, r0
 80109fa:	db01      	blt.n	8010a00 <_malloc_r+0x1c>
 80109fc:	42a9      	cmp	r1, r5
 80109fe:	d904      	bls.n	8010a0a <_malloc_r+0x26>
 8010a00:	230c      	movs	r3, #12
 8010a02:	6033      	str	r3, [r6, #0]
 8010a04:	2000      	movs	r0, #0
 8010a06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010a0a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010ae0 <_malloc_r+0xfc>
 8010a0e:	f000 f869 	bl	8010ae4 <__malloc_lock>
 8010a12:	f8d8 3000 	ldr.w	r3, [r8]
 8010a16:	461c      	mov	r4, r3
 8010a18:	bb44      	cbnz	r4, 8010a6c <_malloc_r+0x88>
 8010a1a:	4629      	mov	r1, r5
 8010a1c:	4630      	mov	r0, r6
 8010a1e:	f7ff ffbf 	bl	80109a0 <sbrk_aligned>
 8010a22:	1c43      	adds	r3, r0, #1
 8010a24:	4604      	mov	r4, r0
 8010a26:	d158      	bne.n	8010ada <_malloc_r+0xf6>
 8010a28:	f8d8 4000 	ldr.w	r4, [r8]
 8010a2c:	4627      	mov	r7, r4
 8010a2e:	2f00      	cmp	r7, #0
 8010a30:	d143      	bne.n	8010aba <_malloc_r+0xd6>
 8010a32:	2c00      	cmp	r4, #0
 8010a34:	d04b      	beq.n	8010ace <_malloc_r+0xea>
 8010a36:	6823      	ldr	r3, [r4, #0]
 8010a38:	4639      	mov	r1, r7
 8010a3a:	4630      	mov	r0, r6
 8010a3c:	eb04 0903 	add.w	r9, r4, r3
 8010a40:	f000 faa0 	bl	8010f84 <_sbrk_r>
 8010a44:	4581      	cmp	r9, r0
 8010a46:	d142      	bne.n	8010ace <_malloc_r+0xea>
 8010a48:	6821      	ldr	r1, [r4, #0]
 8010a4a:	1a6d      	subs	r5, r5, r1
 8010a4c:	4629      	mov	r1, r5
 8010a4e:	4630      	mov	r0, r6
 8010a50:	f7ff ffa6 	bl	80109a0 <sbrk_aligned>
 8010a54:	3001      	adds	r0, #1
 8010a56:	d03a      	beq.n	8010ace <_malloc_r+0xea>
 8010a58:	6823      	ldr	r3, [r4, #0]
 8010a5a:	442b      	add	r3, r5
 8010a5c:	6023      	str	r3, [r4, #0]
 8010a5e:	f8d8 3000 	ldr.w	r3, [r8]
 8010a62:	685a      	ldr	r2, [r3, #4]
 8010a64:	bb62      	cbnz	r2, 8010ac0 <_malloc_r+0xdc>
 8010a66:	f8c8 7000 	str.w	r7, [r8]
 8010a6a:	e00f      	b.n	8010a8c <_malloc_r+0xa8>
 8010a6c:	6822      	ldr	r2, [r4, #0]
 8010a6e:	1b52      	subs	r2, r2, r5
 8010a70:	d420      	bmi.n	8010ab4 <_malloc_r+0xd0>
 8010a72:	2a0b      	cmp	r2, #11
 8010a74:	d917      	bls.n	8010aa6 <_malloc_r+0xc2>
 8010a76:	1961      	adds	r1, r4, r5
 8010a78:	42a3      	cmp	r3, r4
 8010a7a:	6025      	str	r5, [r4, #0]
 8010a7c:	bf18      	it	ne
 8010a7e:	6059      	strne	r1, [r3, #4]
 8010a80:	6863      	ldr	r3, [r4, #4]
 8010a82:	bf08      	it	eq
 8010a84:	f8c8 1000 	streq.w	r1, [r8]
 8010a88:	5162      	str	r2, [r4, r5]
 8010a8a:	604b      	str	r3, [r1, #4]
 8010a8c:	4630      	mov	r0, r6
 8010a8e:	f000 f82f 	bl	8010af0 <__malloc_unlock>
 8010a92:	f104 000b 	add.w	r0, r4, #11
 8010a96:	1d23      	adds	r3, r4, #4
 8010a98:	f020 0007 	bic.w	r0, r0, #7
 8010a9c:	1ac2      	subs	r2, r0, r3
 8010a9e:	bf1c      	itt	ne
 8010aa0:	1a1b      	subne	r3, r3, r0
 8010aa2:	50a3      	strne	r3, [r4, r2]
 8010aa4:	e7af      	b.n	8010a06 <_malloc_r+0x22>
 8010aa6:	6862      	ldr	r2, [r4, #4]
 8010aa8:	42a3      	cmp	r3, r4
 8010aaa:	bf0c      	ite	eq
 8010aac:	f8c8 2000 	streq.w	r2, [r8]
 8010ab0:	605a      	strne	r2, [r3, #4]
 8010ab2:	e7eb      	b.n	8010a8c <_malloc_r+0xa8>
 8010ab4:	4623      	mov	r3, r4
 8010ab6:	6864      	ldr	r4, [r4, #4]
 8010ab8:	e7ae      	b.n	8010a18 <_malloc_r+0x34>
 8010aba:	463c      	mov	r4, r7
 8010abc:	687f      	ldr	r7, [r7, #4]
 8010abe:	e7b6      	b.n	8010a2e <_malloc_r+0x4a>
 8010ac0:	461a      	mov	r2, r3
 8010ac2:	685b      	ldr	r3, [r3, #4]
 8010ac4:	42a3      	cmp	r3, r4
 8010ac6:	d1fb      	bne.n	8010ac0 <_malloc_r+0xdc>
 8010ac8:	2300      	movs	r3, #0
 8010aca:	6053      	str	r3, [r2, #4]
 8010acc:	e7de      	b.n	8010a8c <_malloc_r+0xa8>
 8010ace:	230c      	movs	r3, #12
 8010ad0:	6033      	str	r3, [r6, #0]
 8010ad2:	4630      	mov	r0, r6
 8010ad4:	f000 f80c 	bl	8010af0 <__malloc_unlock>
 8010ad8:	e794      	b.n	8010a04 <_malloc_r+0x20>
 8010ada:	6005      	str	r5, [r0, #0]
 8010adc:	e7d6      	b.n	8010a8c <_malloc_r+0xa8>
 8010ade:	bf00      	nop
 8010ae0:	2000333c 	.word	0x2000333c

08010ae4 <__malloc_lock>:
 8010ae4:	4801      	ldr	r0, [pc, #4]	@ (8010aec <__malloc_lock+0x8>)
 8010ae6:	f000 ba9a 	b.w	801101e <__retarget_lock_acquire_recursive>
 8010aea:	bf00      	nop
 8010aec:	20003480 	.word	0x20003480

08010af0 <__malloc_unlock>:
 8010af0:	4801      	ldr	r0, [pc, #4]	@ (8010af8 <__malloc_unlock+0x8>)
 8010af2:	f000 ba95 	b.w	8011020 <__retarget_lock_release_recursive>
 8010af6:	bf00      	nop
 8010af8:	20003480 	.word	0x20003480

08010afc <std>:
 8010afc:	2300      	movs	r3, #0
 8010afe:	b510      	push	{r4, lr}
 8010b00:	4604      	mov	r4, r0
 8010b02:	e9c0 3300 	strd	r3, r3, [r0]
 8010b06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010b0a:	6083      	str	r3, [r0, #8]
 8010b0c:	8181      	strh	r1, [r0, #12]
 8010b0e:	6643      	str	r3, [r0, #100]	@ 0x64
 8010b10:	81c2      	strh	r2, [r0, #14]
 8010b12:	6183      	str	r3, [r0, #24]
 8010b14:	4619      	mov	r1, r3
 8010b16:	2208      	movs	r2, #8
 8010b18:	305c      	adds	r0, #92	@ 0x5c
 8010b1a:	f000 f9f7 	bl	8010f0c <memset>
 8010b1e:	4b0d      	ldr	r3, [pc, #52]	@ (8010b54 <std+0x58>)
 8010b20:	6263      	str	r3, [r4, #36]	@ 0x24
 8010b22:	4b0d      	ldr	r3, [pc, #52]	@ (8010b58 <std+0x5c>)
 8010b24:	62a3      	str	r3, [r4, #40]	@ 0x28
 8010b26:	4b0d      	ldr	r3, [pc, #52]	@ (8010b5c <std+0x60>)
 8010b28:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8010b2a:	4b0d      	ldr	r3, [pc, #52]	@ (8010b60 <std+0x64>)
 8010b2c:	6323      	str	r3, [r4, #48]	@ 0x30
 8010b2e:	4b0d      	ldr	r3, [pc, #52]	@ (8010b64 <std+0x68>)
 8010b30:	6224      	str	r4, [r4, #32]
 8010b32:	429c      	cmp	r4, r3
 8010b34:	d006      	beq.n	8010b44 <std+0x48>
 8010b36:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8010b3a:	4294      	cmp	r4, r2
 8010b3c:	d002      	beq.n	8010b44 <std+0x48>
 8010b3e:	33d0      	adds	r3, #208	@ 0xd0
 8010b40:	429c      	cmp	r4, r3
 8010b42:	d105      	bne.n	8010b50 <std+0x54>
 8010b44:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8010b48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010b4c:	f000 ba66 	b.w	801101c <__retarget_lock_init_recursive>
 8010b50:	bd10      	pop	{r4, pc}
 8010b52:	bf00      	nop
 8010b54:	08010e0d 	.word	0x08010e0d
 8010b58:	08010e2f 	.word	0x08010e2f
 8010b5c:	08010e67 	.word	0x08010e67
 8010b60:	08010e8b 	.word	0x08010e8b
 8010b64:	20003340 	.word	0x20003340

08010b68 <stdio_exit_handler>:
 8010b68:	4a02      	ldr	r2, [pc, #8]	@ (8010b74 <stdio_exit_handler+0xc>)
 8010b6a:	4903      	ldr	r1, [pc, #12]	@ (8010b78 <stdio_exit_handler+0x10>)
 8010b6c:	4803      	ldr	r0, [pc, #12]	@ (8010b7c <stdio_exit_handler+0x14>)
 8010b6e:	f000 b869 	b.w	8010c44 <_fwalk_sglue>
 8010b72:	bf00      	nop
 8010b74:	2000006c 	.word	0x2000006c
 8010b78:	08011a29 	.word	0x08011a29
 8010b7c:	2000007c 	.word	0x2000007c

08010b80 <cleanup_stdio>:
 8010b80:	6841      	ldr	r1, [r0, #4]
 8010b82:	4b0c      	ldr	r3, [pc, #48]	@ (8010bb4 <cleanup_stdio+0x34>)
 8010b84:	4299      	cmp	r1, r3
 8010b86:	b510      	push	{r4, lr}
 8010b88:	4604      	mov	r4, r0
 8010b8a:	d001      	beq.n	8010b90 <cleanup_stdio+0x10>
 8010b8c:	f000 ff4c 	bl	8011a28 <_fflush_r>
 8010b90:	68a1      	ldr	r1, [r4, #8]
 8010b92:	4b09      	ldr	r3, [pc, #36]	@ (8010bb8 <cleanup_stdio+0x38>)
 8010b94:	4299      	cmp	r1, r3
 8010b96:	d002      	beq.n	8010b9e <cleanup_stdio+0x1e>
 8010b98:	4620      	mov	r0, r4
 8010b9a:	f000 ff45 	bl	8011a28 <_fflush_r>
 8010b9e:	68e1      	ldr	r1, [r4, #12]
 8010ba0:	4b06      	ldr	r3, [pc, #24]	@ (8010bbc <cleanup_stdio+0x3c>)
 8010ba2:	4299      	cmp	r1, r3
 8010ba4:	d004      	beq.n	8010bb0 <cleanup_stdio+0x30>
 8010ba6:	4620      	mov	r0, r4
 8010ba8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010bac:	f000 bf3c 	b.w	8011a28 <_fflush_r>
 8010bb0:	bd10      	pop	{r4, pc}
 8010bb2:	bf00      	nop
 8010bb4:	20003340 	.word	0x20003340
 8010bb8:	200033a8 	.word	0x200033a8
 8010bbc:	20003410 	.word	0x20003410

08010bc0 <global_stdio_init.part.0>:
 8010bc0:	b510      	push	{r4, lr}
 8010bc2:	4b0b      	ldr	r3, [pc, #44]	@ (8010bf0 <global_stdio_init.part.0+0x30>)
 8010bc4:	4c0b      	ldr	r4, [pc, #44]	@ (8010bf4 <global_stdio_init.part.0+0x34>)
 8010bc6:	4a0c      	ldr	r2, [pc, #48]	@ (8010bf8 <global_stdio_init.part.0+0x38>)
 8010bc8:	601a      	str	r2, [r3, #0]
 8010bca:	4620      	mov	r0, r4
 8010bcc:	2200      	movs	r2, #0
 8010bce:	2104      	movs	r1, #4
 8010bd0:	f7ff ff94 	bl	8010afc <std>
 8010bd4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8010bd8:	2201      	movs	r2, #1
 8010bda:	2109      	movs	r1, #9
 8010bdc:	f7ff ff8e 	bl	8010afc <std>
 8010be0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8010be4:	2202      	movs	r2, #2
 8010be6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010bea:	2112      	movs	r1, #18
 8010bec:	f7ff bf86 	b.w	8010afc <std>
 8010bf0:	20003478 	.word	0x20003478
 8010bf4:	20003340 	.word	0x20003340
 8010bf8:	08010b69 	.word	0x08010b69

08010bfc <__sfp_lock_acquire>:
 8010bfc:	4801      	ldr	r0, [pc, #4]	@ (8010c04 <__sfp_lock_acquire+0x8>)
 8010bfe:	f000 ba0e 	b.w	801101e <__retarget_lock_acquire_recursive>
 8010c02:	bf00      	nop
 8010c04:	20003481 	.word	0x20003481

08010c08 <__sfp_lock_release>:
 8010c08:	4801      	ldr	r0, [pc, #4]	@ (8010c10 <__sfp_lock_release+0x8>)
 8010c0a:	f000 ba09 	b.w	8011020 <__retarget_lock_release_recursive>
 8010c0e:	bf00      	nop
 8010c10:	20003481 	.word	0x20003481

08010c14 <__sinit>:
 8010c14:	b510      	push	{r4, lr}
 8010c16:	4604      	mov	r4, r0
 8010c18:	f7ff fff0 	bl	8010bfc <__sfp_lock_acquire>
 8010c1c:	6a23      	ldr	r3, [r4, #32]
 8010c1e:	b11b      	cbz	r3, 8010c28 <__sinit+0x14>
 8010c20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010c24:	f7ff bff0 	b.w	8010c08 <__sfp_lock_release>
 8010c28:	4b04      	ldr	r3, [pc, #16]	@ (8010c3c <__sinit+0x28>)
 8010c2a:	6223      	str	r3, [r4, #32]
 8010c2c:	4b04      	ldr	r3, [pc, #16]	@ (8010c40 <__sinit+0x2c>)
 8010c2e:	681b      	ldr	r3, [r3, #0]
 8010c30:	2b00      	cmp	r3, #0
 8010c32:	d1f5      	bne.n	8010c20 <__sinit+0xc>
 8010c34:	f7ff ffc4 	bl	8010bc0 <global_stdio_init.part.0>
 8010c38:	e7f2      	b.n	8010c20 <__sinit+0xc>
 8010c3a:	bf00      	nop
 8010c3c:	08010b81 	.word	0x08010b81
 8010c40:	20003478 	.word	0x20003478

08010c44 <_fwalk_sglue>:
 8010c44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010c48:	4607      	mov	r7, r0
 8010c4a:	4688      	mov	r8, r1
 8010c4c:	4614      	mov	r4, r2
 8010c4e:	2600      	movs	r6, #0
 8010c50:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010c54:	f1b9 0901 	subs.w	r9, r9, #1
 8010c58:	d505      	bpl.n	8010c66 <_fwalk_sglue+0x22>
 8010c5a:	6824      	ldr	r4, [r4, #0]
 8010c5c:	2c00      	cmp	r4, #0
 8010c5e:	d1f7      	bne.n	8010c50 <_fwalk_sglue+0xc>
 8010c60:	4630      	mov	r0, r6
 8010c62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010c66:	89ab      	ldrh	r3, [r5, #12]
 8010c68:	2b01      	cmp	r3, #1
 8010c6a:	d907      	bls.n	8010c7c <_fwalk_sglue+0x38>
 8010c6c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010c70:	3301      	adds	r3, #1
 8010c72:	d003      	beq.n	8010c7c <_fwalk_sglue+0x38>
 8010c74:	4629      	mov	r1, r5
 8010c76:	4638      	mov	r0, r7
 8010c78:	47c0      	blx	r8
 8010c7a:	4306      	orrs	r6, r0
 8010c7c:	3568      	adds	r5, #104	@ 0x68
 8010c7e:	e7e9      	b.n	8010c54 <_fwalk_sglue+0x10>

08010c80 <iprintf>:
 8010c80:	b40f      	push	{r0, r1, r2, r3}
 8010c82:	b507      	push	{r0, r1, r2, lr}
 8010c84:	4906      	ldr	r1, [pc, #24]	@ (8010ca0 <iprintf+0x20>)
 8010c86:	ab04      	add	r3, sp, #16
 8010c88:	6808      	ldr	r0, [r1, #0]
 8010c8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8010c8e:	6881      	ldr	r1, [r0, #8]
 8010c90:	9301      	str	r3, [sp, #4]
 8010c92:	f000 fba1 	bl	80113d8 <_vfiprintf_r>
 8010c96:	b003      	add	sp, #12
 8010c98:	f85d eb04 	ldr.w	lr, [sp], #4
 8010c9c:	b004      	add	sp, #16
 8010c9e:	4770      	bx	lr
 8010ca0:	20000078 	.word	0x20000078

08010ca4 <setvbuf>:
 8010ca4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010ca8:	461d      	mov	r5, r3
 8010caa:	4b57      	ldr	r3, [pc, #348]	@ (8010e08 <setvbuf+0x164>)
 8010cac:	681f      	ldr	r7, [r3, #0]
 8010cae:	4604      	mov	r4, r0
 8010cb0:	460e      	mov	r6, r1
 8010cb2:	4690      	mov	r8, r2
 8010cb4:	b127      	cbz	r7, 8010cc0 <setvbuf+0x1c>
 8010cb6:	6a3b      	ldr	r3, [r7, #32]
 8010cb8:	b913      	cbnz	r3, 8010cc0 <setvbuf+0x1c>
 8010cba:	4638      	mov	r0, r7
 8010cbc:	f7ff ffaa 	bl	8010c14 <__sinit>
 8010cc0:	f1b8 0f02 	cmp.w	r8, #2
 8010cc4:	d006      	beq.n	8010cd4 <setvbuf+0x30>
 8010cc6:	f1b8 0f01 	cmp.w	r8, #1
 8010cca:	f200 809a 	bhi.w	8010e02 <setvbuf+0x15e>
 8010cce:	2d00      	cmp	r5, #0
 8010cd0:	f2c0 8097 	blt.w	8010e02 <setvbuf+0x15e>
 8010cd4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010cd6:	07d9      	lsls	r1, r3, #31
 8010cd8:	d405      	bmi.n	8010ce6 <setvbuf+0x42>
 8010cda:	89a3      	ldrh	r3, [r4, #12]
 8010cdc:	059a      	lsls	r2, r3, #22
 8010cde:	d402      	bmi.n	8010ce6 <setvbuf+0x42>
 8010ce0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010ce2:	f000 f99c 	bl	801101e <__retarget_lock_acquire_recursive>
 8010ce6:	4621      	mov	r1, r4
 8010ce8:	4638      	mov	r0, r7
 8010cea:	f000 fe9d 	bl	8011a28 <_fflush_r>
 8010cee:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010cf0:	b141      	cbz	r1, 8010d04 <setvbuf+0x60>
 8010cf2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010cf6:	4299      	cmp	r1, r3
 8010cf8:	d002      	beq.n	8010d00 <setvbuf+0x5c>
 8010cfa:	4638      	mov	r0, r7
 8010cfc:	f000 f9a0 	bl	8011040 <_free_r>
 8010d00:	2300      	movs	r3, #0
 8010d02:	6363      	str	r3, [r4, #52]	@ 0x34
 8010d04:	2300      	movs	r3, #0
 8010d06:	61a3      	str	r3, [r4, #24]
 8010d08:	6063      	str	r3, [r4, #4]
 8010d0a:	89a3      	ldrh	r3, [r4, #12]
 8010d0c:	061b      	lsls	r3, r3, #24
 8010d0e:	d503      	bpl.n	8010d18 <setvbuf+0x74>
 8010d10:	6921      	ldr	r1, [r4, #16]
 8010d12:	4638      	mov	r0, r7
 8010d14:	f000 f994 	bl	8011040 <_free_r>
 8010d18:	89a3      	ldrh	r3, [r4, #12]
 8010d1a:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8010d1e:	f023 0303 	bic.w	r3, r3, #3
 8010d22:	f1b8 0f02 	cmp.w	r8, #2
 8010d26:	81a3      	strh	r3, [r4, #12]
 8010d28:	d061      	beq.n	8010dee <setvbuf+0x14a>
 8010d2a:	ab01      	add	r3, sp, #4
 8010d2c:	466a      	mov	r2, sp
 8010d2e:	4621      	mov	r1, r4
 8010d30:	4638      	mov	r0, r7
 8010d32:	f000 fea1 	bl	8011a78 <__swhatbuf_r>
 8010d36:	89a3      	ldrh	r3, [r4, #12]
 8010d38:	4318      	orrs	r0, r3
 8010d3a:	81a0      	strh	r0, [r4, #12]
 8010d3c:	bb2d      	cbnz	r5, 8010d8a <setvbuf+0xe6>
 8010d3e:	9d00      	ldr	r5, [sp, #0]
 8010d40:	4628      	mov	r0, r5
 8010d42:	f7ff fe1d 	bl	8010980 <malloc>
 8010d46:	4606      	mov	r6, r0
 8010d48:	2800      	cmp	r0, #0
 8010d4a:	d152      	bne.n	8010df2 <setvbuf+0x14e>
 8010d4c:	f8dd 9000 	ldr.w	r9, [sp]
 8010d50:	45a9      	cmp	r9, r5
 8010d52:	d140      	bne.n	8010dd6 <setvbuf+0x132>
 8010d54:	f04f 35ff 	mov.w	r5, #4294967295
 8010d58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010d5c:	f043 0202 	orr.w	r2, r3, #2
 8010d60:	81a2      	strh	r2, [r4, #12]
 8010d62:	2200      	movs	r2, #0
 8010d64:	60a2      	str	r2, [r4, #8]
 8010d66:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8010d6a:	6022      	str	r2, [r4, #0]
 8010d6c:	6122      	str	r2, [r4, #16]
 8010d6e:	2201      	movs	r2, #1
 8010d70:	6162      	str	r2, [r4, #20]
 8010d72:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010d74:	07d6      	lsls	r6, r2, #31
 8010d76:	d404      	bmi.n	8010d82 <setvbuf+0xde>
 8010d78:	0598      	lsls	r0, r3, #22
 8010d7a:	d402      	bmi.n	8010d82 <setvbuf+0xde>
 8010d7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010d7e:	f000 f94f 	bl	8011020 <__retarget_lock_release_recursive>
 8010d82:	4628      	mov	r0, r5
 8010d84:	b003      	add	sp, #12
 8010d86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010d8a:	2e00      	cmp	r6, #0
 8010d8c:	d0d8      	beq.n	8010d40 <setvbuf+0x9c>
 8010d8e:	6a3b      	ldr	r3, [r7, #32]
 8010d90:	b913      	cbnz	r3, 8010d98 <setvbuf+0xf4>
 8010d92:	4638      	mov	r0, r7
 8010d94:	f7ff ff3e 	bl	8010c14 <__sinit>
 8010d98:	f1b8 0f01 	cmp.w	r8, #1
 8010d9c:	bf08      	it	eq
 8010d9e:	89a3      	ldrheq	r3, [r4, #12]
 8010da0:	6026      	str	r6, [r4, #0]
 8010da2:	bf04      	itt	eq
 8010da4:	f043 0301 	orreq.w	r3, r3, #1
 8010da8:	81a3      	strheq	r3, [r4, #12]
 8010daa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010dae:	f013 0208 	ands.w	r2, r3, #8
 8010db2:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8010db6:	d01e      	beq.n	8010df6 <setvbuf+0x152>
 8010db8:	07d9      	lsls	r1, r3, #31
 8010dba:	bf41      	itttt	mi
 8010dbc:	2200      	movmi	r2, #0
 8010dbe:	426d      	negmi	r5, r5
 8010dc0:	60a2      	strmi	r2, [r4, #8]
 8010dc2:	61a5      	strmi	r5, [r4, #24]
 8010dc4:	bf58      	it	pl
 8010dc6:	60a5      	strpl	r5, [r4, #8]
 8010dc8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010dca:	07d2      	lsls	r2, r2, #31
 8010dcc:	d401      	bmi.n	8010dd2 <setvbuf+0x12e>
 8010dce:	059b      	lsls	r3, r3, #22
 8010dd0:	d513      	bpl.n	8010dfa <setvbuf+0x156>
 8010dd2:	2500      	movs	r5, #0
 8010dd4:	e7d5      	b.n	8010d82 <setvbuf+0xde>
 8010dd6:	4648      	mov	r0, r9
 8010dd8:	f7ff fdd2 	bl	8010980 <malloc>
 8010ddc:	4606      	mov	r6, r0
 8010dde:	2800      	cmp	r0, #0
 8010de0:	d0b8      	beq.n	8010d54 <setvbuf+0xb0>
 8010de2:	89a3      	ldrh	r3, [r4, #12]
 8010de4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010de8:	81a3      	strh	r3, [r4, #12]
 8010dea:	464d      	mov	r5, r9
 8010dec:	e7cf      	b.n	8010d8e <setvbuf+0xea>
 8010dee:	2500      	movs	r5, #0
 8010df0:	e7b2      	b.n	8010d58 <setvbuf+0xb4>
 8010df2:	46a9      	mov	r9, r5
 8010df4:	e7f5      	b.n	8010de2 <setvbuf+0x13e>
 8010df6:	60a2      	str	r2, [r4, #8]
 8010df8:	e7e6      	b.n	8010dc8 <setvbuf+0x124>
 8010dfa:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010dfc:	f000 f910 	bl	8011020 <__retarget_lock_release_recursive>
 8010e00:	e7e7      	b.n	8010dd2 <setvbuf+0x12e>
 8010e02:	f04f 35ff 	mov.w	r5, #4294967295
 8010e06:	e7bc      	b.n	8010d82 <setvbuf+0xde>
 8010e08:	20000078 	.word	0x20000078

08010e0c <__sread>:
 8010e0c:	b510      	push	{r4, lr}
 8010e0e:	460c      	mov	r4, r1
 8010e10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010e14:	f000 f8a4 	bl	8010f60 <_read_r>
 8010e18:	2800      	cmp	r0, #0
 8010e1a:	bfab      	itete	ge
 8010e1c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8010e1e:	89a3      	ldrhlt	r3, [r4, #12]
 8010e20:	181b      	addge	r3, r3, r0
 8010e22:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8010e26:	bfac      	ite	ge
 8010e28:	6563      	strge	r3, [r4, #84]	@ 0x54
 8010e2a:	81a3      	strhlt	r3, [r4, #12]
 8010e2c:	bd10      	pop	{r4, pc}

08010e2e <__swrite>:
 8010e2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e32:	461f      	mov	r7, r3
 8010e34:	898b      	ldrh	r3, [r1, #12]
 8010e36:	05db      	lsls	r3, r3, #23
 8010e38:	4605      	mov	r5, r0
 8010e3a:	460c      	mov	r4, r1
 8010e3c:	4616      	mov	r6, r2
 8010e3e:	d505      	bpl.n	8010e4c <__swrite+0x1e>
 8010e40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010e44:	2302      	movs	r3, #2
 8010e46:	2200      	movs	r2, #0
 8010e48:	f000 f878 	bl	8010f3c <_lseek_r>
 8010e4c:	89a3      	ldrh	r3, [r4, #12]
 8010e4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010e52:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010e56:	81a3      	strh	r3, [r4, #12]
 8010e58:	4632      	mov	r2, r6
 8010e5a:	463b      	mov	r3, r7
 8010e5c:	4628      	mov	r0, r5
 8010e5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010e62:	f000 b89f 	b.w	8010fa4 <_write_r>

08010e66 <__sseek>:
 8010e66:	b510      	push	{r4, lr}
 8010e68:	460c      	mov	r4, r1
 8010e6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010e6e:	f000 f865 	bl	8010f3c <_lseek_r>
 8010e72:	1c43      	adds	r3, r0, #1
 8010e74:	89a3      	ldrh	r3, [r4, #12]
 8010e76:	bf15      	itete	ne
 8010e78:	6560      	strne	r0, [r4, #84]	@ 0x54
 8010e7a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8010e7e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8010e82:	81a3      	strheq	r3, [r4, #12]
 8010e84:	bf18      	it	ne
 8010e86:	81a3      	strhne	r3, [r4, #12]
 8010e88:	bd10      	pop	{r4, pc}

08010e8a <__sclose>:
 8010e8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010e8e:	f000 b845 	b.w	8010f1c <_close_r>

08010e92 <_vsniprintf_r>:
 8010e92:	b530      	push	{r4, r5, lr}
 8010e94:	4614      	mov	r4, r2
 8010e96:	2c00      	cmp	r4, #0
 8010e98:	b09b      	sub	sp, #108	@ 0x6c
 8010e9a:	4605      	mov	r5, r0
 8010e9c:	461a      	mov	r2, r3
 8010e9e:	da05      	bge.n	8010eac <_vsniprintf_r+0x1a>
 8010ea0:	238b      	movs	r3, #139	@ 0x8b
 8010ea2:	6003      	str	r3, [r0, #0]
 8010ea4:	f04f 30ff 	mov.w	r0, #4294967295
 8010ea8:	b01b      	add	sp, #108	@ 0x6c
 8010eaa:	bd30      	pop	{r4, r5, pc}
 8010eac:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8010eb0:	f8ad 300c 	strh.w	r3, [sp, #12]
 8010eb4:	f04f 0300 	mov.w	r3, #0
 8010eb8:	9319      	str	r3, [sp, #100]	@ 0x64
 8010eba:	bf14      	ite	ne
 8010ebc:	f104 33ff 	addne.w	r3, r4, #4294967295
 8010ec0:	4623      	moveq	r3, r4
 8010ec2:	9302      	str	r3, [sp, #8]
 8010ec4:	9305      	str	r3, [sp, #20]
 8010ec6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010eca:	9100      	str	r1, [sp, #0]
 8010ecc:	9104      	str	r1, [sp, #16]
 8010ece:	f8ad 300e 	strh.w	r3, [sp, #14]
 8010ed2:	4669      	mov	r1, sp
 8010ed4:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8010ed6:	f000 f959 	bl	801118c <_svfiprintf_r>
 8010eda:	1c43      	adds	r3, r0, #1
 8010edc:	bfbc      	itt	lt
 8010ede:	238b      	movlt	r3, #139	@ 0x8b
 8010ee0:	602b      	strlt	r3, [r5, #0]
 8010ee2:	2c00      	cmp	r4, #0
 8010ee4:	d0e0      	beq.n	8010ea8 <_vsniprintf_r+0x16>
 8010ee6:	9b00      	ldr	r3, [sp, #0]
 8010ee8:	2200      	movs	r2, #0
 8010eea:	701a      	strb	r2, [r3, #0]
 8010eec:	e7dc      	b.n	8010ea8 <_vsniprintf_r+0x16>
	...

08010ef0 <vsniprintf>:
 8010ef0:	b507      	push	{r0, r1, r2, lr}
 8010ef2:	9300      	str	r3, [sp, #0]
 8010ef4:	4613      	mov	r3, r2
 8010ef6:	460a      	mov	r2, r1
 8010ef8:	4601      	mov	r1, r0
 8010efa:	4803      	ldr	r0, [pc, #12]	@ (8010f08 <vsniprintf+0x18>)
 8010efc:	6800      	ldr	r0, [r0, #0]
 8010efe:	f7ff ffc8 	bl	8010e92 <_vsniprintf_r>
 8010f02:	b003      	add	sp, #12
 8010f04:	f85d fb04 	ldr.w	pc, [sp], #4
 8010f08:	20000078 	.word	0x20000078

08010f0c <memset>:
 8010f0c:	4402      	add	r2, r0
 8010f0e:	4603      	mov	r3, r0
 8010f10:	4293      	cmp	r3, r2
 8010f12:	d100      	bne.n	8010f16 <memset+0xa>
 8010f14:	4770      	bx	lr
 8010f16:	f803 1b01 	strb.w	r1, [r3], #1
 8010f1a:	e7f9      	b.n	8010f10 <memset+0x4>

08010f1c <_close_r>:
 8010f1c:	b538      	push	{r3, r4, r5, lr}
 8010f1e:	4d06      	ldr	r5, [pc, #24]	@ (8010f38 <_close_r+0x1c>)
 8010f20:	2300      	movs	r3, #0
 8010f22:	4604      	mov	r4, r0
 8010f24:	4608      	mov	r0, r1
 8010f26:	602b      	str	r3, [r5, #0]
 8010f28:	f7f6 fdb8 	bl	8007a9c <_close>
 8010f2c:	1c43      	adds	r3, r0, #1
 8010f2e:	d102      	bne.n	8010f36 <_close_r+0x1a>
 8010f30:	682b      	ldr	r3, [r5, #0]
 8010f32:	b103      	cbz	r3, 8010f36 <_close_r+0x1a>
 8010f34:	6023      	str	r3, [r4, #0]
 8010f36:	bd38      	pop	{r3, r4, r5, pc}
 8010f38:	2000347c 	.word	0x2000347c

08010f3c <_lseek_r>:
 8010f3c:	b538      	push	{r3, r4, r5, lr}
 8010f3e:	4d07      	ldr	r5, [pc, #28]	@ (8010f5c <_lseek_r+0x20>)
 8010f40:	4604      	mov	r4, r0
 8010f42:	4608      	mov	r0, r1
 8010f44:	4611      	mov	r1, r2
 8010f46:	2200      	movs	r2, #0
 8010f48:	602a      	str	r2, [r5, #0]
 8010f4a:	461a      	mov	r2, r3
 8010f4c:	f7f6 fdcd 	bl	8007aea <_lseek>
 8010f50:	1c43      	adds	r3, r0, #1
 8010f52:	d102      	bne.n	8010f5a <_lseek_r+0x1e>
 8010f54:	682b      	ldr	r3, [r5, #0]
 8010f56:	b103      	cbz	r3, 8010f5a <_lseek_r+0x1e>
 8010f58:	6023      	str	r3, [r4, #0]
 8010f5a:	bd38      	pop	{r3, r4, r5, pc}
 8010f5c:	2000347c 	.word	0x2000347c

08010f60 <_read_r>:
 8010f60:	b538      	push	{r3, r4, r5, lr}
 8010f62:	4d07      	ldr	r5, [pc, #28]	@ (8010f80 <_read_r+0x20>)
 8010f64:	4604      	mov	r4, r0
 8010f66:	4608      	mov	r0, r1
 8010f68:	4611      	mov	r1, r2
 8010f6a:	2200      	movs	r2, #0
 8010f6c:	602a      	str	r2, [r5, #0]
 8010f6e:	461a      	mov	r2, r3
 8010f70:	f7f6 fd77 	bl	8007a62 <_read>
 8010f74:	1c43      	adds	r3, r0, #1
 8010f76:	d102      	bne.n	8010f7e <_read_r+0x1e>
 8010f78:	682b      	ldr	r3, [r5, #0]
 8010f7a:	b103      	cbz	r3, 8010f7e <_read_r+0x1e>
 8010f7c:	6023      	str	r3, [r4, #0]
 8010f7e:	bd38      	pop	{r3, r4, r5, pc}
 8010f80:	2000347c 	.word	0x2000347c

08010f84 <_sbrk_r>:
 8010f84:	b538      	push	{r3, r4, r5, lr}
 8010f86:	4d06      	ldr	r5, [pc, #24]	@ (8010fa0 <_sbrk_r+0x1c>)
 8010f88:	2300      	movs	r3, #0
 8010f8a:	4604      	mov	r4, r0
 8010f8c:	4608      	mov	r0, r1
 8010f8e:	602b      	str	r3, [r5, #0]
 8010f90:	f7f6 fdb8 	bl	8007b04 <_sbrk>
 8010f94:	1c43      	adds	r3, r0, #1
 8010f96:	d102      	bne.n	8010f9e <_sbrk_r+0x1a>
 8010f98:	682b      	ldr	r3, [r5, #0]
 8010f9a:	b103      	cbz	r3, 8010f9e <_sbrk_r+0x1a>
 8010f9c:	6023      	str	r3, [r4, #0]
 8010f9e:	bd38      	pop	{r3, r4, r5, pc}
 8010fa0:	2000347c 	.word	0x2000347c

08010fa4 <_write_r>:
 8010fa4:	b538      	push	{r3, r4, r5, lr}
 8010fa6:	4d07      	ldr	r5, [pc, #28]	@ (8010fc4 <_write_r+0x20>)
 8010fa8:	4604      	mov	r4, r0
 8010faa:	4608      	mov	r0, r1
 8010fac:	4611      	mov	r1, r2
 8010fae:	2200      	movs	r2, #0
 8010fb0:	602a      	str	r2, [r5, #0]
 8010fb2:	461a      	mov	r2, r3
 8010fb4:	f7f1 fd52 	bl	8002a5c <_write>
 8010fb8:	1c43      	adds	r3, r0, #1
 8010fba:	d102      	bne.n	8010fc2 <_write_r+0x1e>
 8010fbc:	682b      	ldr	r3, [r5, #0]
 8010fbe:	b103      	cbz	r3, 8010fc2 <_write_r+0x1e>
 8010fc0:	6023      	str	r3, [r4, #0]
 8010fc2:	bd38      	pop	{r3, r4, r5, pc}
 8010fc4:	2000347c 	.word	0x2000347c

08010fc8 <__errno>:
 8010fc8:	4b01      	ldr	r3, [pc, #4]	@ (8010fd0 <__errno+0x8>)
 8010fca:	6818      	ldr	r0, [r3, #0]
 8010fcc:	4770      	bx	lr
 8010fce:	bf00      	nop
 8010fd0:	20000078 	.word	0x20000078

08010fd4 <__libc_init_array>:
 8010fd4:	b570      	push	{r4, r5, r6, lr}
 8010fd6:	4d0d      	ldr	r5, [pc, #52]	@ (801100c <__libc_init_array+0x38>)
 8010fd8:	4c0d      	ldr	r4, [pc, #52]	@ (8011010 <__libc_init_array+0x3c>)
 8010fda:	1b64      	subs	r4, r4, r5
 8010fdc:	10a4      	asrs	r4, r4, #2
 8010fde:	2600      	movs	r6, #0
 8010fe0:	42a6      	cmp	r6, r4
 8010fe2:	d109      	bne.n	8010ff8 <__libc_init_array+0x24>
 8010fe4:	4d0b      	ldr	r5, [pc, #44]	@ (8011014 <__libc_init_array+0x40>)
 8010fe6:	4c0c      	ldr	r4, [pc, #48]	@ (8011018 <__libc_init_array+0x44>)
 8010fe8:	f000 feae 	bl	8011d48 <_init>
 8010fec:	1b64      	subs	r4, r4, r5
 8010fee:	10a4      	asrs	r4, r4, #2
 8010ff0:	2600      	movs	r6, #0
 8010ff2:	42a6      	cmp	r6, r4
 8010ff4:	d105      	bne.n	8011002 <__libc_init_array+0x2e>
 8010ff6:	bd70      	pop	{r4, r5, r6, pc}
 8010ff8:	f855 3b04 	ldr.w	r3, [r5], #4
 8010ffc:	4798      	blx	r3
 8010ffe:	3601      	adds	r6, #1
 8011000:	e7ee      	b.n	8010fe0 <__libc_init_array+0xc>
 8011002:	f855 3b04 	ldr.w	r3, [r5], #4
 8011006:	4798      	blx	r3
 8011008:	3601      	adds	r6, #1
 801100a:	e7f2      	b.n	8010ff2 <__libc_init_array+0x1e>
 801100c:	08012784 	.word	0x08012784
 8011010:	08012784 	.word	0x08012784
 8011014:	08012784 	.word	0x08012784
 8011018:	08012788 	.word	0x08012788

0801101c <__retarget_lock_init_recursive>:
 801101c:	4770      	bx	lr

0801101e <__retarget_lock_acquire_recursive>:
 801101e:	4770      	bx	lr

08011020 <__retarget_lock_release_recursive>:
 8011020:	4770      	bx	lr

08011022 <memcpy>:
 8011022:	440a      	add	r2, r1
 8011024:	4291      	cmp	r1, r2
 8011026:	f100 33ff 	add.w	r3, r0, #4294967295
 801102a:	d100      	bne.n	801102e <memcpy+0xc>
 801102c:	4770      	bx	lr
 801102e:	b510      	push	{r4, lr}
 8011030:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011034:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011038:	4291      	cmp	r1, r2
 801103a:	d1f9      	bne.n	8011030 <memcpy+0xe>
 801103c:	bd10      	pop	{r4, pc}
	...

08011040 <_free_r>:
 8011040:	b538      	push	{r3, r4, r5, lr}
 8011042:	4605      	mov	r5, r0
 8011044:	2900      	cmp	r1, #0
 8011046:	d041      	beq.n	80110cc <_free_r+0x8c>
 8011048:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801104c:	1f0c      	subs	r4, r1, #4
 801104e:	2b00      	cmp	r3, #0
 8011050:	bfb8      	it	lt
 8011052:	18e4      	addlt	r4, r4, r3
 8011054:	f7ff fd46 	bl	8010ae4 <__malloc_lock>
 8011058:	4a1d      	ldr	r2, [pc, #116]	@ (80110d0 <_free_r+0x90>)
 801105a:	6813      	ldr	r3, [r2, #0]
 801105c:	b933      	cbnz	r3, 801106c <_free_r+0x2c>
 801105e:	6063      	str	r3, [r4, #4]
 8011060:	6014      	str	r4, [r2, #0]
 8011062:	4628      	mov	r0, r5
 8011064:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011068:	f7ff bd42 	b.w	8010af0 <__malloc_unlock>
 801106c:	42a3      	cmp	r3, r4
 801106e:	d908      	bls.n	8011082 <_free_r+0x42>
 8011070:	6820      	ldr	r0, [r4, #0]
 8011072:	1821      	adds	r1, r4, r0
 8011074:	428b      	cmp	r3, r1
 8011076:	bf01      	itttt	eq
 8011078:	6819      	ldreq	r1, [r3, #0]
 801107a:	685b      	ldreq	r3, [r3, #4]
 801107c:	1809      	addeq	r1, r1, r0
 801107e:	6021      	streq	r1, [r4, #0]
 8011080:	e7ed      	b.n	801105e <_free_r+0x1e>
 8011082:	461a      	mov	r2, r3
 8011084:	685b      	ldr	r3, [r3, #4]
 8011086:	b10b      	cbz	r3, 801108c <_free_r+0x4c>
 8011088:	42a3      	cmp	r3, r4
 801108a:	d9fa      	bls.n	8011082 <_free_r+0x42>
 801108c:	6811      	ldr	r1, [r2, #0]
 801108e:	1850      	adds	r0, r2, r1
 8011090:	42a0      	cmp	r0, r4
 8011092:	d10b      	bne.n	80110ac <_free_r+0x6c>
 8011094:	6820      	ldr	r0, [r4, #0]
 8011096:	4401      	add	r1, r0
 8011098:	1850      	adds	r0, r2, r1
 801109a:	4283      	cmp	r3, r0
 801109c:	6011      	str	r1, [r2, #0]
 801109e:	d1e0      	bne.n	8011062 <_free_r+0x22>
 80110a0:	6818      	ldr	r0, [r3, #0]
 80110a2:	685b      	ldr	r3, [r3, #4]
 80110a4:	6053      	str	r3, [r2, #4]
 80110a6:	4408      	add	r0, r1
 80110a8:	6010      	str	r0, [r2, #0]
 80110aa:	e7da      	b.n	8011062 <_free_r+0x22>
 80110ac:	d902      	bls.n	80110b4 <_free_r+0x74>
 80110ae:	230c      	movs	r3, #12
 80110b0:	602b      	str	r3, [r5, #0]
 80110b2:	e7d6      	b.n	8011062 <_free_r+0x22>
 80110b4:	6820      	ldr	r0, [r4, #0]
 80110b6:	1821      	adds	r1, r4, r0
 80110b8:	428b      	cmp	r3, r1
 80110ba:	bf04      	itt	eq
 80110bc:	6819      	ldreq	r1, [r3, #0]
 80110be:	685b      	ldreq	r3, [r3, #4]
 80110c0:	6063      	str	r3, [r4, #4]
 80110c2:	bf04      	itt	eq
 80110c4:	1809      	addeq	r1, r1, r0
 80110c6:	6021      	streq	r1, [r4, #0]
 80110c8:	6054      	str	r4, [r2, #4]
 80110ca:	e7ca      	b.n	8011062 <_free_r+0x22>
 80110cc:	bd38      	pop	{r3, r4, r5, pc}
 80110ce:	bf00      	nop
 80110d0:	2000333c 	.word	0x2000333c

080110d4 <__ssputs_r>:
 80110d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80110d8:	688e      	ldr	r6, [r1, #8]
 80110da:	461f      	mov	r7, r3
 80110dc:	42be      	cmp	r6, r7
 80110de:	680b      	ldr	r3, [r1, #0]
 80110e0:	4682      	mov	sl, r0
 80110e2:	460c      	mov	r4, r1
 80110e4:	4690      	mov	r8, r2
 80110e6:	d82d      	bhi.n	8011144 <__ssputs_r+0x70>
 80110e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80110ec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80110f0:	d026      	beq.n	8011140 <__ssputs_r+0x6c>
 80110f2:	6965      	ldr	r5, [r4, #20]
 80110f4:	6909      	ldr	r1, [r1, #16]
 80110f6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80110fa:	eba3 0901 	sub.w	r9, r3, r1
 80110fe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011102:	1c7b      	adds	r3, r7, #1
 8011104:	444b      	add	r3, r9
 8011106:	106d      	asrs	r5, r5, #1
 8011108:	429d      	cmp	r5, r3
 801110a:	bf38      	it	cc
 801110c:	461d      	movcc	r5, r3
 801110e:	0553      	lsls	r3, r2, #21
 8011110:	d527      	bpl.n	8011162 <__ssputs_r+0x8e>
 8011112:	4629      	mov	r1, r5
 8011114:	f7ff fc66 	bl	80109e4 <_malloc_r>
 8011118:	4606      	mov	r6, r0
 801111a:	b360      	cbz	r0, 8011176 <__ssputs_r+0xa2>
 801111c:	6921      	ldr	r1, [r4, #16]
 801111e:	464a      	mov	r2, r9
 8011120:	f7ff ff7f 	bl	8011022 <memcpy>
 8011124:	89a3      	ldrh	r3, [r4, #12]
 8011126:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801112a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801112e:	81a3      	strh	r3, [r4, #12]
 8011130:	6126      	str	r6, [r4, #16]
 8011132:	6165      	str	r5, [r4, #20]
 8011134:	444e      	add	r6, r9
 8011136:	eba5 0509 	sub.w	r5, r5, r9
 801113a:	6026      	str	r6, [r4, #0]
 801113c:	60a5      	str	r5, [r4, #8]
 801113e:	463e      	mov	r6, r7
 8011140:	42be      	cmp	r6, r7
 8011142:	d900      	bls.n	8011146 <__ssputs_r+0x72>
 8011144:	463e      	mov	r6, r7
 8011146:	6820      	ldr	r0, [r4, #0]
 8011148:	4632      	mov	r2, r6
 801114a:	4641      	mov	r1, r8
 801114c:	f000 fd8a 	bl	8011c64 <memmove>
 8011150:	68a3      	ldr	r3, [r4, #8]
 8011152:	1b9b      	subs	r3, r3, r6
 8011154:	60a3      	str	r3, [r4, #8]
 8011156:	6823      	ldr	r3, [r4, #0]
 8011158:	4433      	add	r3, r6
 801115a:	6023      	str	r3, [r4, #0]
 801115c:	2000      	movs	r0, #0
 801115e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011162:	462a      	mov	r2, r5
 8011164:	f000 fdba 	bl	8011cdc <_realloc_r>
 8011168:	4606      	mov	r6, r0
 801116a:	2800      	cmp	r0, #0
 801116c:	d1e0      	bne.n	8011130 <__ssputs_r+0x5c>
 801116e:	6921      	ldr	r1, [r4, #16]
 8011170:	4650      	mov	r0, sl
 8011172:	f7ff ff65 	bl	8011040 <_free_r>
 8011176:	230c      	movs	r3, #12
 8011178:	f8ca 3000 	str.w	r3, [sl]
 801117c:	89a3      	ldrh	r3, [r4, #12]
 801117e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011182:	81a3      	strh	r3, [r4, #12]
 8011184:	f04f 30ff 	mov.w	r0, #4294967295
 8011188:	e7e9      	b.n	801115e <__ssputs_r+0x8a>
	...

0801118c <_svfiprintf_r>:
 801118c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011190:	4698      	mov	r8, r3
 8011192:	898b      	ldrh	r3, [r1, #12]
 8011194:	061b      	lsls	r3, r3, #24
 8011196:	b09d      	sub	sp, #116	@ 0x74
 8011198:	4607      	mov	r7, r0
 801119a:	460d      	mov	r5, r1
 801119c:	4614      	mov	r4, r2
 801119e:	d510      	bpl.n	80111c2 <_svfiprintf_r+0x36>
 80111a0:	690b      	ldr	r3, [r1, #16]
 80111a2:	b973      	cbnz	r3, 80111c2 <_svfiprintf_r+0x36>
 80111a4:	2140      	movs	r1, #64	@ 0x40
 80111a6:	f7ff fc1d 	bl	80109e4 <_malloc_r>
 80111aa:	6028      	str	r0, [r5, #0]
 80111ac:	6128      	str	r0, [r5, #16]
 80111ae:	b930      	cbnz	r0, 80111be <_svfiprintf_r+0x32>
 80111b0:	230c      	movs	r3, #12
 80111b2:	603b      	str	r3, [r7, #0]
 80111b4:	f04f 30ff 	mov.w	r0, #4294967295
 80111b8:	b01d      	add	sp, #116	@ 0x74
 80111ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80111be:	2340      	movs	r3, #64	@ 0x40
 80111c0:	616b      	str	r3, [r5, #20]
 80111c2:	2300      	movs	r3, #0
 80111c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80111c6:	2320      	movs	r3, #32
 80111c8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80111cc:	f8cd 800c 	str.w	r8, [sp, #12]
 80111d0:	2330      	movs	r3, #48	@ 0x30
 80111d2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8011370 <_svfiprintf_r+0x1e4>
 80111d6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80111da:	f04f 0901 	mov.w	r9, #1
 80111de:	4623      	mov	r3, r4
 80111e0:	469a      	mov	sl, r3
 80111e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80111e6:	b10a      	cbz	r2, 80111ec <_svfiprintf_r+0x60>
 80111e8:	2a25      	cmp	r2, #37	@ 0x25
 80111ea:	d1f9      	bne.n	80111e0 <_svfiprintf_r+0x54>
 80111ec:	ebba 0b04 	subs.w	fp, sl, r4
 80111f0:	d00b      	beq.n	801120a <_svfiprintf_r+0x7e>
 80111f2:	465b      	mov	r3, fp
 80111f4:	4622      	mov	r2, r4
 80111f6:	4629      	mov	r1, r5
 80111f8:	4638      	mov	r0, r7
 80111fa:	f7ff ff6b 	bl	80110d4 <__ssputs_r>
 80111fe:	3001      	adds	r0, #1
 8011200:	f000 80a7 	beq.w	8011352 <_svfiprintf_r+0x1c6>
 8011204:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011206:	445a      	add	r2, fp
 8011208:	9209      	str	r2, [sp, #36]	@ 0x24
 801120a:	f89a 3000 	ldrb.w	r3, [sl]
 801120e:	2b00      	cmp	r3, #0
 8011210:	f000 809f 	beq.w	8011352 <_svfiprintf_r+0x1c6>
 8011214:	2300      	movs	r3, #0
 8011216:	f04f 32ff 	mov.w	r2, #4294967295
 801121a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801121e:	f10a 0a01 	add.w	sl, sl, #1
 8011222:	9304      	str	r3, [sp, #16]
 8011224:	9307      	str	r3, [sp, #28]
 8011226:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801122a:	931a      	str	r3, [sp, #104]	@ 0x68
 801122c:	4654      	mov	r4, sl
 801122e:	2205      	movs	r2, #5
 8011230:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011234:	484e      	ldr	r0, [pc, #312]	@ (8011370 <_svfiprintf_r+0x1e4>)
 8011236:	f7ee ffcb 	bl	80001d0 <memchr>
 801123a:	9a04      	ldr	r2, [sp, #16]
 801123c:	b9d8      	cbnz	r0, 8011276 <_svfiprintf_r+0xea>
 801123e:	06d0      	lsls	r0, r2, #27
 8011240:	bf44      	itt	mi
 8011242:	2320      	movmi	r3, #32
 8011244:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011248:	0711      	lsls	r1, r2, #28
 801124a:	bf44      	itt	mi
 801124c:	232b      	movmi	r3, #43	@ 0x2b
 801124e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011252:	f89a 3000 	ldrb.w	r3, [sl]
 8011256:	2b2a      	cmp	r3, #42	@ 0x2a
 8011258:	d015      	beq.n	8011286 <_svfiprintf_r+0xfa>
 801125a:	9a07      	ldr	r2, [sp, #28]
 801125c:	4654      	mov	r4, sl
 801125e:	2000      	movs	r0, #0
 8011260:	f04f 0c0a 	mov.w	ip, #10
 8011264:	4621      	mov	r1, r4
 8011266:	f811 3b01 	ldrb.w	r3, [r1], #1
 801126a:	3b30      	subs	r3, #48	@ 0x30
 801126c:	2b09      	cmp	r3, #9
 801126e:	d94b      	bls.n	8011308 <_svfiprintf_r+0x17c>
 8011270:	b1b0      	cbz	r0, 80112a0 <_svfiprintf_r+0x114>
 8011272:	9207      	str	r2, [sp, #28]
 8011274:	e014      	b.n	80112a0 <_svfiprintf_r+0x114>
 8011276:	eba0 0308 	sub.w	r3, r0, r8
 801127a:	fa09 f303 	lsl.w	r3, r9, r3
 801127e:	4313      	orrs	r3, r2
 8011280:	9304      	str	r3, [sp, #16]
 8011282:	46a2      	mov	sl, r4
 8011284:	e7d2      	b.n	801122c <_svfiprintf_r+0xa0>
 8011286:	9b03      	ldr	r3, [sp, #12]
 8011288:	1d19      	adds	r1, r3, #4
 801128a:	681b      	ldr	r3, [r3, #0]
 801128c:	9103      	str	r1, [sp, #12]
 801128e:	2b00      	cmp	r3, #0
 8011290:	bfbb      	ittet	lt
 8011292:	425b      	neglt	r3, r3
 8011294:	f042 0202 	orrlt.w	r2, r2, #2
 8011298:	9307      	strge	r3, [sp, #28]
 801129a:	9307      	strlt	r3, [sp, #28]
 801129c:	bfb8      	it	lt
 801129e:	9204      	strlt	r2, [sp, #16]
 80112a0:	7823      	ldrb	r3, [r4, #0]
 80112a2:	2b2e      	cmp	r3, #46	@ 0x2e
 80112a4:	d10a      	bne.n	80112bc <_svfiprintf_r+0x130>
 80112a6:	7863      	ldrb	r3, [r4, #1]
 80112a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80112aa:	d132      	bne.n	8011312 <_svfiprintf_r+0x186>
 80112ac:	9b03      	ldr	r3, [sp, #12]
 80112ae:	1d1a      	adds	r2, r3, #4
 80112b0:	681b      	ldr	r3, [r3, #0]
 80112b2:	9203      	str	r2, [sp, #12]
 80112b4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80112b8:	3402      	adds	r4, #2
 80112ba:	9305      	str	r3, [sp, #20]
 80112bc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8011380 <_svfiprintf_r+0x1f4>
 80112c0:	7821      	ldrb	r1, [r4, #0]
 80112c2:	2203      	movs	r2, #3
 80112c4:	4650      	mov	r0, sl
 80112c6:	f7ee ff83 	bl	80001d0 <memchr>
 80112ca:	b138      	cbz	r0, 80112dc <_svfiprintf_r+0x150>
 80112cc:	9b04      	ldr	r3, [sp, #16]
 80112ce:	eba0 000a 	sub.w	r0, r0, sl
 80112d2:	2240      	movs	r2, #64	@ 0x40
 80112d4:	4082      	lsls	r2, r0
 80112d6:	4313      	orrs	r3, r2
 80112d8:	3401      	adds	r4, #1
 80112da:	9304      	str	r3, [sp, #16]
 80112dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80112e0:	4824      	ldr	r0, [pc, #144]	@ (8011374 <_svfiprintf_r+0x1e8>)
 80112e2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80112e6:	2206      	movs	r2, #6
 80112e8:	f7ee ff72 	bl	80001d0 <memchr>
 80112ec:	2800      	cmp	r0, #0
 80112ee:	d036      	beq.n	801135e <_svfiprintf_r+0x1d2>
 80112f0:	4b21      	ldr	r3, [pc, #132]	@ (8011378 <_svfiprintf_r+0x1ec>)
 80112f2:	bb1b      	cbnz	r3, 801133c <_svfiprintf_r+0x1b0>
 80112f4:	9b03      	ldr	r3, [sp, #12]
 80112f6:	3307      	adds	r3, #7
 80112f8:	f023 0307 	bic.w	r3, r3, #7
 80112fc:	3308      	adds	r3, #8
 80112fe:	9303      	str	r3, [sp, #12]
 8011300:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011302:	4433      	add	r3, r6
 8011304:	9309      	str	r3, [sp, #36]	@ 0x24
 8011306:	e76a      	b.n	80111de <_svfiprintf_r+0x52>
 8011308:	fb0c 3202 	mla	r2, ip, r2, r3
 801130c:	460c      	mov	r4, r1
 801130e:	2001      	movs	r0, #1
 8011310:	e7a8      	b.n	8011264 <_svfiprintf_r+0xd8>
 8011312:	2300      	movs	r3, #0
 8011314:	3401      	adds	r4, #1
 8011316:	9305      	str	r3, [sp, #20]
 8011318:	4619      	mov	r1, r3
 801131a:	f04f 0c0a 	mov.w	ip, #10
 801131e:	4620      	mov	r0, r4
 8011320:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011324:	3a30      	subs	r2, #48	@ 0x30
 8011326:	2a09      	cmp	r2, #9
 8011328:	d903      	bls.n	8011332 <_svfiprintf_r+0x1a6>
 801132a:	2b00      	cmp	r3, #0
 801132c:	d0c6      	beq.n	80112bc <_svfiprintf_r+0x130>
 801132e:	9105      	str	r1, [sp, #20]
 8011330:	e7c4      	b.n	80112bc <_svfiprintf_r+0x130>
 8011332:	fb0c 2101 	mla	r1, ip, r1, r2
 8011336:	4604      	mov	r4, r0
 8011338:	2301      	movs	r3, #1
 801133a:	e7f0      	b.n	801131e <_svfiprintf_r+0x192>
 801133c:	ab03      	add	r3, sp, #12
 801133e:	9300      	str	r3, [sp, #0]
 8011340:	462a      	mov	r2, r5
 8011342:	4b0e      	ldr	r3, [pc, #56]	@ (801137c <_svfiprintf_r+0x1f0>)
 8011344:	a904      	add	r1, sp, #16
 8011346:	4638      	mov	r0, r7
 8011348:	f3af 8000 	nop.w
 801134c:	1c42      	adds	r2, r0, #1
 801134e:	4606      	mov	r6, r0
 8011350:	d1d6      	bne.n	8011300 <_svfiprintf_r+0x174>
 8011352:	89ab      	ldrh	r3, [r5, #12]
 8011354:	065b      	lsls	r3, r3, #25
 8011356:	f53f af2d 	bmi.w	80111b4 <_svfiprintf_r+0x28>
 801135a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801135c:	e72c      	b.n	80111b8 <_svfiprintf_r+0x2c>
 801135e:	ab03      	add	r3, sp, #12
 8011360:	9300      	str	r3, [sp, #0]
 8011362:	462a      	mov	r2, r5
 8011364:	4b05      	ldr	r3, [pc, #20]	@ (801137c <_svfiprintf_r+0x1f0>)
 8011366:	a904      	add	r1, sp, #16
 8011368:	4638      	mov	r0, r7
 801136a:	f000 f9bb 	bl	80116e4 <_printf_i>
 801136e:	e7ed      	b.n	801134c <_svfiprintf_r+0x1c0>
 8011370:	08012748 	.word	0x08012748
 8011374:	08012752 	.word	0x08012752
 8011378:	00000000 	.word	0x00000000
 801137c:	080110d5 	.word	0x080110d5
 8011380:	0801274e 	.word	0x0801274e

08011384 <__sfputc_r>:
 8011384:	6893      	ldr	r3, [r2, #8]
 8011386:	3b01      	subs	r3, #1
 8011388:	2b00      	cmp	r3, #0
 801138a:	b410      	push	{r4}
 801138c:	6093      	str	r3, [r2, #8]
 801138e:	da08      	bge.n	80113a2 <__sfputc_r+0x1e>
 8011390:	6994      	ldr	r4, [r2, #24]
 8011392:	42a3      	cmp	r3, r4
 8011394:	db01      	blt.n	801139a <__sfputc_r+0x16>
 8011396:	290a      	cmp	r1, #10
 8011398:	d103      	bne.n	80113a2 <__sfputc_r+0x1e>
 801139a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801139e:	f000 bbcd 	b.w	8011b3c <__swbuf_r>
 80113a2:	6813      	ldr	r3, [r2, #0]
 80113a4:	1c58      	adds	r0, r3, #1
 80113a6:	6010      	str	r0, [r2, #0]
 80113a8:	7019      	strb	r1, [r3, #0]
 80113aa:	4608      	mov	r0, r1
 80113ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80113b0:	4770      	bx	lr

080113b2 <__sfputs_r>:
 80113b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80113b4:	4606      	mov	r6, r0
 80113b6:	460f      	mov	r7, r1
 80113b8:	4614      	mov	r4, r2
 80113ba:	18d5      	adds	r5, r2, r3
 80113bc:	42ac      	cmp	r4, r5
 80113be:	d101      	bne.n	80113c4 <__sfputs_r+0x12>
 80113c0:	2000      	movs	r0, #0
 80113c2:	e007      	b.n	80113d4 <__sfputs_r+0x22>
 80113c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80113c8:	463a      	mov	r2, r7
 80113ca:	4630      	mov	r0, r6
 80113cc:	f7ff ffda 	bl	8011384 <__sfputc_r>
 80113d0:	1c43      	adds	r3, r0, #1
 80113d2:	d1f3      	bne.n	80113bc <__sfputs_r+0xa>
 80113d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080113d8 <_vfiprintf_r>:
 80113d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113dc:	460d      	mov	r5, r1
 80113de:	b09d      	sub	sp, #116	@ 0x74
 80113e0:	4614      	mov	r4, r2
 80113e2:	4698      	mov	r8, r3
 80113e4:	4606      	mov	r6, r0
 80113e6:	b118      	cbz	r0, 80113f0 <_vfiprintf_r+0x18>
 80113e8:	6a03      	ldr	r3, [r0, #32]
 80113ea:	b90b      	cbnz	r3, 80113f0 <_vfiprintf_r+0x18>
 80113ec:	f7ff fc12 	bl	8010c14 <__sinit>
 80113f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80113f2:	07d9      	lsls	r1, r3, #31
 80113f4:	d405      	bmi.n	8011402 <_vfiprintf_r+0x2a>
 80113f6:	89ab      	ldrh	r3, [r5, #12]
 80113f8:	059a      	lsls	r2, r3, #22
 80113fa:	d402      	bmi.n	8011402 <_vfiprintf_r+0x2a>
 80113fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80113fe:	f7ff fe0e 	bl	801101e <__retarget_lock_acquire_recursive>
 8011402:	89ab      	ldrh	r3, [r5, #12]
 8011404:	071b      	lsls	r3, r3, #28
 8011406:	d501      	bpl.n	801140c <_vfiprintf_r+0x34>
 8011408:	692b      	ldr	r3, [r5, #16]
 801140a:	b99b      	cbnz	r3, 8011434 <_vfiprintf_r+0x5c>
 801140c:	4629      	mov	r1, r5
 801140e:	4630      	mov	r0, r6
 8011410:	f000 fbd2 	bl	8011bb8 <__swsetup_r>
 8011414:	b170      	cbz	r0, 8011434 <_vfiprintf_r+0x5c>
 8011416:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011418:	07dc      	lsls	r4, r3, #31
 801141a:	d504      	bpl.n	8011426 <_vfiprintf_r+0x4e>
 801141c:	f04f 30ff 	mov.w	r0, #4294967295
 8011420:	b01d      	add	sp, #116	@ 0x74
 8011422:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011426:	89ab      	ldrh	r3, [r5, #12]
 8011428:	0598      	lsls	r0, r3, #22
 801142a:	d4f7      	bmi.n	801141c <_vfiprintf_r+0x44>
 801142c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801142e:	f7ff fdf7 	bl	8011020 <__retarget_lock_release_recursive>
 8011432:	e7f3      	b.n	801141c <_vfiprintf_r+0x44>
 8011434:	2300      	movs	r3, #0
 8011436:	9309      	str	r3, [sp, #36]	@ 0x24
 8011438:	2320      	movs	r3, #32
 801143a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801143e:	f8cd 800c 	str.w	r8, [sp, #12]
 8011442:	2330      	movs	r3, #48	@ 0x30
 8011444:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80115f4 <_vfiprintf_r+0x21c>
 8011448:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801144c:	f04f 0901 	mov.w	r9, #1
 8011450:	4623      	mov	r3, r4
 8011452:	469a      	mov	sl, r3
 8011454:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011458:	b10a      	cbz	r2, 801145e <_vfiprintf_r+0x86>
 801145a:	2a25      	cmp	r2, #37	@ 0x25
 801145c:	d1f9      	bne.n	8011452 <_vfiprintf_r+0x7a>
 801145e:	ebba 0b04 	subs.w	fp, sl, r4
 8011462:	d00b      	beq.n	801147c <_vfiprintf_r+0xa4>
 8011464:	465b      	mov	r3, fp
 8011466:	4622      	mov	r2, r4
 8011468:	4629      	mov	r1, r5
 801146a:	4630      	mov	r0, r6
 801146c:	f7ff ffa1 	bl	80113b2 <__sfputs_r>
 8011470:	3001      	adds	r0, #1
 8011472:	f000 80a7 	beq.w	80115c4 <_vfiprintf_r+0x1ec>
 8011476:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011478:	445a      	add	r2, fp
 801147a:	9209      	str	r2, [sp, #36]	@ 0x24
 801147c:	f89a 3000 	ldrb.w	r3, [sl]
 8011480:	2b00      	cmp	r3, #0
 8011482:	f000 809f 	beq.w	80115c4 <_vfiprintf_r+0x1ec>
 8011486:	2300      	movs	r3, #0
 8011488:	f04f 32ff 	mov.w	r2, #4294967295
 801148c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011490:	f10a 0a01 	add.w	sl, sl, #1
 8011494:	9304      	str	r3, [sp, #16]
 8011496:	9307      	str	r3, [sp, #28]
 8011498:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801149c:	931a      	str	r3, [sp, #104]	@ 0x68
 801149e:	4654      	mov	r4, sl
 80114a0:	2205      	movs	r2, #5
 80114a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80114a6:	4853      	ldr	r0, [pc, #332]	@ (80115f4 <_vfiprintf_r+0x21c>)
 80114a8:	f7ee fe92 	bl	80001d0 <memchr>
 80114ac:	9a04      	ldr	r2, [sp, #16]
 80114ae:	b9d8      	cbnz	r0, 80114e8 <_vfiprintf_r+0x110>
 80114b0:	06d1      	lsls	r1, r2, #27
 80114b2:	bf44      	itt	mi
 80114b4:	2320      	movmi	r3, #32
 80114b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80114ba:	0713      	lsls	r3, r2, #28
 80114bc:	bf44      	itt	mi
 80114be:	232b      	movmi	r3, #43	@ 0x2b
 80114c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80114c4:	f89a 3000 	ldrb.w	r3, [sl]
 80114c8:	2b2a      	cmp	r3, #42	@ 0x2a
 80114ca:	d015      	beq.n	80114f8 <_vfiprintf_r+0x120>
 80114cc:	9a07      	ldr	r2, [sp, #28]
 80114ce:	4654      	mov	r4, sl
 80114d0:	2000      	movs	r0, #0
 80114d2:	f04f 0c0a 	mov.w	ip, #10
 80114d6:	4621      	mov	r1, r4
 80114d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80114dc:	3b30      	subs	r3, #48	@ 0x30
 80114de:	2b09      	cmp	r3, #9
 80114e0:	d94b      	bls.n	801157a <_vfiprintf_r+0x1a2>
 80114e2:	b1b0      	cbz	r0, 8011512 <_vfiprintf_r+0x13a>
 80114e4:	9207      	str	r2, [sp, #28]
 80114e6:	e014      	b.n	8011512 <_vfiprintf_r+0x13a>
 80114e8:	eba0 0308 	sub.w	r3, r0, r8
 80114ec:	fa09 f303 	lsl.w	r3, r9, r3
 80114f0:	4313      	orrs	r3, r2
 80114f2:	9304      	str	r3, [sp, #16]
 80114f4:	46a2      	mov	sl, r4
 80114f6:	e7d2      	b.n	801149e <_vfiprintf_r+0xc6>
 80114f8:	9b03      	ldr	r3, [sp, #12]
 80114fa:	1d19      	adds	r1, r3, #4
 80114fc:	681b      	ldr	r3, [r3, #0]
 80114fe:	9103      	str	r1, [sp, #12]
 8011500:	2b00      	cmp	r3, #0
 8011502:	bfbb      	ittet	lt
 8011504:	425b      	neglt	r3, r3
 8011506:	f042 0202 	orrlt.w	r2, r2, #2
 801150a:	9307      	strge	r3, [sp, #28]
 801150c:	9307      	strlt	r3, [sp, #28]
 801150e:	bfb8      	it	lt
 8011510:	9204      	strlt	r2, [sp, #16]
 8011512:	7823      	ldrb	r3, [r4, #0]
 8011514:	2b2e      	cmp	r3, #46	@ 0x2e
 8011516:	d10a      	bne.n	801152e <_vfiprintf_r+0x156>
 8011518:	7863      	ldrb	r3, [r4, #1]
 801151a:	2b2a      	cmp	r3, #42	@ 0x2a
 801151c:	d132      	bne.n	8011584 <_vfiprintf_r+0x1ac>
 801151e:	9b03      	ldr	r3, [sp, #12]
 8011520:	1d1a      	adds	r2, r3, #4
 8011522:	681b      	ldr	r3, [r3, #0]
 8011524:	9203      	str	r2, [sp, #12]
 8011526:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801152a:	3402      	adds	r4, #2
 801152c:	9305      	str	r3, [sp, #20]
 801152e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011604 <_vfiprintf_r+0x22c>
 8011532:	7821      	ldrb	r1, [r4, #0]
 8011534:	2203      	movs	r2, #3
 8011536:	4650      	mov	r0, sl
 8011538:	f7ee fe4a 	bl	80001d0 <memchr>
 801153c:	b138      	cbz	r0, 801154e <_vfiprintf_r+0x176>
 801153e:	9b04      	ldr	r3, [sp, #16]
 8011540:	eba0 000a 	sub.w	r0, r0, sl
 8011544:	2240      	movs	r2, #64	@ 0x40
 8011546:	4082      	lsls	r2, r0
 8011548:	4313      	orrs	r3, r2
 801154a:	3401      	adds	r4, #1
 801154c:	9304      	str	r3, [sp, #16]
 801154e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011552:	4829      	ldr	r0, [pc, #164]	@ (80115f8 <_vfiprintf_r+0x220>)
 8011554:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011558:	2206      	movs	r2, #6
 801155a:	f7ee fe39 	bl	80001d0 <memchr>
 801155e:	2800      	cmp	r0, #0
 8011560:	d03f      	beq.n	80115e2 <_vfiprintf_r+0x20a>
 8011562:	4b26      	ldr	r3, [pc, #152]	@ (80115fc <_vfiprintf_r+0x224>)
 8011564:	bb1b      	cbnz	r3, 80115ae <_vfiprintf_r+0x1d6>
 8011566:	9b03      	ldr	r3, [sp, #12]
 8011568:	3307      	adds	r3, #7
 801156a:	f023 0307 	bic.w	r3, r3, #7
 801156e:	3308      	adds	r3, #8
 8011570:	9303      	str	r3, [sp, #12]
 8011572:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011574:	443b      	add	r3, r7
 8011576:	9309      	str	r3, [sp, #36]	@ 0x24
 8011578:	e76a      	b.n	8011450 <_vfiprintf_r+0x78>
 801157a:	fb0c 3202 	mla	r2, ip, r2, r3
 801157e:	460c      	mov	r4, r1
 8011580:	2001      	movs	r0, #1
 8011582:	e7a8      	b.n	80114d6 <_vfiprintf_r+0xfe>
 8011584:	2300      	movs	r3, #0
 8011586:	3401      	adds	r4, #1
 8011588:	9305      	str	r3, [sp, #20]
 801158a:	4619      	mov	r1, r3
 801158c:	f04f 0c0a 	mov.w	ip, #10
 8011590:	4620      	mov	r0, r4
 8011592:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011596:	3a30      	subs	r2, #48	@ 0x30
 8011598:	2a09      	cmp	r2, #9
 801159a:	d903      	bls.n	80115a4 <_vfiprintf_r+0x1cc>
 801159c:	2b00      	cmp	r3, #0
 801159e:	d0c6      	beq.n	801152e <_vfiprintf_r+0x156>
 80115a0:	9105      	str	r1, [sp, #20]
 80115a2:	e7c4      	b.n	801152e <_vfiprintf_r+0x156>
 80115a4:	fb0c 2101 	mla	r1, ip, r1, r2
 80115a8:	4604      	mov	r4, r0
 80115aa:	2301      	movs	r3, #1
 80115ac:	e7f0      	b.n	8011590 <_vfiprintf_r+0x1b8>
 80115ae:	ab03      	add	r3, sp, #12
 80115b0:	9300      	str	r3, [sp, #0]
 80115b2:	462a      	mov	r2, r5
 80115b4:	4b12      	ldr	r3, [pc, #72]	@ (8011600 <_vfiprintf_r+0x228>)
 80115b6:	a904      	add	r1, sp, #16
 80115b8:	4630      	mov	r0, r6
 80115ba:	f3af 8000 	nop.w
 80115be:	4607      	mov	r7, r0
 80115c0:	1c78      	adds	r0, r7, #1
 80115c2:	d1d6      	bne.n	8011572 <_vfiprintf_r+0x19a>
 80115c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80115c6:	07d9      	lsls	r1, r3, #31
 80115c8:	d405      	bmi.n	80115d6 <_vfiprintf_r+0x1fe>
 80115ca:	89ab      	ldrh	r3, [r5, #12]
 80115cc:	059a      	lsls	r2, r3, #22
 80115ce:	d402      	bmi.n	80115d6 <_vfiprintf_r+0x1fe>
 80115d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80115d2:	f7ff fd25 	bl	8011020 <__retarget_lock_release_recursive>
 80115d6:	89ab      	ldrh	r3, [r5, #12]
 80115d8:	065b      	lsls	r3, r3, #25
 80115da:	f53f af1f 	bmi.w	801141c <_vfiprintf_r+0x44>
 80115de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80115e0:	e71e      	b.n	8011420 <_vfiprintf_r+0x48>
 80115e2:	ab03      	add	r3, sp, #12
 80115e4:	9300      	str	r3, [sp, #0]
 80115e6:	462a      	mov	r2, r5
 80115e8:	4b05      	ldr	r3, [pc, #20]	@ (8011600 <_vfiprintf_r+0x228>)
 80115ea:	a904      	add	r1, sp, #16
 80115ec:	4630      	mov	r0, r6
 80115ee:	f000 f879 	bl	80116e4 <_printf_i>
 80115f2:	e7e4      	b.n	80115be <_vfiprintf_r+0x1e6>
 80115f4:	08012748 	.word	0x08012748
 80115f8:	08012752 	.word	0x08012752
 80115fc:	00000000 	.word	0x00000000
 8011600:	080113b3 	.word	0x080113b3
 8011604:	0801274e 	.word	0x0801274e

08011608 <_printf_common>:
 8011608:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801160c:	4616      	mov	r6, r2
 801160e:	4698      	mov	r8, r3
 8011610:	688a      	ldr	r2, [r1, #8]
 8011612:	690b      	ldr	r3, [r1, #16]
 8011614:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011618:	4293      	cmp	r3, r2
 801161a:	bfb8      	it	lt
 801161c:	4613      	movlt	r3, r2
 801161e:	6033      	str	r3, [r6, #0]
 8011620:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011624:	4607      	mov	r7, r0
 8011626:	460c      	mov	r4, r1
 8011628:	b10a      	cbz	r2, 801162e <_printf_common+0x26>
 801162a:	3301      	adds	r3, #1
 801162c:	6033      	str	r3, [r6, #0]
 801162e:	6823      	ldr	r3, [r4, #0]
 8011630:	0699      	lsls	r1, r3, #26
 8011632:	bf42      	ittt	mi
 8011634:	6833      	ldrmi	r3, [r6, #0]
 8011636:	3302      	addmi	r3, #2
 8011638:	6033      	strmi	r3, [r6, #0]
 801163a:	6825      	ldr	r5, [r4, #0]
 801163c:	f015 0506 	ands.w	r5, r5, #6
 8011640:	d106      	bne.n	8011650 <_printf_common+0x48>
 8011642:	f104 0a19 	add.w	sl, r4, #25
 8011646:	68e3      	ldr	r3, [r4, #12]
 8011648:	6832      	ldr	r2, [r6, #0]
 801164a:	1a9b      	subs	r3, r3, r2
 801164c:	42ab      	cmp	r3, r5
 801164e:	dc26      	bgt.n	801169e <_printf_common+0x96>
 8011650:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8011654:	6822      	ldr	r2, [r4, #0]
 8011656:	3b00      	subs	r3, #0
 8011658:	bf18      	it	ne
 801165a:	2301      	movne	r3, #1
 801165c:	0692      	lsls	r2, r2, #26
 801165e:	d42b      	bmi.n	80116b8 <_printf_common+0xb0>
 8011660:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011664:	4641      	mov	r1, r8
 8011666:	4638      	mov	r0, r7
 8011668:	47c8      	blx	r9
 801166a:	3001      	adds	r0, #1
 801166c:	d01e      	beq.n	80116ac <_printf_common+0xa4>
 801166e:	6823      	ldr	r3, [r4, #0]
 8011670:	6922      	ldr	r2, [r4, #16]
 8011672:	f003 0306 	and.w	r3, r3, #6
 8011676:	2b04      	cmp	r3, #4
 8011678:	bf02      	ittt	eq
 801167a:	68e5      	ldreq	r5, [r4, #12]
 801167c:	6833      	ldreq	r3, [r6, #0]
 801167e:	1aed      	subeq	r5, r5, r3
 8011680:	68a3      	ldr	r3, [r4, #8]
 8011682:	bf0c      	ite	eq
 8011684:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011688:	2500      	movne	r5, #0
 801168a:	4293      	cmp	r3, r2
 801168c:	bfc4      	itt	gt
 801168e:	1a9b      	subgt	r3, r3, r2
 8011690:	18ed      	addgt	r5, r5, r3
 8011692:	2600      	movs	r6, #0
 8011694:	341a      	adds	r4, #26
 8011696:	42b5      	cmp	r5, r6
 8011698:	d11a      	bne.n	80116d0 <_printf_common+0xc8>
 801169a:	2000      	movs	r0, #0
 801169c:	e008      	b.n	80116b0 <_printf_common+0xa8>
 801169e:	2301      	movs	r3, #1
 80116a0:	4652      	mov	r2, sl
 80116a2:	4641      	mov	r1, r8
 80116a4:	4638      	mov	r0, r7
 80116a6:	47c8      	blx	r9
 80116a8:	3001      	adds	r0, #1
 80116aa:	d103      	bne.n	80116b4 <_printf_common+0xac>
 80116ac:	f04f 30ff 	mov.w	r0, #4294967295
 80116b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80116b4:	3501      	adds	r5, #1
 80116b6:	e7c6      	b.n	8011646 <_printf_common+0x3e>
 80116b8:	18e1      	adds	r1, r4, r3
 80116ba:	1c5a      	adds	r2, r3, #1
 80116bc:	2030      	movs	r0, #48	@ 0x30
 80116be:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80116c2:	4422      	add	r2, r4
 80116c4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80116c8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80116cc:	3302      	adds	r3, #2
 80116ce:	e7c7      	b.n	8011660 <_printf_common+0x58>
 80116d0:	2301      	movs	r3, #1
 80116d2:	4622      	mov	r2, r4
 80116d4:	4641      	mov	r1, r8
 80116d6:	4638      	mov	r0, r7
 80116d8:	47c8      	blx	r9
 80116da:	3001      	adds	r0, #1
 80116dc:	d0e6      	beq.n	80116ac <_printf_common+0xa4>
 80116de:	3601      	adds	r6, #1
 80116e0:	e7d9      	b.n	8011696 <_printf_common+0x8e>
	...

080116e4 <_printf_i>:
 80116e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80116e8:	7e0f      	ldrb	r7, [r1, #24]
 80116ea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80116ec:	2f78      	cmp	r7, #120	@ 0x78
 80116ee:	4691      	mov	r9, r2
 80116f0:	4680      	mov	r8, r0
 80116f2:	460c      	mov	r4, r1
 80116f4:	469a      	mov	sl, r3
 80116f6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80116fa:	d807      	bhi.n	801170c <_printf_i+0x28>
 80116fc:	2f62      	cmp	r7, #98	@ 0x62
 80116fe:	d80a      	bhi.n	8011716 <_printf_i+0x32>
 8011700:	2f00      	cmp	r7, #0
 8011702:	f000 80d1 	beq.w	80118a8 <_printf_i+0x1c4>
 8011706:	2f58      	cmp	r7, #88	@ 0x58
 8011708:	f000 80b8 	beq.w	801187c <_printf_i+0x198>
 801170c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011710:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011714:	e03a      	b.n	801178c <_printf_i+0xa8>
 8011716:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801171a:	2b15      	cmp	r3, #21
 801171c:	d8f6      	bhi.n	801170c <_printf_i+0x28>
 801171e:	a101      	add	r1, pc, #4	@ (adr r1, 8011724 <_printf_i+0x40>)
 8011720:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011724:	0801177d 	.word	0x0801177d
 8011728:	08011791 	.word	0x08011791
 801172c:	0801170d 	.word	0x0801170d
 8011730:	0801170d 	.word	0x0801170d
 8011734:	0801170d 	.word	0x0801170d
 8011738:	0801170d 	.word	0x0801170d
 801173c:	08011791 	.word	0x08011791
 8011740:	0801170d 	.word	0x0801170d
 8011744:	0801170d 	.word	0x0801170d
 8011748:	0801170d 	.word	0x0801170d
 801174c:	0801170d 	.word	0x0801170d
 8011750:	0801188f 	.word	0x0801188f
 8011754:	080117bb 	.word	0x080117bb
 8011758:	08011849 	.word	0x08011849
 801175c:	0801170d 	.word	0x0801170d
 8011760:	0801170d 	.word	0x0801170d
 8011764:	080118b1 	.word	0x080118b1
 8011768:	0801170d 	.word	0x0801170d
 801176c:	080117bb 	.word	0x080117bb
 8011770:	0801170d 	.word	0x0801170d
 8011774:	0801170d 	.word	0x0801170d
 8011778:	08011851 	.word	0x08011851
 801177c:	6833      	ldr	r3, [r6, #0]
 801177e:	1d1a      	adds	r2, r3, #4
 8011780:	681b      	ldr	r3, [r3, #0]
 8011782:	6032      	str	r2, [r6, #0]
 8011784:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011788:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801178c:	2301      	movs	r3, #1
 801178e:	e09c      	b.n	80118ca <_printf_i+0x1e6>
 8011790:	6833      	ldr	r3, [r6, #0]
 8011792:	6820      	ldr	r0, [r4, #0]
 8011794:	1d19      	adds	r1, r3, #4
 8011796:	6031      	str	r1, [r6, #0]
 8011798:	0606      	lsls	r6, r0, #24
 801179a:	d501      	bpl.n	80117a0 <_printf_i+0xbc>
 801179c:	681d      	ldr	r5, [r3, #0]
 801179e:	e003      	b.n	80117a8 <_printf_i+0xc4>
 80117a0:	0645      	lsls	r5, r0, #25
 80117a2:	d5fb      	bpl.n	801179c <_printf_i+0xb8>
 80117a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80117a8:	2d00      	cmp	r5, #0
 80117aa:	da03      	bge.n	80117b4 <_printf_i+0xd0>
 80117ac:	232d      	movs	r3, #45	@ 0x2d
 80117ae:	426d      	negs	r5, r5
 80117b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80117b4:	4858      	ldr	r0, [pc, #352]	@ (8011918 <_printf_i+0x234>)
 80117b6:	230a      	movs	r3, #10
 80117b8:	e011      	b.n	80117de <_printf_i+0xfa>
 80117ba:	6821      	ldr	r1, [r4, #0]
 80117bc:	6833      	ldr	r3, [r6, #0]
 80117be:	0608      	lsls	r0, r1, #24
 80117c0:	f853 5b04 	ldr.w	r5, [r3], #4
 80117c4:	d402      	bmi.n	80117cc <_printf_i+0xe8>
 80117c6:	0649      	lsls	r1, r1, #25
 80117c8:	bf48      	it	mi
 80117ca:	b2ad      	uxthmi	r5, r5
 80117cc:	2f6f      	cmp	r7, #111	@ 0x6f
 80117ce:	4852      	ldr	r0, [pc, #328]	@ (8011918 <_printf_i+0x234>)
 80117d0:	6033      	str	r3, [r6, #0]
 80117d2:	bf14      	ite	ne
 80117d4:	230a      	movne	r3, #10
 80117d6:	2308      	moveq	r3, #8
 80117d8:	2100      	movs	r1, #0
 80117da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80117de:	6866      	ldr	r6, [r4, #4]
 80117e0:	60a6      	str	r6, [r4, #8]
 80117e2:	2e00      	cmp	r6, #0
 80117e4:	db05      	blt.n	80117f2 <_printf_i+0x10e>
 80117e6:	6821      	ldr	r1, [r4, #0]
 80117e8:	432e      	orrs	r6, r5
 80117ea:	f021 0104 	bic.w	r1, r1, #4
 80117ee:	6021      	str	r1, [r4, #0]
 80117f0:	d04b      	beq.n	801188a <_printf_i+0x1a6>
 80117f2:	4616      	mov	r6, r2
 80117f4:	fbb5 f1f3 	udiv	r1, r5, r3
 80117f8:	fb03 5711 	mls	r7, r3, r1, r5
 80117fc:	5dc7      	ldrb	r7, [r0, r7]
 80117fe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8011802:	462f      	mov	r7, r5
 8011804:	42bb      	cmp	r3, r7
 8011806:	460d      	mov	r5, r1
 8011808:	d9f4      	bls.n	80117f4 <_printf_i+0x110>
 801180a:	2b08      	cmp	r3, #8
 801180c:	d10b      	bne.n	8011826 <_printf_i+0x142>
 801180e:	6823      	ldr	r3, [r4, #0]
 8011810:	07df      	lsls	r7, r3, #31
 8011812:	d508      	bpl.n	8011826 <_printf_i+0x142>
 8011814:	6923      	ldr	r3, [r4, #16]
 8011816:	6861      	ldr	r1, [r4, #4]
 8011818:	4299      	cmp	r1, r3
 801181a:	bfde      	ittt	le
 801181c:	2330      	movle	r3, #48	@ 0x30
 801181e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8011822:	f106 36ff 	addle.w	r6, r6, #4294967295
 8011826:	1b92      	subs	r2, r2, r6
 8011828:	6122      	str	r2, [r4, #16]
 801182a:	f8cd a000 	str.w	sl, [sp]
 801182e:	464b      	mov	r3, r9
 8011830:	aa03      	add	r2, sp, #12
 8011832:	4621      	mov	r1, r4
 8011834:	4640      	mov	r0, r8
 8011836:	f7ff fee7 	bl	8011608 <_printf_common>
 801183a:	3001      	adds	r0, #1
 801183c:	d14a      	bne.n	80118d4 <_printf_i+0x1f0>
 801183e:	f04f 30ff 	mov.w	r0, #4294967295
 8011842:	b004      	add	sp, #16
 8011844:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011848:	6823      	ldr	r3, [r4, #0]
 801184a:	f043 0320 	orr.w	r3, r3, #32
 801184e:	6023      	str	r3, [r4, #0]
 8011850:	4832      	ldr	r0, [pc, #200]	@ (801191c <_printf_i+0x238>)
 8011852:	2778      	movs	r7, #120	@ 0x78
 8011854:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011858:	6823      	ldr	r3, [r4, #0]
 801185a:	6831      	ldr	r1, [r6, #0]
 801185c:	061f      	lsls	r7, r3, #24
 801185e:	f851 5b04 	ldr.w	r5, [r1], #4
 8011862:	d402      	bmi.n	801186a <_printf_i+0x186>
 8011864:	065f      	lsls	r7, r3, #25
 8011866:	bf48      	it	mi
 8011868:	b2ad      	uxthmi	r5, r5
 801186a:	6031      	str	r1, [r6, #0]
 801186c:	07d9      	lsls	r1, r3, #31
 801186e:	bf44      	itt	mi
 8011870:	f043 0320 	orrmi.w	r3, r3, #32
 8011874:	6023      	strmi	r3, [r4, #0]
 8011876:	b11d      	cbz	r5, 8011880 <_printf_i+0x19c>
 8011878:	2310      	movs	r3, #16
 801187a:	e7ad      	b.n	80117d8 <_printf_i+0xf4>
 801187c:	4826      	ldr	r0, [pc, #152]	@ (8011918 <_printf_i+0x234>)
 801187e:	e7e9      	b.n	8011854 <_printf_i+0x170>
 8011880:	6823      	ldr	r3, [r4, #0]
 8011882:	f023 0320 	bic.w	r3, r3, #32
 8011886:	6023      	str	r3, [r4, #0]
 8011888:	e7f6      	b.n	8011878 <_printf_i+0x194>
 801188a:	4616      	mov	r6, r2
 801188c:	e7bd      	b.n	801180a <_printf_i+0x126>
 801188e:	6833      	ldr	r3, [r6, #0]
 8011890:	6825      	ldr	r5, [r4, #0]
 8011892:	6961      	ldr	r1, [r4, #20]
 8011894:	1d18      	adds	r0, r3, #4
 8011896:	6030      	str	r0, [r6, #0]
 8011898:	062e      	lsls	r6, r5, #24
 801189a:	681b      	ldr	r3, [r3, #0]
 801189c:	d501      	bpl.n	80118a2 <_printf_i+0x1be>
 801189e:	6019      	str	r1, [r3, #0]
 80118a0:	e002      	b.n	80118a8 <_printf_i+0x1c4>
 80118a2:	0668      	lsls	r0, r5, #25
 80118a4:	d5fb      	bpl.n	801189e <_printf_i+0x1ba>
 80118a6:	8019      	strh	r1, [r3, #0]
 80118a8:	2300      	movs	r3, #0
 80118aa:	6123      	str	r3, [r4, #16]
 80118ac:	4616      	mov	r6, r2
 80118ae:	e7bc      	b.n	801182a <_printf_i+0x146>
 80118b0:	6833      	ldr	r3, [r6, #0]
 80118b2:	1d1a      	adds	r2, r3, #4
 80118b4:	6032      	str	r2, [r6, #0]
 80118b6:	681e      	ldr	r6, [r3, #0]
 80118b8:	6862      	ldr	r2, [r4, #4]
 80118ba:	2100      	movs	r1, #0
 80118bc:	4630      	mov	r0, r6
 80118be:	f7ee fc87 	bl	80001d0 <memchr>
 80118c2:	b108      	cbz	r0, 80118c8 <_printf_i+0x1e4>
 80118c4:	1b80      	subs	r0, r0, r6
 80118c6:	6060      	str	r0, [r4, #4]
 80118c8:	6863      	ldr	r3, [r4, #4]
 80118ca:	6123      	str	r3, [r4, #16]
 80118cc:	2300      	movs	r3, #0
 80118ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80118d2:	e7aa      	b.n	801182a <_printf_i+0x146>
 80118d4:	6923      	ldr	r3, [r4, #16]
 80118d6:	4632      	mov	r2, r6
 80118d8:	4649      	mov	r1, r9
 80118da:	4640      	mov	r0, r8
 80118dc:	47d0      	blx	sl
 80118de:	3001      	adds	r0, #1
 80118e0:	d0ad      	beq.n	801183e <_printf_i+0x15a>
 80118e2:	6823      	ldr	r3, [r4, #0]
 80118e4:	079b      	lsls	r3, r3, #30
 80118e6:	d413      	bmi.n	8011910 <_printf_i+0x22c>
 80118e8:	68e0      	ldr	r0, [r4, #12]
 80118ea:	9b03      	ldr	r3, [sp, #12]
 80118ec:	4298      	cmp	r0, r3
 80118ee:	bfb8      	it	lt
 80118f0:	4618      	movlt	r0, r3
 80118f2:	e7a6      	b.n	8011842 <_printf_i+0x15e>
 80118f4:	2301      	movs	r3, #1
 80118f6:	4632      	mov	r2, r6
 80118f8:	4649      	mov	r1, r9
 80118fa:	4640      	mov	r0, r8
 80118fc:	47d0      	blx	sl
 80118fe:	3001      	adds	r0, #1
 8011900:	d09d      	beq.n	801183e <_printf_i+0x15a>
 8011902:	3501      	adds	r5, #1
 8011904:	68e3      	ldr	r3, [r4, #12]
 8011906:	9903      	ldr	r1, [sp, #12]
 8011908:	1a5b      	subs	r3, r3, r1
 801190a:	42ab      	cmp	r3, r5
 801190c:	dcf2      	bgt.n	80118f4 <_printf_i+0x210>
 801190e:	e7eb      	b.n	80118e8 <_printf_i+0x204>
 8011910:	2500      	movs	r5, #0
 8011912:	f104 0619 	add.w	r6, r4, #25
 8011916:	e7f5      	b.n	8011904 <_printf_i+0x220>
 8011918:	08012759 	.word	0x08012759
 801191c:	0801276a 	.word	0x0801276a

08011920 <__sflush_r>:
 8011920:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011924:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011928:	0716      	lsls	r6, r2, #28
 801192a:	4605      	mov	r5, r0
 801192c:	460c      	mov	r4, r1
 801192e:	d454      	bmi.n	80119da <__sflush_r+0xba>
 8011930:	684b      	ldr	r3, [r1, #4]
 8011932:	2b00      	cmp	r3, #0
 8011934:	dc02      	bgt.n	801193c <__sflush_r+0x1c>
 8011936:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011938:	2b00      	cmp	r3, #0
 801193a:	dd48      	ble.n	80119ce <__sflush_r+0xae>
 801193c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801193e:	2e00      	cmp	r6, #0
 8011940:	d045      	beq.n	80119ce <__sflush_r+0xae>
 8011942:	2300      	movs	r3, #0
 8011944:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011948:	682f      	ldr	r7, [r5, #0]
 801194a:	6a21      	ldr	r1, [r4, #32]
 801194c:	602b      	str	r3, [r5, #0]
 801194e:	d030      	beq.n	80119b2 <__sflush_r+0x92>
 8011950:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8011952:	89a3      	ldrh	r3, [r4, #12]
 8011954:	0759      	lsls	r1, r3, #29
 8011956:	d505      	bpl.n	8011964 <__sflush_r+0x44>
 8011958:	6863      	ldr	r3, [r4, #4]
 801195a:	1ad2      	subs	r2, r2, r3
 801195c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801195e:	b10b      	cbz	r3, 8011964 <__sflush_r+0x44>
 8011960:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011962:	1ad2      	subs	r2, r2, r3
 8011964:	2300      	movs	r3, #0
 8011966:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011968:	6a21      	ldr	r1, [r4, #32]
 801196a:	4628      	mov	r0, r5
 801196c:	47b0      	blx	r6
 801196e:	1c43      	adds	r3, r0, #1
 8011970:	89a3      	ldrh	r3, [r4, #12]
 8011972:	d106      	bne.n	8011982 <__sflush_r+0x62>
 8011974:	6829      	ldr	r1, [r5, #0]
 8011976:	291d      	cmp	r1, #29
 8011978:	d82b      	bhi.n	80119d2 <__sflush_r+0xb2>
 801197a:	4a2a      	ldr	r2, [pc, #168]	@ (8011a24 <__sflush_r+0x104>)
 801197c:	40ca      	lsrs	r2, r1
 801197e:	07d6      	lsls	r6, r2, #31
 8011980:	d527      	bpl.n	80119d2 <__sflush_r+0xb2>
 8011982:	2200      	movs	r2, #0
 8011984:	6062      	str	r2, [r4, #4]
 8011986:	04d9      	lsls	r1, r3, #19
 8011988:	6922      	ldr	r2, [r4, #16]
 801198a:	6022      	str	r2, [r4, #0]
 801198c:	d504      	bpl.n	8011998 <__sflush_r+0x78>
 801198e:	1c42      	adds	r2, r0, #1
 8011990:	d101      	bne.n	8011996 <__sflush_r+0x76>
 8011992:	682b      	ldr	r3, [r5, #0]
 8011994:	b903      	cbnz	r3, 8011998 <__sflush_r+0x78>
 8011996:	6560      	str	r0, [r4, #84]	@ 0x54
 8011998:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801199a:	602f      	str	r7, [r5, #0]
 801199c:	b1b9      	cbz	r1, 80119ce <__sflush_r+0xae>
 801199e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80119a2:	4299      	cmp	r1, r3
 80119a4:	d002      	beq.n	80119ac <__sflush_r+0x8c>
 80119a6:	4628      	mov	r0, r5
 80119a8:	f7ff fb4a 	bl	8011040 <_free_r>
 80119ac:	2300      	movs	r3, #0
 80119ae:	6363      	str	r3, [r4, #52]	@ 0x34
 80119b0:	e00d      	b.n	80119ce <__sflush_r+0xae>
 80119b2:	2301      	movs	r3, #1
 80119b4:	4628      	mov	r0, r5
 80119b6:	47b0      	blx	r6
 80119b8:	4602      	mov	r2, r0
 80119ba:	1c50      	adds	r0, r2, #1
 80119bc:	d1c9      	bne.n	8011952 <__sflush_r+0x32>
 80119be:	682b      	ldr	r3, [r5, #0]
 80119c0:	2b00      	cmp	r3, #0
 80119c2:	d0c6      	beq.n	8011952 <__sflush_r+0x32>
 80119c4:	2b1d      	cmp	r3, #29
 80119c6:	d001      	beq.n	80119cc <__sflush_r+0xac>
 80119c8:	2b16      	cmp	r3, #22
 80119ca:	d11e      	bne.n	8011a0a <__sflush_r+0xea>
 80119cc:	602f      	str	r7, [r5, #0]
 80119ce:	2000      	movs	r0, #0
 80119d0:	e022      	b.n	8011a18 <__sflush_r+0xf8>
 80119d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80119d6:	b21b      	sxth	r3, r3
 80119d8:	e01b      	b.n	8011a12 <__sflush_r+0xf2>
 80119da:	690f      	ldr	r7, [r1, #16]
 80119dc:	2f00      	cmp	r7, #0
 80119de:	d0f6      	beq.n	80119ce <__sflush_r+0xae>
 80119e0:	0793      	lsls	r3, r2, #30
 80119e2:	680e      	ldr	r6, [r1, #0]
 80119e4:	bf08      	it	eq
 80119e6:	694b      	ldreq	r3, [r1, #20]
 80119e8:	600f      	str	r7, [r1, #0]
 80119ea:	bf18      	it	ne
 80119ec:	2300      	movne	r3, #0
 80119ee:	eba6 0807 	sub.w	r8, r6, r7
 80119f2:	608b      	str	r3, [r1, #8]
 80119f4:	f1b8 0f00 	cmp.w	r8, #0
 80119f8:	dde9      	ble.n	80119ce <__sflush_r+0xae>
 80119fa:	6a21      	ldr	r1, [r4, #32]
 80119fc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80119fe:	4643      	mov	r3, r8
 8011a00:	463a      	mov	r2, r7
 8011a02:	4628      	mov	r0, r5
 8011a04:	47b0      	blx	r6
 8011a06:	2800      	cmp	r0, #0
 8011a08:	dc08      	bgt.n	8011a1c <__sflush_r+0xfc>
 8011a0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011a0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011a12:	81a3      	strh	r3, [r4, #12]
 8011a14:	f04f 30ff 	mov.w	r0, #4294967295
 8011a18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011a1c:	4407      	add	r7, r0
 8011a1e:	eba8 0800 	sub.w	r8, r8, r0
 8011a22:	e7e7      	b.n	80119f4 <__sflush_r+0xd4>
 8011a24:	20400001 	.word	0x20400001

08011a28 <_fflush_r>:
 8011a28:	b538      	push	{r3, r4, r5, lr}
 8011a2a:	690b      	ldr	r3, [r1, #16]
 8011a2c:	4605      	mov	r5, r0
 8011a2e:	460c      	mov	r4, r1
 8011a30:	b913      	cbnz	r3, 8011a38 <_fflush_r+0x10>
 8011a32:	2500      	movs	r5, #0
 8011a34:	4628      	mov	r0, r5
 8011a36:	bd38      	pop	{r3, r4, r5, pc}
 8011a38:	b118      	cbz	r0, 8011a42 <_fflush_r+0x1a>
 8011a3a:	6a03      	ldr	r3, [r0, #32]
 8011a3c:	b90b      	cbnz	r3, 8011a42 <_fflush_r+0x1a>
 8011a3e:	f7ff f8e9 	bl	8010c14 <__sinit>
 8011a42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011a46:	2b00      	cmp	r3, #0
 8011a48:	d0f3      	beq.n	8011a32 <_fflush_r+0xa>
 8011a4a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011a4c:	07d0      	lsls	r0, r2, #31
 8011a4e:	d404      	bmi.n	8011a5a <_fflush_r+0x32>
 8011a50:	0599      	lsls	r1, r3, #22
 8011a52:	d402      	bmi.n	8011a5a <_fflush_r+0x32>
 8011a54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011a56:	f7ff fae2 	bl	801101e <__retarget_lock_acquire_recursive>
 8011a5a:	4628      	mov	r0, r5
 8011a5c:	4621      	mov	r1, r4
 8011a5e:	f7ff ff5f 	bl	8011920 <__sflush_r>
 8011a62:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011a64:	07da      	lsls	r2, r3, #31
 8011a66:	4605      	mov	r5, r0
 8011a68:	d4e4      	bmi.n	8011a34 <_fflush_r+0xc>
 8011a6a:	89a3      	ldrh	r3, [r4, #12]
 8011a6c:	059b      	lsls	r3, r3, #22
 8011a6e:	d4e1      	bmi.n	8011a34 <_fflush_r+0xc>
 8011a70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011a72:	f7ff fad5 	bl	8011020 <__retarget_lock_release_recursive>
 8011a76:	e7dd      	b.n	8011a34 <_fflush_r+0xc>

08011a78 <__swhatbuf_r>:
 8011a78:	b570      	push	{r4, r5, r6, lr}
 8011a7a:	460c      	mov	r4, r1
 8011a7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011a80:	2900      	cmp	r1, #0
 8011a82:	b096      	sub	sp, #88	@ 0x58
 8011a84:	4615      	mov	r5, r2
 8011a86:	461e      	mov	r6, r3
 8011a88:	da0d      	bge.n	8011aa6 <__swhatbuf_r+0x2e>
 8011a8a:	89a3      	ldrh	r3, [r4, #12]
 8011a8c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011a90:	f04f 0100 	mov.w	r1, #0
 8011a94:	bf14      	ite	ne
 8011a96:	2340      	movne	r3, #64	@ 0x40
 8011a98:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011a9c:	2000      	movs	r0, #0
 8011a9e:	6031      	str	r1, [r6, #0]
 8011aa0:	602b      	str	r3, [r5, #0]
 8011aa2:	b016      	add	sp, #88	@ 0x58
 8011aa4:	bd70      	pop	{r4, r5, r6, pc}
 8011aa6:	466a      	mov	r2, sp
 8011aa8:	f000 f8f6 	bl	8011c98 <_fstat_r>
 8011aac:	2800      	cmp	r0, #0
 8011aae:	dbec      	blt.n	8011a8a <__swhatbuf_r+0x12>
 8011ab0:	9901      	ldr	r1, [sp, #4]
 8011ab2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011ab6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011aba:	4259      	negs	r1, r3
 8011abc:	4159      	adcs	r1, r3
 8011abe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011ac2:	e7eb      	b.n	8011a9c <__swhatbuf_r+0x24>

08011ac4 <__smakebuf_r>:
 8011ac4:	898b      	ldrh	r3, [r1, #12]
 8011ac6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011ac8:	079d      	lsls	r5, r3, #30
 8011aca:	4606      	mov	r6, r0
 8011acc:	460c      	mov	r4, r1
 8011ace:	d507      	bpl.n	8011ae0 <__smakebuf_r+0x1c>
 8011ad0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011ad4:	6023      	str	r3, [r4, #0]
 8011ad6:	6123      	str	r3, [r4, #16]
 8011ad8:	2301      	movs	r3, #1
 8011ada:	6163      	str	r3, [r4, #20]
 8011adc:	b003      	add	sp, #12
 8011ade:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011ae0:	ab01      	add	r3, sp, #4
 8011ae2:	466a      	mov	r2, sp
 8011ae4:	f7ff ffc8 	bl	8011a78 <__swhatbuf_r>
 8011ae8:	9f00      	ldr	r7, [sp, #0]
 8011aea:	4605      	mov	r5, r0
 8011aec:	4639      	mov	r1, r7
 8011aee:	4630      	mov	r0, r6
 8011af0:	f7fe ff78 	bl	80109e4 <_malloc_r>
 8011af4:	b948      	cbnz	r0, 8011b0a <__smakebuf_r+0x46>
 8011af6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011afa:	059a      	lsls	r2, r3, #22
 8011afc:	d4ee      	bmi.n	8011adc <__smakebuf_r+0x18>
 8011afe:	f023 0303 	bic.w	r3, r3, #3
 8011b02:	f043 0302 	orr.w	r3, r3, #2
 8011b06:	81a3      	strh	r3, [r4, #12]
 8011b08:	e7e2      	b.n	8011ad0 <__smakebuf_r+0xc>
 8011b0a:	89a3      	ldrh	r3, [r4, #12]
 8011b0c:	6020      	str	r0, [r4, #0]
 8011b0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011b12:	81a3      	strh	r3, [r4, #12]
 8011b14:	9b01      	ldr	r3, [sp, #4]
 8011b16:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011b1a:	b15b      	cbz	r3, 8011b34 <__smakebuf_r+0x70>
 8011b1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011b20:	4630      	mov	r0, r6
 8011b22:	f000 f8cb 	bl	8011cbc <_isatty_r>
 8011b26:	b128      	cbz	r0, 8011b34 <__smakebuf_r+0x70>
 8011b28:	89a3      	ldrh	r3, [r4, #12]
 8011b2a:	f023 0303 	bic.w	r3, r3, #3
 8011b2e:	f043 0301 	orr.w	r3, r3, #1
 8011b32:	81a3      	strh	r3, [r4, #12]
 8011b34:	89a3      	ldrh	r3, [r4, #12]
 8011b36:	431d      	orrs	r5, r3
 8011b38:	81a5      	strh	r5, [r4, #12]
 8011b3a:	e7cf      	b.n	8011adc <__smakebuf_r+0x18>

08011b3c <__swbuf_r>:
 8011b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011b3e:	460e      	mov	r6, r1
 8011b40:	4614      	mov	r4, r2
 8011b42:	4605      	mov	r5, r0
 8011b44:	b118      	cbz	r0, 8011b4e <__swbuf_r+0x12>
 8011b46:	6a03      	ldr	r3, [r0, #32]
 8011b48:	b90b      	cbnz	r3, 8011b4e <__swbuf_r+0x12>
 8011b4a:	f7ff f863 	bl	8010c14 <__sinit>
 8011b4e:	69a3      	ldr	r3, [r4, #24]
 8011b50:	60a3      	str	r3, [r4, #8]
 8011b52:	89a3      	ldrh	r3, [r4, #12]
 8011b54:	071a      	lsls	r2, r3, #28
 8011b56:	d501      	bpl.n	8011b5c <__swbuf_r+0x20>
 8011b58:	6923      	ldr	r3, [r4, #16]
 8011b5a:	b943      	cbnz	r3, 8011b6e <__swbuf_r+0x32>
 8011b5c:	4621      	mov	r1, r4
 8011b5e:	4628      	mov	r0, r5
 8011b60:	f000 f82a 	bl	8011bb8 <__swsetup_r>
 8011b64:	b118      	cbz	r0, 8011b6e <__swbuf_r+0x32>
 8011b66:	f04f 37ff 	mov.w	r7, #4294967295
 8011b6a:	4638      	mov	r0, r7
 8011b6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011b6e:	6823      	ldr	r3, [r4, #0]
 8011b70:	6922      	ldr	r2, [r4, #16]
 8011b72:	1a98      	subs	r0, r3, r2
 8011b74:	6963      	ldr	r3, [r4, #20]
 8011b76:	b2f6      	uxtb	r6, r6
 8011b78:	4283      	cmp	r3, r0
 8011b7a:	4637      	mov	r7, r6
 8011b7c:	dc05      	bgt.n	8011b8a <__swbuf_r+0x4e>
 8011b7e:	4621      	mov	r1, r4
 8011b80:	4628      	mov	r0, r5
 8011b82:	f7ff ff51 	bl	8011a28 <_fflush_r>
 8011b86:	2800      	cmp	r0, #0
 8011b88:	d1ed      	bne.n	8011b66 <__swbuf_r+0x2a>
 8011b8a:	68a3      	ldr	r3, [r4, #8]
 8011b8c:	3b01      	subs	r3, #1
 8011b8e:	60a3      	str	r3, [r4, #8]
 8011b90:	6823      	ldr	r3, [r4, #0]
 8011b92:	1c5a      	adds	r2, r3, #1
 8011b94:	6022      	str	r2, [r4, #0]
 8011b96:	701e      	strb	r6, [r3, #0]
 8011b98:	6962      	ldr	r2, [r4, #20]
 8011b9a:	1c43      	adds	r3, r0, #1
 8011b9c:	429a      	cmp	r2, r3
 8011b9e:	d004      	beq.n	8011baa <__swbuf_r+0x6e>
 8011ba0:	89a3      	ldrh	r3, [r4, #12]
 8011ba2:	07db      	lsls	r3, r3, #31
 8011ba4:	d5e1      	bpl.n	8011b6a <__swbuf_r+0x2e>
 8011ba6:	2e0a      	cmp	r6, #10
 8011ba8:	d1df      	bne.n	8011b6a <__swbuf_r+0x2e>
 8011baa:	4621      	mov	r1, r4
 8011bac:	4628      	mov	r0, r5
 8011bae:	f7ff ff3b 	bl	8011a28 <_fflush_r>
 8011bb2:	2800      	cmp	r0, #0
 8011bb4:	d0d9      	beq.n	8011b6a <__swbuf_r+0x2e>
 8011bb6:	e7d6      	b.n	8011b66 <__swbuf_r+0x2a>

08011bb8 <__swsetup_r>:
 8011bb8:	b538      	push	{r3, r4, r5, lr}
 8011bba:	4b29      	ldr	r3, [pc, #164]	@ (8011c60 <__swsetup_r+0xa8>)
 8011bbc:	4605      	mov	r5, r0
 8011bbe:	6818      	ldr	r0, [r3, #0]
 8011bc0:	460c      	mov	r4, r1
 8011bc2:	b118      	cbz	r0, 8011bcc <__swsetup_r+0x14>
 8011bc4:	6a03      	ldr	r3, [r0, #32]
 8011bc6:	b90b      	cbnz	r3, 8011bcc <__swsetup_r+0x14>
 8011bc8:	f7ff f824 	bl	8010c14 <__sinit>
 8011bcc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011bd0:	0719      	lsls	r1, r3, #28
 8011bd2:	d422      	bmi.n	8011c1a <__swsetup_r+0x62>
 8011bd4:	06da      	lsls	r2, r3, #27
 8011bd6:	d407      	bmi.n	8011be8 <__swsetup_r+0x30>
 8011bd8:	2209      	movs	r2, #9
 8011bda:	602a      	str	r2, [r5, #0]
 8011bdc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011be0:	81a3      	strh	r3, [r4, #12]
 8011be2:	f04f 30ff 	mov.w	r0, #4294967295
 8011be6:	e033      	b.n	8011c50 <__swsetup_r+0x98>
 8011be8:	0758      	lsls	r0, r3, #29
 8011bea:	d512      	bpl.n	8011c12 <__swsetup_r+0x5a>
 8011bec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011bee:	b141      	cbz	r1, 8011c02 <__swsetup_r+0x4a>
 8011bf0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011bf4:	4299      	cmp	r1, r3
 8011bf6:	d002      	beq.n	8011bfe <__swsetup_r+0x46>
 8011bf8:	4628      	mov	r0, r5
 8011bfa:	f7ff fa21 	bl	8011040 <_free_r>
 8011bfe:	2300      	movs	r3, #0
 8011c00:	6363      	str	r3, [r4, #52]	@ 0x34
 8011c02:	89a3      	ldrh	r3, [r4, #12]
 8011c04:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8011c08:	81a3      	strh	r3, [r4, #12]
 8011c0a:	2300      	movs	r3, #0
 8011c0c:	6063      	str	r3, [r4, #4]
 8011c0e:	6923      	ldr	r3, [r4, #16]
 8011c10:	6023      	str	r3, [r4, #0]
 8011c12:	89a3      	ldrh	r3, [r4, #12]
 8011c14:	f043 0308 	orr.w	r3, r3, #8
 8011c18:	81a3      	strh	r3, [r4, #12]
 8011c1a:	6923      	ldr	r3, [r4, #16]
 8011c1c:	b94b      	cbnz	r3, 8011c32 <__swsetup_r+0x7a>
 8011c1e:	89a3      	ldrh	r3, [r4, #12]
 8011c20:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8011c24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011c28:	d003      	beq.n	8011c32 <__swsetup_r+0x7a>
 8011c2a:	4621      	mov	r1, r4
 8011c2c:	4628      	mov	r0, r5
 8011c2e:	f7ff ff49 	bl	8011ac4 <__smakebuf_r>
 8011c32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011c36:	f013 0201 	ands.w	r2, r3, #1
 8011c3a:	d00a      	beq.n	8011c52 <__swsetup_r+0x9a>
 8011c3c:	2200      	movs	r2, #0
 8011c3e:	60a2      	str	r2, [r4, #8]
 8011c40:	6962      	ldr	r2, [r4, #20]
 8011c42:	4252      	negs	r2, r2
 8011c44:	61a2      	str	r2, [r4, #24]
 8011c46:	6922      	ldr	r2, [r4, #16]
 8011c48:	b942      	cbnz	r2, 8011c5c <__swsetup_r+0xa4>
 8011c4a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011c4e:	d1c5      	bne.n	8011bdc <__swsetup_r+0x24>
 8011c50:	bd38      	pop	{r3, r4, r5, pc}
 8011c52:	0799      	lsls	r1, r3, #30
 8011c54:	bf58      	it	pl
 8011c56:	6962      	ldrpl	r2, [r4, #20]
 8011c58:	60a2      	str	r2, [r4, #8]
 8011c5a:	e7f4      	b.n	8011c46 <__swsetup_r+0x8e>
 8011c5c:	2000      	movs	r0, #0
 8011c5e:	e7f7      	b.n	8011c50 <__swsetup_r+0x98>
 8011c60:	20000078 	.word	0x20000078

08011c64 <memmove>:
 8011c64:	4288      	cmp	r0, r1
 8011c66:	b510      	push	{r4, lr}
 8011c68:	eb01 0402 	add.w	r4, r1, r2
 8011c6c:	d902      	bls.n	8011c74 <memmove+0x10>
 8011c6e:	4284      	cmp	r4, r0
 8011c70:	4623      	mov	r3, r4
 8011c72:	d807      	bhi.n	8011c84 <memmove+0x20>
 8011c74:	1e43      	subs	r3, r0, #1
 8011c76:	42a1      	cmp	r1, r4
 8011c78:	d008      	beq.n	8011c8c <memmove+0x28>
 8011c7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011c7e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011c82:	e7f8      	b.n	8011c76 <memmove+0x12>
 8011c84:	4402      	add	r2, r0
 8011c86:	4601      	mov	r1, r0
 8011c88:	428a      	cmp	r2, r1
 8011c8a:	d100      	bne.n	8011c8e <memmove+0x2a>
 8011c8c:	bd10      	pop	{r4, pc}
 8011c8e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011c92:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011c96:	e7f7      	b.n	8011c88 <memmove+0x24>

08011c98 <_fstat_r>:
 8011c98:	b538      	push	{r3, r4, r5, lr}
 8011c9a:	4d07      	ldr	r5, [pc, #28]	@ (8011cb8 <_fstat_r+0x20>)
 8011c9c:	2300      	movs	r3, #0
 8011c9e:	4604      	mov	r4, r0
 8011ca0:	4608      	mov	r0, r1
 8011ca2:	4611      	mov	r1, r2
 8011ca4:	602b      	str	r3, [r5, #0]
 8011ca6:	f7f5 ff05 	bl	8007ab4 <_fstat>
 8011caa:	1c43      	adds	r3, r0, #1
 8011cac:	d102      	bne.n	8011cb4 <_fstat_r+0x1c>
 8011cae:	682b      	ldr	r3, [r5, #0]
 8011cb0:	b103      	cbz	r3, 8011cb4 <_fstat_r+0x1c>
 8011cb2:	6023      	str	r3, [r4, #0]
 8011cb4:	bd38      	pop	{r3, r4, r5, pc}
 8011cb6:	bf00      	nop
 8011cb8:	2000347c 	.word	0x2000347c

08011cbc <_isatty_r>:
 8011cbc:	b538      	push	{r3, r4, r5, lr}
 8011cbe:	4d06      	ldr	r5, [pc, #24]	@ (8011cd8 <_isatty_r+0x1c>)
 8011cc0:	2300      	movs	r3, #0
 8011cc2:	4604      	mov	r4, r0
 8011cc4:	4608      	mov	r0, r1
 8011cc6:	602b      	str	r3, [r5, #0]
 8011cc8:	f7f5 ff04 	bl	8007ad4 <_isatty>
 8011ccc:	1c43      	adds	r3, r0, #1
 8011cce:	d102      	bne.n	8011cd6 <_isatty_r+0x1a>
 8011cd0:	682b      	ldr	r3, [r5, #0]
 8011cd2:	b103      	cbz	r3, 8011cd6 <_isatty_r+0x1a>
 8011cd4:	6023      	str	r3, [r4, #0]
 8011cd6:	bd38      	pop	{r3, r4, r5, pc}
 8011cd8:	2000347c 	.word	0x2000347c

08011cdc <_realloc_r>:
 8011cdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011ce0:	4607      	mov	r7, r0
 8011ce2:	4614      	mov	r4, r2
 8011ce4:	460d      	mov	r5, r1
 8011ce6:	b921      	cbnz	r1, 8011cf2 <_realloc_r+0x16>
 8011ce8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011cec:	4611      	mov	r1, r2
 8011cee:	f7fe be79 	b.w	80109e4 <_malloc_r>
 8011cf2:	b92a      	cbnz	r2, 8011d00 <_realloc_r+0x24>
 8011cf4:	f7ff f9a4 	bl	8011040 <_free_r>
 8011cf8:	4625      	mov	r5, r4
 8011cfa:	4628      	mov	r0, r5
 8011cfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011d00:	f000 f81a 	bl	8011d38 <_malloc_usable_size_r>
 8011d04:	4284      	cmp	r4, r0
 8011d06:	4606      	mov	r6, r0
 8011d08:	d802      	bhi.n	8011d10 <_realloc_r+0x34>
 8011d0a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011d0e:	d8f4      	bhi.n	8011cfa <_realloc_r+0x1e>
 8011d10:	4621      	mov	r1, r4
 8011d12:	4638      	mov	r0, r7
 8011d14:	f7fe fe66 	bl	80109e4 <_malloc_r>
 8011d18:	4680      	mov	r8, r0
 8011d1a:	b908      	cbnz	r0, 8011d20 <_realloc_r+0x44>
 8011d1c:	4645      	mov	r5, r8
 8011d1e:	e7ec      	b.n	8011cfa <_realloc_r+0x1e>
 8011d20:	42b4      	cmp	r4, r6
 8011d22:	4622      	mov	r2, r4
 8011d24:	4629      	mov	r1, r5
 8011d26:	bf28      	it	cs
 8011d28:	4632      	movcs	r2, r6
 8011d2a:	f7ff f97a 	bl	8011022 <memcpy>
 8011d2e:	4629      	mov	r1, r5
 8011d30:	4638      	mov	r0, r7
 8011d32:	f7ff f985 	bl	8011040 <_free_r>
 8011d36:	e7f1      	b.n	8011d1c <_realloc_r+0x40>

08011d38 <_malloc_usable_size_r>:
 8011d38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011d3c:	1f18      	subs	r0, r3, #4
 8011d3e:	2b00      	cmp	r3, #0
 8011d40:	bfbc      	itt	lt
 8011d42:	580b      	ldrlt	r3, [r1, r0]
 8011d44:	18c0      	addlt	r0, r0, r3
 8011d46:	4770      	bx	lr

08011d48 <_init>:
 8011d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011d4a:	bf00      	nop
 8011d4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011d4e:	bc08      	pop	{r3}
 8011d50:	469e      	mov	lr, r3
 8011d52:	4770      	bx	lr

08011d54 <_fini>:
 8011d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011d56:	bf00      	nop
 8011d58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011d5a:	bc08      	pop	{r3}
 8011d5c:	469e      	mov	lr, r3
 8011d5e:	4770      	bx	lr
